{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1743863745399 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1743863745399 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr  5 11:35:45 2025 " "Processing started: Sat Apr  5 11:35:45 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1743863745399 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743863745399 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off matrix-coprocessor-arm-cortex-a9 -c coprocessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off matrix-coprocessor-arm-cortex-a9 -c coprocessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743863745399 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1743863745566 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1743863745566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "det3.v 1 1 " "Found 1 design units, including 1 entities, in source file det3.v" { { "Info" "ISGN_ENTITY_NAME" "1 det3 " "Found entity 1: det3" {  } { { "det3.v" "" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/det3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743863749247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743863749247 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "control_unit.v(206) " "Verilog HDL information at control_unit.v(206): always construct contains both blocking and non-blocking assignments" {  } { { "src/modules/control_unit.v" "" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/src/modules/control_unit.v" 206 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1743863749248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/modules/control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file src/modules/control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "src/modules/control_unit.v" "" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/src/modules/control_unit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743863749248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743863749248 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "add_M.v(10) " "Verilog HDL information at add_M.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "src/modules/add_M.v" "" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/src/modules/add_M.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1743863749249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/modules/add_M.v 1 1 " "Found 1 design units, including 1 entities, in source file src/modules/add_M.v" { { "Info" "ISGN_ENTITY_NAME" "1 add_M " "Found entity 1: add_M" {  } { { "src/modules/add_M.v" "" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/src/modules/add_M.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743863749249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743863749249 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "interface interface.v(2) " "Verilog HDL Declaration warning at interface.v(2): \"interface\" is SystemVerilog-2005 keyword" {  } { { "interface.v" "" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/interface.v" 2 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1743863749249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interface.v 1 1 " "Found 1 design units, including 1 entities, in source file interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 interface " "Found entity 1: interface" {  } { { "interface.v" "" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/interface.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743863749249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743863749249 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sub_M.v(10) " "Verilog HDL information at sub_M.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "sub_M.v" "" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/sub_M.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1743863749249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sub_M.v 1 1 " "Found 1 design units, including 1 entities, in source file sub_M.v" { { "Info" "ISGN_ENTITY_NAME" "1 sub_M " "Found entity 1: sub_M" {  } { { "sub_M.v" "" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/sub_M.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743863749249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743863749249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743863749250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743863749250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opp_M.v 1 1 " "Found 1 design units, including 1 entities, in source file opp_M.v" { { "Info" "ISGN_ENTITY_NAME" "1 opp_M " "Found entity 1: opp_M" {  } { { "opp_M.v" "" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/opp_M.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743863749250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743863749250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "trans_M.v 1 1 " "Found 1 design units, including 1 entities, in source file trans_M.v" { { "Info" "ISGN_ENTITY_NAME" "1 trans_M " "Found entity 1: trans_M" {  } { { "trans_M.v" "" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/trans_M.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743863749250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743863749250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_MI.v 1 1 " "Found 1 design units, including 1 entities, in source file mult_MI.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_MI " "Found entity 1: mult_MI" {  } { { "mult_MI.v" "" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/mult_MI.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743863749250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743863749250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mult_M.v 1 1 " "Found 1 design units, including 1 entities, in source file mult_M.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_M " "Found entity 1: mult_M" {  } { { "mult_M.v" "" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/mult_M.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743863749251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743863749251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "intProd_M.v 1 1 " "Found 1 design units, including 1 entities, in source file intProd_M.v" { { "Info" "ISGN_ENTITY_NAME" "1 intProd_M " "Found entity 1: intProd_M" {  } { { "intProd_M.v" "" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/intProd_M.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743863749251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743863749251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "det2.v 1 1 " "Found 1 design units, including 1 entities, in source file det2.v" { { "Info" "ISGN_ENTITY_NAME" "1 det2 " "Found entity 1: det2" {  } { { "det2.v" "" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/det2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743863749251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743863749251 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "interface " "Elaborating entity \"interface\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1743863749272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:control " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:control\"" {  } { { "interface.v" "control" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/interface.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743863749275 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "multMA_slice1 control_unit.v(72) " "Verilog HDL warning at control_unit.v(72): object multMA_slice1 used but never assigned" {  } { { "src/modules/control_unit.v" "" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/src/modules/control_unit.v" 72 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1743863749276 "|interface|control_unit:control"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "multMA_slice2 control_unit.v(72) " "Verilog HDL warning at control_unit.v(72): object multMA_slice2 used but never assigned" {  } { { "src/modules/control_unit.v" "" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/src/modules/control_unit.v" 72 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1743863749276 "|interface|control_unit:control"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "multMA_slice3 control_unit.v(72) " "Verilog HDL warning at control_unit.v(72): object multMA_slice3 used but never assigned" {  } { { "src/modules/control_unit.v" "" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/src/modules/control_unit.v" 72 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1743863749276 "|interface|control_unit:control"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "multMA_slice4 control_unit.v(72) " "Verilog HDL warning at control_unit.v(72): object multMA_slice4 used but never assigned" {  } { { "src/modules/control_unit.v" "" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/src/modules/control_unit.v" 72 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1743863749276 "|interface|control_unit:control"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "multMA_slice5 control_unit.v(72) " "Verilog HDL warning at control_unit.v(72): object multMA_slice5 used but never assigned" {  } { { "src/modules/control_unit.v" "" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/src/modules/control_unit.v" 72 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1743863749276 "|interface|control_unit:control"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "multMA_slice6 control_unit.v(73) " "Verilog HDL warning at control_unit.v(73): object multMA_slice6 used but never assigned" {  } { { "src/modules/control_unit.v" "" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/src/modules/control_unit.v" 73 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1743863749276 "|interface|control_unit:control"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "multMA_slice7 control_unit.v(73) " "Verilog HDL warning at control_unit.v(73): object multMA_slice7 used but never assigned" {  } { { "src/modules/control_unit.v" "" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/src/modules/control_unit.v" 73 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1743863749276 "|interface|control_unit:control"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "multMA_slice8 control_unit.v(73) " "Verilog HDL warning at control_unit.v(73): object multMA_slice8 used but never assigned" {  } { { "src/modules/control_unit.v" "" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/src/modules/control_unit.v" 73 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1743863749276 "|interface|control_unit:control"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "multMA_slice9 control_unit.v(73) " "Verilog HDL warning at control_unit.v(73): object multMA_slice9 used but never assigned" {  } { { "src/modules/control_unit.v" "" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/src/modules/control_unit.v" 73 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1743863749276 "|interface|control_unit:control"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "multMA_ovf1 control_unit.v(84) " "Verilog HDL warning at control_unit.v(84): object multMA_ovf1 used but never assigned" {  } { { "src/modules/control_unit.v" "" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/src/modules/control_unit.v" 84 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1743863749276 "|interface|control_unit:control"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "multMA_ovf2 control_unit.v(84) " "Verilog HDL warning at control_unit.v(84): object multMA_ovf2 used but never assigned" {  } { { "src/modules/control_unit.v" "" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/src/modules/control_unit.v" 84 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1743863749276 "|interface|control_unit:control"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "multMA_ovf3 control_unit.v(84) " "Verilog HDL warning at control_unit.v(84): object multMA_ovf3 used but never assigned" {  } { { "src/modules/control_unit.v" "" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/src/modules/control_unit.v" 84 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1743863749276 "|interface|control_unit:control"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "multMA_ovf4 control_unit.v(84) " "Verilog HDL warning at control_unit.v(84): object multMA_ovf4 used but never assigned" {  } { { "src/modules/control_unit.v" "" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/src/modules/control_unit.v" 84 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1743863749276 "|interface|control_unit:control"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "multMA_ovf5 control_unit.v(84) " "Verilog HDL warning at control_unit.v(84): object multMA_ovf5 used but never assigned" {  } { { "src/modules/control_unit.v" "" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/src/modules/control_unit.v" 84 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1743863749276 "|interface|control_unit:control"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "multMA_ovf6 control_unit.v(85) " "Verilog HDL warning at control_unit.v(85): object multMA_ovf6 used but never assigned" {  } { { "src/modules/control_unit.v" "" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/src/modules/control_unit.v" 85 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1743863749276 "|interface|control_unit:control"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "multMA_ovf7 control_unit.v(85) " "Verilog HDL warning at control_unit.v(85): object multMA_ovf7 used but never assigned" {  } { { "src/modules/control_unit.v" "" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/src/modules/control_unit.v" 85 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1743863749276 "|interface|control_unit:control"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "multMA_ovf8 control_unit.v(85) " "Verilog HDL warning at control_unit.v(85): object multMA_ovf8 used but never assigned" {  } { { "src/modules/control_unit.v" "" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/src/modules/control_unit.v" 85 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1743863749276 "|interface|control_unit:control"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "multMA_ovf9 control_unit.v(85) " "Verilog HDL warning at control_unit.v(85): object multMA_ovf9 used but never assigned" {  } { { "src/modules/control_unit.v" "" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/src/modules/control_unit.v" 85 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1743863749276 "|interface|control_unit:control"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m2_c0 control_unit.v(108) " "Verilog HDL or VHDL warning at control_unit.v(108): object \"m2_c0\" assigned a value but never read" {  } { { "src/modules/control_unit.v" "" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/src/modules/control_unit.v" 108 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1743863749276 "|interface|control_unit:control"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m2_c1 control_unit.v(108) " "Verilog HDL or VHDL warning at control_unit.v(108): object \"m2_c1\" assigned a value but never read" {  } { { "src/modules/control_unit.v" "" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/src/modules/control_unit.v" 108 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1743863749276 "|interface|control_unit:control"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m2_c2 control_unit.v(108) " "Verilog HDL or VHDL warning at control_unit.v(108): object \"m2_c2\" assigned a value but never read" {  } { { "src/modules/control_unit.v" "" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/src/modules/control_unit.v" 108 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1743863749277 "|interface|control_unit:control"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m2_c3 control_unit.v(108) " "Verilog HDL or VHDL warning at control_unit.v(108): object \"m2_c3\" assigned a value but never read" {  } { { "src/modules/control_unit.v" "" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/src/modules/control_unit.v" 108 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1743863749277 "|interface|control_unit:control"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m2_c4 control_unit.v(108) " "Verilog HDL or VHDL warning at control_unit.v(108): object \"m2_c4\" assigned a value but never read" {  } { { "src/modules/control_unit.v" "" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/src/modules/control_unit.v" 108 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1743863749277 "|interface|control_unit:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 8 control_unit.v(180) " "Verilog HDL assignment warning at control_unit.v(180): truncated value with size 18 to match size of target (8)" {  } { { "src/modules/control_unit.v" "" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/src/modules/control_unit.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743863749279 "|interface|control_unit:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "50 40 control_unit.v(195) " "Verilog HDL assignment warning at control_unit.v(195): truncated value with size 50 to match size of target (40)" {  } { { "src/modules/control_unit.v" "" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/src/modules/control_unit.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743863749279 "|interface|control_unit:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 control_unit.v(243) " "Verilog HDL assignment warning at control_unit.v(243): truncated value with size 8 to match size of target (2)" {  } { { "src/modules/control_unit.v" "" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/src/modules/control_unit.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743863749280 "|interface|control_unit:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 control_unit.v(244) " "Verilog HDL assignment warning at control_unit.v(244): truncated value with size 8 to match size of target (3)" {  } { { "src/modules/control_unit.v" "" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/src/modules/control_unit.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743863749280 "|interface|control_unit:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 control_unit.v(249) " "Verilog HDL assignment warning at control_unit.v(249): truncated value with size 32 to match size of target (1)" {  } { { "src/modules/control_unit.v" "" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/src/modules/control_unit.v" 249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743863749280 "|interface|control_unit:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 control_unit.v(263) " "Verilog HDL assignment warning at control_unit.v(263): truncated value with size 32 to match size of target (1)" {  } { { "src/modules/control_unit.v" "" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/src/modules/control_unit.v" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743863749280 "|interface|control_unit:control"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 control_unit.v(361) " "Verilog HDL assignment warning at control_unit.v(361): truncated value with size 32 to match size of target (2)" {  } { { "src/modules/control_unit.v" "" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/src/modules/control_unit.v" 361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1743863749281 "|interface|control_unit:control"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "multMA_slice1 0 control_unit.v(72) " "Net \"multMA_slice1\" at control_unit.v(72) has no driver or initial value, using a default initial value '0'" {  } { { "src/modules/control_unit.v" "" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/src/modules/control_unit.v" 72 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1743863749288 "|interface|control_unit:control"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "multMA_slice2 0 control_unit.v(72) " "Net \"multMA_slice2\" at control_unit.v(72) has no driver or initial value, using a default initial value '0'" {  } { { "src/modules/control_unit.v" "" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/src/modules/control_unit.v" 72 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1743863749288 "|interface|control_unit:control"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "multMA_slice3\[31..24\] 0 control_unit.v(72) " "Net \"multMA_slice3\[31..24\]\" at control_unit.v(72) has no driver or initial value, using a default initial value '0'" {  } { { "src/modules/control_unit.v" "" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/src/modules/control_unit.v" 72 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1743863749288 "|interface|control_unit:control"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "multMA_slice3\[15..8\] 0 control_unit.v(72) " "Net \"multMA_slice3\[15..8\]\" at control_unit.v(72) has no driver or initial value, using a default initial value '0'" {  } { { "src/modules/control_unit.v" "" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/src/modules/control_unit.v" 72 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1743863749288 "|interface|control_unit:control"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "multMA_slice4 0 control_unit.v(72) " "Net \"multMA_slice4\" at control_unit.v(72) has no driver or initial value, using a default initial value '0'" {  } { { "src/modules/control_unit.v" "" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/src/modules/control_unit.v" 72 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1743863749288 "|interface|control_unit:control"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "multMA_slice5 0 control_unit.v(72) " "Net \"multMA_slice5\" at control_unit.v(72) has no driver or initial value, using a default initial value '0'" {  } { { "src/modules/control_unit.v" "" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/src/modules/control_unit.v" 72 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1743863749288 "|interface|control_unit:control"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "multMA_slice6\[31..24\] 0 control_unit.v(73) " "Net \"multMA_slice6\[31..24\]\" at control_unit.v(73) has no driver or initial value, using a default initial value '0'" {  } { { "src/modules/control_unit.v" "" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/src/modules/control_unit.v" 73 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1743863749288 "|interface|control_unit:control"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "multMA_slice6\[15..8\] 0 control_unit.v(73) " "Net \"multMA_slice6\[15..8\]\" at control_unit.v(73) has no driver or initial value, using a default initial value '0'" {  } { { "src/modules/control_unit.v" "" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/src/modules/control_unit.v" 73 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1743863749288 "|interface|control_unit:control"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "multMA_slice7\[31..16\] 0 control_unit.v(73) " "Net \"multMA_slice7\[31..16\]\" at control_unit.v(73) has no driver or initial value, using a default initial value '0'" {  } { { "src/modules/control_unit.v" "" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/src/modules/control_unit.v" 73 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1743863749288 "|interface|control_unit:control"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "multMA_slice8\[31..16\] 0 control_unit.v(73) " "Net \"multMA_slice8\[31..16\]\" at control_unit.v(73) has no driver or initial value, using a default initial value '0'" {  } { { "src/modules/control_unit.v" "" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/src/modules/control_unit.v" 73 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1743863749288 "|interface|control_unit:control"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "multMA_slice9\[31..24\] 0 control_unit.v(73) " "Net \"multMA_slice9\[31..24\]\" at control_unit.v(73) has no driver or initial value, using a default initial value '0'" {  } { { "src/modules/control_unit.v" "" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/src/modules/control_unit.v" 73 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1743863749288 "|interface|control_unit:control"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "multMA_ovf1 0 control_unit.v(84) " "Net \"multMA_ovf1\" at control_unit.v(84) has no driver or initial value, using a default initial value '0'" {  } { { "src/modules/control_unit.v" "" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/src/modules/control_unit.v" 84 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1743863749288 "|interface|control_unit:control"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "multMA_ovf2 0 control_unit.v(84) " "Net \"multMA_ovf2\" at control_unit.v(84) has no driver or initial value, using a default initial value '0'" {  } { { "src/modules/control_unit.v" "" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/src/modules/control_unit.v" 84 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1743863749288 "|interface|control_unit:control"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "multMA_ovf3 0 control_unit.v(84) " "Net \"multMA_ovf3\" at control_unit.v(84) has no driver or initial value, using a default initial value '0'" {  } { { "src/modules/control_unit.v" "" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/src/modules/control_unit.v" 84 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1743863749288 "|interface|control_unit:control"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "multMA_ovf4 0 control_unit.v(84) " "Net \"multMA_ovf4\" at control_unit.v(84) has no driver or initial value, using a default initial value '0'" {  } { { "src/modules/control_unit.v" "" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/src/modules/control_unit.v" 84 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1743863749288 "|interface|control_unit:control"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "multMA_ovf5 0 control_unit.v(84) " "Net \"multMA_ovf5\" at control_unit.v(84) has no driver or initial value, using a default initial value '0'" {  } { { "src/modules/control_unit.v" "" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/src/modules/control_unit.v" 84 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1743863749288 "|interface|control_unit:control"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "multMA_ovf6 0 control_unit.v(85) " "Net \"multMA_ovf6\" at control_unit.v(85) has no driver or initial value, using a default initial value '0'" {  } { { "src/modules/control_unit.v" "" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/src/modules/control_unit.v" 85 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1743863749288 "|interface|control_unit:control"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "multMA_ovf7 0 control_unit.v(85) " "Net \"multMA_ovf7\" at control_unit.v(85) has no driver or initial value, using a default initial value '0'" {  } { { "src/modules/control_unit.v" "" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/src/modules/control_unit.v" 85 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1743863749288 "|interface|control_unit:control"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "multMA_ovf8 0 control_unit.v(85) " "Net \"multMA_ovf8\" at control_unit.v(85) has no driver or initial value, using a default initial value '0'" {  } { { "src/modules/control_unit.v" "" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/src/modules/control_unit.v" 85 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1743863749288 "|interface|control_unit:control"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "multMA_ovf9 0 control_unit.v(85) " "Net \"multMA_ovf9\" at control_unit.v(85) has no driver or initial value, using a default initial value '0'" {  } { { "src/modules/control_unit.v" "" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/src/modules/control_unit.v" 85 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1743863749288 "|interface|control_unit:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory control_unit:control\|memory:Memory " "Elaborating entity \"memory\" for hierarchy \"control_unit:control\|memory:Memory\"" {  } { { "src/modules/control_unit.v" "Memory" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/src/modules/control_unit.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743863749348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram control_unit:control\|memory:Memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"control_unit:control\|memory:Memory\|altsyncram:altsyncram_component\"" {  } { { "memory.v" "altsyncram_component" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/memory.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743863749370 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "control_unit:control\|memory:Memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"control_unit:control\|memory:Memory\|altsyncram:altsyncram_component\"" {  } { { "memory.v" "" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/memory.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743863749375 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control_unit:control\|memory:Memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"control_unit:control\|memory:Memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743863749375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743863749375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743863749375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=memo " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=memo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743863749375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743863749375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743863749375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743863749375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743863749375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743863749375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743863749375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743863749375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743863749375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 200 " "Parameter \"width_a\" = \"200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743863749375 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743863749375 ""}  } { { "memory.v" "" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/memory.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743863749375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5ln1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5ln1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5ln1 " "Found entity 1: altsyncram_5ln1" {  } { { "db/altsyncram_5ln1.tdf" "" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/db/altsyncram_5ln1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743863749395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743863749395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5ln1 control_unit:control\|memory:Memory\|altsyncram:altsyncram_component\|altsyncram_5ln1:auto_generated " "Elaborating entity \"altsyncram_5ln1\" for hierarchy \"control_unit:control\|memory:Memory\|altsyncram:altsyncram_component\|altsyncram_5ln1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743863749395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0qd2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0qd2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0qd2 " "Found entity 1: altsyncram_0qd2" {  } { { "db/altsyncram_0qd2.tdf" "" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/db/altsyncram_0qd2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743863749443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743863749443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0qd2 control_unit:control\|memory:Memory\|altsyncram:altsyncram_component\|altsyncram_5ln1:auto_generated\|altsyncram_0qd2:altsyncram1 " "Elaborating entity \"altsyncram_0qd2\" for hierarchy \"control_unit:control\|memory:Memory\|altsyncram:altsyncram_component\|altsyncram_5ln1:auto_generated\|altsyncram_0qd2:altsyncram1\"" {  } { { "db/altsyncram_5ln1.tdf" "altsyncram1" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/db/altsyncram_5ln1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743863749443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom control_unit:control\|memory:Memory\|altsyncram:altsyncram_component\|altsyncram_5ln1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"control_unit:control\|memory:Memory\|altsyncram:altsyncram_component\|altsyncram_5ln1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_5ln1.tdf" "mgl_prim2" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/db/altsyncram_5ln1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743863749796 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "control_unit:control\|memory:Memory\|altsyncram:altsyncram_component\|altsyncram_5ln1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"control_unit:control\|memory:Memory\|altsyncram:altsyncram_component\|altsyncram_5ln1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_5ln1.tdf" "" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/db/altsyncram_5ln1.tdf" 38 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743863749812 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "control_unit:control\|memory:Memory\|altsyncram:altsyncram_component\|altsyncram_5ln1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"control_unit:control\|memory:Memory\|altsyncram:altsyncram_component\|altsyncram_5ln1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743863749812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743863749812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743863749812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1835363695 " "Parameter \"NODE_NAME\" = \"1835363695\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743863749812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 4 " "Parameter \"NUMWORDS\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743863749812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 8 " "Parameter \"SHIFT_COUNT_BITS\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743863749812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 200 " "Parameter \"WIDTH_WORD\" = \"200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743863749812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 2 " "Parameter \"WIDTHAD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1743863749812 ""}  } { { "db/altsyncram_5ln1.tdf" "" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/db/altsyncram_5ln1.tdf" 38 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1743863749812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter control_unit:control\|memory:Memory\|altsyncram:altsyncram_component\|altsyncram_5ln1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"control_unit:control\|memory:Memory\|altsyncram:altsyncram_component\|altsyncram_5ln1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743863749923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl control_unit:control\|memory:Memory\|altsyncram:altsyncram_component\|altsyncram_5ln1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"control_unit:control\|memory:Memory\|altsyncram:altsyncram_component\|altsyncram_5ln1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743863750033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr control_unit:control\|memory:Memory\|altsyncram:altsyncram_component\|altsyncram_5ln1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"control_unit:control\|memory:Memory\|altsyncram:altsyncram_component\|altsyncram_5ln1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "/opt/intelFPGA_lite/23.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743863750138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_M control_unit:control\|add_M:adderL1 " "Elaborating entity \"add_M\" for hierarchy \"control_unit:control\|add_M:adderL1\"" {  } { { "src/modules/control_unit.v" "adderL1" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/src/modules/control_unit.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743863750176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_M control_unit:control\|sub_M:subtractorL1 " "Elaborating entity \"sub_M\" for hierarchy \"control_unit:control\|sub_M:subtractorL1\"" {  } { { "src/modules/control_unit.v" "subtractorL1" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/src/modules/control_unit.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743863750179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_MI control_unit:control\|mult_MI:multi_MIL1 " "Elaborating entity \"mult_MI\" for hierarchy \"control_unit:control\|mult_MI:multi_MIL1\"" {  } { { "src/modules/control_unit.v" "multi_MIL1" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/src/modules/control_unit.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743863750183 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "overflow mult_MI.v(11) " "Verilog HDL Always Construct warning at mult_MI.v(11): inferring latch(es) for variable \"overflow\", which holds its previous value in one or more paths through the always construct" {  } { { "mult_MI.v" "" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/mult_MI.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1743863750183 "|interface|control_unit:control|mult_MI:multi_MIL1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow mult_MI.v(36) " "Inferred latch for \"overflow\" at mult_MI.v(36)" {  } { { "mult_MI.v" "" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/mult_MI.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1743863750184 "|interface|control_unit:control|mult_MI:multi_MIL1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "det2 control_unit:control\|det2:determinant2x2 " "Elaborating entity \"det2\" for hierarchy \"control_unit:control\|det2:determinant2x2\"" {  } { { "src/modules/control_unit.v" "determinant2x2" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/src/modules/control_unit.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743863750186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "det3 control_unit:control\|det3:determinant3x3 " "Elaborating entity \"det3\" for hierarchy \"control_unit:control\|det3:determinant3x3\"" {  } { { "src/modules/control_unit.v" "determinant3x3" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/src/modules/control_unit.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743863750187 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "diag_1 det3.v(12) " "Verilog HDL Always Construct warning at det3.v(12): inferring latch(es) for variable \"diag_1\", which holds its previous value in one or more paths through the always construct" {  } { { "det3.v" "" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/det3.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1743863750188 "|interface|control_unit:control|det3:determinant3x3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "diag_2 det3.v(12) " "Verilog HDL Always Construct warning at det3.v(12): inferring latch(es) for variable \"diag_2\", which holds its previous value in one or more paths through the always construct" {  } { { "det3.v" "" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/det3.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1743863750188 "|interface|control_unit:control|det3:determinant3x3"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp_det det3.v(12) " "Verilog HDL Always Construct warning at det3.v(12): inferring latch(es) for variable \"temp_det\", which holds its previous value in one or more paths through the always construct" {  } { { "det3.v" "" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/det3.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1743863750188 "|interface|control_unit:control|det3:determinant3x3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "opp_M control_unit:control\|opp_M:oppL1 " "Elaborating entity \"opp_M\" for hierarchy \"control_unit:control\|opp_M:oppL1\"" {  } { { "src/modules/control_unit.v" "oppL1" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/src/modules/control_unit.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743863750191 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1743863750430 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.04.05.11:35:51 Progress: Loading slddb8654bc/alt_sld_fab_wrapper_hw.tcl " "2025.04.05.11:35:51 Progress: Loading slddb8654bc/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743863751687 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743863752512 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743863752550 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743863753115 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743863753216 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743863753319 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743863753434 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743863753436 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743863753436 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1743863754071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddb8654bc/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddb8654bc/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slddb8654bc/alt_sld_fab.v" "" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/db/ip/slddb8654bc/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743863754271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743863754271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddb8654bc/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddb8654bc/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slddb8654bc/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/db/ip/slddb8654bc/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743863754346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743863754346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddb8654bc/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddb8654bc/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slddb8654bc/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/db/ip/slddb8654bc/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743863754347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743863754347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddb8654bc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddb8654bc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slddb8654bc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/db/ip/slddb8654bc/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743863754414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743863754414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddb8654bc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slddb8654bc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slddb8654bc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/db/ip/slddb8654bc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743863754495 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slddb8654bc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/db/ip/slddb8654bc/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743863754495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743863754495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddb8654bc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddb8654bc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slddb8654bc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/db/ip/slddb8654bc/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1743863754564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743863754564 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743863756925 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1743863758041 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/output_files/coprocessor.map.smsg " "Generated suppressed messages file /home/aluno/Documentos/TEC499/G02/PBL 5.04/ULTIMOS TESTES SEXT matrix-coprocessor-arm-cortex-a9-pc-victor/matrix-coprocessor-arm-cortex-a9-pc-victor/output_files/coprocessor.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1743863758277 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1743863759105 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1743863759105 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2469 " "Implemented 2469 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1743863759258 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1743863759258 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2216 " "Implemented 2216 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1743863759258 ""} { "Info" "ICUT_CUT_TM_RAMS" "200 " "Implemented 200 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1743863759258 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "36 " "Implemented 36 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1743863759258 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1743863759258 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 56 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "628 " "Peak virtual memory: 628 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1743863759268 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr  5 11:35:59 2025 " "Processing ended: Sat Apr  5 11:35:59 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1743863759268 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1743863759268 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1743863759268 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1743863759268 ""}
