Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Feb  8 14:55:59 2018
| Host         : Del_Alienware running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'Top_eq_core_0_0'

1. Summary
----------

SUCCESS in the upgrade of Top_eq_core_0_0 (xilinx.com:user:eq_core:2.0) from (Rev. 23) to (Rev. 24)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Feb  8 12:41:39 2018
| Host         : Del_Alienware running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'Top_eq_core_0_0'

1. Summary
----------

SUCCESS in the upgrade of Top_eq_core_0_0 (xilinx.com:user:eq_core:2.0) from (Rev. 22) to (Rev. 23)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Feb  8 11:36:24 2018
| Host         : Del_Alienware running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'Top_eq_core_0_0'

1. Summary
----------

SUCCESS in the upgrade of Top_eq_core_0_0 (xilinx.com:user:eq_core:2.0) from (Rev. 21) to (Rev. 22)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Feb  8 10:29:29 2018
| Host         : Del_Alienware running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'Top_eq_core_0_0'

1. Summary
----------

SUCCESS in the upgrade of Top_eq_core_0_0 (xilinx.com:user:eq_core:2.0) from (Rev. 20) to (Rev. 21)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Feb  7 18:15:30 2018
| Host         : Del_Alienware running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'Top_eq_core_0_0'

1. Summary
----------

SUCCESS in the upgrade of Top_eq_core_0_0 (xilinx.com:user:eq_core:2.0) from (Rev. 19) to (Rev. 20)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Feb  7 15:55:54 2018
| Host         : Del_Alienware running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'Top_eq_core_0_0'

1. Summary
----------

SUCCESS in the upgrade of Top_eq_core_0_0 (xilinx.com:user:eq_core:2.0) from (Rev. 18) to (Rev. 19)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Feb  7 15:13:20 2018
| Host         : Del_Alienware running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'Top_eq_core_0_0'

1. Summary
----------

SUCCESS in the upgrade of Top_eq_core_0_0 (xilinx.com:user:eq_core:2.0) from (Rev. 17) to (Rev. 18)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Feb  7 13:31:34 2018
| Host         : Del_Alienware running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'Top_eq_core_0_0'

1. Summary
----------

SUCCESS in the upgrade of Top_eq_core_0_0 (xilinx.com:user:eq_core:2.0) from (Rev. 16) to (Rev. 17)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Feb  7 09:59:53 2018
| Host         : Del_Alienware running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'Top_eq_core_0_0'

1. Summary
----------

SUCCESS in the upgrade of Top_eq_core_0_0 (xilinx.com:user:eq_core:2.0) from (Rev. 15) to (Rev. 16)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Feb  7 09:24:01 2018
| Host         : Del_Alienware running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'Top_eq_core_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of Top_eq_core_0_0 (xilinx.com:user:eq_core:2.0) from (Rev. 14) to (Rev. 15)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'Top_eq_core_0_0'. These changes may impact your design.


-Upgraded port 'BRAM_ADDR' width 9 differs from original width 8







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Feb  6 21:59:29 2018
| Host         : Del_Alienware running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'Top_eq_core_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of Top_eq_core_0_0 (xilinx.com:user:eq_core:2.0) from (Rev. 13) to (Rev. 14)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'Top_eq_core_0_0'. These changes may impact your design.


-Upgraded port 'BRAM_ADDR' width 8 differs from original width 5







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Feb  6 21:50:28 2018
| Host         : Del_Alienware running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'Top_eq_core_0_0'

1. Summary
----------

SUCCESS in the upgrade of Top_eq_core_0_0 (xilinx.com:user:eq_core:2.0) from (Rev. 12) to (Rev. 13)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Feb  6 19:28:49 2018
| Host         : Del_Alienware running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'Top_eq_core_0_0'

1. Summary
----------

SUCCESS in the upgrade of Top_eq_core_0_0 (xilinx.com:user:eq_core:2.0) from (Rev. 11) to (Rev. 12)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Feb  6 18:28:18 2018
| Host         : Del_Alienware running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'Top_eq_core_0_0'

1. Summary
----------

SUCCESS in the upgrade of Top_eq_core_0_0 (xilinx.com:user:eq_core:2.0) from (Rev. 10) to (Rev. 11)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Feb  5 15:23:52 2018
| Host         : Del_Alienware running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'Top_eq_core_0_0'

1. Summary
----------

SUCCESS in the upgrade of Top_eq_core_0_0 (xilinx.com:user:eq_core:2.0) from (Rev. 9) to (Rev. 10)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Feb  5 13:18:59 2018
| Host         : Del_Alienware running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'Top_eq_core_0_0'

1. Summary
----------

SUCCESS in the upgrade of Top_eq_core_0_0 (xilinx.com:user:eq_core:2.0) from (Rev. 8) to (Rev. 9)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Feb  5 13:00:40 2018
| Host         : Del_Alienware running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'Top_eq_core_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of Top_eq_core_0_0 (xilinx.com:user:eq_core:2.0) from (Rev. 7) to (Rev. 8)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'Top_eq_core_0_0'.


-Upgrade has removed interface 'BRAM_B'

-Upgrade has added interface 'BRAM' (xilinx.com:interface:bram:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'Top_eq_core_0_0'. These changes may impact your design.


-Upgrade has removed port 'BRAM_Addr_B'

-Upgrade has removed port 'BRAM_Clk_B'

-Upgrade has removed port 'BRAM_En_B'

-Upgrade has removed port 'BRAM_RdData_B'

-Upgrade has removed port 'BRAM_Rst_B'

-Upgrade has removed port 'BRAM_WE_B'

-Upgrade has added port 'BRAM_ADDR'

-Upgrade has added port 'BRAM_CLK'

-Upgrade has added port 'BRAM_DOUT'

-Upgrade has added port 'BRAM_EN'

-Upgrade has added port 'BRAM_RST'

-Upgrade has added port 'BRAM_WE'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Feb  5 12:50:02 2018
| Host         : Del_Alienware running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'Top_eq_core_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of Top_eq_core_0_0 (xilinx.com:user:eq_core:2.0) from (Rev. 6) to (Rev. 7)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'Top_eq_core_0_0'.


-Upgrade has removed interface 'BRAM_INTF'

-Upgrade has added interface 'BRAM_B' (xilinx.com:interface:bram:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'Top_eq_core_0_0'. These changes may impact your design.


-Upgrade has removed port 'BRAM_Clk_A'

-Upgrade has removed port 'BRAM_En_A'

-Upgrade has added port 'BRAM_Clk_B'

-Upgrade has added port 'BRAM_En_B'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Feb  5 12:27:55 2018
| Host         : Del_Alienware running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'Top_eq_core_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of Top_eq_core_0_0 (xilinx.com:user:eq_core:2.0) from (Rev. 5) to (Rev. 6)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'Top_eq_core_0_0'.


-Upgrade has added interface 'BRAM_INTF' (xilinx.com:interface:bram:1.0)


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'Top_eq_core_0_0'. These changes may impact your design.


-Upgrade has added port 'BRAM_Addr_B'

-Upgrade has added port 'BRAM_Clk_A'

-Upgrade has added port 'BRAM_En_A'

-Upgrade has added port 'BRAM_RdData_B'

-Upgrade has added port 'BRAM_Rst_B'

-Upgrade has added port 'BRAM_WE_B'







Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Feb  4 13:31:01 2018
| Host         : Del_Alienware running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'Top_eq_core_0_0'

1. Summary
----------

SUCCESS in the upgrade of Top_eq_core_0_0 (xilinx.com:user:eq_core:2.0) from (Rev. 3) to (Rev. 5)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Feb  4 13:15:07 2018
| Host         : Del_Alienware running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'Top_eq_core_0_0'

1. Summary
----------

SUCCESS in the upgrade of Top_eq_core_0_0 (xilinx.com:user:eq_core:2.0) from (Rev. 2) to (Rev. 3)






Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Feb  4 12:49:43 2018
| Host         : Del_Alienware running 64-bit Service Pack 1  (build 7601)
| Command      : upgrade_ip
| Device       : xc7z020clg484-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'Top_eq_core_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of Top_eq_core_0_0 (xilinx.com:user:eq_core:2.0) from (Rev. 1) to (Rev. 2)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'Top_eq_core_0_0'. These changes may impact your design.


-Upgrade has added port 'iir_clk'


