

================================================================
== Vitis HLS Report for 'activation_accelerator'
================================================================
* Date:           Thu Oct 23 18:56:38 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.331 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        1|    49702|  10.000 ns|  0.497 ms|    2|  49703|       no|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |                                                          |                                               |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |                         Instance                         |                     Module                    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |grp_bf16_to_float_fu_389                                  |bf16_to_float                                  |    49154|    49154|  0.492 ms|  0.492 ms|  49154|  49154|       no|
        |grp_activation_accelerator_Pipeline_stage_2_store_fu_523  |activation_accelerator_Pipeline_stage_2_store  |    49155|    49155|  0.492 ms|  0.492 ms|  49155|  49155|       no|
        |grp_float_safe_softmax3_64_s_fu_532                       |float_safe_softmax3_64_s                       |      544|      544|  5.440 us|  5.440 us|    544|    544|       no|
        |grp_activation_accelerator_Pipeline_stage_0_load0_fu_539  |activation_accelerator_Pipeline_stage_0_load0  |    49155|    49155|  0.492 ms|  0.492 ms|  49155|  49155|       no|
        +----------------------------------------------------------+-----------------------------------------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      24|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |      128|   159|   34203|   60449|    0|
|Memory           |      205|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       -|     527|    -|
|Register         |        -|     -|     184|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |      333|   159|   34387|   61000|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |      115|    12|      14|      52|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------+-----------------------------------------------+---------+-----+-------+-------+-----+
    |                         Instance                         |                     Module                    | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +----------------------------------------------------------+-----------------------------------------------+---------+-----+-------+-------+-----+
    |grp_activation_accelerator_Pipeline_stage_0_load0_fu_539  |activation_accelerator_Pipeline_stage_0_load0  |        0|    0|     69|     85|    0|
    |grp_activation_accelerator_Pipeline_stage_2_store_fu_523  |activation_accelerator_Pipeline_stage_2_store  |        0|    0|     86|    477|    0|
    |grp_bf16_to_float_fu_389                                  |bf16_to_float                                  |        0|    0|     75|    184|    0|
    |control_s_axi_U                                           |control_s_axi                                  |        0|    0|    322|    552|    0|
    |grp_float_safe_softmax3_64_s_fu_532                       |float_safe_softmax3_64_s                       |      128|  159|  32181|  56409|    0|
    |gmem0_m_axi_U                                             |gmem0_m_axi                                    |        0|    0|    735|   1371|    0|
    |gmem2_m_axi_U                                             |gmem2_m_axi                                    |        0|    0|    735|   1371|    0|
    +----------------------------------------------------------+-----------------------------------------------+---------+-----+-------+-------+-----+
    |Total                                                     |                                               |      128|  159|  34203|  60449|    0|
    +----------------------------------------------------------+-----------------------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |                                    Memory                                   |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-----------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_U  |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_RAMbkb  |        1|  0|   0|    0|    768|   16|     1|        12288|
    |buf0_U                                                                       |buf0_RAM_AUTO_1R1W                                                                |       46|  0|   0|    0|  49152|   16|     1|       786432|
    |x_1_U                                                                        |x_1_RAM_AUTO_0R0W                                                                 |        2|  0|   0|    0|    768|   32|     1|        24576|
    |x_2_U                                                                        |x_1_RAM_AUTO_0R0W                                                                 |        2|  0|   0|    0|    768|   32|     1|        24576|
    |x_3_U                                                                        |x_1_RAM_AUTO_0R0W                                                                 |        2|  0|   0|    0|    768|   32|     1|        24576|
    |x_4_U                                                                        |x_1_RAM_AUTO_0R0W                                                                 |        2|  0|   0|    0|    768|   32|     1|        24576|
    |x_5_U                                                                        |x_1_RAM_AUTO_0R0W                                                                 |        2|  0|   0|    0|    768|   32|     1|        24576|
    |x_6_U                                                                        |x_1_RAM_AUTO_0R0W                                                                 |        2|  0|   0|    0|    768|   32|     1|        24576|
    |x_7_U                                                                        |x_1_RAM_AUTO_0R0W                                                                 |        2|  0|   0|    0|    768|   32|     1|        24576|
    |x_8_U                                                                        |x_1_RAM_AUTO_0R0W                                                                 |        2|  0|   0|    0|    768|   32|     1|        24576|
    |x_9_U                                                                        |x_1_RAM_AUTO_0R0W                                                                 |        2|  0|   0|    0|    768|   32|     1|        24576|
    |x_10_U                                                                       |x_1_RAM_AUTO_0R0W                                                                 |        2|  0|   0|    0|    768|   32|     1|        24576|
    |x_11_U                                                                       |x_1_RAM_AUTO_0R0W                                                                 |        2|  0|   0|    0|    768|   32|     1|        24576|
    |x_12_U                                                                       |x_1_RAM_AUTO_0R0W                                                                 |        2|  0|   0|    0|    768|   32|     1|        24576|
    |x_13_U                                                                       |x_1_RAM_AUTO_0R0W                                                                 |        2|  0|   0|    0|    768|   32|     1|        24576|
    |x_14_U                                                                       |x_1_RAM_AUTO_0R0W                                                                 |        2|  0|   0|    0|    768|   32|     1|        24576|
    |x_15_U                                                                       |x_1_RAM_AUTO_0R0W                                                                 |        2|  0|   0|    0|    768|   32|     1|        24576|
    |x_16_U                                                                       |x_1_RAM_AUTO_0R0W                                                                 |        2|  0|   0|    0|    768|   32|     1|        24576|
    |x_17_U                                                                       |x_1_RAM_AUTO_0R0W                                                                 |        2|  0|   0|    0|    768|   32|     1|        24576|
    |x_18_U                                                                       |x_1_RAM_AUTO_0R0W                                                                 |        2|  0|   0|    0|    768|   32|     1|        24576|
    |x_19_U                                                                       |x_1_RAM_AUTO_0R0W                                                                 |        2|  0|   0|    0|    768|   32|     1|        24576|
    |x_20_U                                                                       |x_1_RAM_AUTO_0R0W                                                                 |        2|  0|   0|    0|    768|   32|     1|        24576|
    |x_21_U                                                                       |x_1_RAM_AUTO_0R0W                                                                 |        2|  0|   0|    0|    768|   32|     1|        24576|
    |x_22_U                                                                       |x_1_RAM_AUTO_0R0W                                                                 |        2|  0|   0|    0|    768|   32|     1|        24576|
    |x_23_U                                                                       |x_1_RAM_AUTO_0R0W                                                                 |        2|  0|   0|    0|    768|   32|     1|        24576|
    |x_24_U                                                                       |x_1_RAM_AUTO_0R0W                                                                 |        2|  0|   0|    0|    768|   32|     1|        24576|
    |x_25_U                                                                       |x_1_RAM_AUTO_0R0W                                                                 |        2|  0|   0|    0|    768|   32|     1|        24576|
    |x_26_U                                                                       |x_1_RAM_AUTO_0R0W                                                                 |        2|  0|   0|    0|    768|   32|     1|        24576|
    |x_27_U                                                                       |x_1_RAM_AUTO_0R0W                                                                 |        2|  0|   0|    0|    768|   32|     1|        24576|
    |x_28_U                                                                       |x_1_RAM_AUTO_0R0W                                                                 |        2|  0|   0|    0|    768|   32|     1|        24576|
    |x_29_U                                                                       |x_1_RAM_AUTO_0R0W                                                                 |        2|  0|   0|    0|    768|   32|     1|        24576|
    |x_30_U                                                                       |x_1_RAM_AUTO_0R0W                                                                 |        2|  0|   0|    0|    768|   32|     1|        24576|
    |x_31_U                                                                       |x_1_RAM_AUTO_0R0W                                                                 |        2|  0|   0|    0|    768|   32|     1|        24576|
    |x_32_U                                                                       |x_1_RAM_AUTO_0R0W                                                                 |        2|  0|   0|    0|    768|   32|     1|        24576|
    |x_33_U                                                                       |x_1_RAM_AUTO_0R0W                                                                 |        2|  0|   0|    0|    768|   32|     1|        24576|
    |x_34_U                                                                       |x_1_RAM_AUTO_0R0W                                                                 |        2|  0|   0|    0|    768|   32|     1|        24576|
    |x_35_U                                                                       |x_1_RAM_AUTO_0R0W                                                                 |        2|  0|   0|    0|    768|   32|     1|        24576|
    |x_36_U                                                                       |x_1_RAM_AUTO_0R0W                                                                 |        2|  0|   0|    0|    768|   32|     1|        24576|
    |x_37_U                                                                       |x_1_RAM_AUTO_0R0W                                                                 |        2|  0|   0|    0|    768|   32|     1|        24576|
    |x_38_U                                                                       |x_1_RAM_AUTO_0R0W                                                                 |        2|  0|   0|    0|    768|   32|     1|        24576|
    |x_39_U                                                                       |x_1_RAM_AUTO_0R0W                                                                 |        2|  0|   0|    0|    768|   32|     1|        24576|
    |x_40_U                                                                       |x_1_RAM_AUTO_0R0W                                                                 |        2|  0|   0|    0|    768|   32|     1|        24576|
    |x_41_U                                                                       |x_1_RAM_AUTO_0R0W                                                                 |        2|  0|   0|    0|    768|   32|     1|        24576|
    |x_42_U                                                                       |x_1_RAM_AUTO_0R0W                                                                 |        2|  0|   0|    0|    768|   32|     1|        24576|
    |x_43_U                                                                       |x_1_RAM_AUTO_0R0W                                                                 |        2|  0|   0|    0|    768|   32|     1|        24576|
    |x_44_U                                                                       |x_1_RAM_AUTO_0R0W                                                                 |        2|  0|   0|    0|    768|   32|     1|        24576|
    |x_45_U                                                                       |x_1_RAM_AUTO_0R0W                                                                 |        2|  0|   0|    0|    768|   32|     1|        24576|
    |x_46_U                                                                       |x_1_RAM_AUTO_0R0W                                                                 |        2|  0|   0|    0|    768|   32|     1|        24576|
    |x_47_U                                                                       |x_1_RAM_AUTO_0R0W                                                                 |        2|  0|   0|    0|    768|   32|     1|        24576|
    |x_48_U                                                                       |x_1_RAM_AUTO_0R0W                                                                 |        2|  0|   0|    0|    768|   32|     1|        24576|
    |x_49_U                                                                       |x_1_RAM_AUTO_0R0W                                                                 |        2|  0|   0|    0|    768|   32|     1|        24576|
    |x_50_U                                                                       |x_1_RAM_AUTO_0R0W                                                                 |        2|  0|   0|    0|    768|   32|     1|        24576|
    |x_51_U                                                                       |x_1_RAM_AUTO_0R0W                                                                 |        2|  0|   0|    0|    768|   32|     1|        24576|
    |x_52_U                                                                       |x_1_RAM_AUTO_0R0W                                                                 |        2|  0|   0|    0|    768|   32|     1|        24576|
    |x_53_U                                                                       |x_1_RAM_AUTO_0R0W                                                                 |        2|  0|   0|    0|    768|   32|     1|        24576|
    |x_54_U                                                                       |x_1_RAM_AUTO_0R0W                                                                 |        2|  0|   0|    0|    768|   32|     1|        24576|
    |x_55_U                                                                       |x_1_RAM_AUTO_0R0W                                                                 |        2|  0|   0|    0|    768|   32|     1|        24576|
    |x_56_U                                                                       |x_1_RAM_AUTO_0R0W                                                                 |        2|  0|   0|    0|    768|   32|     1|        24576|
    |x_57_U                                                                       |x_1_RAM_AUTO_0R0W                                                                 |        2|  0|   0|    0|    768|   32|     1|        24576|
    |x_58_U                                                                       |x_1_RAM_AUTO_0R0W                                                                 |        2|  0|   0|    0|    768|   32|     1|        24576|
    |x_59_U                                                                       |x_1_RAM_AUTO_0R0W                                                                 |        2|  0|   0|    0|    768|   32|     1|        24576|
    |x_60_U                                                                       |x_1_RAM_AUTO_0R0W                                                                 |        2|  0|   0|    0|    768|   32|     1|        24576|
    |x_61_U                                                                       |x_1_RAM_AUTO_0R0W                                                                 |        2|  0|   0|    0|    768|   32|     1|        24576|
    |x_62_U                                                                       |x_1_RAM_AUTO_0R0W                                                                 |        2|  0|   0|    0|    768|   32|     1|        24576|
    |x_63_U                                                                       |x_1_RAM_AUTO_0R0W                                                                 |        2|  0|   0|    0|    768|   32|     1|        24576|
    |x_U                                                                          |x_RAM_1WNR_AUTO_1R1W                                                              |       32|  0|   0|    0|    768|   32|     1|        24576|
    +-----------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total                                                                        |                                                                                  |      205|  0|   0|    0|  99072| 2080|    66|      2371584|
    +-----------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state12_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |ap_block_state21_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |icmp_ln1343_fu_558_p2             |      icmp|   0|  0|  20|          32|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  24|          34|           3|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------------------------------------------+-----+-----------+-----+-----------+
    |                                        Name                                        | LUT | Input Size| Bits| Total Bits|
    +------------------------------------------------------------------------------------+-----+-----------+-----+-----------+
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_address0  |   14|          3|   10|         30|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce0       |   14|          3|    1|          3|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_ce1       |    9|          2|    1|          2|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we0       |    9|          2|    1|          2|
    |activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i_we1       |    9|          2|    1|          2|
    |ap_NS_fsm                                                                           |  111|         22|    1|         22|
    |buf0_address0                                                                       |   14|          3|   16|         48|
    |buf0_ce0                                                                            |   14|          3|    1|          3|
    |buf0_we0                                                                            |    9|          2|    1|          2|
    |gmem0_ARADDR                                                                        |   14|          3|   64|        192|
    |gmem0_ARLEN                                                                         |   14|          3|   32|         96|
    |gmem0_ARVALID                                                                       |   14|          3|    1|          3|
    |gmem0_RREADY                                                                        |    9|          2|    1|          2|
    |gmem0_blk_n_AR                                                                      |    9|          2|    1|          2|
    |gmem2_AWADDR                                                                        |   14|          3|   64|        192|
    |gmem2_AWLEN                                                                         |   14|          3|   32|         96|
    |gmem2_AWVALID                                                                       |   14|          3|    1|          3|
    |gmem2_BREADY                                                                        |   14|          3|    1|          3|
    |gmem2_WVALID                                                                        |    9|          2|    1|          2|
    |gmem2_blk_n_AW                                                                      |    9|          2|    1|          2|
    |gmem2_blk_n_B                                                                       |    9|          2|    1|          2|
    |x_address0                                                                          |   14|          3|   10|         30|
    |x_ce0                                                                               |   14|          3|    1|          3|
    |x_ce1                                                                               |    9|          2|    1|          2|
    |x_ce10                                                                              |    9|          2|    1|          2|
    |x_ce11                                                                              |    9|          2|    1|          2|
    |x_ce12                                                                              |    9|          2|    1|          2|
    |x_ce13                                                                              |    9|          2|    1|          2|
    |x_ce14                                                                              |    9|          2|    1|          2|
    |x_ce15                                                                              |    9|          2|    1|          2|
    |x_ce16                                                                              |    9|          2|    1|          2|
    |x_ce2                                                                               |    9|          2|    1|          2|
    |x_ce3                                                                               |    9|          2|    1|          2|
    |x_ce4                                                                               |    9|          2|    1|          2|
    |x_ce5                                                                               |    9|          2|    1|          2|
    |x_ce6                                                                               |    9|          2|    1|          2|
    |x_ce7                                                                               |    9|          2|    1|          2|
    |x_ce8                                                                               |    9|          2|    1|          2|
    |x_ce9                                                                               |    9|          2|    1|          2|
    |x_we0                                                                               |    9|          2|    1|          2|
    +------------------------------------------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                                                               |  527|        113|  261|        776|
    +------------------------------------------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |                                  Name                                 | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                              |  21|   0|   21|          0|
    |grp_activation_accelerator_Pipeline_stage_0_load0_fu_539_ap_start_reg  |   1|   0|    1|          0|
    |grp_activation_accelerator_Pipeline_stage_2_store_fu_523_ap_start_reg  |   1|   0|    1|          0|
    |grp_bf16_to_float_fu_389_ap_start_reg                                  |   1|   0|    1|          0|
    |grp_float_safe_softmax3_64_s_fu_532_ap_start_reg                       |   1|   0|    1|          0|
    |icmp_ln1343_reg_604                                                    |   1|   0|    1|          0|
    |stage_read_reg_594                                                     |  32|   0|   32|          0|
    |trunc_ln3_reg_598                                                      |  63|   0|   63|          0|
    |trunc_ln_reg_608                                                       |  63|   0|   63|          0|
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                  | 184|   0|  184|          0|
    +-----------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-----------------------+-----+-----+------------+------------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|                 control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|                 control|        scalar|
|s_axi_control_AWADDR   |   in|    7|       s_axi|                 control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|                 control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|                 control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|                 control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|                 control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|                 control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|                 control|        scalar|
|s_axi_control_ARADDR   |   in|    7|       s_axi|                 control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|                 control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|                 control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|                 control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|                 control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|                 control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|                 control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|                 control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  activation_accelerator|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  activation_accelerator|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|  activation_accelerator|  return value|
|m_axi_gmem0_AWVALID    |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWREADY    |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWADDR     |  out|   64|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWID       |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWLEN      |  out|    8|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWSIZE     |  out|    3|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWBURST    |  out|    2|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWLOCK     |  out|    2|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWCACHE    |  out|    4|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWPROT     |  out|    3|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWQOS      |  out|    4|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWREGION   |  out|    4|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_AWUSER     |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_WVALID     |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_WREADY     |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_WDATA      |  out|   32|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_WSTRB      |  out|    4|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_WLAST      |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_WID        |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_WUSER      |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARVALID    |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARREADY    |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARADDR     |  out|   64|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARID       |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARLEN      |  out|    8|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARSIZE     |  out|    3|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARBURST    |  out|    2|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARLOCK     |  out|    2|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARCACHE    |  out|    4|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARPROT     |  out|    3|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARQOS      |  out|    4|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARREGION   |  out|    4|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_ARUSER     |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_RVALID     |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_RREADY     |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_RDATA      |   in|   32|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_RLAST      |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_RID        |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_RUSER      |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_RRESP      |   in|    2|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_BVALID     |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_BREADY     |  out|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_BRESP      |   in|    2|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_BID        |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem0_BUSER      |   in|    1|       m_axi|                   gmem0|       pointer|
|m_axi_gmem1_AWVALID    |  out|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_AWREADY    |   in|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_AWADDR     |  out|   64|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_AWID       |  out|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_AWLEN      |  out|    8|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_AWSIZE     |  out|    3|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_AWBURST    |  out|    2|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_AWLOCK     |  out|    2|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_AWCACHE    |  out|    4|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_AWPROT     |  out|    3|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_AWQOS      |  out|    4|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_AWREGION   |  out|    4|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_AWUSER     |  out|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_WVALID     |  out|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_WREADY     |   in|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_WDATA      |  out|   32|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_WSTRB      |  out|    4|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_WLAST      |  out|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_WID        |  out|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_WUSER      |  out|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_ARVALID    |  out|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_ARREADY    |   in|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_ARADDR     |  out|   64|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_ARID       |  out|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_ARLEN      |  out|    8|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_ARSIZE     |  out|    3|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_ARBURST    |  out|    2|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_ARLOCK     |  out|    2|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_ARCACHE    |  out|    4|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_ARPROT     |  out|    3|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_ARQOS      |  out|    4|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_ARREGION   |  out|    4|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_ARUSER     |  out|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_RVALID     |   in|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_RREADY     |  out|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_RDATA      |   in|   32|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_RLAST      |   in|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_RID        |   in|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_RUSER      |   in|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_RRESP      |   in|    2|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_BVALID     |   in|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_BREADY     |  out|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_BRESP      |   in|    2|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_BID        |   in|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem1_BUSER      |   in|    1|       m_axi|                   gmem1|       pointer|
|m_axi_gmem2_AWVALID    |  out|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_AWREADY    |   in|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_AWADDR     |  out|   64|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_AWID       |  out|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_AWLEN      |  out|    8|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_AWSIZE     |  out|    3|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_AWBURST    |  out|    2|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_AWLOCK     |  out|    2|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_AWCACHE    |  out|    4|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_AWPROT     |  out|    3|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_AWQOS      |  out|    4|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_AWREGION   |  out|    4|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_AWUSER     |  out|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_WVALID     |  out|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_WREADY     |   in|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_WDATA      |  out|   32|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_WSTRB      |  out|    4|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_WLAST      |  out|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_WID        |  out|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_WUSER      |  out|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_ARVALID    |  out|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_ARREADY    |   in|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_ARADDR     |  out|   64|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_ARID       |  out|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_ARLEN      |  out|    8|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_ARSIZE     |  out|    3|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_ARBURST    |  out|    2|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_ARLOCK     |  out|    2|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_ARCACHE    |  out|    4|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_ARPROT     |  out|    3|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_ARQOS      |  out|    4|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_ARREGION   |  out|    4|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_ARUSER     |  out|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_RVALID     |   in|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_RREADY     |  out|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_RDATA      |   in|   32|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_RLAST      |   in|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_RID        |   in|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_RUSER      |   in|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_RRESP      |   in|    2|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_BVALID     |   in|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_BREADY     |  out|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_BRESP      |   in|    2|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_BID        |   in|    1|       m_axi|                   gmem2|       pointer|
|m_axi_gmem2_BUSER      |   in|    1|       m_axi|                   gmem2|       pointer|
+-----------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 13 21 10 12 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 21 
10 --> 11 
11 --> 12 
12 --> 21 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.27>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%spectopmodule_ln1303 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_7" [activation_accelerator.cpp:1303]   --->   Operation 22 'spectopmodule' 'spectopmodule_ln1303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem0, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 49152, void @empty_2, void @empty_3, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem0"   --->   Operation 24 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem1, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 49152, void @empty_4, void @empty_3, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem1"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem2, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 49152, void @empty_5, void @empty_3, void @empty_1, i32 16, i32 16, i32 16, i32 16, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem2"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in0, void @empty_6, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_13, void @empty_11, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_10, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in0, void @empty_19, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_10, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in1, void @empty_6, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_13, void @empty_8, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_10, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in1, void @empty_19, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_10, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_6, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_13, void @empty_9, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_10, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_19, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_10, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %stage"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stage, void @empty_6, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_13, void @empty, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stage, void @empty_19, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %config_r"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %config_r, void @empty_6, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_13, void @empty_12, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %config_r, void @empty_19, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_6, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_13, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.00ns)   --->   "%config_r_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %config_r"   --->   Operation 42 'read' 'config_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 43 [1/1] (1.00ns)   --->   "%stage_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %stage"   --->   Operation 43 'read' 'stage_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 44 [1/1] (1.00ns)   --->   "%out_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out_r"   --->   Operation 44 'read' 'out_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 45 [1/1] (1.00ns)   --->   "%in0_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %in0"   --->   Operation 45 'read' 'in0_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 46 [1/1] (1.23ns)   --->   "%x = alloca i64 1" [activation_accelerator.cpp:1314]   --->   Operation 46 'alloca' 'x' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 47 [1/1] (1.23ns)   --->   "%x_1 = alloca i64 1"   --->   Operation 47 'alloca' 'x_1' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 48 [1/1] (1.23ns)   --->   "%x_2 = alloca i64 1"   --->   Operation 48 'alloca' 'x_2' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 49 [1/1] (1.23ns)   --->   "%x_3 = alloca i64 1"   --->   Operation 49 'alloca' 'x_3' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 50 [1/1] (1.23ns)   --->   "%x_4 = alloca i64 1"   --->   Operation 50 'alloca' 'x_4' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 51 [1/1] (1.23ns)   --->   "%x_5 = alloca i64 1"   --->   Operation 51 'alloca' 'x_5' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 52 [1/1] (1.23ns)   --->   "%x_6 = alloca i64 1"   --->   Operation 52 'alloca' 'x_6' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 53 [1/1] (1.23ns)   --->   "%x_7 = alloca i64 1"   --->   Operation 53 'alloca' 'x_7' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 54 [1/1] (1.23ns)   --->   "%x_8 = alloca i64 1"   --->   Operation 54 'alloca' 'x_8' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 55 [1/1] (1.23ns)   --->   "%x_9 = alloca i64 1"   --->   Operation 55 'alloca' 'x_9' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 56 [1/1] (1.23ns)   --->   "%x_10 = alloca i64 1"   --->   Operation 56 'alloca' 'x_10' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 57 [1/1] (1.23ns)   --->   "%x_11 = alloca i64 1"   --->   Operation 57 'alloca' 'x_11' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 58 [1/1] (1.23ns)   --->   "%x_12 = alloca i64 1"   --->   Operation 58 'alloca' 'x_12' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 59 [1/1] (1.23ns)   --->   "%x_13 = alloca i64 1"   --->   Operation 59 'alloca' 'x_13' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 60 [1/1] (1.23ns)   --->   "%x_14 = alloca i64 1"   --->   Operation 60 'alloca' 'x_14' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 61 [1/1] (1.23ns)   --->   "%x_15 = alloca i64 1"   --->   Operation 61 'alloca' 'x_15' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 62 [1/1] (1.23ns)   --->   "%x_16 = alloca i64 1"   --->   Operation 62 'alloca' 'x_16' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 63 [1/1] (1.23ns)   --->   "%x_17 = alloca i64 1"   --->   Operation 63 'alloca' 'x_17' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 64 [1/1] (1.23ns)   --->   "%x_18 = alloca i64 1"   --->   Operation 64 'alloca' 'x_18' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 65 [1/1] (1.23ns)   --->   "%x_19 = alloca i64 1"   --->   Operation 65 'alloca' 'x_19' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 66 [1/1] (1.23ns)   --->   "%x_20 = alloca i64 1"   --->   Operation 66 'alloca' 'x_20' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 67 [1/1] (1.23ns)   --->   "%x_21 = alloca i64 1"   --->   Operation 67 'alloca' 'x_21' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 68 [1/1] (1.23ns)   --->   "%x_22 = alloca i64 1"   --->   Operation 68 'alloca' 'x_22' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 69 [1/1] (1.23ns)   --->   "%x_23 = alloca i64 1"   --->   Operation 69 'alloca' 'x_23' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 70 [1/1] (1.23ns)   --->   "%x_24 = alloca i64 1"   --->   Operation 70 'alloca' 'x_24' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 71 [1/1] (1.23ns)   --->   "%x_25 = alloca i64 1"   --->   Operation 71 'alloca' 'x_25' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 72 [1/1] (1.23ns)   --->   "%x_26 = alloca i64 1"   --->   Operation 72 'alloca' 'x_26' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 73 [1/1] (1.23ns)   --->   "%x_27 = alloca i64 1"   --->   Operation 73 'alloca' 'x_27' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 74 [1/1] (1.23ns)   --->   "%x_28 = alloca i64 1"   --->   Operation 74 'alloca' 'x_28' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 75 [1/1] (1.23ns)   --->   "%x_29 = alloca i64 1"   --->   Operation 75 'alloca' 'x_29' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 76 [1/1] (1.23ns)   --->   "%x_30 = alloca i64 1"   --->   Operation 76 'alloca' 'x_30' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 77 [1/1] (1.23ns)   --->   "%x_31 = alloca i64 1"   --->   Operation 77 'alloca' 'x_31' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 78 [1/1] (1.23ns)   --->   "%x_32 = alloca i64 1"   --->   Operation 78 'alloca' 'x_32' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 79 [1/1] (1.23ns)   --->   "%x_33 = alloca i64 1"   --->   Operation 79 'alloca' 'x_33' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 80 [1/1] (1.23ns)   --->   "%x_34 = alloca i64 1"   --->   Operation 80 'alloca' 'x_34' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 81 [1/1] (1.23ns)   --->   "%x_35 = alloca i64 1"   --->   Operation 81 'alloca' 'x_35' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 82 [1/1] (1.23ns)   --->   "%x_36 = alloca i64 1"   --->   Operation 82 'alloca' 'x_36' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 83 [1/1] (1.23ns)   --->   "%x_37 = alloca i64 1"   --->   Operation 83 'alloca' 'x_37' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 84 [1/1] (1.23ns)   --->   "%x_38 = alloca i64 1"   --->   Operation 84 'alloca' 'x_38' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 85 [1/1] (1.23ns)   --->   "%x_39 = alloca i64 1"   --->   Operation 85 'alloca' 'x_39' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 86 [1/1] (1.23ns)   --->   "%x_40 = alloca i64 1"   --->   Operation 86 'alloca' 'x_40' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 87 [1/1] (1.23ns)   --->   "%x_41 = alloca i64 1"   --->   Operation 87 'alloca' 'x_41' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 88 [1/1] (1.23ns)   --->   "%x_42 = alloca i64 1"   --->   Operation 88 'alloca' 'x_42' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 89 [1/1] (1.23ns)   --->   "%x_43 = alloca i64 1"   --->   Operation 89 'alloca' 'x_43' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 90 [1/1] (1.23ns)   --->   "%x_44 = alloca i64 1"   --->   Operation 90 'alloca' 'x_44' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 91 [1/1] (1.23ns)   --->   "%x_45 = alloca i64 1"   --->   Operation 91 'alloca' 'x_45' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 92 [1/1] (1.23ns)   --->   "%x_46 = alloca i64 1"   --->   Operation 92 'alloca' 'x_46' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 93 [1/1] (1.23ns)   --->   "%x_47 = alloca i64 1"   --->   Operation 93 'alloca' 'x_47' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 94 [1/1] (1.23ns)   --->   "%x_48 = alloca i64 1"   --->   Operation 94 'alloca' 'x_48' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 95 [1/1] (1.23ns)   --->   "%x_49 = alloca i64 1"   --->   Operation 95 'alloca' 'x_49' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 96 [1/1] (1.23ns)   --->   "%x_50 = alloca i64 1"   --->   Operation 96 'alloca' 'x_50' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 97 [1/1] (1.23ns)   --->   "%x_51 = alloca i64 1"   --->   Operation 97 'alloca' 'x_51' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 98 [1/1] (1.23ns)   --->   "%x_52 = alloca i64 1"   --->   Operation 98 'alloca' 'x_52' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 99 [1/1] (1.23ns)   --->   "%x_53 = alloca i64 1"   --->   Operation 99 'alloca' 'x_53' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 100 [1/1] (1.23ns)   --->   "%x_54 = alloca i64 1"   --->   Operation 100 'alloca' 'x_54' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 101 [1/1] (1.23ns)   --->   "%x_55 = alloca i64 1"   --->   Operation 101 'alloca' 'x_55' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 102 [1/1] (1.23ns)   --->   "%x_56 = alloca i64 1"   --->   Operation 102 'alloca' 'x_56' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 103 [1/1] (1.23ns)   --->   "%x_57 = alloca i64 1"   --->   Operation 103 'alloca' 'x_57' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 104 [1/1] (1.23ns)   --->   "%x_58 = alloca i64 1"   --->   Operation 104 'alloca' 'x_58' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 105 [1/1] (1.23ns)   --->   "%x_59 = alloca i64 1"   --->   Operation 105 'alloca' 'x_59' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 106 [1/1] (1.23ns)   --->   "%x_60 = alloca i64 1"   --->   Operation 106 'alloca' 'x_60' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 107 [1/1] (1.23ns)   --->   "%x_61 = alloca i64 1"   --->   Operation 107 'alloca' 'x_61' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 108 [1/1] (1.23ns)   --->   "%x_62 = alloca i64 1"   --->   Operation 108 'alloca' 'x_62' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 109 [1/1] (1.23ns)   --->   "%x_63 = alloca i64 1"   --->   Operation 109 'alloca' 'x_63' <Predicate = true> <Delay = 1.23>
ST_1 : Operation 110 [1/1] (0.44ns)   --->   "%switch_ln1322 = switch i32 %stage_read, void %if.end37, i32 0, void %stage_0_load0, i32 1, void %if.then17, i32 2, void %stage_2_store" [activation_accelerator.cpp:1322]   --->   Operation 110 'switch' 'switch_ln1322' <Predicate = true> <Delay = 0.44>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %out_r_read, i32 1, i32 63" [activation_accelerator.cpp:1380]   --->   Operation 111 'partselect' 'trunc_ln3' <Predicate = (stage_read == 2)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.99ns)   --->   "%icmp_ln1343 = icmp_eq  i32 %config_r_read, i32 0" [activation_accelerator.cpp:1343]   --->   Operation 112 'icmp' 'icmp_ln1343' <Predicate = (stage_read == 1)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln1343 = br i1 %icmp_ln1343, void %if.end21, void %if.then19" [activation_accelerator.cpp:1343]   --->   Operation 113 'br' 'br_ln1343' <Predicate = (stage_read == 1)> <Delay = 0.00>
ST_1 : Operation 114 [2/2] (0.00ns)   --->   "%call_ln1344 = call void @bf16_to_float, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i32 %x_16, i32 %x_17, i32 %x_18, i32 %x_19, i32 %x_20, i32 %x_21, i32 %x_22, i32 %x_23, i32 %x_24, i32 %x_25, i32 %x_26, i32 %x_27, i32 %x_28, i32 %x_29, i32 %x_30, i32 %x_31, i32 %x_32, i32 %x_33, i32 %x_34, i32 %x_35, i32 %x_36, i32 %x_37, i32 %x_38, i32 %x_39, i32 %x_40, i32 %x_41, i32 %x_42, i32 %x_43, i32 %x_44, i32 %x_45, i32 %x_46, i32 %x_47, i32 %x_48, i32 %x_49, i32 %x_50, i32 %x_51, i32 %x_52, i32 %x_53, i32 %x_54, i32 %x_55, i32 %x_56, i32 %x_57, i32 %x_58, i32 %x_59, i32 %x_60, i32 %x_61, i32 %x_62, i32 %x_63, i16 %buf0" [activation_accelerator.cpp:1344]   --->   Operation 114 'call' 'call_ln1344' <Predicate = (stage_read == 1 & icmp_ln1343)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %in0_read, i32 1, i32 63" [activation_accelerator.cpp:1324]   --->   Operation 115 'partselect' 'trunc_ln' <Predicate = (stage_read == 0)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln1380 = sext i63 %trunc_ln3" [activation_accelerator.cpp:1380]   --->   Operation 116 'sext' 'sext_ln1380' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i16 %gmem2, i64 %sext_ln1380" [activation_accelerator.cpp:1380]   --->   Operation 117 'getelementptr' 'gmem2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (7.30ns)   --->   "%empty_103 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i64 %gmem2_addr, i32 49152" [activation_accelerator.cpp:1380]   --->   Operation 118 'writereq' 'empty_103' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 119 [2/2] (0.00ns)   --->   "%call_ln1380 = call void @activation_accelerator_Pipeline_stage_2_store, i16 %gmem2, i63 %trunc_ln3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i" [activation_accelerator.cpp:1380]   --->   Operation 119 'call' 'call_ln1380' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 120 [1/2] (0.00ns)   --->   "%call_ln1380 = call void @activation_accelerator_Pipeline_stage_2_store, i16 %gmem2, i63 %trunc_ln3, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i" [activation_accelerator.cpp:1380]   --->   Operation 120 'call' 'call_ln1380' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 121 [5/5] (7.30ns)   --->   "%empty_104 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem2_addr" [activation_accelerator.cpp:1384]   --->   Operation 121 'writeresp' 'empty_104' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 122 [4/5] (7.30ns)   --->   "%empty_104 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem2_addr" [activation_accelerator.cpp:1384]   --->   Operation 122 'writeresp' 'empty_104' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 123 [3/5] (7.30ns)   --->   "%empty_104 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem2_addr" [activation_accelerator.cpp:1384]   --->   Operation 123 'writeresp' 'empty_104' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 124 [2/5] (7.30ns)   --->   "%empty_104 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem2_addr" [activation_accelerator.cpp:1384]   --->   Operation 124 'writeresp' 'empty_104' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 125 [1/5] (7.30ns)   --->   "%empty_104 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i64 %gmem2_addr" [activation_accelerator.cpp:1384]   --->   Operation 125 'writeresp' 'empty_104' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln1384 = br void %if.end37" [activation_accelerator.cpp:1384]   --->   Operation 126 'br' 'br_ln1384' <Predicate = true> <Delay = 0.00>

State 10 <SV = 1> <Delay = 0.00>
ST_10 : Operation 127 [1/2] (0.00ns)   --->   "%call_ln1344 = call void @bf16_to_float, i32 %x, i32 %x_1, i32 %x_2, i32 %x_3, i32 %x_4, i32 %x_5, i32 %x_6, i32 %x_7, i32 %x_8, i32 %x_9, i32 %x_10, i32 %x_11, i32 %x_12, i32 %x_13, i32 %x_14, i32 %x_15, i32 %x_16, i32 %x_17, i32 %x_18, i32 %x_19, i32 %x_20, i32 %x_21, i32 %x_22, i32 %x_23, i32 %x_24, i32 %x_25, i32 %x_26, i32 %x_27, i32 %x_28, i32 %x_29, i32 %x_30, i32 %x_31, i32 %x_32, i32 %x_33, i32 %x_34, i32 %x_35, i32 %x_36, i32 %x_37, i32 %x_38, i32 %x_39, i32 %x_40, i32 %x_41, i32 %x_42, i32 %x_43, i32 %x_44, i32 %x_45, i32 %x_46, i32 %x_47, i32 %x_48, i32 %x_49, i32 %x_50, i32 %x_51, i32 %x_52, i32 %x_53, i32 %x_54, i32 %x_55, i32 %x_56, i32 %x_57, i32 %x_58, i32 %x_59, i32 %x_60, i32 %x_61, i32 %x_62, i32 %x_63, i16 %buf0" [activation_accelerator.cpp:1344]   --->   Operation 127 'call' 'call_ln1344' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 2> <Delay = 0.00>
ST_11 : Operation 128 [2/2] (0.00ns)   --->   "%call_ln1345 = call void @float_safe_softmax3<64>, i32 %x, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i" [activation_accelerator.cpp:1345]   --->   Operation 128 'call' 'call_ln1345' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 3> <Delay = 0.00>
ST_12 : Operation 129 [1/2] (0.00ns)   --->   "%call_ln1345 = call void @float_safe_softmax3<64>, i32 %x, i16 %activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i" [activation_accelerator.cpp:1345]   --->   Operation 129 'call' 'call_ln1345' <Predicate = (icmp_ln1343)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln1350 = br void %if.end21" [activation_accelerator.cpp:1350]   --->   Operation 130 'br' 'br_ln1350' <Predicate = (icmp_ln1343)> <Delay = 0.00>
ST_12 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln1378 = br void %if.end37" [activation_accelerator.cpp:1378]   --->   Operation 131 'br' 'br_ln1378' <Predicate = true> <Delay = 0.00>

State 13 <SV = 1> <Delay = 7.30>
ST_13 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln1324 = sext i63 %trunc_ln" [activation_accelerator.cpp:1324]   --->   Operation 132 'sext' 'sext_ln1324' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 133 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i16 %gmem0, i64 %sext_ln1324" [activation_accelerator.cpp:1324]   --->   Operation 133 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 134 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem0_addr, i32 49152" [activation_accelerator.cpp:1324]   --->   Operation 134 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 2> <Delay = 7.30>
ST_14 : Operation 135 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem0_addr, i32 49152" [activation_accelerator.cpp:1324]   --->   Operation 135 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 3> <Delay = 7.30>
ST_15 : Operation 136 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem0_addr, i32 49152" [activation_accelerator.cpp:1324]   --->   Operation 136 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 4> <Delay = 7.30>
ST_16 : Operation 137 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem0_addr, i32 49152" [activation_accelerator.cpp:1324]   --->   Operation 137 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 5> <Delay = 7.30>
ST_17 : Operation 138 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem0_addr, i32 49152" [activation_accelerator.cpp:1324]   --->   Operation 138 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 6> <Delay = 7.30>
ST_18 : Operation 139 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem0_addr, i32 49152" [activation_accelerator.cpp:1324]   --->   Operation 139 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 7> <Delay = 7.30>
ST_19 : Operation 140 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i64 %gmem0_addr, i32 49152" [activation_accelerator.cpp:1324]   --->   Operation 140 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 8> <Delay = 0.00>
ST_20 : Operation 141 [2/2] (0.00ns)   --->   "%call_ln1324 = call void @activation_accelerator_Pipeline_stage_0_load0, i16 %gmem0, i63 %trunc_ln, i16 %buf0" [activation_accelerator.cpp:1324]   --->   Operation 141 'call' 'call_ln1324' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 9> <Delay = 0.00>
ST_21 : Operation 142 [1/2] (0.00ns)   --->   "%call_ln1324 = call void @activation_accelerator_Pipeline_stage_0_load0, i16 %gmem0, i63 %trunc_ln, i16 %buf0" [activation_accelerator.cpp:1324]   --->   Operation 142 'call' 'call_ln1324' <Predicate = (stage_read == 0)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end37"   --->   Operation 143 'br' 'br_ln0' <Predicate = (stage_read == 0)> <Delay = 0.00>
ST_21 : Operation 144 [1/1] (0.00ns)   --->   "%ret_ln1384 = ret" [activation_accelerator.cpp:1384]   --->   Operation 144 'ret' 'ret_ln1384' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ in0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in1]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stage]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ config_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buf0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[20]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln1303 (spectopmodule) [ 0000000000000000000000]
specinterface_ln0    (specinterface) [ 0000000000000000000000]
specbitsmap_ln0      (specbitsmap  ) [ 0000000000000000000000]
specinterface_ln0    (specinterface) [ 0000000000000000000000]
specbitsmap_ln0      (specbitsmap  ) [ 0000000000000000000000]
specinterface_ln0    (specinterface) [ 0000000000000000000000]
specbitsmap_ln0      (specbitsmap  ) [ 0000000000000000000000]
specinterface_ln0    (specinterface) [ 0000000000000000000000]
specinterface_ln0    (specinterface) [ 0000000000000000000000]
specinterface_ln0    (specinterface) [ 0000000000000000000000]
specinterface_ln0    (specinterface) [ 0000000000000000000000]
specinterface_ln0    (specinterface) [ 0000000000000000000000]
specinterface_ln0    (specinterface) [ 0000000000000000000000]
specbitsmap_ln0      (specbitsmap  ) [ 0000000000000000000000]
specinterface_ln0    (specinterface) [ 0000000000000000000000]
specinterface_ln0    (specinterface) [ 0000000000000000000000]
specbitsmap_ln0      (specbitsmap  ) [ 0000000000000000000000]
specinterface_ln0    (specinterface) [ 0000000000000000000000]
specinterface_ln0    (specinterface) [ 0000000000000000000000]
specinterface_ln0    (specinterface) [ 0000000000000000000000]
config_r_read        (read         ) [ 0000000000000000000000]
stage_read           (read         ) [ 0111111111111111111111]
out_r_read           (read         ) [ 0000000000000000000000]
in0_read             (read         ) [ 0000000000000000000000]
x                    (alloca       ) [ 0000000000111000000000]
x_1                  (alloca       ) [ 0000000000100000000000]
x_2                  (alloca       ) [ 0000000000100000000000]
x_3                  (alloca       ) [ 0000000000100000000000]
x_4                  (alloca       ) [ 0000000000100000000000]
x_5                  (alloca       ) [ 0000000000100000000000]
x_6                  (alloca       ) [ 0000000000100000000000]
x_7                  (alloca       ) [ 0000000000100000000000]
x_8                  (alloca       ) [ 0000000000100000000000]
x_9                  (alloca       ) [ 0000000000100000000000]
x_10                 (alloca       ) [ 0000000000100000000000]
x_11                 (alloca       ) [ 0000000000100000000000]
x_12                 (alloca       ) [ 0000000000100000000000]
x_13                 (alloca       ) [ 0000000000100000000000]
x_14                 (alloca       ) [ 0000000000100000000000]
x_15                 (alloca       ) [ 0000000000100000000000]
x_16                 (alloca       ) [ 0000000000100000000000]
x_17                 (alloca       ) [ 0000000000100000000000]
x_18                 (alloca       ) [ 0000000000100000000000]
x_19                 (alloca       ) [ 0000000000100000000000]
x_20                 (alloca       ) [ 0000000000100000000000]
x_21                 (alloca       ) [ 0000000000100000000000]
x_22                 (alloca       ) [ 0000000000100000000000]
x_23                 (alloca       ) [ 0000000000100000000000]
x_24                 (alloca       ) [ 0000000000100000000000]
x_25                 (alloca       ) [ 0000000000100000000000]
x_26                 (alloca       ) [ 0000000000100000000000]
x_27                 (alloca       ) [ 0000000000100000000000]
x_28                 (alloca       ) [ 0000000000100000000000]
x_29                 (alloca       ) [ 0000000000100000000000]
x_30                 (alloca       ) [ 0000000000100000000000]
x_31                 (alloca       ) [ 0000000000100000000000]
x_32                 (alloca       ) [ 0000000000100000000000]
x_33                 (alloca       ) [ 0000000000100000000000]
x_34                 (alloca       ) [ 0000000000100000000000]
x_35                 (alloca       ) [ 0000000000100000000000]
x_36                 (alloca       ) [ 0000000000100000000000]
x_37                 (alloca       ) [ 0000000000100000000000]
x_38                 (alloca       ) [ 0000000000100000000000]
x_39                 (alloca       ) [ 0000000000100000000000]
x_40                 (alloca       ) [ 0000000000100000000000]
x_41                 (alloca       ) [ 0000000000100000000000]
x_42                 (alloca       ) [ 0000000000100000000000]
x_43                 (alloca       ) [ 0000000000100000000000]
x_44                 (alloca       ) [ 0000000000100000000000]
x_45                 (alloca       ) [ 0000000000100000000000]
x_46                 (alloca       ) [ 0000000000100000000000]
x_47                 (alloca       ) [ 0000000000100000000000]
x_48                 (alloca       ) [ 0000000000100000000000]
x_49                 (alloca       ) [ 0000000000100000000000]
x_50                 (alloca       ) [ 0000000000100000000000]
x_51                 (alloca       ) [ 0000000000100000000000]
x_52                 (alloca       ) [ 0000000000100000000000]
x_53                 (alloca       ) [ 0000000000100000000000]
x_54                 (alloca       ) [ 0000000000100000000000]
x_55                 (alloca       ) [ 0000000000100000000000]
x_56                 (alloca       ) [ 0000000000100000000000]
x_57                 (alloca       ) [ 0000000000100000000000]
x_58                 (alloca       ) [ 0000000000100000000000]
x_59                 (alloca       ) [ 0000000000100000000000]
x_60                 (alloca       ) [ 0000000000100000000000]
x_61                 (alloca       ) [ 0000000000100000000000]
x_62                 (alloca       ) [ 0000000000100000000000]
x_63                 (alloca       ) [ 0000000000100000000000]
switch_ln1322        (switch       ) [ 0000000000000000000000]
trunc_ln3            (partselect   ) [ 0011100000000000000000]
icmp_ln1343          (icmp         ) [ 0100000000111000000000]
br_ln1343            (br           ) [ 0000000000000000000000]
trunc_ln             (partselect   ) [ 0011111111111111111111]
sext_ln1380          (sext         ) [ 0000000000000000000000]
gmem2_addr           (getelementptr) [ 0001111111000000000000]
empty_103            (writereq     ) [ 0000000000000000000000]
call_ln1380          (call         ) [ 0000000000000000000000]
empty_104            (writeresp    ) [ 0000000000000000000000]
br_ln1384            (br           ) [ 0000000000000000000000]
call_ln1344          (call         ) [ 0000000000000000000000]
call_ln1345          (call         ) [ 0000000000000000000000]
br_ln1350            (br           ) [ 0000000000000000000000]
br_ln1378            (br           ) [ 0000000000000000000000]
sext_ln1324          (sext         ) [ 0000000000000000000000]
gmem0_addr           (getelementptr) [ 0000000000000011111100]
empty                (readreq      ) [ 0000000000000000000000]
call_ln1324          (call         ) [ 0000000000000000000000]
br_ln0               (br           ) [ 0000000000000000000000]
ret_ln1384           (ret          ) [ 0000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in0"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_r">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="stage">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stage"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="config_r">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="config_r"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="buf0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i64"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bf16_to_float"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_stage_2_store"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="float_safe_softmax3<64>"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="activation_accelerator_Pipeline_stage_0_load0"/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="x_alloca_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="x_1_alloca_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_1/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="x_2_alloca_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_2/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="x_3_alloca_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_3/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="x_4_alloca_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_4/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="x_5_alloca_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_5/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="x_6_alloca_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_6/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="x_7_alloca_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_7/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="x_8_alloca_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_8/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="x_9_alloca_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_9/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="x_10_alloca_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_10/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="x_11_alloca_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_11/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="x_12_alloca_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_12/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="x_13_alloca_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_13/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="x_14_alloca_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_14/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="x_15_alloca_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_15/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="x_16_alloca_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_16/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="x_17_alloca_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_17/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="x_18_alloca_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_18/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="x_19_alloca_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_19/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="x_20_alloca_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="0"/>
<pin id="176" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_20/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="x_21_alloca_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_21/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="x_22_alloca_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_22/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="x_23_alloca_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_23/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="x_24_alloca_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_24/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="x_25_alloca_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_25/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="x_26_alloca_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_26/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="x_27_alloca_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_27/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="x_28_alloca_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_28/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="x_29_alloca_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_29/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="x_30_alloca_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_30/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="x_31_alloca_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_31/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="x_32_alloca_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_32/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="x_33_alloca_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="0"/>
<pin id="228" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_33/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="x_34_alloca_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_34/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="x_35_alloca_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_35/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="x_36_alloca_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_36/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="x_37_alloca_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_37/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="x_38_alloca_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_38/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="x_39_alloca_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_39/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="x_40_alloca_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_40/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="x_41_alloca_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_41/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="x_42_alloca_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_42/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="x_43_alloca_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_43/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="x_44_alloca_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_44/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="x_45_alloca_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_45/1 "/>
</bind>
</comp>

<comp id="278" class="1004" name="x_46_alloca_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_46/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="x_47_alloca_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_47/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="x_48_alloca_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_48/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="x_49_alloca_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_49/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="x_50_alloca_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_50/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="x_51_alloca_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_51/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="x_52_alloca_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_52/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="x_53_alloca_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_53/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="x_54_alloca_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_54/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="x_55_alloca_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="1" slack="0"/>
<pin id="316" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_55/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="x_56_alloca_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_56/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="x_57_alloca_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_57/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="x_58_alloca_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_58/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="x_59_alloca_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_59/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="x_60_alloca_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_60/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="x_61_alloca_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_61/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="x_62_alloca_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_62/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="x_63_alloca_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_63/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="config_r_read_read_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="32" slack="0"/>
<pin id="352" dir="0" index="1" bw="32" slack="0"/>
<pin id="353" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="config_r_read/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="stage_read_read_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="0"/>
<pin id="358" dir="0" index="1" bw="32" slack="0"/>
<pin id="359" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stage_read/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="out_r_read_read_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="64" slack="0"/>
<pin id="364" dir="0" index="1" bw="64" slack="0"/>
<pin id="365" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out_r_read/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="in0_read_read_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="64" slack="0"/>
<pin id="370" dir="0" index="1" bw="64" slack="0"/>
<pin id="371" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in0_read/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="grp_writeresp_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="16" slack="0"/>
<pin id="377" dir="0" index="2" bw="17" slack="0"/>
<pin id="378" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_103/2 empty_104/5 "/>
</bind>
</comp>

<comp id="382" class="1004" name="grp_readreq_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="0" index="1" bw="16" slack="0"/>
<pin id="385" dir="0" index="2" bw="17" slack="0"/>
<pin id="386" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/13 "/>
</bind>
</comp>

<comp id="389" class="1004" name="grp_bf16_to_float_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="0" slack="0"/>
<pin id="391" dir="0" index="1" bw="32" slack="0"/>
<pin id="392" dir="0" index="2" bw="32" slack="0"/>
<pin id="393" dir="0" index="3" bw="32" slack="0"/>
<pin id="394" dir="0" index="4" bw="32" slack="0"/>
<pin id="395" dir="0" index="5" bw="32" slack="0"/>
<pin id="396" dir="0" index="6" bw="32" slack="0"/>
<pin id="397" dir="0" index="7" bw="32" slack="0"/>
<pin id="398" dir="0" index="8" bw="32" slack="0"/>
<pin id="399" dir="0" index="9" bw="32" slack="0"/>
<pin id="400" dir="0" index="10" bw="32" slack="0"/>
<pin id="401" dir="0" index="11" bw="32" slack="0"/>
<pin id="402" dir="0" index="12" bw="32" slack="0"/>
<pin id="403" dir="0" index="13" bw="32" slack="0"/>
<pin id="404" dir="0" index="14" bw="32" slack="0"/>
<pin id="405" dir="0" index="15" bw="32" slack="0"/>
<pin id="406" dir="0" index="16" bw="32" slack="0"/>
<pin id="407" dir="0" index="17" bw="32" slack="0"/>
<pin id="408" dir="0" index="18" bw="32" slack="0"/>
<pin id="409" dir="0" index="19" bw="32" slack="0"/>
<pin id="410" dir="0" index="20" bw="32" slack="0"/>
<pin id="411" dir="0" index="21" bw="32" slack="0"/>
<pin id="412" dir="0" index="22" bw="32" slack="0"/>
<pin id="413" dir="0" index="23" bw="32" slack="0"/>
<pin id="414" dir="0" index="24" bw="32" slack="0"/>
<pin id="415" dir="0" index="25" bw="32" slack="0"/>
<pin id="416" dir="0" index="26" bw="32" slack="0"/>
<pin id="417" dir="0" index="27" bw="32" slack="0"/>
<pin id="418" dir="0" index="28" bw="32" slack="0"/>
<pin id="419" dir="0" index="29" bw="32" slack="0"/>
<pin id="420" dir="0" index="30" bw="32" slack="0"/>
<pin id="421" dir="0" index="31" bw="32" slack="0"/>
<pin id="422" dir="0" index="32" bw="32" slack="0"/>
<pin id="423" dir="0" index="33" bw="32" slack="0"/>
<pin id="424" dir="0" index="34" bw="32" slack="0"/>
<pin id="425" dir="0" index="35" bw="32" slack="0"/>
<pin id="426" dir="0" index="36" bw="32" slack="0"/>
<pin id="427" dir="0" index="37" bw="32" slack="0"/>
<pin id="428" dir="0" index="38" bw="32" slack="0"/>
<pin id="429" dir="0" index="39" bw="32" slack="0"/>
<pin id="430" dir="0" index="40" bw="32" slack="0"/>
<pin id="431" dir="0" index="41" bw="32" slack="0"/>
<pin id="432" dir="0" index="42" bw="32" slack="0"/>
<pin id="433" dir="0" index="43" bw="32" slack="0"/>
<pin id="434" dir="0" index="44" bw="32" slack="0"/>
<pin id="435" dir="0" index="45" bw="32" slack="0"/>
<pin id="436" dir="0" index="46" bw="32" slack="0"/>
<pin id="437" dir="0" index="47" bw="32" slack="0"/>
<pin id="438" dir="0" index="48" bw="32" slack="0"/>
<pin id="439" dir="0" index="49" bw="32" slack="0"/>
<pin id="440" dir="0" index="50" bw="32" slack="0"/>
<pin id="441" dir="0" index="51" bw="32" slack="0"/>
<pin id="442" dir="0" index="52" bw="32" slack="0"/>
<pin id="443" dir="0" index="53" bw="32" slack="0"/>
<pin id="444" dir="0" index="54" bw="32" slack="0"/>
<pin id="445" dir="0" index="55" bw="32" slack="0"/>
<pin id="446" dir="0" index="56" bw="32" slack="0"/>
<pin id="447" dir="0" index="57" bw="32" slack="0"/>
<pin id="448" dir="0" index="58" bw="32" slack="0"/>
<pin id="449" dir="0" index="59" bw="32" slack="0"/>
<pin id="450" dir="0" index="60" bw="32" slack="0"/>
<pin id="451" dir="0" index="61" bw="32" slack="0"/>
<pin id="452" dir="0" index="62" bw="32" slack="0"/>
<pin id="453" dir="0" index="63" bw="32" slack="0"/>
<pin id="454" dir="0" index="64" bw="32" slack="0"/>
<pin id="455" dir="0" index="65" bw="16" slack="0"/>
<pin id="456" dir="1" index="66" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1344/1 "/>
</bind>
</comp>

<comp id="523" class="1004" name="grp_activation_accelerator_Pipeline_stage_2_store_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="0" slack="0"/>
<pin id="525" dir="0" index="1" bw="16" slack="0"/>
<pin id="526" dir="0" index="2" bw="63" slack="2"/>
<pin id="527" dir="0" index="3" bw="16" slack="0"/>
<pin id="528" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1380/3 "/>
</bind>
</comp>

<comp id="532" class="1004" name="grp_float_safe_softmax3_64_s_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="0" slack="0"/>
<pin id="534" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="535" dir="0" index="2" bw="16" slack="0"/>
<pin id="536" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1345/11 "/>
</bind>
</comp>

<comp id="539" class="1004" name="grp_activation_accelerator_Pipeline_stage_0_load0_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="0" slack="0"/>
<pin id="541" dir="0" index="1" bw="16" slack="0"/>
<pin id="542" dir="0" index="2" bw="63" slack="8"/>
<pin id="543" dir="0" index="3" bw="16" slack="0"/>
<pin id="544" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1324/20 "/>
</bind>
</comp>

<comp id="548" class="1004" name="trunc_ln3_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="63" slack="0"/>
<pin id="550" dir="0" index="1" bw="64" slack="0"/>
<pin id="551" dir="0" index="2" bw="1" slack="0"/>
<pin id="552" dir="0" index="3" bw="7" slack="0"/>
<pin id="553" dir="1" index="4" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/1 "/>
</bind>
</comp>

<comp id="558" class="1004" name="icmp_ln1343_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="0"/>
<pin id="560" dir="0" index="1" bw="32" slack="0"/>
<pin id="561" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1343/1 "/>
</bind>
</comp>

<comp id="564" class="1004" name="trunc_ln_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="63" slack="0"/>
<pin id="566" dir="0" index="1" bw="64" slack="0"/>
<pin id="567" dir="0" index="2" bw="1" slack="0"/>
<pin id="568" dir="0" index="3" bw="7" slack="0"/>
<pin id="569" dir="1" index="4" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="574" class="1004" name="sext_ln1380_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="63" slack="1"/>
<pin id="576" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1380/2 "/>
</bind>
</comp>

<comp id="577" class="1004" name="gmem2_addr_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="64" slack="0"/>
<pin id="579" dir="0" index="1" bw="64" slack="0"/>
<pin id="580" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem2_addr/2 "/>
</bind>
</comp>

<comp id="584" class="1004" name="sext_ln1324_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="63" slack="1"/>
<pin id="586" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1324/13 "/>
</bind>
</comp>

<comp id="587" class="1004" name="gmem0_addr_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="64" slack="0"/>
<pin id="589" dir="0" index="1" bw="64" slack="0"/>
<pin id="590" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/13 "/>
</bind>
</comp>

<comp id="594" class="1005" name="stage_read_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="32" slack="9"/>
<pin id="596" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="stage_read "/>
</bind>
</comp>

<comp id="598" class="1005" name="trunc_ln3_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="63" slack="1"/>
<pin id="600" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln3 "/>
</bind>
</comp>

<comp id="604" class="1005" name="icmp_ln1343_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="1" slack="3"/>
<pin id="606" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1343 "/>
</bind>
</comp>

<comp id="608" class="1005" name="trunc_ln_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="63" slack="1"/>
<pin id="610" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="614" class="1005" name="gmem2_addr_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="16" slack="3"/>
<pin id="616" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="gmem2_addr "/>
</bind>
</comp>

<comp id="619" class="1005" name="gmem0_addr_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="16" slack="1"/>
<pin id="621" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="97"><net_src comp="70" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="70" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="70" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="70" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="70" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="70" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="70" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="70" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="70" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="70" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="70" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="70" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="70" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="70" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="70" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="157"><net_src comp="70" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="70" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="70" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="70" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="70" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="177"><net_src comp="70" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="70" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="70" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="70" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="70" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="70" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="70" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="70" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="70" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="70" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="70" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="70" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="70" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="70" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="70" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="70" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="241"><net_src comp="70" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="70" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="70" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="70" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="70" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="70" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="70" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="70" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="70" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="70" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="70" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="70" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="70" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="70" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="70" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="70" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="70" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="70" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="313"><net_src comp="70" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="70" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="70" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="70" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="329"><net_src comp="70" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="70" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="70" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="70" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="70" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="70" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="354"><net_src comp="66" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="14" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="66" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="12" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="68" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="10" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="68" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="6" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="379"><net_src comp="82" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="32" pin="0"/><net_sink comp="374" pin=2"/></net>

<net id="381"><net_src comp="86" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="387"><net_src comp="90" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="32" pin="0"/><net_sink comp="382" pin=2"/></net>

<net id="457"><net_src comp="80" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="458"><net_src comp="94" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="459"><net_src comp="98" pin="1"/><net_sink comp="389" pin=2"/></net>

<net id="460"><net_src comp="102" pin="1"/><net_sink comp="389" pin=3"/></net>

<net id="461"><net_src comp="106" pin="1"/><net_sink comp="389" pin=4"/></net>

<net id="462"><net_src comp="110" pin="1"/><net_sink comp="389" pin=5"/></net>

<net id="463"><net_src comp="114" pin="1"/><net_sink comp="389" pin=6"/></net>

<net id="464"><net_src comp="118" pin="1"/><net_sink comp="389" pin=7"/></net>

<net id="465"><net_src comp="122" pin="1"/><net_sink comp="389" pin=8"/></net>

<net id="466"><net_src comp="126" pin="1"/><net_sink comp="389" pin=9"/></net>

<net id="467"><net_src comp="130" pin="1"/><net_sink comp="389" pin=10"/></net>

<net id="468"><net_src comp="134" pin="1"/><net_sink comp="389" pin=11"/></net>

<net id="469"><net_src comp="138" pin="1"/><net_sink comp="389" pin=12"/></net>

<net id="470"><net_src comp="142" pin="1"/><net_sink comp="389" pin=13"/></net>

<net id="471"><net_src comp="146" pin="1"/><net_sink comp="389" pin=14"/></net>

<net id="472"><net_src comp="150" pin="1"/><net_sink comp="389" pin=15"/></net>

<net id="473"><net_src comp="154" pin="1"/><net_sink comp="389" pin=16"/></net>

<net id="474"><net_src comp="158" pin="1"/><net_sink comp="389" pin=17"/></net>

<net id="475"><net_src comp="162" pin="1"/><net_sink comp="389" pin=18"/></net>

<net id="476"><net_src comp="166" pin="1"/><net_sink comp="389" pin=19"/></net>

<net id="477"><net_src comp="170" pin="1"/><net_sink comp="389" pin=20"/></net>

<net id="478"><net_src comp="174" pin="1"/><net_sink comp="389" pin=21"/></net>

<net id="479"><net_src comp="178" pin="1"/><net_sink comp="389" pin=22"/></net>

<net id="480"><net_src comp="182" pin="1"/><net_sink comp="389" pin=23"/></net>

<net id="481"><net_src comp="186" pin="1"/><net_sink comp="389" pin=24"/></net>

<net id="482"><net_src comp="190" pin="1"/><net_sink comp="389" pin=25"/></net>

<net id="483"><net_src comp="194" pin="1"/><net_sink comp="389" pin=26"/></net>

<net id="484"><net_src comp="198" pin="1"/><net_sink comp="389" pin=27"/></net>

<net id="485"><net_src comp="202" pin="1"/><net_sink comp="389" pin=28"/></net>

<net id="486"><net_src comp="206" pin="1"/><net_sink comp="389" pin=29"/></net>

<net id="487"><net_src comp="210" pin="1"/><net_sink comp="389" pin=30"/></net>

<net id="488"><net_src comp="214" pin="1"/><net_sink comp="389" pin=31"/></net>

<net id="489"><net_src comp="218" pin="1"/><net_sink comp="389" pin=32"/></net>

<net id="490"><net_src comp="222" pin="1"/><net_sink comp="389" pin=33"/></net>

<net id="491"><net_src comp="226" pin="1"/><net_sink comp="389" pin=34"/></net>

<net id="492"><net_src comp="230" pin="1"/><net_sink comp="389" pin=35"/></net>

<net id="493"><net_src comp="234" pin="1"/><net_sink comp="389" pin=36"/></net>

<net id="494"><net_src comp="238" pin="1"/><net_sink comp="389" pin=37"/></net>

<net id="495"><net_src comp="242" pin="1"/><net_sink comp="389" pin=38"/></net>

<net id="496"><net_src comp="246" pin="1"/><net_sink comp="389" pin=39"/></net>

<net id="497"><net_src comp="250" pin="1"/><net_sink comp="389" pin=40"/></net>

<net id="498"><net_src comp="254" pin="1"/><net_sink comp="389" pin=41"/></net>

<net id="499"><net_src comp="258" pin="1"/><net_sink comp="389" pin=42"/></net>

<net id="500"><net_src comp="262" pin="1"/><net_sink comp="389" pin=43"/></net>

<net id="501"><net_src comp="266" pin="1"/><net_sink comp="389" pin=44"/></net>

<net id="502"><net_src comp="270" pin="1"/><net_sink comp="389" pin=45"/></net>

<net id="503"><net_src comp="274" pin="1"/><net_sink comp="389" pin=46"/></net>

<net id="504"><net_src comp="278" pin="1"/><net_sink comp="389" pin=47"/></net>

<net id="505"><net_src comp="282" pin="1"/><net_sink comp="389" pin=48"/></net>

<net id="506"><net_src comp="286" pin="1"/><net_sink comp="389" pin=49"/></net>

<net id="507"><net_src comp="290" pin="1"/><net_sink comp="389" pin=50"/></net>

<net id="508"><net_src comp="294" pin="1"/><net_sink comp="389" pin=51"/></net>

<net id="509"><net_src comp="298" pin="1"/><net_sink comp="389" pin=52"/></net>

<net id="510"><net_src comp="302" pin="1"/><net_sink comp="389" pin=53"/></net>

<net id="511"><net_src comp="306" pin="1"/><net_sink comp="389" pin=54"/></net>

<net id="512"><net_src comp="310" pin="1"/><net_sink comp="389" pin=55"/></net>

<net id="513"><net_src comp="314" pin="1"/><net_sink comp="389" pin=56"/></net>

<net id="514"><net_src comp="318" pin="1"/><net_sink comp="389" pin=57"/></net>

<net id="515"><net_src comp="322" pin="1"/><net_sink comp="389" pin=58"/></net>

<net id="516"><net_src comp="326" pin="1"/><net_sink comp="389" pin=59"/></net>

<net id="517"><net_src comp="330" pin="1"/><net_sink comp="389" pin=60"/></net>

<net id="518"><net_src comp="334" pin="1"/><net_sink comp="389" pin=61"/></net>

<net id="519"><net_src comp="338" pin="1"/><net_sink comp="389" pin=62"/></net>

<net id="520"><net_src comp="342" pin="1"/><net_sink comp="389" pin=63"/></net>

<net id="521"><net_src comp="346" pin="1"/><net_sink comp="389" pin=64"/></net>

<net id="522"><net_src comp="16" pin="0"/><net_sink comp="389" pin=65"/></net>

<net id="529"><net_src comp="84" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="530"><net_src comp="4" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="531"><net_src comp="18" pin="0"/><net_sink comp="523" pin=3"/></net>

<net id="537"><net_src comp="88" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="538"><net_src comp="18" pin="0"/><net_sink comp="532" pin=2"/></net>

<net id="545"><net_src comp="92" pin="0"/><net_sink comp="539" pin=0"/></net>

<net id="546"><net_src comp="0" pin="0"/><net_sink comp="539" pin=1"/></net>

<net id="547"><net_src comp="16" pin="0"/><net_sink comp="539" pin=3"/></net>

<net id="554"><net_src comp="76" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="555"><net_src comp="362" pin="2"/><net_sink comp="548" pin=1"/></net>

<net id="556"><net_src comp="72" pin="0"/><net_sink comp="548" pin=2"/></net>

<net id="557"><net_src comp="78" pin="0"/><net_sink comp="548" pin=3"/></net>

<net id="562"><net_src comp="350" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="28" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="570"><net_src comp="76" pin="0"/><net_sink comp="564" pin=0"/></net>

<net id="571"><net_src comp="368" pin="2"/><net_sink comp="564" pin=1"/></net>

<net id="572"><net_src comp="72" pin="0"/><net_sink comp="564" pin=2"/></net>

<net id="573"><net_src comp="78" pin="0"/><net_sink comp="564" pin=3"/></net>

<net id="581"><net_src comp="4" pin="0"/><net_sink comp="577" pin=0"/></net>

<net id="582"><net_src comp="574" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="583"><net_src comp="577" pin="2"/><net_sink comp="374" pin=1"/></net>

<net id="591"><net_src comp="0" pin="0"/><net_sink comp="587" pin=0"/></net>

<net id="592"><net_src comp="584" pin="1"/><net_sink comp="587" pin=1"/></net>

<net id="593"><net_src comp="587" pin="2"/><net_sink comp="382" pin=1"/></net>

<net id="597"><net_src comp="356" pin="2"/><net_sink comp="594" pin=0"/></net>

<net id="601"><net_src comp="548" pin="4"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="574" pin=0"/></net>

<net id="603"><net_src comp="598" pin="1"/><net_sink comp="523" pin=2"/></net>

<net id="607"><net_src comp="558" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="611"><net_src comp="564" pin="4"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="613"><net_src comp="608" pin="1"/><net_sink comp="539" pin=2"/></net>

<net id="617"><net_src comp="577" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="622"><net_src comp="587" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="382" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem2 | {2 3 4 5 6 7 8 9 }
	Port: buf0 | {20 21 }
	Port: activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i | {11 12 }
 - Input state : 
	Port: activation_accelerator : gmem0 | {13 14 15 16 17 18 19 20 21 }
	Port: activation_accelerator : in0 | {1 }
	Port: activation_accelerator : out_r | {1 }
	Port: activation_accelerator : stage | {1 }
	Port: activation_accelerator : config_r | {1 }
	Port: activation_accelerator : buf0 | {1 10 }
	Port: activation_accelerator : activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i | {3 4 }
  - Chain level:
	State 1
		br_ln1343 : 1
		call_ln1344 : 1
	State 2
		gmem2_addr : 1
		empty_103 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		gmem0_addr : 1
		empty : 2
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|                      Functional Unit                     |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|----------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                 grp_bf16_to_float_fu_389                 |    0    |    0    |  0.427  |    87   |   137   |    0    |
|   call   | grp_activation_accelerator_Pipeline_stage_2_store_fu_523 |    0    |    0    |  0.427  |   108   |   410   |    0    |
|          |            grp_float_safe_softmax3_64_s_fu_532           |   128   |   159   | 377.883 |  43394  |  50847  |    0    |
|          | grp_activation_accelerator_Pipeline_stage_0_load0_fu_539 |    0    |    0    |    0    |    65   |    36   |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   icmp   |                    icmp_ln1343_fu_558                    |    0    |    0    |    0    |    0    |    20   |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                 config_r_read_read_fu_350                |    0    |    0    |    0    |    0    |    0    |    0    |
|   read   |                  stage_read_read_fu_356                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                  out_r_read_read_fu_362                  |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                   in0_read_read_fu_368                   |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|---------|---------|---------|
| writeresp|                   grp_writeresp_fu_374                   |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|  readreq |                    grp_readreq_fu_382                    |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|partselect|                     trunc_ln3_fu_548                     |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                      trunc_ln_fu_564                     |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   sext   |                    sext_ln1380_fu_574                    |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                    sext_ln1324_fu_584                    |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                                          |   128   |   159   | 378.737 |  43654  |  51450  |    0    |
|----------|----------------------------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+-------------------------------------------------------------------------+--------+--------+--------+--------+
|                                                                         |  BRAM  |   FF   |   LUT  |  URAM  |
+-------------------------------------------------------------------------+--------+--------+--------+--------+
|activation_accelerator_unsigned_short_unsigned_short_unsigned_short_int_i|    1   |    0   |    0   |    0   |
|                                   buf0                                  |   46   |    0   |    0   |    0   |
|                                    x                                    |   32   |    0   |    0   |    0   |
|                                   x_1                                   |    2   |    0   |    0   |    0   |
|                                   x_10                                  |    2   |    0   |    0   |    0   |
|                                   x_11                                  |    2   |    0   |    0   |    0   |
|                                   x_12                                  |    2   |    0   |    0   |    0   |
|                                   x_13                                  |    2   |    0   |    0   |    0   |
|                                   x_14                                  |    2   |    0   |    0   |    0   |
|                                   x_15                                  |    2   |    0   |    0   |    0   |
|                                   x_16                                  |    2   |    0   |    0   |    0   |
|                                   x_17                                  |    2   |    0   |    0   |    0   |
|                                   x_18                                  |    2   |    0   |    0   |    0   |
|                                   x_19                                  |    2   |    0   |    0   |    0   |
|                                   x_2                                   |    2   |    0   |    0   |    0   |
|                                   x_20                                  |    2   |    0   |    0   |    0   |
|                                   x_21                                  |    2   |    0   |    0   |    0   |
|                                   x_22                                  |    2   |    0   |    0   |    0   |
|                                   x_23                                  |    2   |    0   |    0   |    0   |
|                                   x_24                                  |    2   |    0   |    0   |    0   |
|                                   x_25                                  |    2   |    0   |    0   |    0   |
|                                   x_26                                  |    2   |    0   |    0   |    0   |
|                                   x_27                                  |    2   |    0   |    0   |    0   |
|                                   x_28                                  |    2   |    0   |    0   |    0   |
|                                   x_29                                  |    2   |    0   |    0   |    0   |
|                                   x_3                                   |    2   |    0   |    0   |    0   |
|                                   x_30                                  |    2   |    0   |    0   |    0   |
|                                   x_31                                  |    2   |    0   |    0   |    0   |
|                                   x_32                                  |    2   |    0   |    0   |    0   |
|                                   x_33                                  |    2   |    0   |    0   |    0   |
|                                   x_34                                  |    2   |    0   |    0   |    0   |
|                                   x_35                                  |    2   |    0   |    0   |    0   |
|                                   x_36                                  |    2   |    0   |    0   |    0   |
|                                   x_37                                  |    2   |    0   |    0   |    0   |
|                                   x_38                                  |    2   |    0   |    0   |    0   |
|                                   x_39                                  |    2   |    0   |    0   |    0   |
|                                   x_4                                   |    2   |    0   |    0   |    0   |
|                                   x_40                                  |    2   |    0   |    0   |    0   |
|                                   x_41                                  |    2   |    0   |    0   |    0   |
|                                   x_42                                  |    2   |    0   |    0   |    0   |
|                                   x_43                                  |    2   |    0   |    0   |    0   |
|                                   x_44                                  |    2   |    0   |    0   |    0   |
|                                   x_45                                  |    2   |    0   |    0   |    0   |
|                                   x_46                                  |    2   |    0   |    0   |    0   |
|                                   x_47                                  |    2   |    0   |    0   |    0   |
|                                   x_48                                  |    2   |    0   |    0   |    0   |
|                                   x_49                                  |    2   |    0   |    0   |    0   |
|                                   x_5                                   |    2   |    0   |    0   |    0   |
|                                   x_50                                  |    2   |    0   |    0   |    0   |
|                                   x_51                                  |    2   |    0   |    0   |    0   |
|                                   x_52                                  |    2   |    0   |    0   |    0   |
|                                   x_53                                  |    2   |    0   |    0   |    0   |
|                                   x_54                                  |    2   |    0   |    0   |    0   |
|                                   x_55                                  |    2   |    0   |    0   |    0   |
|                                   x_56                                  |    2   |    0   |    0   |    0   |
|                                   x_57                                  |    2   |    0   |    0   |    0   |
|                                   x_58                                  |    2   |    0   |    0   |    0   |
|                                   x_59                                  |    2   |    0   |    0   |    0   |
|                                   x_6                                   |    2   |    0   |    0   |    0   |
|                                   x_60                                  |    2   |    0   |    0   |    0   |
|                                   x_61                                  |    2   |    0   |    0   |    0   |
|                                   x_62                                  |    2   |    0   |    0   |    0   |
|                                   x_63                                  |    2   |    0   |    0   |    0   |
|                                   x_7                                   |    2   |    0   |    0   |    0   |
|                                   x_8                                   |    2   |    0   |    0   |    0   |
|                                   x_9                                   |    2   |    0   |    0   |    0   |
+-------------------------------------------------------------------------+--------+--------+--------+--------+
|                                  Total                                  |   205  |    0   |    0   |    0   |
+-------------------------------------------------------------------------+--------+--------+--------+--------+

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| gmem0_addr_reg_619|   16   |
| gmem2_addr_reg_614|   16   |
|icmp_ln1343_reg_604|    1   |
| stage_read_reg_594|   32   |
| trunc_ln3_reg_598 |   63   |
|  trunc_ln_reg_608 |   63   |
+-------------------+--------+
|       Total       |   191  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_374 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_374 |  p1  |   2  |  16  |   32   ||    9    |
|  grp_readreq_fu_382  |  p1  |   2  |  16  |   32   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   66   ||  1.281  ||    18   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   128  |   159  |   378  |  43654 |  51450 |    0   |
|   Memory  |   205  |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    1   |    -   |   18   |    -   |
|  Register |    -   |    -   |    -   |   191  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   333  |   159  |   380  |  43845 |  51468 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
