$date
	Wed Nov 30 10:54:05 2022
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module microc_tb $end
$var wire 1 ! t_z $end
$var wire 1 " t_c $end
$var wire 6 # t_Opc [5:0] $end
$var reg 1 $ clk $end
$var reg 1 % reset $end
$var reg 3 & t_AOp [2:0] $end
$var reg 1 ' t_inc $end
$var reg 1 ( t_inm $end
$var reg 1 ) t_skip $end
$var reg 1 * t_we $end
$scope module microc1 $end
$var wire 3 + ALUOp [2:0] $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var wire 1 ' s_inc $end
$var wire 1 ( s_inm $end
$var wire 1 ) s_skip $end
$var wire 1 * we $end
$var wire 1 ! zero $end
$var wire 8 , wd3 [7:0] $end
$var wire 8 - salida_rd2 [7:0] $end
$var wire 8 . salida_rd1 [7:0] $end
$var wire 10 / salida_mux_sum [9:0] $end
$var wire 16 0 salida_mp [15:0] $end
$var wire 8 1 salida_alu [7:0] $end
$var wire 10 2 sal_mux_s [9:0] $end
$var wire 1 " carry $end
$var wire 6 3 Opcode [5:0] $end
$var wire 10 4 New_pc [9:0] $end
$var wire 10 5 Current_pc [9:0] $end
$scope module alum $end
$var wire 3 6 Op [2:0] $end
$var wire 8 7 B [7:0] $end
$var wire 8 8 A [7:0] $end
$var reg 8 9 S [7:0] $end
$var reg 1 " carry $end
$var reg 1 ! zero $end
$upscope $end
$scope module banco_registros $end
$var wire 4 : RA1 [3:0] $end
$var wire 4 ; RA2 [3:0] $end
$var wire 4 < WA3 [3:0] $end
$var wire 1 $ clk $end
$var wire 1 * we3 $end
$var wire 8 = WD3 [7:0] $end
$var wire 8 > RD2 [7:0] $end
$var wire 8 ? RD1 [7:0] $end
$upscope $end
$scope module memoria $end
$var wire 16 @ Datum [15:0] $end
$var wire 1 $ clk $end
$var wire 10 A Address [9:0] $end
$upscope $end
$scope module mux_ $end
$var wire 10 B D0 [9:0] $end
$var wire 10 C D1 [9:0] $end
$var wire 1 ) s $end
$var wire 10 D Y [9:0] $end
$upscope $end
$scope module mux_alu $end
$var wire 8 E D0 [7:0] $end
$var wire 8 F D1 [7:0] $end
$var wire 1 ( s $end
$var wire 8 G Y [7:0] $end
$upscope $end
$scope module mux_suma $end
$var wire 10 H D0 [9:0] $end
$var wire 10 I D1 [9:0] $end
$var wire 1 ' s $end
$var wire 10 J Y [9:0] $end
$upscope $end
$scope module program_counter $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var wire 10 K D [9:0] $end
$var reg 10 L Q [9:0] $end
$upscope $end
$scope module sumador $end
$var wire 10 M A [9:0] $end
$var wire 10 N B [9:0] $end
$var wire 10 O Y [9:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 O
b1 N
b0 M
b0 L
b1 K
b1 J
b1 I
b110101 H
b11 G
b11 F
b0 E
b1 D
b10 C
b1 B
b0 A
b110101 @
b0 ?
b0 >
b11 =
b101 <
b11 ;
b0 :
b0 9
b0 8
b0 7
b0 6
b0 5
b1 4
b0 3
b1 2
b0 1
b110101 0
b1 /
b0 .
b0 -
b11 ,
b0 +
1*
0)
1(
1'
b0 &
1%
1$
b0 #
x"
1!
$end
#2000
0%
0$
#4000
b1 F
b10100 H
b100 <
b1 ;
b10 4
b10 K
b10 O
b10100 0
b10100 @
b1 5
b1 A
b1 L
b1 M
b0 ,
b0 =
b0 G
b101 &
b101 +
b101 6
0(
1$
#6000
0"
b10 &
b10 +
b10 6
0$
#8000
b11111101 ,
b11111101 =
b11111101 G
0!
1"
b11111101 1
b11111101 9
b11111101 E
b11 -
b11 7
b11 >
b100 #
b100 3
b101 F
b1010011 H
b11 <
b101 ;
b11 4
b11 K
b11 O
b1000001010011 0
b1000001010011 @
b10 5
b10 A
b10 L
b10 M
b11 &
b11 +
b11 6
1$
#10000
b0 ,
b0 =
b0 G
b100 4
b100 K
b100 O
b10 /
b10 J
b10 N
1!
b0 1
b0 9
b0 E
b10 2
b10 D
b10 I
b0 &
b0 +
b0 6
1)
0$
#12000
0!
b11 1
b11 9
b11 E
b0 -
b0 7
b0 >
b11 .
b11 8
b11 ?
b1101 #
b1101 3
b1010100 F
b101000101 H
b101 <
b100 ;
b101 :
b11010101000101 0
b11010101000101 @
b100 5
b100 A
b100 L
b100 M
b1010100 ,
b1010100 =
b1010100 G
b101001001 4
b101001001 K
b101001001 O
b101000101 /
b101000101 J
b101000101 N
0*
1(
0'
1$
#14000
b11 ,
b11 =
b11 G
b1 2
b1 D
b1 I
b101 4
b101 K
b101 O
b1 /
b1 J
b1 N
b101 &
b101 +
b101 6
1*
0(
0)
1'
0$
#16000
b10001 #
b10001 3
b1010000 F
b100000001 H
b1 <
b0 ;
b110 4
b110 K
b110 O
b100010100000001 0
b100010100000001 @
b101 5
b101 A
b101 L
b101 M
0"
b10 &
b10 +
b10 6
1$
#18000
b11 &
b11 +
b11 6
0$
#20000
b0 ,
b0 =
b0 G
1!
b0 1
b0 9
b0 E
b0 .
b0 8
b0 ?
b10100 #
b10100 3
b0 F
b110 H
b110 <
b0 :
b101000000000110 0
b101000000000110 @
b110 5
b110 A
b110 L
b110 M
b1000 4
b1000 K
b1000 O
b10 /
b10 J
b10 N
b10 2
b10 D
b10 I
b0 &
b0 +
b0 6
1)
1$
#22000
b1100 4
b1100 K
b1100 O
b110 /
b110 J
b110 N
0*
1(
0'
0$
#24000
b0 #
b0 3
b0 H
b0 <
b0 0
b0 @
b1100 5
b1100 A
b1100 L
b1100 M
b1 2
b1 D
b1 I
b1101 4
b1101 K
b1101 O
b1 /
b1 J
b1 N
b101 &
b101 +
b101 6
1*
0(
0)
1'
1$
#26000
b10 &
b10 +
b10 6
0$
#28000
b100 #
b100 3
b1110 4
b1110 K
b1110 O
b1000000000000 0
b1000000000000 @
b1101 5
b1101 A
b1101 L
b1101 M
b11 &
b11 +
b11 6
1$
#30000
b1111 4
b1111 K
b1111 O
b10 /
b10 J
b10 N
b10 2
b10 D
b10 I
b0 &
b0 +
b0 6
1)
0$
#32000
b1111 5
b1111 A
b1111 L
b1111 M
b1111 4
b1111 K
b1111 O
b0 /
b0 J
b0 N
0*
1(
0'
1$
#34000
b1 2
b1 D
b1 I
b10000 4
b10000 K
b10000 O
b1 /
b1 J
b1 N
b101 &
b101 +
b101 6
1*
0(
0)
1'
0$
#36000
b0 #
b0 3
b10001 4
b10001 K
b10001 O
b0 0
b0 @
b10000 5
b10000 A
b10000 L
b10000 M
b10 &
b10 +
b10 6
1$
#38000
b11 &
b11 +
b11 6
0$
#40000
b100 #
b100 3
b10010 4
b10010 K
b10010 O
b1000000000000 0
b1000000000000 @
b10001 5
b10001 A
b10001 L
b10001 M
b0 &
b0 +
b0 6
1$
#42000
b10 2
b10 D
b10 I
b10001 4
b10001 K
b10001 O
b0 /
b0 J
b0 N
0*
1)
0'
0$
#44000
1$
