#-----------------------------------------------------------
# Vivado v2019.2.1 (64-bit)
# SW Build 2729669 on Thu Dec  5 04:49:17 MST 2019
# IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
# Start of session at: Sun Nov  6 17:30:22 2022
# Process ID: 16280
# Current directory: C:/Users/googl/Documents/Anything Relevant/University/4th Year/4310/Labs/Lab 2/Lab_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16156 C:\Users\googl\Documents\Anything Relevant\University\4th Year\4310\Labs\Lab 2\Lab_2\Lab_2.xpr
# Log file: C:/Users/googl/Documents/Anything Relevant/University/4th Year/4310/Labs/Lab 2/Lab_2/vivado.log
# Journal file: C:/Users/googl/Documents/Anything Relevant/University/4th Year/4310/Labs/Lab 2/Lab_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/googl/Documents/Anything Relevant/University/4th Year/4310/Labs/Lab 2/Lab_2/Lab_2.xpr}
update_compile_order -fileset sources_1
launch_simulation
source cache_tb.tcl
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
set_property part xc7z010clg400-1 [current_project]
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
set_property simulator_language Verilog [current_project]
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
open_run synth_1 -name synth_1
close_design
synth_design -rtl -name rtl_1
relaunch_sim
close_sim
launch_simulation
close_design
launch_simulation
launch_simulation
