#--------------------------------------------------------------
# CACE circuit characterization file
#--------------------------------------------------------------

name:           biasgen 
description:    Simple constant Gm bias generator, 1uA output nominal
PDK:            ihp-sg13g2

cace_format:    5.2

authorship:
  designer:      Roel Jordans
  company:       Eindhoven University of Technology
  creation_date: August 21st, 2025
  license:       Apache 2.0

paths:
  root:          ..
  schematic:     xschem
  magic:         mag
  netlist:       netlist
  documentation: doc

pins:
  vcc:
    description: Positive power supply
    type: power
    direction: inout
    Vmin: 2.5
    Vmax: 3.3
  gnd:
    description: Ground
    type: ground
    direction: inout
  ibias_1u_1:
    description: Current source output 1
    type: signal
    direction: out
  ibias_1u_2:
    description: Current source output 2
    type: signal
    direction: out
  ibias_1u_3:
    description: Current source output 3
    type: signal
    direction: out
  por:
    description: Power on reset output signal
    type: signal
    direction: out

default_conditions:
  vcc:
    description: High side power supply voltage
    display: VCC
    unit: V
    typical: 3.3
  mos_corner:
    description: Process corner (mosfets)
    display: Corner
    typical: tt
  passives_corner:
    description: Process corner (passives)
    display: Corner
    typical: typ
  temp:
    description: Ambient temperature
    display: Temperature
    unit: °C
    typical: 27
  cload:
    description: Load capacitance for por signal
    display: Cload
    unit: fF
    typical: 10

parameters:
  tran_params:
    spec:
      tstartup:
        display: Startup time
        description: Output startup time
        unit: us
        minimum:
          value: any
        typical:
          value: any
        maximum:
          value: 2
      isupply:
        display: Current consumption
        description: Current consumption, not counting current supplied through current source outputs
        unit: uA
        minimum:
          value: any
        typical:
          value: any
        maximum:
          value: 10
      iout1:
        display: Output current
        description: Output current (100k load)
        unit: uA
        minimum:
          value: 0.7
        typical:
          value: 1
        maximum:
          value: 2
      iout2:
        display: Output current
        description: Output current (1M load)
        unit: uA
        minimum:
          value: 0.7
        typical:
          value: 1
        maximum:
          value: 2
      iout3:
        display: Output current
        description: Output current (10k load)
        unit: uA
        minimum:
          value: 0.7
        typical:
          value: 1
        maximum:
          value: 2
    tool:
      ngspice:
        template: biasgen_tran.sch
        format: ascii
        suffix: .data
        variables: [iout1, iout2, iout3, isupply, tstartup]
        jobs: 8
    conditions:
      mos_corner:
        enumerate: [ss, sf, tt, fs, ff]
      passives_corner:
        enumerate: [typ, bcs, wcs]
      vdd_1v2:
        minimum: 1.1
        typical: 1.2
        maximum: 1.5
      vdd_3v3:
        minimum: 1.7
        typical: 3.3
        maximum: 3.5  
      temp:
        minimum: -40
        typical: 27
        maximum: 130
 
  magic_area:
    spec:
      area:
        display: Area
        description: Total circuit layout area
        unit: µm²
        maximum:
          value: any
      width:
        display: Width
        description: Total circuit layout width
        unit: µm
        maximum:
          value: any
      height:
        display: Height
        description: Total circuit layout height
        unit: µm
        maximum:
          value: any
    tool:
      magic_area

  magic_drc:
    description: Magic DRC
    display: Magic DRC
    spec:
      drc_errors:
        maximum:
          value: 0
    tool:
      magic_drc:
        gds_flatten: true

  netgen_lvs:
    description: Netgen LVS
    display: Netgen LVS
    spec:
      lvs_errors:
        maximum:
          value: 0
    tool:
      netgen_lvs:
        script: run_biasgen_lvs.tcl

  klayout_drc_maximal:
    description: KLayout DRC maximal
    display: KLayout DRC maximal
    spec:
      drc_errors:
        maximum:
          value: 0
    tool:
        klayout_drc:
            jobs: max
            args: ['-rd', 'densityRules=false']

  magic_antenna_check:
    description: Run antenna violation check using magic
    display: Antenna Checks
    spec:
      antenna_violations:
        maximum:
          value: 0
    tool:
        magic_antenna_check
