--- verilog_synth_clean.tmp	2025-08-15 22:11:02.047308521 -0700
+++ uhdm_synth_clean.tmp	2025-08-15 22:11:02.047308521 -0700
@@ -17,6 +17,7 @@
 (* src = "dut.sv:4.18-4.23" *)
 input rst_n;
 wire rst_n;
+(* \"has_async_reset"  = 32'd1 *)
 (* \always_ff  = 32'd1 *)
 (* src = "dut.sv:10.5-16.8" *)
 \$_DFFE_PN0P_  \extra_result_reg[0]  /* _0_ */ (
@@ -26,6 +27,7 @@
 .Q(extra_result[0]),
 .R(rst_n)
 );
+(* \"has_async_reset"  = 32'd1 *)
 (* \always_ff  = 32'd1 *)
 (* src = "dut.sv:10.5-16.8" *)
 \$_DFFE_PN0P_  \extra_result_reg[1]  /* _1_ */ (
@@ -35,6 +37,7 @@
 .Q(extra_result[1]),
 .R(rst_n)
 );
+(* \"has_async_reset"  = 32'd1 *)
 (* \always_ff  = 32'd1 *)
 (* src = "dut.sv:10.5-16.8" *)
 \$_DFFE_PN0P_  \extra_result_reg[2]  /* _2_ */ (
@@ -44,6 +47,7 @@
 .Q(extra_result[2]),
 .R(rst_n)
 );
+(* \"has_async_reset"  = 32'd1 *)
 (* \always_ff  = 32'd1 *)
 (* src = "dut.sv:10.5-16.8" *)
 \$_DFFE_PN0P_  \extra_result_reg[3]  /* _3_ */ (
@@ -53,6 +57,7 @@
 .Q(extra_result[3]),
 .R(rst_n)
 );
+(* \"has_async_reset"  = 32'd1 *)
 (* \always_ff  = 32'd1 *)
 (* src = "dut.sv:10.5-16.8" *)
 \$_DFFE_PN0P_  \extra_result_reg[4]  /* _4_ */ (
@@ -62,6 +67,7 @@
 .Q(extra_result[4]),
 .R(rst_n)
 );
+(* \"has_async_reset"  = 32'd1 *)
 (* \always_ff  = 32'd1 *)
 (* src = "dut.sv:10.5-16.8" *)
 \$_DFFE_PN0P_  \extra_result_reg[5]  /* _5_ */ (
@@ -71,6 +77,7 @@
 .Q(extra_result[5]),
 .R(rst_n)
 );
+(* \"has_async_reset"  = 32'd1 *)
 (* \always_ff  = 32'd1 *)
 (* src = "dut.sv:10.5-16.8" *)
 \$_DFFE_PN0P_  \extra_result_reg[6]  /* _6_ */ (
@@ -80,6 +87,7 @@
 .Q(extra_result[6]),
 .R(rst_n)
 );
+(* \"has_async_reset"  = 32'd1 *)
 (* \always_ff  = 32'd1 *)
 (* src = "dut.sv:10.5-16.8" *)
 \$_DFFE_PN0P_  \extra_result_reg[7]  /* _7_ */ (
