{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 27, "design__inferred_latch__count": 0, "design__instance__count": 3028, "design__instance__area": 24051.8, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 17, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.004125445615500212, "power__switching__total": 0.0050471071153879166, "power__leakage__total": 2.8034779830932166e-08, "power__total": 0.009172581136226654, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.2769406171663355, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.2769406171663355, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.27267200380495643, "timing__setup__ws__corner:nom_tt_025C_1v80": 15.952075667474428, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.32165, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 15.952076, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 15, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 17, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.2875988140153226, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.2875988140153226, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.8922378644015748, "timing__setup__ws__corner:nom_ss_100C_1v60": 5.478559982964738, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.894864, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 5.47856, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 17, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.2713823687030785, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.27180197750710294, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.060712270262930794, "timing__setup__ws__corner:nom_ff_n40C_1v95": 19.868407925704762, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.115273, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 19.868408, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 21, "design__max_fanout_violation__count": 17, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.26886027498670784, "clock__skew__worst_setup": 0.26921440838600325, "timing__hold__ws": 0.053467343177385114, "timing__setup__ws": 5.239000492828015, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.113325, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 5.239, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 240.69 251.41", "design__core__bbox": "5.52 10.88 235.06 239.36", "design__io": 262, "design__die__area": 60511.9, "design__core__area": 52445.3, "design__instance__count__stdcell": 3759, "design__instance__area__stdcell": 24966.4, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.476047, "design__instance__utilization__stdcell": 0.476047, "design__rows": 84, "design__rows:unithd": 84, "design__sites": 41916, "design__sites:unithd": 41916, "design__instance__count__class:buffer": 190, "design__instance__area__class:buffer": 944.656, "design__instance__count__class:inverter": 233, "design__instance__area__class:inverter": 874.589, "design__instance__count__class:sequential_cell": 179, "design__instance__area__class:sequential_cell": 4513.08, "design__instance__count__class:multi_input_combinational_cell": 1784, "design__instance__area__class:multi_input_combinational_cell": 13472.9, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 260, "design__io__hpwl": 20476397, "design__instance__count__class:timing_repair_buffer": 609, "design__instance__area__class:timing_repair_buffer": 3877.47, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 72966.4, "design__violations": 0, "design__instance__count__class:clock_buffer": 20, "design__instance__area__class:clock_buffer": 267.757, "design__instance__count__class:clock_inverter": 12, "design__instance__area__class:clock_inverter": 98.8448, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 146, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 1, "design__instance__count__class:antenna_cell": 1, "design__instance__area__class:antenna_cell": 2.5024, "route__net": 3207, "route__net__special": 2, "route__drc_errors__iter:0": 1066, "route__wirelength__iter:0": 77525, "route__drc_errors__iter:1": 634, "route__wirelength__iter:1": 76752, "route__drc_errors__iter:2": 544, "route__wirelength__iter:2": 76557, "route__drc_errors__iter:3": 74, "route__wirelength__iter:3": 76566, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 76580, "route__drc_errors": 0, "route__wirelength": 76580, "route__vias": 18970, "route__vias__singlecut": 18970, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 740.01, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 15, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 15, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 15, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 17, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.27372646590799204, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.2738390980370257, "timing__hold__ws__corner:min_tt_025C_1v80": 0.2719914370716135, "timing__setup__ws__corner:min_tt_025C_1v80": 16.06790124210645, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.318467, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 16.067902, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 15, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 6, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 17, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.2830808723111369, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.28317080037867487, "timing__hold__ws__corner:min_ss_100C_1v60": 0.8839347282101795, "timing__setup__ws__corner:min_ss_100C_1v60": 5.683247811000956, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.89223, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 5.683248, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 15, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 17, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.26886027498670784, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.26921440838600325, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.0660707063316798, "timing__setup__ws__corner:min_ff_n40C_1v95": 19.9600910338497, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.113325, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 19.960091, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 15, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 17, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.27988942511428916, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.2819661528517356, "timing__hold__ws__corner:max_tt_025C_1v80": 0.26614827761660426, "timing__setup__ws__corner:max_tt_025C_1v80": 15.818166779705878, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.324247, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 15.818167, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 15, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 21, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 17, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.29150302441413806, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.29337108572820475, "timing__hold__ws__corner:max_ss_100C_1v60": 0.8881311493173405, "timing__setup__ws__corner:max_ss_100C_1v60": 5.239000492828015, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.900135, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 5.239, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 15, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 17, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.2738603032973958, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.2762145312876955, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.053467343177385114, "timing__setup__ws__corner:max_ff_n40C_1v95": 19.78090813803492, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.117588, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 19.780909, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 15, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 15, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79885, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79968, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00115226, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00119088, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000313341, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00119088, "design_powergrid__voltage__worst": 0.00119088, "design_powergrid__voltage__worst__net:VPWR": 1.79885, "design_powergrid__drop__worst": 0.00119088, "design_powergrid__drop__worst__net:VPWR": 0.00115226, "design_powergrid__voltage__worst__net:VGND": 0.00119088, "design_powergrid__drop__worst__net:VGND": 0.00119088, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000324, "ir__drop__worst": 0.00115, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}