<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="reg.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="ADDER.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ADDER.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ADDER.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ADDER.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ADDER.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ADDER.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ADDER.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ADDER.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ADDER.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ADDER_envsettings.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ADDER_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ADDER_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ADDER_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ADDERpak.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ADDERpak.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ADDERpak.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ALU.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ALU.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ALU.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ALU.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ALU.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ALU.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALUControlTb_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALUControlTb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ALU_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ALU_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ALU_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALUcontrol.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALUcontrol.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALUcontrol.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALUcontrol_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALUcontrol_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DATAMEMORY.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="DATAMEMORY.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="DATAMEMORY.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="INSTRMEMORY.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="INSTRMEMORY.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="INSTRMEMORY.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="INSTRMEMORY.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="INSTRMEMORY.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="INSTRMEMORY.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="INSTRMEMORY.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="INSTRMEMORY.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="INSTRMEMORY.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="INSTRMEMORY.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="INSTRMEMORY.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="INSTRMEMORY.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="INSTRMEMORY.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="INSTRMEMORY.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="INSTRMEMORY.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="INSTRMEMORY.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="INSTRMEMORY.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="INSTRMEMORY_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="INSTRMEMORY_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="INSTRMEMORY_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="INSTRMEMORY_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="INSTRMEMORY_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="INSTRMEMORY_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="INSTRMEMORY_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="INSTRMEMORY_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="INSTRMEMORY_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="INSTRMEMORY_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="INSTRMEMORY_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="INSTRMEMORY_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="INSTRMEMORY_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="INSTRMEMORY_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="INSTRMEMORY_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="MainModule.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="MainModule.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="MainModule.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="MainModule.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="MainModule.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="MainModule.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MainModule.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="MainModule.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="MainModule.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="MainModule.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MainModule_envsettings.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="MainModule_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="MainModule_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="MainModule_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MainModule_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="MainModule_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="MainModule_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Maincontroltb1_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Mainmoduletb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Mainmoduletb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Mainmoduletb_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Mainmoduletb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RegisterFile.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="RegisterFile.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="RegisterFile.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TB733_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TB807_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TBALUU_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TBPC_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TBPC_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TESTBENCH918_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TESTBENCH926_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TESTBENCH926_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TESTBENCH934_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TESTBENCH940_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TESTBENCHCONTROLUNIT_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TESTBENCHCONTROLUNIT_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TESTMIPS2_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TESTMIPS2_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="TESTMIPS2_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TESTMIPS3_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TESTMIPS3_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TESTMIPS_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TESTMIPS_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="TESTMIPS_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Testbench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="controlunit.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="controlunit.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="controlunit.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="controlunit.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="controlunit.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="controlunit.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="controlunit.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="controlunit.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="controlunit_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="controlunit_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="controlunit_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="muxnbits2to1.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="muxnbits2to1.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="muxnbits2to1.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="regi.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="regi.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="regi.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="regi.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="regi.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="regi.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="regi.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="regi.xst"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="regi_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb148_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb303_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb749_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tbeee1223_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tbeee124333_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tbeeeeeeeee1210_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tbfarida_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tbfreddy_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tbfreddy_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tbregg_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test0123_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test0123_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test0123_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testALU_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testALU_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testbench1752022_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="testbench1752022_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="testbench1752022_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="testbench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1652724706" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1652724706">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1652873051" xil_pn:in_ck="7943509365056989624" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1652873051">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ADDER.vhd"/>
      <outfile xil_pn:name="ADDERpak.vhd"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="ALUControlTb.vhd"/>
      <outfile xil_pn:name="ALUcontrol.vhd"/>
      <outfile xil_pn:name="ALUcontrolpak.vhd"/>
      <outfile xil_pn:name="ALUpak.vhd"/>
      <outfile xil_pn:name="DATAMEMORY.vhd"/>
      <outfile xil_pn:name="DTAMEMORYpak.vhd"/>
      <outfile xil_pn:name="Decoder.vhd"/>
      <outfile xil_pn:name="INSTRMEMORY.vhd"/>
      <outfile xil_pn:name="MainModule.vhd"/>
      <outfile xil_pn:name="Maincontroltb.vhd"/>
      <outfile xil_pn:name="Maincontroltb1.vhd"/>
      <outfile xil_pn:name="Mainmoduletb.vhd"/>
      <outfile xil_pn:name="RegisterFile.vhd"/>
      <outfile xil_pn:name="RegisterFilepak.vhd"/>
      <outfile xil_pn:name="SIgnExtender.vhd"/>
      <outfile xil_pn:name="SignExtenderpak.vhd"/>
      <outfile xil_pn:name="TB2002.vhd"/>
      <outfile xil_pn:name="TB358.vhd"/>
      <outfile xil_pn:name="TB733.vhd"/>
      <outfile xil_pn:name="TB807.vhd"/>
      <outfile xil_pn:name="TBALUU.vhd"/>
      <outfile xil_pn:name="TBPC.vhd"/>
      <outfile xil_pn:name="TESTBENC931.vhd"/>
      <outfile xil_pn:name="TESTBENCH917.vhd"/>
      <outfile xil_pn:name="TESTBENCH918.vhd"/>
      <outfile xil_pn:name="TESTBENCH920.vhd"/>
      <outfile xil_pn:name="TESTBENCH926.vhd"/>
      <outfile xil_pn:name="TESTBENCH934.vhd"/>
      <outfile xil_pn:name="TESTBENCH940.vhd"/>
      <outfile xil_pn:name="TESTBENCHCONTROLUNIT.vhd"/>
      <outfile xil_pn:name="TESTMIPS3.vhd"/>
      <outfile xil_pn:name="Testbench.vhd"/>
      <outfile xil_pn:name="controlunit.vhd"/>
      <outfile xil_pn:name="controlunitpak.vhd"/>
      <outfile xil_pn:name="decoderpak.vhd"/>
      <outfile xil_pn:name="instructionpak.vhd"/>
      <outfile xil_pn:name="mux32to1.vhd"/>
      <outfile xil_pn:name="muxnbits2to1.vhd"/>
      <outfile xil_pn:name="muxnbits2to1pak.vhd"/>
      <outfile xil_pn:name="muxpaknew.vhd"/>
      <outfile xil_pn:name="programcounter.vhd"/>
      <outfile xil_pn:name="programcounterpak.vhd"/>
      <outfile xil_pn:name="regi.vhd"/>
      <outfile xil_pn:name="registerpak.vhd"/>
      <outfile xil_pn:name="shiftleft2.vhd"/>
      <outfile xil_pn:name="shiftleft2_32.vhd"/>
      <outfile xil_pn:name="shiftleft2_32pak.vhd"/>
      <outfile xil_pn:name="shiftleft2pak.vhd"/>
      <outfile xil_pn:name="tb148.vhd"/>
      <outfile xil_pn:name="tb201.vhd"/>
      <outfile xil_pn:name="tb303.vhd"/>
      <outfile xil_pn:name="tb356.vhd"/>
      <outfile xil_pn:name="tb749.vhd"/>
      <outfile xil_pn:name="tbeee1223.vhd"/>
      <outfile xil_pn:name="tbeee124333.vhd"/>
      <outfile xil_pn:name="tbeeeeeeeee1210.vhd"/>
      <outfile xil_pn:name="tbfarida.vhd"/>
      <outfile xil_pn:name="test0123.vhd"/>
      <outfile xil_pn:name="testbench915.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1652873051" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="9125541056229192892" xil_pn:start_ts="1652873051">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1652873051" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-6718737692633023334" xil_pn:start_ts="1652873051">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1652869414" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="5567932629780740270" xil_pn:start_ts="1652869414">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1652873051" xil_pn:in_ck="7943509365056989624" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1652873051">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ADDER.vhd"/>
      <outfile xil_pn:name="ADDERpak.vhd"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="ALUControlTb.vhd"/>
      <outfile xil_pn:name="ALUcontrol.vhd"/>
      <outfile xil_pn:name="ALUcontrolpak.vhd"/>
      <outfile xil_pn:name="ALUpak.vhd"/>
      <outfile xil_pn:name="DATAMEMORY.vhd"/>
      <outfile xil_pn:name="DTAMEMORYpak.vhd"/>
      <outfile xil_pn:name="Decoder.vhd"/>
      <outfile xil_pn:name="INSTRMEMORY.vhd"/>
      <outfile xil_pn:name="MainModule.vhd"/>
      <outfile xil_pn:name="Maincontroltb.vhd"/>
      <outfile xil_pn:name="Maincontroltb1.vhd"/>
      <outfile xil_pn:name="Mainmoduletb.vhd"/>
      <outfile xil_pn:name="RegisterFile.vhd"/>
      <outfile xil_pn:name="RegisterFilepak.vhd"/>
      <outfile xil_pn:name="SIgnExtender.vhd"/>
      <outfile xil_pn:name="SignExtenderpak.vhd"/>
      <outfile xil_pn:name="TB2002.vhd"/>
      <outfile xil_pn:name="TB358.vhd"/>
      <outfile xil_pn:name="TB733.vhd"/>
      <outfile xil_pn:name="TB807.vhd"/>
      <outfile xil_pn:name="TBALUU.vhd"/>
      <outfile xil_pn:name="TBPC.vhd"/>
      <outfile xil_pn:name="TESTBENC931.vhd"/>
      <outfile xil_pn:name="TESTBENCH917.vhd"/>
      <outfile xil_pn:name="TESTBENCH918.vhd"/>
      <outfile xil_pn:name="TESTBENCH920.vhd"/>
      <outfile xil_pn:name="TESTBENCH926.vhd"/>
      <outfile xil_pn:name="TESTBENCH934.vhd"/>
      <outfile xil_pn:name="TESTBENCH940.vhd"/>
      <outfile xil_pn:name="TESTBENCHCONTROLUNIT.vhd"/>
      <outfile xil_pn:name="TESTMIPS3.vhd"/>
      <outfile xil_pn:name="Testbench.vhd"/>
      <outfile xil_pn:name="controlunit.vhd"/>
      <outfile xil_pn:name="controlunitpak.vhd"/>
      <outfile xil_pn:name="decoderpak.vhd"/>
      <outfile xil_pn:name="instructionpak.vhd"/>
      <outfile xil_pn:name="mux32to1.vhd"/>
      <outfile xil_pn:name="muxnbits2to1.vhd"/>
      <outfile xil_pn:name="muxnbits2to1pak.vhd"/>
      <outfile xil_pn:name="muxpaknew.vhd"/>
      <outfile xil_pn:name="programcounter.vhd"/>
      <outfile xil_pn:name="programcounterpak.vhd"/>
      <outfile xil_pn:name="regi.vhd"/>
      <outfile xil_pn:name="registerpak.vhd"/>
      <outfile xil_pn:name="shiftleft2.vhd"/>
      <outfile xil_pn:name="shiftleft2_32.vhd"/>
      <outfile xil_pn:name="shiftleft2_32pak.vhd"/>
      <outfile xil_pn:name="shiftleft2pak.vhd"/>
      <outfile xil_pn:name="tb148.vhd"/>
      <outfile xil_pn:name="tb201.vhd"/>
      <outfile xil_pn:name="tb303.vhd"/>
      <outfile xil_pn:name="tb356.vhd"/>
      <outfile xil_pn:name="tb749.vhd"/>
      <outfile xil_pn:name="tbeee1223.vhd"/>
      <outfile xil_pn:name="tbeee124333.vhd"/>
      <outfile xil_pn:name="tbeeeeeeeee1210.vhd"/>
      <outfile xil_pn:name="tbfarida.vhd"/>
      <outfile xil_pn:name="test0123.vhd"/>
      <outfile xil_pn:name="testbench915.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1652873054" xil_pn:in_ck="7943509365056989624" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="6912882148422125160" xil_pn:start_ts="1652873051">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test0123_beh.prj"/>
      <outfile xil_pn:name="test0123_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1652873055" xil_pn:in_ck="-5542434624897079595" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-8131764630091777483" xil_pn:start_ts="1652873054">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test0123_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1652696930" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1652696930">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1652724781" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="2101622604095161539" xil_pn:start_ts="1652724781">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
  </transforms>

</generated_project>
