{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1539093070068 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1539093070073 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 09 09:51:09 2018 " "Processing started: Tue Oct 09 09:51:09 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1539093070073 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539093070073 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off shifter -c shifter " "Command: quartus_map --read_settings_files=on --write_settings_files=off shifter -c shifter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539093070073 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1539093070519 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1539093070519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 6 6 " "Found 6 design units, including 6 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.v" "" { Text "C:/Users/shume/Year 2 CS/CSC258/Lab4/shifter/shifter/shifter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539093079167 ""} { "Info" "ISGN_ENTITY_NAME" "2 subShifter " "Found entity 2: subShifter" {  } { { "shifter.v" "" { Text "C:/Users/shume/Year 2 CS/CSC258/Lab4/shifter/shifter/shifter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539093079167 ""} { "Info" "ISGN_ENTITY_NAME" "3 signExtension " "Found entity 3: signExtension" {  } { { "shifter.v" "" { Text "C:/Users/shume/Year 2 CS/CSC258/Lab4/shifter/shifter/shifter.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539093079167 ""} { "Info" "ISGN_ENTITY_NAME" "4 subShifterBit " "Found entity 4: subShifterBit" {  } { { "shifter.v" "" { Text "C:/Users/shume/Year 2 CS/CSC258/Lab4/shifter/shifter/shifter.v" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539093079167 ""} { "Info" "ISGN_ENTITY_NAME" "5 mux2to1 " "Found entity 5: mux2to1" {  } { { "shifter.v" "" { Text "C:/Users/shume/Year 2 CS/CSC258/Lab4/shifter/shifter/shifter.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539093079167 ""} { "Info" "ISGN_ENTITY_NAME" "6 flipflop " "Found entity 6: flipflop" {  } { { "shifter.v" "" { Text "C:/Users/shume/Year 2 CS/CSC258/Lab4/shifter/shifter/shifter.v" 140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539093079167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539093079167 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "shifter.v(19) " "Verilog HDL Instantiation warning at shifter.v(19): instance has no name" {  } { { "shifter.v" "" { Text "C:/Users/shume/Year 2 CS/CSC258/Lab4/shifter/shifter/shifter.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1539093079168 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "q shifter.v(147) " "Verilog HDL Procedural Assignment error at shifter.v(147): object \"q\" on left-hand side of assignment must have a variable data type" {  } { { "shifter.v" "" { Text "C:/Users/shume/Year 2 CS/CSC258/Lab4/shifter/shifter/shifter.v" 147 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1539093079168 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "q shifter.v(149) " "Verilog HDL Procedural Assignment error at shifter.v(149): object \"q\" on left-hand side of assignment must have a variable data type" {  } { { "shifter.v" "" { Text "C:/Users/shume/Year 2 CS/CSC258/Lab4/shifter/shifter/shifter.v" 149 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1539093079168 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1539093079296 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 09 09:51:19 2018 " "Processing ended: Tue Oct 09 09:51:19 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1539093079296 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1539093079296 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1539093079296 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1539093079296 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1539093079958 ""}
