

================================================================
== Vitis HLS Report for 'data_exe_wb_Pipeline_l_data_b'
================================================================
* Date:           Sun Jun 23 13:22:50 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        ALU_sys_HDL
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      111|      111|  1.110 us|  1.110 us|  111|  111|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_data_b  |      109|      109|        11|          1|          1|   100|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.10>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [core.cpp:67->core.cpp:178]   --->   Operation 14 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_19, i32 0, i32 0, void @empty_20, i32 0, i32 100, void @empty_23, void @empty_22, void @empty_20, i32 16, i32 16, i32 16, i32 16, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data_b, void @empty_16, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%b_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %b" [core.cpp:56->core.cpp:177]   --->   Operation 17 'read' 'b_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln67 = store i7 0, i7 %i" [core.cpp:67->core.cpp:178]   --->   Operation 18 'store' 'store_ln67' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i5.i"   --->   Operation 19 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i_7 = load i7 %i" [core.cpp:67->core.cpp:178]   --->   Operation 20 'load' 'i_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.87ns)   --->   "%icmp_ln67 = icmp_eq  i7 %i_7, i7 100" [core.cpp:67->core.cpp:178]   --->   Operation 21 'icmp' 'icmp_ln67' <Predicate = true> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.87ns)   --->   "%add_ln67 = add i7 %i_7, i7 1" [core.cpp:67->core.cpp:178]   --->   Operation 22 'add' 'add_ln67' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln67 = br i1 %icmp_ln67, void %for.inc.i5.split.i, void %for.body.i.i.preheader.exitStub" [core.cpp:67->core.cpp:178]   --->   Operation 23 'br' 'br_ln67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %i_7, i2 0" [core.cpp:71->core.cpp:178]   --->   Operation 24 'bitconcatenate' 'shl_ln4' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i9 %shl_ln4" [core.cpp:71->core.cpp:178]   --->   Operation 25 'zext' 'zext_ln71' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (3.52ns)   --->   "%add_ln71 = add i64 %zext_ln71, i64 %b_read" [core.cpp:71->core.cpp:178]   --->   Operation 26 'add' 'add_ln71' <Predicate = (!icmp_ln67)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln71, i32 2, i32 63" [core.cpp:71->core.cpp:178]   --->   Operation 27 'partselect' 'trunc_ln4' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln71 = sext i62 %trunc_ln4" [core.cpp:71->core.cpp:178]   --->   Operation 28 'sext' 'sext_ln71' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i32 %gmem1, i64 %sext_ln71" [core.cpp:71->core.cpp:178]   --->   Operation 29 'getelementptr' 'gmem1_addr' <Predicate = (!icmp_ln67)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln67 = store i7 %add_ln67, i7 %i" [core.cpp:67->core.cpp:178]   --->   Operation 30 'store' 'store_ln67' <Predicate = (!icmp_ln67)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 31 [8/8] (7.30ns)   --->   "%tmp_b_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1" [core.cpp:71->core.cpp:178]   --->   Operation 31 'readreq' 'tmp_b_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 32 [7/8] (7.30ns)   --->   "%tmp_b_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1" [core.cpp:71->core.cpp:178]   --->   Operation 32 'readreq' 'tmp_b_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 33 [6/8] (7.30ns)   --->   "%tmp_b_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1" [core.cpp:71->core.cpp:178]   --->   Operation 33 'readreq' 'tmp_b_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 34 [5/8] (7.30ns)   --->   "%tmp_b_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1" [core.cpp:71->core.cpp:178]   --->   Operation 34 'readreq' 'tmp_b_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 35 [4/8] (7.30ns)   --->   "%tmp_b_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1" [core.cpp:71->core.cpp:178]   --->   Operation 35 'readreq' 'tmp_b_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 36 [3/8] (7.30ns)   --->   "%tmp_b_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1" [core.cpp:71->core.cpp:178]   --->   Operation 36 'readreq' 'tmp_b_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 37 [2/8] (7.30ns)   --->   "%tmp_b_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1" [core.cpp:71->core.cpp:178]   --->   Operation 37 'readreq' 'tmp_b_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 38 [1/8] (7.30ns)   --->   "%tmp_b_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i32 1" [core.cpp:71->core.cpp:178]   --->   Operation 38 'readreq' 'tmp_b_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 39 [1/1] (7.30ns)   --->   "%tmp_b = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i32 %gmem1_addr" [core.cpp:71->core.cpp:178]   --->   Operation 39 'read' 'tmp_b' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 45 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 45 'ret' 'ret_ln0' <Predicate = (icmp_ln67)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 3.50>
ST_11 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln69 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_20" [core.cpp:69->core.cpp:178]   --->   Operation 40 'specpipeline' 'specpipeline_ln69' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 41 [1/1] (0.00ns)   --->   "%speclooptripcount_ln67 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100" [core.cpp:67->core.cpp:178]   --->   Operation 41 'speclooptripcount' 'speclooptripcount_ln67' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln67 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [core.cpp:67->core.cpp:178]   --->   Operation 42 'specloopname' 'specloopname_ln67' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 43 [1/1] (3.50ns)   --->   "%write_ln72 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %data_b, i32 %tmp_b" [core.cpp:72->core.cpp:178]   --->   Operation 43 'write' 'write_ln72' <Predicate = true> <Delay = 3.50> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 100> <FIFO>
ST_11 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln67 = br void %for.inc.i5.i" [core.cpp:67->core.cpp:178]   --->   Operation 44 'br' 'br_ln67' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.108ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln67', core.cpp:67->core.cpp:178) of constant 0 on local variable 'i', core.cpp:67->core.cpp:178 [8]  (1.588 ns)
	'load' operation 7 bit ('i', core.cpp:67->core.cpp:178) on local variable 'i', core.cpp:67->core.cpp:178 [11]  (0.000 ns)
	'add' operation 64 bit ('add_ln71', core.cpp:71->core.cpp:178) [21]  (3.520 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	bus request operation ('tmp_b_req', core.cpp:71->core.cpp:178) on port 'gmem1' (core.cpp:71->core.cpp:178) [25]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('tmp_b_req', core.cpp:71->core.cpp:178) on port 'gmem1' (core.cpp:71->core.cpp:178) [25]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('tmp_b_req', core.cpp:71->core.cpp:178) on port 'gmem1' (core.cpp:71->core.cpp:178) [25]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('tmp_b_req', core.cpp:71->core.cpp:178) on port 'gmem1' (core.cpp:71->core.cpp:178) [25]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('tmp_b_req', core.cpp:71->core.cpp:178) on port 'gmem1' (core.cpp:71->core.cpp:178) [25]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('tmp_b_req', core.cpp:71->core.cpp:178) on port 'gmem1' (core.cpp:71->core.cpp:178) [25]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('tmp_b_req', core.cpp:71->core.cpp:178) on port 'gmem1' (core.cpp:71->core.cpp:178) [25]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('tmp_b_req', core.cpp:71->core.cpp:178) on port 'gmem1' (core.cpp:71->core.cpp:178) [25]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus read operation ('tmp_b', core.cpp:71->core.cpp:178) on port 'gmem1' (core.cpp:71->core.cpp:178) [26]  (7.300 ns)

 <State 11>: 3.506ns
The critical path consists of the following:
	fifo write operation ('write_ln72', core.cpp:72->core.cpp:178) on port 'data_b' (core.cpp:72->core.cpp:178) [27]  (3.506 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
