#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x12e8230 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
v0x135fbd0_0 .var "Clk", 0 0;
v0x13574c0_0 .var "Reset", 0 0;
v0x135fd60_0 .var "Start", 0 0;
v0x135fe30_0 .var/i "counter", 31 0;
v0x135feb0_0 .var/i "flush", 31 0;
v0x135ff30_0 .var/i "i", 31 0;
v0x1360010_0 .var/i "outfile", 31 0;
v0x13600b0_0 .var/i "stall", 31 0;
S_0x132d000 .scope module, "CPU" "CPU" 2 13, 3 1, S_0x12e8230;
 .timescale 0 0;
v0x135eca0_0 .net "ALU_result", 31 0, v0x1352860_0; 1 drivers
v0x135ed40_0 .net "EX_MEM_RDaddr", 4 0, v0x13531e0_0; 1 drivers
v0x135f050_0 .net "EX_MEM_RegWrite", 0 0, v0x1353600_0; 1 drivers
v0x135f0d0_0 .net "ID_EX_MemRead", 0 0, v0x13542e0_0; 1 drivers
v0x135f150_0 .net "ID_EX_RDaddr", 4 0, v0x1354b20_0; 1 drivers
v0x135f1d0_0 .net "MEM_WB_RDaddr", 4 0, v0x1352000_0; 1 drivers
v0x135f250_0 .net "MEM_WB_RegWrite", 0 0, v0x1352240_0; 1 drivers
v0x135f2d0_0 .net "RDdata", 31 0, L_0x1366840; 1 drivers
v0x135f3e0_0 .net "RTdata", 31 0, v0x13587d0_0; 1 drivers
v0x135f460_0 .net *"_s6", 30 0, L_0x1363840; 1 drivers
v0x135f4e0_0 .net *"_s8", 0 0, C4<0>; 1 drivers
v0x135f560_0 .net "branch", 0 0, v0x1352a30_0; 1 drivers
v0x135f5e0_0 .net "clk_i", 0 0, v0x135fbd0_0; 1 drivers
v0x135f660_0 .net "imm", 31 0, v0x1355510_0; 1 drivers
v0x135f760_0 .net "inst", 31 0, v0x1355f70_0; 1 drivers
v0x135f7e0_0 .net "inst_addr", 31 0, v0x135b300_0; 1 drivers
v0x135f6e0_0 .net "rst_i", 0 0, v0x13574c0_0; 1 drivers
v0x135f980_0 .net "start_i", 0 0, v0x135fd60_0; 1 drivers
v0x135f860_0 .net "taken", 0 0, v0x135aab0_0; 1 drivers
v0x135faa0_0 .net "zero", 0 0, v0x1353930_0; 1 drivers
L_0x1361e60 .part v0x1355f70_0, 0, 7;
L_0x1363840 .part v0x1355510_0, 0, 31;
L_0x1363920 .concat [ 1 31 0 0], C4<0>, L_0x1363840;
L_0x13644b0 .part v0x1355f70_0, 15, 5;
L_0x13645a0 .part v0x1355f70_0, 20, 5;
L_0x1367510 .part v0x1355f70_0, 15, 5;
L_0x13676c0 .part v0x1355f70_0, 20, 5;
L_0x1367760 .part v0x1355f70_0, 7, 5;
L_0x13681a0 .part v0x1355f70_0, 15, 5;
L_0x1368240 .part v0x1355f70_0, 20, 5;
S_0x135d190 .scope module, "Control" "Control" 3 29, 4 1, S_0x132d000;
 .timescale 0 0;
L_0x13604e0 .functor OR 1, L_0x1360270, L_0x13603a0, C4<0>, C4<0>;
L_0x1360710 .functor OR 1, L_0x13604e0, L_0x1360620, C4<0>, C4<0>;
L_0x1361040 .functor OR 1, L_0x1361680, L_0x1361840, C4<0>, C4<0>;
L_0x1361b80 .functor OR 1, L_0x1361040, L_0x1361a90, C4<0>, C4<0>;
v0x135d460_0 .net "ALUOp_o", 1 0, v0x135d4e0_0; 1 drivers
v0x135d4e0_0 .var "ALUOp_reg", 1 0;
v0x135d560_0 .net "ALUSrc_o", 0 0, L_0x1360890; 1 drivers
v0x135d610_0 .net "Branch_o", 0 0, L_0x1360cf0; 1 drivers
v0x135d6f0_0 .net "MemRead_o", 0 0, L_0x13610e0; 1 drivers
v0x135d7a0_0 .net "MemWrite_o", 0 0, L_0x13614b0; 1 drivers
v0x135d820_0 .net "MemtoReg_o", 0 0, v0x135d8d0_0; 1 drivers
v0x135d8d0_0 .var "MemtoReg_reg", 0 0;
v0x135d950_0 .net "Op_i", 6 0, L_0x1361e60; 1 drivers
v0x135d9d0_0 .net "RegWrite_o", 0 0, L_0x1361cc0; 1 drivers
v0x135da80_0 .net *"_s10", 0 0, L_0x13604e0; 1 drivers
v0x135db00_0 .net *"_s12", 6 0, C4<0100011>; 1 drivers
v0x135db80_0 .net *"_s14", 0 0, L_0x1360620; 1 drivers
v0x135dc00_0 .net *"_s16", 0 0, L_0x1360710; 1 drivers
v0x135dd00_0 .net *"_s18", 0 0, C4<1>; 1 drivers
v0x135dd80_0 .net *"_s2", 6 0, C4<0010011>; 1 drivers
v0x135dc80_0 .net *"_s20", 0 0, C4<0>; 1 drivers
v0x135deb0_0 .net *"_s24", 6 0, C4<1100011>; 1 drivers
v0x135dfd0_0 .net *"_s26", 0 0, L_0x1360af0; 1 drivers
v0x135e050_0 .net *"_s28", 0 0, C4<1>; 1 drivers
v0x135df30_0 .net *"_s30", 0 0, C4<0>; 1 drivers
v0x135e180_0 .net *"_s34", 6 0, C4<0000011>; 1 drivers
v0x135e0d0_0 .net *"_s36", 0 0, L_0x1360f10; 1 drivers
v0x135e2c0_0 .net *"_s38", 0 0, C4<1>; 1 drivers
v0x135e200_0 .net *"_s4", 0 0, L_0x1360270; 1 drivers
v0x135e410_0 .net *"_s40", 0 0, C4<0>; 1 drivers
v0x135e340_0 .net *"_s44", 6 0, C4<0100011>; 1 drivers
v0x135e570_0 .net *"_s46", 0 0, L_0x13612c0; 1 drivers
v0x135e490_0 .net *"_s48", 0 0, C4<1>; 1 drivers
v0x135e6e0_0 .net *"_s50", 0 0, C4<0>; 1 drivers
v0x135e5f0_0 .net *"_s54", 6 0, C4<0110011>; 1 drivers
v0x135e860_0 .net *"_s56", 0 0, L_0x1361680; 1 drivers
v0x135e760_0 .net *"_s58", 6 0, C4<0010011>; 1 drivers
v0x135e9f0_0 .net *"_s6", 6 0, C4<0000011>; 1 drivers
v0x135e8e0_0 .net *"_s60", 0 0, L_0x1361840; 1 drivers
v0x135e960_0 .net *"_s62", 0 0, L_0x1361040; 1 drivers
v0x135eba0_0 .net *"_s64", 6 0, C4<0000011>; 1 drivers
v0x135ec20_0 .net *"_s66", 0 0, L_0x1361a90; 1 drivers
v0x135ea70_0 .net *"_s68", 0 0, L_0x1361b80; 1 drivers
v0x135eb10_0 .net *"_s70", 0 0, C4<1>; 1 drivers
v0x135edf0_0 .net *"_s72", 0 0, C4<0>; 1 drivers
v0x135ee70_0 .net *"_s8", 0 0, L_0x13603a0; 1 drivers
E_0x135cf50 .event edge, v0x135d950_0;
L_0x1360270 .cmp/eq 7, L_0x1361e60, C4<0010011>;
L_0x13603a0 .cmp/eq 7, L_0x1361e60, C4<0000011>;
L_0x1360620 .cmp/eq 7, L_0x1361e60, C4<0100011>;
L_0x1360890 .functor MUXZ 1, C4<0>, C4<1>, L_0x1360710, C4<>;
L_0x1360af0 .cmp/eq 7, L_0x1361e60, C4<1100011>;
L_0x1360cf0 .functor MUXZ 1, C4<0>, C4<1>, L_0x1360af0, C4<>;
L_0x1360f10 .cmp/eq 7, L_0x1361e60, C4<0000011>;
L_0x13610e0 .functor MUXZ 1, C4<0>, C4<1>, L_0x1360f10, C4<>;
L_0x13612c0 .cmp/eq 7, L_0x1361e60, C4<0100011>;
L_0x13614b0 .functor MUXZ 1, C4<0>, C4<1>, L_0x13612c0, C4<>;
L_0x1361680 .cmp/eq 7, L_0x1361e60, C4<0110011>;
L_0x1361840 .cmp/eq 7, L_0x1361e60, C4<0010011>;
L_0x1361a90 .cmp/eq 7, L_0x1361e60, C4<0000011>;
L_0x1361cc0 .functor MUXZ 1, C4<0>, C4<1>, L_0x1361b80, C4<>;
S_0x135b990 .scope module, "MUX_Control" "MUX_Control" 3 41, 5 1, S_0x132d000;
 .timescale 0 0;
L_0x1361fd0 .functor XNOR 1, v0x1351060_0, C4<0>, C4<0>, C4<0>;
L_0x135de00 .functor XNOR 1, v0x1351060_0, C4<0>, C4<0>, C4<0>;
L_0x1362290 .functor XNOR 1, v0x1351060_0, C4<0>, C4<0>, C4<0>;
L_0x1362560 .functor XNOR 1, v0x1351060_0, C4<0>, C4<0>, C4<0>;
L_0x1362890 .functor XNOR 1, v0x1351060_0, C4<0>, C4<0>, C4<0>;
L_0x1362b80 .functor XNOR 1, v0x1351060_0, C4<0>, C4<0>, C4<0>;
L_0x1362e80 .functor XNOR 1, v0x1351060_0, C4<0>, C4<0>, C4<0>;
v0x135ba80_0 .alias "ALUOp_i", 1 0, v0x135d460_0;
v0x135bb00_0 .net "ALUOp_o", 1 0, L_0x13620c0; 1 drivers
v0x135bbb0_0 .alias "ALUSrc_i", 0 0, v0x135d560_0;
v0x135bc30_0 .net "ALUSrc_o", 0 0, L_0x1362390; 1 drivers
v0x135bd10_0 .alias "Branch_i", 0 0, v0x135d610_0;
v0x135bd90_0 .net "Branch_o", 0 0, L_0x13626c0; 1 drivers
v0x135be50_0 .alias "MemRead_i", 0 0, v0x135d6f0_0;
v0x135bed0_0 .net "MemRead_o", 0 0, L_0x13629b0; 1 drivers
v0x135bfd0_0 .alias "MemWrite_i", 0 0, v0x135d7a0_0;
v0x135c050_0 .net "MemWrite_o", 0 0, L_0x1362cb0; 1 drivers
v0x135c160_0 .alias "MemtoReg_i", 0 0, v0x135d820_0;
v0x135c1e0_0 .net "MemtoReg_o", 0 0, L_0x1362610; 1 drivers
v0x135c290_0 .alias "RegWrite_i", 0 0, v0x135d9d0_0;
v0x135c310_0 .net "RegWrite_o", 0 0, L_0x1362fc0; 1 drivers
v0x135c440_0 .net *"_s0", 0 0, C4<0>; 1 drivers
v0x135c4c0_0 .net *"_s10", 0 0, L_0x135de00; 1 drivers
v0x135c390_0 .net *"_s12", 0 0, C4<0>; 1 drivers
v0x135c5d0_0 .net *"_s16", 0 0, C4<0>; 1 drivers
v0x135c6f0_0 .net *"_s18", 0 0, L_0x1362290; 1 drivers
v0x135c770_0 .net *"_s2", 0 0, L_0x1361fd0; 1 drivers
v0x135c650_0 .net *"_s20", 0 0, C4<0>; 1 drivers
v0x135c8a0_0 .net *"_s24", 0 0, C4<0>; 1 drivers
v0x135c7f0_0 .net *"_s26", 0 0, L_0x1362560; 1 drivers
v0x135c9e0_0 .net *"_s28", 0 0, C4<0>; 1 drivers
v0x135c940_0 .net *"_s32", 0 0, C4<0>; 1 drivers
v0x135cb30_0 .net *"_s34", 0 0, L_0x1362890; 1 drivers
v0x135ca80_0 .net *"_s36", 0 0, C4<0>; 1 drivers
v0x135cc90_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v0x135cbd0_0 .net *"_s40", 0 0, C4<0>; 1 drivers
v0x135ce00_0 .net *"_s42", 0 0, L_0x1362b80; 1 drivers
v0x135cd10_0 .net *"_s44", 0 0, C4<0>; 1 drivers
v0x135cf80_0 .net *"_s48", 0 0, C4<0>; 1 drivers
v0x135ce80_0 .net *"_s50", 0 0, L_0x1362e80; 1 drivers
v0x135d110_0 .net *"_s52", 0 0, C4<0>; 1 drivers
v0x135d000_0 .net *"_s8", 0 0, C4<0>; 1 drivers
v0x135d2b0_0 .net "select_i", 0 0, v0x1351060_0; 1 drivers
L_0x13620c0 .functor MUXZ 2, C4<00>, v0x135d4e0_0, L_0x1361fd0, C4<>;
L_0x1362390 .functor MUXZ 1, C4<0>, L_0x1360890, L_0x135de00, C4<>;
L_0x13626c0 .functor MUXZ 1, C4<0>, L_0x1360cf0, L_0x1362290, C4<>;
L_0x13629b0 .functor MUXZ 1, C4<0>, L_0x13610e0, L_0x1362560, C4<>;
L_0x1362cb0 .functor MUXZ 1, C4<0>, L_0x13614b0, L_0x1362890, C4<>;
L_0x1362fc0 .functor MUXZ 1, C4<0>, L_0x1361cc0, L_0x1362b80, C4<>;
L_0x1362610 .functor MUXZ 1, C4<0>, v0x135d8d0_0, L_0x1362e80, C4<>;
S_0x135b5a0 .scope module, "ALU_Control" "ALU_Control" 3 60, 6 1, S_0x132d000;
 .timescale 0 0;
v0x135b6b0_0 .net "ALUCtrl_o", 3 0, v0x135b780_0; 1 drivers
v0x135b780_0 .var "ALUCtrl_reg", 3 0;
v0x135b800_0 .net "ALUOp_i", 1 0, v0x1353d90_0; 1 drivers
v0x135b8b0_0 .net "funct_i", 31 0, v0x13559c0_0; 1 drivers
E_0x135b400 .event edge, v0x1353d10_0, v0x1355920_0;
S_0x135b070 .scope module, "PC" "PC" 3 67, 7 1, S_0x132d000;
 .timescale 0 0;
v0x135b1b0_0 .alias "clk_i", 0 0, v0x135f5e0_0;
v0x135b250_0 .net "pc_i", 31 0, L_0x1363c20; 1 drivers
v0x135b300_0 .var "pc_o", 31 0;
v0x135b380_0 .net "pc_write_i", 0 0, v0x1350f80_0; 1 drivers
v0x135b460_0 .alias "rst_i", 0 0, v0x135f6e0_0;
v0x135b4e0_0 .alias "start_i", 0 0, v0x135f980_0;
E_0x135b160/0 .event negedge, v0x135b460_0;
E_0x135b160/1 .event posedge, v0x1352330_0;
E_0x135b160 .event/or E_0x135b160/0, E_0x135b160/1;
S_0x135ae00 .scope module, "Add_PC" "Adder" 3 77, 8 1, S_0x132d000;
 .timescale 0 0;
v0x135aef0_0 .alias "data1_i", 31 0, v0x135f7e0_0;
v0x135af70_0 .net "data2_i", 31 0, C4<00000000000000000000000000000100>; 1 drivers
v0x135aff0_0 .net "data_o", 31 0, L_0x1363550; 1 drivers
L_0x1363550 .arith/sum 32, v0x135b300_0, C4<00000000000000000000000000000100>;
S_0x135ab30 .scope module, "Add_PC_branch" "Adder" 3 84, 8 1, S_0x132d000;
 .timescale 0 0;
v0x135ac20_0 .net "data1_i", 31 0, v0x13547a0_0; 1 drivers
v0x135acd0_0 .net "data2_i", 31 0, L_0x1363920; 1 drivers
v0x135ad50_0 .net "data_o", 31 0, L_0x1363190; 1 drivers
L_0x1363190 .arith/sum 32, v0x13547a0_0, L_0x1363920;
S_0x135a800 .scope module, "And" "And" 3 91, 9 1, S_0x132d000;
 .timescale 0 0;
v0x135a930_0 .alias "data1_i", 0 0, v0x135f560_0;
v0x135aa00_0 .alias "data2_i", 0 0, v0x135faa0_0;
v0x135aab0_0 .var "data_o", 0 0;
E_0x135a660 .event edge, v0x1353a20_0, v0x1352990_0;
S_0x135a330 .scope module, "MUX_PC" "MUX32" 3 98, 10 1, S_0x132d000;
 .timescale 0 0;
L_0x13636d0 .functor XNOR 1, v0x135aab0_0, C4<0>, C4<0>, C4<0>;
v0x135a420_0 .net *"_s0", 0 0, C4<0>; 1 drivers
v0x135a4a0_0 .net *"_s2", 0 0, L_0x13636d0; 1 drivers
v0x135a540_0 .alias "data1_i", 31 0, v0x135aff0_0;
v0x135a5e0_0 .net "data2_i", 31 0, v0x13538b0_0; 1 drivers
v0x135a6c0_0 .alias "data_o", 31 0, v0x135b250_0;
v0x135a740_0 .alias "select_i", 0 0, v0x135f860_0;
L_0x1363c20 .functor MUXZ 32, v0x13538b0_0, L_0x1363550, L_0x13636d0, C4<>;
S_0x1359e40 .scope module, "Instruction_Memory" "Instruction_Memory" 3 106, 11 1, S_0x132d000;
 .timescale 0 0;
L_0x1364070 .functor BUFZ 32, L_0x1363d60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1359f30_0 .net *"_s0", 31 0, L_0x1363d60; 1 drivers
v0x1359ff0_0 .net *"_s2", 31 0, L_0x1363ee0; 1 drivers
v0x135a090_0 .net *"_s4", 29 0, L_0x1363e00; 1 drivers
v0x135a130_0 .net *"_s6", 1 0, C4<00>; 1 drivers
v0x135a1b0_0 .alias "addr_i", 31 0, v0x135f7e0_0;
v0x135a230_0 .net "instr_o", 31 0, L_0x1364070; 1 drivers
v0x135a2b0 .array "memory", 255 0, 31 0;
L_0x1363d60 .array/port v0x135a2b0, L_0x1363ee0;
L_0x1363e00 .part v0x135b300_0, 2, 30;
L_0x1363ee0 .concat [ 30 2 0 0], L_0x1363e00, C4<00>;
S_0x1359690 .scope module, "Registers" "Registers" 3 112, 12 1, S_0x132d000;
 .timescale 0 0;
L_0x1364210 .functor BUFZ 32, L_0x1364170, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13643b0 .functor BUFZ 32, L_0x1364310, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1359780_0 .alias "RDaddr_i", 4 0, v0x135f1d0_0;
v0x1359820_0 .alias "RDdata_i", 31 0, v0x135f2d0_0;
v0x13598a0_0 .net "RSaddr_i", 4 0, L_0x13644b0; 1 drivers
v0x1359940_0 .net "RSdata_o", 31 0, L_0x1364210; 1 drivers
v0x13599c0_0 .net "RTaddr_i", 4 0, L_0x13645a0; 1 drivers
v0x1359a40_0 .net "RTdata_o", 31 0, L_0x13643b0; 1 drivers
v0x1359ac0_0 .alias "RegWrite_i", 0 0, v0x135f250_0;
v0x1359b90_0 .net *"_s0", 31 0, L_0x1364170; 1 drivers
v0x1359c60_0 .net *"_s4", 31 0, L_0x1364310; 1 drivers
v0x1359ce0_0 .alias "clk_i", 0 0, v0x135f5e0_0;
v0x1359dc0 .array "register", 31 0, 31 0;
L_0x1364170 .array/port v0x1359dc0, L_0x13644b0;
L_0x1364310 .array/port v0x1359dc0, L_0x13645a0;
S_0x1358eb0 .scope module, "Sign_Extend" "Sign_Extend" 3 124, 13 1, S_0x132d000;
 .timescale 0 0;
L_0x1364780 .functor BUFZ 12, v0x1359590_0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
L_0x1363af0 .functor XNOR 1, L_0x13648d0, C4<0>, C4<0>, C4<0>;
v0x1358fd0_0 .net *"_s10", 0 0, L_0x1363af0; 1 drivers
v0x1359050_0 .net *"_s12", 19 0, C4<00000000000000000000>; 1 drivers
v0x13590d0_0 .net *"_s14", 19 0, C4<00000000000000000001>; 1 drivers
v0x1359170_0 .net *"_s16", 19 0, L_0x1364a00; 1 drivers
v0x1359220_0 .net *"_s3", 11 0, L_0x1364780; 1 drivers
v0x13592c0_0 .net *"_s7", 0 0, L_0x13648d0; 1 drivers
v0x13593a0_0 .net *"_s8", 0 0, C4<0>; 1 drivers
v0x1359440_0 .alias "data_i", 31 0, v0x135f760_0;
RS_0x7f2bd4ef5fd8 .resolv tri, L_0x1364690, L_0x1364830, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
v0x1359510_0 .net8 "data_o", 31 0, RS_0x7f2bd4ef5fd8; 2 drivers
v0x1359590_0 .var "imm_reg", 11 0;
E_0x1358fa0 .event edge, v0x13555b0_0;
L_0x1364690 .part/pv L_0x1364780, 0, 12, 32;
L_0x1364830 .part/pv L_0x1364a00, 12, 20, 32;
L_0x13648d0 .part v0x1359590_0, 11, 1;
L_0x1364a00 .functor MUXZ 20, C4<00000000000000000001>, C4<00000000000000000000>, L_0x1363af0, C4<>;
S_0x1358910 .scope module, "MUX_ALU_data1" "MUX3" 3 130, 14 1, S_0x132d000;
 .timescale 0 0;
v0x1358a30_0 .net "data1_i", 31 0, v0x1354f40_0; 1 drivers
v0x1358ae0_0 .alias "data2_i", 31 0, v0x135f2d0_0;
v0x1358bb0_0 .alias "data3_i", 31 0, v0x135eca0_0;
v0x1358cc0_0 .net "data_o", 31 0, v0x1358d70_0; 1 drivers
v0x1358d70_0 .var "data_reg", 31 0;
v0x1358df0_0 .net "select_i", 1 0, v0x1351720_0; 1 drivers
E_0x1358210 .event edge, v0x1351680_0, v0x1351ae0_0, v0x1356410_0, v0x1354cf0_0;
S_0x1358420 .scope module, "MUX_ALU_data2" "MUX3" 3 139, 14 1, S_0x132d000;
 .timescale 0 0;
v0x1358570_0 .net "data1_i", 31 0, v0x13552e0_0; 1 drivers
v0x1358620_0 .alias "data2_i", 31 0, v0x135f2d0_0;
v0x13586a0_0 .alias "data3_i", 31 0, v0x135eca0_0;
v0x1358720_0 .alias "data_o", 31 0, v0x135f3e0_0;
v0x13587d0_0 .var "data_reg", 31 0;
v0x1358850_0 .net "select_i", 1 0, v0x13518b0_0; 1 drivers
E_0x1358510 .event edge, v0x1351810_0, v0x1351ae0_0, v0x1356410_0, v0x1355260_0;
S_0x1357f40 .scope module, "MUX_ALUSrc" "MUX32" 3 148, 10 1, S_0x132d000;
 .timescale 0 0;
L_0x1364f90 .functor XNOR 1, v0x1353f30_0, C4<0>, C4<0>, C4<0>;
v0x1358030_0 .net *"_s0", 0 0, C4<0>; 1 drivers
v0x13580f0_0 .net *"_s2", 0 0, L_0x1364f90; 1 drivers
v0x1358190_0 .alias "data1_i", 31 0, v0x135f3e0_0;
v0x1358240_0 .alias "data2_i", 31 0, v0x135f660_0;
v0x1358320_0 .net "data_o", 31 0, L_0x1365040; 1 drivers
v0x13583a0_0 .net "select_i", 0 0, v0x1353f30_0; 1 drivers
L_0x1365040 .functor MUXZ 32, v0x1355510_0, v0x13587d0_0, L_0x1364f90, C4<>;
S_0x13578b0 .scope module, "ALU" "ALU" 3 156, 15 1, S_0x132d000;
 .timescale 0 0;
L_0x1365210 .functor BUFZ 32, v0x1357ec0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x13579a0_0 .alias "ALUCtrl_i", 3 0, v0x135b6b0_0;
v0x1357a20_0 .net "Zero_o", 0 0, L_0x13652b0; 1 drivers
v0x1357aa0_0 .net *"_s2", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0x1357b20_0 .net *"_s4", 0 0, L_0x1364bc0; 1 drivers
v0x1357bc0_0 .net *"_s6", 0 0, C4<1>; 1 drivers
v0x1357c60_0 .net *"_s8", 0 0, C4<0>; 1 drivers
v0x1357d00_0 .alias "data1_i", 31 0, v0x1358cc0_0;
v0x1357da0_0 .alias "data2_i", 31 0, v0x1358320_0;
v0x1357e40_0 .net "data_o", 31 0, L_0x1365210; 1 drivers
v0x1357ec0_0 .var "data_reg", 31 0;
E_0x1357410 .event edge, v0x13579a0_0, v0x1357da0_0, v0x1357d00_0;
L_0x1364bc0 .cmp/eq 32, v0x1357ec0_0, C4<00000000000000000000000000000000>;
L_0x13652b0 .functor MUXZ 1, C4<0>, C4<1>, L_0x1364bc0, C4<>;
S_0x1356510 .scope module, "Data_Memory" "Data_Memory" 3 165, 16 1, S_0x132d000;
 .timescale 0 0;
L_0x13656e0 .functor XNOR 1, v0x1352bd0_0, C4<1>, C4<0>, C4<0>;
v0x1356600_0 .net "MemRead_i", 0 0, v0x1352bd0_0; 1 drivers
v0x13566b0_0 .net "MemWrite_i", 0 0, v0x1352db0_0; 1 drivers
v0x1356760_0 .net *"_s0", 0 0, C4<1>; 1 drivers
v0x13567e0_0 .net *"_s10", 28 0, C4<00000000000000000000000000000>; 1 drivers
v0x1356890_0 .net *"_s11", 31 0, L_0x1365490; 1 drivers
v0x1356910_0 .net *"_s12", 31 0, L_0x1365a90; 1 drivers
v0x13569d0_0 .net *"_s14", 7 0, L_0x1365bd0; 1 drivers
v0x1356a50_0 .net *"_s16", 2 0, C4<010>; 1 drivers
v0x1356b40_0 .net *"_s2", 0 0, L_0x13656e0; 1 drivers
v0x1356be0_0 .net *"_s20", 28 0, C4<00000000000000000000000000000>; 1 drivers
v0x1356c80_0 .net *"_s21", 31 0, L_0x13658c0; 1 drivers
v0x1356d20_0 .net *"_s22", 31 0, L_0x1365e00; 1 drivers
v0x1356dc0_0 .net *"_s24", 7 0, L_0x1365ea0; 1 drivers
v0x1356e60_0 .net *"_s26", 1 0, C4<01>; 1 drivers
v0x1356f80_0 .net *"_s30", 29 0, C4<000000000000000000000000000000>; 1 drivers
v0x1357020_0 .net *"_s31", 31 0, L_0x1365c70; 1 drivers
v0x1356ee0_0 .net *"_s32", 31 0, L_0x1366120; 1 drivers
v0x1357170_0 .net *"_s34", 7 0, L_0x1366320; 1 drivers
v0x1357290_0 .net *"_s36", 31 0, L_0x13663c0; 1 drivers
v0x1357310_0 .net *"_s38", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0x13571f0_0 .net *"_s4", 7 0, L_0x13657e0; 1 drivers
v0x1357440_0 .net *"_s6", 2 0, C4<011>; 1 drivers
v0x1357390_0 .alias "addr_i", 31 0, v0x135eca0_0;
v0x1357580_0 .alias "clk_i", 0 0, v0x135f5e0_0;
v0x13576d0_0 .net "data_i", 31 0, v0x1353280_0; 1 drivers
v0x1357750_0 .net "data_o", 31 0, L_0x1365f80; 1 drivers
v0x1357600 .array "memory", 31 0, 7 0;
L_0x13657e0 .array/port v0x1357600, L_0x1365a90;
L_0x1365490 .concat [ 3 29 0 0], C4<011>, C4<00000000000000000000000000000>;
L_0x1365a90 .arith/sum 32, v0x1352860_0, L_0x1365490;
L_0x1365bd0 .array/port v0x1357600, L_0x1365e00;
L_0x13658c0 .concat [ 3 29 0 0], C4<010>, C4<00000000000000000000000000000>;
L_0x1365e00 .arith/sum 32, v0x1352860_0, L_0x13658c0;
L_0x1365ea0 .array/port v0x1357600, L_0x1366120;
L_0x1365c70 .concat [ 2 30 0 0], C4<01>, C4<000000000000000000000000000000>;
L_0x1366120 .arith/sum 32, v0x1352860_0, L_0x1365c70;
L_0x1366320 .array/port v0x1357600, v0x1352860_0;
L_0x13663c0 .concat [ 8 8 8 8], L_0x1366320, L_0x1365ea0, L_0x1365bd0, L_0x13657e0;
L_0x1365f80 .functor MUXZ 32, C4<00000000000000000000000000000000>, L_0x13663c0, L_0x13656e0, C4<>;
S_0x1356060 .scope module, "MUX_MemtoReg" "MUX32" 3 175, 10 1, S_0x132d000;
 .timescale 0 0;
L_0x13582c0 .functor XNOR 1, v0x1351e30_0, C4<0>, C4<0>, C4<0>;
v0x1356150_0 .net *"_s0", 0 0, C4<0>; 1 drivers
v0x1356210_0 .net *"_s2", 0 0, L_0x13582c0; 1 drivers
v0x13562b0_0 .net "data1_i", 31 0, v0x1351c40_0; 1 drivers
v0x1356330_0 .net "data2_i", 31 0, v0x1352550_0; 1 drivers
v0x1356410_0 .alias "data_o", 31 0, v0x135f2d0_0;
v0x1356490_0 .net "select_i", 0 0, v0x1351e30_0; 1 drivers
L_0x1366840 .functor MUXZ 32, v0x1352550_0, v0x1351c40_0, L_0x13582c0, C4<>;
S_0x13557d0 .scope module, "IF_ID" "IF_ID" 3 183, 17 1, S_0x132d000;
 .timescale 0 0;
v0x1355bc0_0 .net "IF_ID_write_i", 0 0, v0x1350ee0_0; 1 drivers
v0x1355c40_0 .alias "PC_i", 31 0, v0x135f7e0_0;
v0x1355cc0_0 .net "PC_o", 31 0, v0x1355d40_0; 1 drivers
v0x1355d40_0 .var "PC_reg", 31 0;
v0x1355df0_0 .alias "clk_i", 0 0, v0x135f5e0_0;
v0x1355e70_0 .alias "inst_i", 31 0, v0x135a230_0;
v0x1355ef0_0 .alias "inst_o", 31 0, v0x135f760_0;
v0x1355f70_0 .var "inst_reg", 31 0;
S_0x1353ba0 .scope module, "ID_EX" "ID_EX" 3 193, 18 1, S_0x132d000;
 .timescale 0 0;
v0x1353c90_0 .alias "ALUOp_i", 1 0, v0x135bb00_0;
v0x1353d10_0 .alias "ALUOp_o", 1 0, v0x135b800_0;
v0x1353d90_0 .var "ALUOp_reg", 1 0;
v0x1353e10_0 .alias "ALUSrc_i", 0 0, v0x135bc30_0;
v0x1353e90_0 .alias "ALUSrc_o", 0 0, v0x13583a0_0;
v0x1353f30_0 .var "ALUSrc_reg", 0 0;
v0x1353fd0_0 .alias "Branch_i", 0 0, v0x135bd90_0;
v0x1354070_0 .net "Branch_o", 0 0, v0x1354140_0; 1 drivers
v0x1354140_0 .var "Branch_reg", 0 0;
v0x13541c0_0 .alias "MemRead_i", 0 0, v0x135bed0_0;
v0x1354260_0 .alias "MemRead_o", 0 0, v0x135f0d0_0;
v0x13542e0_0 .var "MemRead_reg", 0 0;
v0x1354380_0 .alias "MemWrite_i", 0 0, v0x135c050_0;
v0x1354420_0 .net "MemWrite_o", 0 0, v0x1354520_0; 1 drivers
v0x1354520_0 .var "MemWrite_reg", 0 0;
v0x13545a0_0 .alias "MemtoReg_i", 0 0, v0x135c1e0_0;
v0x13544a0_0 .net "MemtoReg_o", 0 0, v0x1354700_0; 1 drivers
v0x1354700_0 .var "MemtoReg_reg", 0 0;
v0x1354620_0 .alias "PC_i", 31 0, v0x1355cc0_0;
v0x1354840_0 .alias "PC_o", 31 0, v0x135ac20_0;
v0x13547a0_0 .var "PC_reg", 31 0;
v0x1354990_0 .net "RDaddr_i", 4 0, L_0x1367760; 1 drivers
v0x13548e0_0 .alias "RDaddr_o", 4 0, v0x135f150_0;
v0x1354b20_0 .var "RDaddr_reg", 4 0;
v0x1354a30_0 .net "RSaddr_i", 4 0, L_0x1367510; 1 drivers
v0x1354c70_0 .net "RSaddr_o", 4 0, v0x1354ba0_0; 1 drivers
v0x1354ba0_0 .var "RSaddr_reg", 4 0;
v0x1354dd0_0 .alias "RSdata_i", 31 0, v0x1359940_0;
v0x1354cf0_0 .alias "RSdata_o", 31 0, v0x1358a30_0;
v0x1354f40_0 .var "RSdata_reg", 31 0;
v0x1354e50_0 .net "RTaddr_i", 4 0, L_0x13676c0; 1 drivers
v0x13550c0_0 .net "RTaddr_o", 4 0, v0x1354fc0_0; 1 drivers
v0x1354fc0_0 .var "RTaddr_reg", 4 0;
v0x1355040_0 .alias "RTdata_i", 31 0, v0x1359a40_0;
v0x1355260_0 .alias "RTdata_o", 31 0, v0x1358570_0;
v0x13552e0_0 .var "RTdata_reg", 31 0;
v0x1355160_0 .alias "RegWrite_i", 0 0, v0x135c310_0;
v0x1355490_0 .net "RegWrite_o", 0 0, v0x1355360_0; 1 drivers
v0x1355360_0 .var "RegWrite_reg", 0 0;
v0x13553e0_0 .alias "clk_i", 0 0, v0x135f5e0_0;
v0x13556b0_0 .alias "imm_i", 31 0, v0x1359510_0;
v0x1355730_0 .alias "imm_o", 31 0, v0x135f660_0;
v0x1355510_0 .var "imm_reg", 31 0;
v0x13555b0_0 .alias "inst_i", 31 0, v0x135f760_0;
v0x1355920_0 .alias "inst_o", 31 0, v0x135b8b0_0;
v0x13559c0_0 .var "inst_reg", 31 0;
S_0x1352680 .scope module, "EX_MEM" "EX_MEM" 3 228, 19 1, S_0x132d000;
 .timescale 0 0;
v0x1352430_0 .alias "ALUResult_i", 31 0, v0x1357e40_0;
v0x13527b0_0 .alias "ALUResult_o", 31 0, v0x135eca0_0;
v0x1352860_0 .var "ALUResult_reg", 31 0;
v0x13528e0_0 .alias "Branch_i", 0 0, v0x1354070_0;
v0x1352990_0 .alias "Branch_o", 0 0, v0x135f560_0;
v0x1352a30_0 .var "Branch_reg", 0 0;
v0x1352ad0_0 .alias "MemRead_i", 0 0, v0x135f0d0_0;
v0x1352b50_0 .alias "MemRead_o", 0 0, v0x1356600_0;
v0x1352bd0_0 .var "MemRead_reg", 0 0;
v0x1352c70_0 .alias "MemWrite_i", 0 0, v0x1354420_0;
v0x1352d10_0 .alias "MemWrite_o", 0 0, v0x13566b0_0;
v0x1352db0_0 .var "MemWrite_reg", 0 0;
v0x1352e50_0 .alias "MemtoReg_i", 0 0, v0x13544a0_0;
v0x1352ef0_0 .net "MemtoReg_o", 0 0, v0x1353020_0; 1 drivers
v0x1353020_0 .var "MemtoReg_reg", 0 0;
v0x13530a0_0 .alias "RDaddr_i", 4 0, v0x135f150_0;
v0x1352f70_0 .alias "RDaddr_o", 4 0, v0x135ed40_0;
v0x13531e0_0 .var "RDaddr_reg", 4 0;
v0x1353120_0 .alias "RTdata_i", 31 0, v0x135f3e0_0;
v0x1353320_0 .alias "RTdata_o", 31 0, v0x13576d0_0;
v0x1353280_0 .var "RTdata_reg", 31 0;
v0x1353470_0 .alias "RegWrite_i", 0 0, v0x1355490_0;
v0x13533c0_0 .alias "RegWrite_o", 0 0, v0x135f050_0;
v0x1353600_0 .var "RegWrite_reg", 0 0;
v0x1353510_0 .alias "clk_i", 0 0, v0x135f5e0_0;
v0x1353750_0 .alias "sum_i", 31 0, v0x135ad50_0;
v0x1353680_0 .alias "sum_o", 31 0, v0x135a5e0_0;
v0x13538b0_0 .var "sum_reg", 31 0;
v0x13537d0_0 .alias "zero_i", 0 0, v0x1357a20_0;
v0x1353a20_0 .alias "zero_o", 0 0, v0x135faa0_0;
v0x1353930_0 .var "zero_reg", 0 0;
S_0x13519b0 .scope module, "MEM_WB" "MEM_WB" 3 253, 20 1, S_0x132d000;
 .timescale 0 0;
v0x1351ae0_0 .alias "ALUResult_i", 31 0, v0x135eca0_0;
v0x1351ba0_0 .alias "ALUResult_o", 31 0, v0x13562b0_0;
v0x1351c40_0 .var "ALUResult_reg", 31 0;
v0x1351ce0_0 .alias "MemtoReg_i", 0 0, v0x1352ef0_0;
v0x1351d90_0 .alias "MemtoReg_o", 0 0, v0x1356490_0;
v0x1351e30_0 .var "MemtoReg_reg", 0 0;
v0x1351ed0_0 .alias "RDaddr_i", 4 0, v0x135ed40_0;
v0x1351f50_0 .alias "RDaddr_o", 4 0, v0x135f1d0_0;
v0x1352000_0 .var "RDaddr_reg", 4 0;
v0x1352080_0 .alias "RegWrite_i", 0 0, v0x135f050_0;
v0x1352190_0 .alias "RegWrite_o", 0 0, v0x135f250_0;
v0x1352240_0 .var "RegWrite_reg", 0 0;
v0x1352330_0 .alias "clk_i", 0 0, v0x135f5e0_0;
v0x13523b0_0 .alias "mem_i", 31 0, v0x1357750_0;
v0x13524b0_0 .alias "mem_o", 31 0, v0x1356330_0;
v0x1352550_0 .var "mem_reg", 31 0;
E_0x13514d0 .event posedge, v0x1352330_0;
S_0x1351100 .scope module, "Forward" "Forward" 3 268, 21 1, S_0x132d000;
 .timescale 0 0;
v0x1351250_0 .alias "EX_MEM_RDaddr_i", 4 0, v0x135ed40_0;
v0x1351310_0 .alias "EX_MEM_RegWrite_i", 0 0, v0x135f050_0;
v0x13513b0_0 .alias "ID_EX_RSaddr_i", 4 0, v0x1354c70_0;
v0x1351450_0 .alias "ID_EX_RTaddr_i", 4 0, v0x13550c0_0;
v0x1351500_0 .alias "MEM_WB_RDaddr_i", 4 0, v0x135f1d0_0;
v0x13515a0_0 .alias "MEM_WB_RegWrite_i", 0 0, v0x135f250_0;
v0x1351680_0 .alias "select1_o", 1 0, v0x1358df0_0;
v0x1351720_0 .var "select1_reg", 1 0;
v0x1351810_0 .alias "select2_o", 1 0, v0x1358850_0;
v0x13518b0_0 .var "select2_reg", 1 0;
E_0x1350eb0/0 .event edge, v0x13515a0_0, v0x1351310_0, v0x1351500_0, v0x1351250_0;
E_0x1350eb0/1 .event edge, v0x1351450_0, v0x13513b0_0;
E_0x1350eb0 .event/or E_0x1350eb0/0, E_0x1350eb0/1;
S_0x1313b80 .scope module, "Hazard" "Hazard" 3 280, 22 1, S_0x132d000;
 .timescale 0 0;
v0x1275180_0 .alias "ID_EX_MemRead_i", 0 0, v0x135f0d0_0;
v0x1350cf0_0 .alias "ID_EX_RDaddr_i", 4 0, v0x135f150_0;
v0x1350d90_0 .net "IF_ID_RSaddr_i", 4 0, L_0x13681a0; 1 drivers
v0x1350e30_0 .net "IF_ID_RTaddr_i", 4 0, L_0x1368240; 1 drivers
v0x1350ee0_0 .var "IF_ID_write_o", 0 0;
v0x1350f80_0 .var "PC_write_o", 0 0;
v0x1351060_0 .var "select_o", 0 0;
E_0x131a8a0 .event edge, v0x1350cf0_0, v0x1350e30_0, v0x1350d90_0, v0x1275180_0;
    .scope S_0x135d190;
T_0 ;
    %wait E_0x135cf50;
    %load/v 8, v0x135d950_0, 7;
    %cmpi/u 8, 51, 7;
    %jmp/0xz  T_0.0, 4;
    %movi 8, 2, 2;
    %set/v v0x135d4e0_0, 8, 2;
    %set/v v0x135d8d0_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v0x135d950_0, 7;
    %cmpi/u 8, 19, 7;
    %jmp/0xz  T_0.2, 4;
    %set/v v0x135d4e0_0, 1, 2;
    %set/v v0x135d8d0_0, 0, 1;
    %jmp T_0.3;
T_0.2 ;
    %load/v 8, v0x135d950_0, 7;
    %cmpi/u 8, 3, 7;
    %jmp/0xz  T_0.4, 4;
    %set/v v0x135d4e0_0, 0, 2;
    %set/v v0x135d8d0_0, 1, 1;
    %jmp T_0.5;
T_0.4 ;
    %load/v 8, v0x135d950_0, 7;
    %cmpi/u 8, 35, 7;
    %jmp/0xz  T_0.6, 4;
    %set/v v0x135d4e0_0, 0, 2;
    %jmp T_0.7;
T_0.6 ;
    %load/v 8, v0x135d950_0, 7;
    %cmpi/u 8, 99, 7;
    %jmp/0xz  T_0.8, 4;
    %movi 8, 1, 2;
    %set/v v0x135d4e0_0, 8, 2;
T_0.8 ;
T_0.7 ;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x135b5a0;
T_1 ;
    %wait E_0x135b400;
    %load/v 8, v0x135b800_0, 2;
    %cmpi/u 8, 2, 2;
    %jmp/0xz  T_1.0, 4;
    %ix/load 1, 12, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.2, 4;
    %load/x1p 8, v0x135b8b0_0, 3;
    %jmp T_1.3;
T_1.2 ;
    %mov 8, 2, 3;
T_1.3 ;
; Save base=8 wid=3 in lookaside.
    %cmpi/u 8, 0, 3;
    %jmp/0xz  T_1.4, 4;
    %ix/load 1, 25, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.6, 4;
    %load/x1p 8, v0x135b8b0_0, 7;
    %jmp T_1.7;
T_1.6 ;
    %mov 8, 2, 7;
T_1.7 ;
; Save base=8 wid=7 in lookaside.
    %cmpi/u 8, 0, 7;
    %jmp/0xz  T_1.8, 4;
    %movi 8, 2, 4;
    %set/v v0x135b780_0, 8, 4;
    %jmp T_1.9;
T_1.8 ;
    %ix/load 1, 25, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.10, 4;
    %load/x1p 8, v0x135b8b0_0, 7;
    %jmp T_1.11;
T_1.10 ;
    %mov 8, 2, 7;
T_1.11 ;
; Save base=8 wid=7 in lookaside.
    %cmpi/u 8, 32, 7;
    %jmp/0xz  T_1.12, 4;
    %movi 8, 6, 4;
    %set/v v0x135b780_0, 8, 4;
    %jmp T_1.13;
T_1.12 ;
    %ix/load 1, 25, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.14, 4;
    %load/x1p 8, v0x135b8b0_0, 7;
    %jmp T_1.15;
T_1.14 ;
    %mov 8, 2, 7;
T_1.15 ;
; Save base=8 wid=7 in lookaside.
    %cmpi/u 8, 1, 7;
    %jmp/0xz  T_1.16, 4;
    %movi 8, 7, 4;
    %set/v v0x135b780_0, 8, 4;
T_1.16 ;
T_1.13 ;
T_1.9 ;
    %jmp T_1.5;
T_1.4 ;
    %ix/load 1, 12, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.18, 4;
    %load/x1p 8, v0x135b8b0_0, 3;
    %jmp T_1.19;
T_1.18 ;
    %mov 8, 2, 3;
T_1.19 ;
; Save base=8 wid=3 in lookaside.
    %cmpi/u 8, 7, 3;
    %jmp/0xz  T_1.20, 4;
    %set/v v0x135b780_0, 0, 4;
    %jmp T_1.21;
T_1.20 ;
    %ix/load 1, 12, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.22, 4;
    %load/x1p 8, v0x135b8b0_0, 3;
    %jmp T_1.23;
T_1.22 ;
    %mov 8, 2, 3;
T_1.23 ;
; Save base=8 wid=3 in lookaside.
    %cmpi/u 8, 6, 3;
    %jmp/0xz  T_1.24, 4;
    %movi 8, 1, 4;
    %set/v v0x135b780_0, 8, 4;
T_1.24 ;
T_1.21 ;
T_1.5 ;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v0x135b800_0, 2;
    %cmpi/u 8, 3, 2;
    %mov 8, 4, 1;
    %load/v 9, v0x135b800_0, 2;
    %cmpi/u 9, 0, 2;
    %or 8, 4, 1;
    %jmp/0xz  T_1.26, 8;
    %movi 8, 2, 4;
    %set/v v0x135b780_0, 8, 4;
    %jmp T_1.27;
T_1.26 ;
    %load/v 8, v0x135b800_0, 2;
    %cmpi/u 8, 1, 2;
    %jmp/0xz  T_1.28, 4;
    %movi 8, 6, 4;
    %set/v v0x135b780_0, 8, 4;
T_1.28 ;
T_1.27 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x135b070;
T_2 ;
    %wait E_0x135b160;
    %load/v 8, v0x135b460_0, 1;
    %inv 8, 1;
    %jmp/0xz  T_2.0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v0x135b300_0, 0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v0x135b4e0_0, 1;
    %jmp/0xz  T_2.2, 8;
    %load/v 8, v0x135b380_0, 1;
    %jmp/0xz  T_2.4, 8;
    %load/v 8, v0x135b250_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x135b300_0, 0, 8;
    %jmp T_2.5;
T_2.4 ;
    %load/v 8, v0x135b250_0, 32;
    %mov 40, 0, 1;
    %subi 8, 4, 33;
    %ix/load 0, 32, 0;
    %assign/v0 v0x135b300_0, 0, 8;
T_2.5 ;
    %jmp T_2.3;
T_2.2 ;
    %load/v 8, v0x135b300_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x135b300_0, 0, 8;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x135a800;
T_3 ;
    %set/v v0x135aab0_0, 0, 1;
    %end;
    .thread T_3;
    .scope S_0x135a800;
T_4 ;
    %wait E_0x135a660;
    %load/v 8, v0x135a930_0, 1;
    %load/v 9, v0x135aa00_0, 1;
    %and 8, 9, 1;
    %set/v v0x135aab0_0, 8, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1359690;
T_5 ;
    %wait E_0x13514d0;
    %load/v 8, v0x1359ac0_0, 1;
    %jmp/0xz  T_5.0, 8;
    %load/v 8, v0x1359820_0, 32;
    %ix/getv 3, v0x1359780_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1359dc0, 0, 8;
t_0 ;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1358eb0;
T_6 ;
    %wait E_0x1358fa0;
    %load/v 8, v0x1359440_0, 7; Only need 7 of 32 bits
; Save base=8 wid=7 in lookaside.
    %cmpi/u 8, 19, 7;
    %mov 8, 4, 1;
    %load/v 9, v0x1359440_0, 7; Select 7 out of 32 bits
    %mov 16, 0, 1;
    %cmpi/u 9, 11, 8;
    %or 8, 4, 1;
    %jmp/0xz  T_6.0, 8;
    %ix/load 1, 20, 0;
    %mov 4, 0, 1;
    %jmp/1 T_6.2, 4;
    %load/x1p 8, v0x1359440_0, 12;
    %jmp T_6.3;
T_6.2 ;
    %mov 8, 2, 12;
T_6.3 ;
; Save base=8 wid=12 in lookaside.
    %set/v v0x1359590_0, 8, 12;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v0x1359440_0, 7; Only need 7 of 32 bits
; Save base=8 wid=7 in lookaside.
    %cmpi/u 8, 35, 7;
    %jmp/0xz  T_6.4, 4;
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_6.6, 4;
    %load/x1p 8, v0x1359440_0, 5;
    %jmp T_6.7;
T_6.6 ;
    %mov 8, 2, 5;
T_6.7 ;
; Save base=8 wid=5 in lookaside.
    %ix/load 0, 0, 0;
    %set/x0 v0x1359590_0, 8, 5;
    %ix/load 1, 25, 0;
    %mov 4, 0, 1;
    %jmp/1 T_6.8, 4;
    %load/x1p 8, v0x1359440_0, 7;
    %jmp T_6.9;
T_6.8 ;
    %mov 8, 2, 7;
T_6.9 ;
; Save base=8 wid=7 in lookaside.
    %ix/load 0, 5, 0;
    %set/x0 v0x1359590_0, 8, 7;
    %jmp T_6.5;
T_6.4 ;
    %load/v 8, v0x1359440_0, 7; Only need 7 of 32 bits
; Save base=8 wid=7 in lookaside.
    %cmpi/u 8, 99, 7;
    %jmp/0xz  T_6.10, 4;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_6.12, 4;
    %load/x1p 8, v0x1359440_0, 4;
    %jmp T_6.13;
T_6.12 ;
    %mov 8, 2, 4;
T_6.13 ;
; Save base=8 wid=4 in lookaside.
    %ix/load 0, 0, 0;
    %set/x0 v0x1359590_0, 8, 4;
    %ix/load 1, 25, 0;
    %mov 4, 0, 1;
    %jmp/1 T_6.14, 4;
    %load/x1p 8, v0x1359440_0, 6;
    %jmp T_6.15;
T_6.14 ;
    %mov 8, 2, 6;
T_6.15 ;
; Save base=8 wid=6 in lookaside.
    %ix/load 0, 4, 0;
    %set/x0 v0x1359590_0, 8, 6;
    %ix/load 1, 7, 0;
    %mov 4, 0, 1;
    %jmp/1 T_6.16, 4;
    %load/x1p 8, v0x1359440_0, 1;
    %jmp T_6.17;
T_6.16 ;
    %mov 8, 2, 1;
T_6.17 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 10, 0;
    %set/x0 v0x1359590_0, 8, 1;
    %ix/load 1, 31, 0;
    %mov 4, 0, 1;
    %jmp/1 T_6.18, 4;
    %load/x1p 8, v0x1359440_0, 1;
    %jmp T_6.19;
T_6.18 ;
    %mov 8, 2, 1;
T_6.19 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 0, 11, 0;
    %set/x0 v0x1359590_0, 8, 1;
T_6.10 ;
T_6.5 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x1358910;
T_7 ;
    %wait E_0x1358210;
    %load/v 8, v0x1358df0_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_7.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_7.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_7.2, 6;
    %jmp T_7.3;
T_7.0 ;
    %load/v 8, v0x1358a30_0, 32;
    %set/v v0x1358d70_0, 8, 32;
    %jmp T_7.3;
T_7.1 ;
    %load/v 8, v0x1358ae0_0, 32;
    %set/v v0x1358d70_0, 8, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/v 8, v0x1358bb0_0, 32;
    %set/v v0x1358d70_0, 8, 32;
    %jmp T_7.3;
T_7.3 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x1358420;
T_8 ;
    %wait E_0x1358510;
    %load/v 8, v0x1358850_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_8.0, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_8.1, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_8.2, 6;
    %jmp T_8.3;
T_8.0 ;
    %load/v 8, v0x1358570_0, 32;
    %set/v v0x13587d0_0, 8, 32;
    %jmp T_8.3;
T_8.1 ;
    %load/v 8, v0x1358620_0, 32;
    %set/v v0x13587d0_0, 8, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/v 8, v0x13586a0_0, 32;
    %set/v v0x13587d0_0, 8, 32;
    %jmp T_8.3;
T_8.3 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x13578b0;
T_9 ;
    %wait E_0x1357410;
    %load/v 8, v0x13579a0_0, 4;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_9.0, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_9.1, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_9.2, 6;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_9.3, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_9.4, 6;
    %jmp T_9.5;
T_9.0 ;
    %load/v 8, v0x1357d00_0, 32;
    %load/v 40, v0x1357da0_0, 32;
    %add 8, 40, 32;
    %set/v v0x1357ec0_0, 8, 32;
    %jmp T_9.5;
T_9.1 ;
    %load/v 8, v0x1357d00_0, 32;
    %load/v 40, v0x1357da0_0, 32;
    %sub 8, 40, 32;
    %set/v v0x1357ec0_0, 8, 32;
    %jmp T_9.5;
T_9.2 ;
    %load/v 8, v0x1357d00_0, 32;
    %load/v 40, v0x1357da0_0, 32;
    %mul 8, 40, 32;
    %set/v v0x1357ec0_0, 8, 32;
    %jmp T_9.5;
T_9.3 ;
    %load/v 8, v0x1357d00_0, 32;
    %load/v 40, v0x1357da0_0, 32;
    %and 8, 40, 32;
    %set/v v0x1357ec0_0, 8, 32;
    %jmp T_9.5;
T_9.4 ;
    %load/v 8, v0x1357d00_0, 32;
    %load/v 40, v0x1357da0_0, 32;
    %or 8, 40, 32;
    %set/v v0x1357ec0_0, 8, 32;
    %jmp T_9.5;
T_9.5 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x1356510;
T_10 ;
    %wait E_0x13514d0;
    %load/v 8, v0x13566b0_0, 1;
    %jmp/0xz  T_10.0, 8;
    %load/v 8, v0x13576d0_0, 8; Only need 8 of 32 bits
; Save base=8 wid=8 in lookaside.
    %ix/getv 3, v0x1357390_0;
    %jmp/1 t_1, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1357600, 0, 8;
t_1 ;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_10.2, 4;
    %load/x1p 8, v0x13576d0_0, 8;
    %jmp T_10.3;
T_10.2 ;
    %mov 8, 2, 8;
T_10.3 ;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 1, 0;
    %load/vp0 16, v0x1357390_0, 32;
    %ix/get 3, 16, 32;
    %jmp/1 t_2, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1357600, 0, 8;
t_2 ;
    %ix/load 1, 16, 0;
    %mov 4, 0, 1;
    %jmp/1 T_10.4, 4;
    %load/x1p 8, v0x13576d0_0, 8;
    %jmp T_10.5;
T_10.4 ;
    %mov 8, 2, 8;
T_10.5 ;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 2, 0;
    %load/vp0 16, v0x1357390_0, 32;
    %ix/get 3, 16, 32;
    %jmp/1 t_3, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1357600, 0, 8;
t_3 ;
    %ix/load 1, 24, 0;
    %mov 4, 0, 1;
    %jmp/1 T_10.6, 4;
    %load/x1p 8, v0x13576d0_0, 8;
    %jmp T_10.7;
T_10.6 ;
    %mov 8, 2, 8;
T_10.7 ;
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 3, 0;
    %load/vp0 16, v0x1357390_0, 32;
    %ix/get 3, 16, 32;
    %jmp/1 t_4, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0x1357600, 0, 8;
t_4 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x13557d0;
T_11 ;
    %wait E_0x13514d0;
    %load/v 8, v0x1355bc0_0, 1;
    %jmp/0xz  T_11.0, 8;
    %load/v 8, v0x1355c40_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1355d40_0, 0, 8;
    %load/v 8, v0x1355e70_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1355f70_0, 0, 8;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x1353ba0;
T_12 ;
    %wait E_0x13514d0;
    %load/v 8, v0x1354620_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x13547a0_0, 0, 8;
    %load/v 8, v0x13555b0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x13559c0_0, 0, 8;
    %load/v 8, v0x1354dd0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1354f40_0, 0, 8;
    %load/v 8, v0x1355040_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x13552e0_0, 0, 8;
    %load/v 8, v0x13556b0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1355510_0, 0, 8;
    %load/v 8, v0x1354a30_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1354ba0_0, 0, 8;
    %load/v 8, v0x1354e50_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1354fc0_0, 0, 8;
    %load/v 8, v0x1354990_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1354b20_0, 0, 8;
    %load/v 8, v0x1353c90_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v0x1353d90_0, 0, 8;
    %load/v 8, v0x1353e10_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1353f30_0, 0, 8;
    %load/v 8, v0x1353fd0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1354140_0, 0, 8;
    %load/v 8, v0x13541c0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x13542e0_0, 0, 8;
    %load/v 8, v0x1354380_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1354520_0, 0, 8;
    %load/v 8, v0x1355160_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1355360_0, 0, 8;
    %load/v 8, v0x13545a0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1354700_0, 0, 8;
    %jmp T_12;
    .thread T_12;
    .scope S_0x1352680;
T_13 ;
    %wait E_0x13514d0;
    %load/v 8, v0x1353750_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x13538b0_0, 0, 8;
    %load/v 8, v0x1352430_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1352860_0, 0, 8;
    %load/v 8, v0x13537d0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1353930_0, 0, 8;
    %load/v 8, v0x1353120_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1353280_0, 0, 8;
    %load/v 8, v0x13530a0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x13531e0_0, 0, 8;
    %load/v 8, v0x13528e0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1352a30_0, 0, 8;
    %load/v 8, v0x1352ad0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1352bd0_0, 0, 8;
    %load/v 8, v0x1352c70_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1352db0_0, 0, 8;
    %load/v 8, v0x1353470_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1353600_0, 0, 8;
    %load/v 8, v0x1352e50_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1353020_0, 0, 8;
    %jmp T_13;
    .thread T_13;
    .scope S_0x13519b0;
T_14 ;
    %wait E_0x13514d0;
    %load/v 8, v0x13523b0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1352550_0, 0, 8;
    %load/v 8, v0x1351ae0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0x1351c40_0, 0, 8;
    %load/v 8, v0x1351ed0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0x1352000_0, 0, 8;
    %load/v 8, v0x1352080_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1352240_0, 0, 8;
    %load/v 8, v0x1351ce0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x1351e30_0, 0, 8;
    %jmp T_14;
    .thread T_14;
    .scope S_0x1351100;
T_15 ;
    %wait E_0x1350eb0;
    %load/v 8, v0x1351310_0, 1;
    %load/v 9, v0x13513b0_0, 5;
    %load/v 14, v0x1351250_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_15.0, 8;
    %movi 8, 2, 2;
    %set/v v0x1351720_0, 8, 2;
    %jmp T_15.1;
T_15.0 ;
    %load/v 8, v0x13515a0_0, 1;
    %load/v 9, v0x13513b0_0, 5;
    %load/v 14, v0x1351500_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_15.2, 8;
    %movi 8, 1, 2;
    %set/v v0x1351720_0, 8, 2;
    %jmp T_15.3;
T_15.2 ;
    %set/v v0x1351720_0, 0, 2;
T_15.3 ;
T_15.1 ;
    %load/v 8, v0x1351310_0, 1;
    %load/v 9, v0x1351450_0, 5;
    %load/v 14, v0x1351250_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_15.4, 8;
    %movi 8, 2, 2;
    %set/v v0x13518b0_0, 8, 2;
    %jmp T_15.5;
T_15.4 ;
    %load/v 8, v0x13515a0_0, 1;
    %load/v 9, v0x1351450_0, 5;
    %load/v 14, v0x1351500_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_15.6, 8;
    %movi 8, 1, 2;
    %set/v v0x13518b0_0, 8, 2;
    %jmp T_15.7;
T_15.6 ;
    %set/v v0x13518b0_0, 0, 2;
T_15.7 ;
T_15.5 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x1313b80;
T_16 ;
    %set/v v0x1351060_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x1313b80;
T_17 ;
    %set/v v0x1350f80_0, 1, 1;
    %end;
    .thread T_17;
    .scope S_0x1313b80;
T_18 ;
    %set/v v0x1350ee0_0, 1, 1;
    %end;
    .thread T_18;
    .scope S_0x1313b80;
T_19 ;
    %wait E_0x131a8a0;
    %load/v 8, v0x1275180_0, 1;
    %load/v 9, v0x1350d90_0, 5;
    %load/v 14, v0x1350cf0_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %load/v 10, v0x1350e30_0, 5;
    %load/v 15, v0x1350cf0_0, 5;
    %cmp/u 10, 15, 5;
    %or 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0  T_19.0, 8;
    %mov 9, 1, 1;
    %jmp/1  T_19.2, 8;
T_19.0 ; End of true expr.
    %jmp/0  T_19.1, 8;
 ; End of false expr.
    %blend  9, 0, 1; Condition unknown.
    %jmp  T_19.2;
T_19.1 ;
    %mov 9, 0, 1; Return false value
T_19.2 ;
    %set/v v0x1351060_0, 9, 1;
    %load/v 8, v0x1275180_0, 1;
    %load/v 9, v0x1350d90_0, 5;
    %load/v 14, v0x1350cf0_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %load/v 10, v0x1350e30_0, 5;
    %load/v 15, v0x1350cf0_0, 5;
    %cmp/u 10, 15, 5;
    %or 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0  T_19.3, 8;
    %mov 9, 0, 1;
    %jmp/1  T_19.5, 8;
T_19.3 ; End of true expr.
    %jmp/0  T_19.4, 8;
 ; End of false expr.
    %blend  9, 1, 1; Condition unknown.
    %jmp  T_19.5;
T_19.4 ;
    %mov 9, 1, 1; Return false value
T_19.5 ;
    %set/v v0x1350f80_0, 9, 1;
    %load/v 8, v0x1275180_0, 1;
    %load/v 9, v0x1350d90_0, 5;
    %load/v 14, v0x1350cf0_0, 5;
    %cmp/u 9, 14, 5;
    %mov 9, 4, 1;
    %load/v 10, v0x1350e30_0, 5;
    %load/v 15, v0x1350cf0_0, 5;
    %cmp/u 10, 15, 5;
    %or 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0  T_19.6, 8;
    %mov 9, 0, 1;
    %jmp/1  T_19.8, 8;
T_19.6 ; End of true expr.
    %jmp/0  T_19.7, 8;
 ; End of false expr.
    %blend  9, 1, 1; Condition unknown.
    %jmp  T_19.8;
T_19.7 ;
    %mov 9, 1, 1; Return false value
T_19.8 ;
    %set/v v0x1350ee0_0, 9, 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x12e8230;
T_20 ;
    %delay 25, 0;
    %load/v 8, v0x135fbd0_0, 1;
    %inv 8, 1;
    %set/v v0x135fbd0_0, 8, 1;
    %jmp T_20;
    .thread T_20;
    .scope S_0x12e8230;
T_21 ;
    %set/v v0x135fe30_0, 0, 32;
    %set/v v0x13600b0_0, 0, 32;
    %set/v v0x135feb0_0, 0, 32;
    %set/v v0x135ff30_0, 0, 32;
T_21.0 ;
    %load/v 8, v0x135ff30_0, 32;
   %cmpi/s 8, 256, 32;
    %jmp/0xz T_21.1, 5;
    %ix/getv/s 3, v0x135ff30_0;
   %jmp/1 t_5, 4;
   %ix/load 1, 0, 0;
   %set/av v0x135a2b0, 0, 32;
t_5 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x135ff30_0, 32;
    %set/v v0x135ff30_0, 8, 32;
    %jmp T_21.0;
T_21.1 ;
    %set/v v0x135ff30_0, 0, 32;
T_21.2 ;
    %load/v 8, v0x135ff30_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_21.3, 5;
    %ix/getv/s 3, v0x135ff30_0;
   %jmp/1 t_6, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1357600, 0, 8;
t_6 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x135ff30_0, 32;
    %set/v v0x135ff30_0, 8, 32;
    %jmp T_21.2;
T_21.3 ;
    %set/v v0x135ff30_0, 0, 32;
T_21.4 ;
    %load/v 8, v0x135ff30_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_21.5, 5;
    %ix/getv/s 3, v0x135ff30_0;
   %jmp/1 t_7, 4;
   %ix/load 1, 0, 0;
   %set/av v0x1359dc0, 0, 32;
t_7 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v0x135ff30_0, 32;
    %set/v v0x135ff30_0, 8, 32;
    %jmp T_21.4;
T_21.5 ;
    %vpi_call 2 40 "$readmemb", "instruction.txt", v0x135a2b0;
    %vpi_func 2 43 "$fopen", 8, 32, "output.txt";
    %movi 40, 1, 32;
    %or 8, 40, 32;
    %set/v v0x1360010_0, 8, 32;
    %movi 8, 5, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0x1357600, 8, 8;
    %set/v v0x135fbd0_0, 1, 1;
    %set/v v0x13574c0_0, 0, 1;
    %set/v v0x135fd60_0, 0, 1;
    %delay 12, 0;
    %set/v v0x13574c0_0, 1, 1;
    %set/v v0x135fd60_0, 1, 1;
    %end;
    .thread T_21;
    .scope S_0x12e8230;
T_22 ;
    %wait E_0x13514d0;
    %load/v 8, v0x135fe30_0, 32;
    %cmpi/u 8, 30, 32;
    %jmp/0xz  T_22.0, 4;
    %vpi_call 2 63 "$stop";
T_22.0 ;
    %vpi_call 2 70 "$fdisplay", v0x1360010_0, "cycle = %d, Start = %d, Stall = %d, Flush = %d\012PC = %d", v0x135fe30_0, v0x135fd60_0, v0x13600b0_0, v0x135feb0_0, v0x135b300_0;
    %vpi_call 2 71 "$fdisplay", v0x1360010_0, "data1 = %d, data2 = %d, data3 = %d, select = %d", v0x1358a30_0, v0x1358ae0_0, v0x1358bb0_0, v0x1358df0_0;
    %vpi_call 2 72 "$fdisplay", v0x1360010_0, "data1 = %d, data2 = %d, data3 = %d, select = %d", v0x1358570_0, v0x1358620_0, v0x13586a0_0, v0x1358850_0;
    %vpi_call 2 75 "$fdisplay", v0x1360010_0, "Registers";
    %vpi_call 2 76 "$fdisplay", v0x1360010_0, "R0(r0) = %d, R8 (t0) = %d, R16(s0) = %d, R24(t8) = %d", &A<v0x1359dc0, 0>, &A<v0x1359dc0, 8>, &A<v0x1359dc0, 16>, &A<v0x1359dc0, 24>;
    %vpi_call 2 77 "$fdisplay", v0x1360010_0, "R1(at) = %d, R9 (t1) = %d, R17(s1) = %d, R25(t9) = %d", &A<v0x1359dc0, 1>, &A<v0x1359dc0, 9>, &A<v0x1359dc0, 17>, &A<v0x1359dc0, 25>;
    %vpi_call 2 78 "$fdisplay", v0x1360010_0, "R2(v0) = %d, R10(t2) = %d, R18(s2) = %d, R26(k0) = %d", &A<v0x1359dc0, 2>, &A<v0x1359dc0, 10>, &A<v0x1359dc0, 18>, &A<v0x1359dc0, 26>;
    %vpi_call 2 79 "$fdisplay", v0x1360010_0, "R3(v1) = %d, R11(t3) = %d, R19(s3) = %d, R27(k1) = %d", &A<v0x1359dc0, 3>, &A<v0x1359dc0, 11>, &A<v0x1359dc0, 19>, &A<v0x1359dc0, 27>;
    %vpi_call 2 80 "$fdisplay", v0x1360010_0, "R4(a0) = %d, R12(t4) = %d, R20(s4) = %d, R28(gp) = %d", &A<v0x1359dc0, 4>, &A<v0x1359dc0, 12>, &A<v0x1359dc0, 20>, &A<v0x1359dc0, 28>;
    %vpi_call 2 81 "$fdisplay", v0x1360010_0, "R5(a1) = %d, R13(t5) = %d, R21(s5) = %d, R29(sp) = %d", &A<v0x1359dc0, 5>, &A<v0x1359dc0, 13>, &A<v0x1359dc0, 21>, &A<v0x1359dc0, 29>;
    %vpi_call 2 82 "$fdisplay", v0x1360010_0, "R6(a2) = %d, R14(t6) = %d, R22(s6) = %d, R30(s8) = %d", &A<v0x1359dc0, 6>, &A<v0x1359dc0, 14>, &A<v0x1359dc0, 22>, &A<v0x1359dc0, 30>;
    %vpi_call 2 83 "$fdisplay", v0x1360010_0, "R7(a3) = %d, R15(t7) = %d, R23(s7) = %d, R31(ra) = %d", &A<v0x1359dc0, 7>, &A<v0x1359dc0, 15>, &A<v0x1359dc0, 23>, &A<v0x1359dc0, 31>;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x1357600, 8;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 16, v0x1357600, 8;
    %ix/load 3, 2, 0;
    %mov 4, 0, 1;
    %load/av 24, v0x1357600, 8;
    %ix/load 3, 3, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x1357600, 8;
    %vpi_call 2 86 "$fdisplay", v0x1360010_0, "Data Memory: 0x00 = %d", T<8,32,u>;
    %ix/load 3, 4, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x1357600, 8;
    %ix/load 3, 5, 0;
    %mov 4, 0, 1;
    %load/av 16, v0x1357600, 8;
    %ix/load 3, 6, 0;
    %mov 4, 0, 1;
    %load/av 24, v0x1357600, 8;
    %ix/load 3, 7, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x1357600, 8;
    %vpi_call 2 87 "$fdisplay", v0x1360010_0, "Data Memory: 0x04 = %d", T<8,32,u>;
    %ix/load 3, 8, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x1357600, 8;
    %ix/load 3, 9, 0;
    %mov 4, 0, 1;
    %load/av 16, v0x1357600, 8;
    %ix/load 3, 10, 0;
    %mov 4, 0, 1;
    %load/av 24, v0x1357600, 8;
    %ix/load 3, 11, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x1357600, 8;
    %vpi_call 2 88 "$fdisplay", v0x1360010_0, "Data Memory: 0x08 = %d", T<8,32,u>;
    %ix/load 3, 12, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x1357600, 8;
    %ix/load 3, 13, 0;
    %mov 4, 0, 1;
    %load/av 16, v0x1357600, 8;
    %ix/load 3, 14, 0;
    %mov 4, 0, 1;
    %load/av 24, v0x1357600, 8;
    %ix/load 3, 15, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x1357600, 8;
    %vpi_call 2 89 "$fdisplay", v0x1360010_0, "Data Memory: 0x0c = %d", T<8,32,u>;
    %ix/load 3, 16, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x1357600, 8;
    %ix/load 3, 17, 0;
    %mov 4, 0, 1;
    %load/av 16, v0x1357600, 8;
    %ix/load 3, 18, 0;
    %mov 4, 0, 1;
    %load/av 24, v0x1357600, 8;
    %ix/load 3, 19, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x1357600, 8;
    %vpi_call 2 90 "$fdisplay", v0x1360010_0, "Data Memory: 0x10 = %d", T<8,32,u>;
    %ix/load 3, 20, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x1357600, 8;
    %ix/load 3, 21, 0;
    %mov 4, 0, 1;
    %load/av 16, v0x1357600, 8;
    %ix/load 3, 22, 0;
    %mov 4, 0, 1;
    %load/av 24, v0x1357600, 8;
    %ix/load 3, 23, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x1357600, 8;
    %vpi_call 2 91 "$fdisplay", v0x1360010_0, "Data Memory: 0x14 = %d", T<8,32,u>;
    %ix/load 3, 24, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x1357600, 8;
    %ix/load 3, 25, 0;
    %mov 4, 0, 1;
    %load/av 16, v0x1357600, 8;
    %ix/load 3, 26, 0;
    %mov 4, 0, 1;
    %load/av 24, v0x1357600, 8;
    %ix/load 3, 27, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x1357600, 8;
    %vpi_call 2 92 "$fdisplay", v0x1360010_0, "Data Memory: 0x18 = %d", T<8,32,u>;
    %ix/load 3, 28, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x1357600, 8;
    %ix/load 3, 29, 0;
    %mov 4, 0, 1;
    %load/av 16, v0x1357600, 8;
    %ix/load 3, 30, 0;
    %mov 4, 0, 1;
    %load/av 24, v0x1357600, 8;
    %ix/load 3, 31, 0;
    %mov 4, 0, 1;
    %load/av 32, v0x1357600, 8;
    %vpi_call 2 93 "$fdisplay", v0x1360010_0, "Data Memory: 0x1c = %d", T<8,32,u>;
    %vpi_call 2 95 "$fdisplay", v0x1360010_0, "\012";
    %load/v 8, v0x135fe30_0, 32;
    %mov 40, 39, 1;
    %addi 8, 1, 33;
    %set/v v0x135fe30_0, 8, 32;
    %jmp T_22;
    .thread T_22;
# The file index is used to find the file name in the following table.
:file_names 23;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "Control.v";
    "MUX_Control.v";
    "ALU_Control.v";
    "PC.v";
    "Adder.v";
    "And.v";
    "MUX32.v";
    "Instruction_Memory.v";
    "Registers.v";
    "Sign_Extend.v";
    "MUX3.v";
    "ALU.v";
    "Data_Memory.v";
    "IF_ID.v";
    "ID_EX.v";
    "EX_MEM.v";
    "MEM_WB.v";
    "Forward.v";
    "Hazard.v";
