verilog xil_defaultlib -i "../../../../../2025.1/data/rsb/busdef" --include "/home/llia622/2025.1/Vivado/data/xilinx_vip/include" --include "../../../../ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/f0b6/hdl/verilog" --include "../../../../ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/a8e4/hdl/verilog" --include "../../../../ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/ec67/hdl" --include "../../../../ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/5431/hdl/verilog" --include "../../../../ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/4e08/hdl/verilog" --include "../../../../ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog" --include "../../../../ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/d41f/hdl/verilog" --include "../../../../ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/a9be" \
"../../../bd/secure_soc/ipshared/c06d/hdl/aes_axi_periph_slave_lite_v1_0_S00_AXI.v" \

sv xil_defaultlib -i "../../../../../2025.1/data/rsb/busdef" --include "/home/llia622/2025.1/Vivado/data/xilinx_vip/include" --include "../../../../ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/f0b6/hdl/verilog" --include "../../../../ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/a8e4/hdl/verilog" --include "../../../../ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/ec67/hdl" --include "../../../../ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/5431/hdl/verilog" --include "../../../../ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/4e08/hdl/verilog" --include "../../../../ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog" --include "../../../../ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/d41f/hdl/verilog" --include "../../../../ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/a9be" \
"../../../bd/secure_soc/ipshared/c06d/9abd/g_funct.sv" \
"../../../bd/secure_soc/ipshared/c06d/9abd/inv_s_box.sv" \
"../../../bd/secure_soc/ipshared/c06d/9abd/AES_decrypt.sv" \
"../../../bd/secure_soc/ipshared/c06d/9abd/AES_encrypt.sv" \
"../../../bd/secure_soc/ipshared/c06d/9abd/s_box.sv" \
"../../../bd/secure_soc/ipshared/c06d/9abd/key_expansion.sv" \
"../../../bd/secure_soc/ipshared/c06d/9abd/AES.sv" \

verilog xil_defaultlib -i "../../../../../2025.1/data/rsb/busdef" --include "/home/llia622/2025.1/Vivado/data/xilinx_vip/include" --include "../../../../ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/f0b6/hdl/verilog" --include "../../../../ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/a8e4/hdl/verilog" --include "../../../../ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/ec67/hdl" --include "../../../../ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/5431/hdl/verilog" --include "../../../../ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/4e08/hdl/verilog" --include "../../../../ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog" --include "../../../../ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/d41f/hdl/verilog" --include "../../../../ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/a9be" \
"../../../bd/secure_soc/ipshared/c06d/hdl/aes_axi_periph.v" \
"../../../bd/secure_soc/ip/secure_soc_aes_axi_periph_0_2/sim/secure_soc_aes_axi_periph_0_2.v" \
"../../../bd/secure_soc/ip/secure_soc_smartconnect_0_3/bd_0/sim/bd_ebbb.v" \
"../../../bd/secure_soc/ip/secure_soc_smartconnect_0_3/bd_0/ip/ip_0/sim/bd_ebbb_one_0.v" \

sv xil_defaultlib -i "../../../../../2025.1/data/rsb/busdef" --include "/home/llia622/2025.1/Vivado/data/xilinx_vip/include" --include "../../../../ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/f0b6/hdl/verilog" --include "../../../../ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/a8e4/hdl/verilog" --include "../../../../ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/ec67/hdl" --include "../../../../ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/5431/hdl/verilog" --include "../../../../ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/4e08/hdl/verilog" --include "../../../../ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog" --include "../../../../ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/d41f/hdl/verilog" --include "../../../../ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/a9be" \
"../../../bd/secure_soc/ip/secure_soc_smartconnect_0_3/bd_0/ip/ip_2/sim/bd_ebbb_s00mmu_0.sv" \
"../../../bd/secure_soc/ip/secure_soc_smartconnect_0_3/bd_0/ip/ip_3/sim/bd_ebbb_s00tr_0.sv" \
"../../../bd/secure_soc/ip/secure_soc_smartconnect_0_3/bd_0/ip/ip_4/sim/bd_ebbb_s00sic_0.sv" \
"../../../bd/secure_soc/ip/secure_soc_smartconnect_0_3/bd_0/ip/ip_5/sim/bd_ebbb_s00a2s_0.sv" \
"../../../bd/secure_soc/ip/secure_soc_smartconnect_0_3/bd_0/ip/ip_6/sim/bd_ebbb_sarn_0.sv" \
"../../../bd/secure_soc/ip/secure_soc_smartconnect_0_3/bd_0/ip/ip_7/sim/bd_ebbb_srn_0.sv" \
"../../../bd/secure_soc/ip/secure_soc_smartconnect_0_3/bd_0/ip/ip_8/sim/bd_ebbb_sawn_0.sv" \
"../../../bd/secure_soc/ip/secure_soc_smartconnect_0_3/bd_0/ip/ip_9/sim/bd_ebbb_swn_0.sv" \
"../../../bd/secure_soc/ip/secure_soc_smartconnect_0_3/bd_0/ip/ip_10/sim/bd_ebbb_sbn_0.sv" \
"../../../bd/secure_soc/ip/secure_soc_smartconnect_0_3/bd_0/ip/ip_11/sim/bd_ebbb_m00s2a_0.sv" \
"../../../bd/secure_soc/ip/secure_soc_smartconnect_0_3/bd_0/ip/ip_12/sim/bd_ebbb_m00e_0.sv" \
"../../../bd/secure_soc/ip/secure_soc_smartconnect_0_3/sim/secure_soc_smartconnect_0_3.sv" \

verilog xil_defaultlib -i "../../../../../2025.1/data/rsb/busdef" --include "/home/llia622/2025.1/Vivado/data/xilinx_vip/include" --include "../../../../ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/f0b6/hdl/verilog" --include "../../../../ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/a8e4/hdl/verilog" --include "../../../../ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/ec67/hdl" --include "../../../../ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/5431/hdl/verilog" --include "../../../../ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/4e08/hdl/verilog" --include "../../../../ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/537f/hdl/verilog" --include "../../../../ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/d41f/hdl/verilog" --include "../../../../ibex_hello_world.gen/sources_1/bd/secure_soc/ipshared/a9be" \
"../../../bd/secure_soc/ipshared/909a/src/bus_to_axi.v" \
"../../../bd/secure_soc/ip/secure_soc_bus_axi_periph_0_5/sim/secure_soc_bus_axi_periph_0_5.v" \
"../../../bd/secure_soc/ip/secure_soc_ila_1_0/sim/secure_soc_ila_1_0.v" \
"../../../bd/secure_soc/sim/secure_soc.v" \
"../../../bd/secure_soc/ip/secure_soc_clk_wiz_0_0/secure_soc_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/secure_soc/ip/secure_soc_clk_wiz_0_0/secure_soc_clk_wiz_0_0.v" \
"../../../bd/secure_soc/ip/secure_soc_xlconstant_0_0/sim/secure_soc_xlconstant_0_0.v" \
"../../../bd/secure_soc/ip/secure_soc_util_vector_logic_0_0/sim/secure_soc_util_vector_logic_0_0.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
