
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//isosize_clang_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004010c0 <.init>:
  4010c0:	stp	x29, x30, [sp, #-16]!
  4010c4:	mov	x29, sp
  4010c8:	bl	401450 <ferror@plt+0x60>
  4010cc:	ldp	x29, x30, [sp], #16
  4010d0:	ret

Disassembly of section .plt:

00000000004010e0 <memcpy@plt-0x20>:
  4010e0:	stp	x16, x30, [sp, #-16]!
  4010e4:	adrp	x16, 413000 <ferror@plt+0x11c10>
  4010e8:	ldr	x17, [x16, #4088]
  4010ec:	add	x16, x16, #0xff8
  4010f0:	br	x17
  4010f4:	nop
  4010f8:	nop
  4010fc:	nop

0000000000401100 <memcpy@plt>:
  401100:	adrp	x16, 414000 <ferror@plt+0x12c10>
  401104:	ldr	x17, [x16]
  401108:	add	x16, x16, #0x0
  40110c:	br	x17

0000000000401110 <_exit@plt>:
  401110:	adrp	x16, 414000 <ferror@plt+0x12c10>
  401114:	ldr	x17, [x16, #8]
  401118:	add	x16, x16, #0x8
  40111c:	br	x17

0000000000401120 <strtoul@plt>:
  401120:	adrp	x16, 414000 <ferror@plt+0x12c10>
  401124:	ldr	x17, [x16, #16]
  401128:	add	x16, x16, #0x10
  40112c:	br	x17

0000000000401130 <strlen@plt>:
  401130:	adrp	x16, 414000 <ferror@plt+0x12c10>
  401134:	ldr	x17, [x16, #24]
  401138:	add	x16, x16, #0x18
  40113c:	br	x17

0000000000401140 <fputs@plt>:
  401140:	adrp	x16, 414000 <ferror@plt+0x12c10>
  401144:	ldr	x17, [x16, #32]
  401148:	add	x16, x16, #0x20
  40114c:	br	x17

0000000000401150 <exit@plt>:
  401150:	adrp	x16, 414000 <ferror@plt+0x12c10>
  401154:	ldr	x17, [x16, #40]
  401158:	add	x16, x16, #0x28
  40115c:	br	x17

0000000000401160 <dup@plt>:
  401160:	adrp	x16, 414000 <ferror@plt+0x12c10>
  401164:	ldr	x17, [x16, #48]
  401168:	add	x16, x16, #0x30
  40116c:	br	x17

0000000000401170 <strtoimax@plt>:
  401170:	adrp	x16, 414000 <ferror@plt+0x12c10>
  401174:	ldr	x17, [x16, #56]
  401178:	add	x16, x16, #0x38
  40117c:	br	x17

0000000000401180 <strtod@plt>:
  401180:	adrp	x16, 414000 <ferror@plt+0x12c10>
  401184:	ldr	x17, [x16, #64]
  401188:	add	x16, x16, #0x40
  40118c:	br	x17

0000000000401190 <__cxa_atexit@plt>:
  401190:	adrp	x16, 414000 <ferror@plt+0x12c10>
  401194:	ldr	x17, [x16, #72]
  401198:	add	x16, x16, #0x48
  40119c:	br	x17

00000000004011a0 <snprintf@plt>:
  4011a0:	adrp	x16, 414000 <ferror@plt+0x12c10>
  4011a4:	ldr	x17, [x16, #80]
  4011a8:	add	x16, x16, #0x50
  4011ac:	br	x17

00000000004011b0 <localeconv@plt>:
  4011b0:	adrp	x16, 414000 <ferror@plt+0x12c10>
  4011b4:	ldr	x17, [x16, #88]
  4011b8:	add	x16, x16, #0x58
  4011bc:	br	x17

00000000004011c0 <fileno@plt>:
  4011c0:	adrp	x16, 414000 <ferror@plt+0x12c10>
  4011c4:	ldr	x17, [x16, #96]
  4011c8:	add	x16, x16, #0x60
  4011cc:	br	x17

00000000004011d0 <malloc@plt>:
  4011d0:	adrp	x16, 414000 <ferror@plt+0x12c10>
  4011d4:	ldr	x17, [x16, #104]
  4011d8:	add	x16, x16, #0x68
  4011dc:	br	x17

00000000004011e0 <open@plt>:
  4011e0:	adrp	x16, 414000 <ferror@plt+0x12c10>
  4011e4:	ldr	x17, [x16, #112]
  4011e8:	add	x16, x16, #0x70
  4011ec:	br	x17

00000000004011f0 <strncmp@plt>:
  4011f0:	adrp	x16, 414000 <ferror@plt+0x12c10>
  4011f4:	ldr	x17, [x16, #120]
  4011f8:	add	x16, x16, #0x78
  4011fc:	br	x17

0000000000401200 <bindtextdomain@plt>:
  401200:	adrp	x16, 414000 <ferror@plt+0x12c10>
  401204:	ldr	x17, [x16, #128]
  401208:	add	x16, x16, #0x80
  40120c:	br	x17

0000000000401210 <__libc_start_main@plt>:
  401210:	adrp	x16, 414000 <ferror@plt+0x12c10>
  401214:	ldr	x17, [x16, #136]
  401218:	add	x16, x16, #0x88
  40121c:	br	x17

0000000000401220 <fgetc@plt>:
  401220:	adrp	x16, 414000 <ferror@plt+0x12c10>
  401224:	ldr	x17, [x16, #144]
  401228:	add	x16, x16, #0x90
  40122c:	br	x17

0000000000401230 <strdup@plt>:
  401230:	adrp	x16, 414000 <ferror@plt+0x12c10>
  401234:	ldr	x17, [x16, #152]
  401238:	add	x16, x16, #0x98
  40123c:	br	x17

0000000000401240 <close@plt>:
  401240:	adrp	x16, 414000 <ferror@plt+0x12c10>
  401244:	ldr	x17, [x16, #160]
  401248:	add	x16, x16, #0xa0
  40124c:	br	x17

0000000000401250 <__gmon_start__@plt>:
  401250:	adrp	x16, 414000 <ferror@plt+0x12c10>
  401254:	ldr	x17, [x16, #168]
  401258:	add	x16, x16, #0xa8
  40125c:	br	x17

0000000000401260 <strtoumax@plt>:
  401260:	adrp	x16, 414000 <ferror@plt+0x12c10>
  401264:	ldr	x17, [x16, #176]
  401268:	add	x16, x16, #0xb0
  40126c:	br	x17

0000000000401270 <abort@plt>:
  401270:	adrp	x16, 414000 <ferror@plt+0x12c10>
  401274:	ldr	x17, [x16, #184]
  401278:	add	x16, x16, #0xb8
  40127c:	br	x17

0000000000401280 <textdomain@plt>:
  401280:	adrp	x16, 414000 <ferror@plt+0x12c10>
  401284:	ldr	x17, [x16, #192]
  401288:	add	x16, x16, #0xc0
  40128c:	br	x17

0000000000401290 <getopt_long@plt>:
  401290:	adrp	x16, 414000 <ferror@plt+0x12c10>
  401294:	ldr	x17, [x16, #200]
  401298:	add	x16, x16, #0xc8
  40129c:	br	x17

00000000004012a0 <strcmp@plt>:
  4012a0:	adrp	x16, 414000 <ferror@plt+0x12c10>
  4012a4:	ldr	x17, [x16, #208]
  4012a8:	add	x16, x16, #0xd0
  4012ac:	br	x17

00000000004012b0 <warn@plt>:
  4012b0:	adrp	x16, 414000 <ferror@plt+0x12c10>
  4012b4:	ldr	x17, [x16, #216]
  4012b8:	add	x16, x16, #0xd8
  4012bc:	br	x17

00000000004012c0 <__ctype_b_loc@plt>:
  4012c0:	adrp	x16, 414000 <ferror@plt+0x12c10>
  4012c4:	ldr	x17, [x16, #224]
  4012c8:	add	x16, x16, #0xe0
  4012cc:	br	x17

00000000004012d0 <strtol@plt>:
  4012d0:	adrp	x16, 414000 <ferror@plt+0x12c10>
  4012d4:	ldr	x17, [x16, #232]
  4012d8:	add	x16, x16, #0xe8
  4012dc:	br	x17

00000000004012e0 <free@plt>:
  4012e0:	adrp	x16, 414000 <ferror@plt+0x12c10>
  4012e4:	ldr	x17, [x16, #240]
  4012e8:	add	x16, x16, #0xf0
  4012ec:	br	x17

00000000004012f0 <vasprintf@plt>:
  4012f0:	adrp	x16, 414000 <ferror@plt+0x12c10>
  4012f4:	ldr	x17, [x16, #248]
  4012f8:	add	x16, x16, #0xf8
  4012fc:	br	x17

0000000000401300 <strndup@plt>:
  401300:	adrp	x16, 414000 <ferror@plt+0x12c10>
  401304:	ldr	x17, [x16, #256]
  401308:	add	x16, x16, #0x100
  40130c:	br	x17

0000000000401310 <strspn@plt>:
  401310:	adrp	x16, 414000 <ferror@plt+0x12c10>
  401314:	ldr	x17, [x16, #264]
  401318:	add	x16, x16, #0x108
  40131c:	br	x17

0000000000401320 <strchr@plt>:
  401320:	adrp	x16, 414000 <ferror@plt+0x12c10>
  401324:	ldr	x17, [x16, #272]
  401328:	add	x16, x16, #0x110
  40132c:	br	x17

0000000000401330 <pread@plt>:
  401330:	adrp	x16, 414000 <ferror@plt+0x12c10>
  401334:	ldr	x17, [x16, #280]
  401338:	add	x16, x16, #0x118
  40133c:	br	x17

0000000000401340 <fflush@plt>:
  401340:	adrp	x16, 414000 <ferror@plt+0x12c10>
  401344:	ldr	x17, [x16, #288]
  401348:	add	x16, x16, #0x120
  40134c:	br	x17

0000000000401350 <warnx@plt>:
  401350:	adrp	x16, 414000 <ferror@plt+0x12c10>
  401354:	ldr	x17, [x16, #296]
  401358:	add	x16, x16, #0x128
  40135c:	br	x17

0000000000401360 <memchr@plt>:
  401360:	adrp	x16, 414000 <ferror@plt+0x12c10>
  401364:	ldr	x17, [x16, #304]
  401368:	add	x16, x16, #0x130
  40136c:	br	x17

0000000000401370 <dcgettext@plt>:
  401370:	adrp	x16, 414000 <ferror@plt+0x12c10>
  401374:	ldr	x17, [x16, #312]
  401378:	add	x16, x16, #0x138
  40137c:	br	x17

0000000000401380 <errx@plt>:
  401380:	adrp	x16, 414000 <ferror@plt+0x12c10>
  401384:	ldr	x17, [x16, #320]
  401388:	add	x16, x16, #0x140
  40138c:	br	x17

0000000000401390 <strcspn@plt>:
  401390:	adrp	x16, 414000 <ferror@plt+0x12c10>
  401394:	ldr	x17, [x16, #328]
  401398:	add	x16, x16, #0x148
  40139c:	br	x17

00000000004013a0 <printf@plt>:
  4013a0:	adrp	x16, 414000 <ferror@plt+0x12c10>
  4013a4:	ldr	x17, [x16, #336]
  4013a8:	add	x16, x16, #0x150
  4013ac:	br	x17

00000000004013b0 <__errno_location@plt>:
  4013b0:	adrp	x16, 414000 <ferror@plt+0x12c10>
  4013b4:	ldr	x17, [x16, #344]
  4013b8:	add	x16, x16, #0x158
  4013bc:	br	x17

00000000004013c0 <fprintf@plt>:
  4013c0:	adrp	x16, 414000 <ferror@plt+0x12c10>
  4013c4:	ldr	x17, [x16, #352]
  4013c8:	add	x16, x16, #0x160
  4013cc:	br	x17

00000000004013d0 <err@plt>:
  4013d0:	adrp	x16, 414000 <ferror@plt+0x12c10>
  4013d4:	ldr	x17, [x16, #360]
  4013d8:	add	x16, x16, #0x168
  4013dc:	br	x17

00000000004013e0 <setlocale@plt>:
  4013e0:	adrp	x16, 414000 <ferror@plt+0x12c10>
  4013e4:	ldr	x17, [x16, #368]
  4013e8:	add	x16, x16, #0x170
  4013ec:	br	x17

00000000004013f0 <ferror@plt>:
  4013f0:	adrp	x16, 414000 <ferror@plt+0x12c10>
  4013f4:	ldr	x17, [x16, #376]
  4013f8:	add	x16, x16, #0x178
  4013fc:	br	x17

Disassembly of section .text:

0000000000401400 <.text>:
  401400:	mov	x29, #0x0                   	// #0
  401404:	mov	x30, #0x0                   	// #0
  401408:	mov	x5, x0
  40140c:	ldr	x1, [sp]
  401410:	add	x2, sp, #0x8
  401414:	mov	x6, sp
  401418:	movz	x0, #0x0, lsl #48
  40141c:	movk	x0, #0x0, lsl #32
  401420:	movk	x0, #0x40, lsl #16
  401424:	movk	x0, #0x150c
  401428:	movz	x3, #0x0, lsl #48
  40142c:	movk	x3, #0x0, lsl #32
  401430:	movk	x3, #0x40, lsl #16
  401434:	movk	x3, #0x3378
  401438:	movz	x4, #0x0, lsl #48
  40143c:	movk	x4, #0x0, lsl #32
  401440:	movk	x4, #0x40, lsl #16
  401444:	movk	x4, #0x33f8
  401448:	bl	401210 <__libc_start_main@plt>
  40144c:	bl	401270 <abort@plt>
  401450:	adrp	x0, 413000 <ferror@plt+0x11c10>
  401454:	ldr	x0, [x0, #4064]
  401458:	cbz	x0, 401460 <ferror@plt+0x70>
  40145c:	b	401250 <__gmon_start__@plt>
  401460:	ret
  401464:	nop
  401468:	adrp	x0, 414000 <ferror@plt+0x12c10>
  40146c:	add	x0, x0, #0x198
  401470:	adrp	x1, 414000 <ferror@plt+0x12c10>
  401474:	add	x1, x1, #0x198
  401478:	cmp	x1, x0
  40147c:	b.eq	401494 <ferror@plt+0xa4>  // b.none
  401480:	adrp	x1, 403000 <ferror@plt+0x1c10>
  401484:	ldr	x1, [x1, #1064]
  401488:	cbz	x1, 401494 <ferror@plt+0xa4>
  40148c:	mov	x16, x1
  401490:	br	x16
  401494:	ret
  401498:	adrp	x0, 414000 <ferror@plt+0x12c10>
  40149c:	add	x0, x0, #0x198
  4014a0:	adrp	x1, 414000 <ferror@plt+0x12c10>
  4014a4:	add	x1, x1, #0x198
  4014a8:	sub	x1, x1, x0
  4014ac:	lsr	x2, x1, #63
  4014b0:	add	x1, x2, x1, asr #3
  4014b4:	cmp	xzr, x1, asr #1
  4014b8:	asr	x1, x1, #1
  4014bc:	b.eq	4014d4 <ferror@plt+0xe4>  // b.none
  4014c0:	adrp	x2, 403000 <ferror@plt+0x1c10>
  4014c4:	ldr	x2, [x2, #1072]
  4014c8:	cbz	x2, 4014d4 <ferror@plt+0xe4>
  4014cc:	mov	x16, x2
  4014d0:	br	x16
  4014d4:	ret
  4014d8:	stp	x29, x30, [sp, #-32]!
  4014dc:	mov	x29, sp
  4014e0:	str	x19, [sp, #16]
  4014e4:	adrp	x19, 414000 <ferror@plt+0x12c10>
  4014e8:	ldrb	w0, [x19, #448]
  4014ec:	cbnz	w0, 4014fc <ferror@plt+0x10c>
  4014f0:	bl	401468 <ferror@plt+0x78>
  4014f4:	mov	w0, #0x1                   	// #1
  4014f8:	strb	w0, [x19, #448]
  4014fc:	ldr	x19, [sp, #16]
  401500:	ldp	x29, x30, [sp], #32
  401504:	ret
  401508:	b	401498 <ferror@plt+0xa8>
  40150c:	sub	sp, sp, #0x90
  401510:	stp	x22, x21, [sp, #112]
  401514:	mov	x21, x1
  401518:	adrp	x1, 403000 <ferror@plt+0x1c10>
  40151c:	stp	x20, x19, [sp, #128]
  401520:	mov	w20, w0
  401524:	add	x1, x1, #0x753
  401528:	mov	w0, #0x6                   	// #6
  40152c:	stp	x29, x30, [sp, #48]
  401530:	stp	x28, x27, [sp, #64]
  401534:	stp	x26, x25, [sp, #80]
  401538:	stp	x24, x23, [sp, #96]
  40153c:	add	x29, sp, #0x30
  401540:	bl	4013e0 <setlocale@plt>
  401544:	adrp	x19, 403000 <ferror@plt+0x1c10>
  401548:	add	x19, x19, #0x4e8
  40154c:	adrp	x1, 403000 <ferror@plt+0x1c10>
  401550:	add	x1, x1, #0x4f3
  401554:	mov	x0, x19
  401558:	bl	401200 <bindtextdomain@plt>
  40155c:	mov	x0, x19
  401560:	bl	401280 <textdomain@plt>
  401564:	adrp	x0, 401000 <memcpy@plt-0x100>
  401568:	add	x0, x0, #0xaa4
  40156c:	bl	403400 <ferror@plt+0x2010>
  401570:	adrp	x22, 403000 <ferror@plt+0x1c10>
  401574:	adrp	x23, 403000 <ferror@plt+0x1c10>
  401578:	adrp	x24, 403000 <ferror@plt+0x1c10>
  40157c:	str	wzr, [sp, #20]
  401580:	str	xzr, [sp, #8]
  401584:	add	x22, x22, #0x505
  401588:	add	x23, x23, #0x438
  40158c:	adrp	x25, 414000 <ferror@plt+0x12c10>
  401590:	add	x24, x24, #0x50b
  401594:	mov	w0, w20
  401598:	mov	x1, x21
  40159c:	mov	x2, x22
  4015a0:	mov	x3, x23
  4015a4:	mov	x4, xzr
  4015a8:	bl	401290 <getopt_long@plt>
  4015ac:	cmp	w0, #0x63
  4015b0:	b.le	4015f8 <ferror@plt+0x208>
  4015b4:	cmp	w0, #0x64
  4015b8:	b.eq	4015d0 <ferror@plt+0x1e0>  // b.none
  4015bc:	cmp	w0, #0x78
  4015c0:	b.ne	4018c0 <ferror@plt+0x4d0>  // b.any
  4015c4:	mov	w8, #0x1                   	// #1
  4015c8:	str	w8, [sp, #20]
  4015cc:	b	401594 <ferror@plt+0x1a4>
  4015d0:	ldr	x19, [x25, #416]
  4015d4:	mov	w2, #0x5                   	// #5
  4015d8:	mov	x0, xzr
  4015dc:	mov	x1, x24
  4015e0:	bl	401370 <dcgettext@plt>
  4015e4:	mov	x1, x0
  4015e8:	mov	x0, x19
  4015ec:	bl	402568 <ferror@plt+0x1178>
  4015f0:	str	x0, [sp, #8]
  4015f4:	b	401594 <ferror@plt+0x1a4>
  4015f8:	cmn	w0, #0x1
  4015fc:	b.ne	4018cc <ferror@plt+0x4dc>  // b.any
  401600:	adrp	x8, 414000 <ferror@plt+0x12c10>
  401604:	ldrsw	x8, [x8, #424]
  401608:	sub	w9, w20, w8
  40160c:	cmp	w9, #0x1
  401610:	str	w9, [sp, #16]
  401614:	b.lt	401904 <ferror@plt+0x514>  // b.tstop
  401618:	cmp	w8, w20
  40161c:	b.ge	40188c <ferror@plt+0x49c>  // b.tcont
  401620:	ldr	w9, [sp, #20]
  401624:	add	x27, x21, x8, lsl #3
  401628:	mov	x21, #0x4301                	// #17153
  40162c:	movk	x21, #0x3044, lsl #16
  401630:	cmp	w9, #0x0
  401634:	adrp	x26, 403000 <ferror@plt+0x1c10>
  401638:	adrp	x28, 403000 <ferror@plt+0x1c10>
  40163c:	adrp	x23, 403000 <ferror@plt+0x1c10>
  401640:	movk	x21, #0x3130, lsl #32
  401644:	mov	w19, wzr
  401648:	sub	w20, w20, w8
  40164c:	add	x26, x26, #0x6db
  401650:	add	x28, x28, #0x6ea
  401654:	add	x23, x23, #0x70d
  401658:	cset	w8, eq  // eq = none
  40165c:	movk	x21, #0x1, lsl #48
  401660:	str	w8, [sp, #24]
  401664:	ldr	x24, [x27]
  401668:	mov	w1, wzr
  40166c:	mov	x0, x24
  401670:	bl	4011e0 <open@plt>
  401674:	tbnz	w0, #31, 4017cc <ferror@plt+0x3dc>
  401678:	sub	x1, x29, #0x8
  40167c:	mov	w2, #0x8                   	// #8
  401680:	mov	w3, #0x8000                	// #32768
  401684:	mov	w25, w0
  401688:	bl	401330 <pread@plt>
  40168c:	cmn	x0, #0x1
  401690:	b.eq	4016a0 <ferror@plt+0x2b0>  // b.none
  401694:	ldur	x8, [x29, #-8]
  401698:	cmp	x8, x21
  40169c:	b.eq	4016b8 <ferror@plt+0x2c8>  // b.none
  4016a0:	mov	w2, #0x5                   	// #5
  4016a4:	mov	x0, xzr
  4016a8:	mov	x1, x28
  4016ac:	bl	401370 <dcgettext@plt>
  4016b0:	mov	x1, x24
  4016b4:	bl	401350 <warnx@plt>
  4016b8:	sub	x1, x29, #0x10
  4016bc:	mov	w2, #0x8                   	// #8
  4016c0:	mov	w3, #0x8050                	// #32848
  4016c4:	mov	w0, w25
  4016c8:	bl	401330 <pread@plt>
  4016cc:	cmp	x0, #0x8
  4016d0:	b.ne	4017a4 <ferror@plt+0x3b4>  // b.any
  4016d4:	sub	x1, x29, #0x14
  4016d8:	mov	w2, #0x4                   	// #4
  4016dc:	mov	w3, #0x8080                	// #32896
  4016e0:	mov	w0, w25
  4016e4:	bl	401330 <pread@plt>
  4016e8:	cmp	x0, #0x4
  4016ec:	b.ne	4017a4 <ferror@plt+0x3b4>  // b.any
  4016f0:	ldp	w22, w8, [x29, #-16]
  4016f4:	ldr	w9, [sp, #24]
  4016f8:	mov	x21, x23
  4016fc:	mov	x23, x28
  401700:	rev	w2, w8
  401704:	cmp	w22, w2
  401708:	cset	w8, eq  // eq = none
  40170c:	mov	x28, x26
  401710:	orr	w8, w8, w9
  401714:	tbnz	w8, #0, 401728 <ferror@plt+0x338>
  401718:	adrp	x0, 403000 <ferror@plt+0x1c10>
  40171c:	add	x0, x0, #0x754
  401720:	mov	w1, w22
  401724:	bl	401350 <warnx@plt>
  401728:	ldurh	w8, [x29, #-18]
  40172c:	ldurh	w26, [x29, #-20]
  401730:	ldr	w9, [sp, #24]
  401734:	lsl	w8, w8, #16
  401738:	rev	w2, w8
  40173c:	cmp	w26, w2
  401740:	cset	w8, eq  // eq = none
  401744:	orr	w8, w8, w9
  401748:	tbnz	w8, #0, 40175c <ferror@plt+0x36c>
  40174c:	adrp	x0, 403000 <ferror@plt+0x1c10>
  401750:	add	x0, x0, #0x76a
  401754:	mov	w1, w26
  401758:	bl	401350 <warnx@plt>
  40175c:	ldr	w8, [sp, #16]
  401760:	cmp	w8, #0x2
  401764:	b.lt	401778 <ferror@plt+0x388>  // b.tstop
  401768:	adrp	x0, 403000 <ferror@plt+0x1c10>
  40176c:	add	x0, x0, #0x71e
  401770:	mov	x1, x24
  401774:	bl	4013a0 <printf@plt>
  401778:	ldr	w8, [sp, #20]
  40177c:	cbz	w8, 4017f8 <ferror@plt+0x408>
  401780:	adrp	x1, 403000 <ferror@plt+0x1c10>
  401784:	mov	w2, #0x5                   	// #5
  401788:	mov	x0, xzr
  40178c:	add	x1, x1, #0x723
  401790:	bl	401370 <dcgettext@plt>
  401794:	mov	w1, w22
  401798:	mov	w2, w26
  40179c:	bl	4013a0 <printf@plt>
  4017a0:	b	40183c <ferror@plt+0x44c>
  4017a4:	bl	4013b0 <__errno_location@plt>
  4017a8:	ldr	w22, [x0]
  4017ac:	mov	w2, #0x5                   	// #5
  4017b0:	mov	x0, xzr
  4017b4:	mov	x1, x23
  4017b8:	bl	401370 <dcgettext@plt>
  4017bc:	mov	x1, x24
  4017c0:	cbz	w22, 4017ec <ferror@plt+0x3fc>
  4017c4:	bl	4012b0 <warn@plt>
  4017c8:	b	4017f0 <ferror@plt+0x400>
  4017cc:	mov	w2, #0x5                   	// #5
  4017d0:	mov	x0, xzr
  4017d4:	mov	x1, x26
  4017d8:	bl	401370 <dcgettext@plt>
  4017dc:	mov	x1, x24
  4017e0:	bl	4012b0 <warn@plt>
  4017e4:	add	w19, w19, #0x1
  4017e8:	b	401868 <ferror@plt+0x478>
  4017ec:	bl	401350 <warnx@plt>
  4017f0:	mov	w22, #0x1                   	// #1
  4017f4:	b	40185c <ferror@plt+0x46c>
  4017f8:	ldr	x9, [sp, #8]
  4017fc:	sxtw	x8, w22
  401800:	cbz	x9, 401820 <ferror@plt+0x430>
  401804:	cmp	x9, x26
  401808:	b.ne	401828 <ferror@plt+0x438>  // b.any
  40180c:	adrp	x0, 403000 <ferror@plt+0x1c10>
  401810:	add	x0, x0, #0x742
  401814:	mov	w1, w22
  401818:	bl	4013a0 <printf@plt>
  40181c:	b	40183c <ferror@plt+0x44c>
  401820:	mul	x1, x26, x8
  401824:	b	401830 <ferror@plt+0x440>
  401828:	mul	x8, x26, x8
  40182c:	sdiv	x1, x8, x9
  401830:	adrp	x0, 403000 <ferror@plt+0x1c10>
  401834:	add	x0, x0, #0x746
  401838:	bl	4013a0 <printf@plt>
  40183c:	mov	x26, x28
  401840:	mov	x28, x23
  401844:	mov	x23, x21
  401848:	mov	x21, #0x4301                	// #17153
  40184c:	movk	x21, #0x3044, lsl #16
  401850:	movk	x21, #0x3130, lsl #32
  401854:	mov	w22, wzr
  401858:	movk	x21, #0x1, lsl #48
  40185c:	mov	w0, w25
  401860:	bl	401240 <close@plt>
  401864:	add	w19, w22, w19
  401868:	subs	w20, w20, #0x1
  40186c:	add	x27, x27, #0x8
  401870:	b.ne	401664 <ferror@plt+0x274>  // b.any
  401874:	ldr	w8, [sp, #16]
  401878:	cmp	w8, w19
  40187c:	cset	w8, eq  // eq = none
  401880:	cbz	w19, 401890 <ferror@plt+0x4a0>
  401884:	mov	w9, #0x40                  	// #64
  401888:	b	401894 <ferror@plt+0x4a4>
  40188c:	mov	w8, wzr
  401890:	mov	w9, wzr
  401894:	ldp	x20, x19, [sp, #128]
  401898:	ldp	x22, x21, [sp, #112]
  40189c:	ldp	x24, x23, [sp, #96]
  4018a0:	ldp	x26, x25, [sp, #80]
  4018a4:	ldp	x28, x27, [sp, #64]
  4018a8:	ldp	x29, x30, [sp, #48]
  4018ac:	cmp	w8, #0x0
  4018b0:	mov	w8, #0x20                  	// #32
  4018b4:	csel	w0, w8, w9, ne  // ne = any
  4018b8:	add	sp, sp, #0x90
  4018bc:	ret
  4018c0:	cmp	w0, #0x68
  4018c4:	b.ne	40191c <ferror@plt+0x52c>  // b.any
  4018c8:	bl	401954 <ferror@plt+0x564>
  4018cc:	cmp	w0, #0x56
  4018d0:	b.ne	40191c <ferror@plt+0x52c>  // b.any
  4018d4:	adrp	x1, 403000 <ferror@plt+0x1c10>
  4018d8:	add	x1, x1, #0x524
  4018dc:	mov	w2, #0x5                   	// #5
  4018e0:	mov	x0, xzr
  4018e4:	bl	401370 <dcgettext@plt>
  4018e8:	adrp	x8, 414000 <ferror@plt+0x12c10>
  4018ec:	ldr	x1, [x8, #440]
  4018f0:	adrp	x2, 403000 <ferror@plt+0x1c10>
  4018f4:	add	x2, x2, #0x530
  4018f8:	bl	4013a0 <printf@plt>
  4018fc:	mov	w0, wzr
  401900:	bl	401150 <exit@plt>
  401904:	adrp	x1, 403000 <ferror@plt+0x1c10>
  401908:	add	x1, x1, #0x569
  40190c:	mov	w2, #0x5                   	// #5
  401910:	mov	x0, xzr
  401914:	bl	401370 <dcgettext@plt>
  401918:	bl	401350 <warnx@plt>
  40191c:	adrp	x8, 414000 <ferror@plt+0x12c10>
  401920:	ldr	x19, [x8, #408]
  401924:	adrp	x1, 403000 <ferror@plt+0x1c10>
  401928:	add	x1, x1, #0x542
  40192c:	mov	w2, #0x5                   	// #5
  401930:	mov	x0, xzr
  401934:	bl	401370 <dcgettext@plt>
  401938:	adrp	x8, 414000 <ferror@plt+0x12c10>
  40193c:	ldr	x2, [x8, #440]
  401940:	mov	x1, x0
  401944:	mov	x0, x19
  401948:	bl	4013c0 <fprintf@plt>
  40194c:	mov	w0, #0x1                   	// #1
  401950:	bl	401150 <exit@plt>
  401954:	stp	x29, x30, [sp, #-32]!
  401958:	adrp	x1, 403000 <ferror@plt+0x1c10>
  40195c:	add	x1, x1, #0x589
  401960:	mov	w2, #0x5                   	// #5
  401964:	mov	x0, xzr
  401968:	stp	x20, x19, [sp, #16]
  40196c:	mov	x29, sp
  401970:	bl	401370 <dcgettext@plt>
  401974:	adrp	x20, 414000 <ferror@plt+0x12c10>
  401978:	ldr	x1, [x20, #432]
  40197c:	bl	401140 <fputs@plt>
  401980:	ldr	x19, [x20, #432]
  401984:	adrp	x1, 403000 <ferror@plt+0x1c10>
  401988:	add	x1, x1, #0x592
  40198c:	mov	w2, #0x5                   	// #5
  401990:	mov	x0, xzr
  401994:	bl	401370 <dcgettext@plt>
  401998:	adrp	x8, 414000 <ferror@plt+0x12c10>
  40199c:	ldr	x2, [x8, #440]
  4019a0:	mov	x1, x0
  4019a4:	mov	x0, x19
  4019a8:	bl	4013c0 <fprintf@plt>
  4019ac:	ldr	x1, [x20, #432]
  4019b0:	adrp	x0, 403000 <ferror@plt+0x1c10>
  4019b4:	add	x0, x0, #0x5b8
  4019b8:	bl	401140 <fputs@plt>
  4019bc:	adrp	x1, 403000 <ferror@plt+0x1c10>
  4019c0:	add	x1, x1, #0x5ba
  4019c4:	mov	w2, #0x5                   	// #5
  4019c8:	mov	x0, xzr
  4019cc:	bl	401370 <dcgettext@plt>
  4019d0:	ldr	x1, [x20, #432]
  4019d4:	bl	401140 <fputs@plt>
  4019d8:	adrp	x1, 403000 <ferror@plt+0x1c10>
  4019dc:	add	x1, x1, #0x5e6
  4019e0:	mov	w2, #0x5                   	// #5
  4019e4:	mov	x0, xzr
  4019e8:	bl	401370 <dcgettext@plt>
  4019ec:	ldr	x1, [x20, #432]
  4019f0:	bl	401140 <fputs@plt>
  4019f4:	adrp	x1, 403000 <ferror@plt+0x1c10>
  4019f8:	add	x1, x1, #0x5f1
  4019fc:	mov	w2, #0x5                   	// #5
  401a00:	mov	x0, xzr
  401a04:	bl	401370 <dcgettext@plt>
  401a08:	ldr	x1, [x20, #432]
  401a0c:	bl	401140 <fputs@plt>
  401a10:	adrp	x1, 403000 <ferror@plt+0x1c10>
  401a14:	add	x1, x1, #0x632
  401a18:	mov	w2, #0x5                   	// #5
  401a1c:	mov	x0, xzr
  401a20:	bl	401370 <dcgettext@plt>
  401a24:	ldr	x1, [x20, #432]
  401a28:	bl	401140 <fputs@plt>
  401a2c:	adrp	x1, 403000 <ferror@plt+0x1c10>
  401a30:	add	x1, x1, #0x684
  401a34:	mov	w2, #0x5                   	// #5
  401a38:	mov	x0, xzr
  401a3c:	bl	401370 <dcgettext@plt>
  401a40:	adrp	x1, 403000 <ferror@plt+0x1c10>
  401a44:	mov	x19, x0
  401a48:	add	x1, x1, #0x6a5
  401a4c:	mov	w2, #0x5                   	// #5
  401a50:	mov	x0, xzr
  401a54:	bl	401370 <dcgettext@plt>
  401a58:	mov	x4, x0
  401a5c:	adrp	x0, 403000 <ferror@plt+0x1c10>
  401a60:	adrp	x1, 403000 <ferror@plt+0x1c10>
  401a64:	adrp	x3, 403000 <ferror@plt+0x1c10>
  401a68:	add	x0, x0, #0x667
  401a6c:	add	x1, x1, #0x678
  401a70:	add	x3, x3, #0x696
  401a74:	mov	x2, x19
  401a78:	bl	4013a0 <printf@plt>
  401a7c:	adrp	x1, 403000 <ferror@plt+0x1c10>
  401a80:	add	x1, x1, #0x6b5
  401a84:	mov	w2, #0x5                   	// #5
  401a88:	mov	x0, xzr
  401a8c:	bl	401370 <dcgettext@plt>
  401a90:	adrp	x1, 403000 <ferror@plt+0x1c10>
  401a94:	add	x1, x1, #0x6d0
  401a98:	bl	4013a0 <printf@plt>
  401a9c:	mov	w0, wzr
  401aa0:	bl	401150 <exit@plt>
  401aa4:	stp	x29, x30, [sp, #-32]!
  401aa8:	adrp	x8, 414000 <ferror@plt+0x12c10>
  401aac:	stp	x20, x19, [sp, #16]
  401ab0:	ldr	x20, [x8, #432]
  401ab4:	mov	x29, sp
  401ab8:	bl	4013b0 <__errno_location@plt>
  401abc:	mov	x19, x0
  401ac0:	str	wzr, [x0]
  401ac4:	mov	x0, x20
  401ac8:	bl	4013f0 <ferror@plt>
  401acc:	cbnz	w0, 401b6c <ferror@plt+0x77c>
  401ad0:	mov	x0, x20
  401ad4:	bl	401340 <fflush@plt>
  401ad8:	cbz	w0, 401b2c <ferror@plt+0x73c>
  401adc:	ldr	w20, [x19]
  401ae0:	cmp	w20, #0x9
  401ae4:	b.eq	401af0 <ferror@plt+0x700>  // b.none
  401ae8:	cmp	w20, #0x20
  401aec:	b.ne	401b84 <ferror@plt+0x794>  // b.any
  401af0:	adrp	x8, 414000 <ferror@plt+0x12c10>
  401af4:	ldr	x20, [x8, #408]
  401af8:	str	wzr, [x19]
  401afc:	mov	x0, x20
  401b00:	bl	4013f0 <ferror@plt>
  401b04:	cbnz	w0, 401ba8 <ferror@plt+0x7b8>
  401b08:	mov	x0, x20
  401b0c:	bl	401340 <fflush@plt>
  401b10:	cbz	w0, 401b4c <ferror@plt+0x75c>
  401b14:	ldr	w8, [x19]
  401b18:	cmp	w8, #0x9
  401b1c:	b.ne	401ba8 <ferror@plt+0x7b8>  // b.any
  401b20:	ldp	x20, x19, [sp, #16]
  401b24:	ldp	x29, x30, [sp], #32
  401b28:	ret
  401b2c:	mov	x0, x20
  401b30:	bl	4011c0 <fileno@plt>
  401b34:	tbnz	w0, #31, 401adc <ferror@plt+0x6ec>
  401b38:	bl	401160 <dup@plt>
  401b3c:	tbnz	w0, #31, 401adc <ferror@plt+0x6ec>
  401b40:	bl	401240 <close@plt>
  401b44:	cbnz	w0, 401adc <ferror@plt+0x6ec>
  401b48:	b	401af0 <ferror@plt+0x700>
  401b4c:	mov	x0, x20
  401b50:	bl	4011c0 <fileno@plt>
  401b54:	tbnz	w0, #31, 401b14 <ferror@plt+0x724>
  401b58:	bl	401160 <dup@plt>
  401b5c:	tbnz	w0, #31, 401b14 <ferror@plt+0x724>
  401b60:	bl	401240 <close@plt>
  401b64:	cbnz	w0, 401b14 <ferror@plt+0x724>
  401b68:	b	401b20 <ferror@plt+0x730>
  401b6c:	adrp	x1, 403000 <ferror@plt+0x1c10>
  401b70:	add	x1, x1, #0x57d
  401b74:	mov	w2, #0x5                   	// #5
  401b78:	mov	x0, xzr
  401b7c:	bl	401370 <dcgettext@plt>
  401b80:	b	401b9c <ferror@plt+0x7ac>
  401b84:	adrp	x1, 403000 <ferror@plt+0x1c10>
  401b88:	add	x1, x1, #0x57d
  401b8c:	mov	w2, #0x5                   	// #5
  401b90:	mov	x0, xzr
  401b94:	bl	401370 <dcgettext@plt>
  401b98:	cbnz	w20, 401ba4 <ferror@plt+0x7b4>
  401b9c:	bl	401350 <warnx@plt>
  401ba0:	b	401ba8 <ferror@plt+0x7b8>
  401ba4:	bl	4012b0 <warn@plt>
  401ba8:	mov	w0, #0x1                   	// #1
  401bac:	bl	401110 <_exit@plt>
  401bb0:	adrp	x8, 414000 <ferror@plt+0x12c10>
  401bb4:	str	w0, [x8, #400]
  401bb8:	ret
  401bbc:	sub	sp, sp, #0x70
  401bc0:	stp	x29, x30, [sp, #16]
  401bc4:	stp	x28, x27, [sp, #32]
  401bc8:	stp	x26, x25, [sp, #48]
  401bcc:	stp	x24, x23, [sp, #64]
  401bd0:	stp	x22, x21, [sp, #80]
  401bd4:	stp	x20, x19, [sp, #96]
  401bd8:	add	x29, sp, #0x10
  401bdc:	str	xzr, [x1]
  401be0:	cbz	x0, 401c24 <ferror@plt+0x834>
  401be4:	ldrb	w23, [x0]
  401be8:	mov	x20, x0
  401bec:	cbz	x23, 401c24 <ferror@plt+0x834>
  401bf0:	mov	x21, x2
  401bf4:	mov	x19, x1
  401bf8:	bl	4012c0 <__ctype_b_loc@plt>
  401bfc:	ldr	x8, [x0]
  401c00:	mov	x22, x0
  401c04:	ldrh	w9, [x8, x23, lsl #1]
  401c08:	tbz	w9, #13, 401c1c <ferror@plt+0x82c>
  401c0c:	add	x9, x20, #0x1
  401c10:	ldrb	w23, [x9], #1
  401c14:	ldrh	w10, [x8, x23, lsl #1]
  401c18:	tbnz	w10, #13, 401c10 <ferror@plt+0x820>
  401c1c:	cmp	w23, #0x2d
  401c20:	b.ne	401c58 <ferror@plt+0x868>  // b.any
  401c24:	mov	w24, #0xffffffea            	// #-22
  401c28:	neg	w19, w24
  401c2c:	bl	4013b0 <__errno_location@plt>
  401c30:	str	w19, [x0]
  401c34:	mov	w0, w24
  401c38:	ldp	x20, x19, [sp, #96]
  401c3c:	ldp	x22, x21, [sp, #80]
  401c40:	ldp	x24, x23, [sp, #64]
  401c44:	ldp	x26, x25, [sp, #48]
  401c48:	ldp	x28, x27, [sp, #32]
  401c4c:	ldp	x29, x30, [sp, #16]
  401c50:	add	sp, sp, #0x70
  401c54:	ret
  401c58:	bl	4013b0 <__errno_location@plt>
  401c5c:	mov	x23, x0
  401c60:	str	wzr, [x0]
  401c64:	add	x1, sp, #0x8
  401c68:	mov	x0, x20
  401c6c:	mov	w2, wzr
  401c70:	str	xzr, [sp, #8]
  401c74:	bl	401260 <strtoumax@plt>
  401c78:	ldr	x25, [sp, #8]
  401c7c:	ldr	w8, [x23]
  401c80:	cmp	x25, x20
  401c84:	b.eq	401e04 <ferror@plt+0xa14>  // b.none
  401c88:	add	x9, x0, #0x1
  401c8c:	mov	x20, x0
  401c90:	cmp	x9, #0x1
  401c94:	b.hi	401c9c <ferror@plt+0x8ac>  // b.pmore
  401c98:	cbnz	w8, 401e08 <ferror@plt+0xa18>
  401c9c:	cbz	x25, 401e14 <ferror@plt+0xa24>
  401ca0:	ldrb	w8, [x25]
  401ca4:	cbz	w8, 401e14 <ferror@plt+0xa24>
  401ca8:	mov	w27, wzr
  401cac:	mov	x28, xzr
  401cb0:	mov	w8, #0x400                 	// #1024
  401cb4:	str	x8, [sp]
  401cb8:	ldrb	w8, [x25, #1]
  401cbc:	cmp	w8, #0x61
  401cc0:	b.le	401cec <ferror@plt+0x8fc>
  401cc4:	cmp	w8, #0x62
  401cc8:	b.eq	401cf4 <ferror@plt+0x904>  // b.none
  401ccc:	cmp	w8, #0x69
  401cd0:	b.ne	401d04 <ferror@plt+0x914>  // b.any
  401cd4:	ldrb	w8, [x25, #2]
  401cd8:	orr	w8, w8, #0x20
  401cdc:	cmp	w8, #0x62
  401ce0:	b.ne	401d04 <ferror@plt+0x914>  // b.any
  401ce4:	ldrb	w8, [x25, #3]
  401ce8:	b	401d00 <ferror@plt+0x910>
  401cec:	cmp	w8, #0x42
  401cf0:	b.ne	401d00 <ferror@plt+0x910>  // b.any
  401cf4:	ldrb	w8, [x25, #2]
  401cf8:	cbnz	w8, 401d04 <ferror@plt+0x914>
  401cfc:	b	401e24 <ferror@plt+0xa34>
  401d00:	cbz	w8, 401e2c <ferror@plt+0xa3c>
  401d04:	bl	4011b0 <localeconv@plt>
  401d08:	cbz	x0, 401d28 <ferror@plt+0x938>
  401d0c:	ldr	x24, [x0]
  401d10:	cbz	x24, 401d34 <ferror@plt+0x944>
  401d14:	mov	x0, x24
  401d18:	bl	401130 <strlen@plt>
  401d1c:	mov	x26, x0
  401d20:	mov	w8, #0x1                   	// #1
  401d24:	b	401d3c <ferror@plt+0x94c>
  401d28:	mov	w8, wzr
  401d2c:	mov	x24, xzr
  401d30:	b	401d38 <ferror@plt+0x948>
  401d34:	mov	w8, wzr
  401d38:	mov	x26, xzr
  401d3c:	cbnz	x28, 401c24 <ferror@plt+0x834>
  401d40:	ldrb	w9, [x25]
  401d44:	eor	w8, w8, #0x1
  401d48:	cmp	w9, #0x0
  401d4c:	cset	w9, eq  // eq = none
  401d50:	orr	w8, w8, w9
  401d54:	tbnz	w8, #0, 401c24 <ferror@plt+0x834>
  401d58:	mov	x0, x24
  401d5c:	mov	x1, x25
  401d60:	mov	x2, x26
  401d64:	bl	4011f0 <strncmp@plt>
  401d68:	cbnz	w0, 401c24 <ferror@plt+0x834>
  401d6c:	add	x24, x25, x26
  401d70:	ldrb	w8, [x24]
  401d74:	cmp	w8, #0x30
  401d78:	b.ne	401d8c <ferror@plt+0x99c>  // b.any
  401d7c:	ldrb	w8, [x24, #1]!
  401d80:	add	w27, w27, #0x1
  401d84:	cmp	w8, #0x30
  401d88:	b.eq	401d7c <ferror@plt+0x98c>  // b.none
  401d8c:	ldr	x9, [x22]
  401d90:	sxtb	x8, w8
  401d94:	ldrh	w8, [x9, x8, lsl #1]
  401d98:	tbnz	w8, #11, 401dac <ferror@plt+0x9bc>
  401d9c:	mov	x28, xzr
  401da0:	str	x24, [sp, #8]
  401da4:	mov	x25, x24
  401da8:	b	401cb8 <ferror@plt+0x8c8>
  401dac:	add	x1, sp, #0x8
  401db0:	mov	x0, x24
  401db4:	mov	w2, wzr
  401db8:	str	wzr, [x23]
  401dbc:	str	xzr, [sp, #8]
  401dc0:	bl	401260 <strtoumax@plt>
  401dc4:	ldr	x25, [sp, #8]
  401dc8:	ldr	w8, [x23]
  401dcc:	cmp	x25, x24
  401dd0:	b.eq	401e04 <ferror@plt+0xa14>  // b.none
  401dd4:	add	x9, x0, #0x1
  401dd8:	cmp	x9, #0x1
  401ddc:	b.hi	401de4 <ferror@plt+0x9f4>  // b.pmore
  401de0:	cbnz	w8, 401e08 <ferror@plt+0xa18>
  401de4:	mov	x28, xzr
  401de8:	cbz	x0, 401cb8 <ferror@plt+0x8c8>
  401dec:	cbz	x25, 401c24 <ferror@plt+0x834>
  401df0:	ldrb	w8, [x25]
  401df4:	mov	w24, #0xffffffea            	// #-22
  401df8:	mov	x28, x0
  401dfc:	cbnz	w8, 401cb8 <ferror@plt+0x8c8>
  401e00:	b	401c28 <ferror@plt+0x838>
  401e04:	cbz	w8, 401c24 <ferror@plt+0x834>
  401e08:	neg	w24, w8
  401e0c:	tbz	w24, #31, 401c34 <ferror@plt+0x844>
  401e10:	b	401c28 <ferror@plt+0x838>
  401e14:	mov	w24, wzr
  401e18:	str	x20, [x19]
  401e1c:	tbz	w24, #31, 401c34 <ferror@plt+0x844>
  401e20:	b	401c28 <ferror@plt+0x838>
  401e24:	mov	w8, #0x3e8                 	// #1000
  401e28:	str	x8, [sp]
  401e2c:	ldrsb	w23, [x25]
  401e30:	adrp	x22, 403000 <ferror@plt+0x1c10>
  401e34:	add	x22, x22, #0x794
  401e38:	mov	w2, #0x9                   	// #9
  401e3c:	mov	x0, x22
  401e40:	mov	w1, w23
  401e44:	bl	401360 <memchr@plt>
  401e48:	cbnz	x0, 401e68 <ferror@plt+0xa78>
  401e4c:	adrp	x22, 403000 <ferror@plt+0x1c10>
  401e50:	add	x22, x22, #0x79d
  401e54:	mov	w2, #0x9                   	// #9
  401e58:	mov	x0, x22
  401e5c:	mov	w1, w23
  401e60:	bl	401360 <memchr@plt>
  401e64:	cbz	x0, 401c24 <ferror@plt+0x834>
  401e68:	ldr	x11, [sp]
  401e6c:	sub	w8, w0, w22
  401e70:	adds	w8, w8, #0x1
  401e74:	b.cs	401e98 <ferror@plt+0xaa8>  // b.hs, b.nlast
  401e78:	mvn	w9, w0
  401e7c:	add	w9, w9, w22
  401e80:	umulh	x10, x11, x20
  401e84:	cmp	xzr, x10
  401e88:	b.ne	401ea0 <ferror@plt+0xab0>  // b.any
  401e8c:	adds	w9, w9, #0x1
  401e90:	mul	x20, x20, x11
  401e94:	b.cc	401e80 <ferror@plt+0xa90>  // b.lo, b.ul, b.last
  401e98:	mov	w24, wzr
  401e9c:	b	401ea4 <ferror@plt+0xab4>
  401ea0:	mov	w24, #0xffffffde            	// #-34
  401ea4:	cbz	x21, 401eac <ferror@plt+0xabc>
  401ea8:	str	w8, [x21]
  401eac:	cbz	x28, 401e18 <ferror@plt+0xa28>
  401eb0:	cbz	w8, 401e18 <ferror@plt+0xa28>
  401eb4:	mvn	w8, w0
  401eb8:	add	w9, w8, w22
  401ebc:	mov	w8, #0x1                   	// #1
  401ec0:	umulh	x10, x11, x8
  401ec4:	cmp	xzr, x10
  401ec8:	b.ne	401ed8 <ferror@plt+0xae8>  // b.any
  401ecc:	adds	w9, w9, #0x1
  401ed0:	mul	x8, x8, x11
  401ed4:	b.cc	401ec0 <ferror@plt+0xad0>  // b.lo, b.ul, b.last
  401ed8:	mov	w9, #0xa                   	// #10
  401edc:	cmp	x28, #0xb
  401ee0:	b.cc	401ef4 <ferror@plt+0xb04>  // b.lo, b.ul, b.last
  401ee4:	add	x9, x9, x9, lsl #2
  401ee8:	lsl	x9, x9, #1
  401eec:	cmp	x9, x28
  401ef0:	b.cc	401ee4 <ferror@plt+0xaf4>  // b.lo, b.ul, b.last
  401ef4:	cmp	w27, #0x1
  401ef8:	b.lt	401f0c <ferror@plt+0xb1c>  // b.tstop
  401efc:	add	x9, x9, x9, lsl #2
  401f00:	subs	w27, w27, #0x1
  401f04:	lsl	x9, x9, #1
  401f08:	b.ne	401efc <ferror@plt+0xb0c>  // b.any
  401f0c:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
  401f10:	mov	w12, #0x1                   	// #1
  401f14:	movk	x10, #0xcccd
  401f18:	mov	w11, #0xa                   	// #10
  401f1c:	umulh	x13, x28, x10
  401f20:	lsr	x13, x13, #3
  401f24:	add	x14, x12, x12, lsl #2
  401f28:	msub	x15, x13, x11, x28
  401f2c:	lsl	x14, x14, #1
  401f30:	cbz	x15, 401f44 <ferror@plt+0xb54>
  401f34:	udiv	x12, x9, x12
  401f38:	udiv	x12, x12, x15
  401f3c:	udiv	x12, x8, x12
  401f40:	add	x20, x12, x20
  401f44:	cmp	x28, #0x9
  401f48:	mov	x28, x13
  401f4c:	mov	x12, x14
  401f50:	b.hi	401f1c <ferror@plt+0xb2c>  // b.pmore
  401f54:	b	401e18 <ferror@plt+0xa28>
  401f58:	mov	x2, xzr
  401f5c:	b	401bbc <ferror@plt+0x7cc>
  401f60:	stp	x29, x30, [sp, #-48]!
  401f64:	stp	x20, x19, [sp, #32]
  401f68:	mov	x20, x1
  401f6c:	mov	x19, x0
  401f70:	str	x21, [sp, #16]
  401f74:	mov	x29, sp
  401f78:	cbz	x0, 401fac <ferror@plt+0xbbc>
  401f7c:	ldrb	w21, [x19]
  401f80:	mov	x8, x19
  401f84:	cbz	w21, 401fb0 <ferror@plt+0xbc0>
  401f88:	bl	4012c0 <__ctype_b_loc@plt>
  401f8c:	ldr	x9, [x0]
  401f90:	mov	x8, x19
  401f94:	and	x10, x21, #0xff
  401f98:	ldrh	w10, [x9, x10, lsl #1]
  401f9c:	tbz	w10, #11, 401fb0 <ferror@plt+0xbc0>
  401fa0:	ldrb	w21, [x8, #1]!
  401fa4:	cbnz	w21, 401f94 <ferror@plt+0xba4>
  401fa8:	b	401fb0 <ferror@plt+0xbc0>
  401fac:	mov	x8, xzr
  401fb0:	cbz	x20, 401fb8 <ferror@plt+0xbc8>
  401fb4:	str	x8, [x20]
  401fb8:	cmp	x8, x19
  401fbc:	b.ls	401fd0 <ferror@plt+0xbe0>  // b.plast
  401fc0:	ldrb	w8, [x8]
  401fc4:	cmp	w8, #0x0
  401fc8:	cset	w0, eq  // eq = none
  401fcc:	b	401fd4 <ferror@plt+0xbe4>
  401fd0:	mov	w0, wzr
  401fd4:	ldp	x20, x19, [sp, #32]
  401fd8:	ldr	x21, [sp, #16]
  401fdc:	ldp	x29, x30, [sp], #48
  401fe0:	ret
  401fe4:	stp	x29, x30, [sp, #-48]!
  401fe8:	stp	x20, x19, [sp, #32]
  401fec:	mov	x20, x1
  401ff0:	mov	x19, x0
  401ff4:	str	x21, [sp, #16]
  401ff8:	mov	x29, sp
  401ffc:	cbz	x0, 402030 <ferror@plt+0xc40>
  402000:	ldrb	w21, [x19]
  402004:	mov	x8, x19
  402008:	cbz	w21, 402034 <ferror@plt+0xc44>
  40200c:	bl	4012c0 <__ctype_b_loc@plt>
  402010:	ldr	x9, [x0]
  402014:	mov	x8, x19
  402018:	and	x10, x21, #0xff
  40201c:	ldrh	w10, [x9, x10, lsl #1]
  402020:	tbz	w10, #12, 402034 <ferror@plt+0xc44>
  402024:	ldrb	w21, [x8, #1]!
  402028:	cbnz	w21, 402018 <ferror@plt+0xc28>
  40202c:	b	402034 <ferror@plt+0xc44>
  402030:	mov	x8, xzr
  402034:	cbz	x20, 40203c <ferror@plt+0xc4c>
  402038:	str	x8, [x20]
  40203c:	cmp	x8, x19
  402040:	b.ls	402054 <ferror@plt+0xc64>  // b.plast
  402044:	ldrb	w8, [x8]
  402048:	cmp	w8, #0x0
  40204c:	cset	w0, eq  // eq = none
  402050:	b	402058 <ferror@plt+0xc68>
  402054:	mov	w0, wzr
  402058:	ldp	x20, x19, [sp, #32]
  40205c:	ldr	x21, [sp, #16]
  402060:	ldp	x29, x30, [sp], #48
  402064:	ret
  402068:	sub	sp, sp, #0x110
  40206c:	stp	x29, x30, [sp, #208]
  402070:	add	x29, sp, #0xd0
  402074:	mov	x8, #0xffffffffffffffd0    	// #-48
  402078:	mov	x9, sp
  40207c:	sub	x10, x29, #0x50
  402080:	stp	x28, x23, [sp, #224]
  402084:	stp	x22, x21, [sp, #240]
  402088:	stp	x20, x19, [sp, #256]
  40208c:	mov	x20, x1
  402090:	mov	x19, x0
  402094:	movk	x8, #0xff80, lsl #32
  402098:	add	x11, x29, #0x40
  40209c:	add	x9, x9, #0x80
  4020a0:	add	x22, x10, #0x30
  4020a4:	mov	w23, #0xffffffd0            	// #-48
  4020a8:	stp	x2, x3, [x29, #-80]
  4020ac:	stp	x4, x5, [x29, #-64]
  4020b0:	stp	x6, x7, [x29, #-48]
  4020b4:	stp	q1, q2, [sp, #16]
  4020b8:	stp	q3, q4, [sp, #48]
  4020bc:	str	q0, [sp]
  4020c0:	stp	q5, q6, [sp, #80]
  4020c4:	str	q7, [sp, #112]
  4020c8:	stp	x9, x8, [x29, #-16]
  4020cc:	stp	x11, x22, [x29, #-32]
  4020d0:	tbnz	w23, #31, 4020dc <ferror@plt+0xcec>
  4020d4:	mov	w8, w23
  4020d8:	b	4020f4 <ferror@plt+0xd04>
  4020dc:	add	w8, w23, #0x8
  4020e0:	cmn	w23, #0x8
  4020e4:	stur	w8, [x29, #-8]
  4020e8:	b.gt	4020f4 <ferror@plt+0xd04>
  4020ec:	add	x9, x22, w23, sxtw
  4020f0:	b	402100 <ferror@plt+0xd10>
  4020f4:	ldur	x9, [x29, #-32]
  4020f8:	add	x10, x9, #0x8
  4020fc:	stur	x10, [x29, #-32]
  402100:	ldr	x1, [x9]
  402104:	cbz	x1, 40217c <ferror@plt+0xd8c>
  402108:	tbnz	w8, #31, 402114 <ferror@plt+0xd24>
  40210c:	mov	w23, w8
  402110:	b	40212c <ferror@plt+0xd3c>
  402114:	add	w23, w8, #0x8
  402118:	cmn	w8, #0x8
  40211c:	stur	w23, [x29, #-8]
  402120:	b.gt	40212c <ferror@plt+0xd3c>
  402124:	add	x8, x22, w8, sxtw
  402128:	b	402138 <ferror@plt+0xd48>
  40212c:	ldur	x8, [x29, #-32]
  402130:	add	x9, x8, #0x8
  402134:	stur	x9, [x29, #-32]
  402138:	ldr	x21, [x8]
  40213c:	cbz	x21, 40217c <ferror@plt+0xd8c>
  402140:	mov	x0, x19
  402144:	bl	4012a0 <strcmp@plt>
  402148:	cbz	w0, 402160 <ferror@plt+0xd70>
  40214c:	mov	x0, x19
  402150:	mov	x1, x21
  402154:	bl	4012a0 <strcmp@plt>
  402158:	cbnz	w0, 4020d0 <ferror@plt+0xce0>
  40215c:	b	402164 <ferror@plt+0xd74>
  402160:	mov	w0, #0x1                   	// #1
  402164:	ldp	x20, x19, [sp, #256]
  402168:	ldp	x22, x21, [sp, #240]
  40216c:	ldp	x28, x23, [sp, #224]
  402170:	ldp	x29, x30, [sp, #208]
  402174:	add	sp, sp, #0x110
  402178:	ret
  40217c:	adrp	x8, 414000 <ferror@plt+0x12c10>
  402180:	ldr	w0, [x8, #400]
  402184:	adrp	x1, 403000 <ferror@plt+0x1c10>
  402188:	add	x1, x1, #0x7a6
  40218c:	mov	x2, x20
  402190:	mov	x3, x19
  402194:	bl	401380 <errx@plt>
  402198:	cbz	x1, 4021bc <ferror@plt+0xdcc>
  40219c:	sxtb	w8, w2
  4021a0:	ldrsb	w9, [x0]
  4021a4:	cbz	w9, 4021bc <ferror@plt+0xdcc>
  4021a8:	cmp	w8, w9
  4021ac:	b.eq	4021c0 <ferror@plt+0xdd0>  // b.none
  4021b0:	sub	x1, x1, #0x1
  4021b4:	add	x0, x0, #0x1
  4021b8:	cbnz	x1, 4021a0 <ferror@plt+0xdb0>
  4021bc:	mov	x0, xzr
  4021c0:	ret
  4021c4:	stp	x29, x30, [sp, #-32]!
  4021c8:	stp	x20, x19, [sp, #16]
  4021cc:	mov	x29, sp
  4021d0:	mov	x20, x1
  4021d4:	mov	x19, x0
  4021d8:	bl	402218 <ferror@plt+0xe28>
  4021dc:	cmp	w0, w0, sxth
  4021e0:	b.ne	4021f0 <ferror@plt+0xe00>  // b.any
  4021e4:	ldp	x20, x19, [sp, #16]
  4021e8:	ldp	x29, x30, [sp], #32
  4021ec:	ret
  4021f0:	bl	4013b0 <__errno_location@plt>
  4021f4:	mov	w8, #0x22                  	// #34
  4021f8:	str	w8, [x0]
  4021fc:	adrp	x8, 414000 <ferror@plt+0x12c10>
  402200:	ldr	w0, [x8, #400]
  402204:	adrp	x1, 403000 <ferror@plt+0x1c10>
  402208:	add	x1, x1, #0x7a6
  40220c:	mov	x2, x20
  402210:	mov	x3, x19
  402214:	bl	4013d0 <err@plt>
  402218:	stp	x29, x30, [sp, #-32]!
  40221c:	stp	x20, x19, [sp, #16]
  402220:	mov	x29, sp
  402224:	mov	x20, x1
  402228:	mov	x19, x0
  40222c:	bl	4022d0 <ferror@plt+0xee0>
  402230:	cmp	x0, w0, sxtw
  402234:	b.ne	402244 <ferror@plt+0xe54>  // b.any
  402238:	ldp	x20, x19, [sp, #16]
  40223c:	ldp	x29, x30, [sp], #32
  402240:	ret
  402244:	bl	4013b0 <__errno_location@plt>
  402248:	mov	w8, #0x22                  	// #34
  40224c:	str	w8, [x0]
  402250:	adrp	x8, 414000 <ferror@plt+0x12c10>
  402254:	ldr	w0, [x8, #400]
  402258:	adrp	x1, 403000 <ferror@plt+0x1c10>
  40225c:	add	x1, x1, #0x7a6
  402260:	mov	x2, x20
  402264:	mov	x3, x19
  402268:	bl	4013d0 <err@plt>
  40226c:	mov	w2, #0xa                   	// #10
  402270:	b	402274 <ferror@plt+0xe84>
  402274:	stp	x29, x30, [sp, #-32]!
  402278:	stp	x20, x19, [sp, #16]
  40227c:	mov	x29, sp
  402280:	mov	x20, x1
  402284:	mov	x19, x0
  402288:	bl	40238c <ferror@plt+0xf9c>
  40228c:	cmp	w0, #0x10, lsl #12
  402290:	b.cs	4022a0 <ferror@plt+0xeb0>  // b.hs, b.nlast
  402294:	ldp	x20, x19, [sp, #16]
  402298:	ldp	x29, x30, [sp], #32
  40229c:	ret
  4022a0:	bl	4013b0 <__errno_location@plt>
  4022a4:	mov	w8, #0x22                  	// #34
  4022a8:	str	w8, [x0]
  4022ac:	adrp	x8, 414000 <ferror@plt+0x12c10>
  4022b0:	ldr	w0, [x8, #400]
  4022b4:	adrp	x1, 403000 <ferror@plt+0x1c10>
  4022b8:	add	x1, x1, #0x7a6
  4022bc:	mov	x2, x20
  4022c0:	mov	x3, x19
  4022c4:	bl	4013d0 <err@plt>
  4022c8:	mov	w2, #0x10                  	// #16
  4022cc:	b	402274 <ferror@plt+0xe84>
  4022d0:	stp	x29, x30, [sp, #-48]!
  4022d4:	mov	x29, sp
  4022d8:	str	x21, [sp, #16]
  4022dc:	stp	x20, x19, [sp, #32]
  4022e0:	mov	x20, x1
  4022e4:	mov	x19, x0
  4022e8:	str	xzr, [x29, #24]
  4022ec:	bl	4013b0 <__errno_location@plt>
  4022f0:	str	wzr, [x0]
  4022f4:	cbz	x19, 402344 <ferror@plt+0xf54>
  4022f8:	ldrb	w8, [x19]
  4022fc:	cbz	w8, 402344 <ferror@plt+0xf54>
  402300:	mov	x21, x0
  402304:	add	x1, x29, #0x18
  402308:	mov	w2, #0xa                   	// #10
  40230c:	mov	x0, x19
  402310:	bl	401170 <strtoimax@plt>
  402314:	ldr	w8, [x21]
  402318:	cbnz	w8, 402360 <ferror@plt+0xf70>
  40231c:	ldr	x8, [x29, #24]
  402320:	cmp	x8, x19
  402324:	b.eq	402344 <ferror@plt+0xf54>  // b.none
  402328:	cbz	x8, 402334 <ferror@plt+0xf44>
  40232c:	ldrb	w8, [x8]
  402330:	cbnz	w8, 402344 <ferror@plt+0xf54>
  402334:	ldp	x20, x19, [sp, #32]
  402338:	ldr	x21, [sp, #16]
  40233c:	ldp	x29, x30, [sp], #48
  402340:	ret
  402344:	adrp	x8, 414000 <ferror@plt+0x12c10>
  402348:	ldr	w0, [x8, #400]
  40234c:	adrp	x1, 403000 <ferror@plt+0x1c10>
  402350:	add	x1, x1, #0x7a6
  402354:	mov	x2, x20
  402358:	mov	x3, x19
  40235c:	bl	401380 <errx@plt>
  402360:	adrp	x9, 414000 <ferror@plt+0x12c10>
  402364:	ldr	w0, [x9, #400]
  402368:	cmp	w8, #0x22
  40236c:	b.ne	40234c <ferror@plt+0xf5c>  // b.any
  402370:	adrp	x1, 403000 <ferror@plt+0x1c10>
  402374:	add	x1, x1, #0x7a6
  402378:	mov	x2, x20
  40237c:	mov	x3, x19
  402380:	bl	4013d0 <err@plt>
  402384:	mov	w2, #0xa                   	// #10
  402388:	b	40238c <ferror@plt+0xf9c>
  40238c:	stp	x29, x30, [sp, #-32]!
  402390:	stp	x20, x19, [sp, #16]
  402394:	mov	x29, sp
  402398:	mov	x20, x1
  40239c:	mov	x19, x0
  4023a0:	bl	4023f0 <ferror@plt+0x1000>
  4023a4:	lsr	x8, x0, #32
  4023a8:	cbnz	x8, 4023b8 <ferror@plt+0xfc8>
  4023ac:	ldp	x20, x19, [sp, #16]
  4023b0:	ldp	x29, x30, [sp], #32
  4023b4:	ret
  4023b8:	bl	4013b0 <__errno_location@plt>
  4023bc:	mov	w8, #0x22                  	// #34
  4023c0:	str	w8, [x0]
  4023c4:	adrp	x8, 414000 <ferror@plt+0x12c10>
  4023c8:	ldr	w0, [x8, #400]
  4023cc:	adrp	x1, 403000 <ferror@plt+0x1c10>
  4023d0:	add	x1, x1, #0x7a6
  4023d4:	mov	x2, x20
  4023d8:	mov	x3, x19
  4023dc:	bl	4013d0 <err@plt>
  4023e0:	mov	w2, #0x10                  	// #16
  4023e4:	b	40238c <ferror@plt+0xf9c>
  4023e8:	mov	w2, #0xa                   	// #10
  4023ec:	b	4023f0 <ferror@plt+0x1000>
  4023f0:	sub	sp, sp, #0x40
  4023f4:	stp	x29, x30, [sp, #16]
  4023f8:	stp	x22, x21, [sp, #32]
  4023fc:	stp	x20, x19, [sp, #48]
  402400:	add	x29, sp, #0x10
  402404:	mov	w21, w2
  402408:	mov	x20, x1
  40240c:	mov	x19, x0
  402410:	str	xzr, [sp, #8]
  402414:	bl	4013b0 <__errno_location@plt>
  402418:	str	wzr, [x0]
  40241c:	cbz	x19, 402470 <ferror@plt+0x1080>
  402420:	ldrb	w8, [x19]
  402424:	cbz	w8, 402470 <ferror@plt+0x1080>
  402428:	mov	x22, x0
  40242c:	add	x1, sp, #0x8
  402430:	mov	x0, x19
  402434:	mov	w2, w21
  402438:	bl	401260 <strtoumax@plt>
  40243c:	ldr	w8, [x22]
  402440:	cbnz	w8, 40248c <ferror@plt+0x109c>
  402444:	ldr	x8, [sp, #8]
  402448:	cmp	x8, x19
  40244c:	b.eq	402470 <ferror@plt+0x1080>  // b.none
  402450:	cbz	x8, 40245c <ferror@plt+0x106c>
  402454:	ldrb	w8, [x8]
  402458:	cbnz	w8, 402470 <ferror@plt+0x1080>
  40245c:	ldp	x20, x19, [sp, #48]
  402460:	ldp	x22, x21, [sp, #32]
  402464:	ldp	x29, x30, [sp, #16]
  402468:	add	sp, sp, #0x40
  40246c:	ret
  402470:	adrp	x8, 414000 <ferror@plt+0x12c10>
  402474:	ldr	w0, [x8, #400]
  402478:	adrp	x1, 403000 <ferror@plt+0x1c10>
  40247c:	add	x1, x1, #0x7a6
  402480:	mov	x2, x20
  402484:	mov	x3, x19
  402488:	bl	401380 <errx@plt>
  40248c:	adrp	x9, 414000 <ferror@plt+0x12c10>
  402490:	ldr	w0, [x9, #400]
  402494:	cmp	w8, #0x22
  402498:	b.ne	402478 <ferror@plt+0x1088>  // b.any
  40249c:	adrp	x1, 403000 <ferror@plt+0x1c10>
  4024a0:	add	x1, x1, #0x7a6
  4024a4:	mov	x2, x20
  4024a8:	mov	x3, x19
  4024ac:	bl	4013d0 <err@plt>
  4024b0:	mov	w2, #0x10                  	// #16
  4024b4:	b	4023f0 <ferror@plt+0x1000>
  4024b8:	stp	x29, x30, [sp, #-48]!
  4024bc:	mov	x29, sp
  4024c0:	str	x21, [sp, #16]
  4024c4:	stp	x20, x19, [sp, #32]
  4024c8:	mov	x20, x1
  4024cc:	mov	x19, x0
  4024d0:	str	xzr, [x29, #24]
  4024d4:	bl	4013b0 <__errno_location@plt>
  4024d8:	str	wzr, [x0]
  4024dc:	cbz	x19, 402528 <ferror@plt+0x1138>
  4024e0:	ldrb	w8, [x19]
  4024e4:	cbz	w8, 402528 <ferror@plt+0x1138>
  4024e8:	mov	x21, x0
  4024ec:	add	x1, x29, #0x18
  4024f0:	mov	x0, x19
  4024f4:	bl	401180 <strtod@plt>
  4024f8:	ldr	w8, [x21]
  4024fc:	cbnz	w8, 402544 <ferror@plt+0x1154>
  402500:	ldr	x8, [x29, #24]
  402504:	cmp	x8, x19
  402508:	b.eq	402528 <ferror@plt+0x1138>  // b.none
  40250c:	cbz	x8, 402518 <ferror@plt+0x1128>
  402510:	ldrb	w8, [x8]
  402514:	cbnz	w8, 402528 <ferror@plt+0x1138>
  402518:	ldp	x20, x19, [sp, #32]
  40251c:	ldr	x21, [sp, #16]
  402520:	ldp	x29, x30, [sp], #48
  402524:	ret
  402528:	adrp	x8, 414000 <ferror@plt+0x12c10>
  40252c:	ldr	w0, [x8, #400]
  402530:	adrp	x1, 403000 <ferror@plt+0x1c10>
  402534:	add	x1, x1, #0x7a6
  402538:	mov	x2, x20
  40253c:	mov	x3, x19
  402540:	bl	401380 <errx@plt>
  402544:	adrp	x9, 414000 <ferror@plt+0x12c10>
  402548:	ldr	w0, [x9, #400]
  40254c:	cmp	w8, #0x22
  402550:	b.ne	402530 <ferror@plt+0x1140>  // b.any
  402554:	adrp	x1, 403000 <ferror@plt+0x1c10>
  402558:	add	x1, x1, #0x7a6
  40255c:	mov	x2, x20
  402560:	mov	x3, x19
  402564:	bl	4013d0 <err@plt>
  402568:	stp	x29, x30, [sp, #-48]!
  40256c:	mov	x29, sp
  402570:	str	x21, [sp, #16]
  402574:	stp	x20, x19, [sp, #32]
  402578:	mov	x20, x1
  40257c:	mov	x19, x0
  402580:	str	xzr, [x29, #24]
  402584:	bl	4013b0 <__errno_location@plt>
  402588:	str	wzr, [x0]
  40258c:	cbz	x19, 4025dc <ferror@plt+0x11ec>
  402590:	ldrb	w8, [x19]
  402594:	cbz	w8, 4025dc <ferror@plt+0x11ec>
  402598:	mov	x21, x0
  40259c:	add	x1, x29, #0x18
  4025a0:	mov	w2, #0xa                   	// #10
  4025a4:	mov	x0, x19
  4025a8:	bl	4012d0 <strtol@plt>
  4025ac:	ldr	w8, [x21]
  4025b0:	cbnz	w8, 4025f8 <ferror@plt+0x1208>
  4025b4:	ldr	x8, [x29, #24]
  4025b8:	cmp	x8, x19
  4025bc:	b.eq	4025dc <ferror@plt+0x11ec>  // b.none
  4025c0:	cbz	x8, 4025cc <ferror@plt+0x11dc>
  4025c4:	ldrb	w8, [x8]
  4025c8:	cbnz	w8, 4025dc <ferror@plt+0x11ec>
  4025cc:	ldp	x20, x19, [sp, #32]
  4025d0:	ldr	x21, [sp, #16]
  4025d4:	ldp	x29, x30, [sp], #48
  4025d8:	ret
  4025dc:	adrp	x8, 414000 <ferror@plt+0x12c10>
  4025e0:	ldr	w0, [x8, #400]
  4025e4:	adrp	x1, 403000 <ferror@plt+0x1c10>
  4025e8:	add	x1, x1, #0x7a6
  4025ec:	mov	x2, x20
  4025f0:	mov	x3, x19
  4025f4:	bl	401380 <errx@plt>
  4025f8:	adrp	x9, 414000 <ferror@plt+0x12c10>
  4025fc:	ldr	w0, [x9, #400]
  402600:	cmp	w8, #0x22
  402604:	b.ne	4025e4 <ferror@plt+0x11f4>  // b.any
  402608:	adrp	x1, 403000 <ferror@plt+0x1c10>
  40260c:	add	x1, x1, #0x7a6
  402610:	mov	x2, x20
  402614:	mov	x3, x19
  402618:	bl	4013d0 <err@plt>
  40261c:	stp	x29, x30, [sp, #-48]!
  402620:	mov	x29, sp
  402624:	str	x21, [sp, #16]
  402628:	stp	x20, x19, [sp, #32]
  40262c:	mov	x20, x1
  402630:	mov	x19, x0
  402634:	str	xzr, [x29, #24]
  402638:	bl	4013b0 <__errno_location@plt>
  40263c:	str	wzr, [x0]
  402640:	cbz	x19, 402690 <ferror@plt+0x12a0>
  402644:	ldrb	w8, [x19]
  402648:	cbz	w8, 402690 <ferror@plt+0x12a0>
  40264c:	mov	x21, x0
  402650:	add	x1, x29, #0x18
  402654:	mov	w2, #0xa                   	// #10
  402658:	mov	x0, x19
  40265c:	bl	401120 <strtoul@plt>
  402660:	ldr	w8, [x21]
  402664:	cbnz	w8, 4026ac <ferror@plt+0x12bc>
  402668:	ldr	x8, [x29, #24]
  40266c:	cmp	x8, x19
  402670:	b.eq	402690 <ferror@plt+0x12a0>  // b.none
  402674:	cbz	x8, 402680 <ferror@plt+0x1290>
  402678:	ldrb	w8, [x8]
  40267c:	cbnz	w8, 402690 <ferror@plt+0x12a0>
  402680:	ldp	x20, x19, [sp, #32]
  402684:	ldr	x21, [sp, #16]
  402688:	ldp	x29, x30, [sp], #48
  40268c:	ret
  402690:	adrp	x8, 414000 <ferror@plt+0x12c10>
  402694:	ldr	w0, [x8, #400]
  402698:	adrp	x1, 403000 <ferror@plt+0x1c10>
  40269c:	add	x1, x1, #0x7a6
  4026a0:	mov	x2, x20
  4026a4:	mov	x3, x19
  4026a8:	bl	401380 <errx@plt>
  4026ac:	adrp	x9, 414000 <ferror@plt+0x12c10>
  4026b0:	ldr	w0, [x9, #400]
  4026b4:	cmp	w8, #0x22
  4026b8:	b.ne	402698 <ferror@plt+0x12a8>  // b.any
  4026bc:	adrp	x1, 403000 <ferror@plt+0x1c10>
  4026c0:	add	x1, x1, #0x7a6
  4026c4:	mov	x2, x20
  4026c8:	mov	x3, x19
  4026cc:	bl	4013d0 <err@plt>
  4026d0:	sub	sp, sp, #0x30
  4026d4:	stp	x20, x19, [sp, #32]
  4026d8:	mov	x20, x1
  4026dc:	add	x1, sp, #0x8
  4026e0:	mov	x2, xzr
  4026e4:	stp	x29, x30, [sp, #16]
  4026e8:	add	x29, sp, #0x10
  4026ec:	mov	x19, x0
  4026f0:	bl	401bbc <ferror@plt+0x7cc>
  4026f4:	cbnz	w0, 40270c <ferror@plt+0x131c>
  4026f8:	ldr	x0, [sp, #8]
  4026fc:	ldp	x20, x19, [sp, #32]
  402700:	ldp	x29, x30, [sp, #16]
  402704:	add	sp, sp, #0x30
  402708:	ret
  40270c:	bl	4013b0 <__errno_location@plt>
  402710:	adrp	x9, 414000 <ferror@plt+0x12c10>
  402714:	ldr	w8, [x0]
  402718:	ldr	w0, [x9, #400]
  40271c:	adrp	x1, 403000 <ferror@plt+0x1c10>
  402720:	add	x1, x1, #0x7a6
  402724:	mov	x2, x20
  402728:	mov	x3, x19
  40272c:	cbnz	w8, 402734 <ferror@plt+0x1344>
  402730:	bl	401380 <errx@plt>
  402734:	bl	4013d0 <err@plt>
  402738:	stp	x29, x30, [sp, #-32]!
  40273c:	str	x19, [sp, #16]
  402740:	mov	x19, x1
  402744:	mov	x1, x2
  402748:	mov	x29, sp
  40274c:	bl	4024b8 <ferror@plt+0x10c8>
  402750:	adrp	x8, 403000 <ferror@plt+0x1c10>
  402754:	ldr	d1, [x8, #1920]
  402758:	fcvtzs	x8, d0
  40275c:	scvtf	d2, x8
  402760:	fsub	d0, d0, d2
  402764:	fmul	d0, d0, d1
  402768:	fcvtzs	x9, d0
  40276c:	stp	x8, x9, [x19]
  402770:	ldr	x19, [sp, #16]
  402774:	ldp	x29, x30, [sp], #32
  402778:	ret
  40277c:	and	w8, w0, #0xf000
  402780:	sub	w8, w8, #0x1, lsl #12
  402784:	lsr	w9, w8, #12
  402788:	cmp	w9, #0xb
  40278c:	mov	w8, wzr
  402790:	b.hi	4027e4 <ferror@plt+0x13f4>  // b.pmore
  402794:	adrp	x10, 403000 <ferror@plt+0x1c10>
  402798:	add	x10, x10, #0x788
  40279c:	adr	x11, 4027b0 <ferror@plt+0x13c0>
  4027a0:	ldrb	w12, [x10, x9]
  4027a4:	add	x11, x11, x12, lsl #2
  4027a8:	mov	w9, #0x64                  	// #100
  4027ac:	br	x11
  4027b0:	mov	w9, #0x70                  	// #112
  4027b4:	b	4027dc <ferror@plt+0x13ec>
  4027b8:	mov	w9, #0x63                  	// #99
  4027bc:	b	4027dc <ferror@plt+0x13ec>
  4027c0:	mov	w9, #0x62                  	// #98
  4027c4:	b	4027dc <ferror@plt+0x13ec>
  4027c8:	mov	w9, #0x6c                  	// #108
  4027cc:	b	4027dc <ferror@plt+0x13ec>
  4027d0:	mov	w9, #0x73                  	// #115
  4027d4:	b	4027dc <ferror@plt+0x13ec>
  4027d8:	mov	w9, #0x2d                  	// #45
  4027dc:	mov	w8, #0x1                   	// #1
  4027e0:	strb	w9, [x1]
  4027e4:	tst	w0, #0x100
  4027e8:	mov	w9, #0x72                  	// #114
  4027ec:	mov	w10, #0x2d                  	// #45
  4027f0:	add	x11, x1, x8
  4027f4:	mov	w12, #0x77                  	// #119
  4027f8:	csel	w17, w10, w9, eq  // eq = none
  4027fc:	tst	w0, #0x80
  402800:	mov	w14, #0x53                  	// #83
  402804:	mov	w15, #0x73                  	// #115
  402808:	mov	w16, #0x78                  	// #120
  40280c:	strb	w17, [x11]
  402810:	csel	w17, w10, w12, eq  // eq = none
  402814:	tst	w0, #0x40
  402818:	orr	x13, x8, #0x2
  40281c:	strb	w17, [x11, #1]
  402820:	csel	w11, w15, w14, ne  // ne = any
  402824:	csel	w17, w16, w10, ne  // ne = any
  402828:	tst	w0, #0x800
  40282c:	csel	w11, w17, w11, eq  // eq = none
  402830:	add	x13, x13, x1
  402834:	tst	w0, #0x20
  402838:	strb	w11, [x13]
  40283c:	csel	w11, w10, w9, eq  // eq = none
  402840:	tst	w0, #0x10
  402844:	strb	w11, [x13, #1]
  402848:	csel	w11, w10, w12, eq  // eq = none
  40284c:	tst	w0, #0x8
  402850:	csel	w14, w15, w14, ne  // ne = any
  402854:	csel	w15, w16, w10, ne  // ne = any
  402858:	tst	w0, #0x400
  40285c:	orr	x8, x8, #0x6
  402860:	csel	w14, w15, w14, eq  // eq = none
  402864:	tst	w0, #0x4
  402868:	add	x8, x8, x1
  40286c:	csel	w9, w10, w9, eq  // eq = none
  402870:	tst	w0, #0x2
  402874:	mov	w17, #0x54                  	// #84
  402878:	strb	w11, [x13, #2]
  40287c:	mov	w11, #0x74                  	// #116
  402880:	strb	w14, [x13, #3]
  402884:	strb	w9, [x8]
  402888:	csel	w9, w10, w12, eq  // eq = none
  40288c:	tst	w0, #0x1
  402890:	strb	w9, [x8, #1]
  402894:	csel	w9, w11, w17, ne  // ne = any
  402898:	csel	w10, w16, w10, ne  // ne = any
  40289c:	tst	w0, #0x200
  4028a0:	csel	w9, w10, w9, eq  // eq = none
  4028a4:	mov	x0, x1
  4028a8:	strb	w9, [x8, #2]
  4028ac:	strb	wzr, [x8, #3]
  4028b0:	ret
  4028b4:	sub	sp, sp, #0x50
  4028b8:	add	x8, sp, #0x8
  4028bc:	stp	x29, x30, [sp, #48]
  4028c0:	stp	x20, x19, [sp, #64]
  4028c4:	add	x29, sp, #0x30
  4028c8:	tbz	w0, #1, 4028d8 <ferror@plt+0x14e8>
  4028cc:	orr	x8, x8, #0x1
  4028d0:	mov	w9, #0x20                  	// #32
  4028d4:	strb	w9, [sp, #8]
  4028d8:	mov	x9, xzr
  4028dc:	add	x10, x9, #0xa
  4028e0:	lsr	x11, x1, x10
  4028e4:	cbz	x11, 4028fc <ferror@plt+0x150c>
  4028e8:	cmp	x10, #0x33
  4028ec:	mov	x9, x10
  4028f0:	b.cc	4028dc <ferror@plt+0x14ec>  // b.lo, b.ul, b.last
  4028f4:	mov	w9, #0x3c                  	// #60
  4028f8:	b	402900 <ferror@plt+0x1510>
  4028fc:	cbz	w9, 4029b4 <ferror@plt+0x15c4>
  402900:	mov	w10, #0x6667                	// #26215
  402904:	movk	w10, #0x6666, lsl #16
  402908:	smull	x10, w9, w10
  40290c:	adrp	x11, 403000 <ferror@plt+0x1c10>
  402910:	lsr	x12, x10, #63
  402914:	asr	x10, x10, #34
  402918:	add	x11, x11, #0x7af
  40291c:	add	w10, w10, w12
  402920:	ldrb	w12, [x11, w10, sxtw]
  402924:	mov	x10, #0xffffffffffffffff    	// #-1
  402928:	lsl	x10, x10, x9
  40292c:	mov	x11, x8
  402930:	lsr	x19, x1, x9
  402934:	bic	x10, x1, x10
  402938:	strb	w12, [x11], #1
  40293c:	tbz	w0, #0, 402958 <ferror@plt+0x1568>
  402940:	add	w12, w9, #0x9
  402944:	cmp	w12, #0x13
  402948:	b.cc	402958 <ferror@plt+0x1568>  // b.lo, b.ul, b.last
  40294c:	mov	w11, #0x4269                	// #17001
  402950:	sturh	w11, [x8, #1]
  402954:	add	x11, x8, #0x3
  402958:	strb	wzr, [x11]
  40295c:	cbz	x10, 402a2c <ferror@plt+0x163c>
  402960:	sub	w8, w9, #0xa
  402964:	lsr	x8, x10, x8
  402968:	tbnz	w0, #2, 402980 <ferror@plt+0x1590>
  40296c:	sub	x9, x8, #0x3b6
  402970:	cmp	x9, #0x64
  402974:	b.cs	4029c4 <ferror@plt+0x15d4>  // b.hs, b.nlast
  402978:	add	w19, w19, #0x1
  40297c:	b	402a2c <ferror@plt+0x163c>
  402980:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  402984:	add	x8, x8, #0x5
  402988:	movk	x9, #0xcccd
  40298c:	umulh	x10, x8, x9
  402990:	lsr	x20, x10, #3
  402994:	mul	x9, x20, x9
  402998:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  40299c:	ror	x9, x9, #1
  4029a0:	movk	x10, #0x1999, lsl #48
  4029a4:	cmp	x9, x10
  4029a8:	b.ls	4029c8 <ferror@plt+0x15d8>  // b.plast
  4029ac:	cbnz	x20, 4029e8 <ferror@plt+0x15f8>
  4029b0:	b	402a2c <ferror@plt+0x163c>
  4029b4:	mov	w9, #0x42                  	// #66
  4029b8:	strh	w9, [x8]
  4029bc:	mov	w19, w1
  4029c0:	b	402a2c <ferror@plt+0x163c>
  4029c4:	add	x8, x8, #0x32
  4029c8:	mov	x9, #0xf5c3                	// #62915
  4029cc:	movk	x9, #0x5c28, lsl #16
  4029d0:	movk	x9, #0xc28f, lsl #32
  4029d4:	lsr	x8, x8, #2
  4029d8:	movk	x9, #0x28f5, lsl #48
  4029dc:	umulh	x8, x8, x9
  4029e0:	lsr	x20, x8, #2
  4029e4:	cbz	x20, 402a2c <ferror@plt+0x163c>
  4029e8:	bl	4011b0 <localeconv@plt>
  4029ec:	cbz	x0, 402a00 <ferror@plt+0x1610>
  4029f0:	ldr	x4, [x0]
  4029f4:	cbz	x4, 402a00 <ferror@plt+0x1610>
  4029f8:	ldrb	w8, [x4]
  4029fc:	cbnz	w8, 402a08 <ferror@plt+0x1618>
  402a00:	adrp	x4, 403000 <ferror@plt+0x1c10>
  402a04:	add	x4, x4, #0x7b7
  402a08:	adrp	x2, 403000 <ferror@plt+0x1c10>
  402a0c:	add	x2, x2, #0x7b9
  402a10:	add	x0, sp, #0x10
  402a14:	add	x6, sp, #0x8
  402a18:	mov	w1, #0x20                  	// #32
  402a1c:	mov	w3, w19
  402a20:	mov	x5, x20
  402a24:	bl	4011a0 <snprintf@plt>
  402a28:	b	402a48 <ferror@plt+0x1658>
  402a2c:	adrp	x2, 403000 <ferror@plt+0x1c10>
  402a30:	add	x2, x2, #0x7c3
  402a34:	add	x0, sp, #0x10
  402a38:	add	x4, sp, #0x8
  402a3c:	mov	w1, #0x20                  	// #32
  402a40:	mov	w3, w19
  402a44:	bl	4011a0 <snprintf@plt>
  402a48:	add	x0, sp, #0x10
  402a4c:	bl	401230 <strdup@plt>
  402a50:	ldp	x20, x19, [sp, #64]
  402a54:	ldp	x29, x30, [sp, #48]
  402a58:	add	sp, sp, #0x50
  402a5c:	ret
  402a60:	stp	x29, x30, [sp, #-64]!
  402a64:	stp	x24, x23, [sp, #16]
  402a68:	stp	x22, x21, [sp, #32]
  402a6c:	stp	x20, x19, [sp, #48]
  402a70:	mov	x29, sp
  402a74:	cbz	x0, 402b28 <ferror@plt+0x1738>
  402a78:	mov	x19, x3
  402a7c:	mov	x9, x0
  402a80:	mov	w0, #0xffffffff            	// #-1
  402a84:	cbz	x3, 402b2c <ferror@plt+0x173c>
  402a88:	mov	x20, x2
  402a8c:	cbz	x2, 402b2c <ferror@plt+0x173c>
  402a90:	mov	x21, x1
  402a94:	cbz	x1, 402b2c <ferror@plt+0x173c>
  402a98:	ldrb	w10, [x9]
  402a9c:	cbz	w10, 402b2c <ferror@plt+0x173c>
  402aa0:	mov	x23, xzr
  402aa4:	mov	x8, xzr
  402aa8:	add	x22, x9, #0x1
  402aac:	cmp	x23, x20
  402ab0:	b.cs	402b40 <ferror@plt+0x1750>  // b.hs, b.nlast
  402ab4:	and	w11, w10, #0xff
  402ab8:	ldrb	w10, [x22]
  402abc:	sub	x9, x22, #0x1
  402ac0:	cmp	x8, #0x0
  402ac4:	csel	x8, x9, x8, eq  // eq = none
  402ac8:	cmp	w11, #0x2c
  402acc:	csel	x9, x9, xzr, eq  // eq = none
  402ad0:	cmp	w10, #0x0
  402ad4:	csel	x24, x22, x9, eq  // eq = none
  402ad8:	cbz	x8, 402b14 <ferror@plt+0x1724>
  402adc:	cbz	x24, 402b14 <ferror@plt+0x1724>
  402ae0:	subs	x1, x24, x8
  402ae4:	b.ls	402b28 <ferror@plt+0x1738>  // b.plast
  402ae8:	mov	x0, x8
  402aec:	blr	x19
  402af0:	cmn	w0, #0x1
  402af4:	b.eq	402b28 <ferror@plt+0x1738>  // b.none
  402af8:	str	w0, [x21, x23, lsl #2]
  402afc:	ldrb	w8, [x24]
  402b00:	add	x0, x23, #0x1
  402b04:	cbz	w8, 402b2c <ferror@plt+0x173c>
  402b08:	ldrb	w10, [x22]
  402b0c:	mov	x8, xzr
  402b10:	b	402b18 <ferror@plt+0x1728>
  402b14:	mov	x0, x23
  402b18:	add	x22, x22, #0x1
  402b1c:	mov	x23, x0
  402b20:	cbnz	w10, 402aac <ferror@plt+0x16bc>
  402b24:	b	402b2c <ferror@plt+0x173c>
  402b28:	mov	w0, #0xffffffff            	// #-1
  402b2c:	ldp	x20, x19, [sp, #48]
  402b30:	ldp	x22, x21, [sp, #32]
  402b34:	ldp	x24, x23, [sp, #16]
  402b38:	ldp	x29, x30, [sp], #64
  402b3c:	ret
  402b40:	mov	w0, #0xfffffffe            	// #-2
  402b44:	b	402b2c <ferror@plt+0x173c>
  402b48:	stp	x29, x30, [sp, #-32]!
  402b4c:	str	x19, [sp, #16]
  402b50:	mov	x29, sp
  402b54:	cbz	x0, 402b78 <ferror@plt+0x1788>
  402b58:	mov	x19, x3
  402b5c:	mov	w8, #0xffffffff            	// #-1
  402b60:	cbz	x3, 402b7c <ferror@plt+0x178c>
  402b64:	ldrb	w9, [x0]
  402b68:	cbz	w9, 402b7c <ferror@plt+0x178c>
  402b6c:	ldr	x8, [x19]
  402b70:	cmp	x8, x2
  402b74:	b.ls	402b8c <ferror@plt+0x179c>  // b.plast
  402b78:	mov	w8, #0xffffffff            	// #-1
  402b7c:	ldr	x19, [sp, #16]
  402b80:	mov	w0, w8
  402b84:	ldp	x29, x30, [sp], #32
  402b88:	ret
  402b8c:	cmp	w9, #0x2b
  402b90:	b.ne	402b9c <ferror@plt+0x17ac>  // b.any
  402b94:	add	x0, x0, #0x1
  402b98:	b	402ba4 <ferror@plt+0x17b4>
  402b9c:	mov	x8, xzr
  402ba0:	str	xzr, [x19]
  402ba4:	add	x1, x1, x8, lsl #2
  402ba8:	sub	x2, x2, x8
  402bac:	mov	x3, x4
  402bb0:	bl	402a60 <ferror@plt+0x1670>
  402bb4:	mov	w8, w0
  402bb8:	cmp	w0, #0x1
  402bbc:	b.lt	402b7c <ferror@plt+0x178c>  // b.tstop
  402bc0:	ldr	x9, [x19]
  402bc4:	add	x9, x9, w8, uxtw
  402bc8:	str	x9, [x19]
  402bcc:	b	402b7c <ferror@plt+0x178c>
  402bd0:	stp	x29, x30, [sp, #-64]!
  402bd4:	mov	x8, x0
  402bd8:	mov	w0, #0xffffffea            	// #-22
  402bdc:	str	x23, [sp, #16]
  402be0:	stp	x22, x21, [sp, #32]
  402be4:	stp	x20, x19, [sp, #48]
  402be8:	mov	x29, sp
  402bec:	cbz	x1, 402c8c <ferror@plt+0x189c>
  402bf0:	cbz	x8, 402c8c <ferror@plt+0x189c>
  402bf4:	mov	x19, x2
  402bf8:	cbz	x2, 402c8c <ferror@plt+0x189c>
  402bfc:	ldrb	w9, [x8]
  402c00:	cbz	w9, 402c88 <ferror@plt+0x1898>
  402c04:	mov	x20, x1
  402c08:	mov	x0, xzr
  402c0c:	add	x21, x8, #0x1
  402c10:	mov	w22, #0x1                   	// #1
  402c14:	mov	x8, x21
  402c18:	ldrb	w10, [x8], #-1
  402c1c:	and	w9, w9, #0xff
  402c20:	cmp	x0, #0x0
  402c24:	csel	x0, x8, x0, eq  // eq = none
  402c28:	cmp	w9, #0x2c
  402c2c:	csel	x8, x8, xzr, eq  // eq = none
  402c30:	cmp	w10, #0x0
  402c34:	mov	w9, w10
  402c38:	csel	x23, x21, x8, eq  // eq = none
  402c3c:	cbz	x0, 402c80 <ferror@plt+0x1890>
  402c40:	cbz	x23, 402c80 <ferror@plt+0x1890>
  402c44:	subs	x1, x23, x0
  402c48:	b.ls	402ca0 <ferror@plt+0x18b0>  // b.plast
  402c4c:	blr	x19
  402c50:	tbnz	w0, #31, 402c8c <ferror@plt+0x189c>
  402c54:	mov	w8, w0
  402c58:	lsr	x8, x8, #3
  402c5c:	ldrb	w9, [x20, x8]
  402c60:	and	w10, w0, #0x7
  402c64:	lsl	w10, w22, w10
  402c68:	orr	w9, w9, w10
  402c6c:	strb	w9, [x20, x8]
  402c70:	ldrb	w8, [x23]
  402c74:	cbz	w8, 402c88 <ferror@plt+0x1898>
  402c78:	ldrb	w9, [x21]
  402c7c:	mov	x0, xzr
  402c80:	add	x21, x21, #0x1
  402c84:	cbnz	w9, 402c14 <ferror@plt+0x1824>
  402c88:	mov	w0, wzr
  402c8c:	ldp	x20, x19, [sp, #48]
  402c90:	ldp	x22, x21, [sp, #32]
  402c94:	ldr	x23, [sp, #16]
  402c98:	ldp	x29, x30, [sp], #64
  402c9c:	ret
  402ca0:	mov	w0, #0xffffffff            	// #-1
  402ca4:	b	402c8c <ferror@plt+0x189c>
  402ca8:	stp	x29, x30, [sp, #-48]!
  402cac:	mov	x8, x0
  402cb0:	mov	w0, #0xffffffea            	// #-22
  402cb4:	stp	x22, x21, [sp, #16]
  402cb8:	stp	x20, x19, [sp, #32]
  402cbc:	mov	x29, sp
  402cc0:	cbz	x1, 402d4c <ferror@plt+0x195c>
  402cc4:	cbz	x8, 402d4c <ferror@plt+0x195c>
  402cc8:	mov	x19, x2
  402ccc:	cbz	x2, 402d4c <ferror@plt+0x195c>
  402cd0:	ldrb	w9, [x8]
  402cd4:	cbz	w9, 402d48 <ferror@plt+0x1958>
  402cd8:	mov	x20, x1
  402cdc:	mov	x0, xzr
  402ce0:	add	x21, x8, #0x1
  402ce4:	mov	x8, x21
  402ce8:	ldrb	w10, [x8], #-1
  402cec:	and	w9, w9, #0xff
  402cf0:	cmp	x0, #0x0
  402cf4:	csel	x0, x8, x0, eq  // eq = none
  402cf8:	cmp	w9, #0x2c
  402cfc:	csel	x8, x8, xzr, eq  // eq = none
  402d00:	cmp	w10, #0x0
  402d04:	mov	w9, w10
  402d08:	csel	x22, x21, x8, eq  // eq = none
  402d0c:	cbz	x0, 402d40 <ferror@plt+0x1950>
  402d10:	cbz	x22, 402d40 <ferror@plt+0x1950>
  402d14:	subs	x1, x22, x0
  402d18:	b.ls	402d5c <ferror@plt+0x196c>  // b.plast
  402d1c:	blr	x19
  402d20:	tbnz	x0, #63, 402d4c <ferror@plt+0x195c>
  402d24:	ldr	x8, [x20]
  402d28:	orr	x8, x8, x0
  402d2c:	str	x8, [x20]
  402d30:	ldrb	w8, [x22]
  402d34:	cbz	w8, 402d48 <ferror@plt+0x1958>
  402d38:	ldrb	w9, [x21]
  402d3c:	mov	x0, xzr
  402d40:	add	x21, x21, #0x1
  402d44:	cbnz	w9, 402ce4 <ferror@plt+0x18f4>
  402d48:	mov	w0, wzr
  402d4c:	ldp	x20, x19, [sp, #32]
  402d50:	ldp	x22, x21, [sp, #16]
  402d54:	ldp	x29, x30, [sp], #48
  402d58:	ret
  402d5c:	mov	w0, #0xffffffff            	// #-1
  402d60:	b	402d4c <ferror@plt+0x195c>
  402d64:	stp	x29, x30, [sp, #-64]!
  402d68:	mov	x29, sp
  402d6c:	str	x23, [sp, #16]
  402d70:	stp	x22, x21, [sp, #32]
  402d74:	stp	x20, x19, [sp, #48]
  402d78:	str	xzr, [x29, #24]
  402d7c:	cbz	x0, 402e54 <ferror@plt+0x1a64>
  402d80:	mov	w21, w3
  402d84:	mov	x19, x2
  402d88:	mov	x23, x1
  402d8c:	mov	x22, x0
  402d90:	str	w3, [x1]
  402d94:	str	w3, [x2]
  402d98:	bl	4013b0 <__errno_location@plt>
  402d9c:	str	wzr, [x0]
  402da0:	ldrb	w8, [x22]
  402da4:	mov	x20, x0
  402da8:	cmp	w8, #0x3a
  402dac:	b.ne	402db8 <ferror@plt+0x19c8>  // b.any
  402db0:	add	x21, x22, #0x1
  402db4:	b	402e14 <ferror@plt+0x1a24>
  402db8:	add	x1, x29, #0x18
  402dbc:	mov	w2, #0xa                   	// #10
  402dc0:	mov	x0, x22
  402dc4:	bl	4012d0 <strtol@plt>
  402dc8:	str	w0, [x23]
  402dcc:	str	w0, [x19]
  402dd0:	ldr	x8, [x29, #24]
  402dd4:	mov	w0, #0xffffffff            	// #-1
  402dd8:	cmp	x8, x22
  402ddc:	b.eq	402e54 <ferror@plt+0x1a64>  // b.none
  402de0:	ldr	w9, [x20]
  402de4:	cbnz	w9, 402e54 <ferror@plt+0x1a64>
  402de8:	cbz	x8, 402e54 <ferror@plt+0x1a64>
  402dec:	ldrb	w9, [x8]
  402df0:	cmp	w9, #0x2d
  402df4:	b.eq	402e08 <ferror@plt+0x1a18>  // b.none
  402df8:	cmp	w9, #0x3a
  402dfc:	b.ne	402e50 <ferror@plt+0x1a60>  // b.any
  402e00:	ldrb	w9, [x8, #1]
  402e04:	cbz	w9, 402e68 <ferror@plt+0x1a78>
  402e08:	add	x21, x8, #0x1
  402e0c:	str	xzr, [x29, #24]
  402e10:	str	wzr, [x20]
  402e14:	add	x1, x29, #0x18
  402e18:	mov	w2, #0xa                   	// #10
  402e1c:	mov	x0, x21
  402e20:	bl	4012d0 <strtol@plt>
  402e24:	str	w0, [x19]
  402e28:	ldr	w8, [x20]
  402e2c:	mov	w0, #0xffffffff            	// #-1
  402e30:	cbnz	w8, 402e54 <ferror@plt+0x1a64>
  402e34:	ldr	x8, [x29, #24]
  402e38:	cbz	x8, 402e54 <ferror@plt+0x1a64>
  402e3c:	cmp	x8, x21
  402e40:	mov	w0, #0xffffffff            	// #-1
  402e44:	b.eq	402e54 <ferror@plt+0x1a64>  // b.none
  402e48:	ldrb	w8, [x8]
  402e4c:	cbnz	w8, 402e54 <ferror@plt+0x1a64>
  402e50:	mov	w0, wzr
  402e54:	ldp	x20, x19, [sp, #48]
  402e58:	ldp	x22, x21, [sp, #32]
  402e5c:	ldr	x23, [sp, #16]
  402e60:	ldp	x29, x30, [sp], #64
  402e64:	ret
  402e68:	str	w21, [x19]
  402e6c:	b	402e50 <ferror@plt+0x1a60>
  402e70:	sub	sp, sp, #0x40
  402e74:	mov	w8, wzr
  402e78:	stp	x29, x30, [sp, #16]
  402e7c:	str	x21, [sp, #32]
  402e80:	stp	x20, x19, [sp, #48]
  402e84:	add	x29, sp, #0x10
  402e88:	cbz	x1, 402f28 <ferror@plt+0x1b38>
  402e8c:	cbz	x0, 402f28 <ferror@plt+0x1b38>
  402e90:	mov	x20, x1
  402e94:	add	x1, x29, #0x18
  402e98:	bl	402f40 <ferror@plt+0x1b50>
  402e9c:	mov	x19, x0
  402ea0:	add	x1, sp, #0x8
  402ea4:	mov	x0, x20
  402ea8:	bl	402f40 <ferror@plt+0x1b50>
  402eac:	ldr	x20, [x29, #24]
  402eb0:	ldr	x8, [sp, #8]
  402eb4:	mov	x21, x0
  402eb8:	add	x9, x8, x20
  402ebc:	cmp	x9, #0x1
  402ec0:	b.eq	402ecc <ferror@plt+0x1adc>  // b.none
  402ec4:	cbnz	x9, 402eec <ferror@plt+0x1afc>
  402ec8:	b	402f24 <ferror@plt+0x1b34>
  402ecc:	cbz	x19, 402edc <ferror@plt+0x1aec>
  402ed0:	ldrb	w9, [x19]
  402ed4:	cmp	w9, #0x2f
  402ed8:	b.eq	402f24 <ferror@plt+0x1b34>  // b.none
  402edc:	cbz	x21, 402f1c <ferror@plt+0x1b2c>
  402ee0:	ldrb	w9, [x21]
  402ee4:	cmp	w9, #0x2f
  402ee8:	b.eq	402f24 <ferror@plt+0x1b34>  // b.none
  402eec:	cbz	x19, 402f1c <ferror@plt+0x1b2c>
  402ef0:	cbz	x21, 402f1c <ferror@plt+0x1b2c>
  402ef4:	cmp	x20, x8
  402ef8:	b.ne	402f1c <ferror@plt+0x1b2c>  // b.any
  402efc:	mov	x0, x19
  402f00:	mov	x1, x21
  402f04:	mov	x2, x20
  402f08:	bl	4011f0 <strncmp@plt>
  402f0c:	cbnz	w0, 402f1c <ferror@plt+0x1b2c>
  402f10:	add	x0, x19, x20
  402f14:	add	x20, x21, x20
  402f18:	b	402e94 <ferror@plt+0x1aa4>
  402f1c:	mov	w8, wzr
  402f20:	b	402f28 <ferror@plt+0x1b38>
  402f24:	mov	w8, #0x1                   	// #1
  402f28:	ldp	x20, x19, [sp, #48]
  402f2c:	ldr	x21, [sp, #32]
  402f30:	ldp	x29, x30, [sp, #16]
  402f34:	mov	w0, w8
  402f38:	add	sp, sp, #0x40
  402f3c:	ret
  402f40:	mov	x8, x0
  402f44:	str	xzr, [x1]
  402f48:	mov	x0, x8
  402f4c:	cbz	x8, 402f78 <ferror@plt+0x1b88>
  402f50:	ldrb	w8, [x0]
  402f54:	cmp	w8, #0x2f
  402f58:	b.ne	402f70 <ferror@plt+0x1b80>  // b.any
  402f5c:	mov	x8, x0
  402f60:	ldrb	w9, [x8, #1]!
  402f64:	cmp	w9, #0x2f
  402f68:	b.eq	402f48 <ferror@plt+0x1b58>  // b.none
  402f6c:	b	402f7c <ferror@plt+0x1b8c>
  402f70:	cbnz	w8, 402f7c <ferror@plt+0x1b8c>
  402f74:	mov	x0, xzr
  402f78:	ret
  402f7c:	mov	w8, #0x1                   	// #1
  402f80:	str	x8, [x1]
  402f84:	ldrb	w9, [x0, x8]
  402f88:	cbz	w9, 402f78 <ferror@plt+0x1b88>
  402f8c:	cmp	w9, #0x2f
  402f90:	b.eq	402f78 <ferror@plt+0x1b88>  // b.none
  402f94:	add	x8, x8, #0x1
  402f98:	b	402f80 <ferror@plt+0x1b90>
  402f9c:	stp	x29, x30, [sp, #-64]!
  402fa0:	orr	x8, x0, x1
  402fa4:	stp	x24, x23, [sp, #16]
  402fa8:	stp	x22, x21, [sp, #32]
  402fac:	stp	x20, x19, [sp, #48]
  402fb0:	mov	x29, sp
  402fb4:	cbz	x8, 402fe8 <ferror@plt+0x1bf8>
  402fb8:	mov	x19, x1
  402fbc:	mov	x21, x0
  402fc0:	mov	x20, x2
  402fc4:	cbz	x0, 403004 <ferror@plt+0x1c14>
  402fc8:	cbz	x19, 403020 <ferror@plt+0x1c30>
  402fcc:	mov	x0, x21
  402fd0:	bl	401130 <strlen@plt>
  402fd4:	mvn	x8, x0
  402fd8:	cmp	x8, x20
  402fdc:	b.cs	403028 <ferror@plt+0x1c38>  // b.hs, b.nlast
  402fe0:	mov	x22, xzr
  402fe4:	b	403064 <ferror@plt+0x1c74>
  402fe8:	adrp	x0, 403000 <ferror@plt+0x1c10>
  402fec:	add	x0, x0, #0x753
  402ff0:	ldp	x20, x19, [sp, #48]
  402ff4:	ldp	x22, x21, [sp, #32]
  402ff8:	ldp	x24, x23, [sp, #16]
  402ffc:	ldp	x29, x30, [sp], #64
  403000:	b	401230 <strdup@plt>
  403004:	mov	x0, x19
  403008:	mov	x1, x20
  40300c:	ldp	x20, x19, [sp, #48]
  403010:	ldp	x22, x21, [sp, #32]
  403014:	ldp	x24, x23, [sp, #16]
  403018:	ldp	x29, x30, [sp], #64
  40301c:	b	401300 <strndup@plt>
  403020:	mov	x0, x21
  403024:	b	402ff0 <ferror@plt+0x1c00>
  403028:	add	x24, x0, x20
  40302c:	mov	x23, x0
  403030:	add	x0, x24, #0x1
  403034:	bl	4011d0 <malloc@plt>
  403038:	mov	x22, x0
  40303c:	cbz	x0, 403064 <ferror@plt+0x1c74>
  403040:	mov	x0, x22
  403044:	mov	x1, x21
  403048:	mov	x2, x23
  40304c:	bl	401100 <memcpy@plt>
  403050:	add	x0, x22, x23
  403054:	mov	x1, x19
  403058:	mov	x2, x20
  40305c:	bl	401100 <memcpy@plt>
  403060:	strb	wzr, [x22, x24]
  403064:	mov	x0, x22
  403068:	ldp	x20, x19, [sp, #48]
  40306c:	ldp	x22, x21, [sp, #32]
  403070:	ldp	x24, x23, [sp, #16]
  403074:	ldp	x29, x30, [sp], #64
  403078:	ret
  40307c:	stp	x29, x30, [sp, #-32]!
  403080:	stp	x20, x19, [sp, #16]
  403084:	mov	x19, x1
  403088:	mov	x20, x0
  40308c:	mov	x29, sp
  403090:	cbz	x1, 4030a4 <ferror@plt+0x1cb4>
  403094:	mov	x0, x19
  403098:	bl	401130 <strlen@plt>
  40309c:	mov	x2, x0
  4030a0:	b	4030a8 <ferror@plt+0x1cb8>
  4030a4:	mov	x2, xzr
  4030a8:	mov	x0, x20
  4030ac:	mov	x1, x19
  4030b0:	ldp	x20, x19, [sp, #16]
  4030b4:	ldp	x29, x30, [sp], #32
  4030b8:	b	402f9c <ferror@plt+0x1bac>
  4030bc:	sub	sp, sp, #0x120
  4030c0:	stp	x29, x30, [sp, #256]
  4030c4:	add	x29, sp, #0x100
  4030c8:	add	x9, sp, #0x80
  4030cc:	mov	x10, sp
  4030d0:	mov	x11, #0xffffffffffffffd0    	// #-48
  4030d4:	add	x8, x29, #0x20
  4030d8:	movk	x11, #0xff80, lsl #32
  4030dc:	add	x9, x9, #0x30
  4030e0:	add	x10, x10, #0x80
  4030e4:	stp	x8, x9, [x29, #-32]
  4030e8:	stp	x10, x11, [x29, #-16]
  4030ec:	stp	q1, q2, [sp, #16]
  4030f0:	str	q0, [sp]
  4030f4:	ldp	q0, q1, [x29, #-32]
  4030f8:	stp	x28, x19, [sp, #272]
  4030fc:	mov	x19, x0
  403100:	stp	x2, x3, [sp, #128]
  403104:	sub	x0, x29, #0x28
  403108:	sub	x2, x29, #0x50
  40310c:	stp	x4, x5, [sp, #144]
  403110:	stp	x6, x7, [sp, #160]
  403114:	stp	q3, q4, [sp, #48]
  403118:	stp	q5, q6, [sp, #80]
  40311c:	str	q7, [sp, #112]
  403120:	stp	q0, q1, [x29, #-80]
  403124:	bl	4012f0 <vasprintf@plt>
  403128:	tbnz	w0, #31, 403150 <ferror@plt+0x1d60>
  40312c:	ldur	x1, [x29, #-40]
  403130:	mov	w2, w0
  403134:	mov	x0, x19
  403138:	bl	402f9c <ferror@plt+0x1bac>
  40313c:	ldur	x8, [x29, #-40]
  403140:	mov	x19, x0
  403144:	mov	x0, x8
  403148:	bl	4012e0 <free@plt>
  40314c:	b	403154 <ferror@plt+0x1d64>
  403150:	mov	x19, xzr
  403154:	mov	x0, x19
  403158:	ldp	x28, x19, [sp, #272]
  40315c:	ldp	x29, x30, [sp, #256]
  403160:	add	sp, sp, #0x120
  403164:	ret
  403168:	stp	x29, x30, [sp, #-80]!
  40316c:	stp	x24, x23, [sp, #32]
  403170:	stp	x22, x21, [sp, #48]
  403174:	stp	x20, x19, [sp, #64]
  403178:	ldr	x19, [x0]
  40317c:	str	x25, [sp, #16]
  403180:	mov	x29, sp
  403184:	ldrb	w8, [x19]
  403188:	cbz	w8, 403288 <ferror@plt+0x1e98>
  40318c:	mov	x20, x0
  403190:	mov	x22, x1
  403194:	mov	x0, x19
  403198:	mov	x1, x2
  40319c:	mov	w23, w3
  4031a0:	mov	x21, x2
  4031a4:	bl	401310 <strspn@plt>
  4031a8:	add	x19, x19, x0
  4031ac:	ldrb	w25, [x19]
  4031b0:	cbz	x25, 403284 <ferror@plt+0x1e94>
  4031b4:	cbz	w23, 403238 <ferror@plt+0x1e48>
  4031b8:	cmp	w25, #0x3f
  4031bc:	b.hi	403254 <ferror@plt+0x1e64>  // b.pmore
  4031c0:	mov	w8, #0x1                   	// #1
  4031c4:	mov	x9, #0x1                   	// #1
  4031c8:	lsl	x8, x8, x25
  4031cc:	movk	x9, #0x84, lsl #32
  4031d0:	and	x8, x8, x9
  4031d4:	cbz	x8, 403254 <ferror@plt+0x1e64>
  4031d8:	add	x23, x19, #0x1
  4031dc:	add	x1, x29, #0x1c
  4031e0:	mov	x0, x23
  4031e4:	strb	w25, [x29, #28]
  4031e8:	strb	wzr, [x29, #29]
  4031ec:	bl	4032a8 <ferror@plt+0x1eb8>
  4031f0:	str	x0, [x22]
  4031f4:	add	x8, x0, x19
  4031f8:	ldrb	w8, [x8, #1]
  4031fc:	cbz	w8, 403284 <ferror@plt+0x1e94>
  403200:	cmp	w8, w25
  403204:	b.ne	403284 <ferror@plt+0x1e94>  // b.any
  403208:	add	x8, x0, x19
  40320c:	ldrsb	w1, [x8, #2]
  403210:	mov	x24, x0
  403214:	cbz	w1, 403224 <ferror@plt+0x1e34>
  403218:	mov	x0, x21
  40321c:	bl	401320 <strchr@plt>
  403220:	cbz	x0, 403284 <ferror@plt+0x1e94>
  403224:	add	x8, x19, x24
  403228:	add	x8, x8, #0x2
  40322c:	str	x8, [x20]
  403230:	mov	x19, x23
  403234:	b	40328c <ferror@plt+0x1e9c>
  403238:	mov	x0, x19
  40323c:	mov	x1, x21
  403240:	bl	401390 <strcspn@plt>
  403244:	add	x8, x19, x0
  403248:	str	x0, [x22]
  40324c:	str	x8, [x20]
  403250:	b	40328c <ferror@plt+0x1e9c>
  403254:	mov	x0, x19
  403258:	mov	x1, x21
  40325c:	bl	4032a8 <ferror@plt+0x1eb8>
  403260:	str	x0, [x22]
  403264:	add	x22, x19, x0
  403268:	ldrsb	w1, [x22]
  40326c:	cbz	w1, 40327c <ferror@plt+0x1e8c>
  403270:	mov	x0, x21
  403274:	bl	401320 <strchr@plt>
  403278:	cbz	x0, 403284 <ferror@plt+0x1e94>
  40327c:	str	x22, [x20]
  403280:	b	40328c <ferror@plt+0x1e9c>
  403284:	str	x19, [x20]
  403288:	mov	x19, xzr
  40328c:	mov	x0, x19
  403290:	ldp	x20, x19, [sp, #64]
  403294:	ldp	x22, x21, [sp, #48]
  403298:	ldp	x24, x23, [sp, #32]
  40329c:	ldr	x25, [sp, #16]
  4032a0:	ldp	x29, x30, [sp], #80
  4032a4:	ret
  4032a8:	stp	x29, x30, [sp, #-48]!
  4032ac:	stp	x20, x19, [sp, #32]
  4032b0:	ldrb	w9, [x0]
  4032b4:	str	x21, [sp, #16]
  4032b8:	mov	x29, sp
  4032bc:	cbz	w9, 403318 <ferror@plt+0x1f28>
  4032c0:	mov	x19, x1
  4032c4:	mov	x21, xzr
  4032c8:	mov	w8, wzr
  4032cc:	add	x20, x0, #0x1
  4032d0:	cbz	w8, 4032e8 <ferror@plt+0x1ef8>
  4032d4:	mov	w8, wzr
  4032d8:	ldrb	w9, [x20, x21]
  4032dc:	add	x21, x21, #0x1
  4032e0:	cbnz	w9, 4032d0 <ferror@plt+0x1ee0>
  4032e4:	b	403314 <ferror@plt+0x1f24>
  4032e8:	and	w8, w9, #0xff
  4032ec:	cmp	w8, #0x5c
  4032f0:	b.ne	4032fc <ferror@plt+0x1f0c>  // b.any
  4032f4:	mov	w8, #0x1                   	// #1
  4032f8:	b	4032d8 <ferror@plt+0x1ee8>
  4032fc:	sxtb	w1, w9
  403300:	mov	x0, x19
  403304:	bl	401320 <strchr@plt>
  403308:	cbz	x0, 4032d4 <ferror@plt+0x1ee4>
  40330c:	mov	w8, wzr
  403310:	b	403320 <ferror@plt+0x1f30>
  403314:	b	403320 <ferror@plt+0x1f30>
  403318:	mov	w8, wzr
  40331c:	mov	w21, wzr
  403320:	sub	w8, w21, w8
  403324:	ldp	x20, x19, [sp, #32]
  403328:	ldr	x21, [sp, #16]
  40332c:	sxtw	x0, w8
  403330:	ldp	x29, x30, [sp], #48
  403334:	ret
  403338:	stp	x29, x30, [sp, #-32]!
  40333c:	str	x19, [sp, #16]
  403340:	mov	x19, x0
  403344:	mov	x29, sp
  403348:	mov	x0, x19
  40334c:	bl	401220 <fgetc@plt>
  403350:	cmp	w0, #0xa
  403354:	b.eq	403368 <ferror@plt+0x1f78>  // b.none
  403358:	cmn	w0, #0x1
  40335c:	b.ne	403348 <ferror@plt+0x1f58>  // b.any
  403360:	mov	w0, #0x1                   	// #1
  403364:	b	40336c <ferror@plt+0x1f7c>
  403368:	mov	w0, wzr
  40336c:	ldr	x19, [sp, #16]
  403370:	ldp	x29, x30, [sp], #32
  403374:	ret
  403378:	stp	x29, x30, [sp, #-64]!
  40337c:	mov	x29, sp
  403380:	stp	x19, x20, [sp, #16]
  403384:	adrp	x20, 413000 <ferror@plt+0x11c10>
  403388:	add	x20, x20, #0xdf0
  40338c:	stp	x21, x22, [sp, #32]
  403390:	adrp	x21, 413000 <ferror@plt+0x11c10>
  403394:	add	x21, x21, #0xde8
  403398:	sub	x20, x20, x21
  40339c:	mov	w22, w0
  4033a0:	stp	x23, x24, [sp, #48]
  4033a4:	mov	x23, x1
  4033a8:	mov	x24, x2
  4033ac:	bl	4010c0 <memcpy@plt-0x40>
  4033b0:	cmp	xzr, x20, asr #3
  4033b4:	b.eq	4033e0 <ferror@plt+0x1ff0>  // b.none
  4033b8:	asr	x20, x20, #3
  4033bc:	mov	x19, #0x0                   	// #0
  4033c0:	ldr	x3, [x21, x19, lsl #3]
  4033c4:	mov	x2, x24
  4033c8:	add	x19, x19, #0x1
  4033cc:	mov	x1, x23
  4033d0:	mov	w0, w22
  4033d4:	blr	x3
  4033d8:	cmp	x20, x19
  4033dc:	b.ne	4033c0 <ferror@plt+0x1fd0>  // b.any
  4033e0:	ldp	x19, x20, [sp, #16]
  4033e4:	ldp	x21, x22, [sp, #32]
  4033e8:	ldp	x23, x24, [sp, #48]
  4033ec:	ldp	x29, x30, [sp], #64
  4033f0:	ret
  4033f4:	nop
  4033f8:	ret
  4033fc:	nop
  403400:	adrp	x2, 414000 <ferror@plt+0x12c10>
  403404:	mov	x1, #0x0                   	// #0
  403408:	ldr	x2, [x2, #392]
  40340c:	b	401190 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000403410 <.fini>:
  403410:	stp	x29, x30, [sp, #-16]!
  403414:	mov	x29, sp
  403418:	ldp	x29, x30, [sp], #16
  40341c:	ret
