// Seed: 1505014250
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_9;
endmodule
module module_1 (
    output supply1 id_0,
    input  uwire   id_1
);
  wire id_3;
  wand id_4;
  always_ff @(1, posedge id_1) begin : LABEL_0
    id_4 = 1;
  end
  assign id_0 = id_4;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
endmodule
