--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -filter
/home/ajit/Documents/main/HDMI2USB-master/ise/iseconfig/filter.filter -intstyle
ise -v 3 -s 3 -n 3 -fastpaths -xml hdmi2usb.twx hdmi2usb.ncd -o hdmi2usb.twr
hdmi2usb.pcf

Design file:              hdmi2usb.ncd
Physical constraint file: hdmi2usb.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.675ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: ddr2_comp/ramComp/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Logical resource: ddr2_comp/ramComp/memc3_infrastructure_inst/u_pll_adv/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: ddr2_comp/ramComp/memc3_infrastructure_inst/clk_2x_0
--------------------------------------------------------------------------------
Slack: 0.675ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: ddr2_comp/ramComp/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Logical resource: ddr2_comp/ramComp/memc3_infrastructure_inst/u_pll_adv/CLKOUT1
  Location pin: PLL_ADV_X0Y1.CLKOUT1
  Clock network: ddr2_comp/ramComp/memc3_infrastructure_inst/clk_2x_180
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: testpattern_comp/patternClk_com/dcm_clkgen_inst/CLKIN
  Logical resource: testpattern_comp/patternClk_com/dcm_clkgen_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DVI_CLOCK0 = PERIOD TIMEGRP "DVI_CLOCK0" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DVI_CLOCK0 = PERIOD TIMEGRP "DVI_CLOCK0" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.075ns (period - min period limit)
  Period: 1.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: hdmiMatri_Comp/dvi_rx0/PLL_ISERDES/PLL_ADV/CLKOUT0
  Logical resource: hdmiMatri_Comp/dvi_rx0/PLL_ISERDES/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y0.CLKOUT0
  Clock network: hdmiMatri_Comp/dvi_rx0/pllclk0
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: hdmiMatri_Comp/dvi_rx0/PLL_ISERDES/PLL_ADV/CLKIN1
  Logical resource: hdmiMatri_Comp/dvi_rx0/PLL_ISERDES/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: hdmiMatri_Comp/dvi_rx0/rxclk
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: hdmiMatri_Comp/dvi_rx0/PLL_ISERDES/PLL_ADV/CLKIN1
  Logical resource: hdmiMatri_Comp/dvi_rx0/PLL_ISERDES/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: hdmiMatri_Comp/dvi_rx0/rxclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DVI_CLOCK1 = PERIOD TIMEGRP "DVI_CLOCK1" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DVI_CLOCK1 = PERIOD TIMEGRP "DVI_CLOCK1" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.075ns (period - min period limit)
  Period: 1.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: hdmiMatri_Comp/dvi_rx1/PLL_ISERDES/PLL_ADV/CLKOUT0
  Logical resource: hdmiMatri_Comp/dvi_rx1/PLL_ISERDES/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: hdmiMatri_Comp/dvi_rx1/pllclk0
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: hdmiMatri_Comp/dvi_rx1/PLL_ISERDES/PLL_ADV/CLKIN1
  Logical resource: hdmiMatri_Comp/dvi_rx1/PLL_ISERDES/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: hdmiMatri_Comp/dvi_rx1/rxclk
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: hdmiMatri_Comp/dvi_rx1/PLL_ISERDES/PLL_ADV/CLKIN1
  Logical resource: hdmiMatri_Comp/dvi_rx1/PLL_ISERDES/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y2.CLKIN1
  Clock network: hdmiMatri_Comp/dvi_rx1/rxclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ramdo_0 = MAXDELAY FROM TIMEGRP "bramgrp_0" TO TIMEGRP 
"fddbgrp_0"         TS_DVI_CLOCK0;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 30 paths analyzed, 30 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.239ns.
--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db26 (SLICE_X13Y107.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    5.761ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/DP (RAM)
  Destination:          hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.768ns (Levels of Logic = 0)
  Clock Path Skew:      -0.057ns (1.171 - 1.228)
  Source Clock:         pclk_H rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.304ns
    Phase Error (PE):           0.226ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/DP to hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y107.A      Tshcko                0.854   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<24>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/DP
    SLICE_X13Y107.CX     net (fanout=1)        2.851   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<26>
    SLICE_X13Y107.CLK    Tdick                 0.063   hdmiMatri_Comp/dvi_tx0/pixel2x/db<27>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db26
    -------------------------------------------------  ---------------------------
    Total                                      3.768ns (0.917ns logic, 2.851ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db27 (SLICE_X13Y107.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    5.784ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/DP (RAM)
  Destination:          hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.745ns (Levels of Logic = 0)
  Clock Path Skew:      -0.057ns (1.171 - 1.228)
  Source Clock:         pclk_H rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.304ns
    Phase Error (PE):           0.226ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/DP to hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y107.AMUX   Tshcko                0.910   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<24>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/DP
    SLICE_X13Y107.DX     net (fanout=1)        2.772   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<27>
    SLICE_X13Y107.CLK    Tdick                 0.063   hdmiMatri_Comp/dvi_tx0/pixel2x/db<27>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db27
    -------------------------------------------------  ---------------------------
    Total                                      3.745ns (0.973ns logic, 2.772ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db25 (SLICE_X13Y107.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    5.948ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/DP (RAM)
  Destination:          hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.581ns (Levels of Logic = 0)
  Clock Path Skew:      -0.057ns (1.171 - 1.228)
  Source Clock:         pclk_H rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.304ns
    Phase Error (PE):           0.226ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/DP to hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y107.BMUX   Tshcko                0.920   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<24>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/DP
    SLICE_X13Y107.BX     net (fanout=1)        2.598   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<25>
    SLICE_X13Y107.CLK    Tdick                 0.063   hdmiMatri_Comp/dvi_tx0/pixel2x/db<27>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db25
    -------------------------------------------------  ---------------------------
    Total                                      3.581ns (0.983ns logic, 2.598ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_ramdo_0 = MAXDELAY FROM TIMEGRP "bramgrp_0" TO TIMEGRP "fddbgrp_0"         TS_DVI_CLOCK0;
--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db4 (SLICE_X8Y109.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.265ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/DP (RAM)
  Destination:          hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.699ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.020ns (0.703 - 0.683)
  Source Clock:         pclk_H rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.304ns
    Phase Error (PE):           0.226ns

  Minimum Data Path at Fast Process Corner: hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/DP to hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y109.B      Tshcko                0.449   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<4>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/DP
    SLICE_X8Y109.AX      net (fanout=1)        0.202   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<4>
    SLICE_X8Y109.CLK     Tckdi       (-Th)    -0.048   hdmiMatri_Comp/dvi_tx0/pixel2x/db<7>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db4
    -------------------------------------------------  ---------------------------
    Total                                      0.699ns (0.497ns logic, 0.202ns route)
                                                       (71.1% logic, 28.9% route)
--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db12 (SLICE_X25Y108.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.267ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/DP (RAM)
  Destination:          hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.701ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.020ns (0.702 - 0.682)
  Source Clock:         pclk_H rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.304ns
    Phase Error (PE):           0.226ns

  Minimum Data Path at Fast Process Corner: hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/DP to hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y108.B      Tshcko                0.449   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<12>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[12].i_RAM16X1D_U/DP
    SLICE_X25Y108.AX     net (fanout=1)        0.193   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<12>
    SLICE_X25Y108.CLK    Tckdi       (-Th)    -0.059   hdmiMatri_Comp/dvi_tx0/pixel2x/db<15>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db12
    -------------------------------------------------  ---------------------------
    Total                                      0.701ns (0.508ns logic, 0.193ns route)
                                                       (72.5% logic, 27.5% route)
--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db16 (SLICE_X25Y106.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.268ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/DP (RAM)
  Destination:          hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db16 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.701ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.019ns (0.697 - 0.678)
  Source Clock:         pclk_H rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.304ns
    Phase Error (PE):           0.226ns

  Minimum Data Path at Fast Process Corner: hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/DP to hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y106.B      Tshcko                0.449   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<16>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[16].i_RAM16X1D_U/DP
    SLICE_X25Y106.AX     net (fanout=1)        0.193   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<16>
    SLICE_X25Y106.CLK    Tckdi       (-Th)    -0.059   hdmiMatri_Comp/dvi_tx0/pixel2x/db<19>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db16
    -------------------------------------------------  ---------------------------
    Total                                      0.701ns (0.508ns logic, 0.193ns route)
                                                       (72.5% logic, 27.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ramra_0 = MAXDELAY FROM TIMEGRP "bramra_0" TO TIMEGRP 
"fddbgrp_0"         TS_DVI_CLOCK0;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 120 paths analyzed, 30 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.292ns.
--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db26 (SLICE_X13Y107.CX), 4 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.708ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra0 (FF)
  Destination:          hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.108ns (Levels of Logic = 1)
  Clock Path Skew:      -0.017ns (0.237 - 0.254)
  Source Clock:         hdmiMatri_Comp/tx_pclkx2 rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.167ns

  Clock Uncertainty:          0.167ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.262ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra0 to hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y108.AQ      Tcko                  0.408   hdmiMatri_Comp/dvi_tx0/pixel2x/ra<3>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra0
    SLICE_X22Y107.A2     net (fanout=19)       3.583   hdmiMatri_Comp/dvi_tx0/pixel2x/ra<0>
    SLICE_X22Y107.A      Tilo                  0.203   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<24>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/DP
    SLICE_X13Y107.CX     net (fanout=1)        2.851   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<26>
    SLICE_X13Y107.CLK    Tdick                 0.063   hdmiMatri_Comp/dvi_tx0/pixel2x/db<27>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db26
    -------------------------------------------------  ---------------------------
    Total                                      7.108ns (0.674ns logic, 6.434ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.785ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra3 (FF)
  Destination:          hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.031ns (Levels of Logic = 1)
  Clock Path Skew:      -0.017ns (0.237 - 0.254)
  Source Clock:         hdmiMatri_Comp/tx_pclkx2 rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.167ns

  Clock Uncertainty:          0.167ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.262ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra3 to hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y108.CQ      Tcko                  0.408   hdmiMatri_Comp/dvi_tx0/pixel2x/ra<3>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra3
    SLICE_X22Y107.A5     net (fanout=17)       3.506   hdmiMatri_Comp/dvi_tx0/pixel2x/ra<3>
    SLICE_X22Y107.A      Tilo                  0.203   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<24>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/DP
    SLICE_X13Y107.CX     net (fanout=1)        2.851   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<26>
    SLICE_X13Y107.CLK    Tdick                 0.063   hdmiMatri_Comp/dvi_tx0/pixel2x/db<27>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db26
    -------------------------------------------------  ---------------------------
    Total                                      7.031ns (0.674ns logic, 6.357ns route)
                                                       (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.833ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra2 (FF)
  Destination:          hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.983ns (Levels of Logic = 1)
  Clock Path Skew:      -0.017ns (0.237 - 0.254)
  Source Clock:         hdmiMatri_Comp/tx_pclkx2 rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.167ns

  Clock Uncertainty:          0.167ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.262ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra2 to hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y108.CMUX    Tshcko                0.455   hdmiMatri_Comp/dvi_tx0/pixel2x/ra<3>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra2
    SLICE_X22Y107.A4     net (fanout=17)       3.411   hdmiMatri_Comp/dvi_tx0/pixel2x/ra<2>
    SLICE_X22Y107.A      Tilo                  0.203   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<24>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[26].i_RAM16X1D_U/DP
    SLICE_X13Y107.CX     net (fanout=1)        2.851   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<26>
    SLICE_X13Y107.CLK    Tdick                 0.063   hdmiMatri_Comp/dvi_tx0/pixel2x/db<27>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db26
    -------------------------------------------------  ---------------------------
    Total                                      6.983ns (0.721ns logic, 6.262ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db27 (SLICE_X13Y107.DX), 4 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.729ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra0 (FF)
  Destination:          hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.087ns (Levels of Logic = 1)
  Clock Path Skew:      -0.017ns (0.237 - 0.254)
  Source Clock:         hdmiMatri_Comp/tx_pclkx2 rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.167ns

  Clock Uncertainty:          0.167ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.262ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra0 to hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y108.AQ      Tcko                  0.408   hdmiMatri_Comp/dvi_tx0/pixel2x/ra<3>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra0
    SLICE_X22Y107.A2     net (fanout=19)       3.583   hdmiMatri_Comp/dvi_tx0/pixel2x/ra<0>
    SLICE_X22Y107.AMUX   Tilo                  0.261   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<24>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/DP
    SLICE_X13Y107.DX     net (fanout=1)        2.772   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<27>
    SLICE_X13Y107.CLK    Tdick                 0.063   hdmiMatri_Comp/dvi_tx0/pixel2x/db<27>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db27
    -------------------------------------------------  ---------------------------
    Total                                      7.087ns (0.732ns logic, 6.355ns route)
                                                       (10.3% logic, 89.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.806ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra3 (FF)
  Destination:          hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.010ns (Levels of Logic = 1)
  Clock Path Skew:      -0.017ns (0.237 - 0.254)
  Source Clock:         hdmiMatri_Comp/tx_pclkx2 rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.167ns

  Clock Uncertainty:          0.167ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.262ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra3 to hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y108.CQ      Tcko                  0.408   hdmiMatri_Comp/dvi_tx0/pixel2x/ra<3>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra3
    SLICE_X22Y107.A5     net (fanout=17)       3.506   hdmiMatri_Comp/dvi_tx0/pixel2x/ra<3>
    SLICE_X22Y107.AMUX   Tilo                  0.261   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<24>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/DP
    SLICE_X13Y107.DX     net (fanout=1)        2.772   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<27>
    SLICE_X13Y107.CLK    Tdick                 0.063   hdmiMatri_Comp/dvi_tx0/pixel2x/db<27>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db27
    -------------------------------------------------  ---------------------------
    Total                                      7.010ns (0.732ns logic, 6.278ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.854ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra2 (FF)
  Destination:          hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.962ns (Levels of Logic = 1)
  Clock Path Skew:      -0.017ns (0.237 - 0.254)
  Source Clock:         hdmiMatri_Comp/tx_pclkx2 rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.167ns

  Clock Uncertainty:          0.167ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.262ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra2 to hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y108.CMUX    Tshcko                0.455   hdmiMatri_Comp/dvi_tx0/pixel2x/ra<3>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra2
    SLICE_X22Y107.A4     net (fanout=17)       3.411   hdmiMatri_Comp/dvi_tx0/pixel2x/ra<2>
    SLICE_X22Y107.AMUX   Tilo                  0.261   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<24>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[27].i_RAM16X1D_U/DP
    SLICE_X13Y107.DX     net (fanout=1)        2.772   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<27>
    SLICE_X13Y107.CLK    Tdick                 0.063   hdmiMatri_Comp/dvi_tx0/pixel2x/db<27>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db27
    -------------------------------------------------  ---------------------------
    Total                                      6.962ns (0.779ns logic, 6.183ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db25 (SLICE_X13Y107.BX), 4 paths
--------------------------------------------------------------------------------
Slack (setup paths):    2.867ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra2 (FF)
  Destination:          hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.949ns (Levels of Logic = 1)
  Clock Path Skew:      -0.017ns (0.237 - 0.254)
  Source Clock:         hdmiMatri_Comp/tx_pclkx2 rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.167ns

  Clock Uncertainty:          0.167ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.262ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra2 to hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y108.CMUX    Tshcko                0.455   hdmiMatri_Comp/dvi_tx0/pixel2x/ra<3>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra2
    SLICE_X22Y107.B4     net (fanout=17)       3.572   hdmiMatri_Comp/dvi_tx0/pixel2x/ra<2>
    SLICE_X22Y107.BMUX   Tilo                  0.261   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<24>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/DP
    SLICE_X13Y107.BX     net (fanout=1)        2.598   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<25>
    SLICE_X13Y107.CLK    Tdick                 0.063   hdmiMatri_Comp/dvi_tx0/pixel2x/db<27>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db25
    -------------------------------------------------  ---------------------------
    Total                                      6.949ns (0.779ns logic, 6.170ns route)
                                                       (11.2% logic, 88.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.876ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra3 (FF)
  Destination:          hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.940ns (Levels of Logic = 1)
  Clock Path Skew:      -0.017ns (0.237 - 0.254)
  Source Clock:         hdmiMatri_Comp/tx_pclkx2 rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.167ns

  Clock Uncertainty:          0.167ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.262ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra3 to hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y108.CQ      Tcko                  0.408   hdmiMatri_Comp/dvi_tx0/pixel2x/ra<3>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra3
    SLICE_X22Y107.B5     net (fanout=17)       3.610   hdmiMatri_Comp/dvi_tx0/pixel2x/ra<3>
    SLICE_X22Y107.BMUX   Tilo                  0.261   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<24>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/DP
    SLICE_X13Y107.BX     net (fanout=1)        2.598   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<25>
    SLICE_X13Y107.CLK    Tdick                 0.063   hdmiMatri_Comp/dvi_tx0/pixel2x/db<27>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db25
    -------------------------------------------------  ---------------------------
    Total                                      6.940ns (0.732ns logic, 6.208ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    3.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra0 (FF)
  Destination:          hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.769ns (Levels of Logic = 1)
  Clock Path Skew:      -0.017ns (0.237 - 0.254)
  Source Clock:         hdmiMatri_Comp/tx_pclkx2 rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.167ns

  Clock Uncertainty:          0.167ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.262ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra0 to hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y108.AQ      Tcko                  0.408   hdmiMatri_Comp/dvi_tx0/pixel2x/ra<3>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra0
    SLICE_X22Y107.B2     net (fanout=19)       3.439   hdmiMatri_Comp/dvi_tx0/pixel2x/ra<0>
    SLICE_X22Y107.BMUX   Tilo                  0.261   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<24>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/DP
    SLICE_X13Y107.BX     net (fanout=1)        2.598   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<25>
    SLICE_X13Y107.CLK    Tdick                 0.063   hdmiMatri_Comp/dvi_tx0/pixel2x/db<27>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db25
    -------------------------------------------------  ---------------------------
    Total                                      6.769ns (0.732ns logic, 6.037ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_ramra_0 = MAXDELAY FROM TIMEGRP "bramra_0" TO TIMEGRP "fddbgrp_0"         TS_DVI_CLOCK0;
--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db0 (SLICE_X7Y109.AX), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.971ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra3 (FF)
  Destination:          hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.976ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.005ns (0.075 - 0.070)
  Source Clock:         hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra3 to hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y108.CQ      Tcko                  0.200   hdmiMatri_Comp/dvi_tx0/pixel2x/ra<3>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra3
    SLICE_X6Y109.B5      net (fanout=17)       0.285   hdmiMatri_Comp/dvi_tx0/pixel2x/ra<3>
    SLICE_X6Y109.B       Tilo                  0.156   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<0>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/DP
    SLICE_X7Y109.AX      net (fanout=1)        0.276   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<0>
    SLICE_X7Y109.CLK     Tckdi       (-Th)    -0.059   hdmiMatri_Comp/dvi_tx0/pixel2x/db<3>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db0
    -------------------------------------------------  ---------------------------
    Total                                      0.976ns (0.415ns logic, 0.561ns route)
                                                       (42.5% logic, 57.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.166ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra1 (FF)
  Destination:          hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.171ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.005ns (0.075 - 0.070)
  Source Clock:         hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra1 to hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y108.BQ      Tcko                  0.200   hdmiMatri_Comp/dvi_tx0/pixel2x/ra<3>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra1
    SLICE_X6Y109.B3      net (fanout=18)       0.480   hdmiMatri_Comp/dvi_tx0/pixel2x/ra<1>
    SLICE_X6Y109.B       Tilo                  0.156   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<0>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/DP
    SLICE_X7Y109.AX      net (fanout=1)        0.276   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<0>
    SLICE_X7Y109.CLK     Tckdi       (-Th)    -0.059   hdmiMatri_Comp/dvi_tx0/pixel2x/db<3>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db0
    -------------------------------------------------  ---------------------------
    Total                                      1.171ns (0.415ns logic, 0.756ns route)
                                                       (35.4% logic, 64.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.202ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra2 (FF)
  Destination:          hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.207ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.005ns (0.075 - 0.070)
  Source Clock:         hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra2 to hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y108.CMUX    Tshcko                0.238   hdmiMatri_Comp/dvi_tx0/pixel2x/ra<3>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra2
    SLICE_X6Y109.B4      net (fanout=17)       0.478   hdmiMatri_Comp/dvi_tx0/pixel2x/ra<2>
    SLICE_X6Y109.B       Tilo                  0.156   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<0>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[0].i_RAM16X1D_U/DP
    SLICE_X7Y109.AX      net (fanout=1)        0.276   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<0>
    SLICE_X7Y109.CLK     Tckdi       (-Th)    -0.059   hdmiMatri_Comp/dvi_tx0/pixel2x/db<3>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db0
    -------------------------------------------------  ---------------------------
    Total                                      1.207ns (0.453ns logic, 0.754ns route)
                                                       (37.5% logic, 62.5% route)
--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db1 (SLICE_X7Y109.BX), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.017ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra3 (FF)
  Destination:          hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.022ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.005ns (0.075 - 0.070)
  Source Clock:         hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra3 to hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y108.CQ      Tcko                  0.200   hdmiMatri_Comp/dvi_tx0/pixel2x/ra<3>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra3
    SLICE_X6Y109.B5      net (fanout=17)       0.285   hdmiMatri_Comp/dvi_tx0/pixel2x/ra<3>
    SLICE_X6Y109.BMUX    Tilo                  0.191   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<0>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/DP
    SLICE_X7Y109.BX      net (fanout=1)        0.287   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<1>
    SLICE_X7Y109.CLK     Tckdi       (-Th)    -0.059   hdmiMatri_Comp/dvi_tx0/pixel2x/db<3>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db1
    -------------------------------------------------  ---------------------------
    Total                                      1.022ns (0.450ns logic, 0.572ns route)
                                                       (44.0% logic, 56.0% route)
--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db1 (SLICE_X7Y109.BX), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.212ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra1 (FF)
  Destination:          hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.217ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.005ns (0.075 - 0.070)
  Source Clock:         hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra1 to hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y108.BQ      Tcko                  0.200   hdmiMatri_Comp/dvi_tx0/pixel2x/ra<3>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra1
    SLICE_X6Y109.B3      net (fanout=18)       0.480   hdmiMatri_Comp/dvi_tx0/pixel2x/ra<1>
    SLICE_X6Y109.BMUX    Tilo                  0.191   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<0>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/DP
    SLICE_X7Y109.BX      net (fanout=1)        0.287   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<1>
    SLICE_X7Y109.CLK     Tckdi       (-Th)    -0.059   hdmiMatri_Comp/dvi_tx0/pixel2x/db<3>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db1
    -------------------------------------------------  ---------------------------
    Total                                      1.217ns (0.450ns logic, 0.767ns route)
                                                       (37.0% logic, 63.0% route)
--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db1 (SLICE_X7Y109.BX), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.248ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra2 (FF)
  Destination:          hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.253ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.005ns (0.075 - 0.070)
  Source Clock:         hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra2 to hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y108.CMUX    Tshcko                0.238   hdmiMatri_Comp/dvi_tx0/pixel2x/ra<3>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra2
    SLICE_X6Y109.B4      net (fanout=17)       0.478   hdmiMatri_Comp/dvi_tx0/pixel2x/ra<2>
    SLICE_X6Y109.BMUX    Tilo                  0.191   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<0>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/DP
    SLICE_X7Y109.BX      net (fanout=1)        0.287   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<1>
    SLICE_X7Y109.CLK     Tckdi       (-Th)    -0.059   hdmiMatri_Comp/dvi_tx0/pixel2x/db<3>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db1
    -------------------------------------------------  ---------------------------
    Total                                      1.253ns (0.488ns logic, 0.765ns route)
                                                       (38.9% logic, 61.1% route)
--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db2 (SLICE_X7Y109.CX), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.060ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra3 (FF)
  Destination:          hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.065ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.005ns (0.075 - 0.070)
  Source Clock:         hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra3 to hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y108.CQ      Tcko                  0.200   hdmiMatri_Comp/dvi_tx0/pixel2x/ra<3>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra3
    SLICE_X6Y109.A5      net (fanout=17)       0.224   hdmiMatri_Comp/dvi_tx0/pixel2x/ra<3>
    SLICE_X6Y109.A       Tilo                  0.156   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<0>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/DP
    SLICE_X7Y109.CX      net (fanout=1)        0.426   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<2>
    SLICE_X7Y109.CLK     Tckdi       (-Th)    -0.059   hdmiMatri_Comp/dvi_tx0/pixel2x/db<3>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db2
    -------------------------------------------------  ---------------------------
    Total                                      1.065ns (0.415ns logic, 0.650ns route)
                                                       (39.0% logic, 61.0% route)
--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db2 (SLICE_X7Y109.CX), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.217ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra2 (FF)
  Destination:          hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.222ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.005ns (0.075 - 0.070)
  Source Clock:         hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra2 to hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y108.CMUX    Tshcko                0.238   hdmiMatri_Comp/dvi_tx0/pixel2x/ra<3>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra2
    SLICE_X6Y109.A4      net (fanout=17)       0.343   hdmiMatri_Comp/dvi_tx0/pixel2x/ra<2>
    SLICE_X6Y109.A       Tilo                  0.156   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<0>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/DP
    SLICE_X7Y109.CX      net (fanout=1)        0.426   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<2>
    SLICE_X7Y109.CLK     Tckdi       (-Th)    -0.059   hdmiMatri_Comp/dvi_tx0/pixel2x/db<3>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db2
    -------------------------------------------------  ---------------------------
    Total                                      1.222ns (0.453ns logic, 0.769ns route)
                                                       (37.1% logic, 62.9% route)
--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db2 (SLICE_X7Y109.CX), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.263ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra1 (FF)
  Destination:          hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.268ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.005ns (0.075 - 0.070)
  Source Clock:         hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra1 to hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y108.BQ      Tcko                  0.200   hdmiMatri_Comp/dvi_tx0/pixel2x/ra<3>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fdc_ra1
    SLICE_X6Y109.A3      net (fanout=18)       0.427   hdmiMatri_Comp/dvi_tx0/pixel2x/ra<1>
    SLICE_X6Y109.A       Tilo                  0.156   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<0>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fifo_u/dram16s[2].i_RAM16X1D_U/DP
    SLICE_X7Y109.CX      net (fanout=1)        0.426   hdmiMatri_Comp/dvi_tx0/pixel2x/dataint<2>
    SLICE_X7Y109.CLK     Tckdi       (-Th)    -0.059   hdmiMatri_Comp/dvi_tx0/pixel2x/db<3>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fd_db2
    -------------------------------------------------  ---------------------------
    Total                                      1.268ns (0.415ns logic, 0.853ns route)
                                                       (32.7% logic, 67.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ramdo_1 = MAXDELAY FROM TIMEGRP "bramgrp_1" TO TIMEGRP 
"fddbgrp_1"         TS_DVI_CLOCK1;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 30 paths analyzed, 30 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.689ns.
--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db13 (SLICE_X11Y14.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.311ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/DP (RAM)
  Destination:          hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.245ns (Levels of Logic = 0)
  Clock Path Skew:      -0.030ns (1.219 - 1.249)
  Source Clock:         pclk_H rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.304ns
    Phase Error (PE):           0.226ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/DP to hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y16.BMUX    Tshcko                0.920   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<12>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/DP
    SLICE_X11Y14.BX      net (fanout=1)        1.262   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<13>
    SLICE_X11Y14.CLK     Tdick                 0.063   hdmiMatri_Comp/dvi_tx1/pixel2x/db<15>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db13
    -------------------------------------------------  ---------------------------
    Total                                      2.245ns (0.983ns logic, 1.262ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db1 (SLICE_X12Y18.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.492ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/DP (RAM)
  Destination:          hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.048ns (Levels of Logic = 0)
  Clock Path Skew:      -0.046ns (1.190 - 1.236)
  Source Clock:         pclk_H rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.304ns
    Phase Error (PE):           0.226ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/DP to hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y23.BMUX    Tshcko                0.920   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<0>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/DP
    SLICE_X12Y18.BX      net (fanout=1)        0.992   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<1>
    SLICE_X12Y18.CLK     Tdick                 0.136   hdmiMatri_Comp/dvi_tx1/pixel2x/db<3>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db1
    -------------------------------------------------  ---------------------------
    Total                                      2.048ns (1.056ns logic, 0.992ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db15 (SLICE_X11Y14.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.558ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/DP (RAM)
  Destination:          hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.998ns (Levels of Logic = 0)
  Clock Path Skew:      -0.030ns (1.219 - 1.249)
  Source Clock:         pclk_H rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.304ns
    Phase Error (PE):           0.226ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/DP to hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y16.AMUX    Tshcko                0.910   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<12>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/DP
    SLICE_X11Y14.DX      net (fanout=1)        1.025   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<15>
    SLICE_X11Y14.CLK     Tdick                 0.063   hdmiMatri_Comp/dvi_tx1/pixel2x/db<15>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db15
    -------------------------------------------------  ---------------------------
    Total                                      1.998ns (0.973ns logic, 1.025ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_ramdo_1 = MAXDELAY FROM TIMEGRP "bramgrp_1" TO TIMEGRP "fddbgrp_1"         TS_DVI_CLOCK1;
--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db8 (SLICE_X4Y14.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.351ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/DP (RAM)
  Destination:          hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.812ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.047ns (0.748 - 0.701)
  Source Clock:         pclk_H rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.304ns
    Phase Error (PE):           0.226ns

  Minimum Data Path at Fast Process Corner: hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/DP to hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y16.B        Tshcko                0.449   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<8>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/DP
    SLICE_X4Y14.AX       net (fanout=1)        0.315   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<8>
    SLICE_X4Y14.CLK      Tckdi       (-Th)    -0.048   hdmiMatri_Comp/dvi_tx1/pixel2x/db<11>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db8
    -------------------------------------------------  ---------------------------
    Total                                      0.812ns (0.497ns logic, 0.315ns route)
                                                       (61.2% logic, 38.8% route)
--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db18 (SLICE_X7Y18.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.374ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/DP (RAM)
  Destination:          hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.817ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.029ns (0.718 - 0.689)
  Source Clock:         pclk_H rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.304ns
    Phase Error (PE):           0.226ns

  Minimum Data Path at Fast Process Corner: hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/DP to hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y23.A        Tshcko                0.441   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<16>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[18].i_RAM16X1D_U/DP
    SLICE_X7Y18.CX       net (fanout=1)        0.317   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<18>
    SLICE_X7Y18.CLK      Tckdi       (-Th)    -0.059   hdmiMatri_Comp/dvi_tx1/pixel2x/db<19>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db18
    -------------------------------------------------  ---------------------------
    Total                                      0.817ns (0.500ns logic, 0.317ns route)
                                                       (61.2% logic, 38.8% route)
--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db22 (SLICE_X13Y18.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.383ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/DP (RAM)
  Destination:          hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.819ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.022ns (0.718 - 0.696)
  Source Clock:         pclk_H rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.414ns

  Clock Uncertainty:          0.414ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.304ns
    Phase Error (PE):           0.226ns

  Minimum Data Path at Fast Process Corner: hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/DP to hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y20.A       Tshcko                0.441   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<20>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/DP
    SLICE_X13Y18.CX      net (fanout=1)        0.319   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<22>
    SLICE_X13Y18.CLK     Tckdi       (-Th)    -0.059   hdmiMatri_Comp/dvi_tx1/pixel2x/db<23>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db22
    -------------------------------------------------  ---------------------------
    Total                                      0.819ns (0.500ns logic, 0.319ns route)
                                                       (61.1% logic, 38.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ramra_1 = MAXDELAY FROM TIMEGRP "bramra_1" TO TIMEGRP 
"fddbgrp_1"         TS_DVI_CLOCK1;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 120 paths analyzed, 30 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.596ns.
--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db1 (SLICE_X12Y18.BX), 4 paths
--------------------------------------------------------------------------------
Slack (setup paths):    6.404ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra0 (FF)
  Destination:          hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.413ns (Levels of Logic = 1)
  Clock Path Skew:      -0.016ns (0.241 - 0.257)
  Source Clock:         hdmiMatri_Comp/tx_pclkx2 rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.167ns

  Clock Uncertainty:          0.167ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.262ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra0 to hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y16.AQ       Tcko                  0.408   hdmiMatri_Comp/dvi_tx1/pixel2x/ra<3>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra0
    SLICE_X14Y23.B2      net (fanout=19)       1.616   hdmiMatri_Comp/dvi_tx1/pixel2x/ra<0>
    SLICE_X14Y23.BMUX    Tilo                  0.261   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<0>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/DP
    SLICE_X12Y18.BX      net (fanout=1)        0.992   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<1>
    SLICE_X12Y18.CLK     Tdick                 0.136   hdmiMatri_Comp/dvi_tx1/pixel2x/db<3>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db1
    -------------------------------------------------  ---------------------------
    Total                                      3.413ns (0.805ns logic, 2.608ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.492ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra2 (FF)
  Destination:          hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.325ns (Levels of Logic = 1)
  Clock Path Skew:      -0.016ns (0.241 - 0.257)
  Source Clock:         hdmiMatri_Comp/tx_pclkx2 rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.167ns

  Clock Uncertainty:          0.167ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.262ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra2 to hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y16.CMUX     Tshcko                0.455   hdmiMatri_Comp/dvi_tx1/pixel2x/ra<3>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra2
    SLICE_X14Y23.B4      net (fanout=17)       1.481   hdmiMatri_Comp/dvi_tx1/pixel2x/ra<2>
    SLICE_X14Y23.BMUX    Tilo                  0.261   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<0>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/DP
    SLICE_X12Y18.BX      net (fanout=1)        0.992   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<1>
    SLICE_X12Y18.CLK     Tdick                 0.136   hdmiMatri_Comp/dvi_tx1/pixel2x/db<3>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db1
    -------------------------------------------------  ---------------------------
    Total                                      3.325ns (0.852ns logic, 2.473ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.558ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra1 (FF)
  Destination:          hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.259ns (Levels of Logic = 1)
  Clock Path Skew:      -0.016ns (0.241 - 0.257)
  Source Clock:         hdmiMatri_Comp/tx_pclkx2 rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.167ns

  Clock Uncertainty:          0.167ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.262ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra1 to hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y16.BQ       Tcko                  0.408   hdmiMatri_Comp/dvi_tx1/pixel2x/ra<3>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra1
    SLICE_X14Y23.B3      net (fanout=18)       1.462   hdmiMatri_Comp/dvi_tx1/pixel2x/ra<1>
    SLICE_X14Y23.BMUX    Tilo                  0.261   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<0>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/DP
    SLICE_X12Y18.BX      net (fanout=1)        0.992   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<1>
    SLICE_X12Y18.CLK     Tdick                 0.136   hdmiMatri_Comp/dvi_tx1/pixel2x/db<3>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db1
    -------------------------------------------------  ---------------------------
    Total                                      3.259ns (0.805ns logic, 2.454ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db13 (SLICE_X11Y14.BX), 4 paths
--------------------------------------------------------------------------------
Slack (setup paths):    6.439ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra2 (FF)
  Destination:          hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.396ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.510 - 0.508)
  Source Clock:         hdmiMatri_Comp/tx_pclkx2 rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.167ns

  Clock Uncertainty:          0.167ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.262ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra2 to hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y16.CMUX     Tshcko                0.455   hdmiMatri_Comp/dvi_tx1/pixel2x/ra<3>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra2
    SLICE_X18Y16.B4      net (fanout=17)       1.355   hdmiMatri_Comp/dvi_tx1/pixel2x/ra<2>
    SLICE_X18Y16.BMUX    Tilo                  0.261   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<12>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/DP
    SLICE_X11Y14.BX      net (fanout=1)        1.262   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<13>
    SLICE_X11Y14.CLK     Tdick                 0.063   hdmiMatri_Comp/dvi_tx1/pixel2x/db<15>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db13
    -------------------------------------------------  ---------------------------
    Total                                      3.396ns (0.779ns logic, 2.617ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.628ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra3 (FF)
  Destination:          hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.207ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.510 - 0.508)
  Source Clock:         hdmiMatri_Comp/tx_pclkx2 rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.167ns

  Clock Uncertainty:          0.167ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.262ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra3 to hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y16.CQ       Tcko                  0.408   hdmiMatri_Comp/dvi_tx1/pixel2x/ra<3>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra3
    SLICE_X18Y16.B5      net (fanout=17)       1.213   hdmiMatri_Comp/dvi_tx1/pixel2x/ra<3>
    SLICE_X18Y16.BMUX    Tilo                  0.261   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<12>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/DP
    SLICE_X11Y14.BX      net (fanout=1)        1.262   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<13>
    SLICE_X11Y14.CLK     Tdick                 0.063   hdmiMatri_Comp/dvi_tx1/pixel2x/db<15>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db13
    -------------------------------------------------  ---------------------------
    Total                                      3.207ns (0.732ns logic, 2.475ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra1 (FF)
  Destination:          hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.190ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.510 - 0.508)
  Source Clock:         hdmiMatri_Comp/tx_pclkx2 rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.167ns

  Clock Uncertainty:          0.167ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.262ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra1 to hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y16.BQ       Tcko                  0.408   hdmiMatri_Comp/dvi_tx1/pixel2x/ra<3>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra1
    SLICE_X18Y16.B3      net (fanout=18)       1.196   hdmiMatri_Comp/dvi_tx1/pixel2x/ra<1>
    SLICE_X18Y16.BMUX    Tilo                  0.261   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<12>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/DP
    SLICE_X11Y14.BX      net (fanout=1)        1.262   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<13>
    SLICE_X11Y14.CLK     Tdick                 0.063   hdmiMatri_Comp/dvi_tx1/pixel2x/db<15>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db13
    -------------------------------------------------  ---------------------------
    Total                                      3.190ns (0.732ns logic, 2.458ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db17 (SLICE_X7Y18.BX), 4 paths
--------------------------------------------------------------------------------
Slack (setup paths):    6.489ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra1 (FF)
  Destination:          hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.328ns (Levels of Logic = 1)
  Clock Path Skew:      -0.016ns (0.241 - 0.257)
  Source Clock:         hdmiMatri_Comp/tx_pclkx2 rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.167ns

  Clock Uncertainty:          0.167ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.262ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra1 to hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y16.BQ       Tcko                  0.408   hdmiMatri_Comp/dvi_tx1/pixel2x/ra<3>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra1
    SLICE_X6Y23.B3       net (fanout=18)       1.678   hdmiMatri_Comp/dvi_tx1/pixel2x/ra<1>
    SLICE_X6Y23.BMUX     Tilo                  0.261   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<16>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/DP
    SLICE_X7Y18.BX       net (fanout=1)        0.918   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<17>
    SLICE_X7Y18.CLK      Tdick                 0.063   hdmiMatri_Comp/dvi_tx1/pixel2x/db<19>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db17
    -------------------------------------------------  ---------------------------
    Total                                      3.328ns (0.732ns logic, 2.596ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.617ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra2 (FF)
  Destination:          hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.200ns (Levels of Logic = 1)
  Clock Path Skew:      -0.016ns (0.241 - 0.257)
  Source Clock:         hdmiMatri_Comp/tx_pclkx2 rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.167ns

  Clock Uncertainty:          0.167ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.262ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra2 to hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y16.CMUX     Tshcko                0.455   hdmiMatri_Comp/dvi_tx1/pixel2x/ra<3>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra2
    SLICE_X6Y23.B4       net (fanout=17)       1.503   hdmiMatri_Comp/dvi_tx1/pixel2x/ra<2>
    SLICE_X6Y23.BMUX     Tilo                  0.261   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<16>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/DP
    SLICE_X7Y18.BX       net (fanout=1)        0.918   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<17>
    SLICE_X7Y18.CLK      Tdick                 0.063   hdmiMatri_Comp/dvi_tx1/pixel2x/db<19>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db17
    -------------------------------------------------  ---------------------------
    Total                                      3.200ns (0.779ns logic, 2.421ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    6.735ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra0 (FF)
  Destination:          hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.082ns (Levels of Logic = 1)
  Clock Path Skew:      -0.016ns (0.241 - 0.257)
  Source Clock:         hdmiMatri_Comp/tx_pclkx2 rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.167ns

  Clock Uncertainty:          0.167ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.262ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra0 to hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y16.AQ       Tcko                  0.408   hdmiMatri_Comp/dvi_tx1/pixel2x/ra<3>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra0
    SLICE_X6Y23.B2       net (fanout=19)       1.432   hdmiMatri_Comp/dvi_tx1/pixel2x/ra<0>
    SLICE_X6Y23.BMUX     Tilo                  0.261   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<16>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[17].i_RAM16X1D_U/DP
    SLICE_X7Y18.BX       net (fanout=1)        0.918   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<17>
    SLICE_X7Y18.CLK      Tdick                 0.063   hdmiMatri_Comp/dvi_tx1/pixel2x/db<19>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db17
    -------------------------------------------------  ---------------------------
    Total                                      3.082ns (0.732ns logic, 2.350ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_ramra_1 = MAXDELAY FROM TIMEGRP "bramra_1" TO TIMEGRP "fddbgrp_1"         TS_DVI_CLOCK1;
--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db8 (SLICE_X4Y14.AX), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.041ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra3 (FF)
  Destination:          hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.078ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.037ns (0.247 - 0.210)
  Source Clock:         hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra3 to hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y16.CQ       Tcko                  0.200   hdmiMatri_Comp/dvi_tx1/pixel2x/ra<3>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra3
    SLICE_X6Y16.B5       net (fanout=17)       0.359   hdmiMatri_Comp/dvi_tx1/pixel2x/ra<3>
    SLICE_X6Y16.B        Tilo                  0.156   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<8>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/DP
    SLICE_X4Y14.AX       net (fanout=1)        0.315   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<8>
    SLICE_X4Y14.CLK      Tckdi       (-Th)    -0.048   hdmiMatri_Comp/dvi_tx1/pixel2x/db<11>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db8
    -------------------------------------------------  ---------------------------
    Total                                      1.078ns (0.404ns logic, 0.674ns route)
                                                       (37.5% logic, 62.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.118ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra2 (FF)
  Destination:          hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.155ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.037ns (0.247 - 0.210)
  Source Clock:         hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra2 to hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y16.CMUX     Tshcko                0.238   hdmiMatri_Comp/dvi_tx1/pixel2x/ra<3>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra2
    SLICE_X6Y16.B4       net (fanout=17)       0.398   hdmiMatri_Comp/dvi_tx1/pixel2x/ra<2>
    SLICE_X6Y16.B        Tilo                  0.156   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<8>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/DP
    SLICE_X4Y14.AX       net (fanout=1)        0.315   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<8>
    SLICE_X4Y14.CLK      Tckdi       (-Th)    -0.048   hdmiMatri_Comp/dvi_tx1/pixel2x/db<11>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db8
    -------------------------------------------------  ---------------------------
    Total                                      1.155ns (0.442ns logic, 0.713ns route)
                                                       (38.3% logic, 61.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.121ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra0 (FF)
  Destination:          hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.158ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.037ns (0.247 - 0.210)
  Source Clock:         hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra0 to hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y16.AQ       Tcko                  0.200   hdmiMatri_Comp/dvi_tx1/pixel2x/ra<3>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra0
    SLICE_X6Y16.B2       net (fanout=19)       0.439   hdmiMatri_Comp/dvi_tx1/pixel2x/ra<0>
    SLICE_X6Y16.B        Tilo                  0.156   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<8>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[8].i_RAM16X1D_U/DP
    SLICE_X4Y14.AX       net (fanout=1)        0.315   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<8>
    SLICE_X4Y14.CLK      Tckdi       (-Th)    -0.048   hdmiMatri_Comp/dvi_tx1/pixel2x/db<11>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db8
    -------------------------------------------------  ---------------------------
    Total                                      1.158ns (0.404ns logic, 0.754ns route)
                                                       (34.9% logic, 65.1% route)
--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db9 (SLICE_X4Y14.BX), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.065ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra3 (FF)
  Destination:          hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.102ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.037ns (0.247 - 0.210)
  Source Clock:         hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra3 to hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y16.CQ       Tcko                  0.200   hdmiMatri_Comp/dvi_tx1/pixel2x/ra<3>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra3
    SLICE_X6Y16.B5       net (fanout=17)       0.359   hdmiMatri_Comp/dvi_tx1/pixel2x/ra<3>
    SLICE_X6Y16.BMUX     Tilo                  0.191   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<8>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/DP
    SLICE_X4Y14.BX       net (fanout=1)        0.304   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<9>
    SLICE_X4Y14.CLK      Tckdi       (-Th)    -0.048   hdmiMatri_Comp/dvi_tx1/pixel2x/db<11>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db9
    -------------------------------------------------  ---------------------------
    Total                                      1.102ns (0.439ns logic, 0.663ns route)
                                                       (39.8% logic, 60.2% route)
--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db9 (SLICE_X4Y14.BX), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.142ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra2 (FF)
  Destination:          hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.179ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.037ns (0.247 - 0.210)
  Source Clock:         hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra2 to hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y16.CMUX     Tshcko                0.238   hdmiMatri_Comp/dvi_tx1/pixel2x/ra<3>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra2
    SLICE_X6Y16.B4       net (fanout=17)       0.398   hdmiMatri_Comp/dvi_tx1/pixel2x/ra<2>
    SLICE_X6Y16.BMUX     Tilo                  0.191   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<8>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/DP
    SLICE_X4Y14.BX       net (fanout=1)        0.304   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<9>
    SLICE_X4Y14.CLK      Tckdi       (-Th)    -0.048   hdmiMatri_Comp/dvi_tx1/pixel2x/db<11>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db9
    -------------------------------------------------  ---------------------------
    Total                                      1.179ns (0.477ns logic, 0.702ns route)
                                                       (40.5% logic, 59.5% route)
--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db9 (SLICE_X4Y14.BX), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.145ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra0 (FF)
  Destination:          hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.182ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.037ns (0.247 - 0.210)
  Source Clock:         hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra0 to hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y16.AQ       Tcko                  0.200   hdmiMatri_Comp/dvi_tx1/pixel2x/ra<3>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra0
    SLICE_X6Y16.B2       net (fanout=19)       0.439   hdmiMatri_Comp/dvi_tx1/pixel2x/ra<0>
    SLICE_X6Y16.BMUX     Tilo                  0.191   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<8>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[9].i_RAM16X1D_U/DP
    SLICE_X4Y14.BX       net (fanout=1)        0.304   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<9>
    SLICE_X4Y14.CLK      Tckdi       (-Th)    -0.048   hdmiMatri_Comp/dvi_tx1/pixel2x/db<11>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db9
    -------------------------------------------------  ---------------------------
    Total                                      1.182ns (0.439ns logic, 0.743ns route)
                                                       (37.1% logic, 62.9% route)
--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db11 (SLICE_X4Y14.DX), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.095ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra3 (FF)
  Destination:          hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.132ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.037ns (0.247 - 0.210)
  Source Clock:         hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra3 to hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y16.CQ       Tcko                  0.200   hdmiMatri_Comp/dvi_tx1/pixel2x/ra<3>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra3
    SLICE_X6Y16.A5       net (fanout=17)       0.370   hdmiMatri_Comp/dvi_tx1/pixel2x/ra<3>
    SLICE_X6Y16.AMUX     Tilo                  0.191   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<8>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/DP
    SLICE_X4Y14.DX       net (fanout=1)        0.323   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<11>
    SLICE_X4Y14.CLK      Tckdi       (-Th)    -0.048   hdmiMatri_Comp/dvi_tx1/pixel2x/db<11>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db11
    -------------------------------------------------  ---------------------------
    Total                                      1.132ns (0.439ns logic, 0.693ns route)
                                                       (38.8% logic, 61.2% route)
--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db11 (SLICE_X4Y14.DX), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.155ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra2 (FF)
  Destination:          hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.192ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.037ns (0.247 - 0.210)
  Source Clock:         hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra2 to hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y16.CMUX     Tshcko                0.238   hdmiMatri_Comp/dvi_tx1/pixel2x/ra<3>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra2
    SLICE_X6Y16.A4       net (fanout=17)       0.392   hdmiMatri_Comp/dvi_tx1/pixel2x/ra<2>
    SLICE_X6Y16.AMUX     Tilo                  0.191   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<8>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/DP
    SLICE_X4Y14.DX       net (fanout=1)        0.323   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<11>
    SLICE_X4Y14.CLK      Tckdi       (-Th)    -0.048   hdmiMatri_Comp/dvi_tx1/pixel2x/db<11>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db11
    -------------------------------------------------  ---------------------------
    Total                                      1.192ns (0.477ns logic, 0.715ns route)
                                                       (40.0% logic, 60.0% route)
--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db11 (SLICE_X4Y14.DX), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.155ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra1 (FF)
  Destination:          hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.192ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.037ns (0.247 - 0.210)
  Source Clock:         hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra1 to hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y16.BQ       Tcko                  0.200   hdmiMatri_Comp/dvi_tx1/pixel2x/ra<3>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fdc_ra1
    SLICE_X6Y16.A3       net (fanout=18)       0.430   hdmiMatri_Comp/dvi_tx1/pixel2x/ra<1>
    SLICE_X6Y16.AMUX     Tilo                  0.191   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<8>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fifo_u/dram16s[11].i_RAM16X1D_U/DP
    SLICE_X4Y14.DX       net (fanout=1)        0.323   hdmiMatri_Comp/dvi_tx1/pixel2x/dataint<11>
    SLICE_X4Y14.CLK      Tckdi       (-Th)    -0.048   hdmiMatri_Comp/dvi_tx1/pixel2x/db<11>
                                                       hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db11
    -------------------------------------------------  ---------------------------
    Total                                      1.192ns (0.439ns logic, 0.753ns route)
                                                       (36.8% logic, 63.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ifclk = PERIOD TIMEGRP "ifclk" 48 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 11858 paths analyzed, 2947 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  15.790ns.
--------------------------------------------------------------------------------

Paths for end point usb_comp/jpg_uvc_comp/slwr (SLICE_X17Y87.A4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.521ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usb_comp/jpg_uvc_comp/bytefifo_usb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i (FF)
  Destination:          usb_comp/jpg_uvc_comp/slwr (FF)
  Requirement:          10.416ns
  Data Path Delay:      4.494ns (Levels of Logic = 1)
  Clock Path Skew:      -3.366ns (0.682 - 4.048)
  Source Clock:         ifclk_IBUF rising at 0.000ns
  Destination Clock:    ifclk_IBUF falling at 10.416ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usb_comp/jpg_uvc_comp/bytefifo_usb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i to usb_comp/jpg_uvc_comp/slwr
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y56.AQ       Tcko                  0.408   usb_comp/jpg_uvc_comp/jpeg_fifo_empty_i
                                                       usb_comp/jpg_uvc_comp/bytefifo_usb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
    SLICE_X17Y87.A4      net (fanout=24)       3.764   usb_comp/jpg_uvc_comp/jpeg_fifo_empty_i
    SLICE_X17Y87.CLK     Tas                   0.322   usb_comp/slwr_jpg_uvc
                                                       usb_comp/jpg_uvc_comp/Mmux_ps[1]_PWR_231_o_Mux_93_o11
                                                       usb_comp/jpg_uvc_comp/slwr
    -------------------------------------------------  ---------------------------
    Total                                      4.494ns (0.730ns logic, 3.764ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------

Paths for end point usb_comp/raw_uvc_comp/fdata_7 (SLICE_X12Y77.C4), 132 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usb_comp/raw_uvc_comp/rawUVCfifo_Comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_23 (FF)
  Destination:          usb_comp/raw_uvc_comp/fdata_7 (FF)
  Requirement:          10.416ns
  Data Path Delay:      4.673ns (Levels of Logic = 5)
  Clock Path Skew:      -2.338ns (1.144 - 3.482)
  Source Clock:         ifclk_IBUF rising at 0.000ns
  Destination Clock:    ifclk_IBUF falling at 10.416ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usb_comp/raw_uvc_comp/rawUVCfifo_Comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_23 to usb_comp/raw_uvc_comp/fdata_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y67.DQ      Tcko                  0.447   usb_comp/raw_uvc_comp/dout<23>
                                                       usb_comp/raw_uvc_comp/rawUVCfifo_Comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_23
    SLICE_X13Y76.D3      net (fanout=2)        1.321   usb_comp/raw_uvc_comp/dout<23>
    SLICE_X13Y76.D       Tilo                  0.259   usb_comp/raw_uvc_comp/total_send[23]_to_send[23]_equal_100_o31
                                                       usb_comp/raw_uvc_comp/total_send[23]_to_send[23]_equal_100_o311
    SLICE_X15Y77.D6      net (fanout=2)        0.334   usb_comp/raw_uvc_comp/total_send[23]_to_send[23]_equal_100_o31
    SLICE_X15Y77.D       Tilo                  0.259   usb_comp/raw_uvc_comp/total_send[23]_to_send[23]_equal_100_o_mmx_out31
                                                       usb_comp/raw_uvc_comp/total_send[23]_to_send[23]_equal_100_o312
    SLICE_X15Y77.B2      net (fanout=1)        0.438   usb_comp/raw_uvc_comp/total_send[23]_to_send[23]_equal_100_o_mmx_out31
    SLICE_X15Y77.B       Tilo                  0.259   usb_comp/raw_uvc_comp/total_send[23]_to_send[23]_equal_100_o_mmx_out31
                                                       usb_comp/raw_uvc_comp/Mmux_ps[2]_fdata[7]_mux_149_OUT243
    SLICE_X12Y77.B4      net (fanout=1)        0.464   usb_comp/raw_uvc_comp/Mmux_ps[2]_fdata[7]_mux_149_OUT242
    SLICE_X12Y77.B       Tilo                  0.205   usb_comp/fdataout_raw_uvc<7>
                                                       usb_comp/raw_uvc_comp/Mmux_ps[2]_fdata[7]_mux_149_OUT244_SW0
    SLICE_X12Y77.C4      net (fanout=1)        0.346   usb_comp/raw_uvc_comp/N20
    SLICE_X12Y77.CLK     Tas                   0.341   usb_comp/fdataout_raw_uvc<7>
                                                       usb_comp/raw_uvc_comp/Mmux_ps[2]_fdata[7]_mux_149_OUT244
                                                       usb_comp/raw_uvc_comp/fdata_7
    -------------------------------------------------  ---------------------------
    Total                                      4.673ns (1.770ns logic, 2.903ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.130ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usb_comp/raw_uvc_comp/rawUVCfifo_Comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_23 (FF)
  Destination:          usb_comp/raw_uvc_comp/fdata_7 (FF)
  Requirement:          10.416ns
  Data Path Delay:      3.913ns (Levels of Logic = 4)
  Clock Path Skew:      -2.338ns (1.144 - 3.482)
  Source Clock:         ifclk_IBUF rising at 0.000ns
  Destination Clock:    ifclk_IBUF falling at 10.416ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usb_comp/raw_uvc_comp/rawUVCfifo_Comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_23 to usb_comp/raw_uvc_comp/fdata_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y67.DQ      Tcko                  0.447   usb_comp/raw_uvc_comp/dout<23>
                                                       usb_comp/raw_uvc_comp/rawUVCfifo_Comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_23
    SLICE_X13Y76.D3      net (fanout=2)        1.321   usb_comp/raw_uvc_comp/dout<23>
    SLICE_X13Y76.D       Tilo                  0.259   usb_comp/raw_uvc_comp/total_send[23]_to_send[23]_equal_100_o31
                                                       usb_comp/raw_uvc_comp/total_send[23]_to_send[23]_equal_100_o311
    SLICE_X13Y76.C6      net (fanout=2)        0.126   usb_comp/raw_uvc_comp/total_send[23]_to_send[23]_equal_100_o31
    SLICE_X13Y76.C       Tilo                  0.259   usb_comp/raw_uvc_comp/total_send[23]_to_send[23]_equal_100_o31
                                                       usb_comp/raw_uvc_comp/Mmux_ps[2]_fdata[7]_mux_149_OUT242
    SLICE_X12Y77.B2      net (fanout=1)        0.609   usb_comp/raw_uvc_comp/Mmux_ps[2]_fdata[7]_mux_149_OUT241
    SLICE_X12Y77.B       Tilo                  0.205   usb_comp/fdataout_raw_uvc<7>
                                                       usb_comp/raw_uvc_comp/Mmux_ps[2]_fdata[7]_mux_149_OUT244_SW0
    SLICE_X12Y77.C4      net (fanout=1)        0.346   usb_comp/raw_uvc_comp/N20
    SLICE_X12Y77.CLK     Tas                   0.341   usb_comp/fdataout_raw_uvc<7>
                                                       usb_comp/raw_uvc_comp/Mmux_ps[2]_fdata[7]_mux_149_OUT244
                                                       usb_comp/raw_uvc_comp/fdata_7
    -------------------------------------------------  ---------------------------
    Total                                      3.913ns (1.511ns logic, 2.402ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.351ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usb_comp/raw_uvc_comp/rawUVCfifo_Comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_15 (FF)
  Destination:          usb_comp/raw_uvc_comp/fdata_7 (FF)
  Requirement:          10.416ns
  Data Path Delay:      4.041ns (Levels of Logic = 5)
  Clock Path Skew:      -1.989ns (1.144 - 3.133)
  Source Clock:         ifclk_IBUF rising at 0.000ns
  Destination Clock:    ifclk_IBUF falling at 10.416ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usb_comp/raw_uvc_comp/rawUVCfifo_Comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_15 to usb_comp/raw_uvc_comp/fdata_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y69.DQ      Tcko                  0.391   usb_comp/raw_uvc_comp/dout<15>
                                                       usb_comp/raw_uvc_comp/rawUVCfifo_Comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i_15
    SLICE_X13Y76.D6      net (fanout=2)        0.745   usb_comp/raw_uvc_comp/dout<15>
    SLICE_X13Y76.D       Tilo                  0.259   usb_comp/raw_uvc_comp/total_send[23]_to_send[23]_equal_100_o31
                                                       usb_comp/raw_uvc_comp/total_send[23]_to_send[23]_equal_100_o311
    SLICE_X15Y77.D6      net (fanout=2)        0.334   usb_comp/raw_uvc_comp/total_send[23]_to_send[23]_equal_100_o31
    SLICE_X15Y77.D       Tilo                  0.259   usb_comp/raw_uvc_comp/total_send[23]_to_send[23]_equal_100_o_mmx_out31
                                                       usb_comp/raw_uvc_comp/total_send[23]_to_send[23]_equal_100_o312
    SLICE_X15Y77.B2      net (fanout=1)        0.438   usb_comp/raw_uvc_comp/total_send[23]_to_send[23]_equal_100_o_mmx_out31
    SLICE_X15Y77.B       Tilo                  0.259   usb_comp/raw_uvc_comp/total_send[23]_to_send[23]_equal_100_o_mmx_out31
                                                       usb_comp/raw_uvc_comp/Mmux_ps[2]_fdata[7]_mux_149_OUT243
    SLICE_X12Y77.B4      net (fanout=1)        0.464   usb_comp/raw_uvc_comp/Mmux_ps[2]_fdata[7]_mux_149_OUT242
    SLICE_X12Y77.B       Tilo                  0.205   usb_comp/fdataout_raw_uvc<7>
                                                       usb_comp/raw_uvc_comp/Mmux_ps[2]_fdata[7]_mux_149_OUT244_SW0
    SLICE_X12Y77.C4      net (fanout=1)        0.346   usb_comp/raw_uvc_comp/N20
    SLICE_X12Y77.CLK     Tas                   0.341   usb_comp/fdataout_raw_uvc<7>
                                                       usb_comp/raw_uvc_comp/Mmux_ps[2]_fdata[7]_mux_149_OUT244
                                                       usb_comp/raw_uvc_comp/fdata_7
    -------------------------------------------------  ---------------------------
    Total                                      4.041ns (1.714ns logic, 2.327ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------

Paths for end point usb_comp/jpg_uvc_comp/fdata_1 (SLICE_X4Y72.C1), 31 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usb_comp/jpg_uvc_comp/bytefifo_usb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i (FF)
  Destination:          usb_comp/jpg_uvc_comp/fdata_1 (FF)
  Requirement:          10.416ns
  Data Path Delay:      4.419ns (Levels of Logic = 3)
  Clock Path Skew:      -1.738ns (0.447 - 2.185)
  Source Clock:         ifclk_IBUF rising at 0.000ns
  Destination Clock:    ifclk_IBUF falling at 10.416ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usb_comp/jpg_uvc_comp/bytefifo_usb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i to usb_comp/jpg_uvc_comp/fdata_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y56.AQ       Tcko                  0.408   usb_comp/jpg_uvc_comp/jpeg_fifo_empty_i
                                                       usb_comp/jpg_uvc_comp/bytefifo_usb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
    SLICE_X4Y73.B4       net (fanout=24)       2.391   usb_comp/jpg_uvc_comp/jpeg_fifo_empty_i
    SLICE_X4Y73.B        Tilo                  0.205   usb_comp/jpg_uvc_comp/jpeg_fifo_empty_i_flag_full_AND_2141_o
                                                       usb_comp/jpg_uvc_comp/jpeg_fifo_empty_i_flag_full_AND_2141_o1
    SLICE_X4Y72.A4       net (fanout=7)        0.422   usb_comp/jpg_uvc_comp/jpeg_fifo_empty_i_flag_full_AND_2141_o
    SLICE_X4Y72.A        Tilo                  0.205   usb_comp/fdataout_jpg_uvc<1>
                                                       usb_comp/jpg_uvc_comp/Mmux_ps[2]_fdata[7]_mux_109_OUT31
    SLICE_X4Y72.C1       net (fanout=2)        0.447   usb_comp/jpg_uvc_comp/Mmux_ps[2]_fdata[7]_mux_109_OUT31
    SLICE_X4Y72.CLK      Tas                   0.341   usb_comp/fdataout_jpg_uvc<1>
                                                       usb_comp/jpg_uvc_comp/Mmux_ps[2]_fdata[7]_mux_109_OUT6
                                                       usb_comp/jpg_uvc_comp/fdata_1
    -------------------------------------------------  ---------------------------
    Total                                      4.419ns (1.159ns logic, 3.260ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usb_comp/jpg_uvc_comp/wrightcount_5 (FF)
  Destination:          usb_comp/jpg_uvc_comp/fdata_1 (FF)
  Requirement:          20.833ns
  Data Path Delay:      4.961ns (Levels of Logic = 4)
  Clock Path Skew:      -0.297ns (0.447 - 0.744)
  Source Clock:         ifclk_IBUF falling at 10.416ns
  Destination Clock:    ifclk_IBUF falling at 31.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usb_comp/jpg_uvc_comp/wrightcount_5 to usb_comp/jpg_uvc_comp/fdata_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y69.BQ       Tcko                  0.391   usb_comp/jpg_uvc_comp/wrightcount<7>
                                                       usb_comp/jpg_uvc_comp/wrightcount_5
    SLICE_X4Y71.B1       net (fanout=3)        1.005   usb_comp/jpg_uvc_comp/wrightcount<5>
    SLICE_X4Y71.B        Tilo                  0.205   usb_comp/jpg_uvc_comp/Mmux_ps[2]_fdata[7]_mux_109_OUT242
                                                       usb_comp/jpg_uvc_comp/ps_FSM_FFd3-In1111
    SLICE_X0Y70.A3       net (fanout=8)        1.040   usb_comp/jpg_uvc_comp/ps_FSM_FFd3-In111
    SLICE_X0Y70.A        Tilo                  0.205   usb_comp/jpg_uvc_comp/_n0389
                                                       usb_comp/jpg_uvc_comp/_n0389<10>2
    SLICE_X4Y72.A3       net (fanout=2)        1.122   usb_comp/jpg_uvc_comp/_n0389
    SLICE_X4Y72.A        Tilo                  0.205   usb_comp/fdataout_jpg_uvc<1>
                                                       usb_comp/jpg_uvc_comp/Mmux_ps[2]_fdata[7]_mux_109_OUT31
    SLICE_X4Y72.C1       net (fanout=2)        0.447   usb_comp/jpg_uvc_comp/Mmux_ps[2]_fdata[7]_mux_109_OUT31
    SLICE_X4Y72.CLK      Tas                   0.341   usb_comp/fdataout_jpg_uvc<1>
                                                       usb_comp/jpg_uvc_comp/Mmux_ps[2]_fdata[7]_mux_109_OUT6
                                                       usb_comp/jpg_uvc_comp/fdata_1
    -------------------------------------------------  ---------------------------
    Total                                      4.961ns (1.347ns logic, 3.614ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.644ns (requirement - (data path - clock path skew + uncertainty))
  Source:               usb_comp/jpg_uvc_comp/wrightcount_7 (FF)
  Destination:          usb_comp/jpg_uvc_comp/fdata_1 (FF)
  Requirement:          20.833ns
  Data Path Delay:      4.857ns (Levels of Logic = 4)
  Clock Path Skew:      -0.297ns (0.447 - 0.744)
  Source Clock:         ifclk_IBUF falling at 10.416ns
  Destination Clock:    ifclk_IBUF falling at 31.249ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: usb_comp/jpg_uvc_comp/wrightcount_7 to usb_comp/jpg_uvc_comp/fdata_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y69.DQ       Tcko                  0.391   usb_comp/jpg_uvc_comp/wrightcount<7>
                                                       usb_comp/jpg_uvc_comp/wrightcount_7
    SLICE_X4Y71.B3       net (fanout=3)        0.901   usb_comp/jpg_uvc_comp/wrightcount<7>
    SLICE_X4Y71.B        Tilo                  0.205   usb_comp/jpg_uvc_comp/Mmux_ps[2]_fdata[7]_mux_109_OUT242
                                                       usb_comp/jpg_uvc_comp/ps_FSM_FFd3-In1111
    SLICE_X0Y70.A3       net (fanout=8)        1.040   usb_comp/jpg_uvc_comp/ps_FSM_FFd3-In111
    SLICE_X0Y70.A        Tilo                  0.205   usb_comp/jpg_uvc_comp/_n0389
                                                       usb_comp/jpg_uvc_comp/_n0389<10>2
    SLICE_X4Y72.A3       net (fanout=2)        1.122   usb_comp/jpg_uvc_comp/_n0389
    SLICE_X4Y72.A        Tilo                  0.205   usb_comp/fdataout_jpg_uvc<1>
                                                       usb_comp/jpg_uvc_comp/Mmux_ps[2]_fdata[7]_mux_109_OUT31
    SLICE_X4Y72.C1       net (fanout=2)        0.447   usb_comp/jpg_uvc_comp/Mmux_ps[2]_fdata[7]_mux_109_OUT31
    SLICE_X4Y72.CLK      Tas                   0.341   usb_comp/fdataout_jpg_uvc<1>
                                                       usb_comp/jpg_uvc_comp/Mmux_ps[2]_fdata[7]_mux_109_OUT6
                                                       usb_comp/jpg_uvc_comp/fdata_1
    -------------------------------------------------  ---------------------------
    Total                                      4.857ns (1.347ns logic, 3.510ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ifclk = PERIOD TIMEGRP "ifclk" 48 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_4 (SLICE_X44Y100.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.129ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1 (FF)
  Destination:          usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.896ns (Levels of Logic = 0)
  Clock Path Skew:      0.767ns (1.003 - 0.236)
  Source Clock:         ifclk_IBUF rising at 20.833ns
  Destination Clock:    ifclk_IBUF rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1 to usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y100.BQ     Tcko                  0.198   usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>
                                                       usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1
    SLICE_X44Y100.SR     net (fanout=12)       0.613   usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>
    SLICE_X44Y100.CLK    Tremck      (-Th)    -0.085   usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_q<2><7>
                                                       usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_4
    -------------------------------------------------  ---------------------------
    Total                                      0.896ns (0.283ns logic, 0.613ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------

Paths for end point usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_7 (SLICE_X44Y100.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.138ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1 (FF)
  Destination:          usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.905ns (Levels of Logic = 0)
  Clock Path Skew:      0.767ns (1.003 - 0.236)
  Source Clock:         ifclk_IBUF rising at 20.833ns
  Destination Clock:    ifclk_IBUF rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1 to usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y100.BQ     Tcko                  0.198   usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>
                                                       usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1
    SLICE_X44Y100.SR     net (fanout=12)       0.613   usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>
    SLICE_X44Y100.CLK    Tremck      (-Th)    -0.094   usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_q<2><7>
                                                       usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_7
    -------------------------------------------------  ---------------------------
    Total                                      0.905ns (0.292ns logic, 0.613ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------

Paths for end point usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_6 (SLICE_X44Y100.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.139ns (requirement - (clock path skew + uncertainty - data path))
  Source:               usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1 (FF)
  Destination:          usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.906ns (Levels of Logic = 0)
  Clock Path Skew:      0.767ns (1.003 - 0.236)
  Source Clock:         ifclk_IBUF rising at 20.833ns
  Destination Clock:    ifclk_IBUF rising at 20.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1 to usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y100.BQ     Tcko                  0.198   usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>
                                                       usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1
    SLICE_X44Y100.SR     net (fanout=12)       0.613   usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<1>
    SLICE_X44Y100.CLK    Tremck      (-Th)    -0.095   usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_q<2><7>
                                                       usb_comp/cdc_in_comp/cdcfifo_comp/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_6
    -------------------------------------------------  ---------------------------
    Total                                      0.906ns (0.293ns logic, 0.613ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ifclk = PERIOD TIMEGRP "ifclk" 48 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.709ns (period - min period limit)
  Period: 20.833ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: usb_comp/jpg_uvc_comp/bytefifo_usb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: usb_comp/jpg_uvc_comp/bytefifo_usb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y21.CLKAWRCLK
  Clock network: ifclk_IBUF
--------------------------------------------------------------------------------
Slack: 17.709ns (period - min period limit)
  Period: 20.833ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: usb_comp/jpg_uvc_comp/bytefifo_usb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Logical resource: usb_comp/jpg_uvc_comp/bytefifo_usb/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X0Y21.CLKBRDCLK
  Clock network: ifclk_IBUF
--------------------------------------------------------------------------------
Slack: 17.709ns (period - min period limit)
  Period: 20.833ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: usb_comp/jpg_uvc_comp/bytefifo_encoder/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: usb_comp/jpg_uvc_comp/bytefifo_encoder/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y18.CLKB
  Clock network: ifclk_IBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_pclk_tp = PERIOD TIMEGRP "pclk_tp" TS_clk / 0.65 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2868 paths analyzed, 406 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.327ns.
--------------------------------------------------------------------------------

Paths for end point img_sel_comp/BUFGMUX_PCLK (BUFGMUX_X3Y13.S), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.249ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller_comp/selector_cmd_i_1 (FF)
  Destination:          img_sel_comp/BUFGMUX_PCLK (OTHER)
  Requirement:          0.615ns
  Data Path Delay:      0.913ns (Levels of Logic = 1)
  Clock Path Skew:      1.147ns (4.066 - 2.919)
  Source Clock:         img_clk rising at 384.000ns
  Destination Clock:    img_sel_comp/hdmi_clk rising at 384.615ns
  Clock Uncertainty:    0.600ns

  Clock Uncertainty:          0.600ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.641ns
    Phase Error (PE):           0.277ns

  Maximum Data Path at Fast Process Corner: controller_comp/selector_cmd_i_1 to img_sel_comp/BUFGMUX_PCLK
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y63.DQ      Tcko                  0.210   selector_cmd<1>
                                                       controller_comp/selector_cmd_i_1
    BUFGMUX_X3Y13.S      net (fanout=7)        0.440   selector_cmd<1>
    BUFGMUX_X3Y13.I0     Tgsi0                 0.263   img_sel_comp/BUFGMUX_PCLK
                                                       img_sel_comp/BUFGMUX_PCLK
    -------------------------------------------------  ---------------------------
    Total                                      0.913ns (0.473ns logic, 0.440ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.038ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller_comp/selector_cmd_i_1 (FF)
  Destination:          img_sel_comp/BUFGMUX_PCLK (OTHER)
  Requirement:          0.615ns
  Data Path Delay:      0.913ns (Levels of Logic = 1)
  Clock Path Skew:      2.774ns (4.806 - 2.032)
  Source Clock:         img_clk rising at 384.000ns
  Destination Clock:    pclk_tp rising at 384.615ns
  Clock Uncertainty:    0.438ns

  Clock Uncertainty:          0.438ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.262ns
    Phase Error (PE):           0.271ns

  Maximum Data Path at Fast Process Corner: controller_comp/selector_cmd_i_1 to img_sel_comp/BUFGMUX_PCLK
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y63.DQ      Tcko                  0.210   selector_cmd<1>
                                                       controller_comp/selector_cmd_i_1
    BUFGMUX_X3Y13.S      net (fanout=7)        0.440   selector_cmd<1>
    BUFGMUX_X3Y13.I1     Tgsi1                 0.263   img_sel_comp/BUFGMUX_PCLK
                                                       img_sel_comp/BUFGMUX_PCLK
    -------------------------------------------------  ---------------------------
    Total                                      0.913ns (0.473ns logic, 0.440ns route)
                                                       (51.8% logic, 48.2% route)

--------------------------------------------------------------------------------

Paths for end point img_sel_comp/selector_1 (SLICE_X12Y50.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.150ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller_comp/selector_cmd_i_1 (FF)
  Destination:          img_sel_comp/selector_1 (FF)
  Requirement:          0.615ns
  Data Path Delay:      1.576ns (Levels of Logic = 0)
  Clock Path Skew:      3.555ns (5.587 - 2.032)
  Source Clock:         img_clk rising at 384.000ns
  Destination Clock:    pclk_H rising at 384.615ns
  Clock Uncertainty:    0.444ns

  Clock Uncertainty:          0.444ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.262ns
    Phase Error (PE):           0.277ns

  Maximum Data Path at Fast Process Corner: controller_comp/selector_cmd_i_1 to img_sel_comp/selector_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y63.DQ      Tcko                  0.210   selector_cmd<1>
                                                       controller_comp/selector_cmd_i_1
    SLICE_X12Y50.BX      net (fanout=7)        1.271   selector_cmd<1>
    SLICE_X12Y50.CLK     Tdick                 0.095   img_sel_comp/selector<3>
                                                       img_sel_comp/selector_1
    -------------------------------------------------  ---------------------------
    Total                                      1.576ns (0.305ns logic, 1.271ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------

Paths for end point img_sel_comp/selector_12 (SLICE_X15Y49.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.541ns (requirement - (data path - clock path skew + uncertainty))
  Source:               controller_comp/selector_cmd_i_12 (FF)
  Destination:          img_sel_comp/selector_12 (FF)
  Requirement:          0.615ns
  Data Path Delay:      1.196ns (Levels of Logic = 1)
  Clock Path Skew:      3.566ns (5.589 - 2.023)
  Source Clock:         img_clk rising at 384.000ns
  Destination Clock:    pclk_H rising at 384.615ns
  Clock Uncertainty:    0.444ns

  Clock Uncertainty:          0.444ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.262ns
    Phase Error (PE):           0.277ns

  Maximum Data Path at Fast Process Corner: controller_comp/selector_cmd_i_12 to img_sel_comp/selector_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y58.AQ       Tcko                  0.210   selector_cmd<12>
                                                       controller_comp/selector_cmd_i_12
    SLICE_X15Y49.A3      net (fanout=3)        0.814   selector_cmd<12>
    SLICE_X15Y49.CLK     Tas                   0.172   img_sel_comp/selector<11>
                                                       selector_cmd<12>_rt
                                                       img_sel_comp/selector_12
    -------------------------------------------------  ---------------------------
    Total                                      1.196ns (0.382ns logic, 0.814ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_pclk_tp = PERIOD TIMEGRP "pclk_tp" TS_clk / 0.65 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point img_sel_comp/rgb_i_3_BRB4 (SLICE_X20Y31.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.004ns (requirement - (clock path skew + uncertainty - data path))
  Source:               img_sel_comp/rgb_tp_q_3 (FF)
  Destination:          img_sel_comp/rgb_i_3_BRB4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.354ns (Levels of Logic = 0)
  Clock Path Skew:      0.914ns (1.222 - 0.308)
  Source Clock:         pclk_tp rising at 0.000ns
  Destination Clock:    pclk_H rising at 0.000ns
  Clock Uncertainty:    0.436ns

  Clock Uncertainty:          0.436ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.362ns
    Phase Error (PE):           0.219ns

  Minimum Data Path at Fast Process Corner: img_sel_comp/rgb_tp_q_3 to img_sel_comp/rgb_i_3_BRB4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y14.DQ      Tcko                  0.198   img_sel_comp/rgb_tp_q<3>
                                                       img_sel_comp/rgb_tp_q_3
    SLICE_X20Y31.BX      net (fanout=1)        1.108   img_sel_comp/rgb_tp_q<3>
    SLICE_X20Y31.CLK     Tckdi       (-Th)    -0.048   img_sel_comp/rgb_i_0_BRB4
                                                       img_sel_comp/rgb_i_3_BRB4
    -------------------------------------------------  ---------------------------
    Total                                      1.354ns (0.246ns logic, 1.108ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------

Paths for end point img_sel_comp/rgb_i_14_BRB4 (SLICE_X14Y30.A1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.009ns (requirement - (clock path skew + uncertainty - data path))
  Source:               img_sel_comp/rgb_tp_q_14 (FF)
  Destination:          img_sel_comp/rgb_i_14_BRB4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.358ns (Levels of Logic = 1)
  Clock Path Skew:      0.913ns (1.221 - 0.308)
  Source Clock:         pclk_tp rising at 0.000ns
  Destination Clock:    pclk_H rising at 0.000ns
  Clock Uncertainty:    0.436ns

  Clock Uncertainty:          0.436ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.362ns
    Phase Error (PE):           0.219ns

  Minimum Data Path at Fast Process Corner: img_sel_comp/rgb_tp_q_14 to img_sel_comp/rgb_i_14_BRB4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y15.CQ      Tcko                  0.200   img_sel_comp/rgb_tp_q<15>
                                                       img_sel_comp/rgb_tp_q_14
    SLICE_X14Y30.A1      net (fanout=1)        1.027   img_sel_comp/rgb_tp_q<14>
    SLICE_X14Y30.CLK     Tah         (-Th)    -0.131   img_sel_comp/rgb_i_19_BRB4
                                                       img_sel_comp/rgb_tp_q<14>_rt
                                                       img_sel_comp/rgb_i_14_BRB4
    -------------------------------------------------  ---------------------------
    Total                                      1.358ns (0.331ns logic, 1.027ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------

Paths for end point img_sel_comp/de_i (SLICE_X17Y32.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.019ns (requirement - (clock path skew + uncertainty - data path))
  Source:               img_sel_comp/de_tp_q (FF)
  Destination:          img_sel_comp/de_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.365ns (Levels of Logic = 2)
  Clock Path Skew:      0.910ns (1.217 - 0.307)
  Source Clock:         pclk_tp rising at 0.000ns
  Destination Clock:    pclk_H rising at 0.000ns
  Clock Uncertainty:    0.436ns

  Clock Uncertainty:          0.436ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.362ns
    Phase Error (PE):           0.219ns

  Minimum Data Path at Fast Process Corner: img_sel_comp/de_tp_q to img_sel_comp/de_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y13.DQ      Tcko                  0.200   img_sel_comp/de_tp_q
                                                       img_sel_comp/de_tp_q
    SLICE_X17Y32.D6      net (fanout=1)        0.784   img_sel_comp/de_tp_q
    SLICE_X17Y32.D       Tilo                  0.156   img_sel_comp/de_i
                                                       img_sel_comp/de_i_rstpot_SW0
    SLICE_X17Y32.C6      net (fanout=1)        0.010   img_sel_comp/N309
    SLICE_X17Y32.CLK     Tah         (-Th)    -0.215   img_sel_comp/de_i
                                                       img_sel_comp/de_i_rstpot
                                                       img_sel_comp/de_i
    -------------------------------------------------  ---------------------------
    Total                                      1.365ns (0.571ns logic, 0.794ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_pclk_tp = PERIOD TIMEGRP "pclk_tp" TS_clk / 0.65 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.613ns (period - min period limit)
  Period: 1.538ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: hdmiMatri_Comp/PLL_OSERDES_0/PLL_ADV/CLKOUT0
  Logical resource: hdmiMatri_Comp/PLL_OSERDES_0/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y3.CLKOUT0
  Clock network: hdmiMatri_Comp/tx_pllclk0
--------------------------------------------------------------------------------
Slack: 10.384ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.384ns
  Low pulse: 7.692ns
  Low pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: hdmiMatri_Comp/PLL_OSERDES_0/PLL_ADV/CLKIN1
  Logical resource: hdmiMatri_Comp/PLL_OSERDES_0/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y3.CLKIN2
  Clock network: pclk_H
--------------------------------------------------------------------------------
Slack: 10.384ns (period - (min high pulse limit / (high pulse / period)))
  Period: 15.384ns
  High pulse: 7.692ns
  High pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: hdmiMatri_Comp/PLL_OSERDES_0/PLL_ADV/CLKIN1
  Logical resource: hdmiMatri_Comp/PLL_OSERDES_0/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y3.CLKIN2
  Clock network: pclk_H
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_ddr2_comp_ramComp_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD     
    TIMEGRP         
"ddr2_comp_ramComp_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"         
TS_clk / 1.04166667 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 21251 paths analyzed, 1941 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.086ns.
--------------------------------------------------------------------------------

Paths for end point ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_7 (SLICE_X11Y100.D3), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.514ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ (OTHER)
  Destination:          ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_7 (FF)
  Requirement:          9.600ns
  Data Path Delay:      6.868ns (Levels of Logic = 2)
  Clock Path Skew:      -0.082ns (0.555 - 0.637)
  Source Clock:         ddr2_comp/ramComp/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    ddr2_comp/ramComp/c3_mcb_drp_clk rising at 9.600ns
  Clock Uncertainty:    0.136ns

  Clock Uncertainty:          0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.262ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ to ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    IODELAY_X0Y37.BUSY   Tiodcko_SDO           1.415   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/IODRP2_RZQ
    SLICE_X2Y89.A6       net (fanout=1)        3.408   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/RZQ_IODRP_SDO
    SLICE_X2Y89.A        Tilo                  0.203   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRP_SDO
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_IODRP_SDO11
    SLICE_X11Y100.D3     net (fanout=1)        1.520   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRP_SDO
    SLICE_X11Y100.CLK    Tas                   0.322   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg<7>
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/DRP_SDO_data_out_mux[7]_mux_7_OUT<7>1
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      6.868ns (1.940ns logic, 4.928ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO (OTHER)
  Destination:          ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_7 (FF)
  Requirement:          9.600ns
  Data Path Delay:      6.272ns (Levels of Logic = 2)
  Clock Path Skew:      -0.096ns (0.463 - 0.559)
  Source Clock:         ddr2_comp/ramComp/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    ddr2_comp/ramComp/c3_mcb_drp_clk rising at 9.600ns
  Clock Uncertainty:    0.136ns

  Clock Uncertainty:          0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.262ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO to ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    IODELAY_X0Y117.BUSY  Tiodcko_SDO           1.415   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/gen_zio.IODRP2_ZIO
    SLICE_X2Y89.A1       net (fanout=1)        2.812   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/ZIO_IODRP_SDO
    SLICE_X2Y89.A        Tilo                  0.203   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRP_SDO
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_IODRP_SDO11
    SLICE_X11Y100.D3     net (fanout=1)        1.520   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRP_SDO
    SLICE_X11Y100.CLK    Tas                   0.322   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg<7>
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/DRP_SDO_data_out_mux[7]_mux_7_OUT<7>1
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      6.272ns (1.940ns logic, 4.332ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0 (FF)
  Destination:          ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_7 (FF)
  Requirement:          9.600ns
  Data Path Delay:      3.339ns (Levels of Logic = 2)
  Clock Path Skew:      -0.032ns (0.463 - 0.495)
  Source Clock:         ddr2_comp/ramComp/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    ddr2_comp/ramComp/c3_mcb_drp_clk rising at 9.600ns
  Clock Uncertainty:    0.136ns

  Clock Uncertainty:          0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.262ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0 to ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y89.AQ       Tcko                  0.391   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/mcb_ui_done_cal
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP_0
    SLICE_X2Y89.A3       net (fanout=3)        0.903   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Active_IODRP<0>
    SLICE_X2Y89.A        Tilo                  0.203   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRP_SDO
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/Mmux_IODRP_SDO11
    SLICE_X11Y100.D3     net (fanout=1)        1.520   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRP_SDO
    SLICE_X11Y100.CLK    Tas                   0.322   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg<7>
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/DRP_SDO_data_out_mux[7]_mux_7_OUT<7>1
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/shift_through_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      3.339ns (0.916ns logic, 2.423ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------

Paths for end point ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (SLICE_X12Y86.CE), 182 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.065ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2_BRB3 (FF)
  Destination:          ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          9.600ns
  Data Path Delay:      6.378ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.233 - 0.254)
  Source Clock:         ddr2_comp/ramComp/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    ddr2_comp/ramComp/c3_mcb_drp_clk rising at 9.600ns
  Clock Uncertainty:    0.136ns

  Clock Uncertainty:          0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.262ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2_BRB3 to ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y83.CQ      Tcko                  0.391   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2_BRB3
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2_BRB3
    SLICE_X9Y81.A2       net (fanout=3)        1.079   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2_BRB3
    SLICE_X9Y81.A        Tilo                  0.259   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In21
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In2_1
    SLICE_X14Y92.A3      net (fanout=1)        1.328   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In21
    SLICE_X14Y92.A       Tilo                  0.203   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N28
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In21_SW3
    SLICE_X9Y85.A6       net (fanout=1)        0.783   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N195
    SLICE_X9Y85.A        Tilo                  0.259   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_dec
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1703_inv4
    SLICE_X17Y86.C4      net (fanout=3)        0.962   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1703_inv4
    SLICE_X17Y86.C       Tilo                  0.259   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N134
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1703_inv1
    SLICE_X12Y86.CE      net (fanout=2)        0.520   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1703_inv
    SLICE_X12Y86.CLK     Tceck                 0.335   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<7>
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      6.378ns (1.706ns logic, 4.672ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2_BRB2 (FF)
  Destination:          ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          9.600ns
  Data Path Delay:      6.376ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.233 - 0.254)
  Source Clock:         ddr2_comp/ramComp/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    ddr2_comp/ramComp/c3_mcb_drp_clk rising at 9.600ns
  Clock Uncertainty:    0.136ns

  Clock Uncertainty:          0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.262ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2_BRB2 to ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y83.BQ      Tcko                  0.391   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2_BRB3
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2_BRB2
    SLICE_X9Y81.A1       net (fanout=3)        1.077   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2_BRB2
    SLICE_X9Y81.A        Tilo                  0.259   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In21
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In2_1
    SLICE_X14Y92.A3      net (fanout=1)        1.328   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In21
    SLICE_X14Y92.A       Tilo                  0.203   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N28
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In21_SW3
    SLICE_X9Y85.A6       net (fanout=1)        0.783   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N195
    SLICE_X9Y85.A        Tilo                  0.259   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_dec
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1703_inv4
    SLICE_X17Y86.C4      net (fanout=3)        0.962   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1703_inv4
    SLICE_X17Y86.C       Tilo                  0.259   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N134
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1703_inv1
    SLICE_X12Y86.CE      net (fanout=2)        0.520   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1703_inv
    SLICE_X12Y86.CLK     Tceck                 0.335   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<7>
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      6.376ns (1.706ns logic, 4.670ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.137ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4 (FF)
  Requirement:          9.600ns
  Data Path Delay:      6.304ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         ddr2_comp/ramComp/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    ddr2_comp/ramComp/c3_mcb_drp_clk rising at 9.600ns
  Clock Uncertainty:    0.136ns

  Clock Uncertainty:          0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.262ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 to ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.UOREFRSHFLAGTmcbcko_UOREFRSHFLAG  0.500   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X14Y92.A6      net (fanout=19)       2.483   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/uo_refrsh_flag
    SLICE_X14Y92.A       Tilo                  0.203   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N28
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In21_SW3
    SLICE_X9Y85.A6       net (fanout=1)        0.783   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N195
    SLICE_X9Y85.A        Tilo                  0.259   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_dec
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1703_inv4
    SLICE_X17Y86.C4      net (fanout=3)        0.962   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1703_inv4
    SLICE_X17Y86.C       Tilo                  0.259   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N134
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1703_inv1
    SLICE_X12Y86.CE      net (fanout=2)        0.520   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1703_inv
    SLICE_X12Y86.CLK     Tceck                 0.335   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<7>
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_4
    -------------------------------------------------  ---------------------------
    Total                                      6.304ns (1.556ns logic, 4.748ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------

Paths for end point ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7 (SLICE_X12Y86.CE), 182 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.085ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2_BRB3 (FF)
  Destination:          ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7 (FF)
  Requirement:          9.600ns
  Data Path Delay:      6.358ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.233 - 0.254)
  Source Clock:         ddr2_comp/ramComp/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    ddr2_comp/ramComp/c3_mcb_drp_clk rising at 9.600ns
  Clock Uncertainty:    0.136ns

  Clock Uncertainty:          0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.262ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2_BRB3 to ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y83.CQ      Tcko                  0.391   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2_BRB3
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2_BRB3
    SLICE_X9Y81.A2       net (fanout=3)        1.079   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2_BRB3
    SLICE_X9Y81.A        Tilo                  0.259   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In21
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In2_1
    SLICE_X14Y92.A3      net (fanout=1)        1.328   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In21
    SLICE_X14Y92.A       Tilo                  0.203   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N28
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In21_SW3
    SLICE_X9Y85.A6       net (fanout=1)        0.783   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N195
    SLICE_X9Y85.A        Tilo                  0.259   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_dec
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1703_inv4
    SLICE_X17Y86.C4      net (fanout=3)        0.962   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1703_inv4
    SLICE_X17Y86.C       Tilo                  0.259   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N134
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1703_inv1
    SLICE_X12Y86.CE      net (fanout=2)        0.520   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1703_inv
    SLICE_X12Y86.CLK     Tceck                 0.315   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<7>
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7
    -------------------------------------------------  ---------------------------
    Total                                      6.358ns (1.686ns logic, 4.672ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.087ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2_BRB2 (FF)
  Destination:          ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7 (FF)
  Requirement:          9.600ns
  Data Path Delay:      6.356ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.233 - 0.254)
  Source Clock:         ddr2_comp/ramComp/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    ddr2_comp/ramComp/c3_mcb_drp_clk rising at 9.600ns
  Clock Uncertainty:    0.136ns

  Clock Uncertainty:          0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.262ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2_BRB2 to ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y83.BQ      Tcko                  0.391   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2_BRB3
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2_BRB2
    SLICE_X9Y81.A1       net (fanout=3)        1.077   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2_BRB2
    SLICE_X9Y81.A        Tilo                  0.259   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In21
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In2_1
    SLICE_X14Y92.A3      net (fanout=1)        1.328   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In21
    SLICE_X14Y92.A       Tilo                  0.203   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N28
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In21_SW3
    SLICE_X9Y85.A6       net (fanout=1)        0.783   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N195
    SLICE_X9Y85.A        Tilo                  0.259   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_dec
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1703_inv4
    SLICE_X17Y86.C4      net (fanout=3)        0.962   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1703_inv4
    SLICE_X17Y86.C       Tilo                  0.259   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N134
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1703_inv1
    SLICE_X12Y86.CE      net (fanout=2)        0.520   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1703_inv
    SLICE_X12Y86.CLK     Tceck                 0.315   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<7>
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7
    -------------------------------------------------  ---------------------------
    Total                                      6.356ns (1.686ns logic, 4.670ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.157ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (CPU)
  Destination:          ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7 (FF)
  Requirement:          9.600ns
  Data Path Delay:      6.284ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.233 - 0.256)
  Source Clock:         ddr2_comp/ramComp/c3_mcb_drp_clk rising at 0.000ns
  Destination Clock:    ddr2_comp/ramComp/c3_mcb_drp_clk rising at 9.600ns
  Clock Uncertainty:    0.136ns

  Clock Uncertainty:          0.136ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.262ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 to ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    MCB_X0Y1.UOREFRSHFLAGTmcbcko_UOREFRSHFLAG  0.500   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0
    SLICE_X14Y92.A6      net (fanout=19)       2.483   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/uo_refrsh_flag
    SLICE_X14Y92.A       Tilo                  0.203   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N28
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE_FSM_FFd2-In21_SW3
    SLICE_X9Y85.A6       net (fanout=1)        0.783   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N195
    SLICE_X9Y85.A        Tilo                  0.259   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/mcb_ui_ldqs_dec
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1703_inv4
    SLICE_X17Y86.C4      net (fanout=3)        0.962   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1703_inv4
    SLICE_X17Y86.C       Tilo                  0.259   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/N134
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/STATE__n1703_inv1
    SLICE_X12Y86.CE      net (fanout=2)        0.520   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/_n1703_inv
    SLICE_X12Y86.CLK     Tceck                 0.315   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY<7>
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/DQS_DELAY_7
    -------------------------------------------------  ---------------------------
    Total                                      6.284ns (1.536ns logic, 4.748ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ddr2_comp_ramComp_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD
        TIMEGRP
        "ddr2_comp_ramComp_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"
        TS_clk / 1.04166667 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_3 (SLICE_X10Y99.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.336ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8 (FF)
  Destination:          ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.342ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.074 - 0.068)
  Source Clock:         ddr2_comp/ramComp/c3_mcb_drp_clk rising at 9.600ns
  Destination Clock:    ddr2_comp/ramComp/c3_mcb_drp_clk rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8 to ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y100.AQ      Tcko                  0.198   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_RDY_BUSY_N
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8
    SLICE_X10Y99.CE      net (fanout=66)       0.252   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_RDY_BUSY_N
    SLICE_X10Y99.CLK     Tckce       (-Th)     0.108   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg<3>
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.342ns (0.090ns logic, 0.252ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Paths for end point ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_2 (SLICE_X10Y99.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.340ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8 (FF)
  Destination:          ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.346ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.074 - 0.068)
  Source Clock:         ddr2_comp/ramComp/c3_mcb_drp_clk rising at 9.600ns
  Destination Clock:    ddr2_comp/ramComp/c3_mcb_drp_clk rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8 to ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y100.AQ      Tcko                  0.198   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_RDY_BUSY_N
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8
    SLICE_X10Y99.CE      net (fanout=66)       0.252   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_RDY_BUSY_N
    SLICE_X10Y99.CLK     Tckce       (-Th)     0.104   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg<3>
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.346ns (0.094ns logic, 0.252ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------

Paths for end point ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_1 (SLICE_X10Y99.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.342ns (requirement - (clock path skew + uncertainty - data path))
  Source:               ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8 (FF)
  Destination:          ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.348ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.074 - 0.068)
  Source Clock:         ddr2_comp/ramComp/c3_mcb_drp_clk rising at 9.600ns
  Destination Clock:    ddr2_comp/ramComp/c3_mcb_drp_clk rising at 9.600ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8 to ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y100.AQ      Tcko                  0.198   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_RDY_BUSY_N
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/state_FSM_FFd8
    SLICE_X10Y99.CE      net (fanout=66)       0.252   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/IODRPCTRLR_RDY_BUSY_N
    SLICE_X10Y99.CLK     Tckce       (-Th)     0.102   ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg<3>
                                                       ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/data_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.348ns (0.096ns logic, 0.252ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ddr2_comp_ramComp_memc3_infrastructure_inst_mcb_drp_clk_bufg_in = PERIOD
        TIMEGRP
        "ddr2_comp_ramComp_memc3_infrastructure_inst_mcb_drp_clk_bufg_in"
        TS_clk / 1.04166667 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.870ns (period - min period limit)
  Period: 9.600ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: ddr2_comp/ramComp/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Logical resource: ddr2_comp/ramComp/memc3_infrastructure_inst/U_BUFG_CLK1/I0
  Location pin: BUFGMUX_X2Y12.I0
  Clock network: ddr2_comp/ramComp/memc3_infrastructure_inst/mcb_drp_clk_bufg_in
--------------------------------------------------------------------------------
Slack: 8.600ns (period - min period limit)
  Period: 9.600ns
  Min period limit: 1.000ns (1000.000MHz) (Tmcbcper_UICLK)
  Physical resource: ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Logical resource: ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/UICLK
  Location pin: MCB_X0Y1.UICLK
  Clock network: ddr2_comp/ramComp/c3_mcb_drp_clk
--------------------------------------------------------------------------------
Slack: 9.170ns (period - min period limit)
  Period: 9.600ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/rd_not_write_reg/CLK
  Logical resource: ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/iodrp_controller_inst/rd_not_write_reg/CK
  Location pin: SLICE_X8Y102.CLK
  Clock network: ddr2_comp/ramComp/c3_mcb_drp_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ddr2_comp_ramComp_memc3_infrastructure_inst_clk_2x_180 = 
PERIOD TIMEGRP         "ddr2_comp_ramComp_memc3_infrastructure_inst_clk_2x_180" 
TS_clk / 6.25         PHASE 0.8 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.499ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ddr2_comp_ramComp_memc3_infrastructure_inst_clk_2x_180 = PERIOD TIMEGRP
        "ddr2_comp_ramComp_memc3_infrastructure_inst_clk_2x_180" TS_clk / 6.25
        PHASE 0.8 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.101ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.499ns (667.111MHz) (Tmcbcper_PLLCLK)
  Physical resource: ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Logical resource: ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1
  Location pin: MCB_X0Y1.PLLCLK1
  Clock network: ddr2_comp/ramComp/c3_sysclk_2x_180
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ddr2_comp_ramComp_memc3_infrastructure_inst_clk_2x_0 = 
PERIOD TIMEGRP         "ddr2_comp_ramComp_memc3_infrastructure_inst_clk_2x_0" 
TS_clk / 6.25         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.499ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ddr2_comp_ramComp_memc3_infrastructure_inst_clk_2x_0 = PERIOD TIMEGRP
        "ddr2_comp_ramComp_memc3_infrastructure_inst_clk_2x_0" TS_clk / 6.25
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.101ns (period - min period limit)
  Period: 1.600ns
  Min period limit: 1.499ns (667.111MHz) (Tmcbcper_PLLCLK)
  Physical resource: ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Logical resource: ddr2_comp/ramComp/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0
  Location pin: MCB_X0Y1.PLLCLK0
  Clock network: ddr2_comp/ramComp/c3_sysclk_2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ddr2_comp_ramComp_memc3_infrastructure_inst_clk0_bufg_in 
= PERIOD TIMEGRP         
"ddr2_comp_ramComp_memc3_infrastructure_inst_clk0_bufg_in" TS_clk /         
0.625 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 240207 paths analyzed, 29981 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.658ns.
--------------------------------------------------------------------------------

Paths for end point ddr2_comp/counter_wr_4 (SLICE_X4Y63.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.171ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr2_comp/write_img (FF)
  Destination:          ddr2_comp/counter_wr_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.670ns (Levels of Logic = 1)
  Clock Path Skew:      -0.011ns (0.246 - 0.257)
  Source Clock:         img_clk rising at 0.000ns
  Destination Clock:    img_clk falling at 8.000ns
  Clock Uncertainty:    0.148ns

  Clock Uncertainty:          0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr2_comp/write_img to ddr2_comp/counter_wr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y61.AQ      Tcko                  0.391   ddr2_comp/write_img
                                                       ddr2_comp/write_img
    SLICE_X22Y34.B2      net (fanout=19)       2.859   ddr2_comp/write_img
    SLICE_X22Y34.B       Tilo                  0.203   ddr2_comp/rd_en
                                                       ddr2_comp/_n0323_inv1
    SLICE_X4Y63.CE       net (fanout=2)        2.882   ddr2_comp/_n0323_inv
    SLICE_X4Y63.CLK      Tceck                 0.335   ddr2_comp/counter_wr<5>
                                                       ddr2_comp/counter_wr_4
    -------------------------------------------------  ---------------------------
    Total                                      6.670ns (0.929ns logic, 5.741ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.525ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr2_comp/rgbfifo_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i (FF)
  Destination:          ddr2_comp/counter_wr_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.330ns (Levels of Logic = 2)
  Clock Path Skew:      0.003ns (0.509 - 0.506)
  Source Clock:         img_clk rising at 0.000ns
  Destination Clock:    img_clk falling at 8.000ns
  Clock Uncertainty:    0.148ns

  Clock Uncertainty:          0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr2_comp/rgbfifo_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i to ddr2_comp/counter_wr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y34.AQ      Tcko                  0.391   ddr2_comp/emptyb
                                                       ddr2_comp/rgbfifo_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
    SLICE_X22Y34.A1      net (fanout=2)        0.925   ddr2_comp/emptyb
    SLICE_X22Y34.A       Tilo                  0.203   ddr2_comp/rd_en
                                                       ddr2_comp/wr_state_FSM_FFd1-In11
    SLICE_X22Y34.B4      net (fanout=4)        0.391   ddr2_comp/wr_state_FSM_FFd1-In1
    SLICE_X22Y34.B       Tilo                  0.203   ddr2_comp/rd_en
                                                       ddr2_comp/_n0323_inv1
    SLICE_X4Y63.CE       net (fanout=2)        2.882   ddr2_comp/_n0323_inv
    SLICE_X4Y63.CLK      Tceck                 0.335   ddr2_comp/counter_wr<5>
                                                       ddr2_comp/counter_wr_4
    -------------------------------------------------  ---------------------------
    Total                                      5.330ns (1.132ns logic, 4.198ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.713ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr2_comp/rgbfifo_r/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid (FF)
  Destination:          ddr2_comp/counter_wr_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.136ns (Levels of Logic = 2)
  Clock Path Skew:      -0.003ns (0.509 - 0.512)
  Source Clock:         img_clk rising at 0.000ns
  Destination Clock:    img_clk falling at 8.000ns
  Clock Uncertainty:    0.148ns

  Clock Uncertainty:          0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr2_comp/rgbfifo_r/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid to ddr2_comp/counter_wr_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y31.DQ      Tcko                  0.408   ddr2_comp/validr
                                                       ddr2_comp/rgbfifo_r/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid
    SLICE_X22Y34.A3      net (fanout=1)        0.714   ddr2_comp/validr
    SLICE_X22Y34.A       Tilo                  0.203   ddr2_comp/rd_en
                                                       ddr2_comp/wr_state_FSM_FFd1-In11
    SLICE_X22Y34.B4      net (fanout=4)        0.391   ddr2_comp/wr_state_FSM_FFd1-In1
    SLICE_X22Y34.B       Tilo                  0.203   ddr2_comp/rd_en
                                                       ddr2_comp/_n0323_inv1
    SLICE_X4Y63.CE       net (fanout=2)        2.882   ddr2_comp/_n0323_inv
    SLICE_X4Y63.CLK      Tceck                 0.335   ddr2_comp/counter_wr<5>
                                                       ddr2_comp/counter_wr_4
    -------------------------------------------------  ---------------------------
    Total                                      5.136ns (1.149ns logic, 3.987ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------

Paths for end point ddr2_comp/counter_wr_5 (SLICE_X4Y63.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.192ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr2_comp/write_img (FF)
  Destination:          ddr2_comp/counter_wr_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.649ns (Levels of Logic = 1)
  Clock Path Skew:      -0.011ns (0.246 - 0.257)
  Source Clock:         img_clk rising at 0.000ns
  Destination Clock:    img_clk falling at 8.000ns
  Clock Uncertainty:    0.148ns

  Clock Uncertainty:          0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr2_comp/write_img to ddr2_comp/counter_wr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y61.AQ      Tcko                  0.391   ddr2_comp/write_img
                                                       ddr2_comp/write_img
    SLICE_X22Y34.B2      net (fanout=19)       2.859   ddr2_comp/write_img
    SLICE_X22Y34.B       Tilo                  0.203   ddr2_comp/rd_en
                                                       ddr2_comp/_n0323_inv1
    SLICE_X4Y63.CE       net (fanout=2)        2.882   ddr2_comp/_n0323_inv
    SLICE_X4Y63.CLK      Tceck                 0.314   ddr2_comp/counter_wr<5>
                                                       ddr2_comp/counter_wr_5
    -------------------------------------------------  ---------------------------
    Total                                      6.649ns (0.908ns logic, 5.741ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.546ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr2_comp/rgbfifo_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i (FF)
  Destination:          ddr2_comp/counter_wr_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.309ns (Levels of Logic = 2)
  Clock Path Skew:      0.003ns (0.509 - 0.506)
  Source Clock:         img_clk rising at 0.000ns
  Destination Clock:    img_clk falling at 8.000ns
  Clock Uncertainty:    0.148ns

  Clock Uncertainty:          0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr2_comp/rgbfifo_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i to ddr2_comp/counter_wr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y34.AQ      Tcko                  0.391   ddr2_comp/emptyb
                                                       ddr2_comp/rgbfifo_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
    SLICE_X22Y34.A1      net (fanout=2)        0.925   ddr2_comp/emptyb
    SLICE_X22Y34.A       Tilo                  0.203   ddr2_comp/rd_en
                                                       ddr2_comp/wr_state_FSM_FFd1-In11
    SLICE_X22Y34.B4      net (fanout=4)        0.391   ddr2_comp/wr_state_FSM_FFd1-In1
    SLICE_X22Y34.B       Tilo                  0.203   ddr2_comp/rd_en
                                                       ddr2_comp/_n0323_inv1
    SLICE_X4Y63.CE       net (fanout=2)        2.882   ddr2_comp/_n0323_inv
    SLICE_X4Y63.CLK      Tceck                 0.314   ddr2_comp/counter_wr<5>
                                                       ddr2_comp/counter_wr_5
    -------------------------------------------------  ---------------------------
    Total                                      5.309ns (1.111ns logic, 4.198ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.734ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr2_comp/rgbfifo_r/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid (FF)
  Destination:          ddr2_comp/counter_wr_5 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.115ns (Levels of Logic = 2)
  Clock Path Skew:      -0.003ns (0.509 - 0.512)
  Source Clock:         img_clk rising at 0.000ns
  Destination Clock:    img_clk falling at 8.000ns
  Clock Uncertainty:    0.148ns

  Clock Uncertainty:          0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr2_comp/rgbfifo_r/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid to ddr2_comp/counter_wr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y31.DQ      Tcko                  0.408   ddr2_comp/validr
                                                       ddr2_comp/rgbfifo_r/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid
    SLICE_X22Y34.A3      net (fanout=1)        0.714   ddr2_comp/validr
    SLICE_X22Y34.A       Tilo                  0.203   ddr2_comp/rd_en
                                                       ddr2_comp/wr_state_FSM_FFd1-In11
    SLICE_X22Y34.B4      net (fanout=4)        0.391   ddr2_comp/wr_state_FSM_FFd1-In1
    SLICE_X22Y34.B       Tilo                  0.203   ddr2_comp/rd_en
                                                       ddr2_comp/_n0323_inv1
    SLICE_X4Y63.CE       net (fanout=2)        2.882   ddr2_comp/_n0323_inv
    SLICE_X4Y63.CLK      Tceck                 0.314   ddr2_comp/counter_wr<5>
                                                       ddr2_comp/counter_wr_5
    -------------------------------------------------  ---------------------------
    Total                                      5.115ns (1.128ns logic, 3.987ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------

Paths for end point ddr2_comp/counter_wr_2 (SLICE_X5Y63.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.333ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr2_comp/write_img (FF)
  Destination:          ddr2_comp/counter_wr_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      6.508ns (Levels of Logic = 1)
  Clock Path Skew:      -0.011ns (0.246 - 0.257)
  Source Clock:         img_clk rising at 0.000ns
  Destination Clock:    img_clk falling at 8.000ns
  Clock Uncertainty:    0.148ns

  Clock Uncertainty:          0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr2_comp/write_img to ddr2_comp/counter_wr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y61.AQ      Tcko                  0.391   ddr2_comp/write_img
                                                       ddr2_comp/write_img
    SLICE_X22Y34.B2      net (fanout=19)       2.859   ddr2_comp/write_img
    SLICE_X22Y34.B       Tilo                  0.203   ddr2_comp/rd_en
                                                       ddr2_comp/_n0323_inv1
    SLICE_X5Y63.CE       net (fanout=2)        2.715   ddr2_comp/_n0323_inv
    SLICE_X5Y63.CLK      Tceck                 0.340   ddr2_comp/counter_wr<3>
                                                       ddr2_comp/counter_wr_2
    -------------------------------------------------  ---------------------------
    Total                                      6.508ns (0.934ns logic, 5.574ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.687ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr2_comp/rgbfifo_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i (FF)
  Destination:          ddr2_comp/counter_wr_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.168ns (Levels of Logic = 2)
  Clock Path Skew:      0.003ns (0.509 - 0.506)
  Source Clock:         img_clk rising at 0.000ns
  Destination Clock:    img_clk falling at 8.000ns
  Clock Uncertainty:    0.148ns

  Clock Uncertainty:          0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr2_comp/rgbfifo_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i to ddr2_comp/counter_wr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y34.AQ      Tcko                  0.391   ddr2_comp/emptyb
                                                       ddr2_comp/rgbfifo_b/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i
    SLICE_X22Y34.A1      net (fanout=2)        0.925   ddr2_comp/emptyb
    SLICE_X22Y34.A       Tilo                  0.203   ddr2_comp/rd_en
                                                       ddr2_comp/wr_state_FSM_FFd1-In11
    SLICE_X22Y34.B4      net (fanout=4)        0.391   ddr2_comp/wr_state_FSM_FFd1-In1
    SLICE_X22Y34.B       Tilo                  0.203   ddr2_comp/rd_en
                                                       ddr2_comp/_n0323_inv1
    SLICE_X5Y63.CE       net (fanout=2)        2.715   ddr2_comp/_n0323_inv
    SLICE_X5Y63.CLK      Tceck                 0.340   ddr2_comp/counter_wr<3>
                                                       ddr2_comp/counter_wr_2
    -------------------------------------------------  ---------------------------
    Total                                      5.168ns (1.137ns logic, 4.031ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.875ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ddr2_comp/rgbfifo_r/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid (FF)
  Destination:          ddr2_comp/counter_wr_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.974ns (Levels of Logic = 2)
  Clock Path Skew:      -0.003ns (0.509 - 0.512)
  Source Clock:         img_clk rising at 0.000ns
  Destination Clock:    img_clk falling at 8.000ns
  Clock Uncertainty:    0.148ns

  Clock Uncertainty:          0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.287ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ddr2_comp/rgbfifo_r/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid to ddr2_comp/counter_wr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y31.DQ      Tcko                  0.408   ddr2_comp/validr
                                                       ddr2_comp/rgbfifo_r/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid
    SLICE_X22Y34.A3      net (fanout=1)        0.714   ddr2_comp/validr
    SLICE_X22Y34.A       Tilo                  0.203   ddr2_comp/rd_en
                                                       ddr2_comp/wr_state_FSM_FFd1-In11
    SLICE_X22Y34.B4      net (fanout=4)        0.391   ddr2_comp/wr_state_FSM_FFd1-In1
    SLICE_X22Y34.B       Tilo                  0.203   ddr2_comp/rd_en
                                                       ddr2_comp/_n0323_inv1
    SLICE_X5Y63.CE       net (fanout=2)        2.715   ddr2_comp/_n0323_inv
    SLICE_X5Y63.CLK      Tceck                 0.340   ddr2_comp/counter_wr<3>
                                                       ddr2_comp/counter_wr_2
    -------------------------------------------------  ---------------------------
    Total                                      4.974ns (1.154ns logic, 3.820ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ddr2_comp_ramComp_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        "ddr2_comp_ramComp_memc3_infrastructure_inst_clk0_bufg_in" TS_clk /
        0.625 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point jpeg_encoder/jpegencoder/U_FDCT/U_MDCT/U_DCT2D/Mshreg_romodatao_d4_10_3 (SLICE_X26Y6.DI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.246ns (requirement - (clock path skew + uncertainty - data path))
  Source:               jpeg_encoder/jpegencoder/U_FDCT/U_MDCT/G_ROM_ST2[10].U2_ROMO/datao_3 (FF)
  Destination:          jpeg_encoder/jpegencoder/U_FDCT/U_MDCT/U_DCT2D/Mshreg_romodatao_d4_10_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.248ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.033 - 0.031)
  Source Clock:         img_clk rising at 16.000ns
  Destination Clock:    img_clk rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: jpeg_encoder/jpegencoder/U_FDCT/U_MDCT/G_ROM_ST2[10].U2_ROMO/datao_3 to jpeg_encoder/jpegencoder/U_FDCT/U_MDCT/U_DCT2D/Mshreg_romodatao_d4_10_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y6.DQ       Tcko                  0.198   jpeg_encoder/jpegencoder/U_FDCT/U_MDCT/romo2datao_s<10><3>
                                                       jpeg_encoder/jpegencoder/U_FDCT/U_MDCT/G_ROM_ST2[10].U2_ROMO/datao_3
    SLICE_X26Y6.DI       net (fanout=1)        0.017   jpeg_encoder/jpegencoder/U_FDCT/U_MDCT/romo2datao_s<10><3>
    SLICE_X26Y6.CLK      Tdh         (-Th)    -0.033   jpeg_encoder/jpegencoder/U_FDCT/U_MDCT/U_DCT2D/romodatao_d4_10_31
                                                       jpeg_encoder/jpegencoder/U_FDCT/U_MDCT/U_DCT2D/Mshreg_romodatao_d4_10_3
    -------------------------------------------------  ---------------------------
    Total                                      0.248ns (0.231ns logic, 0.017ns route)
                                                       (93.1% logic, 6.9% route)

--------------------------------------------------------------------------------

Paths for end point jpeg_encoder/jpegencoder/U_FDCT/U_MDCT/U_DCT2D/Mshreg_romedatao_d4_10_5 (SLICE_X38Y3.DI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.246ns (requirement - (clock path skew + uncertainty - data path))
  Source:               jpeg_encoder/jpegencoder/U_FDCT/U_MDCT/G_ROM_ST2[10].U2_ROME/datao_5 (FF)
  Destination:          jpeg_encoder/jpegencoder/U_FDCT/U_MDCT/U_DCT2D/Mshreg_romedatao_d4_10_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.248ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.041 - 0.039)
  Source Clock:         img_clk rising at 16.000ns
  Destination Clock:    img_clk rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: jpeg_encoder/jpegencoder/U_FDCT/U_MDCT/G_ROM_ST2[10].U2_ROME/datao_5 to jpeg_encoder/jpegencoder/U_FDCT/U_MDCT/U_DCT2D/Mshreg_romedatao_d4_10_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y3.DQ       Tcko                  0.198   jpeg_encoder/jpegencoder/U_FDCT/U_MDCT/rome2datao_s<10><5>
                                                       jpeg_encoder/jpegencoder/U_FDCT/U_MDCT/G_ROM_ST2[10].U2_ROME/datao_5
    SLICE_X38Y3.DI       net (fanout=1)        0.017   jpeg_encoder/jpegencoder/U_FDCT/U_MDCT/rome2datao_s<10><5>
    SLICE_X38Y3.CLK      Tdh         (-Th)    -0.033   jpeg_encoder/jpegencoder/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_10_51
                                                       jpeg_encoder/jpegencoder/U_FDCT/U_MDCT/U_DCT2D/Mshreg_romedatao_d4_10_5
    -------------------------------------------------  ---------------------------
    Total                                      0.248ns (0.231ns logic, 0.017ns route)
                                                       (93.1% logic, 6.9% route)

--------------------------------------------------------------------------------

Paths for end point jpeg_encoder/jpegencoder/U_FDCT/U_MDCT/U_DCT2D/Mshreg_romedatao_d4_9_9 (SLICE_X44Y7.DI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.246ns (requirement - (clock path skew + uncertainty - data path))
  Source:               jpeg_encoder/jpegencoder/U_FDCT/U_MDCT/G_ROM_ST2[9].U2_ROME/datao_9 (FF)
  Destination:          jpeg_encoder/jpegencoder/U_FDCT/U_MDCT/U_DCT2D/Mshreg_romedatao_d4_9_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.248ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.032 - 0.030)
  Source Clock:         img_clk rising at 16.000ns
  Destination Clock:    img_clk rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: jpeg_encoder/jpegencoder/U_FDCT/U_MDCT/G_ROM_ST2[9].U2_ROME/datao_9 to jpeg_encoder/jpegencoder/U_FDCT/U_MDCT/U_DCT2D/Mshreg_romedatao_d4_9_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y7.DQ       Tcko                  0.198   jpeg_encoder/jpegencoder/U_FDCT/U_MDCT/rome2datao_s<9><9>
                                                       jpeg_encoder/jpegencoder/U_FDCT/U_MDCT/G_ROM_ST2[9].U2_ROME/datao_9
    SLICE_X44Y7.DI       net (fanout=1)        0.017   jpeg_encoder/jpegencoder/U_FDCT/U_MDCT/rome2datao_s<9><9>
    SLICE_X44Y7.CLK      Tdh         (-Th)    -0.033   jpeg_encoder/jpegencoder/U_FDCT/U_MDCT/U_DCT2D/romedatao_d4_9_91
                                                       jpeg_encoder/jpegencoder/U_FDCT/U_MDCT/U_DCT2D/Mshreg_romedatao_d4_9_9
    -------------------------------------------------  ---------------------------
    Total                                      0.248ns (0.231ns logic, 0.017ns route)
                                                       (93.1% logic, 6.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ddr2_comp_ramComp_memc3_infrastructure_inst_clk0_bufg_in = PERIOD TIMEGRP
        "ddr2_comp_ramComp_memc3_infrastructure_inst_clk0_bufg_in" TS_clk /
        0.625 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.876ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: edid_hack1/edid_slave/edid_rom/Mram_mem/CLKAWRCLK
  Logical resource: edid_hack1/edid_slave/edid_rom/Mram_mem/CLKAWRCLK
  Location pin: RAMB8_X1Y21.CLKAWRCLK
  Clock network: img_clk
--------------------------------------------------------------------------------
Slack: 12.876ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: edid_hack1/edid_slave/hdmi_rom/Mram_mem/CLKAWRCLK
  Logical resource: edid_hack1/edid_slave/hdmi_rom/Mram_mem/CLKAWRCLK
  Location pin: RAMB8_X1Y20.CLKAWRCLK
  Clock network: img_clk
--------------------------------------------------------------------------------
Slack: 12.876ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: edid_hack0/edid_slave/edid_rom/Mram_mem/CLKAWRCLK
  Logical resource: edid_hack0/edid_slave/edid_rom/Mram_mem/CLKAWRCLK
  Location pin: RAMB8_X0Y22.CLKAWRCLK
  Clock network: img_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hdmiMatri_Comp_dvi_rx0_pllclk1 = PERIOD TIMEGRP         
"hdmiMatri_Comp_dvi_rx0_pllclk1" TS_DVI_CLOCK0 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3759 paths analyzed, 1660 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.448ns.
--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/rcvd_ctkn (SLICE_X46Y73.A3), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.202ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_rx0/dec_g/rawword_4 (FF)
  Destination:          hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.438ns (Levels of Logic = 2)
  Clock Path Skew:      -0.145ns (1.972 - 2.117)
  Source Clock:         hdmiMatri_Comp/dvi_rx0/pclkx2 rising at 5.000ns
  Destination Clock:    pclk_H0 rising at 10.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_rx0/dec_g/rawword_4 to hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y68.AQ      Tcko                  0.447   hdmiMatri_Comp/dvi_rx0/dec_g/rawword<7>
                                                       hdmiMatri_Comp/dvi_rx0/dec_g/rawword_4
    SLICE_X46Y73.B1      net (fanout=3)        1.073   hdmiMatri_Comp/dvi_rx0/dec_g/rawword<4>
    SLICE_X46Y73.BMUX    Tilo                  0.251   hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/rcvd_ctkn
                                                       hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_378_o2
    SLICE_X46Y73.A3      net (fanout=1)        0.326   hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_378_o2
    SLICE_X46Y73.CLK     Tas                   0.341   hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/rcvd_ctkn
                                                       hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_378_o3
                                                       hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      2.438ns (1.039ns logic, 1.399ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.420ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_rx0/dec_g/rawword_0 (FF)
  Destination:          hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.219ns (Levels of Logic = 2)
  Clock Path Skew:      -0.146ns (1.972 - 2.118)
  Source Clock:         hdmiMatri_Comp/dvi_rx0/pclkx2 rising at 5.000ns
  Destination Clock:    pclk_H0 rising at 10.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_rx0/dec_g/rawword_0 to hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y67.AQ      Tcko                  0.408   hdmiMatri_Comp/dvi_rx0/dec_g/rawword<3>
                                                       hdmiMatri_Comp/dvi_rx0/dec_g/rawword_0
    SLICE_X46Y73.B2      net (fanout=3)        0.893   hdmiMatri_Comp/dvi_rx0/dec_g/rawword<0>
    SLICE_X46Y73.BMUX    Tilo                  0.251   hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/rcvd_ctkn
                                                       hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_378_o2
    SLICE_X46Y73.A3      net (fanout=1)        0.326   hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_378_o2
    SLICE_X46Y73.CLK     Tas                   0.341   hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/rcvd_ctkn
                                                       hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_378_o3
                                                       hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      2.219ns (1.000ns logic, 1.219ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.455ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_rx0/dec_g/rawword_1 (FF)
  Destination:          hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.184ns (Levels of Logic = 2)
  Clock Path Skew:      -0.146ns (1.972 - 2.118)
  Source Clock:         hdmiMatri_Comp/dvi_rx0/pclkx2 rising at 5.000ns
  Destination Clock:    pclk_H0 rising at 10.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_rx0/dec_g/rawword_1 to hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y67.BQ      Tcko                  0.408   hdmiMatri_Comp/dvi_rx0/dec_g/rawword<3>
                                                       hdmiMatri_Comp/dvi_rx0/dec_g/rawword_1
    SLICE_X46Y73.B5      net (fanout=2)        0.858   hdmiMatri_Comp/dvi_rx0/dec_g/rawword<1>
    SLICE_X46Y73.BMUX    Tilo                  0.251   hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/rcvd_ctkn
                                                       hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_378_o2
    SLICE_X46Y73.A3      net (fanout=1)        0.326   hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_378_o2
    SLICE_X46Y73.CLK     Tas                   0.341   hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/rcvd_ctkn
                                                       hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_378_o3
                                                       hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      2.184ns (1.000ns logic, 1.184ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_rx0/dec_b/phsalgn_0/rcvd_ctkn (SLICE_X36Y64.A3), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_rx0/dec_b/rawword_0 (FF)
  Destination:          hdmiMatri_Comp/dvi_rx0/dec_b/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.378ns (Levels of Logic = 2)
  Clock Path Skew:      -0.139ns (1.984 - 2.123)
  Source Clock:         hdmiMatri_Comp/dvi_rx0/pclkx2 rising at 5.000ns
  Destination Clock:    pclk_H0 rising at 10.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_rx0/dec_b/rawword_0 to hdmiMatri_Comp/dvi_rx0/dec_b/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y62.AQ      Tcko                  0.391   hdmiMatri_Comp/dvi_rx0/dec_b/rawword<3>
                                                       hdmiMatri_Comp/dvi_rx0/dec_b/rawword_0
    SLICE_X36Y64.B1      net (fanout=3)        1.069   hdmiMatri_Comp/dvi_rx0/dec_b/rawword<0>
    SLICE_X36Y64.BMUX    Tilo                  0.251   hdmiMatri_Comp/dvi_rx0/dec_b/phsalgn_0/rcvd_ctkn
                                                       hdmiMatri_Comp/dvi_rx0/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_378_o2
    SLICE_X36Y64.A3      net (fanout=1)        0.326   hdmiMatri_Comp/dvi_rx0/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_378_o2
    SLICE_X36Y64.CLK     Tas                   0.341   hdmiMatri_Comp/dvi_rx0/dec_b/phsalgn_0/rcvd_ctkn
                                                       hdmiMatri_Comp/dvi_rx0/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_378_o3
                                                       hdmiMatri_Comp/dvi_rx0/dec_b/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      2.378ns (0.983ns logic, 1.395ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.633ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_rx0/dec_b/rawword_4 (FF)
  Destination:          hdmiMatri_Comp/dvi_rx0/dec_b/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.013ns (Levels of Logic = 2)
  Clock Path Skew:      -0.139ns (1.984 - 2.123)
  Source Clock:         hdmiMatri_Comp/dvi_rx0/pclkx2 rising at 5.000ns
  Destination Clock:    pclk_H0 rising at 10.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_rx0/dec_b/rawword_4 to hdmiMatri_Comp/dvi_rx0/dec_b/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y62.AQ      Tcko                  0.408   hdmiMatri_Comp/dvi_rx0/dec_b/rawword<7>
                                                       hdmiMatri_Comp/dvi_rx0/dec_b/rawword_4
    SLICE_X36Y64.B2      net (fanout=3)        0.687   hdmiMatri_Comp/dvi_rx0/dec_b/rawword<4>
    SLICE_X36Y64.BMUX    Tilo                  0.251   hdmiMatri_Comp/dvi_rx0/dec_b/phsalgn_0/rcvd_ctkn
                                                       hdmiMatri_Comp/dvi_rx0/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_378_o2
    SLICE_X36Y64.A3      net (fanout=1)        0.326   hdmiMatri_Comp/dvi_rx0/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_378_o2
    SLICE_X36Y64.CLK     Tas                   0.341   hdmiMatri_Comp/dvi_rx0/dec_b/phsalgn_0/rcvd_ctkn
                                                       hdmiMatri_Comp/dvi_rx0/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_378_o3
                                                       hdmiMatri_Comp/dvi_rx0/dec_b/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      2.013ns (1.000ns logic, 1.013ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.797ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_rx0/dec_b/rawword_3 (FF)
  Destination:          hdmiMatri_Comp/dvi_rx0/dec_b/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.849ns (Levels of Logic = 2)
  Clock Path Skew:      -0.139ns (1.984 - 2.123)
  Source Clock:         hdmiMatri_Comp/dvi_rx0/pclkx2 rising at 5.000ns
  Destination Clock:    pclk_H0 rising at 10.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_rx0/dec_b/rawword_3 to hdmiMatri_Comp/dvi_rx0/dec_b/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y62.DQ      Tcko                  0.391   hdmiMatri_Comp/dvi_rx0/dec_b/rawword<3>
                                                       hdmiMatri_Comp/dvi_rx0/dec_b/rawword_3
    SLICE_X36Y64.B3      net (fanout=3)        0.540   hdmiMatri_Comp/dvi_rx0/dec_b/rawword<3>
    SLICE_X36Y64.BMUX    Tilo                  0.251   hdmiMatri_Comp/dvi_rx0/dec_b/phsalgn_0/rcvd_ctkn
                                                       hdmiMatri_Comp/dvi_rx0/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_378_o2
    SLICE_X36Y64.A3      net (fanout=1)        0.326   hdmiMatri_Comp/dvi_rx0/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_378_o2
    SLICE_X36Y64.CLK     Tas                   0.341   hdmiMatri_Comp/dvi_rx0/dec_b/phsalgn_0/rcvd_ctkn
                                                       hdmiMatri_Comp/dvi_rx0/dec_b/phsalgn_0/sdata[9]_sdata[9]_OR_378_o3
                                                       hdmiMatri_Comp/dvi_rx0/dec_b/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      1.849ns (0.983ns logic, 0.866ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/rcvd_ctkn (SLICE_X46Y73.A5), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.405ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_rx0/dec_g/rawword_4 (FF)
  Destination:          hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.235ns (Levels of Logic = 2)
  Clock Path Skew:      -0.145ns (1.972 - 2.117)
  Source Clock:         hdmiMatri_Comp/dvi_rx0/pclkx2 rising at 5.000ns
  Destination Clock:    pclk_H0 rising at 10.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_rx0/dec_g/rawword_4 to hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y68.AQ      Tcko                  0.447   hdmiMatri_Comp/dvi_rx0/dec_g/rawword<7>
                                                       hdmiMatri_Comp/dvi_rx0/dec_g/rawword_4
    SLICE_X46Y73.B1      net (fanout=3)        1.073   hdmiMatri_Comp/dvi_rx0/dec_g/rawword<4>
    SLICE_X46Y73.B       Tilo                  0.205   hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/rcvd_ctkn
                                                       hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_378_o1
    SLICE_X46Y73.A5      net (fanout=1)        0.169   hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_378_o1
    SLICE_X46Y73.CLK     Tas                   0.341   hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/rcvd_ctkn
                                                       hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_378_o3
                                                       hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      2.235ns (0.993ns logic, 1.242ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.623ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_rx0/dec_g/rawword_0 (FF)
  Destination:          hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.016ns (Levels of Logic = 2)
  Clock Path Skew:      -0.146ns (1.972 - 2.118)
  Source Clock:         hdmiMatri_Comp/dvi_rx0/pclkx2 rising at 5.000ns
  Destination Clock:    pclk_H0 rising at 10.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_rx0/dec_g/rawword_0 to hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y67.AQ      Tcko                  0.408   hdmiMatri_Comp/dvi_rx0/dec_g/rawword<3>
                                                       hdmiMatri_Comp/dvi_rx0/dec_g/rawword_0
    SLICE_X46Y73.B2      net (fanout=3)        0.893   hdmiMatri_Comp/dvi_rx0/dec_g/rawword<0>
    SLICE_X46Y73.B       Tilo                  0.205   hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/rcvd_ctkn
                                                       hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_378_o1
    SLICE_X46Y73.A5      net (fanout=1)        0.169   hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_378_o1
    SLICE_X46Y73.CLK     Tas                   0.341   hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/rcvd_ctkn
                                                       hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_378_o3
                                                       hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      2.016ns (0.954ns logic, 1.062ns route)
                                                       (47.3% logic, 52.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.658ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_rx0/dec_g/rawword_1 (FF)
  Destination:          hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/rcvd_ctkn (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.981ns (Levels of Logic = 2)
  Clock Path Skew:      -0.146ns (1.972 - 2.118)
  Source Clock:         hdmiMatri_Comp/dvi_rx0/pclkx2 rising at 5.000ns
  Destination Clock:    pclk_H0 rising at 10.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_rx0/dec_g/rawword_1 to hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/rcvd_ctkn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y67.BQ      Tcko                  0.408   hdmiMatri_Comp/dvi_rx0/dec_g/rawword<3>
                                                       hdmiMatri_Comp/dvi_rx0/dec_g/rawword_1
    SLICE_X46Y73.B5      net (fanout=2)        0.858   hdmiMatri_Comp/dvi_rx0/dec_g/rawword<1>
    SLICE_X46Y73.B       Tilo                  0.205   hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/rcvd_ctkn
                                                       hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_378_o1
    SLICE_X46Y73.A5      net (fanout=1)        0.169   hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_378_o1
    SLICE_X46Y73.CLK     Tas                   0.341   hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/rcvd_ctkn
                                                       hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/sdata[9]_sdata[9]_OR_378_o3
                                                       hdmiMatri_Comp/dvi_rx0/dec_g/phsalgn_0/rcvd_ctkn
    -------------------------------------------------  ---------------------------
    Total                                      1.981ns (0.954ns logic, 1.027ns route)
                                                       (48.2% logic, 51.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_hdmiMatri_Comp_dvi_rx0_pllclk1 = PERIOD TIMEGRP
        "hdmiMatri_Comp_dvi_rx0_pllclk1" TS_DVI_CLOCK0 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_rx0/dec_b/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP (SLICE_X30Y62.BI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.212ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmiMatri_Comp/dvi_rx0/dec_b/rawword_0 (FF)
  Destination:          hdmiMatri_Comp/dvi_rx0/dec_b/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.476ns (Levels of Logic = 0)
  Clock Path Skew:      0.049ns (1.071 - 1.022)
  Source Clock:         hdmiMatri_Comp/dvi_rx0/pclkx2 rising at 10.000ns
  Destination Clock:    pclk_H0 rising at 10.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: hdmiMatri_Comp/dvi_rx0/dec_b/rawword_0 to hdmiMatri_Comp/dvi_rx0/dec_b/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y62.AQ      Tcko                  0.198   hdmiMatri_Comp/dvi_rx0/dec_b/rawword<3>
                                                       hdmiMatri_Comp/dvi_rx0/dec_b/rawword_0
    SLICE_X30Y62.BI      net (fanout=3)        0.278   hdmiMatri_Comp/dvi_rx0/dec_b/rawword<0>
    SLICE_X30Y62.CLK     Tdh         (-Th)     0.000   hdmiMatri_Comp/dvi_rx0/dec_b/cbnd/dpfo_dout<0>
                                                       hdmiMatri_Comp/dvi_rx0/dec_b/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.476ns (0.198ns logic, 0.278ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_rx0/dec_b/cbnd/cbfifo_i/dram16s[2].i_RAM16X1D_U/DP (SLICE_X30Y62.AI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.227ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmiMatri_Comp/dvi_rx0/dec_b/rawword_2 (FF)
  Destination:          hdmiMatri_Comp/dvi_rx0/dec_b/cbnd/cbfifo_i/dram16s[2].i_RAM16X1D_U/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.491ns (Levels of Logic = 0)
  Clock Path Skew:      0.049ns (1.071 - 1.022)
  Source Clock:         hdmiMatri_Comp/dvi_rx0/pclkx2 rising at 10.000ns
  Destination Clock:    pclk_H0 rising at 10.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: hdmiMatri_Comp/dvi_rx0/dec_b/rawword_2 to hdmiMatri_Comp/dvi_rx0/dec_b/cbnd/cbfifo_i/dram16s[2].i_RAM16X1D_U/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y62.CQ      Tcko                  0.198   hdmiMatri_Comp/dvi_rx0/dec_b/rawword<3>
                                                       hdmiMatri_Comp/dvi_rx0/dec_b/rawword_2
    SLICE_X30Y62.AI      net (fanout=3)        0.297   hdmiMatri_Comp/dvi_rx0/dec_b/rawword<2>
    SLICE_X30Y62.CLK     Tdh         (-Th)     0.004   hdmiMatri_Comp/dvi_rx0/dec_b/cbnd/dpfo_dout<0>
                                                       hdmiMatri_Comp/dvi_rx0/dec_b/cbnd/cbfifo_i/dram16s[2].i_RAM16X1D_U/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.491ns (0.194ns logic, 0.297ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_rx0/dec_r/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP (SLICE_X44Y83.BI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.228ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmiMatri_Comp/dvi_rx0/dec_r/rawword_0 (FF)
  Destination:          hdmiMatri_Comp/dvi_rx0/dec_r/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.490ns (Levels of Logic = 0)
  Clock Path Skew:      0.047ns (1.042 - 0.995)
  Source Clock:         hdmiMatri_Comp/dvi_rx0/pclkx2 rising at 10.000ns
  Destination Clock:    pclk_H0 rising at 10.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: hdmiMatri_Comp/dvi_rx0/dec_r/rawword_0 to hdmiMatri_Comp/dvi_rx0/dec_r/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y81.AQ      Tcko                  0.200   hdmiMatri_Comp/dvi_rx0/dec_r/rawword<3>
                                                       hdmiMatri_Comp/dvi_rx0/dec_r/rawword_0
    SLICE_X44Y83.BI      net (fanout=3)        0.290   hdmiMatri_Comp/dvi_rx0/dec_r/rawword<0>
    SLICE_X44Y83.CLK     Tdh         (-Th)     0.000   hdmiMatri_Comp/dvi_rx0/dec_r/cbnd/dpfo_dout<0>
                                                       hdmiMatri_Comp/dvi_rx0/dec_r/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.490ns (0.200ns logic, 0.290ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_hdmiMatri_Comp_dvi_rx0_pllclk1 = PERIOD TIMEGRP
        "hdmiMatri_Comp_dvi_rx0_pllclk1" TS_DVI_CLOCK0 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.075ns (period - min period limit)
  Period: 1.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: hdmiMatri_Comp/PLL_OSERDES_0/PLL_ADV/CLKOUT0
  Logical resource: hdmiMatri_Comp/PLL_OSERDES_0/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y3.CLKOUT0
  Clock network: hdmiMatri_Comp/tx_pllclk0
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: hdmiMatri_Comp/PLL_OSERDES_0/PLL_ADV/CLKIN1
  Logical resource: hdmiMatri_Comp/PLL_OSERDES_0/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y3.CLKIN2
  Clock network: pclk_H
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: hdmiMatri_Comp/PLL_OSERDES_0/PLL_ADV/CLKIN1
  Logical resource: hdmiMatri_Comp/PLL_OSERDES_0/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y3.CLKIN2
  Clock network: pclk_H
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hdmiMatri_Comp_dvi_rx0_pllclk0 = PERIOD TIMEGRP         
"hdmiMatri_Comp_dvi_rx0_pllclk0" TS_DVI_CLOCK0 / 10 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hdmiMatri_Comp_dvi_rx0_pllclk2 = PERIOD TIMEGRP         
"hdmiMatri_Comp_dvi_rx0_pllclk2" TS_DVI_CLOCK0 / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1548 paths analyzed, 525 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.813ns.
--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_rx0/dec_b/des_0/busy_data_d (SLICE_X50Y92.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.187ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_rx0/dec_b/des_0/iodelay_s (OTHER)
  Destination:          hdmiMatri_Comp/dvi_rx0/dec_b/des_0/busy_data_d (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.628ns (Levels of Logic = 0)
  Clock Path Skew:      -0.100ns (0.548 - 0.648)
  Source Clock:         hdmiMatri_Comp/dvi_rx0/pclkx2 rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/dvi_rx0/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_rx0/dec_b/des_0/iodelay_s to hdmiMatri_Comp/dvi_rx0/dec_b/des_0/busy_data_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    IODELAY_X27Y52.BUSY  Tiodcko_BUSY          1.415   hdmiMatri_Comp/dvi_rx0/dec_b/des_0/iodelay_s
                                                       hdmiMatri_Comp/dvi_rx0/dec_b/des_0/iodelay_s
    SLICE_X50Y92.DX      net (fanout=1)        3.077   hdmiMatri_Comp/dvi_rx0/dec_b/des_0/busy_data_or<0>
    SLICE_X50Y92.CLK     Tdick                 0.136   hdmiMatri_Comp/dvi_rx0/dec_b/des_0/busy_data_d
                                                       hdmiMatri_Comp/dvi_rx0/dec_b/des_0/busy_data_d
    -------------------------------------------------  ---------------------------
    Total                                      4.628ns (1.551ns logic, 3.077ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_rx0/dec_b/des_0/valid_data_d (SLICE_X50Y92.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.920ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_rx0/dec_b/des_0/iserdes_m (FF)
  Destination:          hdmiMatri_Comp/dvi_rx0/dec_b/des_0/valid_data_d (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.895ns (Levels of Logic = 0)
  Clock Path Skew:      -0.100ns (0.548 - 0.648)
  Source Clock:         hdmiMatri_Comp/dvi_rx0/pclkx2 rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/dvi_rx0/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_rx0/dec_b/des_0/iserdes_m to hdmiMatri_Comp/dvi_rx0/dec_b/des_0/valid_data_d
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X27Y53.VALID  Tiscko_VALID          0.800   hdmiMatri_Comp/dvi_rx0/dec_b/des_0/iserdes_m
                                                       hdmiMatri_Comp/dvi_rx0/dec_b/des_0/iserdes_m
    SLICE_X50Y92.AX      net (fanout=1)        2.959   hdmiMatri_Comp/dvi_rx0/dec_b/des_0/valid_data_im
    SLICE_X50Y92.CLK     Tdick                 0.136   hdmiMatri_Comp/dvi_rx0/dec_b/des_0/busy_data_d
                                                       hdmiMatri_Comp/dvi_rx0/dec_b/des_0/valid_data_d
    -------------------------------------------------  ---------------------------
    Total                                      3.895ns (0.936ns logic, 2.959ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter_2 (SLICE_X44Y87.CE), 31 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.960ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter_0 (FF)
  Destination:          hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.941ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.231 - 0.245)
  Source Clock:         hdmiMatri_Comp/dvi_rx0/pclkx2 rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/dvi_rx0/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter_0 to hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y88.AQ      Tcko                  0.391   hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter<1>
                                                       hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter_0
    SLICE_X47Y87.B1      net (fanout=14)       0.784   hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter<0>
    SLICE_X47Y87.B       Tilo                  0.259   hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter<4>
                                                       hdmiMatri_Comp/dvi_rx0/dec_r/des_0/_n0278_inv13_SW0
    SLICE_X47Y87.A3      net (fanout=1)        0.458   hdmiMatri_Comp/dvi_rx0/dec_r/des_0/N12
    SLICE_X47Y87.A       Tilo                  0.259   hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter<4>
                                                       hdmiMatri_Comp/dvi_rx0/dec_r/des_0/_n0278_inv13
    SLICE_X46Y87.B2      net (fanout=1)        0.448   hdmiMatri_Comp/dvi_rx0/dec_r/des_0/_n0278_inv12
    SLICE_X46Y87.B       Tilo                  0.205   hdmiMatri_Comp/dvi_rx0/dec_r/des_0/_n0278_inv
                                                       hdmiMatri_Comp/dvi_rx0/dec_r/des_0/_n0278_inv19
    SLICE_X44Y87.CE      net (fanout=3)        0.806   hdmiMatri_Comp/dvi_rx0/dec_r/des_0/_n0278_inv
    SLICE_X44Y87.CLK     Tceck                 0.331   hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter<3>
                                                       hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter_2
    -------------------------------------------------  ---------------------------
    Total                                      3.941ns (1.445ns logic, 2.496ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter_1 (FF)
  Destination:          hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.748ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.231 - 0.245)
  Source Clock:         hdmiMatri_Comp/dvi_rx0/pclkx2 rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/dvi_rx0/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter_1 to hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y88.CQ      Tcko                  0.391   hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter<1>
                                                       hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter_1
    SLICE_X47Y87.B4      net (fanout=22)       0.591   hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter<1>
    SLICE_X47Y87.B       Tilo                  0.259   hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter<4>
                                                       hdmiMatri_Comp/dvi_rx0/dec_r/des_0/_n0278_inv13_SW0
    SLICE_X47Y87.A3      net (fanout=1)        0.458   hdmiMatri_Comp/dvi_rx0/dec_r/des_0/N12
    SLICE_X47Y87.A       Tilo                  0.259   hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter<4>
                                                       hdmiMatri_Comp/dvi_rx0/dec_r/des_0/_n0278_inv13
    SLICE_X46Y87.B2      net (fanout=1)        0.448   hdmiMatri_Comp/dvi_rx0/dec_r/des_0/_n0278_inv12
    SLICE_X46Y87.B       Tilo                  0.205   hdmiMatri_Comp/dvi_rx0/dec_r/des_0/_n0278_inv
                                                       hdmiMatri_Comp/dvi_rx0/dec_r/des_0/_n0278_inv19
    SLICE_X44Y87.CE      net (fanout=3)        0.806   hdmiMatri_Comp/dvi_rx0/dec_r/des_0/_n0278_inv
    SLICE_X44Y87.CLK     Tceck                 0.331   hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter<3>
                                                       hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter_2
    -------------------------------------------------  ---------------------------
    Total                                      3.748ns (1.445ns logic, 2.303ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.259ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter_4 (FF)
  Destination:          hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.642ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.231 - 0.245)
  Source Clock:         hdmiMatri_Comp/dvi_rx0/pclkx2 rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/dvi_rx0/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter_4 to hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y87.DQ      Tcko                  0.391   hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter<4>
                                                       hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter_4
    SLICE_X46Y86.B1      net (fanout=18)       1.051   hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter<4>
    SLICE_X46Y86.B       Tilo                  0.205   hdmiMatri_Comp/dvi_rx0/dec_r/des_0/_n0278_inv13
                                                       hdmiMatri_Comp/dvi_rx0/dec_r/des_0/_n0278_inv14
    SLICE_X46Y87.A5      net (fanout=1)        0.330   hdmiMatri_Comp/dvi_rx0/dec_r/des_0/_n0278_inv13
    SLICE_X46Y87.A       Tilo                  0.205   hdmiMatri_Comp/dvi_rx0/dec_r/des_0/_n0278_inv
                                                       hdmiMatri_Comp/dvi_rx0/dec_r/des_0/_n0278_inv18
    SLICE_X46Y87.B6      net (fanout=1)        0.118   hdmiMatri_Comp/dvi_rx0/dec_r/des_0/_n0278_inv17
    SLICE_X46Y87.B       Tilo                  0.205   hdmiMatri_Comp/dvi_rx0/dec_r/des_0/_n0278_inv
                                                       hdmiMatri_Comp/dvi_rx0/dec_r/des_0/_n0278_inv19
    SLICE_X44Y87.CE      net (fanout=3)        0.806   hdmiMatri_Comp/dvi_rx0/dec_r/des_0/_n0278_inv
    SLICE_X44Y87.CLK     Tceck                 0.331   hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter<3>
                                                       hdmiMatri_Comp/dvi_rx0/dec_r/des_0/pdcounter_2
    -------------------------------------------------  ---------------------------
    Total                                      3.642ns (1.337ns logic, 2.305ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_hdmiMatri_Comp_dvi_rx0_pllclk2 = PERIOD TIMEGRP
        "hdmiMatri_Comp_dvi_rx0_pllclk2" TS_DVI_CLOCK0 / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_rx0/dec_r/flipgearx2 (SLICE_X46Y89.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.195ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmiMatri_Comp/dvi_rx0/dec_r/phsalgn_0/flipgear (FF)
  Destination:          hdmiMatri_Comp/dvi_rx0/dec_r/flipgearx2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.460ns (Levels of Logic = 0)
  Clock Path Skew:      0.050ns (1.035 - 0.985)
  Source Clock:         pclk_H0 rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/dvi_rx0/pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: hdmiMatri_Comp/dvi_rx0/dec_r/phsalgn_0/flipgear to hdmiMatri_Comp/dvi_rx0/dec_r/flipgearx2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y89.DQ      Tcko                  0.198   hdmiMatri_Comp/dvi_rx0/dec_r/flipgear
                                                       hdmiMatri_Comp/dvi_rx0/dec_r/phsalgn_0/flipgear
    SLICE_X46Y89.AX      net (fanout=2)        0.214   hdmiMatri_Comp/dvi_rx0/dec_r/flipgear
    SLICE_X46Y89.CLK     Tckdi       (-Th)    -0.048   hdmiMatri_Comp/dvi_rx0/dec_r/flipgearx2
                                                       hdmiMatri_Comp/dvi_rx0/dec_r/flipgearx2
    -------------------------------------------------  ---------------------------
    Total                                      0.460ns (0.246ns logic, 0.214ns route)
                                                       (53.5% logic, 46.5% route)

--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_rx0/dec_b/flipgearx2 (SLICE_X34Y79.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.279ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmiMatri_Comp/dvi_rx0/dec_b/phsalgn_0/flipgear (FF)
  Destination:          hdmiMatri_Comp/dvi_rx0/dec_b/flipgearx2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.571ns (Levels of Logic = 0)
  Clock Path Skew:      0.077ns (1.072 - 0.995)
  Source Clock:         pclk_H0 rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/dvi_rx0/pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: hdmiMatri_Comp/dvi_rx0/dec_b/phsalgn_0/flipgear to hdmiMatri_Comp/dvi_rx0/dec_b/flipgearx2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y82.DQ      Tcko                  0.198   hdmiMatri_Comp/dvi_rx0/dec_b/flipgear
                                                       hdmiMatri_Comp/dvi_rx0/dec_b/phsalgn_0/flipgear
    SLICE_X34Y79.DX      net (fanout=2)        0.332   hdmiMatri_Comp/dvi_rx0/dec_b/flipgear
    SLICE_X34Y79.CLK     Tckdi       (-Th)    -0.041   hdmiMatri_Comp/dvi_rx0/dec_b/flipgearx2
                                                       hdmiMatri_Comp/dvi_rx0/dec_b/flipgearx2
    -------------------------------------------------  ---------------------------
    Total                                      0.571ns (0.239ns logic, 0.332ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_rx0/dec_g/des_0/cal_data_master (SLICE_X58Y82.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmiMatri_Comp/dvi_rx0/dec_g/des_0/cal_data_master (FF)
  Destination:          hdmiMatri_Comp/dvi_rx0/dec_g/des_0/cal_data_master (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         hdmiMatri_Comp/dvi_rx0/pclkx2 rising at 5.000ns
  Destination Clock:    hdmiMatri_Comp/dvi_rx0/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmiMatri_Comp/dvi_rx0/dec_g/des_0/cal_data_master to hdmiMatri_Comp/dvi_rx0/dec_g/des_0/cal_data_master
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y82.AQ      Tcko                  0.200   hdmiMatri_Comp/dvi_rx0/dec_g/des_0/cal_data_master
                                                       hdmiMatri_Comp/dvi_rx0/dec_g/des_0/cal_data_master
    SLICE_X58Y82.A6      net (fanout=2)        0.025   hdmiMatri_Comp/dvi_rx0/dec_g/des_0/cal_data_master
    SLICE_X58Y82.CLK     Tah         (-Th)    -0.190   hdmiMatri_Comp/dvi_rx0/dec_g/des_0/cal_data_master
                                                       hdmiMatri_Comp/dvi_rx0/dec_g/des_0/cal_data_master_rstpot
                                                       hdmiMatri_Comp/dvi_rx0/dec_g/des_0/cal_data_master
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.390ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_hdmiMatri_Comp_dvi_rx0_pllclk2 = PERIOD TIMEGRP
        "hdmiMatri_Comp_dvi_rx0_pllclk2" TS_DVI_CLOCK0 / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.270ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: hdmiMatri_Comp/dvi_rx0/pclkx2bufg/I0
  Logical resource: hdmiMatri_Comp/dvi_rx0/pclkx2bufg/I0
  Location pin: BUFGMUX_X3Y8.I0
  Clock network: hdmiMatri_Comp/dvi_rx0/pllclk2
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: hdmiMatri_Comp/dvi_rx0/dec_r/des_0/inc_data_int/CLK
  Logical resource: hdmiMatri_Comp/dvi_rx0/dec_r/des_0/inc_data_int/CK
  Location pin: SLICE_X46Y83.CLK
  Clock network: hdmiMatri_Comp/dvi_rx0/pclkx2
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: hdmiMatri_Comp/dvi_rx0/dec_r/des_0/busy_data_d/CLK
  Logical resource: hdmiMatri_Comp/dvi_rx0/dec_r/des_0/busy_data_d/CK
  Location pin: SLICE_X54Y81.CLK
  Clock network: hdmiMatri_Comp/dvi_rx0/pclkx2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hdmiMatri_Comp_dvi_rx1_pllclk1 = PERIOD TIMEGRP         
"hdmiMatri_Comp_dvi_rx1_pllclk1" TS_DVI_CLOCK1 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 30485 paths analyzed, 4067 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.826ns.
--------------------------------------------------------------------------------

Paths for end point img_sel_comp/red_i_0_BRB1 (SLICE_X12Y44.BX), 834 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.174ns (requirement - (data path - clock path skew + uncertainty))
  Source:               img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_31_OUT (DSP)
  Destination:          img_sel_comp/red_i_0_BRB1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.639ns (Levels of Logic = 1)
  Clock Path Skew:      -0.021ns (0.477 - 0.498)
  Source Clock:         pclk_H rising at 0.000ns
  Destination Clock:    pclk_H rising at 10.000ns
  Clock Uncertainty:    0.166ns

  Clock Uncertainty:          0.166ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.262ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_31_OUT to img_sel_comp/red_i_0_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y5.P12       Tdspcko_P_MREG        3.373   img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_31_OUT
                                                       img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_31_OUT
    DSP48_X0Y6.C12       net (fanout=1)        1.215   img_sel_comp/GND_1052_o_Y2[16]_add_28_OUT<12>
    DSP48_X0Y6.P10       Tdspdo_C_P            2.687   img_sel_comp/Maddsub_PWR_184_o_green_qqq[7]_MuLt_33_OUT
                                                       img_sel_comp/Maddsub_PWR_184_o_green_qqq[7]_MuLt_33_OUT
    SLICE_X12Y44.BX      net (fanout=1)        2.228   img_sel_comp/Y<10>
    SLICE_X12Y44.CLK     Tdick                 0.136   img_sel_comp/red_i_0_BRB1
                                                       img_sel_comp/red_i_0_BRB1
    -------------------------------------------------  ---------------------------
    Total                                      9.639ns (6.196ns logic, 3.443ns route)
                                                       (64.3% logic, 35.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.218ns (requirement - (data path - clock path skew + uncertainty))
  Source:               img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_31_OUT (DSP)
  Destination:          img_sel_comp/red_i_0_BRB1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.595ns (Levels of Logic = 1)
  Clock Path Skew:      -0.021ns (0.477 - 0.498)
  Source Clock:         pclk_H rising at 0.000ns
  Destination Clock:    pclk_H rising at 10.000ns
  Clock Uncertainty:    0.166ns

  Clock Uncertainty:          0.166ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.262ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_31_OUT to img_sel_comp/red_i_0_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y5.P5        Tdspcko_P_MREG        3.373   img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_31_OUT
                                                       img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_31_OUT
    DSP48_X0Y6.C5        net (fanout=1)        1.171   img_sel_comp/GND_1052_o_Y2[16]_add_28_OUT<5>
    DSP48_X0Y6.P10       Tdspdo_C_P            2.687   img_sel_comp/Maddsub_PWR_184_o_green_qqq[7]_MuLt_33_OUT
                                                       img_sel_comp/Maddsub_PWR_184_o_green_qqq[7]_MuLt_33_OUT
    SLICE_X12Y44.BX      net (fanout=1)        2.228   img_sel_comp/Y<10>
    SLICE_X12Y44.CLK     Tdick                 0.136   img_sel_comp/red_i_0_BRB1
                                                       img_sel_comp/red_i_0_BRB1
    -------------------------------------------------  ---------------------------
    Total                                      9.595ns (6.196ns logic, 3.399ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.358ns (requirement - (data path - clock path skew + uncertainty))
  Source:               img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_31_OUT (DSP)
  Destination:          img_sel_comp/red_i_0_BRB1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.455ns (Levels of Logic = 1)
  Clock Path Skew:      -0.021ns (0.477 - 0.498)
  Source Clock:         pclk_H rising at 0.000ns
  Destination Clock:    pclk_H rising at 10.000ns
  Clock Uncertainty:    0.166ns

  Clock Uncertainty:          0.166ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.262ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_31_OUT to img_sel_comp/red_i_0_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y5.P10       Tdspcko_P_MREG        3.373   img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_31_OUT
                                                       img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_31_OUT
    DSP48_X0Y6.C10       net (fanout=1)        1.031   img_sel_comp/GND_1052_o_Y2[16]_add_28_OUT<10>
    DSP48_X0Y6.P10       Tdspdo_C_P            2.687   img_sel_comp/Maddsub_PWR_184_o_green_qqq[7]_MuLt_33_OUT
                                                       img_sel_comp/Maddsub_PWR_184_o_green_qqq[7]_MuLt_33_OUT
    SLICE_X12Y44.BX      net (fanout=1)        2.228   img_sel_comp/Y<10>
    SLICE_X12Y44.CLK     Tdick                 0.136   img_sel_comp/red_i_0_BRB1
                                                       img_sel_comp/red_i_0_BRB1
    -------------------------------------------------  ---------------------------
    Total                                      9.455ns (6.196ns logic, 3.259ns route)
                                                       (65.5% logic, 34.5% route)

--------------------------------------------------------------------------------

Paths for end point img_sel_comp/red_i_3_BRB1 (SLICE_X8Y35.A4), 834 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.836ns (requirement - (data path - clock path skew + uncertainty))
  Source:               img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_31_OUT (DSP)
  Destination:          img_sel_comp/red_i_3_BRB1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.977ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.477 - 0.498)
  Source Clock:         pclk_H rising at 0.000ns
  Destination Clock:    pclk_H rising at 10.000ns
  Clock Uncertainty:    0.166ns

  Clock Uncertainty:          0.166ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.262ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_31_OUT to img_sel_comp/red_i_3_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y5.P12       Tdspcko_P_MREG        3.373   img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_31_OUT
                                                       img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_31_OUT
    DSP48_X0Y6.C12       net (fanout=1)        1.215   img_sel_comp/GND_1052_o_Y2[16]_add_28_OUT<12>
    DSP48_X0Y6.P13       Tdspdo_C_P            2.687   img_sel_comp/Maddsub_PWR_184_o_green_qqq[7]_MuLt_33_OUT
                                                       img_sel_comp/Maddsub_PWR_184_o_green_qqq[7]_MuLt_33_OUT
    SLICE_X8Y35.A4       net (fanout=1)        1.489   img_sel_comp/Y<13>
    SLICE_X8Y35.CLK      Tas                   0.213   img_sel_comp/red_i_6_BRB1
                                                       img_sel_comp/Y<13>_rt
                                                       img_sel_comp/red_i_3_BRB1
    -------------------------------------------------  ---------------------------
    Total                                      8.977ns (6.273ns logic, 2.704ns route)
                                                       (69.9% logic, 30.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.880ns (requirement - (data path - clock path skew + uncertainty))
  Source:               img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_31_OUT (DSP)
  Destination:          img_sel_comp/red_i_3_BRB1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.933ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.477 - 0.498)
  Source Clock:         pclk_H rising at 0.000ns
  Destination Clock:    pclk_H rising at 10.000ns
  Clock Uncertainty:    0.166ns

  Clock Uncertainty:          0.166ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.262ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_31_OUT to img_sel_comp/red_i_3_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y5.P5        Tdspcko_P_MREG        3.373   img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_31_OUT
                                                       img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_31_OUT
    DSP48_X0Y6.C5        net (fanout=1)        1.171   img_sel_comp/GND_1052_o_Y2[16]_add_28_OUT<5>
    DSP48_X0Y6.P13       Tdspdo_C_P            2.687   img_sel_comp/Maddsub_PWR_184_o_green_qqq[7]_MuLt_33_OUT
                                                       img_sel_comp/Maddsub_PWR_184_o_green_qqq[7]_MuLt_33_OUT
    SLICE_X8Y35.A4       net (fanout=1)        1.489   img_sel_comp/Y<13>
    SLICE_X8Y35.CLK      Tas                   0.213   img_sel_comp/red_i_6_BRB1
                                                       img_sel_comp/Y<13>_rt
                                                       img_sel_comp/red_i_3_BRB1
    -------------------------------------------------  ---------------------------
    Total                                      8.933ns (6.273ns logic, 2.660ns route)
                                                       (70.2% logic, 29.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_31_OUT (DSP)
  Destination:          img_sel_comp/red_i_3_BRB1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.793ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.477 - 0.498)
  Source Clock:         pclk_H rising at 0.000ns
  Destination Clock:    pclk_H rising at 10.000ns
  Clock Uncertainty:    0.166ns

  Clock Uncertainty:          0.166ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.262ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_31_OUT to img_sel_comp/red_i_3_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y5.P10       Tdspcko_P_MREG        3.373   img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_31_OUT
                                                       img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_31_OUT
    DSP48_X0Y6.C10       net (fanout=1)        1.031   img_sel_comp/GND_1052_o_Y2[16]_add_28_OUT<10>
    DSP48_X0Y6.P13       Tdspdo_C_P            2.687   img_sel_comp/Maddsub_PWR_184_o_green_qqq[7]_MuLt_33_OUT
                                                       img_sel_comp/Maddsub_PWR_184_o_green_qqq[7]_MuLt_33_OUT
    SLICE_X8Y35.A4       net (fanout=1)        1.489   img_sel_comp/Y<13>
    SLICE_X8Y35.CLK      Tas                   0.213   img_sel_comp/red_i_6_BRB1
                                                       img_sel_comp/Y<13>_rt
                                                       img_sel_comp/red_i_3_BRB1
    -------------------------------------------------  ---------------------------
    Total                                      8.793ns (6.273ns logic, 2.520ns route)
                                                       (71.3% logic, 28.7% route)

--------------------------------------------------------------------------------

Paths for end point img_sel_comp/red_i_5_BRB1 (SLICE_X8Y35.B5), 834 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.872ns (requirement - (data path - clock path skew + uncertainty))
  Source:               img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_31_OUT (DSP)
  Destination:          img_sel_comp/red_i_5_BRB1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.941ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.477 - 0.498)
  Source Clock:         pclk_H rising at 0.000ns
  Destination Clock:    pclk_H rising at 10.000ns
  Clock Uncertainty:    0.166ns

  Clock Uncertainty:          0.166ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.262ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_31_OUT to img_sel_comp/red_i_5_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y5.P12       Tdspcko_P_MREG        3.373   img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_31_OUT
                                                       img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_31_OUT
    DSP48_X0Y6.C12       net (fanout=1)        1.215   img_sel_comp/GND_1052_o_Y2[16]_add_28_OUT<12>
    DSP48_X0Y6.P15       Tdspdo_C_P            2.687   img_sel_comp/Maddsub_PWR_184_o_green_qqq[7]_MuLt_33_OUT
                                                       img_sel_comp/Maddsub_PWR_184_o_green_qqq[7]_MuLt_33_OUT
    SLICE_X8Y35.B5       net (fanout=1)        1.453   img_sel_comp/Y<15>
    SLICE_X8Y35.CLK      Tas                   0.213   img_sel_comp/red_i_6_BRB1
                                                       img_sel_comp/Y<15>_rt
                                                       img_sel_comp/red_i_5_BRB1
    -------------------------------------------------  ---------------------------
    Total                                      8.941ns (6.273ns logic, 2.668ns route)
                                                       (70.2% logic, 29.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.916ns (requirement - (data path - clock path skew + uncertainty))
  Source:               img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_31_OUT (DSP)
  Destination:          img_sel_comp/red_i_5_BRB1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.897ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.477 - 0.498)
  Source Clock:         pclk_H rising at 0.000ns
  Destination Clock:    pclk_H rising at 10.000ns
  Clock Uncertainty:    0.166ns

  Clock Uncertainty:          0.166ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.262ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_31_OUT to img_sel_comp/red_i_5_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y5.P5        Tdspcko_P_MREG        3.373   img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_31_OUT
                                                       img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_31_OUT
    DSP48_X0Y6.C5        net (fanout=1)        1.171   img_sel_comp/GND_1052_o_Y2[16]_add_28_OUT<5>
    DSP48_X0Y6.P15       Tdspdo_C_P            2.687   img_sel_comp/Maddsub_PWR_184_o_green_qqq[7]_MuLt_33_OUT
                                                       img_sel_comp/Maddsub_PWR_184_o_green_qqq[7]_MuLt_33_OUT
    SLICE_X8Y35.B5       net (fanout=1)        1.453   img_sel_comp/Y<15>
    SLICE_X8Y35.CLK      Tas                   0.213   img_sel_comp/red_i_6_BRB1
                                                       img_sel_comp/Y<15>_rt
                                                       img_sel_comp/red_i_5_BRB1
    -------------------------------------------------  ---------------------------
    Total                                      8.897ns (6.273ns logic, 2.624ns route)
                                                       (70.5% logic, 29.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_31_OUT (DSP)
  Destination:          img_sel_comp/red_i_5_BRB1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.757ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.477 - 0.498)
  Source Clock:         pclk_H rising at 0.000ns
  Destination Clock:    pclk_H rising at 10.000ns
  Clock Uncertainty:    0.166ns

  Clock Uncertainty:          0.166ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.262ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_31_OUT to img_sel_comp/red_i_5_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    DSP48_X0Y5.P10       Tdspcko_P_MREG        3.373   img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_31_OUT
                                                       img_sel_comp/Maddsub_PWR_184_o_blue_qqq[7]_MuLt_31_OUT
    DSP48_X0Y6.C10       net (fanout=1)        1.031   img_sel_comp/GND_1052_o_Y2[16]_add_28_OUT<10>
    DSP48_X0Y6.P15       Tdspdo_C_P            2.687   img_sel_comp/Maddsub_PWR_184_o_green_qqq[7]_MuLt_33_OUT
                                                       img_sel_comp/Maddsub_PWR_184_o_green_qqq[7]_MuLt_33_OUT
    SLICE_X8Y35.B5       net (fanout=1)        1.453   img_sel_comp/Y<15>
    SLICE_X8Y35.CLK      Tas                   0.213   img_sel_comp/red_i_6_BRB1
                                                       img_sel_comp/Y<15>_rt
                                                       img_sel_comp/red_i_5_BRB1
    -------------------------------------------------  ---------------------------
    Total                                      8.757ns (6.273ns logic, 2.484ns route)
                                                       (71.6% logic, 28.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_hdmiMatri_Comp_dvi_rx1_pllclk1 = PERIOD TIMEGRP
        "hdmiMatri_Comp_dvi_rx1_pllclk1" TS_DVI_CLOCK1 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_rx1/dec_r/cbnd/cbfifo_i/dram16s[9].i_RAM16X1D_U/SP (SLICE_X48Y109.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.060ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmiMatri_Comp/dvi_rx1/dec_r/rawword_9 (FF)
  Destination:          hdmiMatri_Comp/dvi_rx1/dec_r/cbnd/cbfifo_i/dram16s[9].i_RAM16X1D_U/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.320ns (Levels of Logic = 0)
  Clock Path Skew:      0.045ns (0.973 - 0.928)
  Source Clock:         hdmiMatri_Comp/dvi_rx1/pclkx2 rising at 10.000ns
  Destination Clock:    pclk_H1 rising at 10.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: hdmiMatri_Comp/dvi_rx1/dec_r/rawword_9 to hdmiMatri_Comp/dvi_rx1/dec_r/cbnd/cbfifo_i/dram16s[9].i_RAM16X1D_U/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y110.BQ     Tcko                  0.198   hdmiMatri_Comp/dvi_rx1/dec_r/rawword<9>
                                                       hdmiMatri_Comp/dvi_rx1/dec_r/rawword_9
    SLICE_X48Y109.CX     net (fanout=2)        0.220   hdmiMatri_Comp/dvi_rx1/dec_r/rawword<9>
    SLICE_X48Y109.CLK    Tdh         (-Th)     0.098   hdmiMatri_Comp/dvi_rx1/dec_r/cbnd/dpfo_dout<8>
                                                       hdmiMatri_Comp/dvi_rx1/dec_r/cbnd/cbfifo_i/dram16s[9].i_RAM16X1D_U/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.320ns (0.100ns logic, 0.220ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP (SLICE_X52Y107.BI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.114ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmiMatri_Comp/dvi_rx1/dec_g/rawword_0 (FF)
  Destination:          hdmiMatri_Comp/dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.370ns (Levels of Logic = 0)
  Clock Path Skew:      0.041ns (0.968 - 0.927)
  Source Clock:         hdmiMatri_Comp/dvi_rx1/pclkx2 rising at 10.000ns
  Destination Clock:    pclk_H1 rising at 10.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: hdmiMatri_Comp/dvi_rx1/dec_g/rawword_0 to hdmiMatri_Comp/dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y109.AQ     Tcko                  0.234   hdmiMatri_Comp/dvi_rx1/dec_g/rawword<3>
                                                       hdmiMatri_Comp/dvi_rx1/dec_g/rawword_0
    SLICE_X52Y107.BI     net (fanout=3)        0.136   hdmiMatri_Comp/dvi_rx1/dec_g/rawword<0>
    SLICE_X52Y107.CLK    Tdh         (-Th)     0.000   hdmiMatri_Comp/dvi_rx1/dec_g/cbnd/dpfo_dout<0>
                                                       hdmiMatri_Comp/dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.370ns (0.234ns logic, 0.136ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[4].i_RAM16X1D_U/SP (SLICE_X52Y108.DI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.134ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmiMatri_Comp/dvi_rx1/dec_g/rawword_4 (FF)
  Destination:          hdmiMatri_Comp/dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[4].i_RAM16X1D_U/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.392ns (Levels of Logic = 0)
  Clock Path Skew:      0.043ns (0.970 - 0.927)
  Source Clock:         hdmiMatri_Comp/dvi_rx1/pclkx2 rising at 10.000ns
  Destination Clock:    pclk_H1 rising at 10.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: hdmiMatri_Comp/dvi_rx1/dec_g/rawword_4 to hdmiMatri_Comp/dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[4].i_RAM16X1D_U/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y109.AMUX   Tshcko                0.266   hdmiMatri_Comp/dvi_rx1/dec_g/rawword<3>
                                                       hdmiMatri_Comp/dvi_rx1/dec_g/rawword_4
    SLICE_X52Y108.DI     net (fanout=3)        0.128   hdmiMatri_Comp/dvi_rx1/dec_g/rawword<4>
    SLICE_X52Y108.CLK    Tdh         (-Th)     0.002   hdmiMatri_Comp/dvi_rx1/dec_g/cbnd/dpfo_dout<4>
                                                       hdmiMatri_Comp/dvi_rx1/dec_g/cbnd/cbfifo_i/dram16s[4].i_RAM16X1D_U/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.392ns (0.264ns logic, 0.128ns route)
                                                       (67.3% logic, 32.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_hdmiMatri_Comp_dvi_rx1_pllclk1 = PERIOD TIMEGRP
        "hdmiMatri_Comp_dvi_rx1_pllclk1" TS_DVI_CLOCK1 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.075ns (period - min period limit)
  Period: 1.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: hdmiMatri_Comp/PLL_OSERDES_0/PLL_ADV/CLKOUT0
  Logical resource: hdmiMatri_Comp/PLL_OSERDES_0/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y3.CLKOUT0
  Clock network: hdmiMatri_Comp/tx_pllclk0
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: hdmiMatri_Comp/PLL_OSERDES_0/PLL_ADV/CLKIN1
  Logical resource: hdmiMatri_Comp/PLL_OSERDES_0/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y3.CLKIN2
  Clock network: pclk_H
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: hdmiMatri_Comp/PLL_OSERDES_0/PLL_ADV/CLKIN1
  Logical resource: hdmiMatri_Comp/PLL_OSERDES_0/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y3.CLKIN2
  Clock network: pclk_H
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hdmiMatri_Comp_dvi_rx1_pllclk0 = PERIOD TIMEGRP         
"hdmiMatri_Comp_dvi_rx1_pllclk0" TS_DVI_CLOCK1 / 10 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hdmiMatri_Comp_dvi_rx1_pllclk2 = PERIOD TIMEGRP         
"hdmiMatri_Comp_dvi_rx1_pllclk2" TS_DVI_CLOCK1 / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1548 paths analyzed, 542 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.360ns.
--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_4 (SLICE_X58Y109.CE), 31 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.640ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_2 (FF)
  Destination:          hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.267ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.153 - 0.161)
  Source Clock:         hdmiMatri_Comp/dvi_rx1/pclkx2 rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/dvi_rx1/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_2 to hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y108.AQ     Tcko                  0.408   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter<3>
                                                       hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_2
    SLICE_X57Y109.A5     net (fanout=20)       1.615   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter<2>
    SLICE_X57Y109.A      Tilo                  0.259   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/valid_data_d
                                                       hdmiMatri_Comp/dvi_rx1/dec_g/des_0/_n0278_inv14
    SLICE_X58Y109.C4     net (fanout=1)        0.532   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/_n0278_inv13
    SLICE_X58Y109.C      Tilo                  0.205   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter<4>
                                                       hdmiMatri_Comp/dvi_rx1/dec_g/des_0/_n0278_inv18
    SLICE_X58Y109.D5     net (fanout=1)        0.204   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/_n0278_inv17
    SLICE_X58Y109.D      Tilo                  0.205   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter<4>
                                                       hdmiMatri_Comp/dvi_rx1/dec_g/des_0/_n0278_inv19
    SLICE_X58Y109.CE     net (fanout=3)        0.543   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/_n0278_inv
    SLICE_X58Y109.CLK    Tceck                 0.296   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter<4>
                                                       hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_4
    -------------------------------------------------  ---------------------------
    Total                                      4.267ns (1.373ns logic, 2.894ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.263ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_4 (FF)
  Destination:          hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.652ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         hdmiMatri_Comp/dvi_rx1/pclkx2 rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/dvi_rx1/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_4 to hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y109.BQ     Tcko                  0.408   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter<4>
                                                       hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_4
    SLICE_X59Y108.D2     net (fanout=18)       0.958   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter<4>
    SLICE_X59Y108.D      Tilo                  0.259   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/N12
                                                       hdmiMatri_Comp/dvi_rx1/dec_g/des_0/_n0278_inv13_SW0
    SLICE_X59Y108.C6     net (fanout=1)        0.118   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/N12
    SLICE_X59Y108.C      Tilo                  0.259   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/N12
                                                       hdmiMatri_Comp/dvi_rx1/dec_g/des_0/_n0278_inv13
    SLICE_X58Y109.D2     net (fanout=1)        0.606   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/_n0278_inv12
    SLICE_X58Y109.D      Tilo                  0.205   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter<4>
                                                       hdmiMatri_Comp/dvi_rx1/dec_g/des_0/_n0278_inv19
    SLICE_X58Y109.CE     net (fanout=3)        0.543   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/_n0278_inv
    SLICE_X58Y109.CLK    Tceck                 0.296   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter<4>
                                                       hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_4
    -------------------------------------------------  ---------------------------
    Total                                      3.652ns (1.427ns logic, 2.225ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.411ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_rx1/dec_g/des_0/busy_data_d (FF)
  Destination:          hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.492ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.242 - 0.254)
  Source Clock:         hdmiMatri_Comp/dvi_rx1/pclkx2 rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/dvi_rx1/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_rx1/dec_g/des_0/busy_data_d to hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y108.AQ     Tcko                  0.391   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/busy_data_d
                                                       hdmiMatri_Comp/dvi_rx1/dec_g/des_0/busy_data_d
    SLICE_X59Y108.C1     net (fanout=25)       1.192   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/busy_data_d
    SLICE_X59Y108.C      Tilo                  0.259   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/N12
                                                       hdmiMatri_Comp/dvi_rx1/dec_g/des_0/_n0278_inv13
    SLICE_X58Y109.D2     net (fanout=1)        0.606   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/_n0278_inv12
    SLICE_X58Y109.D      Tilo                  0.205   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter<4>
                                                       hdmiMatri_Comp/dvi_rx1/dec_g/des_0/_n0278_inv19
    SLICE_X58Y109.CE     net (fanout=3)        0.543   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/_n0278_inv
    SLICE_X58Y109.CLK    Tceck                 0.296   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter<4>
                                                       hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_4
    -------------------------------------------------  ---------------------------
    Total                                      3.492ns (1.151ns logic, 2.341ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_2 (SLICE_X58Y108.CE), 31 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.701ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_2 (FF)
  Destination:          hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.214ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         hdmiMatri_Comp/dvi_rx1/pclkx2 rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/dvi_rx1/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_2 to hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y108.AQ     Tcko                  0.408   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter<3>
                                                       hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_2
    SLICE_X57Y109.A5     net (fanout=20)       1.615   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter<2>
    SLICE_X57Y109.A      Tilo                  0.259   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/valid_data_d
                                                       hdmiMatri_Comp/dvi_rx1/dec_g/des_0/_n0278_inv14
    SLICE_X58Y109.C4     net (fanout=1)        0.532   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/_n0278_inv13
    SLICE_X58Y109.C      Tilo                  0.205   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter<4>
                                                       hdmiMatri_Comp/dvi_rx1/dec_g/des_0/_n0278_inv18
    SLICE_X58Y109.D5     net (fanout=1)        0.204   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/_n0278_inv17
    SLICE_X58Y109.D      Tilo                  0.205   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter<4>
                                                       hdmiMatri_Comp/dvi_rx1/dec_g/des_0/_n0278_inv19
    SLICE_X58Y108.CE     net (fanout=3)        0.451   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/_n0278_inv
    SLICE_X58Y108.CLK    Tceck                 0.335   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter<3>
                                                       hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_2
    -------------------------------------------------  ---------------------------
    Total                                      4.214ns (1.412ns logic, 2.802ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_4 (FF)
  Destination:          hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.599ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.152 - 0.162)
  Source Clock:         hdmiMatri_Comp/dvi_rx1/pclkx2 rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/dvi_rx1/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_4 to hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y109.BQ     Tcko                  0.408   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter<4>
                                                       hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_4
    SLICE_X59Y108.D2     net (fanout=18)       0.958   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter<4>
    SLICE_X59Y108.D      Tilo                  0.259   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/N12
                                                       hdmiMatri_Comp/dvi_rx1/dec_g/des_0/_n0278_inv13_SW0
    SLICE_X59Y108.C6     net (fanout=1)        0.118   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/N12
    SLICE_X59Y108.C      Tilo                  0.259   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/N12
                                                       hdmiMatri_Comp/dvi_rx1/dec_g/des_0/_n0278_inv13
    SLICE_X58Y109.D2     net (fanout=1)        0.606   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/_n0278_inv12
    SLICE_X58Y109.D      Tilo                  0.205   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter<4>
                                                       hdmiMatri_Comp/dvi_rx1/dec_g/des_0/_n0278_inv19
    SLICE_X58Y108.CE     net (fanout=3)        0.451   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/_n0278_inv
    SLICE_X58Y108.CLK    Tceck                 0.335   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter<3>
                                                       hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_2
    -------------------------------------------------  ---------------------------
    Total                                      3.599ns (1.466ns logic, 2.133ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.463ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_rx1/dec_g/des_0/busy_data_d (FF)
  Destination:          hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.439ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.241 - 0.254)
  Source Clock:         hdmiMatri_Comp/dvi_rx1/pclkx2 rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/dvi_rx1/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_rx1/dec_g/des_0/busy_data_d to hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y108.AQ     Tcko                  0.391   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/busy_data_d
                                                       hdmiMatri_Comp/dvi_rx1/dec_g/des_0/busy_data_d
    SLICE_X59Y108.C1     net (fanout=25)       1.192   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/busy_data_d
    SLICE_X59Y108.C      Tilo                  0.259   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/N12
                                                       hdmiMatri_Comp/dvi_rx1/dec_g/des_0/_n0278_inv13
    SLICE_X58Y109.D2     net (fanout=1)        0.606   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/_n0278_inv12
    SLICE_X58Y109.D      Tilo                  0.205   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter<4>
                                                       hdmiMatri_Comp/dvi_rx1/dec_g/des_0/_n0278_inv19
    SLICE_X58Y108.CE     net (fanout=3)        0.451   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/_n0278_inv
    SLICE_X58Y108.CLK    Tceck                 0.335   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter<3>
                                                       hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_2
    -------------------------------------------------  ---------------------------
    Total                                      3.439ns (1.190ns logic, 2.249ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_3 (SLICE_X58Y108.CE), 31 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.722ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_2 (FF)
  Destination:          hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.193ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         hdmiMatri_Comp/dvi_rx1/pclkx2 rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/dvi_rx1/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_2 to hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y108.AQ     Tcko                  0.408   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter<3>
                                                       hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_2
    SLICE_X57Y109.A5     net (fanout=20)       1.615   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter<2>
    SLICE_X57Y109.A      Tilo                  0.259   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/valid_data_d
                                                       hdmiMatri_Comp/dvi_rx1/dec_g/des_0/_n0278_inv14
    SLICE_X58Y109.C4     net (fanout=1)        0.532   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/_n0278_inv13
    SLICE_X58Y109.C      Tilo                  0.205   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter<4>
                                                       hdmiMatri_Comp/dvi_rx1/dec_g/des_0/_n0278_inv18
    SLICE_X58Y109.D5     net (fanout=1)        0.204   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/_n0278_inv17
    SLICE_X58Y109.D      Tilo                  0.205   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter<4>
                                                       hdmiMatri_Comp/dvi_rx1/dec_g/des_0/_n0278_inv19
    SLICE_X58Y108.CE     net (fanout=3)        0.451   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/_n0278_inv
    SLICE_X58Y108.CLK    Tceck                 0.314   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter<3>
                                                       hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_3
    -------------------------------------------------  ---------------------------
    Total                                      4.193ns (1.391ns logic, 2.802ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.327ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_4 (FF)
  Destination:          hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.578ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.152 - 0.162)
  Source Clock:         hdmiMatri_Comp/dvi_rx1/pclkx2 rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/dvi_rx1/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_4 to hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y109.BQ     Tcko                  0.408   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter<4>
                                                       hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_4
    SLICE_X59Y108.D2     net (fanout=18)       0.958   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter<4>
    SLICE_X59Y108.D      Tilo                  0.259   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/N12
                                                       hdmiMatri_Comp/dvi_rx1/dec_g/des_0/_n0278_inv13_SW0
    SLICE_X59Y108.C6     net (fanout=1)        0.118   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/N12
    SLICE_X59Y108.C      Tilo                  0.259   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/N12
                                                       hdmiMatri_Comp/dvi_rx1/dec_g/des_0/_n0278_inv13
    SLICE_X58Y109.D2     net (fanout=1)        0.606   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/_n0278_inv12
    SLICE_X58Y109.D      Tilo                  0.205   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter<4>
                                                       hdmiMatri_Comp/dvi_rx1/dec_g/des_0/_n0278_inv19
    SLICE_X58Y108.CE     net (fanout=3)        0.451   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/_n0278_inv
    SLICE_X58Y108.CLK    Tceck                 0.314   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter<3>
                                                       hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_3
    -------------------------------------------------  ---------------------------
    Total                                      3.578ns (1.445ns logic, 2.133ns route)
                                                       (40.4% logic, 59.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.484ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_rx1/dec_g/des_0/busy_data_d (FF)
  Destination:          hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.418ns (Levels of Logic = 2)
  Clock Path Skew:      -0.013ns (0.241 - 0.254)
  Source Clock:         hdmiMatri_Comp/dvi_rx1/pclkx2 rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/dvi_rx1/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_rx1/dec_g/des_0/busy_data_d to hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y108.AQ     Tcko                  0.391   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/busy_data_d
                                                       hdmiMatri_Comp/dvi_rx1/dec_g/des_0/busy_data_d
    SLICE_X59Y108.C1     net (fanout=25)       1.192   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/busy_data_d
    SLICE_X59Y108.C      Tilo                  0.259   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/N12
                                                       hdmiMatri_Comp/dvi_rx1/dec_g/des_0/_n0278_inv13
    SLICE_X58Y109.D2     net (fanout=1)        0.606   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/_n0278_inv12
    SLICE_X58Y109.D      Tilo                  0.205   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter<4>
                                                       hdmiMatri_Comp/dvi_rx1/dec_g/des_0/_n0278_inv19
    SLICE_X58Y108.CE     net (fanout=3)        0.451   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/_n0278_inv
    SLICE_X58Y108.CLK    Tceck                 0.314   hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter<3>
                                                       hdmiMatri_Comp/dvi_rx1/dec_g/des_0/pdcounter_3
    -------------------------------------------------  ---------------------------
    Total                                      3.418ns (1.169ns logic, 2.249ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_hdmiMatri_Comp_dvi_rx1_pllclk2 = PERIOD TIMEGRP
        "hdmiMatri_Comp_dvi_rx1_pllclk2" TS_DVI_CLOCK1 / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_rx1/dec_b/flipgearx2 (SLICE_X32Y107.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.210ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmiMatri_Comp/dvi_rx1/dec_b/phsalgn_0/flipgear (FF)
  Destination:          hdmiMatri_Comp/dvi_rx1/dec_b/flipgearx2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.470ns (Levels of Logic = 0)
  Clock Path Skew:      0.045ns (0.971 - 0.926)
  Source Clock:         pclk_H1 rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/dvi_rx1/pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: hdmiMatri_Comp/dvi_rx1/dec_b/phsalgn_0/flipgear to hdmiMatri_Comp/dvi_rx1/dec_b/flipgearx2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y107.DQ     Tcko                  0.198   hdmiMatri_Comp/dvi_rx1/dec_b/flipgear
                                                       hdmiMatri_Comp/dvi_rx1/dec_b/phsalgn_0/flipgear
    SLICE_X32Y107.CX     net (fanout=2)        0.224   hdmiMatri_Comp/dvi_rx1/dec_b/flipgear
    SLICE_X32Y107.CLK    Tckdi       (-Th)    -0.048   hdmiMatri_Comp/dvi_rx1/dec_b/raw5bit_q<4>
                                                       hdmiMatri_Comp/dvi_rx1/dec_b/flipgearx2
    -------------------------------------------------  ---------------------------
    Total                                      0.470ns (0.246ns logic, 0.224ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_rx1/dec_b/bitslip_q (SLICE_X32Y107.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.237ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmiMatri_Comp/dvi_rx1/dec_b/phsalgn_0/bitslip (FF)
  Destination:          hdmiMatri_Comp/dvi_rx1/dec_b/bitslip_q (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.497ns (Levels of Logic = 0)
  Clock Path Skew:      0.045ns (0.971 - 0.926)
  Source Clock:         pclk_H1 rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/dvi_rx1/pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: hdmiMatri_Comp/dvi_rx1/dec_b/phsalgn_0/bitslip to hdmiMatri_Comp/dvi_rx1/dec_b/bitslip_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y107.AQ     Tcko                  0.198   hdmiMatri_Comp/dvi_rx1/dec_b/bitslip
                                                       hdmiMatri_Comp/dvi_rx1/dec_b/phsalgn_0/bitslip
    SLICE_X32Y107.BX     net (fanout=3)        0.251   hdmiMatri_Comp/dvi_rx1/dec_b/bitslip
    SLICE_X32Y107.CLK    Tckdi       (-Th)    -0.048   hdmiMatri_Comp/dvi_rx1/dec_b/raw5bit_q<4>
                                                       hdmiMatri_Comp/dvi_rx1/dec_b/bitslip_q
    -------------------------------------------------  ---------------------------
    Total                                      0.497ns (0.246ns logic, 0.251ns route)
                                                       (49.5% logic, 50.5% route)

--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_rx1/dec_g/flipgearx2 (SLICE_X50Y110.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.310ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmiMatri_Comp/dvi_rx1/dec_g/phsalgn_0/flipgear (FF)
  Destination:          hdmiMatri_Comp/dvi_rx1/dec_g/flipgearx2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.569ns (Levels of Logic = 0)
  Clock Path Skew:      0.044ns (0.973 - 0.929)
  Source Clock:         pclk_H1 rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/dvi_rx1/pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: hdmiMatri_Comp/dvi_rx1/dec_g/phsalgn_0/flipgear to hdmiMatri_Comp/dvi_rx1/dec_g/flipgearx2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y110.DQ     Tcko                  0.200   hdmiMatri_Comp/dvi_rx1/dec_g/flipgear
                                                       hdmiMatri_Comp/dvi_rx1/dec_g/phsalgn_0/flipgear
    SLICE_X50Y110.AX     net (fanout=2)        0.321   hdmiMatri_Comp/dvi_rx1/dec_g/flipgear
    SLICE_X50Y110.CLK    Tckdi       (-Th)    -0.048   hdmiMatri_Comp/dvi_rx1/dec_g/flipgearx2
                                                       hdmiMatri_Comp/dvi_rx1/dec_g/flipgearx2
    -------------------------------------------------  ---------------------------
    Total                                      0.569ns (0.248ns logic, 0.321ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_hdmiMatri_Comp_dvi_rx1_pllclk2 = PERIOD TIMEGRP
        "hdmiMatri_Comp_dvi_rx1_pllclk2" TS_DVI_CLOCK1 / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.270ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: hdmiMatri_Comp/dvi_rx1/pclkx2bufg/I0
  Logical resource: hdmiMatri_Comp/dvi_rx1/pclkx2bufg/I0
  Location pin: BUFGMUX_X3Y16.I0
  Clock network: hdmiMatri_Comp/dvi_rx1/pllclk2
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: hdmiMatri_Comp/dvi_rx1/dec_r/des_0/counter<3>/CLK
  Logical resource: hdmiMatri_Comp/dvi_rx1/dec_r/des_0/counter_0/CK
  Location pin: SLICE_X54Y105.CLK
  Clock network: hdmiMatri_Comp/dvi_rx1/pclkx2
--------------------------------------------------------------------------------
Slack: 4.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.000ns
  High pulse: 2.500ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: hdmiMatri_Comp/dvi_rx1/dec_r/des_0/counter<3>/SR
  Logical resource: hdmiMatri_Comp/dvi_rx1/dec_r/des_0/counter_0/SR
  Location pin: SLICE_X54Y105.SR
  Clock network: hdmiMatri_Comp/dvi_rx1/reset
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hdmiMatri_Comp_tx_pllclk0 = PERIOD TIMEGRP 
"hdmiMatri_Comp_tx_pllclk0"         TS_pclk_tp / 10 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hdmiMatri_Comp_tx_pllclk2 = PERIOD TIMEGRP 
"hdmiMatri_Comp_tx_pllclk2"         TS_pclk_tp / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_hdmiMatri_Comp_tx_pllclk2 = PERIOD TIMEGRP "hdmiMatri_Comp_tx_pllclk2"
        TS_pclk_tp / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.962ns (period - min period limit)
  Period: 7.692ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: hdmiMatri_Comp/tx_pclkx2_buf/I0
  Logical resource: hdmiMatri_Comp/tx_pclkx2_buf/I0
  Location pin: BUFGMUX_X2Y9.I0
  Clock network: hdmiMatri_Comp/tx_pllclk2
--------------------------------------------------------------------------------
Slack: 7.262ns (period - min period limit)
  Period: 7.692ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: hdmiMatri_Comp/dvi_tx1/pixel2x/db<11>/CLK
  Logical resource: hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db8/CK
  Location pin: SLICE_X4Y14.CLK
  Clock network: hdmiMatri_Comp/tx_pclkx2
--------------------------------------------------------------------------------
Slack: 7.262ns (period - min period limit)
  Period: 7.692ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: hdmiMatri_Comp/dvi_tx1/pixel2x/db<11>/CLK
  Logical resource: hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db9/CK
  Location pin: SLICE_X4Y14.CLK
  Clock network: hdmiMatri_Comp/tx_pclkx2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hdmiMatri_Comp_tx_pllclk0_0 = PERIOD TIMEGRP 
"hdmiMatri_Comp_tx_pllclk0_0"         TS_hdmiMatri_Comp_dvi_rx0_pllclk1 / 10 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hdmiMatri_Comp_tx_pllclk2_0 = PERIOD TIMEGRP 
"hdmiMatri_Comp_tx_pllclk2_0"         TS_hdmiMatri_Comp_dvi_rx0_pllclk1 / 2 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_hdmiMatri_Comp_tx_pllclk2_0 = PERIOD TIMEGRP "hdmiMatri_Comp_tx_pllclk2_0"
        TS_hdmiMatri_Comp_dvi_rx0_pllclk1 / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.270ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: hdmiMatri_Comp/tx_pclkx2_buf/I0
  Logical resource: hdmiMatri_Comp/tx_pclkx2_buf/I0
  Location pin: BUFGMUX_X2Y9.I0
  Clock network: hdmiMatri_Comp/tx_pllclk2
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: hdmiMatri_Comp/dvi_tx1/pixel2x/db<11>/CLK
  Logical resource: hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db8/CK
  Location pin: SLICE_X4Y14.CLK
  Clock network: hdmiMatri_Comp/tx_pclkx2
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: hdmiMatri_Comp/dvi_tx1/pixel2x/db<11>/CLK
  Logical resource: hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db9/CK
  Location pin: SLICE_X4Y14.CLK
  Clock network: hdmiMatri_Comp/tx_pclkx2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hdmiMatri_Comp_tx_pllclk0_1 = PERIOD TIMEGRP 
"hdmiMatri_Comp_tx_pllclk0_1"         TS_hdmiMatri_Comp_dvi_rx1_pllclk1 / 10 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hdmiMatri_Comp_tx_pllclk2_1 = PERIOD TIMEGRP 
"hdmiMatri_Comp_tx_pllclk2_1"         TS_hdmiMatri_Comp_dvi_rx1_pllclk1 / 2 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 238 paths analyzed, 238 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.245ns.
--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_tx0/pixel2x/fd_out12 (SLICE_X25Y107.C3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.755ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_tx0/pixel2x/sync_gen (FF)
  Destination:          hdmiMatri_Comp/dvi_tx0/pixel2x/fd_out12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.062ns (Levels of Logic = 1)
  Clock Path Skew:      -0.016ns (0.238 - 0.254)
  Source Clock:         hdmiMatri_Comp/tx_pclkx2 rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.167ns

  Clock Uncertainty:          0.167ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.262ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_tx0/pixel2x/sync_gen to hdmiMatri_Comp/dvi_tx0/pixel2x/fd_out12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y108.AQ      Tcko                  0.391   hdmiMatri_Comp/dvi_tx0/pixel2x/sync
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/sync_gen
    SLICE_X25Y107.C3     net (fanout=18)       3.349   hdmiMatri_Comp/dvi_tx0/pixel2x/sync
    SLICE_X25Y107.CLK    Tas                   0.322   hdmiMatri_Comp/dvi_tx0/n0011<12>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/Mmux_mux41
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fd_out12
    -------------------------------------------------  ---------------------------
    Total                                      4.062ns (0.713ns logic, 3.349ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_tx0/oserdes0/oserdes_s (OLOGIC_X12Y118.D3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.814ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_tx0/pixel2x/fd_out2 (FF)
  Destination:          hdmiMatri_Comp/dvi_tx0/oserdes0/oserdes_s (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.035ns (Levels of Logic = 0)
  Clock Path Skew:      0.016ns (0.496 - 0.480)
  Source Clock:         hdmiMatri_Comp/tx_pclkx2 rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.167ns

  Clock Uncertainty:          0.167ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.262ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_tx0/pixel2x/fd_out2 to hdmiMatri_Comp/dvi_tx0/oserdes0/oserdes_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y103.AQ      Tcko                  0.408   hdmiMatri_Comp/dvi_tx0/n0011<5>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fd_out2
    OLOGIC_X12Y118.D3    net (fanout=1)        3.660   hdmiMatri_Comp/dvi_tx0/n0011<2>
    OLOGIC_X12Y118.CLKDIVTosdck_D             -0.033   hdmiMatri_Comp/dvi_tx0/oserdes0/oserdes_s
                                                       hdmiMatri_Comp/dvi_tx0/oserdes0/oserdes_s
    -------------------------------------------------  ---------------------------
    Total                                      4.035ns (0.375ns logic, 3.660ns route)
                                                       (9.3% logic, 90.7% route)

--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_tx0/pixel2x/fd_out11 (SLICE_X25Y107.C3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.850ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmiMatri_Comp/dvi_tx0/pixel2x/sync_gen (FF)
  Destination:          hdmiMatri_Comp/dvi_tx0/pixel2x/fd_out11 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.967ns (Levels of Logic = 1)
  Clock Path Skew:      -0.016ns (0.238 - 0.254)
  Source Clock:         hdmiMatri_Comp/tx_pclkx2 rising at 0.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.167ns

  Clock Uncertainty:          0.167ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.262ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_tx0/pixel2x/sync_gen to hdmiMatri_Comp/dvi_tx0/pixel2x/fd_out11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y108.AQ      Tcko                  0.391   hdmiMatri_Comp/dvi_tx0/pixel2x/sync
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/sync_gen
    SLICE_X25Y107.C3     net (fanout=18)       3.349   hdmiMatri_Comp/dvi_tx0/pixel2x/sync
    SLICE_X25Y107.CLK    Tas                   0.227   hdmiMatri_Comp/dvi_tx0/n0011<12>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/Mmux_mux31
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fd_out11
    -------------------------------------------------  ---------------------------
    Total                                      3.967ns (0.618ns logic, 3.349ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_hdmiMatri_Comp_tx_pllclk2_1 = PERIOD TIMEGRP "hdmiMatri_Comp_tx_pllclk2_1"
        TS_hdmiMatri_Comp_dvi_rx1_pllclk1 / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_tx0/oserdes1/oserdes_s (OLOGIC_X4Y118.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.167ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmiMatri_Comp/dvi_tx0/pixel2x/fd_out6 (FF)
  Destination:          hdmiMatri_Comp/dvi_tx0/oserdes1/oserdes_s (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.221ns (Levels of Logic = 0)
  Clock Path Skew:      0.054ns (0.521 - 0.467)
  Source Clock:         hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_tx0/pixel2x/fd_out6 to hdmiMatri_Comp/dvi_tx0/oserdes1/oserdes_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y110.DMUX    Tshcko                0.434   hdmiMatri_Comp/dvi_tx0/n0011<7>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fd_out6
    OLOGIC_X4Y118.D2     net (fanout=1)        1.109   hdmiMatri_Comp/dvi_tx0/n0011<6>
    OLOGIC_X4Y118.CLKDIV Tosckd_D    (-Th)     1.322   hdmiMatri_Comp/dvi_tx0/oserdes1/oserdes_s
                                                       hdmiMatri_Comp/dvi_tx0/oserdes1/oserdes_s
    -------------------------------------------------  ---------------------------
    Total                                      0.221ns (-0.888ns logic, 1.109ns route)
                                                       (-401.8% logic, 501.8% route)

--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_tx0/oserdes1/oserdes_s (OLOGIC_X4Y118.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.260ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmiMatri_Comp/dvi_tx0/pixel2x/fd_out7 (FF)
  Destination:          hdmiMatri_Comp/dvi_tx0/oserdes1/oserdes_s (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.314ns (Levels of Logic = 0)
  Clock Path Skew:      0.054ns (0.521 - 0.467)
  Source Clock:         hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_tx0/pixel2x/fd_out7 to hdmiMatri_Comp/dvi_tx0/oserdes1/oserdes_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y110.DQ      Tcko                  0.368   hdmiMatri_Comp/dvi_tx0/n0011<7>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fd_out7
    OLOGIC_X4Y118.D3     net (fanout=1)        1.265   hdmiMatri_Comp/dvi_tx0/n0011<7>
    OLOGIC_X4Y118.CLKDIV Tosckd_D    (-Th)     1.319   hdmiMatri_Comp/dvi_tx0/oserdes1/oserdes_s
                                                       hdmiMatri_Comp/dvi_tx0/oserdes1/oserdes_s
    -------------------------------------------------  ---------------------------
    Total                                      0.314ns (-0.951ns logic, 1.265ns route)
                                                       (-302.9% logic, 402.9% route)

--------------------------------------------------------------------------------

Paths for end point hdmiMatri_Comp/dvi_tx0/oserdes2/oserdes_m (OLOGIC_X12Y117.D1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.272ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmiMatri_Comp/dvi_tx0/pixel2x/fd_out14 (FF)
  Destination:          hdmiMatri_Comp/dvi_tx0/oserdes2/oserdes_m (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.331ns (Levels of Logic = 0)
  Clock Path Skew:      0.059ns (0.521 - 0.462)
  Source Clock:         hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Destination Clock:    hdmiMatri_Comp/tx_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: hdmiMatri_Comp/dvi_tx0/pixel2x/fd_out14 to hdmiMatri_Comp/dvi_tx0/oserdes2/oserdes_m
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y107.DQ     Tcko                  0.368   hdmiMatri_Comp/dvi_tx0/n0011<14>
                                                       hdmiMatri_Comp/dvi_tx0/pixel2x/fd_out14
    OLOGIC_X12Y117.D1    net (fanout=1)        1.276   hdmiMatri_Comp/dvi_tx0/n0011<14>
    OLOGIC_X12Y117.CLKDIVTosckd_D    (-Th)     1.313   hdmiMatri_Comp/dvi_tx0/oserdes2/oserdes_m
                                                       hdmiMatri_Comp/dvi_tx0/oserdes2/oserdes_m
    -------------------------------------------------  ---------------------------
    Total                                      0.331ns (-0.945ns logic, 1.276ns route)
                                                       (-285.5% logic, 385.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_hdmiMatri_Comp_tx_pllclk2_1 = PERIOD TIMEGRP "hdmiMatri_Comp_tx_pllclk2_1"
        TS_hdmiMatri_Comp_dvi_rx1_pllclk1 / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.270ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: hdmiMatri_Comp/tx_pclkx2_buf/I0
  Logical resource: hdmiMatri_Comp/tx_pclkx2_buf/I0
  Location pin: BUFGMUX_X2Y9.I0
  Clock network: hdmiMatri_Comp/tx_pllclk2
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: hdmiMatri_Comp/dvi_tx1/pixel2x/db<11>/CLK
  Logical resource: hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db8/CK
  Location pin: SLICE_X4Y14.CLK
  Clock network: hdmiMatri_Comp/tx_pclkx2
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: hdmiMatri_Comp/dvi_tx1/pixel2x/db<11>/CLK
  Logical resource: hdmiMatri_Comp/dvi_tx1/pixel2x/fd_db9/CK
  Location pin: SLICE_X4Y14.CLK
  Clock network: hdmiMatri_Comp/tx_pclkx2
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk                         |     10.000ns|      5.340ns|      9.369ns|            0|            0|            0|       264326|
| TS_pclk_tp                    |     15.385ns|      5.327ns|      3.460ns|            0|            0|         2868|            0|
|  TS_hdmiMatri_Comp_tx_pllclk0 |      1.538ns|          N/A|          N/A|            0|            0|            0|            0|
|  TS_hdmiMatri_Comp_tx_pllclk2 |      7.692ns|      1.730ns|          N/A|            0|            0|            0|            0|
| TS_ddr2_comp_ramComp_memc3_inf|      9.600ns|      7.086ns|          N/A|            0|            0|        21251|            0|
| rastructure_inst_mcb_drp_clk_b|             |             |             |             |             |             |             |
| ufg_in                        |             |             |             |             |             |             |             |
| TS_ddr2_comp_ramComp_memc3_inf|      1.600ns|      1.499ns|          N/A|            0|            0|            0|            0|
| rastructure_inst_clk_2x_180   |             |             |             |             |             |             |             |
| TS_ddr2_comp_ramComp_memc3_inf|      1.600ns|      1.499ns|          N/A|            0|            0|            0|            0|
| rastructure_inst_clk_2x_0     |             |             |             |             |             |             |             |
| TS_ddr2_comp_ramComp_memc3_inf|     16.000ns|     13.658ns|          N/A|            0|            0|       240207|            0|
| rastructure_inst_clk0_bufg_in |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_DVI_CLOCK0
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_DVI_CLOCK0                  |     10.000ns|      3.334ns|      9.626ns|            0|            0|            0|         5457|
| TS_ramdo_0                    |     10.000ns|      4.239ns|          N/A|            0|            0|           30|            0|
| TS_ramra_0                    |     10.000ns|      7.292ns|          N/A|            0|            0|          120|            0|
| TS_hdmiMatri_Comp_dvi_rx0_pllc|     10.000ns|      6.448ns|      3.460ns|            0|            0|         3759|            0|
| lk1                           |             |             |             |             |             |             |             |
|  TS_hdmiMatri_Comp_tx_pllclk0_|      1.000ns|          N/A|          N/A|            0|            0|            0|            0|
|  0                            |             |             |             |             |             |             |             |
|  TS_hdmiMatri_Comp_tx_pllclk2_|      5.000ns|      1.730ns|          N/A|            0|            0|            0|            0|
|  0                            |             |             |             |             |             |             |             |
| TS_hdmiMatri_Comp_dvi_rx0_pllc|      1.000ns|          N/A|          N/A|            0|            0|            0|            0|
| lk0                           |             |             |             |             |             |             |             |
| TS_hdmiMatri_Comp_dvi_rx0_pllc|      5.000ns|      4.813ns|          N/A|            0|            0|         1548|            0|
| lk2                           |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_DVI_CLOCK1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_DVI_CLOCK1                  |     10.000ns|      3.334ns|      9.826ns|            0|            0|            0|        32421|
| TS_ramdo_1                    |     10.000ns|      2.689ns|          N/A|            0|            0|           30|            0|
| TS_ramra_1                    |     10.000ns|      3.596ns|          N/A|            0|            0|          120|            0|
| TS_hdmiMatri_Comp_dvi_rx1_pllc|     10.000ns|      9.826ns|      8.490ns|            0|            0|        30485|          238|
| lk1                           |             |             |             |             |             |             |             |
|  TS_hdmiMatri_Comp_tx_pllclk0_|      1.000ns|          N/A|          N/A|            0|            0|            0|            0|
|  1                            |             |             |             |             |             |             |             |
|  TS_hdmiMatri_Comp_tx_pllclk2_|      5.000ns|      4.245ns|          N/A|            0|            0|          238|            0|
|  1                            |             |             |             |             |             |             |             |
| TS_hdmiMatri_Comp_dvi_rx1_pllc|      1.000ns|          N/A|          N/A|            0|            0|            0|            0|
| lk0                           |             |             |             |             |             |             |             |
| TS_hdmiMatri_Comp_dvi_rx1_pllc|      5.000ns|      4.360ns|          N/A|            0|            0|         1548|            0|
| lk2                           |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock RX0_TMDS<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RX0_TMDS<3>    |    9.826|         |         |         |
RX0_TMDSB<3>   |    9.826|         |         |         |
RX1_TMDS<3>    |    9.826|         |         |         |
RX1_TMDSB<3>   |    9.826|         |         |         |
clk            |    9.826|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RX0_TMDSB<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RX0_TMDS<3>    |    9.826|         |         |         |
RX0_TMDSB<3>   |    9.826|         |         |         |
RX1_TMDS<3>    |    9.826|         |         |         |
RX1_TMDSB<3>   |    9.826|         |         |         |
clk            |    9.826|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RX1_TMDS<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RX0_TMDS<3>    |    9.826|         |         |         |
RX0_TMDSB<3>   |    9.826|         |         |         |
RX1_TMDS<3>    |    9.826|         |         |         |
RX1_TMDSB<3>   |    9.826|         |         |         |
clk            |    9.826|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RX1_TMDSB<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RX0_TMDS<3>    |    9.826|         |         |         |
RX0_TMDSB<3>   |    9.826|         |         |         |
RX1_TMDS<3>    |    9.826|         |         |         |
RX1_TMDSB<3>   |    9.826|         |         |         |
clk            |    9.826|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RX0_TMDS<3>    |    9.826|         |         |         |
RX0_TMDSB<3>   |    9.826|         |         |         |
RX1_TMDS<3>    |    9.826|         |         |         |
RX1_TMDSB<3>   |    9.826|         |         |         |
clk            |   13.270|    5.874|    6.829|    8.519|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ifclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ifclk          |   14.649|    5.279|    7.895|   15.166|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 314062 paths, 0 nets, and 57678 connections

Design statistics:
   Minimum period:  15.790ns{1}   (Maximum frequency:  63.331MHz)
   Maximum path delay from/to any node:   7.292ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri May 30 05:22:27 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 680 MB



