dc446cba4301 ("clk: renesas: r9a07g044: Rename CLK_PLL2_DIV16 and CLK_PLL2_DIV20 macros")
373bd6f48756 ("clk: renesas: r9a07g044: Add SDHI clock and reset entries")
eaff33646f4c ("clk: renesas: rzg2l: Add SDHI clk mux support")
f294a0ea9d12 ("clk: renesas: r9a07g044: Add clock and reset entries for SPI Multi I/O Bus Controller")
70a4af3662e0 ("clk: renesas: r9a07g044: Add ethernet clock sources")
7c5a2561737d ("clk: renesas: rzg2l: Add support to handle MUX clocks")
