

================================================================
== Synthesis Summary Report of 'kernel'
================================================================
+ General Information: 
    * Date:           Fri Sep 20 17:09:46 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        2mm.prj
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplusHBM
    * Target device:  xcu280-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------------------------------------------+------+------+-----------+-----------+----------+-----------+---------+----------+------+----------+------------+------------+-----+
    |                               Modules                              | Issue|      |  Latency  |  Latency  | Iteration|           |   Trip  |          |      |          |            |            |     |
    |                               & Loops                              | Type | Slack|  (cycles) |    (ns)   |  Latency |  Interval |  Count  | Pipelined| BRAM |    DSP   |     FF     |     LUT    | URAM|
    +--------------------------------------------------------------------+------+------+-----------+-----------+----------+-----------+---------+----------+------+----------+------------+------------+-----+
    |+ kernel                                                            |     -|  0.09|  117648028|  3.918e+08|         -|  117648029|        -|        no|     -|  10 (~0%)|  1399 (~0%)|  1453 (~0%)|    -|
    | + kernel_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2_VITIS_LOOP_35_3  |     -|  0.09|   57456014|  1.913e+08|         -|   57456014|        -|        no|     -|   3 (~0%)|   474 (~0%)|   486 (~0%)|    -|
    |  o VITIS_LOOP_31_1_VITIS_LOOP_32_2_VITIS_LOOP_35_3                 |    II|  2.43|   57456012|  1.913e+08|        21|          8|  7182000|       yes|     -|         -|           -|           -|    -|
    | + kernel_Pipeline_VITIS_LOOP_38_4_VITIS_LOOP_39_5_VITIS_LOOP_42_6  |     -|  0.09|   60192011|  2.004e+08|         -|   60192011|        -|        no|     -|   2 (~0%)|   458 (~0%)|   544 (~0%)|    -|
    |  o VITIS_LOOP_38_4_VITIS_LOOP_39_5_VITIS_LOOP_42_6                 |    II|  2.43|   60192009|  2.004e+08|        18|          8|  7524000|       yes|     -|         -|           -|           -|    -|
    +--------------------------------------------------------------------+------+------+-----------+-----------+----------+-----------+---------+----------+------+----------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+--------------+-----------+----------+
| Port         | Direction | Bitwidth |
+--------------+-----------+----------+
| A_address0   | out       | 16       |
| A_q0         | in        | 32       |
| B_address0   | out       | 16       |
| B_q0         | in        | 32       |
| C_address0   | out       | 16       |
| C_q0         | in        | 32       |
| D_address0   | out       | 16       |
| D_d0         | out       | 32       |
| D_q0         | in        | 32       |
| tmp_address0 | out       | 16       |
| tmp_d0       | out       | 32       |
| tmp_q0       | in        | 32       |
+--------------+-----------+----------+

* Other Ports
+-------+---------+-----------+----------+
| Port  | Mode    | Direction | Bitwidth |
+-------+---------+-----------+----------+
| alpha | ap_none | in        | 32       |
| beta  | ap_none | in        | 32       |
+-------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| alpha    | in        | float    |
| beta     | in        | float    |
| tmp      | inout     | float*   |
| A        | in        | float*   |
| B        | in        | float*   |
| C        | in        | float*   |
| D        | inout     | float*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+--------------+---------+----------+
| Argument | HW Interface | HW Type | HW Usage |
+----------+--------------+---------+----------+
| alpha    | alpha        | port    |          |
| beta     | beta         | port    |          |
| tmp      | tmp_address0 | port    | offset   |
| tmp      | tmp_ce0      | port    |          |
| tmp      | tmp_we0      | port    |          |
| tmp      | tmp_d0       | port    |          |
| tmp      | tmp_q0       | port    |          |
| A        | A_address0   | port    | offset   |
| A        | A_ce0        | port    |          |
| A        | A_q0         | port    |          |
| B        | B_address0   | port    | offset   |
| B        | B_ce0        | port    |          |
| B        | B_q0         | port    |          |
| C        | C_address0   | port    | offset   |
| C        | C_ce0        | port    |          |
| C        | C_q0         | port    |          |
| D        | D_address0   | port    | offset   |
| D        | D_ce0        | port    |          |
| D        | D_we0        | port    |          |
| D        | D_d0         | port    |          |
| D        | D_q0         | port    |          |
+----------+--------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+--------------------------------------------------------------------+-----+--------+------------+-----+-----------+---------+
| Name                                                               | DSP | Pragma | Variable   | Op  | Impl      | Latency |
+--------------------------------------------------------------------+-----+--------+------------+-----+-----------+---------+
| + kernel                                                           | 10  |        |            |     |           |         |
|  + kernel_Pipeline_VITIS_LOOP_31_1_VITIS_LOOP_32_2_VITIS_LOOP_35_3 | 3   |        |            |     |           |         |
|    add_ln31_1_fu_179_p2                                            |     |        | add_ln31_1 | add | fabric    | 0       |
|    add_ln31_fu_233_p2                                              |     |        | add_ln31   | add | fabric    | 0       |
|    add_ln32_fu_269_p2                                              |     |        | add_ln32   | add | fabric    | 0       |
|    mac_muladd_8ns_8ns_8ns_16_4_1_U5                                | 1   |        | mul_ln34   | mul | dsp_slice | 3       |
|    mac_muladd_8ns_8ns_8ns_16_4_1_U4                                | 1   |        | mul_ln36   | mul | dsp_slice | 3       |
|    mac_muladd_8ns_8ns_8ns_16_4_1_U5                                | 1   |        | add_ln34   | add | dsp_slice | 3       |
|    mac_muladd_8ns_8ns_8ns_16_4_1_U4                                | 1   |        | add_ln36   | add | dsp_slice | 3       |
|    mac_muladd_8ns_8ns_8ns_16_4_1_U3                                | 1   |        | mul_ln36_1 | mul | dsp_slice | 3       |
|    mac_muladd_8ns_8ns_8ns_16_4_1_U3                                | 1   |        | add_ln36_1 | add | dsp_slice | 3       |
|    add_ln35_fu_286_p2                                              |     |        | add_ln35   | add | fabric    | 0       |
|    add_ln32_1_fu_319_p2                                            |     |        | add_ln32_1 | add | fabric    | 0       |
|  + kernel_Pipeline_VITIS_LOOP_38_4_VITIS_LOOP_39_5_VITIS_LOOP_42_6 | 2   |        |            |     |           |         |
|    add_ln38_1_fu_192_p2                                            |     |        | add_ln38_1 | add | fabric    | 0       |
|    add_ln38_fu_201_p2                                              |     |        | add_ln38   | add | fabric    | 0       |
|    add_ln39_fu_294_p2                                              |     |        | add_ln39   | add | fabric    | 0       |
|    mul_8ns_9ns_16_1_1_U13                                          |     |        | mul_ln43   | mul | auto      | 0       |
|    mac_muladd_8ns_8ns_8ns_16_4_1_U14                               | 1   |        | mul_ln41   | mul | dsp_slice | 3       |
|    mac_muladd_8ns_8ns_8ns_16_4_1_U14                               | 1   |        | add_ln41   | add | dsp_slice | 3       |
|    add_ln43_fu_278_p2                                              |     |        | add_ln43   | add | fabric    | 0       |
|    mac_muladd_8ns_8ns_8ns_16_4_1_U15                               | 1   |        | mul_ln43_1 | mul | dsp_slice | 3       |
|    mac_muladd_8ns_8ns_8ns_16_4_1_U15                               | 1   |        | add_ln43_1 | add | dsp_slice | 3       |
|    add_ln42_fu_315_p2                                              |     |        | add_ln42   | add | fabric    | 0       |
|    add_ln39_1_fu_364_p2                                            |     |        | add_ln39_1 | add | fabric    | 0       |
+--------------------------------------------------------------------+-----+--------+------------+-----+-----------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

