// Seed: 3112028373
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_4;
  ;
  logic id_5;
  parameter id_6 = -1;
  wire id_7;
endmodule
module module_1 #(
    parameter id_1 = 32'd0
) (
    output tri   id_0,
    input  uwire _id_1,
    input  wor   id_2,
    input  uwire id_3,
    output uwire id_4
    , id_8,
    input  wand  id_5,
    output wor   id_6
);
  logic [(  id_1  ) : -1] id_9;
  wire id_10;
  wire id_11, id_12;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_10
  );
  wire id_13;
endmodule
