// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="Macro_MAC_Acc4_top_Macro_MAC_Acc4_top,hls_ip_2024_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xck26-sfvc784-2LV-c,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=3.520400,HLS_SYN_LAT=2742,HLS_SYN_TPT=2732,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=110405,HLS_SYN_LUT=96553,HLS_VERSION=2024_2}" *)

module Macro_MAC_Acc4_top (
        out_r,
        xi,
        mro0,
        mro1,
        mro2,
        mro3,
        row,
        ap_clk,
        ap_rst,
        ap_start,
        out_r_ap_vld,
        ap_done,
        ap_ready,
        ap_idle
);


output  [127:0] out_r;
input  [127:0] xi;
input  [127:0] mro0;
input  [127:0] mro1;
input  [127:0] mro2;
input  [127:0] mro3;
input  [15:0] row;
input   ap_clk;
input   ap_rst;
input   ap_start;
output   out_r_ap_vld;
output   ap_done;
output   ap_ready;
output   ap_idle;

wire    entry_proc_U0_ap_start;
wire    entry_proc_U0_ap_done;
wire    entry_proc_U0_ap_continue;
wire    entry_proc_U0_ap_idle;
wire    entry_proc_U0_ap_ready;
wire    entry_proc_U0_start_out;
wire    entry_proc_U0_start_write;
wire   [127:0] entry_proc_U0_xi_c_din;
wire    entry_proc_U0_xi_c_write;
wire   [127:0] entry_proc_U0_mro0_c_din;
wire    entry_proc_U0_mro0_c_write;
wire   [127:0] entry_proc_U0_mro1_c_din;
wire    entry_proc_U0_mro1_c_write;
wire   [127:0] entry_proc_U0_mro2_c_din;
wire    entry_proc_U0_mro2_c_write;
wire   [127:0] entry_proc_U0_mro3_c_din;
wire    entry_proc_U0_mro3_c_write;
wire   [15:0] entry_proc_U0_row_c_din;
wire    entry_proc_U0_row_c_write;
wire    Loop_VITIS_LOOP_324_2_proc_U0_ap_start;
wire    Loop_VITIS_LOOP_324_2_proc_U0_ap_done;
wire    Loop_VITIS_LOOP_324_2_proc_U0_ap_continue;
wire    Loop_VITIS_LOOP_324_2_proc_U0_ap_idle;
wire    Loop_VITIS_LOOP_324_2_proc_U0_ap_ready;
wire    Loop_VITIS_LOOP_324_2_proc_U0_wide_trip_count_read;
wire    Loop_VITIS_LOOP_324_2_proc_U0_xi_read;
wire    Loop_VITIS_LOOP_324_2_proc_U0_mro0_read;
wire    Loop_VITIS_LOOP_324_2_proc_U0_mro1_read;
wire    Loop_VITIS_LOOP_324_2_proc_U0_mro2_read;
wire    Loop_VITIS_LOOP_324_2_proc_U0_mro3_read;
wire   [31:0] Loop_VITIS_LOOP_324_2_proc_U0_ap_return_0;
wire   [31:0] Loop_VITIS_LOOP_324_2_proc_U0_ap_return_1;
wire   [31:0] Loop_VITIS_LOOP_324_2_proc_U0_ap_return_2;
wire   [31:0] Loop_VITIS_LOOP_324_2_proc_U0_ap_return_3;
wire   [31:0] Loop_VITIS_LOOP_324_2_proc_U0_ap_return_4;
wire   [31:0] Loop_VITIS_LOOP_324_2_proc_U0_ap_return_5;
wire   [31:0] Loop_VITIS_LOOP_324_2_proc_U0_ap_return_6;
wire   [31:0] Loop_VITIS_LOOP_324_2_proc_U0_ap_return_7;
wire   [31:0] Loop_VITIS_LOOP_324_2_proc_U0_ap_return_8;
wire   [31:0] Loop_VITIS_LOOP_324_2_proc_U0_ap_return_9;
wire   [31:0] Loop_VITIS_LOOP_324_2_proc_U0_ap_return_10;
wire   [31:0] Loop_VITIS_LOOP_324_2_proc_U0_ap_return_11;
wire   [31:0] Loop_VITIS_LOOP_324_2_proc_U0_ap_return_12;
wire   [31:0] Loop_VITIS_LOOP_324_2_proc_U0_ap_return_13;
wire   [31:0] Loop_VITIS_LOOP_324_2_proc_U0_ap_return_14;
wire   [31:0] Loop_VITIS_LOOP_324_2_proc_U0_ap_return_15;
wire   [31:0] Loop_VITIS_LOOP_324_2_proc_U0_ap_return_16;
wire   [31:0] Loop_VITIS_LOOP_324_2_proc_U0_ap_return_17;
wire   [31:0] Loop_VITIS_LOOP_324_2_proc_U0_ap_return_18;
wire   [31:0] Loop_VITIS_LOOP_324_2_proc_U0_ap_return_19;
wire   [31:0] Loop_VITIS_LOOP_324_2_proc_U0_ap_return_20;
wire   [31:0] Loop_VITIS_LOOP_324_2_proc_U0_ap_return_21;
wire   [31:0] Loop_VITIS_LOOP_324_2_proc_U0_ap_return_22;
wire   [31:0] Loop_VITIS_LOOP_324_2_proc_U0_ap_return_23;
wire   [31:0] Loop_VITIS_LOOP_324_2_proc_U0_ap_return_24;
wire   [31:0] Loop_VITIS_LOOP_324_2_proc_U0_ap_return_25;
wire   [31:0] Loop_VITIS_LOOP_324_2_proc_U0_ap_return_26;
wire   [31:0] Loop_VITIS_LOOP_324_2_proc_U0_ap_return_27;
wire   [31:0] Loop_VITIS_LOOP_324_2_proc_U0_ap_return_28;
wire   [31:0] Loop_VITIS_LOOP_324_2_proc_U0_ap_return_29;
wire   [31:0] Loop_VITIS_LOOP_324_2_proc_U0_ap_return_30;
wire   [31:0] Loop_VITIS_LOOP_324_2_proc_U0_ap_return_31;
wire    ap_channel_done_pout_local3_7;
wire    pout_local3_7_full_n;
reg    ap_sync_reg_channel_write_pout_local3_7;
wire    ap_sync_channel_write_pout_local3_7;
wire    Loop_VITIS_LOOP_337_3_proc_U0_ap_start;
wire    Loop_VITIS_LOOP_337_3_proc_U0_ap_done;
wire    Loop_VITIS_LOOP_337_3_proc_U0_ap_continue;
wire    Loop_VITIS_LOOP_337_3_proc_U0_ap_idle;
wire    Loop_VITIS_LOOP_337_3_proc_U0_ap_ready;
wire   [127:0] Loop_VITIS_LOOP_337_3_proc_U0_out_r;
wire    Loop_VITIS_LOOP_337_3_proc_U0_out_r_ap_vld;
wire    xi_c_full_n;
wire   [127:0] xi_c_dout;
wire    xi_c_empty_n;
wire   [2:0] xi_c_num_data_valid;
wire   [2:0] xi_c_fifo_cap;
wire    mro0_c_full_n;
wire   [127:0] mro0_c_dout;
wire    mro0_c_empty_n;
wire   [2:0] mro0_c_num_data_valid;
wire   [2:0] mro0_c_fifo_cap;
wire    mro1_c_full_n;
wire   [127:0] mro1_c_dout;
wire    mro1_c_empty_n;
wire   [2:0] mro1_c_num_data_valid;
wire   [2:0] mro1_c_fifo_cap;
wire    mro2_c_full_n;
wire   [127:0] mro2_c_dout;
wire    mro2_c_empty_n;
wire   [2:0] mro2_c_num_data_valid;
wire   [2:0] mro2_c_fifo_cap;
wire    mro3_c_full_n;
wire   [127:0] mro3_c_dout;
wire    mro3_c_empty_n;
wire   [2:0] mro3_c_num_data_valid;
wire   [2:0] mro3_c_fifo_cap;
wire    row_c_full_n;
wire   [15:0] row_c_dout;
wire    row_c_empty_n;
wire   [2:0] row_c_num_data_valid;
wire   [2:0] row_c_fifo_cap;
wire    pout_local0_full_n;
wire   [31:0] pout_local0_dout;
wire    pout_local0_empty_n;
wire   [2:0] pout_local0_num_data_valid;
wire   [2:0] pout_local0_fifo_cap;
wire    pout_local0_1_full_n;
wire   [31:0] pout_local0_1_dout;
wire    pout_local0_1_empty_n;
wire   [2:0] pout_local0_1_num_data_valid;
wire   [2:0] pout_local0_1_fifo_cap;
wire    pout_local0_2_full_n;
wire   [31:0] pout_local0_2_dout;
wire    pout_local0_2_empty_n;
wire   [2:0] pout_local0_2_num_data_valid;
wire   [2:0] pout_local0_2_fifo_cap;
wire    pout_local0_3_full_n;
wire   [31:0] pout_local0_3_dout;
wire    pout_local0_3_empty_n;
wire   [2:0] pout_local0_3_num_data_valid;
wire   [2:0] pout_local0_3_fifo_cap;
wire    pout_local0_4_full_n;
wire   [31:0] pout_local0_4_dout;
wire    pout_local0_4_empty_n;
wire   [2:0] pout_local0_4_num_data_valid;
wire   [2:0] pout_local0_4_fifo_cap;
wire    pout_local0_5_full_n;
wire   [31:0] pout_local0_5_dout;
wire    pout_local0_5_empty_n;
wire   [2:0] pout_local0_5_num_data_valid;
wire   [2:0] pout_local0_5_fifo_cap;
wire    pout_local0_6_full_n;
wire   [31:0] pout_local0_6_dout;
wire    pout_local0_6_empty_n;
wire   [2:0] pout_local0_6_num_data_valid;
wire   [2:0] pout_local0_6_fifo_cap;
wire    pout_local0_7_full_n;
wire   [31:0] pout_local0_7_dout;
wire    pout_local0_7_empty_n;
wire   [2:0] pout_local0_7_num_data_valid;
wire   [2:0] pout_local0_7_fifo_cap;
wire    pout_local1_full_n;
wire   [31:0] pout_local1_dout;
wire    pout_local1_empty_n;
wire   [2:0] pout_local1_num_data_valid;
wire   [2:0] pout_local1_fifo_cap;
wire    pout_local1_1_full_n;
wire   [31:0] pout_local1_1_dout;
wire    pout_local1_1_empty_n;
wire   [2:0] pout_local1_1_num_data_valid;
wire   [2:0] pout_local1_1_fifo_cap;
wire    pout_local1_2_full_n;
wire   [31:0] pout_local1_2_dout;
wire    pout_local1_2_empty_n;
wire   [2:0] pout_local1_2_num_data_valid;
wire   [2:0] pout_local1_2_fifo_cap;
wire    pout_local1_3_full_n;
wire   [31:0] pout_local1_3_dout;
wire    pout_local1_3_empty_n;
wire   [2:0] pout_local1_3_num_data_valid;
wire   [2:0] pout_local1_3_fifo_cap;
wire    pout_local1_4_full_n;
wire   [31:0] pout_local1_4_dout;
wire    pout_local1_4_empty_n;
wire   [2:0] pout_local1_4_num_data_valid;
wire   [2:0] pout_local1_4_fifo_cap;
wire    pout_local1_5_full_n;
wire   [31:0] pout_local1_5_dout;
wire    pout_local1_5_empty_n;
wire   [2:0] pout_local1_5_num_data_valid;
wire   [2:0] pout_local1_5_fifo_cap;
wire    pout_local1_6_full_n;
wire   [31:0] pout_local1_6_dout;
wire    pout_local1_6_empty_n;
wire   [2:0] pout_local1_6_num_data_valid;
wire   [2:0] pout_local1_6_fifo_cap;
wire    pout_local1_7_full_n;
wire   [31:0] pout_local1_7_dout;
wire    pout_local1_7_empty_n;
wire   [2:0] pout_local1_7_num_data_valid;
wire   [2:0] pout_local1_7_fifo_cap;
wire    pout_local2_full_n;
wire   [31:0] pout_local2_dout;
wire    pout_local2_empty_n;
wire   [2:0] pout_local2_num_data_valid;
wire   [2:0] pout_local2_fifo_cap;
wire    pout_local2_1_full_n;
wire   [31:0] pout_local2_1_dout;
wire    pout_local2_1_empty_n;
wire   [2:0] pout_local2_1_num_data_valid;
wire   [2:0] pout_local2_1_fifo_cap;
wire    pout_local2_2_full_n;
wire   [31:0] pout_local2_2_dout;
wire    pout_local2_2_empty_n;
wire   [2:0] pout_local2_2_num_data_valid;
wire   [2:0] pout_local2_2_fifo_cap;
wire    pout_local2_3_full_n;
wire   [31:0] pout_local2_3_dout;
wire    pout_local2_3_empty_n;
wire   [2:0] pout_local2_3_num_data_valid;
wire   [2:0] pout_local2_3_fifo_cap;
wire    pout_local2_4_full_n;
wire   [31:0] pout_local2_4_dout;
wire    pout_local2_4_empty_n;
wire   [2:0] pout_local2_4_num_data_valid;
wire   [2:0] pout_local2_4_fifo_cap;
wire    pout_local2_5_full_n;
wire   [31:0] pout_local2_5_dout;
wire    pout_local2_5_empty_n;
wire   [2:0] pout_local2_5_num_data_valid;
wire   [2:0] pout_local2_5_fifo_cap;
wire    pout_local2_6_full_n;
wire   [31:0] pout_local2_6_dout;
wire    pout_local2_6_empty_n;
wire   [2:0] pout_local2_6_num_data_valid;
wire   [2:0] pout_local2_6_fifo_cap;
wire    pout_local2_7_full_n;
wire   [31:0] pout_local2_7_dout;
wire    pout_local2_7_empty_n;
wire   [2:0] pout_local2_7_num_data_valid;
wire   [2:0] pout_local2_7_fifo_cap;
wire    pout_local3_full_n;
wire   [31:0] pout_local3_dout;
wire    pout_local3_empty_n;
wire   [2:0] pout_local3_num_data_valid;
wire   [2:0] pout_local3_fifo_cap;
wire    pout_local3_1_full_n;
wire   [31:0] pout_local3_1_dout;
wire    pout_local3_1_empty_n;
wire   [2:0] pout_local3_1_num_data_valid;
wire   [2:0] pout_local3_1_fifo_cap;
wire    pout_local3_2_full_n;
wire   [31:0] pout_local3_2_dout;
wire    pout_local3_2_empty_n;
wire   [2:0] pout_local3_2_num_data_valid;
wire   [2:0] pout_local3_2_fifo_cap;
wire    pout_local3_3_full_n;
wire   [31:0] pout_local3_3_dout;
wire    pout_local3_3_empty_n;
wire   [2:0] pout_local3_3_num_data_valid;
wire   [2:0] pout_local3_3_fifo_cap;
wire    pout_local3_4_full_n;
wire   [31:0] pout_local3_4_dout;
wire    pout_local3_4_empty_n;
wire   [2:0] pout_local3_4_num_data_valid;
wire   [2:0] pout_local3_4_fifo_cap;
wire    pout_local3_5_full_n;
wire   [31:0] pout_local3_5_dout;
wire    pout_local3_5_empty_n;
wire   [2:0] pout_local3_5_num_data_valid;
wire   [2:0] pout_local3_5_fifo_cap;
wire    pout_local3_6_full_n;
wire   [31:0] pout_local3_6_dout;
wire    pout_local3_6_empty_n;
wire   [2:0] pout_local3_6_num_data_valid;
wire   [2:0] pout_local3_6_fifo_cap;
wire   [31:0] pout_local3_7_dout;
wire    pout_local3_7_empty_n;
wire   [2:0] pout_local3_7_num_data_valid;
wire   [2:0] pout_local3_7_fifo_cap;
wire   [0:0] start_for_Loop_VITIS_LOOP_324_2_proc_U0_din;
wire    start_for_Loop_VITIS_LOOP_324_2_proc_U0_full_n;
wire   [0:0] start_for_Loop_VITIS_LOOP_324_2_proc_U0_dout;
wire    start_for_Loop_VITIS_LOOP_324_2_proc_U0_empty_n;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_sync_reg_channel_write_pout_local3_7 = 1'b0;
end

Macro_MAC_Acc4_top_entry_proc entry_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(entry_proc_U0_ap_start),
    .start_full_n(start_for_Loop_VITIS_LOOP_324_2_proc_U0_full_n),
    .ap_done(entry_proc_U0_ap_done),
    .ap_continue(entry_proc_U0_ap_continue),
    .ap_idle(entry_proc_U0_ap_idle),
    .ap_ready(entry_proc_U0_ap_ready),
    .start_out(entry_proc_U0_start_out),
    .start_write(entry_proc_U0_start_write),
    .xi(xi),
    .xi_c_din(entry_proc_U0_xi_c_din),
    .xi_c_full_n(xi_c_full_n),
    .xi_c_write(entry_proc_U0_xi_c_write),
    .xi_c_num_data_valid(xi_c_num_data_valid),
    .xi_c_fifo_cap(xi_c_fifo_cap),
    .mro0(mro0),
    .mro0_c_din(entry_proc_U0_mro0_c_din),
    .mro0_c_full_n(mro0_c_full_n),
    .mro0_c_write(entry_proc_U0_mro0_c_write),
    .mro0_c_num_data_valid(mro0_c_num_data_valid),
    .mro0_c_fifo_cap(mro0_c_fifo_cap),
    .mro1(mro1),
    .mro1_c_din(entry_proc_U0_mro1_c_din),
    .mro1_c_full_n(mro1_c_full_n),
    .mro1_c_write(entry_proc_U0_mro1_c_write),
    .mro1_c_num_data_valid(mro1_c_num_data_valid),
    .mro1_c_fifo_cap(mro1_c_fifo_cap),
    .mro2(mro2),
    .mro2_c_din(entry_proc_U0_mro2_c_din),
    .mro2_c_full_n(mro2_c_full_n),
    .mro2_c_write(entry_proc_U0_mro2_c_write),
    .mro2_c_num_data_valid(mro2_c_num_data_valid),
    .mro2_c_fifo_cap(mro2_c_fifo_cap),
    .mro3(mro3),
    .mro3_c_din(entry_proc_U0_mro3_c_din),
    .mro3_c_full_n(mro3_c_full_n),
    .mro3_c_write(entry_proc_U0_mro3_c_write),
    .mro3_c_num_data_valid(mro3_c_num_data_valid),
    .mro3_c_fifo_cap(mro3_c_fifo_cap),
    .row(row),
    .row_c_din(entry_proc_U0_row_c_din),
    .row_c_full_n(row_c_full_n),
    .row_c_write(entry_proc_U0_row_c_write),
    .row_c_num_data_valid(row_c_num_data_valid),
    .row_c_fifo_cap(row_c_fifo_cap)
);

Macro_MAC_Acc4_top_Loop_VITIS_LOOP_324_2_proc Loop_VITIS_LOOP_324_2_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(Loop_VITIS_LOOP_324_2_proc_U0_ap_start),
    .ap_done(Loop_VITIS_LOOP_324_2_proc_U0_ap_done),
    .ap_continue(Loop_VITIS_LOOP_324_2_proc_U0_ap_continue),
    .ap_idle(Loop_VITIS_LOOP_324_2_proc_U0_ap_idle),
    .ap_ready(Loop_VITIS_LOOP_324_2_proc_U0_ap_ready),
    .wide_trip_count_dout(row_c_dout),
    .wide_trip_count_empty_n(row_c_empty_n),
    .wide_trip_count_read(Loop_VITIS_LOOP_324_2_proc_U0_wide_trip_count_read),
    .wide_trip_count_num_data_valid(row_c_num_data_valid),
    .wide_trip_count_fifo_cap(row_c_fifo_cap),
    .xi_dout(xi_c_dout),
    .xi_empty_n(xi_c_empty_n),
    .xi_read(Loop_VITIS_LOOP_324_2_proc_U0_xi_read),
    .xi_num_data_valid(xi_c_num_data_valid),
    .xi_fifo_cap(xi_c_fifo_cap),
    .mro0_dout(mro0_c_dout),
    .mro0_empty_n(mro0_c_empty_n),
    .mro0_read(Loop_VITIS_LOOP_324_2_proc_U0_mro0_read),
    .mro0_num_data_valid(mro0_c_num_data_valid),
    .mro0_fifo_cap(mro0_c_fifo_cap),
    .mro1_dout(mro1_c_dout),
    .mro1_empty_n(mro1_c_empty_n),
    .mro1_read(Loop_VITIS_LOOP_324_2_proc_U0_mro1_read),
    .mro1_num_data_valid(mro1_c_num_data_valid),
    .mro1_fifo_cap(mro1_c_fifo_cap),
    .mro2_dout(mro2_c_dout),
    .mro2_empty_n(mro2_c_empty_n),
    .mro2_read(Loop_VITIS_LOOP_324_2_proc_U0_mro2_read),
    .mro2_num_data_valid(mro2_c_num_data_valid),
    .mro2_fifo_cap(mro2_c_fifo_cap),
    .mro3_dout(mro3_c_dout),
    .mro3_empty_n(mro3_c_empty_n),
    .mro3_read(Loop_VITIS_LOOP_324_2_proc_U0_mro3_read),
    .mro3_num_data_valid(mro3_c_num_data_valid),
    .mro3_fifo_cap(mro3_c_fifo_cap),
    .p_read(32'd0),
    .p_read2(32'd0),
    .p_read6(32'd0),
    .p_read10(32'd0),
    .p_read14(32'd0),
    .p_read18(32'd0),
    .p_read22(32'd0),
    .p_read26(32'd0),
    .p_read30(32'd0),
    .p_read34(32'd0),
    .p_read38(32'd0),
    .p_read42(32'd0),
    .p_read46(32'd0),
    .p_read50(32'd0),
    .p_read54(32'd0),
    .p_read58(32'd0),
    .p_read62(32'd0),
    .p_read66(32'd0),
    .p_read70(32'd0),
    .p_read74(32'd0),
    .p_read78(32'd0),
    .p_read82(32'd0),
    .p_read86(32'd0),
    .p_read90(32'd0),
    .p_read94(32'd0),
    .p_read98(32'd0),
    .p_read102(32'd0),
    .p_read106(32'd0),
    .p_read110(32'd0),
    .p_read114(32'd0),
    .p_read118(32'd0),
    .p_read122(32'd0),
    .ap_return_0(Loop_VITIS_LOOP_324_2_proc_U0_ap_return_0),
    .ap_return_1(Loop_VITIS_LOOP_324_2_proc_U0_ap_return_1),
    .ap_return_2(Loop_VITIS_LOOP_324_2_proc_U0_ap_return_2),
    .ap_return_3(Loop_VITIS_LOOP_324_2_proc_U0_ap_return_3),
    .ap_return_4(Loop_VITIS_LOOP_324_2_proc_U0_ap_return_4),
    .ap_return_5(Loop_VITIS_LOOP_324_2_proc_U0_ap_return_5),
    .ap_return_6(Loop_VITIS_LOOP_324_2_proc_U0_ap_return_6),
    .ap_return_7(Loop_VITIS_LOOP_324_2_proc_U0_ap_return_7),
    .ap_return_8(Loop_VITIS_LOOP_324_2_proc_U0_ap_return_8),
    .ap_return_9(Loop_VITIS_LOOP_324_2_proc_U0_ap_return_9),
    .ap_return_10(Loop_VITIS_LOOP_324_2_proc_U0_ap_return_10),
    .ap_return_11(Loop_VITIS_LOOP_324_2_proc_U0_ap_return_11),
    .ap_return_12(Loop_VITIS_LOOP_324_2_proc_U0_ap_return_12),
    .ap_return_13(Loop_VITIS_LOOP_324_2_proc_U0_ap_return_13),
    .ap_return_14(Loop_VITIS_LOOP_324_2_proc_U0_ap_return_14),
    .ap_return_15(Loop_VITIS_LOOP_324_2_proc_U0_ap_return_15),
    .ap_return_16(Loop_VITIS_LOOP_324_2_proc_U0_ap_return_16),
    .ap_return_17(Loop_VITIS_LOOP_324_2_proc_U0_ap_return_17),
    .ap_return_18(Loop_VITIS_LOOP_324_2_proc_U0_ap_return_18),
    .ap_return_19(Loop_VITIS_LOOP_324_2_proc_U0_ap_return_19),
    .ap_return_20(Loop_VITIS_LOOP_324_2_proc_U0_ap_return_20),
    .ap_return_21(Loop_VITIS_LOOP_324_2_proc_U0_ap_return_21),
    .ap_return_22(Loop_VITIS_LOOP_324_2_proc_U0_ap_return_22),
    .ap_return_23(Loop_VITIS_LOOP_324_2_proc_U0_ap_return_23),
    .ap_return_24(Loop_VITIS_LOOP_324_2_proc_U0_ap_return_24),
    .ap_return_25(Loop_VITIS_LOOP_324_2_proc_U0_ap_return_25),
    .ap_return_26(Loop_VITIS_LOOP_324_2_proc_U0_ap_return_26),
    .ap_return_27(Loop_VITIS_LOOP_324_2_proc_U0_ap_return_27),
    .ap_return_28(Loop_VITIS_LOOP_324_2_proc_U0_ap_return_28),
    .ap_return_29(Loop_VITIS_LOOP_324_2_proc_U0_ap_return_29),
    .ap_return_30(Loop_VITIS_LOOP_324_2_proc_U0_ap_return_30),
    .ap_return_31(Loop_VITIS_LOOP_324_2_proc_U0_ap_return_31)
);

Macro_MAC_Acc4_top_Loop_VITIS_LOOP_337_3_proc Loop_VITIS_LOOP_337_3_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(Loop_VITIS_LOOP_337_3_proc_U0_ap_start),
    .ap_done(Loop_VITIS_LOOP_337_3_proc_U0_ap_done),
    .ap_continue(Loop_VITIS_LOOP_337_3_proc_U0_ap_continue),
    .ap_idle(Loop_VITIS_LOOP_337_3_proc_U0_ap_idle),
    .ap_ready(Loop_VITIS_LOOP_337_3_proc_U0_ap_ready),
    .p_read(pout_local3_dout),
    .p_read1(pout_local3_4_dout),
    .p_read2(pout_local3_1_dout),
    .p_read3(pout_local3_5_dout),
    .p_read4(pout_local3_2_dout),
    .p_read5(pout_local3_6_dout),
    .p_read6(pout_local3_3_dout),
    .p_read7(pout_local3_7_dout),
    .p_read8(pout_local2_dout),
    .p_read9(pout_local2_4_dout),
    .p_read10(pout_local2_1_dout),
    .p_read11(pout_local2_5_dout),
    .p_read12(pout_local2_2_dout),
    .p_read13(pout_local2_6_dout),
    .p_read14(pout_local2_3_dout),
    .p_read15(pout_local2_7_dout),
    .p_read16(pout_local1_dout),
    .p_read17(pout_local1_4_dout),
    .p_read18(pout_local1_1_dout),
    .p_read19(pout_local1_5_dout),
    .p_read20(pout_local1_2_dout),
    .p_read21(pout_local1_6_dout),
    .p_read22(pout_local1_3_dout),
    .p_read23(pout_local1_7_dout),
    .p_read24(pout_local0_dout),
    .p_read25(pout_local0_4_dout),
    .p_read26(pout_local0_1_dout),
    .p_read27(pout_local0_5_dout),
    .p_read28(pout_local0_2_dout),
    .p_read29(pout_local0_6_dout),
    .p_read30(pout_local0_3_dout),
    .p_read31(pout_local0_7_dout),
    .out_r(Loop_VITIS_LOOP_337_3_proc_U0_out_r),
    .out_r_ap_vld(Loop_VITIS_LOOP_337_3_proc_U0_out_r_ap_vld)
);

Macro_MAC_Acc4_top_fifo_w128_d3_S xi_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(entry_proc_U0_xi_c_din),
    .if_full_n(xi_c_full_n),
    .if_write(entry_proc_U0_xi_c_write),
    .if_dout(xi_c_dout),
    .if_empty_n(xi_c_empty_n),
    .if_read(Loop_VITIS_LOOP_324_2_proc_U0_xi_read),
    .if_num_data_valid(xi_c_num_data_valid),
    .if_fifo_cap(xi_c_fifo_cap)
);

Macro_MAC_Acc4_top_fifo_w128_d3_S mro0_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(entry_proc_U0_mro0_c_din),
    .if_full_n(mro0_c_full_n),
    .if_write(entry_proc_U0_mro0_c_write),
    .if_dout(mro0_c_dout),
    .if_empty_n(mro0_c_empty_n),
    .if_read(Loop_VITIS_LOOP_324_2_proc_U0_mro0_read),
    .if_num_data_valid(mro0_c_num_data_valid),
    .if_fifo_cap(mro0_c_fifo_cap)
);

Macro_MAC_Acc4_top_fifo_w128_d3_S mro1_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(entry_proc_U0_mro1_c_din),
    .if_full_n(mro1_c_full_n),
    .if_write(entry_proc_U0_mro1_c_write),
    .if_dout(mro1_c_dout),
    .if_empty_n(mro1_c_empty_n),
    .if_read(Loop_VITIS_LOOP_324_2_proc_U0_mro1_read),
    .if_num_data_valid(mro1_c_num_data_valid),
    .if_fifo_cap(mro1_c_fifo_cap)
);

Macro_MAC_Acc4_top_fifo_w128_d3_S mro2_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(entry_proc_U0_mro2_c_din),
    .if_full_n(mro2_c_full_n),
    .if_write(entry_proc_U0_mro2_c_write),
    .if_dout(mro2_c_dout),
    .if_empty_n(mro2_c_empty_n),
    .if_read(Loop_VITIS_LOOP_324_2_proc_U0_mro2_read),
    .if_num_data_valid(mro2_c_num_data_valid),
    .if_fifo_cap(mro2_c_fifo_cap)
);

Macro_MAC_Acc4_top_fifo_w128_d3_S mro3_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(entry_proc_U0_mro3_c_din),
    .if_full_n(mro3_c_full_n),
    .if_write(entry_proc_U0_mro3_c_write),
    .if_dout(mro3_c_dout),
    .if_empty_n(mro3_c_empty_n),
    .if_read(Loop_VITIS_LOOP_324_2_proc_U0_mro3_read),
    .if_num_data_valid(mro3_c_num_data_valid),
    .if_fifo_cap(mro3_c_fifo_cap)
);

Macro_MAC_Acc4_top_fifo_w16_d3_S row_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(entry_proc_U0_row_c_din),
    .if_full_n(row_c_full_n),
    .if_write(entry_proc_U0_row_c_write),
    .if_dout(row_c_dout),
    .if_empty_n(row_c_empty_n),
    .if_read(Loop_VITIS_LOOP_324_2_proc_U0_wide_trip_count_read),
    .if_num_data_valid(row_c_num_data_valid),
    .if_fifo_cap(row_c_fifo_cap)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S_x pout_local0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_VITIS_LOOP_324_2_proc_U0_ap_return_0),
    .if_full_n(pout_local0_full_n),
    .if_write(ap_channel_done_pout_local3_7),
    .if_dout(pout_local0_dout),
    .if_empty_n(pout_local0_empty_n),
    .if_read(Loop_VITIS_LOOP_337_3_proc_U0_ap_ready),
    .if_num_data_valid(pout_local0_num_data_valid),
    .if_fifo_cap(pout_local0_fifo_cap)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S_x pout_local0_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_VITIS_LOOP_324_2_proc_U0_ap_return_1),
    .if_full_n(pout_local0_1_full_n),
    .if_write(ap_channel_done_pout_local3_7),
    .if_dout(pout_local0_1_dout),
    .if_empty_n(pout_local0_1_empty_n),
    .if_read(Loop_VITIS_LOOP_337_3_proc_U0_ap_ready),
    .if_num_data_valid(pout_local0_1_num_data_valid),
    .if_fifo_cap(pout_local0_1_fifo_cap)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S_x pout_local0_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_VITIS_LOOP_324_2_proc_U0_ap_return_2),
    .if_full_n(pout_local0_2_full_n),
    .if_write(ap_channel_done_pout_local3_7),
    .if_dout(pout_local0_2_dout),
    .if_empty_n(pout_local0_2_empty_n),
    .if_read(Loop_VITIS_LOOP_337_3_proc_U0_ap_ready),
    .if_num_data_valid(pout_local0_2_num_data_valid),
    .if_fifo_cap(pout_local0_2_fifo_cap)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S_x pout_local0_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_VITIS_LOOP_324_2_proc_U0_ap_return_3),
    .if_full_n(pout_local0_3_full_n),
    .if_write(ap_channel_done_pout_local3_7),
    .if_dout(pout_local0_3_dout),
    .if_empty_n(pout_local0_3_empty_n),
    .if_read(Loop_VITIS_LOOP_337_3_proc_U0_ap_ready),
    .if_num_data_valid(pout_local0_3_num_data_valid),
    .if_fifo_cap(pout_local0_3_fifo_cap)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S_x pout_local0_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_VITIS_LOOP_324_2_proc_U0_ap_return_4),
    .if_full_n(pout_local0_4_full_n),
    .if_write(ap_channel_done_pout_local3_7),
    .if_dout(pout_local0_4_dout),
    .if_empty_n(pout_local0_4_empty_n),
    .if_read(Loop_VITIS_LOOP_337_3_proc_U0_ap_ready),
    .if_num_data_valid(pout_local0_4_num_data_valid),
    .if_fifo_cap(pout_local0_4_fifo_cap)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S_x pout_local0_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_VITIS_LOOP_324_2_proc_U0_ap_return_5),
    .if_full_n(pout_local0_5_full_n),
    .if_write(ap_channel_done_pout_local3_7),
    .if_dout(pout_local0_5_dout),
    .if_empty_n(pout_local0_5_empty_n),
    .if_read(Loop_VITIS_LOOP_337_3_proc_U0_ap_ready),
    .if_num_data_valid(pout_local0_5_num_data_valid),
    .if_fifo_cap(pout_local0_5_fifo_cap)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S_x pout_local0_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_VITIS_LOOP_324_2_proc_U0_ap_return_6),
    .if_full_n(pout_local0_6_full_n),
    .if_write(ap_channel_done_pout_local3_7),
    .if_dout(pout_local0_6_dout),
    .if_empty_n(pout_local0_6_empty_n),
    .if_read(Loop_VITIS_LOOP_337_3_proc_U0_ap_ready),
    .if_num_data_valid(pout_local0_6_num_data_valid),
    .if_fifo_cap(pout_local0_6_fifo_cap)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S_x pout_local0_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_VITIS_LOOP_324_2_proc_U0_ap_return_7),
    .if_full_n(pout_local0_7_full_n),
    .if_write(ap_channel_done_pout_local3_7),
    .if_dout(pout_local0_7_dout),
    .if_empty_n(pout_local0_7_empty_n),
    .if_read(Loop_VITIS_LOOP_337_3_proc_U0_ap_ready),
    .if_num_data_valid(pout_local0_7_num_data_valid),
    .if_fifo_cap(pout_local0_7_fifo_cap)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S_x pout_local1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_VITIS_LOOP_324_2_proc_U0_ap_return_8),
    .if_full_n(pout_local1_full_n),
    .if_write(ap_channel_done_pout_local3_7),
    .if_dout(pout_local1_dout),
    .if_empty_n(pout_local1_empty_n),
    .if_read(Loop_VITIS_LOOP_337_3_proc_U0_ap_ready),
    .if_num_data_valid(pout_local1_num_data_valid),
    .if_fifo_cap(pout_local1_fifo_cap)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S_x pout_local1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_VITIS_LOOP_324_2_proc_U0_ap_return_9),
    .if_full_n(pout_local1_1_full_n),
    .if_write(ap_channel_done_pout_local3_7),
    .if_dout(pout_local1_1_dout),
    .if_empty_n(pout_local1_1_empty_n),
    .if_read(Loop_VITIS_LOOP_337_3_proc_U0_ap_ready),
    .if_num_data_valid(pout_local1_1_num_data_valid),
    .if_fifo_cap(pout_local1_1_fifo_cap)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S_x pout_local1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_VITIS_LOOP_324_2_proc_U0_ap_return_10),
    .if_full_n(pout_local1_2_full_n),
    .if_write(ap_channel_done_pout_local3_7),
    .if_dout(pout_local1_2_dout),
    .if_empty_n(pout_local1_2_empty_n),
    .if_read(Loop_VITIS_LOOP_337_3_proc_U0_ap_ready),
    .if_num_data_valid(pout_local1_2_num_data_valid),
    .if_fifo_cap(pout_local1_2_fifo_cap)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S_x pout_local1_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_VITIS_LOOP_324_2_proc_U0_ap_return_11),
    .if_full_n(pout_local1_3_full_n),
    .if_write(ap_channel_done_pout_local3_7),
    .if_dout(pout_local1_3_dout),
    .if_empty_n(pout_local1_3_empty_n),
    .if_read(Loop_VITIS_LOOP_337_3_proc_U0_ap_ready),
    .if_num_data_valid(pout_local1_3_num_data_valid),
    .if_fifo_cap(pout_local1_3_fifo_cap)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S_x pout_local1_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_VITIS_LOOP_324_2_proc_U0_ap_return_12),
    .if_full_n(pout_local1_4_full_n),
    .if_write(ap_channel_done_pout_local3_7),
    .if_dout(pout_local1_4_dout),
    .if_empty_n(pout_local1_4_empty_n),
    .if_read(Loop_VITIS_LOOP_337_3_proc_U0_ap_ready),
    .if_num_data_valid(pout_local1_4_num_data_valid),
    .if_fifo_cap(pout_local1_4_fifo_cap)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S_x pout_local1_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_VITIS_LOOP_324_2_proc_U0_ap_return_13),
    .if_full_n(pout_local1_5_full_n),
    .if_write(ap_channel_done_pout_local3_7),
    .if_dout(pout_local1_5_dout),
    .if_empty_n(pout_local1_5_empty_n),
    .if_read(Loop_VITIS_LOOP_337_3_proc_U0_ap_ready),
    .if_num_data_valid(pout_local1_5_num_data_valid),
    .if_fifo_cap(pout_local1_5_fifo_cap)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S_x pout_local1_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_VITIS_LOOP_324_2_proc_U0_ap_return_14),
    .if_full_n(pout_local1_6_full_n),
    .if_write(ap_channel_done_pout_local3_7),
    .if_dout(pout_local1_6_dout),
    .if_empty_n(pout_local1_6_empty_n),
    .if_read(Loop_VITIS_LOOP_337_3_proc_U0_ap_ready),
    .if_num_data_valid(pout_local1_6_num_data_valid),
    .if_fifo_cap(pout_local1_6_fifo_cap)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S_x pout_local1_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_VITIS_LOOP_324_2_proc_U0_ap_return_15),
    .if_full_n(pout_local1_7_full_n),
    .if_write(ap_channel_done_pout_local3_7),
    .if_dout(pout_local1_7_dout),
    .if_empty_n(pout_local1_7_empty_n),
    .if_read(Loop_VITIS_LOOP_337_3_proc_U0_ap_ready),
    .if_num_data_valid(pout_local1_7_num_data_valid),
    .if_fifo_cap(pout_local1_7_fifo_cap)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S_x pout_local2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_VITIS_LOOP_324_2_proc_U0_ap_return_16),
    .if_full_n(pout_local2_full_n),
    .if_write(ap_channel_done_pout_local3_7),
    .if_dout(pout_local2_dout),
    .if_empty_n(pout_local2_empty_n),
    .if_read(Loop_VITIS_LOOP_337_3_proc_U0_ap_ready),
    .if_num_data_valid(pout_local2_num_data_valid),
    .if_fifo_cap(pout_local2_fifo_cap)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S_x pout_local2_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_VITIS_LOOP_324_2_proc_U0_ap_return_17),
    .if_full_n(pout_local2_1_full_n),
    .if_write(ap_channel_done_pout_local3_7),
    .if_dout(pout_local2_1_dout),
    .if_empty_n(pout_local2_1_empty_n),
    .if_read(Loop_VITIS_LOOP_337_3_proc_U0_ap_ready),
    .if_num_data_valid(pout_local2_1_num_data_valid),
    .if_fifo_cap(pout_local2_1_fifo_cap)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S_x pout_local2_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_VITIS_LOOP_324_2_proc_U0_ap_return_18),
    .if_full_n(pout_local2_2_full_n),
    .if_write(ap_channel_done_pout_local3_7),
    .if_dout(pout_local2_2_dout),
    .if_empty_n(pout_local2_2_empty_n),
    .if_read(Loop_VITIS_LOOP_337_3_proc_U0_ap_ready),
    .if_num_data_valid(pout_local2_2_num_data_valid),
    .if_fifo_cap(pout_local2_2_fifo_cap)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S_x pout_local2_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_VITIS_LOOP_324_2_proc_U0_ap_return_19),
    .if_full_n(pout_local2_3_full_n),
    .if_write(ap_channel_done_pout_local3_7),
    .if_dout(pout_local2_3_dout),
    .if_empty_n(pout_local2_3_empty_n),
    .if_read(Loop_VITIS_LOOP_337_3_proc_U0_ap_ready),
    .if_num_data_valid(pout_local2_3_num_data_valid),
    .if_fifo_cap(pout_local2_3_fifo_cap)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S_x pout_local2_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_VITIS_LOOP_324_2_proc_U0_ap_return_20),
    .if_full_n(pout_local2_4_full_n),
    .if_write(ap_channel_done_pout_local3_7),
    .if_dout(pout_local2_4_dout),
    .if_empty_n(pout_local2_4_empty_n),
    .if_read(Loop_VITIS_LOOP_337_3_proc_U0_ap_ready),
    .if_num_data_valid(pout_local2_4_num_data_valid),
    .if_fifo_cap(pout_local2_4_fifo_cap)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S_x pout_local2_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_VITIS_LOOP_324_2_proc_U0_ap_return_21),
    .if_full_n(pout_local2_5_full_n),
    .if_write(ap_channel_done_pout_local3_7),
    .if_dout(pout_local2_5_dout),
    .if_empty_n(pout_local2_5_empty_n),
    .if_read(Loop_VITIS_LOOP_337_3_proc_U0_ap_ready),
    .if_num_data_valid(pout_local2_5_num_data_valid),
    .if_fifo_cap(pout_local2_5_fifo_cap)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S_x pout_local2_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_VITIS_LOOP_324_2_proc_U0_ap_return_22),
    .if_full_n(pout_local2_6_full_n),
    .if_write(ap_channel_done_pout_local3_7),
    .if_dout(pout_local2_6_dout),
    .if_empty_n(pout_local2_6_empty_n),
    .if_read(Loop_VITIS_LOOP_337_3_proc_U0_ap_ready),
    .if_num_data_valid(pout_local2_6_num_data_valid),
    .if_fifo_cap(pout_local2_6_fifo_cap)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S_x pout_local2_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_VITIS_LOOP_324_2_proc_U0_ap_return_23),
    .if_full_n(pout_local2_7_full_n),
    .if_write(ap_channel_done_pout_local3_7),
    .if_dout(pout_local2_7_dout),
    .if_empty_n(pout_local2_7_empty_n),
    .if_read(Loop_VITIS_LOOP_337_3_proc_U0_ap_ready),
    .if_num_data_valid(pout_local2_7_num_data_valid),
    .if_fifo_cap(pout_local2_7_fifo_cap)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S_x pout_local3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_VITIS_LOOP_324_2_proc_U0_ap_return_24),
    .if_full_n(pout_local3_full_n),
    .if_write(ap_channel_done_pout_local3_7),
    .if_dout(pout_local3_dout),
    .if_empty_n(pout_local3_empty_n),
    .if_read(Loop_VITIS_LOOP_337_3_proc_U0_ap_ready),
    .if_num_data_valid(pout_local3_num_data_valid),
    .if_fifo_cap(pout_local3_fifo_cap)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S_x pout_local3_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_VITIS_LOOP_324_2_proc_U0_ap_return_25),
    .if_full_n(pout_local3_1_full_n),
    .if_write(ap_channel_done_pout_local3_7),
    .if_dout(pout_local3_1_dout),
    .if_empty_n(pout_local3_1_empty_n),
    .if_read(Loop_VITIS_LOOP_337_3_proc_U0_ap_ready),
    .if_num_data_valid(pout_local3_1_num_data_valid),
    .if_fifo_cap(pout_local3_1_fifo_cap)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S_x pout_local3_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_VITIS_LOOP_324_2_proc_U0_ap_return_26),
    .if_full_n(pout_local3_2_full_n),
    .if_write(ap_channel_done_pout_local3_7),
    .if_dout(pout_local3_2_dout),
    .if_empty_n(pout_local3_2_empty_n),
    .if_read(Loop_VITIS_LOOP_337_3_proc_U0_ap_ready),
    .if_num_data_valid(pout_local3_2_num_data_valid),
    .if_fifo_cap(pout_local3_2_fifo_cap)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S_x pout_local3_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_VITIS_LOOP_324_2_proc_U0_ap_return_27),
    .if_full_n(pout_local3_3_full_n),
    .if_write(ap_channel_done_pout_local3_7),
    .if_dout(pout_local3_3_dout),
    .if_empty_n(pout_local3_3_empty_n),
    .if_read(Loop_VITIS_LOOP_337_3_proc_U0_ap_ready),
    .if_num_data_valid(pout_local3_3_num_data_valid),
    .if_fifo_cap(pout_local3_3_fifo_cap)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S_x pout_local3_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_VITIS_LOOP_324_2_proc_U0_ap_return_28),
    .if_full_n(pout_local3_4_full_n),
    .if_write(ap_channel_done_pout_local3_7),
    .if_dout(pout_local3_4_dout),
    .if_empty_n(pout_local3_4_empty_n),
    .if_read(Loop_VITIS_LOOP_337_3_proc_U0_ap_ready),
    .if_num_data_valid(pout_local3_4_num_data_valid),
    .if_fifo_cap(pout_local3_4_fifo_cap)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S_x pout_local3_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_VITIS_LOOP_324_2_proc_U0_ap_return_29),
    .if_full_n(pout_local3_5_full_n),
    .if_write(ap_channel_done_pout_local3_7),
    .if_dout(pout_local3_5_dout),
    .if_empty_n(pout_local3_5_empty_n),
    .if_read(Loop_VITIS_LOOP_337_3_proc_U0_ap_ready),
    .if_num_data_valid(pout_local3_5_num_data_valid),
    .if_fifo_cap(pout_local3_5_fifo_cap)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S_x pout_local3_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_VITIS_LOOP_324_2_proc_U0_ap_return_30),
    .if_full_n(pout_local3_6_full_n),
    .if_write(ap_channel_done_pout_local3_7),
    .if_dout(pout_local3_6_dout),
    .if_empty_n(pout_local3_6_empty_n),
    .if_read(Loop_VITIS_LOOP_337_3_proc_U0_ap_ready),
    .if_num_data_valid(pout_local3_6_num_data_valid),
    .if_fifo_cap(pout_local3_6_fifo_cap)
);

Macro_MAC_Acc4_top_fifo_w32_d2_S_x pout_local3_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(Loop_VITIS_LOOP_324_2_proc_U0_ap_return_31),
    .if_full_n(pout_local3_7_full_n),
    .if_write(ap_channel_done_pout_local3_7),
    .if_dout(pout_local3_7_dout),
    .if_empty_n(pout_local3_7_empty_n),
    .if_read(Loop_VITIS_LOOP_337_3_proc_U0_ap_ready),
    .if_num_data_valid(pout_local3_7_num_data_valid),
    .if_fifo_cap(pout_local3_7_fifo_cap)
);

Macro_MAC_Acc4_top_start_for_Loop_VITIS_LOOP_324_2_proc_U0 start_for_Loop_VITIS_LOOP_324_2_proc_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_Loop_VITIS_LOOP_324_2_proc_U0_din),
    .if_full_n(start_for_Loop_VITIS_LOOP_324_2_proc_U0_full_n),
    .if_write(entry_proc_U0_start_write),
    .if_dout(start_for_Loop_VITIS_LOOP_324_2_proc_U0_dout),
    .if_empty_n(start_for_Loop_VITIS_LOOP_324_2_proc_U0_empty_n),
    .if_read(Loop_VITIS_LOOP_324_2_proc_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_pout_local3_7 <= 1'b0;
    end else begin
        if (((Loop_VITIS_LOOP_324_2_proc_U0_ap_done & Loop_VITIS_LOOP_324_2_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_pout_local3_7 <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_pout_local3_7 <= ap_sync_channel_write_pout_local3_7;
        end
    end
end

assign Loop_VITIS_LOOP_324_2_proc_U0_ap_continue = ap_sync_channel_write_pout_local3_7;

assign Loop_VITIS_LOOP_324_2_proc_U0_ap_start = start_for_Loop_VITIS_LOOP_324_2_proc_U0_empty_n;

assign Loop_VITIS_LOOP_337_3_proc_U0_ap_continue = 1'b1;

assign Loop_VITIS_LOOP_337_3_proc_U0_ap_start = pout_local0_empty_n;

assign ap_channel_done_pout_local3_7 = ((ap_sync_reg_channel_write_pout_local3_7 ^ 1'b1) & Loop_VITIS_LOOP_324_2_proc_U0_ap_done);

assign ap_done = Loop_VITIS_LOOP_337_3_proc_U0_ap_done;

assign ap_idle = ((pout_local0_empty_n ^ 1'b1) & entry_proc_U0_ap_idle & Loop_VITIS_LOOP_337_3_proc_U0_ap_idle & Loop_VITIS_LOOP_324_2_proc_U0_ap_idle);

assign ap_ready = entry_proc_U0_ap_ready;

assign ap_sync_channel_write_pout_local3_7 = ((pout_local3_7_full_n & ap_channel_done_pout_local3_7) | ap_sync_reg_channel_write_pout_local3_7);

assign entry_proc_U0_ap_continue = 1'b1;

assign entry_proc_U0_ap_start = ap_start;

assign out_r = Loop_VITIS_LOOP_337_3_proc_U0_out_r;

assign out_r_ap_vld = Loop_VITIS_LOOP_337_3_proc_U0_out_r_ap_vld;

assign start_for_Loop_VITIS_LOOP_324_2_proc_U0_din = 1'b1;

endmodule //Macro_MAC_Acc4_top
