sep=\t
Module Resource Usage Distribution Estimates
Generated at: Jun 14, 2024 12:42:55

Note: some resources maybe grouped under different hierarchy due to optimization and LUT mapping

Module	         FFs	        ADDs	        LUTs	      RAMs	 DSP/MULTs
edb_top:edb_top                                             	    2287(0)	     181(0)	    2263(0)	    21(0)	     0(0)	
 +la0:edb_la_top_renamed_due_excessive_length_1             	  1524(998)	     89(39)	  1375(782)	    19(0)	     0(0)	
  +axi_crc_i:edb_adbg_crc32                                 	     32(32)	       0(0)	     55(55)	     0(0)	     0(0)	
  +GEN_PROBE[0].genblk7.genblk3.trigger_cu:compare_unit(WIDTH=11'b01000,PIPE=1)	     19(19)	       0(0)	     26(26)	     0(0)	     0(0)	
  +GEN_PROBE[1].genblk7.genblk3.trigger_cu:compare_unit(WIDTH=11'b01,PIPE=1)	       7(7)	       0(0)	       8(8)	     0(0)	     0(0)	
  +GEN_PROBE[2].genblk7.genblk3.trigger_cu:compare_unit(WIDTH=11'b01,PIPE=1)	       7(7)	       0(0)	       8(8)	     0(0)	     0(0)	
  +GEN_PROBE[3].genblk7.genblk3.trigger_cu:compare_unit(WIDTH=11'b01,PIPE=1)	       7(7)	       0(0)	       8(8)	     0(0)	     0(0)	
  +GEN_PROBE[4].genblk7.genblk3.trigger_cu:compare_unit(WIDTH=11'b010100,PIPE=1)	     43(43)	       0(0)	     58(58)	     0(0)	     0(0)	
  +GEN_PROBE[5].genblk7.genblk3.trigger_cu:compare_unit(WIDTH=11'b010100,PIPE=1)	     43(43)	       0(0)	     59(59)	     0(0)	     0(0)	
  +GEN_PROBE[6].genblk7.genblk3.trigger_cu:compare_unit(WIDTH=11'b01,PIPE=1)	       7(7)	       0(0)	       9(9)	     0(0)	     0(0)	
  +GEN_PROBE[7].genblk7.genblk3.trigger_cu:compare_unit(WIDTH=11'b01,PIPE=1)	       7(7)	       0(0)	       9(9)	     0(0)	     0(0)	
  +GEN_PROBE[8].genblk7.genblk3.trigger_cu:compare_unit(WIDTH=11'b011000,PIPE=1)	     51(51)	       0(0)	     71(71)	     0(0)	     0(0)	
  +GEN_PROBE[9].genblk7.genblk3.trigger_cu:compare_unit(WIDTH=11'b01100,PIPE=1)	     27(27)	       0(0)	     38(38)	     0(0)	     0(0)	
  +GEN_PROBE[10].genblk7.genblk3.trigger_cu:compare_unit(WIDTH=11'b01,PIPE=1)	       7(7)	       0(0)	       9(9)	     0(0)	     0(0)	
  +GEN_PROBE[11].genblk7.genblk3.trigger_cu:compare_unit(WIDTH=11'b01,PIPE=1)	       8(8)	       0(0)	       9(9)	     0(0)	     0(0)	
  +trigger_tu:trigger_unit(WIDTH=32'b01100,PIPE=1)          	       1(1)	       0(0)	       4(4)	     0(0)	     0(0)	
  +la_biu_inst:la_biu(CAPTURE_WIDTH=32'b01011011)           	    260(94)	      50(0)	   222(138)	    19(0)	     0(0)	
   +fifo_with_read_inst:fifo_with_read(DATA_WIDTH=32'b01011100)	   166(146)	     50(50)	     84(54)	    19(0)	     0(0)	
    +transcode_write_addr:fifo_address_trancode_unit        	     10(10)	       0(0)	     10(10)	     0(0)	     0(0)	
    +transcode_read_addr:fifo_address_trancode_unit         	     10(10)	       0(0)	     20(20)	     0(0)	     0(0)	
    +simple_dual_port_ram_inst:edb_simple_dual_port_ram(DATA_WIDTH=32'b01011100,ADDR_WIDTH=10,RAM_INIT_FILE="")	       0(0)	       0(0)	       0(0)	   19(19)	     0(0)	
 +la1:edb_la_top_renamed_due_excessive_length_2             	   677(494)	     92(39)	   835(610)	     2(0)	     0(0)	
  +axi_crc_i:edb_adbg_crc32                                 	     32(32)	       0(0)	     55(55)	     0(0)	     0(0)	
  +GEN_PROBE[0].genblk7.genblk3.trigger_cu:compare_unit(WIDTH=11'b01,PIPE=1)	       8(8)	       0(0)	       8(8)	     0(0)	     0(0)	
  +GEN_PROBE[1].genblk7.genblk3.trigger_cu:compare_unit(WIDTH=11'b01000,PIPE=1)	     19(19)	       0(0)	     27(27)	     0(0)	     0(0)	
  +trigger_tu:trigger_unit(WIDTH=32'b010,PIPE=1)            	       1(1)	       0(0)	       6(6)	     0(0)	     0(0)	
  +la_biu_inst:la_biu(CAPTURE_WIDTH=32'b01001)              	    123(39)	      53(0)	    129(50)	     2(0)	     0(0)	
   +fifo_with_read_inst:fifo_with_read(DATA_WIDTH=32'b01010)	     84(64)	     53(53)	     79(49)	     2(0)	     0(0)	
    +transcode_write_addr:fifo_address_trancode_unit        	     10(10)	       0(0)	     10(10)	     0(0)	     0(0)	
    +transcode_read_addr:fifo_address_trancode_unit         	     10(10)	       0(0)	     20(20)	     0(0)	     0(0)	
    +simple_dual_port_ram_inst:edb_simple_dual_port_ram(DATA_WIDTH=32'b01010,ADDR_WIDTH=10,RAM_INIT_FILE="")	       0(0)	       0(0)	       0(0)	     2(2)	     0(0)	
 +debug_hub_inst:debug_hub                                  	     86(86)	       0(0)	     53(53)	     0(0)	     0(0)	
