
*** Running vivado
    with args -log toplevel.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source toplevel.tcl

awk: linia poleceń:1: ostrzeżenie: argument linii poleceń `/etc/upstream-release' jest katalogiem: pominięto

****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source toplevel.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2016.4/data/ip'.
Command: synth_design -top toplevel -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3552 
awk: linia poleceń:1: ostrzeżenie: argument linii poleceń `/etc/upstream-release' jest katalogiem: pominięto
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1093.629 ; gain = 159.086 ; free physical = 28309 ; free virtual = 32028
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'toplevel' [/home/student/Dzmitry_Mikialevich/dzmitrymikialevich/dzmitrymikialevich.srcs/sources_1/imports/src/toplevel.v:25]
INFO: [Synth 8-638] synthesizing module 'prescaler' [/home/student/Dzmitry_Mikialevich/dzmitrymikialevich/dzmitrymikialevich.srcs/sources_1/imports/src/prescaler.v:24]
	Parameter F_IN bound to: 125000000 - type: integer 
	Parameter F_OUT_A bound to: 1000000 - type: integer 
	Parameter F_OUT_B bound to: 115200 - type: integer 
	Parameter F_OUT_C bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'prescaler' (1#1) [/home/student/Dzmitry_Mikialevich/dzmitrymikialevich/dzmitrymikialevich.srcs/sources_1/imports/src/prescaler.v:24]
INFO: [Synth 8-638] synthesizing module 'debouncer' [/home/student/Dzmitry_Mikialevich/dzmitrymikialevich/dzmitrymikialevich.srcs/sources_1/imports/src/debouncer.v:23]
INFO: [Synth 8-256] done synthesizing module 'debouncer' (2#1) [/home/student/Dzmitry_Mikialevich/dzmitrymikialevich/dzmitrymikialevich.srcs/sources_1/imports/src/debouncer.v:23]
INFO: [Synth 8-638] synthesizing module 'clocknx' [/home/student/Dzmitry_Mikialevich/dzmitrymikialevich/dzmitrymikialevich.srcs/sources_1/imports/src/clocknx.v:23]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clocknx' (3#1) [/home/student/Dzmitry_Mikialevich/dzmitrymikialevich/dzmitrymikialevich.srcs/sources_1/imports/src/clocknx.v:23]
INFO: [Synth 8-638] synthesizing module 'mem_wrapper' [/home/student/Dzmitry_Mikialevich/dzmitrymikialevich/dzmitrymikialevich.srcs/sources_1/bd/mem/hdl/mem_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'mem' [/home/student/Dzmitry_Mikialevich/dzmitrymikialevich/dzmitrymikialevich.srcs/sources_1/bd/mem/hdl/mem.v:13]
INFO: [Synth 8-638] synthesizing module 'mem_blk_mem_gen_0_0' [/home/student/Dzmitry_Mikialevich/dzmitrymikialevich/dzmitrymikialevich.runs/synth_1/.Xil/Vivado-3548-UTCLAB-L00/realtime/mem_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'mem_blk_mem_gen_0_0' (4#1) [/home/student/Dzmitry_Mikialevich/dzmitrymikialevich/dzmitrymikialevich.runs/synth_1/.Xil/Vivado-3548-UTCLAB-L00/realtime/mem_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'mem' (5#1) [/home/student/Dzmitry_Mikialevich/dzmitrymikialevich/dzmitrymikialevich.srcs/sources_1/bd/mem/hdl/mem.v:13]
INFO: [Synth 8-256] done synthesizing module 'mem_wrapper' (6#1) [/home/student/Dzmitry_Mikialevich/dzmitrymikialevich/dzmitrymikialevich.srcs/sources_1/bd/mem/hdl/mem_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'cpu' [/home/student/Dzmitry_Mikialevich/dzmitrymikialevich/dzmitrymikialevich.srcs/sources_1/imports/src/cpu.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [/home/student/Dzmitry_Mikialevich/dzmitrymikialevich/dzmitrymikialevich.srcs/sources_1/imports/src/cpu.v:91]
WARNING: [Synth 8-5788] Register mem_address_reg in module cpu is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/student/Dzmitry_Mikialevich/dzmitrymikialevich/dzmitrymikialevich.srcs/sources_1/imports/src/cpu.v:76]
WARNING: [Synth 8-5788] Register opcode_reg in module cpu is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/student/Dzmitry_Mikialevich/dzmitrymikialevich/dzmitrymikialevich.srcs/sources_1/imports/src/cpu.v:82]
WARNING: [Synth 8-5788] Register mem_data_w_reg in module cpu is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/student/Dzmitry_Mikialevich/dzmitrymikialevich/dzmitrymikialevich.srcs/sources_1/imports/src/cpu.v:112]
INFO: [Synth 8-256] done synthesizing module 'cpu' (7#1) [/home/student/Dzmitry_Mikialevich/dzmitrymikialevich/dzmitrymikialevich.srcs/sources_1/imports/src/cpu.v:23]
WARNING: [Synth 8-689] width (3) of port connection 'dbg_state' does not match port width (2) of module 'cpu' [/home/student/Dzmitry_Mikialevich/dzmitrymikialevich/dzmitrymikialevich.srcs/sources_1/imports/src/toplevel.v:125]
INFO: [Synth 8-638] synthesizing module 'dbgu' [/home/student/Dzmitry_Mikialevich/dzmitrymikialevich/dzmitrymikialevich.srcs/sources_1/imports/src/dbgu.v:25]
	Parameter LAST_STATE bound to: 86 - type: integer 
INFO: [Synth 8-638] synthesizing module 'pulsegen' [/home/student/Dzmitry_Mikialevich/dzmitrymikialevich/dzmitrymikialevich.srcs/sources_1/imports/src/pulsegen.v:25]
WARNING: [Synth 8-5788] Register prevstate_reg in module pulsegen is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/student/Dzmitry_Mikialevich/dzmitrymikialevich/dzmitrymikialevich.srcs/sources_1/imports/src/pulsegen.v:43]
INFO: [Synth 8-256] done synthesizing module 'pulsegen' (8#1) [/home/student/Dzmitry_Mikialevich/dzmitrymikialevich/dzmitrymikialevich.srcs/sources_1/imports/src/pulsegen.v:25]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [/home/student/Dzmitry_Mikialevich/dzmitrymikialevich/dzmitrymikialevich.srcs/sources_1/imports/src/uart_tx.v:25]
INFO: [Synth 8-155] case statement is not full and has no default [/home/student/Dzmitry_Mikialevich/dzmitrymikialevich/dzmitrymikialevich.srcs/sources_1/imports/src/uart_tx.v:71]
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (9#1) [/home/student/Dzmitry_Mikialevich/dzmitrymikialevich/dzmitrymikialevich.srcs/sources_1/imports/src/uart_tx.v:25]
INFO: [Synth 8-155] case statement is not full and has no default [/home/student/Dzmitry_Mikialevich/dzmitrymikialevich/dzmitrymikialevich.srcs/sources_1/imports/src/dbgu.v:146]
INFO: [Synth 8-256] done synthesizing module 'dbgu' (10#1) [/home/student/Dzmitry_Mikialevich/dzmitrymikialevich/dzmitrymikialevich.srcs/sources_1/imports/src/dbgu.v:25]
WARNING: [Synth 8-350] instance 'dbgu1' of module 'dbgu' requires 20 connections, but only 17 given [/home/student/Dzmitry_Mikialevich/dzmitrymikialevich/dzmitrymikialevich.srcs/sources_1/imports/src/toplevel.v:132]
INFO: [Synth 8-256] done synthesizing module 'toplevel' (11#1) [/home/student/Dzmitry_Mikialevich/dzmitrymikialevich/dzmitrymikialevich.srcs/sources_1/imports/src/toplevel.v:25]
WARNING: [Synth 8-3917] design toplevel has port LD[3] driven by constant 0
WARNING: [Synth 8-3331] design toplevel has unconnected port je[4]
WARNING: [Synth 8-3331] design toplevel has unconnected port je[3]
WARNING: [Synth 8-3331] design toplevel has unconnected port je[2]
WARNING: [Synth 8-3331] design toplevel has unconnected port je[1]
WARNING: [Synth 8-3331] design toplevel has unconnected port je[0]
WARNING: [Synth 8-3331] design toplevel has unconnected port SW[3]
WARNING: [Synth 8-3331] design toplevel has unconnected port BTN[5]
WARNING: [Synth 8-3331] design toplevel has unconnected port BTN[4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1134.098 ; gain = 199.555 ; free physical = 28266 ; free virtual = 31986
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1134.098 ; gain = 199.555 ; free physical = 28266 ; free virtual = 31986
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'mem_blk_mem_gen_0_0' instantiated as 'mem1/mem_i/blk_mem_gen_0' [/home/student/Dzmitry_Mikialevich/dzmitrymikialevich/dzmitrymikialevich.srcs/sources_1/bd/mem/hdl/mem.v:56]
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/student/Dzmitry_Mikialevich/dzmitrymikialevich/dzmitrymikialevich.runs/synth_1/.Xil/Vivado-3548-UTCLAB-L00/dcp/mem_blk_mem_gen_0_0_in_context.xdc] for cell 'mem1/mem_i/blk_mem_gen_0'
Finished Parsing XDC File [/home/student/Dzmitry_Mikialevich/dzmitrymikialevich/dzmitrymikialevich.runs/synth_1/.Xil/Vivado-3548-UTCLAB-L00/dcp/mem_blk_mem_gen_0_0_in_context.xdc] for cell 'mem1/mem_i/blk_mem_gen_0'
Parsing XDC File [/home/student/Dzmitry_Mikialevich/dzmitrymikialevich/dzmitrymikialevich.srcs/constrs_1/imports/other/Constraints.xdc]
Finished Parsing XDC File [/home/student/Dzmitry_Mikialevich/dzmitrymikialevich/dzmitrymikialevich.srcs/constrs_1/imports/other/Constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/student/Dzmitry_Mikialevich/dzmitrymikialevich/dzmitrymikialevich.srcs/constrs_1/imports/other/Constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/toplevel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/toplevel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/student/Dzmitry_Mikialevich/dzmitrymikialevich/dzmitrymikialevich.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/student/Dzmitry_Mikialevich/dzmitrymikialevich/dzmitrymikialevich.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1494.988 ; gain = 0.000 ; free physical = 28053 ; free virtual = 31774
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1494.988 ; gain = 560.445 ; free physical = 28053 ; free virtual = 31773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1494.988 ; gain = 560.445 ; free physical = 28053 ; free virtual = 31773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for mem1/mem_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for mem1/mem_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1494.988 ; gain = 560.445 ; free physical = 28053 ; free virtual = 31773
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "pulses1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pulses1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pc" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "r0" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_we" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "txline" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "state" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5544] ROM "p_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_a" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "acntr" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1494.988 ; gain = 560.445 ; free physical = 28037 ; free virtual = 31758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 10    
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     33 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 9     
	   4 Input      8 Bit        Muxes := 1     
	  24 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 10    
	   2 Input      5 Bit        Muxes := 2     
	  39 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 4     
	   6 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	  39 Input      2 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 29    
	   3 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 1     
	  39 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module toplevel 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module prescaler 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module clocknx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 2     
Module cpu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module pulsegen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 1     
+---Registers : 
	               33 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     33 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   6 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 1     
Module dbgu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 10    
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 5     
	   4 Input      8 Bit        Muxes := 1     
	  24 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 10    
	  39 Input      5 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	  39 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 10    
	   4 Input      1 Bit        Muxes := 2     
	  39 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design toplevel has port LD[3] driven by constant 0
WARNING: [Synth 8-3331] design toplevel has unconnected port je[4]
WARNING: [Synth 8-3331] design toplevel has unconnected port je[3]
WARNING: [Synth 8-3331] design toplevel has unconnected port je[2]
WARNING: [Synth 8-3331] design toplevel has unconnected port je[1]
WARNING: [Synth 8-3331] design toplevel has unconnected port je[0]
WARNING: [Synth 8-3331] design toplevel has unconnected port SW[3]
WARNING: [Synth 8-3331] design toplevel has unconnected port BTN[5]
WARNING: [Synth 8-3331] design toplevel has unconnected port BTN[4]
WARNING: [Synth 8-3331] design toplevel has unconnected port BTN[3]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dbgu1/p_out_reg[7] )
INFO: [Synth 8-3886] merging instance 'cpu1/mem_data_w_reg[4]' (FDE) to 'cpu1/mem_data_w_reg[7]'
INFO: [Synth 8-3886] merging instance 'cpu1/mem_data_w_reg[7]' (FDE) to 'cpu1/mem_data_w_reg[6]'
INFO: [Synth 8-3886] merging instance 'cpu1/mem_data_w_reg[6]' (FDE) to 'cpu1/mem_data_w_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu1/mem_data_w_reg[5] )
WARNING: [Synth 8-3332] Sequential element (dbgu1/p_out_reg[7]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (pgen1/prescaler_reg[16]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (pgen1/prescaler_reg[17]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (pgen1/prescaler_reg[18]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (pgen1/prescaler_reg[19]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (pgen1/prescaler_reg[20]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (pgen1/prescaler_reg[21]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (pgen1/prescaler_reg[22]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (pgen1/prescaler_reg[23]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (pgen1/prescaler_reg[24]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (pgen1/prescaler_reg[25]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (pgen1/prescaler_reg[26]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (pgen1/prescaler_reg[27]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (pgen1/prescaler_reg[28]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (pgen1/prescaler_reg[29]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (pgen1/prescaler_reg[30]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (pgen1/prescaler_reg[31]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (cpu1/mem_data_w_reg[5]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (dbgu1/u1/txbuf_reg[8]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (dbgu1/u1/txbuf_reg[7]) is unused and will be removed from module toplevel.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dbgu1/acntr_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dbgu1/u1/state_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\dbgu1/state_reg[7] )
WARNING: [Synth 8-3332] Sequential element (dbgu1/acntr_reg[2]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (dbgu1/state_reg[7]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (pgen1/pulses_reg[7]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (pgen1/pulses_reg[6]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (pgen1/pulses_reg[5]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (pgen1/pulses_reg[4]) is unused and will be removed from module toplevel.
WARNING: [Synth 8-3332] Sequential element (dbgu1/u1/state_reg[4]) is unused and will be removed from module toplevel.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1494.988 ; gain = 560.445 ; free physical = 28011 ; free virtual = 31734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1494.988 ; gain = 560.445 ; free physical = 27979 ; free virtual = 31701
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1494.988 ; gain = 560.445 ; free physical = 27968 ; free virtual = 31691
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1494.988 ; gain = 560.445 ; free physical = 27951 ; free virtual = 31673
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1494.988 ; gain = 560.445 ; free physical = 27951 ; free virtual = 31673
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1494.988 ; gain = 560.445 ; free physical = 27951 ; free virtual = 31673
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1494.988 ; gain = 560.445 ; free physical = 27951 ; free virtual = 31673
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1494.988 ; gain = 560.445 ; free physical = 27951 ; free virtual = 31673
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1494.988 ; gain = 560.445 ; free physical = 27951 ; free virtual = 31673
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1494.988 ; gain = 560.445 ; free physical = 27951 ; free virtual = 31673
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------+----------+
|      |BlackBox name       |Instances |
+------+--------------------+----------+
|1     |mem_blk_mem_gen_0_0 |         1|
+------+--------------------+----------+

Report Cell Usage: 
+------+--------------------+------+
|      |Cell                |Count |
+------+--------------------+------+
|1     |mem_blk_mem_gen_0_0 |     1|
|2     |BUFG                |     3|
|3     |CARRY4              |    52|
|4     |LUT1                |   212|
|5     |LUT2                |    11|
|6     |LUT3                |    39|
|7     |LUT4                |    53|
|8     |LUT5                |    47|
|9     |LUT6                |   138|
|10    |FDCE                |    88|
|11    |FDPE                |     2|
|12    |FDRE                |   185|
|13    |FDSE                |    12|
|14    |LDC                 |     1|
|15    |IBUF                |     7|
|16    |OBUF                |     7|
|17    |OBUFT               |     5|
+------+--------------------+------+

Report Instance Areas: 
+------+----------+------------+------+
|      |Instance  |Module      |Cells |
+------+----------+------------+------+
|1     |top       |            |   878|
|2     |  cpu1    |cpu         |    97|
|3     |  d1      |debouncer   |    82|
|4     |  d2      |debouncer_0 |    91|
|5     |  dbgu1   |dbgu        |   240|
|6     |    gen1  |pulsegen    |   121|
|7     |    u1    |uart_tx     |    36|
|8     |  mem1    |mem_wrapper |    42|
|9     |    mem_i |mem         |    16|
|10    |  p1      |prescaler   |   253|
|11    |  pgen1   |clocknx     |    51|
+------+----------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1494.988 ; gain = 560.445 ; free physical = 27951 ; free virtual = 31673
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 37 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1494.988 ; gain = 107.469 ; free physical = 27950 ; free virtual = 31672
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1494.988 ; gain = 560.445 ; free physical = 27950 ; free virtual = 31672
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 60 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LDC => LDCE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
68 Infos, 53 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1502.996 ; gain = 492.949 ; free physical = 27947 ; free virtual = 31671
INFO: [Common 17-1381] The checkpoint '/home/student/Dzmitry_Mikialevich/dzmitrymikialevich/dzmitrymikialevich.runs/synth_1/toplevel.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1527.008 ; gain = 0.000 ; free physical = 27946 ; free virtual = 31670
INFO: [Common 17-206] Exiting Vivado at Thu Nov  4 11:54:23 2021...
