<def f='llvm/llvm/include/llvm/CodeGen/LiveRegUnits.h' l='93' ll='99' type='void llvm::LiveRegUnits::addRegMasked(llvm::MCPhysReg Reg, llvm::LaneBitmask Mask)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/LiveRegUnits.h' l='91'>/// Adds register units covered by physical register \p Reg that are
  /// part of the lanemask \p Mask.</doc>
<use f='llvm/llvm/lib/CodeGen/LiveRegUnits.cpp' l='77' u='c' c='_ZL15addBlockLiveInsRN4llvm12LiveRegUnitsERKNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/CodeGen/RegisterScavenging.cpp' l='54' u='c' c='_ZN4llvm12RegScavenger10setRegUsedENS_8RegisterENS_11LaneBitmaskE'/>
