
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//c++filt_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401720 <.init>:
  401720:	stp	x29, x30, [sp, #-16]!
  401724:	mov	x29, sp
  401728:	bl	401bb0 <ferror@plt+0x60>
  40172c:	ldp	x29, x30, [sp], #16
  401730:	ret

Disassembly of section .plt:

0000000000401740 <memcpy@plt-0x20>:
  401740:	stp	x16, x30, [sp, #-16]!
  401744:	adrp	x16, 415000 <ferror@plt+0x134b0>
  401748:	ldr	x17, [x16, #4088]
  40174c:	add	x16, x16, #0xff8
  401750:	br	x17
  401754:	nop
  401758:	nop
  40175c:	nop

0000000000401760 <memcpy@plt>:
  401760:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401764:	ldr	x17, [x16]
  401768:	add	x16, x16, #0x0
  40176c:	br	x17

0000000000401770 <memmove@plt>:
  401770:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401774:	ldr	x17, [x16, #8]
  401778:	add	x16, x16, #0x8
  40177c:	br	x17

0000000000401780 <mkstemps@plt>:
  401780:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401784:	ldr	x17, [x16, #16]
  401788:	add	x16, x16, #0x10
  40178c:	br	x17

0000000000401790 <cplus_demangle_name_to_style@plt>:
  401790:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401794:	ldr	x17, [x16, #24]
  401798:	add	x16, x16, #0x18
  40179c:	br	x17

00000000004017a0 <strlen@plt>:
  4017a0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4017a4:	ldr	x17, [x16, #32]
  4017a8:	add	x16, x16, #0x20
  4017ac:	br	x17

00000000004017b0 <fputs@plt>:
  4017b0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4017b4:	ldr	x17, [x16, #40]
  4017b8:	add	x16, x16, #0x28
  4017bc:	br	x17

00000000004017c0 <bfd_scan_vma@plt>:
  4017c0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4017c4:	ldr	x17, [x16, #48]
  4017c8:	add	x16, x16, #0x30
  4017cc:	br	x17

00000000004017d0 <exit@plt>:
  4017d0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4017d4:	ldr	x17, [x16, #56]
  4017d8:	add	x16, x16, #0x38
  4017dc:	br	x17

00000000004017e0 <bfd_arch_list@plt>:
  4017e0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4017e4:	ldr	x17, [x16, #64]
  4017e8:	add	x16, x16, #0x40
  4017ec:	br	x17

00000000004017f0 <bfd_set_default_target@plt>:
  4017f0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4017f4:	ldr	x17, [x16, #72]
  4017f8:	add	x16, x16, #0x48
  4017fc:	br	x17

0000000000401800 <ftell@plt>:
  401800:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401804:	ldr	x17, [x16, #80]
  401808:	add	x16, x16, #0x50
  40180c:	br	x17

0000000000401810 <sprintf@plt>:
  401810:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401814:	ldr	x17, [x16, #88]
  401818:	add	x16, x16, #0x58
  40181c:	br	x17

0000000000401820 <putc@plt>:
  401820:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401824:	ldr	x17, [x16, #96]
  401828:	add	x16, x16, #0x60
  40182c:	br	x17

0000000000401830 <fputc@plt>:
  401830:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401834:	ldr	x17, [x16, #104]
  401838:	add	x16, x16, #0x68
  40183c:	br	x17

0000000000401840 <cplus_demangle_set_style@plt>:
  401840:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401844:	ldr	x17, [x16, #112]
  401848:	add	x16, x16, #0x70
  40184c:	br	x17

0000000000401850 <ctime@plt>:
  401850:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401854:	ldr	x17, [x16, #120]
  401858:	add	x16, x16, #0x78
  40185c:	br	x17

0000000000401860 <fclose@plt>:
  401860:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401864:	ldr	x17, [x16, #128]
  401868:	add	x16, x16, #0x80
  40186c:	br	x17

0000000000401870 <fopen@plt>:
  401870:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401874:	ldr	x17, [x16, #136]
  401878:	add	x16, x16, #0x88
  40187c:	br	x17

0000000000401880 <xrealloc@plt>:
  401880:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401884:	ldr	x17, [x16, #144]
  401888:	add	x16, x16, #0x90
  40188c:	br	x17

0000000000401890 <bfd_target_list@plt>:
  401890:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401894:	ldr	x17, [x16, #152]
  401898:	add	x16, x16, #0x98
  40189c:	br	x17

00000000004018a0 <__libc_start_main@plt>:
  4018a0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4018a4:	ldr	x17, [x16, #160]
  4018a8:	add	x16, x16, #0xa0
  4018ac:	br	x17

00000000004018b0 <bfd_get_error@plt>:
  4018b0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4018b4:	ldr	x17, [x16, #168]
  4018b8:	add	x16, x16, #0xa8
  4018bc:	br	x17

00000000004018c0 <memset@plt>:
  4018c0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4018c4:	ldr	x17, [x16, #176]
  4018c8:	add	x16, x16, #0xb0
  4018cc:	br	x17

00000000004018d0 <xmalloc@plt>:
  4018d0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4018d4:	ldr	x17, [x16, #184]
  4018d8:	add	x16, x16, #0xb8
  4018dc:	br	x17

00000000004018e0 <xmalloc_set_program_name@plt>:
  4018e0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4018e4:	ldr	x17, [x16, #192]
  4018e8:	add	x16, x16, #0xc0
  4018ec:	br	x17

00000000004018f0 <xstrdup@plt>:
  4018f0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4018f4:	ldr	x17, [x16, #200]
  4018f8:	add	x16, x16, #0xc8
  4018fc:	br	x17

0000000000401900 <getc@plt>:
  401900:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401904:	ldr	x17, [x16, #208]
  401908:	add	x16, x16, #0xd0
  40190c:	br	x17

0000000000401910 <strerror@plt>:
  401910:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401914:	ldr	x17, [x16, #216]
  401918:	add	x16, x16, #0xd8
  40191c:	br	x17

0000000000401920 <close@plt>:
  401920:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401924:	ldr	x17, [x16, #224]
  401928:	add	x16, x16, #0xe0
  40192c:	br	x17

0000000000401930 <strrchr@plt>:
  401930:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401934:	ldr	x17, [x16, #232]
  401938:	add	x16, x16, #0xe8
  40193c:	br	x17

0000000000401940 <__gmon_start__@plt>:
  401940:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401944:	ldr	x17, [x16, #240]
  401948:	add	x16, x16, #0xf0
  40194c:	br	x17

0000000000401950 <bfd_set_format@plt>:
  401950:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401954:	ldr	x17, [x16, #248]
  401958:	add	x16, x16, #0xf8
  40195c:	br	x17

0000000000401960 <mkdtemp@plt>:
  401960:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401964:	ldr	x17, [x16, #256]
  401968:	add	x16, x16, #0x100
  40196c:	br	x17

0000000000401970 <fseek@plt>:
  401970:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401974:	ldr	x17, [x16, #264]
  401978:	add	x16, x16, #0x108
  40197c:	br	x17

0000000000401980 <abort@plt>:
  401980:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401984:	ldr	x17, [x16, #272]
  401988:	add	x16, x16, #0x110
  40198c:	br	x17

0000000000401990 <access@plt>:
  401990:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401994:	ldr	x17, [x16, #280]
  401998:	add	x16, x16, #0x118
  40199c:	br	x17

00000000004019a0 <bfd_close_all_done@plt>:
  4019a0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4019a4:	ldr	x17, [x16, #288]
  4019a8:	add	x16, x16, #0x120
  4019ac:	br	x17

00000000004019b0 <getopt_long@plt>:
  4019b0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4019b4:	ldr	x17, [x16, #296]
  4019b8:	add	x16, x16, #0x128
  4019bc:	br	x17

00000000004019c0 <strcmp@plt>:
  4019c0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4019c4:	ldr	x17, [x16, #304]
  4019c8:	add	x16, x16, #0x130
  4019cc:	br	x17

00000000004019d0 <bfd_printable_arch_mach@plt>:
  4019d0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4019d4:	ldr	x17, [x16, #312]
  4019d8:	add	x16, x16, #0x138
  4019dc:	br	x17

00000000004019e0 <strtol@plt>:
  4019e0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4019e4:	ldr	x17, [x16, #320]
  4019e8:	add	x16, x16, #0x140
  4019ec:	br	x17

00000000004019f0 <fread@plt>:
  4019f0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  4019f4:	ldr	x17, [x16, #328]
  4019f8:	add	x16, x16, #0x148
  4019fc:	br	x17

0000000000401a00 <bfd_iterate_over_targets@plt>:
  401a00:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401a04:	ldr	x17, [x16, #336]
  401a08:	add	x16, x16, #0x150
  401a0c:	br	x17

0000000000401a10 <free@plt>:
  401a10:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401a14:	ldr	x17, [x16, #344]
  401a18:	add	x16, x16, #0x158
  401a1c:	br	x17

0000000000401a20 <strchr@plt>:
  401a20:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401a24:	ldr	x17, [x16, #352]
  401a28:	add	x16, x16, #0x160
  401a2c:	br	x17

0000000000401a30 <bfd_openw@plt>:
  401a30:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401a34:	ldr	x17, [x16, #360]
  401a38:	add	x16, x16, #0x168
  401a3c:	br	x17

0000000000401a40 <cplus_demangle@plt>:
  401a40:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401a44:	ldr	x17, [x16, #368]
  401a48:	add	x16, x16, #0x170
  401a4c:	br	x17

0000000000401a50 <fwrite@plt>:
  401a50:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401a54:	ldr	x17, [x16, #376]
  401a58:	add	x16, x16, #0x178
  401a5c:	br	x17

0000000000401a60 <bfd_set_error_program_name@plt>:
  401a60:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401a64:	ldr	x17, [x16, #384]
  401a68:	add	x16, x16, #0x180
  401a6c:	br	x17

0000000000401a70 <fflush@plt>:
  401a70:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401a74:	ldr	x17, [x16, #392]
  401a78:	add	x16, x16, #0x188
  401a7c:	br	x17

0000000000401a80 <strcpy@plt>:
  401a80:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401a84:	ldr	x17, [x16, #400]
  401a88:	add	x16, x16, #0x190
  401a8c:	br	x17

0000000000401a90 <mkstemp@plt>:
  401a90:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401a94:	ldr	x17, [x16, #408]
  401a98:	add	x16, x16, #0x198
  401a9c:	br	x17

0000000000401aa0 <xexit@plt>:
  401aa0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401aa4:	ldr	x17, [x16, #416]
  401aa8:	add	x16, x16, #0x1a0
  401aac:	br	x17

0000000000401ab0 <bfd_errmsg@plt>:
  401ab0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401ab4:	ldr	x17, [x16, #424]
  401ab8:	add	x16, x16, #0x1a8
  401abc:	br	x17

0000000000401ac0 <dcgettext@plt>:
  401ac0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401ac4:	ldr	x17, [x16, #432]
  401ac8:	add	x16, x16, #0x1b0
  401acc:	br	x17

0000000000401ad0 <vfprintf@plt>:
  401ad0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401ad4:	ldr	x17, [x16, #440]
  401ad8:	add	x16, x16, #0x1b8
  401adc:	br	x17

0000000000401ae0 <printf@plt>:
  401ae0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401ae4:	ldr	x17, [x16, #448]
  401ae8:	add	x16, x16, #0x1c0
  401aec:	br	x17

0000000000401af0 <__assert_fail@plt>:
  401af0:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401af4:	ldr	x17, [x16, #456]
  401af8:	add	x16, x16, #0x1c8
  401afc:	br	x17

0000000000401b00 <__errno_location@plt>:
  401b00:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401b04:	ldr	x17, [x16, #464]
  401b08:	add	x16, x16, #0x1d0
  401b0c:	br	x17

0000000000401b10 <getenv@plt>:
  401b10:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401b14:	ldr	x17, [x16, #472]
  401b18:	add	x16, x16, #0x1d8
  401b1c:	br	x17

0000000000401b20 <__xstat@plt>:
  401b20:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401b24:	ldr	x17, [x16, #480]
  401b28:	add	x16, x16, #0x1e0
  401b2c:	br	x17

0000000000401b30 <unlink@plt>:
  401b30:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401b34:	ldr	x17, [x16, #488]
  401b38:	add	x16, x16, #0x1e8
  401b3c:	br	x17

0000000000401b40 <fprintf@plt>:
  401b40:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401b44:	ldr	x17, [x16, #496]
  401b48:	add	x16, x16, #0x1f0
  401b4c:	br	x17

0000000000401b50 <ferror@plt>:
  401b50:	adrp	x16, 416000 <memcpy@GLIBC_2.17>
  401b54:	ldr	x17, [x16, #504]
  401b58:	add	x16, x16, #0x1f8
  401b5c:	br	x17

Disassembly of section .text:

0000000000401b60 <.text>:
  401b60:	mov	x29, #0x0                   	// #0
  401b64:	mov	x30, #0x0                   	// #0
  401b68:	mov	x5, x0
  401b6c:	ldr	x1, [sp]
  401b70:	add	x2, sp, #0x8
  401b74:	mov	x6, sp
  401b78:	movz	x0, #0x0, lsl #48
  401b7c:	movk	x0, #0x0, lsl #32
  401b80:	movk	x0, #0x40, lsl #16
  401b84:	movk	x0, #0x1e58
  401b88:	movz	x3, #0x0, lsl #48
  401b8c:	movk	x3, #0x0, lsl #32
  401b90:	movk	x3, #0x40, lsl #16
  401b94:	movk	x3, #0x3e28
  401b98:	movz	x4, #0x0, lsl #48
  401b9c:	movk	x4, #0x0, lsl #32
  401ba0:	movk	x4, #0x40, lsl #16
  401ba4:	movk	x4, #0x3ea8
  401ba8:	bl	4018a0 <__libc_start_main@plt>
  401bac:	bl	401980 <abort@plt>
  401bb0:	adrp	x0, 415000 <ferror@plt+0x134b0>
  401bb4:	ldr	x0, [x0, #4064]
  401bb8:	cbz	x0, 401bc0 <ferror@plt+0x70>
  401bbc:	b	401940 <__gmon_start__@plt>
  401bc0:	ret
  401bc4:	nop
  401bc8:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  401bcc:	add	x0, x0, #0x218
  401bd0:	adrp	x1, 416000 <memcpy@GLIBC_2.17>
  401bd4:	add	x1, x1, #0x218
  401bd8:	cmp	x1, x0
  401bdc:	b.eq	401bf4 <ferror@plt+0xa4>  // b.none
  401be0:	adrp	x1, 403000 <ferror@plt+0x14b0>
  401be4:	ldr	x1, [x1, #3784]
  401be8:	cbz	x1, 401bf4 <ferror@plt+0xa4>
  401bec:	mov	x16, x1
  401bf0:	br	x16
  401bf4:	ret
  401bf8:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  401bfc:	add	x0, x0, #0x218
  401c00:	adrp	x1, 416000 <memcpy@GLIBC_2.17>
  401c04:	add	x1, x1, #0x218
  401c08:	sub	x1, x1, x0
  401c0c:	lsr	x2, x1, #63
  401c10:	add	x1, x2, x1, asr #3
  401c14:	cmp	xzr, x1, asr #1
  401c18:	asr	x1, x1, #1
  401c1c:	b.eq	401c34 <ferror@plt+0xe4>  // b.none
  401c20:	adrp	x2, 403000 <ferror@plt+0x14b0>
  401c24:	ldr	x2, [x2, #3792]
  401c28:	cbz	x2, 401c34 <ferror@plt+0xe4>
  401c2c:	mov	x16, x2
  401c30:	br	x16
  401c34:	ret
  401c38:	stp	x29, x30, [sp, #-32]!
  401c3c:	mov	x29, sp
  401c40:	str	x19, [sp, #16]
  401c44:	adrp	x19, 416000 <memcpy@GLIBC_2.17>
  401c48:	ldrb	w0, [x19, #584]
  401c4c:	cbnz	w0, 401c5c <ferror@plt+0x10c>
  401c50:	bl	401bc8 <ferror@plt+0x78>
  401c54:	mov	w0, #0x1                   	// #1
  401c58:	strb	w0, [x19, #584]
  401c5c:	ldr	x19, [sp, #16]
  401c60:	ldp	x29, x30, [sp], #32
  401c64:	ret
  401c68:	b	401bf8 <ferror@plt+0xa8>
  401c6c:	stp	x29, x30, [sp, #-48]!
  401c70:	mov	x29, sp
  401c74:	stp	x19, x20, [sp, #16]
  401c78:	stp	x21, x22, [sp, #32]
  401c7c:	mov	x19, x0
  401c80:	mov	w21, w1
  401c84:	adrp	x1, 41e000 <stdin@@GLIBC_2.17+0x7dc0>
  401c88:	ldr	x2, [x1, #624]
  401c8c:	adrp	x1, 403000 <ferror@plt+0x14b0>
  401c90:	add	x1, x1, #0xed8
  401c94:	bl	401b40 <fprintf@plt>
  401c98:	adrp	x2, 404000 <ferror@plt+0x24b0>
  401c9c:	add	x2, x2, #0x298
  401ca0:	adrp	x1, 403000 <ferror@plt+0x14b0>
  401ca4:	add	x1, x1, #0xf00
  401ca8:	mov	x0, x19
  401cac:	bl	401b40 <fprintf@plt>
  401cb0:	adrp	x2, 403000 <ferror@plt+0x14b0>
  401cb4:	add	x2, x2, #0xf50
  401cb8:	adrp	x1, 403000 <ferror@plt+0x14b0>
  401cbc:	add	x1, x1, #0xf60
  401cc0:	mov	x0, x19
  401cc4:	bl	401b40 <fprintf@plt>
  401cc8:	mov	x3, x19
  401ccc:	mov	x2, #0x184                 	// #388
  401cd0:	mov	x1, #0x1                   	// #1
  401cd4:	adrp	x0, 403000 <ferror@plt+0x14b0>
  401cd8:	add	x0, x0, #0xfa8
  401cdc:	bl	401a50 <fwrite@plt>
  401ce0:	adrp	x0, 415000 <ferror@plt+0x134b0>
  401ce4:	add	x20, x0, #0xcf8
  401ce8:	ldr	x2, [x0, #3320]
  401cec:	adrp	x1, 404000 <ferror@plt+0x24b0>
  401cf0:	add	x1, x1, #0x130
  401cf4:	mov	x0, x19
  401cf8:	bl	401b40 <fprintf@plt>
  401cfc:	ldr	w0, [x20, #32]
  401d00:	cbz	w0, 401d2c <ferror@plt+0x1dc>
  401d04:	adrp	x20, 415000 <ferror@plt+0x134b0>
  401d08:	add	x20, x20, #0xd10
  401d0c:	adrp	x22, 404000 <ferror@plt+0x24b0>
  401d10:	add	x22, x22, #0x138
  401d14:	ldr	x2, [x20], #24
  401d18:	mov	x1, x22
  401d1c:	mov	x0, x19
  401d20:	bl	401b40 <fprintf@plt>
  401d24:	ldr	w0, [x20, #8]
  401d28:	cbnz	w0, 401d14 <ferror@plt+0x1c4>
  401d2c:	mov	x1, x19
  401d30:	mov	w0, #0x7d                  	// #125
  401d34:	bl	401830 <fputc@plt>
  401d38:	mov	x3, x19
  401d3c:	mov	x2, #0x2                   	// #2
  401d40:	mov	x1, #0x1                   	// #1
  401d44:	adrp	x0, 404000 <ferror@plt+0x24b0>
  401d48:	add	x0, x0, #0x140
  401d4c:	bl	401a50 <fwrite@plt>
  401d50:	mov	x3, x19
  401d54:	mov	x2, #0x150                 	// #336
  401d58:	mov	x1, #0x1                   	// #1
  401d5c:	adrp	x0, 404000 <ferror@plt+0x24b0>
  401d60:	add	x0, x0, #0x148
  401d64:	bl	401a50 <fwrite@plt>
  401d68:	cbz	w21, 401d74 <ferror@plt+0x224>
  401d6c:	mov	w0, w21
  401d70:	bl	4017d0 <exit@plt>
  401d74:	mov	w2, #0x5                   	// #5
  401d78:	adrp	x1, 404000 <ferror@plt+0x24b0>
  401d7c:	add	x1, x1, #0x2a0
  401d80:	mov	x0, #0x0                   	// #0
  401d84:	bl	401ac0 <dcgettext@plt>
  401d88:	adrp	x2, 404000 <ferror@plt+0x24b0>
  401d8c:	add	x2, x2, #0x2b8
  401d90:	mov	x1, x0
  401d94:	mov	x0, x19
  401d98:	bl	401b40 <fprintf@plt>
  401d9c:	b	401d6c <ferror@plt+0x21c>
  401da0:	stp	x29, x30, [sp, #-32]!
  401da4:	mov	x29, sp
  401da8:	stp	x19, x20, [sp, #16]
  401dac:	mov	x19, x0
  401db0:	ldrb	w0, [x0]
  401db4:	cmp	w0, #0x2e
  401db8:	cset	w1, eq  // eq = none
  401dbc:	cmp	w0, #0x24
  401dc0:	csinc	w1, w1, wzr, ne  // ne = any
  401dc4:	mov	w0, w1
  401dc8:	adrp	x2, 416000 <memcpy@GLIBC_2.17>
  401dcc:	ldr	w2, [x2, #592]
  401dd0:	cbz	w2, 401de4 <ferror@plt+0x294>
  401dd4:	and	x2, x1, #0xff
  401dd8:	ldrb	w2, [x19, x2]
  401ddc:	cmp	w2, #0x5f
  401de0:	cinc	w0, w1, eq  // eq = none
  401de4:	mov	w0, w0
  401de8:	adrp	x1, 416000 <memcpy@GLIBC_2.17>
  401dec:	ldr	w1, [x1, #528]
  401df0:	add	x0, x19, x0
  401df4:	bl	401a40 <cplus_demangle@plt>
  401df8:	mov	x20, x0
  401dfc:	cbz	x0, 401e30 <ferror@plt+0x2e0>
  401e00:	ldrb	w0, [x19]
  401e04:	cmp	w0, #0x2e
  401e08:	b.eq	401e44 <ferror@plt+0x2f4>  // b.none
  401e0c:	mov	x1, x20
  401e10:	adrp	x0, 404000 <ferror@plt+0x24b0>
  401e14:	add	x0, x0, #0x7f8
  401e18:	bl	401ae0 <printf@plt>
  401e1c:	mov	x0, x20
  401e20:	bl	401a10 <free@plt>
  401e24:	ldp	x19, x20, [sp, #16]
  401e28:	ldp	x29, x30, [sp], #32
  401e2c:	ret
  401e30:	mov	x1, x19
  401e34:	adrp	x0, 404000 <ferror@plt+0x24b0>
  401e38:	add	x0, x0, #0x7f8
  401e3c:	bl	401ae0 <printf@plt>
  401e40:	b	401e24 <ferror@plt+0x2d4>
  401e44:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  401e48:	ldr	x1, [x0, #568]
  401e4c:	mov	w0, #0x2e                  	// #46
  401e50:	bl	401820 <putc@plt>
  401e54:	b	401e0c <ferror@plt+0x2bc>
  401e58:	stp	x29, x30, [sp, #-96]!
  401e5c:	mov	x29, sp
  401e60:	stp	x19, x20, [sp, #16]
  401e64:	stp	x21, x22, [sp, #32]
  401e68:	stp	x23, x24, [sp, #48]
  401e6c:	str	x25, [sp, #64]
  401e70:	str	w0, [sp, #92]
  401e74:	str	x1, [sp, #80]
  401e78:	ldr	x0, [x1]
  401e7c:	adrp	x19, 41e000 <stdin@@GLIBC_2.17+0x7dc0>
  401e80:	str	x0, [x19, #624]
  401e84:	bl	4018e0 <xmalloc_set_program_name@plt>
  401e88:	ldr	x0, [x19, #624]
  401e8c:	bl	401a60 <bfd_set_error_program_name@plt>
  401e90:	add	x1, sp, #0x50
  401e94:	add	x0, sp, #0x5c
  401e98:	bl	40380c <ferror@plt+0x1cbc>
  401e9c:	adrp	x20, 404000 <ferror@plt+0x24b0>
  401ea0:	add	x20, x20, #0x420
  401ea4:	adrp	x19, 404000 <ferror@plt+0x24b0>
  401ea8:	add	x19, x19, #0x310
  401eac:	adrp	x21, 416000 <memcpy@GLIBC_2.17>
  401eb0:	add	x21, x21, #0x210
  401eb4:	adrp	x22, 416000 <memcpy@GLIBC_2.17>
  401eb8:	b	401ee4 <ferror@plt+0x394>
  401ebc:	cmp	w0, #0x52
  401ec0:	b.eq	401fe0 <ferror@plt+0x490>  // b.none
  401ec4:	cmp	w0, #0x5f
  401ec8:	b.ne	401edc <ferror@plt+0x38c>  // b.any
  401ecc:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  401ed0:	mov	w1, #0x1                   	// #1
  401ed4:	str	w1, [x0, #592]
  401ed8:	b	401ee4 <ferror@plt+0x394>
  401edc:	cmp	w0, #0x3f
  401ee0:	b.eq	401fa0 <ferror@plt+0x450>  // b.none
  401ee4:	mov	x4, #0x0                   	// #0
  401ee8:	mov	x3, x20
  401eec:	mov	x2, x19
  401ef0:	ldr	x1, [sp, #80]
  401ef4:	ldr	w0, [sp, #92]
  401ef8:	bl	4019b0 <getopt_long@plt>
  401efc:	cmn	w0, #0x1
  401f00:	b.eq	40203c <ferror@plt+0x4ec>  // b.none
  401f04:	cmp	w0, #0x70
  401f08:	b.eq	401fc0 <ferror@plt+0x470>  // b.none
  401f0c:	cmp	w0, #0x70
  401f10:	b.gt	401f3c <ferror@plt+0x3ec>
  401f14:	cmp	w0, #0x68
  401f18:	b.eq	401fb0 <ferror@plt+0x460>  // b.none
  401f1c:	b.le	401ebc <ferror@plt+0x36c>
  401f20:	cmp	w0, #0x69
  401f24:	b.eq	402000 <ferror@plt+0x4b0>  // b.none
  401f28:	cmp	w0, #0x6e
  401f2c:	b.ne	401ee4 <ferror@plt+0x394>  // b.any
  401f30:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  401f34:	str	wzr, [x0, #592]
  401f38:	b	401ee4 <ferror@plt+0x394>
  401f3c:	cmp	w0, #0x74
  401f40:	b.eq	401ff0 <ferror@plt+0x4a0>  // b.none
  401f44:	cmp	w0, #0x74
  401f48:	b.le	401f7c <ferror@plt+0x42c>
  401f4c:	cmp	w0, #0x76
  401f50:	b.ne	401ee4 <ferror@plt+0x394>  // b.any
  401f54:	adrp	x0, 404000 <ferror@plt+0x24b0>
  401f58:	add	x0, x0, #0x2e0
  401f5c:	bl	40327c <ferror@plt+0x172c>
  401f60:	mov	w0, #0x0                   	// #0
  401f64:	ldp	x19, x20, [sp, #16]
  401f68:	ldp	x21, x22, [sp, #32]
  401f6c:	ldp	x23, x24, [sp, #48]
  401f70:	ldr	x25, [sp, #64]
  401f74:	ldp	x29, x30, [sp], #96
  401f78:	ret
  401f7c:	cmp	w0, #0x72
  401f80:	b.eq	401fd0 <ferror@plt+0x480>  // b.none
  401f84:	cmp	w0, #0x73
  401f88:	b.ne	401ee4 <ferror@plt+0x394>  // b.any
  401f8c:	ldr	x0, [x22, #552]
  401f90:	bl	401790 <cplus_demangle_name_to_style@plt>
  401f94:	cbz	w0, 402010 <ferror@plt+0x4c0>
  401f98:	bl	401840 <cplus_demangle_set_style@plt>
  401f9c:	b	401ee4 <ferror@plt+0x394>
  401fa0:	mov	w1, #0x1                   	// #1
  401fa4:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  401fa8:	ldr	x0, [x0, #544]
  401fac:	bl	401c6c <ferror@plt+0x11c>
  401fb0:	mov	w1, #0x0                   	// #0
  401fb4:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  401fb8:	ldr	x0, [x0, #568]
  401fbc:	bl	401c6c <ferror@plt+0x11c>
  401fc0:	ldr	w0, [x21]
  401fc4:	and	w0, w0, #0xfffffffe
  401fc8:	str	w0, [x21]
  401fcc:	b	401ee4 <ferror@plt+0x394>
  401fd0:	ldr	w0, [x21]
  401fd4:	orr	w0, w0, #0x40000
  401fd8:	str	w0, [x21]
  401fdc:	b	401ee4 <ferror@plt+0x394>
  401fe0:	ldr	w0, [x21]
  401fe4:	and	w0, w0, #0xfffbffff
  401fe8:	str	w0, [x21]
  401fec:	b	401ee4 <ferror@plt+0x394>
  401ff0:	ldr	w0, [x21]
  401ff4:	orr	w0, w0, #0x10
  401ff8:	str	w0, [x21]
  401ffc:	b	401ee4 <ferror@plt+0x394>
  402000:	ldr	w0, [x21]
  402004:	and	w0, w0, #0xfffffff7
  402008:	str	w0, [x21]
  40200c:	b	401ee4 <ferror@plt+0x394>
  402010:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  402014:	ldr	x3, [x0, #552]
  402018:	adrp	x0, 41e000 <stdin@@GLIBC_2.17+0x7dc0>
  40201c:	ldr	x2, [x0, #624]
  402020:	adrp	x1, 404000 <ferror@plt+0x24b0>
  402024:	add	x1, x1, #0x2e8
  402028:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  40202c:	ldr	x0, [x0, #544]
  402030:	bl	401b40 <fprintf@plt>
  402034:	mov	w0, #0x1                   	// #1
  402038:	b	401f64 <ferror@plt+0x414>
  40203c:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  402040:	ldr	w0, [x0, #560]
  402044:	ldr	w1, [sp, #92]
  402048:	cmp	w0, w1
  40204c:	b.lt	402088 <ferror@plt+0x538>  // b.tstop
  402050:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  402054:	ldr	w0, [x0, #536]
  402058:	cmp	w0, #0x8, lsl #12
  40205c:	b.eq	402074 <ferror@plt+0x524>  // b.none
  402060:	b.gt	4020dc <ferror@plt+0x58c>
  402064:	cmp	w0, #0x100
  402068:	b.eq	402074 <ferror@plt+0x524>  // b.none
  40206c:	cmp	w0, #0x4, lsl #12
  402070:	b.ne	4020d0 <ferror@plt+0x580>  // b.any
  402074:	adrp	x25, 415000 <ferror@plt+0x134b0>
  402078:	adrp	x24, 404000 <ferror@plt+0x24b0>
  40207c:	add	x24, x24, #0x358
  402080:	add	x23, x25, #0xaf8
  402084:	b	402170 <ferror@plt+0x620>
  402088:	adrp	x21, 416000 <memcpy@GLIBC_2.17>
  40208c:	mov	w20, #0xa                   	// #10
  402090:	adrp	x19, 416000 <memcpy@GLIBC_2.17>
  402094:	add	x19, x19, #0x230
  402098:	ldr	x1, [sp, #80]
  40209c:	ldr	x0, [x1, w0, sxtw #3]
  4020a0:	bl	401da0 <ferror@plt+0x250>
  4020a4:	ldr	x1, [x21, #568]
  4020a8:	mov	w0, w20
  4020ac:	bl	401820 <putc@plt>
  4020b0:	ldr	w0, [x19]
  4020b4:	add	w0, w0, #0x1
  4020b8:	str	w0, [x19]
  4020bc:	ldr	w1, [sp, #92]
  4020c0:	cmp	w0, w1
  4020c4:	b.lt	402098 <ferror@plt+0x548>  // b.tstop
  4020c8:	mov	w0, #0x0                   	// #0
  4020cc:	b	401f64 <ferror@plt+0x414>
  4020d0:	cmp	w0, #0x4
  4020d4:	b.eq	402074 <ferror@plt+0x524>  // b.none
  4020d8:	b	4020e8 <ferror@plt+0x598>
  4020dc:	sub	w0, w0, #0x10, lsl #12
  4020e0:	tst	w0, #0xfffeffff
  4020e4:	b.eq	402074 <ferror@plt+0x524>  // b.none
  4020e8:	adrp	x0, 404000 <ferror@plt+0x24b0>
  4020ec:	add	x0, x0, #0x320
  4020f0:	bl	4025a8 <ferror@plt+0xa58>
  4020f4:	mov	x0, #0x7ffe                	// #32766
  4020f8:	cmp	x20, x0
  4020fc:	b.eq	402198 <ferror@plt+0x648>  // b.none
  402100:	add	w21, w21, #0x1
  402104:	strb	w19, [x20, x22]
  402108:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  40210c:	ldr	x0, [x0, #576]
  402110:	bl	401900 <getc@plt>
  402114:	mov	w19, w0
  402118:	add	x20, x20, #0x1
  40211c:	cmn	w0, #0x1
  402120:	b.eq	40219c <ferror@plt+0x64c>  // b.none
  402124:	mov	w21, w20
  402128:	and	x0, x19, #0xff
  40212c:	ldrh	w0, [x23, x0, lsl #1]
  402130:	mov	w1, #0x8c                  	// #140
  402134:	tst	w1, w0
  402138:	b.ne	4020f4 <ferror@plt+0x5a4>  // b.any
  40213c:	mov	w1, w19
  402140:	mov	x0, x24
  402144:	bl	401a20 <strchr@plt>
  402148:	cbnz	x0, 4020f4 <ferror@plt+0x5a4>
  40214c:	cbnz	w20, 40219c <ferror@plt+0x64c>
  402150:	cmn	w19, #0x1
  402154:	b.eq	4021c0 <ferror@plt+0x670>  // b.none
  402158:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  40215c:	ldr	x1, [x0, #568]
  402160:	mov	w0, w19
  402164:	bl	401820 <putc@plt>
  402168:	cmp	w19, #0xa
  40216c:	b.eq	4021b0 <ferror@plt+0x660>  // b.none
  402170:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  402174:	ldr	x0, [x0, #576]
  402178:	bl	401900 <getc@plt>
  40217c:	mov	w19, w0
  402180:	cmn	w0, #0x1
  402184:	b.eq	4021c0 <ferror@plt+0x670>  // b.none
  402188:	mov	x20, #0x0                   	// #0
  40218c:	adrp	x22, 416000 <memcpy@GLIBC_2.17>
  402190:	add	x22, x22, #0x258
  402194:	b	402124 <ferror@plt+0x5d4>
  402198:	mov	w21, #0x7ffe                	// #32766
  40219c:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  4021a0:	add	x0, x0, #0x258
  4021a4:	strb	wzr, [x0, w21, uxtw]
  4021a8:	bl	401da0 <ferror@plt+0x250>
  4021ac:	b	402150 <ferror@plt+0x600>
  4021b0:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  4021b4:	ldr	x0, [x0, #568]
  4021b8:	bl	401a70 <fflush@plt>
  4021bc:	b	402080 <ferror@plt+0x530>
  4021c0:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  4021c4:	ldr	x0, [x0, #568]
  4021c8:	bl	401a70 <fflush@plt>
  4021cc:	mov	w0, #0x0                   	// #0
  4021d0:	b	401f64 <ferror@plt+0x414>
  4021d4:	stp	x29, x30, [sp, #-16]!
  4021d8:	mov	x29, sp
  4021dc:	cbz	w0, 402200 <ferror@plt+0x6b0>
  4021e0:	cmp	w0, #0x1
  4021e4:	b.eq	40221c <ferror@plt+0x6cc>  // b.none
  4021e8:	mov	w2, #0x5                   	// #5
  4021ec:	adrp	x1, 404000 <ferror@plt+0x24b0>
  4021f0:	add	x1, x1, #0x5e0
  4021f4:	mov	x0, #0x0                   	// #0
  4021f8:	bl	401ac0 <dcgettext@plt>
  4021fc:	b	402214 <ferror@plt+0x6c4>
  402200:	mov	w2, #0x5                   	// #5
  402204:	adrp	x1, 404000 <ferror@plt+0x24b0>
  402208:	add	x1, x1, #0x5c0
  40220c:	mov	x0, #0x0                   	// #0
  402210:	bl	401ac0 <dcgettext@plt>
  402214:	ldp	x29, x30, [sp], #16
  402218:	ret
  40221c:	mov	w2, #0x5                   	// #5
  402220:	adrp	x1, 404000 <ferror@plt+0x24b0>
  402224:	add	x1, x1, #0x5d0
  402228:	mov	x0, #0x0                   	// #0
  40222c:	bl	401ac0 <dcgettext@plt>
  402230:	b	402214 <ferror@plt+0x6c4>
  402234:	stp	x29, x30, [sp, #-48]!
  402238:	mov	x29, sp
  40223c:	stp	x19, x20, [sp, #16]
  402240:	str	x21, [sp, #32]
  402244:	mov	x21, x0
  402248:	mov	w1, #0x2f                  	// #47
  40224c:	bl	401930 <strrchr@plt>
  402250:	cbz	x0, 4022ac <ferror@plt+0x75c>
  402254:	sub	x19, x0, x21
  402258:	add	x0, x19, #0xb
  40225c:	bl	4018d0 <xmalloc@plt>
  402260:	mov	x20, x0
  402264:	mov	x2, x19
  402268:	mov	x1, x21
  40226c:	bl	401760 <memcpy@plt>
  402270:	add	x1, x19, #0x1
  402274:	mov	w0, #0x2f                  	// #47
  402278:	strb	w0, [x20, x19]
  40227c:	add	x2, x20, x1
  402280:	adrp	x0, 404000 <ferror@plt+0x24b0>
  402284:	add	x0, x0, #0x5f8
  402288:	ldr	x3, [x0]
  40228c:	str	x3, [x20, x1]
  402290:	ldrb	w0, [x0, #8]
  402294:	strb	w0, [x2, #8]
  402298:	mov	x0, x20
  40229c:	ldp	x19, x20, [sp, #16]
  4022a0:	ldr	x21, [sp, #32]
  4022a4:	ldp	x29, x30, [sp], #48
  4022a8:	ret
  4022ac:	mov	x0, #0x9                   	// #9
  4022b0:	bl	4018d0 <xmalloc@plt>
  4022b4:	mov	x20, x0
  4022b8:	mov	x1, #0x0                   	// #0
  4022bc:	b	40227c <ferror@plt+0x72c>
  4022c0:	stp	x29, x30, [sp, #-32]!
  4022c4:	mov	x29, sp
  4022c8:	stp	x19, x20, [sp, #16]
  4022cc:	mov	x19, x0
  4022d0:	bl	4018b0 <bfd_get_error@plt>
  4022d4:	cbnz	w0, 402330 <ferror@plt+0x7e0>
  4022d8:	mov	w2, #0x5                   	// #5
  4022dc:	adrp	x1, 404000 <ferror@plt+0x24b0>
  4022e0:	add	x1, x1, #0x608
  4022e4:	mov	x0, #0x0                   	// #0
  4022e8:	bl	401ac0 <dcgettext@plt>
  4022ec:	mov	x20, x0
  4022f0:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  4022f4:	ldr	x0, [x0, #568]
  4022f8:	bl	401a70 <fflush@plt>
  4022fc:	cbz	x19, 40233c <ferror@plt+0x7ec>
  402300:	mov	x4, x20
  402304:	mov	x3, x19
  402308:	adrp	x0, 41e000 <stdin@@GLIBC_2.17+0x7dc0>
  40230c:	ldr	x2, [x0, #624]
  402310:	adrp	x1, 404000 <ferror@plt+0x24b0>
  402314:	add	x1, x1, #0x620
  402318:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  40231c:	ldr	x0, [x0, #544]
  402320:	bl	401b40 <fprintf@plt>
  402324:	ldp	x19, x20, [sp, #16]
  402328:	ldp	x29, x30, [sp], #32
  40232c:	ret
  402330:	bl	401ab0 <bfd_errmsg@plt>
  402334:	mov	x20, x0
  402338:	b	4022f0 <ferror@plt+0x7a0>
  40233c:	mov	x3, x20
  402340:	adrp	x0, 41e000 <stdin@@GLIBC_2.17+0x7dc0>
  402344:	ldr	x2, [x0, #624]
  402348:	adrp	x1, 404000 <ferror@plt+0x24b0>
  40234c:	add	x1, x1, #0xb18
  402350:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  402354:	ldr	x0, [x0, #544]
  402358:	bl	401b40 <fprintf@plt>
  40235c:	b	402324 <ferror@plt+0x7d4>
  402360:	stp	x29, x30, [sp, #-64]!
  402364:	mov	x29, sp
  402368:	stp	x19, x20, [sp, #16]
  40236c:	stp	x21, x22, [sp, #32]
  402370:	str	x23, [sp, #48]
  402374:	mov	x22, x0
  402378:	mov	x21, x1
  40237c:	ldr	w1, [x1, #12]
  402380:	add	w1, w1, #0x1
  402384:	str	w1, [x21, #12]
  402388:	sxtw	x0, w1
  40238c:	add	x3, x0, w1, sxtw #1
  402390:	ldr	x2, [x21, #16]
  402394:	cmp	x2, x3, lsl #5
  402398:	b.cs	4023d4 <ferror@plt+0x884>  // b.hs, b.nlast
  40239c:	lsl	x19, x3, #6
  4023a0:	cmp	w1, #0x3f
  4023a4:	mov	x0, #0x3000                	// #12288
  4023a8:	csel	x19, x19, x0, gt
  4023ac:	mov	x1, x19
  4023b0:	ldr	x0, [x21, #24]
  4023b4:	bl	401880 <xrealloc@plt>
  4023b8:	str	x0, [x21, #24]
  4023bc:	ldr	x3, [x21, #16]
  4023c0:	sub	x2, x19, x3
  4023c4:	mov	w1, #0x0                   	// #0
  4023c8:	add	x0, x0, x3
  4023cc:	bl	4018c0 <memset@plt>
  4023d0:	str	x19, [x21, #16]
  4023d4:	ldr	x1, [x22]
  4023d8:	ldrsw	x0, [x21, #12]
  4023dc:	ldr	x2, [x21, #24]
  4023e0:	add	x0, x0, x0, lsl #1
  4023e4:	add	x0, x2, x0, lsl #5
  4023e8:	stur	x1, [x0, #-96]
  4023ec:	mov	w2, #0x5                   	// #5
  4023f0:	adrp	x1, 404000 <ferror@plt+0x24b0>
  4023f4:	add	x1, x1, #0x630
  4023f8:	mov	x0, #0x0                   	// #0
  4023fc:	bl	401ac0 <dcgettext@plt>
  402400:	mov	x19, x0
  402404:	ldr	x23, [x22]
  402408:	ldr	w0, [x22, #16]
  40240c:	bl	4021d4 <ferror@plt+0x684>
  402410:	mov	x20, x0
  402414:	ldr	w0, [x22, #12]
  402418:	bl	4021d4 <ferror@plt+0x684>
  40241c:	mov	x3, x0
  402420:	mov	x2, x20
  402424:	mov	x1, x23
  402428:	mov	x0, x19
  40242c:	bl	401ae0 <printf@plt>
  402430:	ldr	x1, [x22]
  402434:	ldr	x0, [x21]
  402438:	bl	401a30 <bfd_openw@plt>
  40243c:	mov	x20, x0
  402440:	cbz	x0, 402464 <ferror@plt+0x914>
  402444:	mov	w1, #0x1                   	// #1
  402448:	bl	401950 <bfd_set_format@plt>
  40244c:	mov	w19, #0x2                   	// #2
  402450:	cbz	w0, 402478 <ferror@plt+0x928>
  402454:	adrp	x22, 404000 <ferror@plt+0x24b0>
  402458:	add	x22, x22, #0x650
  40245c:	mov	w23, #0x1                   	// #1
  402460:	b	4024f8 <ferror@plt+0x9a8>
  402464:	ldr	x0, [x21]
  402468:	bl	4022c0 <ferror@plt+0x770>
  40246c:	mov	w0, #0x1                   	// #1
  402470:	str	w0, [x21, #8]
  402474:	b	40248c <ferror@plt+0x93c>
  402478:	bl	4018b0 <bfd_get_error@plt>
  40247c:	cmp	w0, #0x5
  402480:	b.ne	4024a4 <ferror@plt+0x954>  // b.any
  402484:	mov	x0, x20
  402488:	bl	4019a0 <bfd_close_all_done@plt>
  40248c:	ldr	w0, [x21, #8]
  402490:	ldp	x19, x20, [sp, #16]
  402494:	ldp	x21, x22, [sp, #32]
  402498:	ldr	x23, [sp, #48]
  40249c:	ldp	x29, x30, [sp], #64
  4024a0:	ret
  4024a4:	ldr	x0, [x22]
  4024a8:	bl	4022c0 <ferror@plt+0x770>
  4024ac:	mov	w0, #0x1                   	// #1
  4024b0:	str	w0, [x21, #8]
  4024b4:	b	402484 <ferror@plt+0x934>
  4024b8:	mov	x1, #0x0                   	// #0
  4024bc:	mov	w0, w19
  4024c0:	bl	4019d0 <bfd_printable_arch_mach@plt>
  4024c4:	mov	x1, x0
  4024c8:	mov	x0, x22
  4024cc:	bl	401ae0 <printf@plt>
  4024d0:	ldrsw	x2, [x21, #12]
  4024d4:	ldr	x0, [x21, #24]
  4024d8:	add	x2, x2, x2, lsl #1
  4024dc:	add	x2, x0, x2, lsl #5
  4024e0:	sub	w0, w19, #0x2
  4024e4:	add	x2, x2, x0
  4024e8:	sturb	w23, [x2, #-88]
  4024ec:	add	w19, w19, #0x1
  4024f0:	cmp	w19, #0x59
  4024f4:	b.eq	402484 <ferror@plt+0x934>  // b.none
  4024f8:	ldr	x0, [x20, #8]
  4024fc:	ldr	x3, [x0, #656]
  402500:	mov	x2, #0x0                   	// #0
  402504:	mov	w1, w19
  402508:	mov	x0, x20
  40250c:	blr	x3
  402510:	cbz	w0, 4024ec <ferror@plt+0x99c>
  402514:	b	4024b8 <ferror@plt+0x968>
  402518:	stp	x29, x30, [sp, #-16]!
  40251c:	mov	x29, sp
  402520:	bl	4022c0 <ferror@plt+0x770>
  402524:	mov	w0, #0x1                   	// #1
  402528:	bl	401aa0 <xexit@plt>
  40252c:	stp	x29, x30, [sp, #-80]!
  402530:	mov	x29, sp
  402534:	stp	x19, x20, [sp, #16]
  402538:	str	x21, [sp, #32]
  40253c:	mov	x21, x0
  402540:	mov	x19, x1
  402544:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  402548:	ldr	x0, [x0, #568]
  40254c:	bl	401a70 <fflush@plt>
  402550:	adrp	x20, 416000 <memcpy@GLIBC_2.17>
  402554:	adrp	x0, 41e000 <stdin@@GLIBC_2.17+0x7dc0>
  402558:	ldr	x2, [x0, #624]
  40255c:	adrp	x1, 404000 <ferror@plt+0x24b0>
  402560:	add	x1, x1, #0x658
  402564:	ldr	x0, [x20, #544]
  402568:	bl	401b40 <fprintf@plt>
  40256c:	ldp	x0, x1, [x19]
  402570:	stp	x0, x1, [sp, #48]
  402574:	ldp	x0, x1, [x19, #16]
  402578:	stp	x0, x1, [sp, #64]
  40257c:	add	x2, sp, #0x30
  402580:	mov	x1, x21
  402584:	ldr	x0, [x20, #544]
  402588:	bl	401ad0 <vfprintf@plt>
  40258c:	ldr	x1, [x20, #544]
  402590:	mov	w0, #0xa                   	// #10
  402594:	bl	401820 <putc@plt>
  402598:	ldp	x19, x20, [sp, #16]
  40259c:	ldr	x21, [sp, #32]
  4025a0:	ldp	x29, x30, [sp], #80
  4025a4:	ret
  4025a8:	stp	x29, x30, [sp, #-272]!
  4025ac:	mov	x29, sp
  4025b0:	str	x1, [sp, #216]
  4025b4:	str	x2, [sp, #224]
  4025b8:	str	x3, [sp, #232]
  4025bc:	str	x4, [sp, #240]
  4025c0:	str	x5, [sp, #248]
  4025c4:	str	x6, [sp, #256]
  4025c8:	str	x7, [sp, #264]
  4025cc:	str	q0, [sp, #80]
  4025d0:	str	q1, [sp, #96]
  4025d4:	str	q2, [sp, #112]
  4025d8:	str	q3, [sp, #128]
  4025dc:	str	q4, [sp, #144]
  4025e0:	str	q5, [sp, #160]
  4025e4:	str	q6, [sp, #176]
  4025e8:	str	q7, [sp, #192]
  4025ec:	add	x1, sp, #0x110
  4025f0:	str	x1, [sp, #48]
  4025f4:	str	x1, [sp, #56]
  4025f8:	add	x1, sp, #0xd0
  4025fc:	str	x1, [sp, #64]
  402600:	mov	w1, #0xffffffc8            	// #-56
  402604:	str	w1, [sp, #72]
  402608:	mov	w1, #0xffffff80            	// #-128
  40260c:	str	w1, [sp, #76]
  402610:	ldp	x2, x3, [sp, #48]
  402614:	stp	x2, x3, [sp, #16]
  402618:	ldp	x2, x3, [sp, #64]
  40261c:	stp	x2, x3, [sp, #32]
  402620:	add	x1, sp, #0x10
  402624:	bl	40252c <ferror@plt+0x9dc>
  402628:	mov	w0, #0x1                   	// #1
  40262c:	bl	401aa0 <xexit@plt>
  402630:	stp	x29, x30, [sp, #-272]!
  402634:	mov	x29, sp
  402638:	str	x1, [sp, #216]
  40263c:	str	x2, [sp, #224]
  402640:	str	x3, [sp, #232]
  402644:	str	x4, [sp, #240]
  402648:	str	x5, [sp, #248]
  40264c:	str	x6, [sp, #256]
  402650:	str	x7, [sp, #264]
  402654:	str	q0, [sp, #80]
  402658:	str	q1, [sp, #96]
  40265c:	str	q2, [sp, #112]
  402660:	str	q3, [sp, #128]
  402664:	str	q4, [sp, #144]
  402668:	str	q5, [sp, #160]
  40266c:	str	q6, [sp, #176]
  402670:	str	q7, [sp, #192]
  402674:	add	x1, sp, #0x110
  402678:	str	x1, [sp, #48]
  40267c:	str	x1, [sp, #56]
  402680:	add	x1, sp, #0xd0
  402684:	str	x1, [sp, #64]
  402688:	mov	w1, #0xffffffc8            	// #-56
  40268c:	str	w1, [sp, #72]
  402690:	mov	w1, #0xffffff80            	// #-128
  402694:	str	w1, [sp, #76]
  402698:	ldp	x2, x3, [sp, #48]
  40269c:	stp	x2, x3, [sp, #16]
  4026a0:	ldp	x2, x3, [sp, #64]
  4026a4:	stp	x2, x3, [sp, #32]
  4026a8:	add	x1, sp, #0x10
  4026ac:	bl	40252c <ferror@plt+0x9dc>
  4026b0:	ldp	x29, x30, [sp], #272
  4026b4:	ret
  4026b8:	stp	x29, x30, [sp, #-32]!
  4026bc:	mov	x29, sp
  4026c0:	adrp	x0, 404000 <ferror@plt+0x24b0>
  4026c4:	add	x0, x0, #0x660
  4026c8:	bl	4017f0 <bfd_set_default_target@plt>
  4026cc:	cbz	w0, 4026d8 <ferror@plt+0xb88>
  4026d0:	ldp	x29, x30, [sp], #32
  4026d4:	ret
  4026d8:	str	x19, [sp, #16]
  4026dc:	mov	w2, #0x5                   	// #5
  4026e0:	adrp	x1, 404000 <ferror@plt+0x24b0>
  4026e4:	add	x1, x1, #0x680
  4026e8:	mov	x0, #0x0                   	// #0
  4026ec:	bl	401ac0 <dcgettext@plt>
  4026f0:	mov	x19, x0
  4026f4:	bl	4018b0 <bfd_get_error@plt>
  4026f8:	bl	401ab0 <bfd_errmsg@plt>
  4026fc:	mov	x2, x0
  402700:	adrp	x1, 404000 <ferror@plt+0x24b0>
  402704:	add	x1, x1, #0x660
  402708:	mov	x0, x19
  40270c:	bl	4025a8 <ferror@plt+0xa58>
  402710:	stp	x29, x30, [sp, #-48]!
  402714:	mov	x29, sp
  402718:	stp	x19, x20, [sp, #16]
  40271c:	mov	x19, x0
  402720:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  402724:	ldr	x0, [x0, #568]
  402728:	bl	401a70 <fflush@plt>
  40272c:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  402730:	ldr	x20, [x0, #544]
  402734:	mov	w2, #0x5                   	// #5
  402738:	adrp	x1, 404000 <ferror@plt+0x24b0>
  40273c:	add	x1, x1, #0x6b0
  402740:	mov	x0, #0x0                   	// #0
  402744:	bl	401ac0 <dcgettext@plt>
  402748:	adrp	x1, 41e000 <stdin@@GLIBC_2.17+0x7dc0>
  40274c:	ldr	x2, [x1, #624]
  402750:	mov	x1, x0
  402754:	mov	x0, x20
  402758:	bl	401b40 <fprintf@plt>
  40275c:	ldr	x2, [x19]
  402760:	cbz	x2, 40278c <ferror@plt+0xc3c>
  402764:	str	x21, [sp, #32]
  402768:	adrp	x20, 404000 <ferror@plt+0x24b0>
  40276c:	add	x20, x20, #0x840
  402770:	adrp	x21, 416000 <memcpy@GLIBC_2.17>
  402774:	mov	x1, x20
  402778:	ldr	x0, [x21, #544]
  40277c:	bl	401b40 <fprintf@plt>
  402780:	ldr	x2, [x19, #8]!
  402784:	cbnz	x2, 402774 <ferror@plt+0xc24>
  402788:	ldr	x21, [sp, #32]
  40278c:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  402790:	ldr	x1, [x0, #544]
  402794:	mov	w0, #0xa                   	// #10
  402798:	bl	401830 <fputc@plt>
  40279c:	ldp	x19, x20, [sp, #16]
  4027a0:	ldp	x29, x30, [sp], #48
  4027a4:	ret
  4027a8:	stp	x29, x30, [sp, #-48]!
  4027ac:	mov	x29, sp
  4027b0:	stp	x19, x20, [sp, #16]
  4027b4:	stp	x21, x22, [sp, #32]
  4027b8:	mov	x20, x1
  4027bc:	cbz	x0, 40283c <ferror@plt+0xcec>
  4027c0:	mov	x19, x0
  4027c4:	mov	w2, #0x5                   	// #5
  4027c8:	adrp	x1, 404000 <ferror@plt+0x24b0>
  4027cc:	add	x1, x1, #0x6e0
  4027d0:	mov	x0, #0x0                   	// #0
  4027d4:	bl	401ac0 <dcgettext@plt>
  4027d8:	mov	x2, x19
  4027dc:	mov	x1, x0
  4027e0:	mov	x0, x20
  4027e4:	bl	401b40 <fprintf@plt>
  4027e8:	bl	401890 <bfd_target_list@plt>
  4027ec:	mov	x22, x0
  4027f0:	ldr	x2, [x0]
  4027f4:	cbz	x2, 402818 <ferror@plt+0xcc8>
  4027f8:	add	x19, x0, #0x8
  4027fc:	adrp	x21, 404000 <ferror@plt+0x24b0>
  402800:	add	x21, x21, #0x840
  402804:	mov	x1, x21
  402808:	mov	x0, x20
  40280c:	bl	401b40 <fprintf@plt>
  402810:	ldr	x2, [x19], #8
  402814:	cbnz	x2, 402804 <ferror@plt+0xcb4>
  402818:	mov	x1, x20
  40281c:	mov	w0, #0xa                   	// #10
  402820:	bl	401830 <fputc@plt>
  402824:	mov	x0, x22
  402828:	bl	401a10 <free@plt>
  40282c:	ldp	x19, x20, [sp, #16]
  402830:	ldp	x21, x22, [sp, #32]
  402834:	ldp	x29, x30, [sp], #48
  402838:	ret
  40283c:	mov	w2, #0x5                   	// #5
  402840:	adrp	x1, 404000 <ferror@plt+0x24b0>
  402844:	add	x1, x1, #0x6c8
  402848:	mov	x0, #0x0                   	// #0
  40284c:	bl	401ac0 <dcgettext@plt>
  402850:	mov	x1, x0
  402854:	mov	x0, x20
  402858:	bl	401b40 <fprintf@plt>
  40285c:	b	4027e8 <ferror@plt+0xc98>
  402860:	stp	x29, x30, [sp, #-48]!
  402864:	mov	x29, sp
  402868:	stp	x19, x20, [sp, #16]
  40286c:	stp	x21, x22, [sp, #32]
  402870:	mov	x20, x1
  402874:	cbz	x0, 4028f4 <ferror@plt+0xda4>
  402878:	mov	x19, x0
  40287c:	mov	w2, #0x5                   	// #5
  402880:	adrp	x1, 404000 <ferror@plt+0x24b0>
  402884:	add	x1, x1, #0x718
  402888:	mov	x0, #0x0                   	// #0
  40288c:	bl	401ac0 <dcgettext@plt>
  402890:	mov	x2, x19
  402894:	mov	x1, x0
  402898:	mov	x0, x20
  40289c:	bl	401b40 <fprintf@plt>
  4028a0:	bl	4017e0 <bfd_arch_list@plt>
  4028a4:	mov	x22, x0
  4028a8:	ldr	x2, [x0]
  4028ac:	cbz	x2, 4028d0 <ferror@plt+0xd80>
  4028b0:	mov	x19, x0
  4028b4:	adrp	x21, 404000 <ferror@plt+0x24b0>
  4028b8:	add	x21, x21, #0x840
  4028bc:	mov	x1, x21
  4028c0:	mov	x0, x20
  4028c4:	bl	401b40 <fprintf@plt>
  4028c8:	ldr	x2, [x19, #8]!
  4028cc:	cbnz	x2, 4028bc <ferror@plt+0xd6c>
  4028d0:	mov	x1, x20
  4028d4:	mov	w0, #0xa                   	// #10
  4028d8:	bl	401830 <fputc@plt>
  4028dc:	mov	x0, x22
  4028e0:	bl	401a10 <free@plt>
  4028e4:	ldp	x19, x20, [sp, #16]
  4028e8:	ldp	x21, x22, [sp, #32]
  4028ec:	ldp	x29, x30, [sp], #48
  4028f0:	ret
  4028f4:	mov	w2, #0x5                   	// #5
  4028f8:	adrp	x1, 404000 <ferror@plt+0x24b0>
  4028fc:	add	x1, x1, #0x6f8
  402900:	mov	x0, #0x0                   	// #0
  402904:	bl	401ac0 <dcgettext@plt>
  402908:	mov	x1, x0
  40290c:	mov	x0, x20
  402910:	bl	401b40 <fprintf@plt>
  402914:	b	4028a0 <ferror@plt+0xd50>
  402918:	stp	x29, x30, [sp, #-160]!
  40291c:	mov	x29, sp
  402920:	stp	x19, x20, [sp, #16]
  402924:	mov	w2, #0x5                   	// #5
  402928:	adrp	x1, 404000 <ferror@plt+0x24b0>
  40292c:	add	x1, x1, #0x738
  402930:	mov	x0, #0x0                   	// #0
  402934:	bl	401ac0 <dcgettext@plt>
  402938:	adrp	x1, 404000 <ferror@plt+0x24b0>
  40293c:	add	x1, x1, #0x758
  402940:	bl	401ae0 <printf@plt>
  402944:	mov	x0, #0x0                   	// #0
  402948:	bl	403e0c <ferror@plt+0x22bc>
  40294c:	str	x0, [sp, #128]
  402950:	str	wzr, [sp, #136]
  402954:	str	wzr, [sp, #140]
  402958:	str	xzr, [sp, #144]
  40295c:	str	xzr, [sp, #152]
  402960:	add	x1, sp, #0x80
  402964:	adrp	x0, 402000 <ferror@plt+0x4b0>
  402968:	add	x0, x0, #0x360
  40296c:	bl	401a00 <bfd_iterate_over_targets@plt>
  402970:	ldr	x0, [sp, #128]
  402974:	bl	401b30 <unlink@plt>
  402978:	ldr	x0, [sp, #128]
  40297c:	bl	401a10 <free@plt>
  402980:	ldr	w19, [sp, #136]
  402984:	cbz	w19, 402998 <ferror@plt+0xe48>
  402988:	ldr	w0, [sp, #136]
  40298c:	ldp	x19, x20, [sp, #16]
  402990:	ldp	x29, x30, [sp], #160
  402994:	ret
  402998:	stp	x21, x22, [sp, #32]
  40299c:	stp	x23, x24, [sp, #48]
  4029a0:	stp	x25, x26, [sp, #64]
  4029a4:	stp	x27, x28, [sp, #80]
  4029a8:	mov	w24, w19
  4029ac:	mov	w20, #0x2                   	// #2
  4029b0:	mov	x1, #0x0                   	// #0
  4029b4:	mov	w0, w20
  4029b8:	bl	4019d0 <bfd_printable_arch_mach@plt>
  4029bc:	bl	4017a0 <strlen@plt>
  4029c0:	cmp	w24, w0
  4029c4:	csel	w24, w24, w0, ge  // ge = tcont
  4029c8:	add	w20, w20, #0x1
  4029cc:	cmp	w20, #0x59
  4029d0:	b.ne	4029b0 <ferror@plt+0xe60>  // b.any
  4029d4:	adrp	x0, 404000 <ferror@plt+0x24b0>
  4029d8:	add	x0, x0, #0x770
  4029dc:	bl	401b10 <getenv@plt>
  4029e0:	mov	w1, #0x50                  	// #80
  4029e4:	cbz	x0, 402a00 <ferror@plt+0xeb0>
  4029e8:	mov	w2, #0xa                   	// #10
  4029ec:	mov	x1, #0x0                   	// #0
  4029f0:	bl	4019e0 <strtol@plt>
  4029f4:	cmp	w0, #0x0
  4029f8:	mov	w1, #0x50                  	// #80
  4029fc:	csel	w1, w0, w1, ne  // ne = any
  402a00:	ldr	w23, [sp, #140]
  402a04:	cmp	w23, #0x0
  402a08:	b.le	402c28 <ferror@plt+0x10d8>
  402a0c:	sub	w1, w1, w24
  402a10:	sub	w0, w1, #0x1
  402a14:	str	w0, [sp, #124]
  402a18:	adrp	x25, 416000 <memcpy@GLIBC_2.17>
  402a1c:	adrp	x0, 404000 <ferror@plt+0x24b0>
  402a20:	add	x0, x0, #0x788
  402a24:	str	x0, [sp, #112]
  402a28:	b	402b28 <ferror@plt+0xfd8>
  402a2c:	adrp	x2, 404000 <ferror@plt+0x24b0>
  402a30:	add	x2, x2, #0x778
  402a34:	add	w1, w24, #0x1
  402a38:	adrp	x0, 404000 <ferror@plt+0x24b0>
  402a3c:	add	x0, x0, #0x780
  402a40:	bl	401ae0 <printf@plt>
  402a44:	cmp	w19, w20
  402a48:	b.ne	402b90 <ferror@plt+0x1040>  // b.any
  402a4c:	b	402bcc <ferror@plt+0x107c>
  402a50:	ldr	x1, [x25, #568]
  402a54:	ldr	x0, [x0, x23]
  402a58:	bl	4017b0 <fputs@plt>
  402a5c:	add	x23, x23, #0x60
  402a60:	cmp	x21, x23
  402a64:	b.eq	402ab4 <ferror@plt+0xf64>  // b.none
  402a68:	ldr	x1, [x25, #568]
  402a6c:	mov	w0, #0x20                  	// #32
  402a70:	bl	401820 <putc@plt>
  402a74:	ldr	x0, [sp, #152]
  402a78:	add	x1, x0, x23
  402a7c:	add	x1, x1, x28
  402a80:	ldrb	w1, [x1, #8]
  402a84:	cbnz	w1, 402a50 <ferror@plt+0xf00>
  402a88:	ldr	x0, [x0, x23]
  402a8c:	bl	4017a0 <strlen@plt>
  402a90:	sub	w26, w0, #0x1
  402a94:	cbz	w0, 402a5c <ferror@plt+0xf0c>
  402a98:	ldr	x1, [x25, #568]
  402a9c:	mov	w0, w27
  402aa0:	bl	401820 <putc@plt>
  402aa4:	sub	w26, w26, #0x1
  402aa8:	cmn	w26, #0x1
  402aac:	b.ne	402a98 <ferror@plt+0xf48>  // b.any
  402ab0:	b	402a5c <ferror@plt+0xf0c>
  402ab4:	ldr	x1, [x25, #568]
  402ab8:	mov	w0, #0xa                   	// #10
  402abc:	bl	401820 <putc@plt>
  402ac0:	add	w22, w22, #0x1
  402ac4:	cmp	w22, #0x59
  402ac8:	b.eq	402b18 <ferror@plt+0xfc8>  // b.none
  402acc:	mov	x1, #0x0                   	// #0
  402ad0:	mov	w0, w22
  402ad4:	bl	4019d0 <bfd_printable_arch_mach@plt>
  402ad8:	ldr	x1, [sp, #112]
  402adc:	bl	4019c0 <strcmp@plt>
  402ae0:	cbz	w0, 402ac0 <ferror@plt+0xf70>
  402ae4:	mov	x1, #0x0                   	// #0
  402ae8:	mov	w0, w22
  402aec:	bl	4019d0 <bfd_printable_arch_mach@plt>
  402af0:	mov	x2, x0
  402af4:	mov	w1, w24
  402af8:	ldr	x0, [sp, #104]
  402afc:	bl	401ae0 <printf@plt>
  402b00:	cmp	w20, w19
  402b04:	b.eq	402ab4 <ferror@plt+0xf64>  // b.none
  402b08:	ldr	x23, [sp, #96]
  402b0c:	sub	w28, w22, #0x2
  402b10:	mov	w27, #0x2d                  	// #45
  402b14:	b	402a74 <ferror@plt+0xf24>
  402b18:	ldr	w23, [sp, #140]
  402b1c:	cmp	w23, w20
  402b20:	b.le	402c14 <ferror@plt+0x10c4>
  402b24:	mov	w19, w20
  402b28:	ldr	w22, [sp, #124]
  402b2c:	cmp	w19, w23
  402b30:	b.ge	402c3c <ferror@plt+0x10ec>  // b.tcont
  402b34:	sxtw	x26, w19
  402b38:	add	x21, x26, w19, sxtw #1
  402b3c:	lsl	x0, x21, #5
  402b40:	mov	x27, x0
  402b44:	ldr	x21, [sp, #152]
  402b48:	add	x21, x21, x0
  402b4c:	mov	w20, w19
  402b50:	ldr	x0, [x21]
  402b54:	bl	4017a0 <strlen@plt>
  402b58:	sub	w22, w22, #0x1
  402b5c:	subs	w22, w22, w0
  402b60:	b.mi	402a2c <ferror@plt+0xedc>  // b.first
  402b64:	add	w20, w20, #0x1
  402b68:	add	x21, x21, #0x60
  402b6c:	cmp	w20, w23
  402b70:	b.ne	402b50 <ferror@plt+0x1000>  // b.any
  402b74:	adrp	x2, 404000 <ferror@plt+0x24b0>
  402b78:	add	x2, x2, #0x778
  402b7c:	add	w1, w24, #0x1
  402b80:	adrp	x0, 404000 <ferror@plt+0x24b0>
  402b84:	add	x0, x0, #0x780
  402b88:	bl	401ae0 <printf@plt>
  402b8c:	mov	w20, w23
  402b90:	mvn	w0, w19
  402b94:	add	w0, w0, w20
  402b98:	add	x26, x26, #0x1
  402b9c:	add	x26, x0, x26
  402ba0:	add	x26, x26, x26, lsl #1
  402ba4:	lsl	x26, x26, #5
  402ba8:	adrp	x21, 404000 <ferror@plt+0x24b0>
  402bac:	add	x21, x21, #0x7d8
  402bb0:	ldr	x0, [sp, #152]
  402bb4:	ldr	x1, [x0, x27]
  402bb8:	mov	x0, x21
  402bbc:	bl	401ae0 <printf@plt>
  402bc0:	add	x27, x27, #0x60
  402bc4:	cmp	x27, x26
  402bc8:	b.ne	402bb0 <ferror@plt+0x1060>  // b.any
  402bcc:	ldr	x1, [x25, #568]
  402bd0:	mov	w0, #0xa                   	// #10
  402bd4:	bl	401820 <putc@plt>
  402bd8:	sxtw	x0, w19
  402bdc:	add	x1, x0, w19, sxtw #1
  402be0:	lsl	x1, x1, #5
  402be4:	str	x1, [sp, #96]
  402be8:	mvn	w21, w19
  402bec:	add	w21, w21, w20
  402bf0:	add	x0, x0, #0x1
  402bf4:	add	x21, x21, x0
  402bf8:	add	x21, x21, x21, lsl #1
  402bfc:	lsl	x21, x21, #5
  402c00:	mov	w22, #0x2                   	// #2
  402c04:	adrp	x0, 404000 <ferror@plt+0x24b0>
  402c08:	add	x0, x0, #0x798
  402c0c:	str	x0, [sp, #104]
  402c10:	b	402acc <ferror@plt+0xf7c>
  402c14:	ldp	x21, x22, [sp, #32]
  402c18:	ldp	x23, x24, [sp, #48]
  402c1c:	ldp	x25, x26, [sp, #64]
  402c20:	ldp	x27, x28, [sp, #80]
  402c24:	b	402988 <ferror@plt+0xe38>
  402c28:	ldp	x21, x22, [sp, #32]
  402c2c:	ldp	x23, x24, [sp, #48]
  402c30:	ldp	x25, x26, [sp, #64]
  402c34:	ldp	x27, x28, [sp, #80]
  402c38:	b	402988 <ferror@plt+0xe38>
  402c3c:	adrp	x2, 404000 <ferror@plt+0x24b0>
  402c40:	add	x2, x2, #0x778
  402c44:	add	w1, w24, #0x1
  402c48:	adrp	x0, 404000 <ferror@plt+0x24b0>
  402c4c:	add	x0, x0, #0x780
  402c50:	bl	401ae0 <printf@plt>
  402c54:	mov	w20, w19
  402c58:	b	402bcc <ferror@plt+0x107c>
  402c5c:	stp	x29, x30, [sp, #-240]!
  402c60:	mov	x29, sp
  402c64:	stp	x19, x20, [sp, #16]
  402c68:	str	x21, [sp, #32]
  402c6c:	mov	x21, x0
  402c70:	mov	x19, x1
  402c74:	mov	w20, w3
  402c78:	cbz	w2, 402c94 <ferror@plt+0x1144>
  402c7c:	ldr	x0, [x1, #8]
  402c80:	ldr	x2, [x0, #480]
  402c84:	add	x1, sp, #0x70
  402c88:	mov	x0, x19
  402c8c:	blr	x2
  402c90:	cbz	w0, 402cd0 <ferror@plt+0x1180>
  402c94:	mov	x1, x21
  402c98:	ldr	x0, [x19]
  402c9c:	bl	4017b0 <fputs@plt>
  402ca0:	cbz	w20, 402cb4 <ferror@plt+0x1164>
  402ca4:	ldrb	w0, [x19, #76]
  402ca8:	tbz	w0, #7, 402d68 <ferror@plt+0x1218>
  402cac:	ldr	x2, [x19, #96]
  402cb0:	cbnz	x2, 402d54 <ferror@plt+0x1204>
  402cb4:	mov	x1, x21
  402cb8:	mov	w0, #0xa                   	// #10
  402cbc:	bl	401830 <fputc@plt>
  402cc0:	ldp	x19, x20, [sp, #16]
  402cc4:	ldr	x21, [sp, #32]
  402cc8:	ldp	x29, x30, [sp], #240
  402ccc:	ret
  402cd0:	ldr	x0, [sp, #200]
  402cd4:	str	x0, [sp, #48]
  402cd8:	add	x0, sp, #0x30
  402cdc:	bl	401850 <ctime@plt>
  402ce0:	cbz	x0, 402d34 <ferror@plt+0x11e4>
  402ce4:	add	x3, x0, #0x14
  402ce8:	add	x2, x0, #0x4
  402cec:	adrp	x1, 404000 <ferror@plt+0x24b0>
  402cf0:	add	x1, x1, #0x7b8
  402cf4:	add	x0, sp, #0x48
  402cf8:	bl	401810 <sprintf@plt>
  402cfc:	add	x1, sp, #0x38
  402d00:	ldr	w0, [sp, #128]
  402d04:	bl	4032d4 <ferror@plt+0x1784>
  402d08:	strb	wzr, [sp, #66]
  402d0c:	add	x6, sp, #0x48
  402d10:	ldr	x5, [sp, #160]
  402d14:	ldr	w4, [sp, #140]
  402d18:	ldr	w3, [sp, #136]
  402d1c:	add	x2, sp, #0x39
  402d20:	adrp	x1, 404000 <ferror@plt+0x24b0>
  402d24:	add	x1, x1, #0x7c8
  402d28:	mov	x0, x21
  402d2c:	bl	401b40 <fprintf@plt>
  402d30:	b	402c94 <ferror@plt+0x1144>
  402d34:	mov	w2, #0x5                   	// #5
  402d38:	adrp	x1, 404000 <ferror@plt+0x24b0>
  402d3c:	add	x1, x1, #0x7a0
  402d40:	bl	401ac0 <dcgettext@plt>
  402d44:	mov	x1, x0
  402d48:	add	x0, sp, #0x48
  402d4c:	bl	401810 <sprintf@plt>
  402d50:	b	402cfc <ferror@plt+0x11ac>
  402d54:	adrp	x1, 404000 <ferror@plt+0x24b0>
  402d58:	add	x1, x1, #0x7e0
  402d5c:	mov	x0, x21
  402d60:	bl	401b40 <fprintf@plt>
  402d64:	b	402cb4 <ferror@plt+0x1164>
  402d68:	ldr	x2, [x19, #88]
  402d6c:	cbz	x2, 402cb4 <ferror@plt+0x1164>
  402d70:	adrp	x1, 404000 <ferror@plt+0x24b0>
  402d74:	add	x1, x1, #0x7e0
  402d78:	mov	x0, x21
  402d7c:	bl	401b40 <fprintf@plt>
  402d80:	b	402cb4 <ferror@plt+0x1164>
  402d84:	stp	x29, x30, [sp, #-32]!
  402d88:	mov	x29, sp
  402d8c:	str	x19, [sp, #16]
  402d90:	bl	402234 <ferror@plt+0x6e4>
  402d94:	mov	x19, x0
  402d98:	bl	401a90 <mkstemp@plt>
  402d9c:	cmn	w0, #0x1
  402da0:	b.eq	402db8 <ferror@plt+0x1268>  // b.none
  402da4:	bl	401920 <close@plt>
  402da8:	mov	x0, x19
  402dac:	ldr	x19, [sp, #16]
  402db0:	ldp	x29, x30, [sp], #32
  402db4:	ret
  402db8:	mov	x0, x19
  402dbc:	bl	401a10 <free@plt>
  402dc0:	mov	x19, #0x0                   	// #0
  402dc4:	b	402da8 <ferror@plt+0x1258>
  402dc8:	stp	x29, x30, [sp, #-16]!
  402dcc:	mov	x29, sp
  402dd0:	bl	402234 <ferror@plt+0x6e4>
  402dd4:	bl	401960 <mkdtemp@plt>
  402dd8:	ldp	x29, x30, [sp], #16
  402ddc:	ret
  402de0:	stp	x29, x30, [sp, #-48]!
  402de4:	mov	x29, sp
  402de8:	stp	x19, x20, [sp, #16]
  402dec:	mov	x20, x0
  402df0:	mov	x19, x1
  402df4:	mov	w2, #0x0                   	// #0
  402df8:	add	x1, sp, #0x28
  402dfc:	bl	4017c0 <bfd_scan_vma@plt>
  402e00:	ldr	x1, [sp, #40]
  402e04:	ldrb	w1, [x1]
  402e08:	cbnz	w1, 402e18 <ferror@plt+0x12c8>
  402e0c:	ldp	x19, x20, [sp, #16]
  402e10:	ldp	x29, x30, [sp], #48
  402e14:	ret
  402e18:	mov	w2, #0x5                   	// #5
  402e1c:	adrp	x1, 404000 <ferror@plt+0x24b0>
  402e20:	add	x1, x1, #0x7e8
  402e24:	mov	x0, #0x0                   	// #0
  402e28:	bl	401ac0 <dcgettext@plt>
  402e2c:	mov	x2, x20
  402e30:	mov	x1, x19
  402e34:	bl	4025a8 <ferror@plt+0xa58>
  402e38:	cbz	x0, 402f70 <ferror@plt+0x1420>
  402e3c:	stp	x29, x30, [sp, #-176]!
  402e40:	mov	x29, sp
  402e44:	stp	x19, x20, [sp, #16]
  402e48:	mov	x19, x0
  402e4c:	add	x2, sp, #0x30
  402e50:	mov	x1, x0
  402e54:	mov	w0, #0x0                   	// #0
  402e58:	bl	401b20 <__xstat@plt>
  402e5c:	tbnz	w0, #31, 402e8c <ferror@plt+0x133c>
  402e60:	ldr	w0, [sp, #64]
  402e64:	and	w0, w0, #0xf000
  402e68:	cmp	w0, #0x4, lsl #12
  402e6c:	b.eq	402f04 <ferror@plt+0x13b4>  // b.none
  402e70:	cmp	w0, #0x8, lsl #12
  402e74:	b.ne	402f28 <ferror@plt+0x13d8>  // b.any
  402e78:	ldr	x0, [sp, #96]
  402e7c:	tbnz	x0, #63, 402f4c <ferror@plt+0x13fc>
  402e80:	ldp	x19, x20, [sp, #16]
  402e84:	ldp	x29, x30, [sp], #176
  402e88:	ret
  402e8c:	bl	401b00 <__errno_location@plt>
  402e90:	mov	x20, x0
  402e94:	ldr	w0, [x0]
  402e98:	cmp	w0, #0x2
  402e9c:	b.eq	402ee0 <ferror@plt+0x1390>  // b.none
  402ea0:	str	x21, [sp, #32]
  402ea4:	mov	w2, #0x5                   	// #5
  402ea8:	adrp	x1, 404000 <ferror@plt+0x24b0>
  402eac:	add	x1, x1, #0x818
  402eb0:	mov	x0, #0x0                   	// #0
  402eb4:	bl	401ac0 <dcgettext@plt>
  402eb8:	mov	x21, x0
  402ebc:	ldr	w0, [x20]
  402ec0:	bl	401910 <strerror@plt>
  402ec4:	mov	x2, x0
  402ec8:	mov	x1, x19
  402ecc:	mov	x0, x21
  402ed0:	bl	402630 <ferror@plt+0xae0>
  402ed4:	mov	x0, #0xffffffffffffffff    	// #-1
  402ed8:	ldr	x21, [sp, #32]
  402edc:	b	402e80 <ferror@plt+0x1330>
  402ee0:	mov	w2, #0x5                   	// #5
  402ee4:	adrp	x1, 404000 <ferror@plt+0x24b0>
  402ee8:	add	x1, x1, #0x800
  402eec:	mov	x0, #0x0                   	// #0
  402ef0:	bl	401ac0 <dcgettext@plt>
  402ef4:	mov	x1, x19
  402ef8:	bl	402630 <ferror@plt+0xae0>
  402efc:	mov	x0, #0xffffffffffffffff    	// #-1
  402f00:	b	402e80 <ferror@plt+0x1330>
  402f04:	mov	w2, #0x5                   	// #5
  402f08:	adrp	x1, 404000 <ferror@plt+0x24b0>
  402f0c:	add	x1, x1, #0x848
  402f10:	mov	x0, #0x0                   	// #0
  402f14:	bl	401ac0 <dcgettext@plt>
  402f18:	mov	x1, x19
  402f1c:	bl	402630 <ferror@plt+0xae0>
  402f20:	mov	x0, #0xffffffffffffffff    	// #-1
  402f24:	b	402e80 <ferror@plt+0x1330>
  402f28:	mov	w2, #0x5                   	// #5
  402f2c:	adrp	x1, 404000 <ferror@plt+0x24b0>
  402f30:	add	x1, x1, #0x868
  402f34:	mov	x0, #0x0                   	// #0
  402f38:	bl	401ac0 <dcgettext@plt>
  402f3c:	mov	x1, x19
  402f40:	bl	402630 <ferror@plt+0xae0>
  402f44:	mov	x0, #0xffffffffffffffff    	// #-1
  402f48:	b	402e80 <ferror@plt+0x1330>
  402f4c:	mov	w2, #0x5                   	// #5
  402f50:	adrp	x1, 404000 <ferror@plt+0x24b0>
  402f54:	add	x1, x1, #0x890
  402f58:	mov	x0, #0x0                   	// #0
  402f5c:	bl	401ac0 <dcgettext@plt>
  402f60:	mov	x1, x19
  402f64:	bl	402630 <ferror@plt+0xae0>
  402f68:	mov	x0, #0xffffffffffffffff    	// #-1
  402f6c:	b	402e80 <ferror@plt+0x1330>
  402f70:	mov	x0, #0xffffffffffffffff    	// #-1
  402f74:	ret
  402f78:	stp	x29, x30, [sp, #-32]!
  402f7c:	mov	x29, sp
  402f80:	stp	x19, x20, [sp, #16]
  402f84:	cbz	x0, 403018 <ferror@plt+0x14c8>
  402f88:	mov	x19, x0
  402f8c:	ldr	x0, [x0, #208]
  402f90:	cbz	x0, 403038 <ferror@plt+0x14e8>
  402f94:	ldrb	w1, [x0, #76]
  402f98:	tbnz	w1, #7, 403038 <ferror@plt+0x14e8>
  402f9c:	ldr	x0, [x0]
  402fa0:	bl	4017a0 <strlen@plt>
  402fa4:	mov	x20, x0
  402fa8:	ldr	x0, [x19]
  402fac:	bl	4017a0 <strlen@plt>
  402fb0:	add	x20, x20, x0
  402fb4:	add	x20, x20, #0x3
  402fb8:	adrp	x0, 41e000 <stdin@@GLIBC_2.17+0x7dc0>
  402fbc:	ldr	x0, [x0, #600]
  402fc0:	cmp	x0, x20
  402fc4:	b.cs	402fe4 <ferror@plt+0x1494>  // b.hs, b.nlast
  402fc8:	cbnz	x0, 403040 <ferror@plt+0x14f0>
  402fcc:	add	x0, x20, x20, lsr #1
  402fd0:	adrp	x1, 41e000 <stdin@@GLIBC_2.17+0x7dc0>
  402fd4:	add	x20, x1, #0x258
  402fd8:	str	x0, [x1, #600]
  402fdc:	bl	4018d0 <xmalloc@plt>
  402fe0:	str	x0, [x20, #8]
  402fe4:	ldr	x0, [x19, #208]
  402fe8:	adrp	x20, 41e000 <stdin@@GLIBC_2.17+0x7dc0>
  402fec:	add	x20, x20, #0x258
  402ff0:	ldr	x3, [x19]
  402ff4:	ldr	x2, [x0]
  402ff8:	adrp	x1, 404000 <ferror@plt+0x24b0>
  402ffc:	add	x1, x1, #0x8f8
  403000:	ldr	x0, [x20, #8]
  403004:	bl	401810 <sprintf@plt>
  403008:	ldr	x0, [x20, #8]
  40300c:	ldp	x19, x20, [sp, #16]
  403010:	ldp	x29, x30, [sp], #32
  403014:	ret
  403018:	adrp	x3, 404000 <ferror@plt+0x24b0>
  40301c:	add	x3, x3, #0x928
  403020:	mov	w2, #0x281                 	// #641
  403024:	adrp	x1, 404000 <ferror@plt+0x24b0>
  403028:	add	x1, x1, #0x8d0
  40302c:	adrp	x0, 404000 <ferror@plt+0x24b0>
  403030:	add	x0, x0, #0x8e8
  403034:	bl	401af0 <__assert_fail@plt>
  403038:	ldr	x0, [x19]
  40303c:	b	40300c <ferror@plt+0x14bc>
  403040:	adrp	x0, 41e000 <stdin@@GLIBC_2.17+0x7dc0>
  403044:	ldr	x0, [x0, #608]
  403048:	bl	401a10 <free@plt>
  40304c:	b	402fcc <ferror@plt+0x147c>
  403050:	stp	x29, x30, [sp, #-288]!
  403054:	mov	x29, sp
  403058:	stp	x19, x20, [sp, #16]
  40305c:	stp	x21, x22, [sp, #32]
  403060:	str	x23, [sp, #48]
  403064:	mov	x19, x0
  403068:	mov	x22, x1
  40306c:	mov	x21, x2
  403070:	mov	x20, x3
  403074:	str	x4, [sp, #256]
  403078:	str	x5, [sp, #264]
  40307c:	str	x6, [sp, #272]
  403080:	str	x7, [sp, #280]
  403084:	str	q0, [sp, #128]
  403088:	str	q1, [sp, #144]
  40308c:	str	q2, [sp, #160]
  403090:	str	q3, [sp, #176]
  403094:	str	q4, [sp, #192]
  403098:	str	q5, [sp, #208]
  40309c:	str	q6, [sp, #224]
  4030a0:	str	q7, [sp, #240]
  4030a4:	bl	4018b0 <bfd_get_error@plt>
  4030a8:	cbnz	w0, 403138 <ferror@plt+0x15e8>
  4030ac:	mov	w2, #0x5                   	// #5
  4030b0:	adrp	x1, 404000 <ferror@plt+0x24b0>
  4030b4:	add	x1, x1, #0x608
  4030b8:	mov	x0, #0x0                   	// #0
  4030bc:	bl	401ac0 <dcgettext@plt>
  4030c0:	mov	x23, x0
  4030c4:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  4030c8:	ldr	x0, [x0, #568]
  4030cc:	bl	401a70 <fflush@plt>
  4030d0:	add	x0, sp, #0x120
  4030d4:	str	x0, [sp, #96]
  4030d8:	str	x0, [sp, #104]
  4030dc:	add	x0, sp, #0x100
  4030e0:	str	x0, [sp, #112]
  4030e4:	mov	w0, #0xffffffe0            	// #-32
  4030e8:	str	w0, [sp, #120]
  4030ec:	mov	w0, #0xffffff80            	// #-128
  4030f0:	str	w0, [sp, #124]
  4030f4:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  4030f8:	ldr	x1, [x0, #544]
  4030fc:	adrp	x0, 41e000 <stdin@@GLIBC_2.17+0x7dc0>
  403100:	ldr	x0, [x0, #624]
  403104:	bl	4017b0 <fputs@plt>
  403108:	cbz	x22, 403154 <ferror@plt+0x1604>
  40310c:	cbz	x19, 403144 <ferror@plt+0x15f4>
  403110:	cbz	x21, 403154 <ferror@plt+0x1604>
  403114:	ldr	x3, [x21]
  403118:	cbz	x3, 403154 <ferror@plt+0x1604>
  40311c:	mov	x2, x19
  403120:	adrp	x1, 404000 <ferror@plt+0x24b0>
  403124:	add	x1, x1, #0x900
  403128:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  40312c:	ldr	x0, [x0, #544]
  403130:	bl	401b40 <fprintf@plt>
  403134:	b	40316c <ferror@plt+0x161c>
  403138:	bl	401ab0 <bfd_errmsg@plt>
  40313c:	mov	x23, x0
  403140:	b	4030c4 <ferror@plt+0x1574>
  403144:	mov	x0, x22
  403148:	bl	402f78 <ferror@plt+0x1428>
  40314c:	mov	x19, x0
  403150:	b	403110 <ferror@plt+0x15c0>
  403154:	mov	x2, x19
  403158:	adrp	x1, 404000 <ferror@plt+0x24b0>
  40315c:	add	x1, x1, #0x910
  403160:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  403164:	ldr	x0, [x0, #544]
  403168:	bl	401b40 <fprintf@plt>
  40316c:	cbz	x20, 4031ac <ferror@plt+0x165c>
  403170:	adrp	x19, 416000 <memcpy@GLIBC_2.17>
  403174:	ldr	x3, [x19, #544]
  403178:	mov	x2, #0x2                   	// #2
  40317c:	mov	x1, #0x1                   	// #1
  403180:	adrp	x0, 404000 <ferror@plt+0x24b0>
  403184:	add	x0, x0, #0x918
  403188:	bl	401a50 <fwrite@plt>
  40318c:	ldp	x0, x1, [sp, #96]
  403190:	stp	x0, x1, [sp, #64]
  403194:	ldp	x0, x1, [sp, #112]
  403198:	stp	x0, x1, [sp, #80]
  40319c:	add	x2, sp, #0x40
  4031a0:	mov	x1, x20
  4031a4:	ldr	x0, [x19, #544]
  4031a8:	bl	401ad0 <vfprintf@plt>
  4031ac:	mov	x2, x23
  4031b0:	adrp	x1, 404000 <ferror@plt+0x24b0>
  4031b4:	add	x1, x1, #0x920
  4031b8:	adrp	x0, 416000 <memcpy@GLIBC_2.17>
  4031bc:	ldr	x0, [x0, #544]
  4031c0:	bl	401b40 <fprintf@plt>
  4031c4:	ldp	x19, x20, [sp, #16]
  4031c8:	ldp	x21, x22, [sp, #32]
  4031cc:	ldr	x23, [sp, #48]
  4031d0:	ldp	x29, x30, [sp], #288
  4031d4:	ret
  4031d8:	ldrb	w1, [x0]
  4031dc:	cmp	w1, #0x2f
  4031e0:	b.eq	40326c <ferror@plt+0x171c>  // b.none
  4031e4:	cbnz	w1, 403248 <ferror@plt+0x16f8>
  4031e8:	mov	w0, #0x1                   	// #1
  4031ec:	b	403268 <ferror@plt+0x1718>
  4031f0:	add	x1, x0, #0x2
  4031f4:	ldrb	w0, [x0, #2]
  4031f8:	cmp	w0, #0x2f
  4031fc:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  403200:	b.eq	403274 <ferror@plt+0x1724>  // b.none
  403204:	mov	x0, x1
  403208:	ldrb	w1, [x0]
  40320c:	cmp	w1, #0x2f
  403210:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  403214:	b.eq	403228 <ferror@plt+0x16d8>  // b.none
  403218:	ldrb	w1, [x0, #1]!
  40321c:	cmp	w1, #0x2f
  403220:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  403224:	b.ne	403218 <ferror@plt+0x16c8>  // b.any
  403228:	ldrb	w1, [x0]
  40322c:	cmp	w1, #0x2f
  403230:	b.ne	403240 <ferror@plt+0x16f0>  // b.any
  403234:	ldrb	w1, [x0, #1]!
  403238:	cmp	w1, #0x2f
  40323c:	b.eq	403234 <ferror@plt+0x16e4>  // b.none
  403240:	ldrb	w1, [x0]
  403244:	cbz	w1, 403264 <ferror@plt+0x1714>
  403248:	cmp	w1, #0x2e
  40324c:	b.ne	403208 <ferror@plt+0x16b8>  // b.any
  403250:	ldrb	w1, [x0, #1]
  403254:	cmp	w1, #0x2e
  403258:	b.eq	4031f0 <ferror@plt+0x16a0>  // b.none
  40325c:	add	x0, x0, #0x1
  403260:	b	403208 <ferror@plt+0x16b8>
  403264:	mov	w0, #0x1                   	// #1
  403268:	ret
  40326c:	mov	w0, #0x0                   	// #0
  403270:	b	403268 <ferror@plt+0x1718>
  403274:	mov	w0, #0x0                   	// #0
  403278:	b	403268 <ferror@plt+0x1718>
  40327c:	stp	x29, x30, [sp, #-16]!
  403280:	mov	x29, sp
  403284:	adrp	x2, 404000 <ferror@plt+0x24b0>
  403288:	add	x2, x2, #0x758
  40328c:	mov	x1, x0
  403290:	adrp	x0, 404000 <ferror@plt+0x24b0>
  403294:	add	x0, x0, #0x948
  403298:	bl	401ae0 <printf@plt>
  40329c:	mov	w2, #0x5                   	// #5
  4032a0:	adrp	x1, 404000 <ferror@plt+0x24b0>
  4032a4:	add	x1, x1, #0x958
  4032a8:	mov	x0, #0x0                   	// #0
  4032ac:	bl	401ac0 <dcgettext@plt>
  4032b0:	bl	401ae0 <printf@plt>
  4032b4:	mov	w2, #0x5                   	// #5
  4032b8:	adrp	x1, 404000 <ferror@plt+0x24b0>
  4032bc:	add	x1, x1, #0x990
  4032c0:	mov	x0, #0x0                   	// #0
  4032c4:	bl	401ac0 <dcgettext@plt>
  4032c8:	bl	401ae0 <printf@plt>
  4032cc:	mov	w0, #0x0                   	// #0
  4032d0:	bl	4017d0 <exit@plt>
  4032d4:	and	x3, x0, #0xf000
  4032d8:	mov	w2, #0x64                  	// #100
  4032dc:	cmp	x3, #0x4, lsl #12
  4032e0:	b.eq	403324 <ferror@plt+0x17d4>  // b.none
  4032e4:	mov	w2, #0x6c                  	// #108
  4032e8:	cmp	x3, #0xa, lsl #12
  4032ec:	b.eq	403324 <ferror@plt+0x17d4>  // b.none
  4032f0:	mov	w2, #0x62                  	// #98
  4032f4:	cmp	x3, #0x6, lsl #12
  4032f8:	b.eq	403324 <ferror@plt+0x17d4>  // b.none
  4032fc:	mov	w2, #0x63                  	// #99
  403300:	cmp	x3, #0x2, lsl #12
  403304:	b.eq	403324 <ferror@plt+0x17d4>  // b.none
  403308:	mov	w2, #0x73                  	// #115
  40330c:	cmp	x3, #0xc, lsl #12
  403310:	b.eq	403324 <ferror@plt+0x17d4>  // b.none
  403314:	cmp	x3, #0x1, lsl #12
  403318:	mov	w2, #0x2d                  	// #45
  40331c:	mov	w3, #0x70                  	// #112
  403320:	csel	w2, w2, w3, ne  // ne = any
  403324:	strb	w2, [x1]
  403328:	tst	x0, #0x100
  40332c:	mov	w2, #0x72                  	// #114
  403330:	mov	w3, #0x2d                  	// #45
  403334:	csel	w2, w2, w3, ne  // ne = any
  403338:	strb	w2, [x1, #1]
  40333c:	tst	x0, #0x80
  403340:	mov	w2, #0x77                  	// #119
  403344:	csel	w2, w2, w3, ne  // ne = any
  403348:	strb	w2, [x1, #2]
  40334c:	tst	x0, #0x40
  403350:	mov	w4, #0x78                  	// #120
  403354:	csel	w4, w4, w3, ne  // ne = any
  403358:	strb	w4, [x1, #3]
  40335c:	tst	x0, #0x20
  403360:	mov	w2, #0x72                  	// #114
  403364:	csel	w2, w2, w3, ne  // ne = any
  403368:	strb	w2, [x1, #4]
  40336c:	tst	x0, #0x10
  403370:	mov	w2, #0x77                  	// #119
  403374:	csel	w2, w2, w3, ne  // ne = any
  403378:	strb	w2, [x1, #5]
  40337c:	tst	x0, #0x8
  403380:	mov	w3, #0x78                  	// #120
  403384:	mov	w2, #0x2d                  	// #45
  403388:	csel	w3, w3, w2, ne  // ne = any
  40338c:	strb	w3, [x1, #6]
  403390:	tst	x0, #0x4
  403394:	mov	w2, #0x72                  	// #114
  403398:	mov	w5, #0x2d                  	// #45
  40339c:	csel	w2, w2, w5, ne  // ne = any
  4033a0:	strb	w2, [x1, #7]
  4033a4:	tst	x0, #0x2
  4033a8:	mov	w2, #0x77                  	// #119
  4033ac:	csel	w2, w2, w5, ne  // ne = any
  4033b0:	strb	w2, [x1, #8]
  4033b4:	tst	x0, #0x1
  4033b8:	mov	w2, #0x78                  	// #120
  4033bc:	csel	w2, w2, w5, ne  // ne = any
  4033c0:	strb	w2, [x1, #9]
  4033c4:	tbz	w0, #11, 4033dc <ferror@plt+0x188c>
  4033c8:	cmp	w4, #0x78
  4033cc:	mov	w4, #0x53                  	// #83
  4033d0:	mov	w5, #0x73                  	// #115
  4033d4:	csel	w4, w4, w5, ne  // ne = any
  4033d8:	strb	w4, [x1, #3]
  4033dc:	tbz	w0, #10, 4033f4 <ferror@plt+0x18a4>
  4033e0:	cmp	w3, #0x78
  4033e4:	mov	w3, #0x53                  	// #83
  4033e8:	mov	w4, #0x73                  	// #115
  4033ec:	csel	w3, w3, w4, ne  // ne = any
  4033f0:	strb	w3, [x1, #6]
  4033f4:	tbz	w0, #9, 40340c <ferror@plt+0x18bc>
  4033f8:	cmp	w2, #0x78
  4033fc:	mov	w0, #0x54                  	// #84
  403400:	mov	w2, #0x74                  	// #116
  403404:	csel	w0, w0, w2, ne  // ne = any
  403408:	strb	w0, [x1, #9]
  40340c:	ret
  403410:	stp	x29, x30, [sp, #-48]!
  403414:	mov	x29, sp
  403418:	stp	x19, x20, [sp, #16]
  40341c:	str	x21, [sp, #32]
  403420:	mov	x20, x0
  403424:	cbz	x0, 4034a0 <ferror@plt+0x1950>
  403428:	ldr	x0, [x0]
  40342c:	cbz	x0, 403490 <ferror@plt+0x1940>
  403430:	mov	x1, #0x1                   	// #1
  403434:	sub	x3, x20, #0x8
  403438:	mov	w0, w1
  40343c:	add	x1, x1, #0x1
  403440:	ldr	x2, [x3, x1, lsl #3]
  403444:	cbnz	x2, 403438 <ferror@plt+0x18e8>
  403448:	add	w0, w0, #0x1
  40344c:	sbfiz	x0, x0, #3, #32
  403450:	bl	4018d0 <xmalloc@plt>
  403454:	mov	x21, x0
  403458:	ldr	x0, [x20]
  40345c:	cbz	x0, 403498 <ferror@plt+0x1948>
  403460:	mov	x19, #0x0                   	// #0
  403464:	bl	4018f0 <xstrdup@plt>
  403468:	str	x0, [x21, x19]
  40346c:	add	x19, x19, #0x8
  403470:	ldr	x0, [x20, x19]
  403474:	cbnz	x0, 403464 <ferror@plt+0x1914>
  403478:	str	xzr, [x21, x19]
  40347c:	mov	x0, x21
  403480:	ldp	x19, x20, [sp, #16]
  403484:	ldr	x21, [sp, #32]
  403488:	ldp	x29, x30, [sp], #48
  40348c:	ret
  403490:	mov	w0, #0x0                   	// #0
  403494:	b	403448 <ferror@plt+0x18f8>
  403498:	mov	x19, #0x0                   	// #0
  40349c:	b	403478 <ferror@plt+0x1928>
  4034a0:	mov	x21, x0
  4034a4:	b	40347c <ferror@plt+0x192c>
  4034a8:	cbz	x0, 4034e8 <ferror@plt+0x1998>
  4034ac:	stp	x29, x30, [sp, #-32]!
  4034b0:	mov	x29, sp
  4034b4:	stp	x19, x20, [sp, #16]
  4034b8:	mov	x20, x0
  4034bc:	ldr	x0, [x0]
  4034c0:	cbz	x0, 4034d4 <ferror@plt+0x1984>
  4034c4:	mov	x19, x20
  4034c8:	bl	401a10 <free@plt>
  4034cc:	ldr	x0, [x19, #8]!
  4034d0:	cbnz	x0, 4034c8 <ferror@plt+0x1978>
  4034d4:	mov	x0, x20
  4034d8:	bl	401a10 <free@plt>
  4034dc:	ldp	x19, x20, [sp, #16]
  4034e0:	ldp	x29, x30, [sp], #32
  4034e4:	ret
  4034e8:	ret
  4034ec:	stp	x29, x30, [sp, #-128]!
  4034f0:	mov	x29, sp
  4034f4:	stp	x19, x20, [sp, #16]
  4034f8:	stp	x23, x24, [sp, #48]
  4034fc:	mov	x19, x0
  403500:	mov	x24, x0
  403504:	cbz	x0, 4036e8 <ferror@plt+0x1b98>
  403508:	stp	x21, x22, [sp, #32]
  40350c:	stp	x25, x26, [sp, #64]
  403510:	stp	x27, x28, [sp, #80]
  403514:	bl	4017a0 <strlen@plt>
  403518:	add	x0, x0, #0x1
  40351c:	bl	4018d0 <xmalloc@plt>
  403520:	str	x0, [sp, #120]
  403524:	mov	x25, #0x0                   	// #0
  403528:	mov	x24, #0x0                   	// #0
  40352c:	mov	w26, #0x0                   	// #0
  403530:	mov	w28, #0x0                   	// #0
  403534:	mov	w20, #0x0                   	// #0
  403538:	mov	w22, #0x0                   	// #0
  40353c:	mov	w21, #0x0                   	// #0
  403540:	adrp	x27, 415000 <ferror@plt+0x134b0>
  403544:	ldr	x1, [x27, #4056]
  403548:	str	x1, [sp, #112]
  40354c:	mov	x23, x1
  403550:	str	x0, [sp, #104]
  403554:	b	4035e0 <ferror@plt+0x1a90>
  403558:	mov	x0, #0x40                  	// #64
  40355c:	bl	4018d0 <xmalloc@plt>
  403560:	mov	x24, x0
  403564:	mov	w26, #0x8                   	// #8
  403568:	b	403624 <ferror@plt+0x1ad4>
  40356c:	cbz	w20, 403640 <ferror@plt+0x1af0>
  403570:	strb	w0, [x1], #1
  403574:	mov	w20, w4
  403578:	ldrb	w0, [x19, #1]!
  40357c:	cbz	w0, 4035a0 <ferror@plt+0x1a50>
  403580:	ldrh	w2, [x3, w0, sxtw #1]
  403584:	tbz	w2, #6, 40356c <ferror@plt+0x1a1c>
  403588:	orr	w2, w21, w22
  40358c:	orr	w2, w2, w20
  403590:	cbnz	w2, 40356c <ferror@plt+0x1a1c>
  403594:	mov	w20, w2
  403598:	mov	w22, w2
  40359c:	mov	w21, w2
  4035a0:	strb	wzr, [x1]
  4035a4:	ldr	x0, [sp, #104]
  4035a8:	bl	4018f0 <xstrdup@plt>
  4035ac:	str	x0, [x24, x25]
  4035b0:	add	w28, w28, #0x1
  4035b4:	add	x25, x25, #0x8
  4035b8:	str	xzr, [x24, x25]
  4035bc:	ldrb	w0, [x19]
  4035c0:	ldr	x1, [x27, #4056]
  4035c4:	ldrh	w1, [x1, w0, sxtw #1]
  4035c8:	tbz	w1, #6, 4035dc <ferror@plt+0x1a8c>
  4035cc:	ldr	x2, [x27, #4056]
  4035d0:	ldrb	w0, [x19, #1]!
  4035d4:	ldrh	w1, [x2, w0, sxtw #1]
  4035d8:	tbnz	w1, #6, 4035d0 <ferror@plt+0x1a80>
  4035dc:	cbz	w0, 4036d4 <ferror@plt+0x1b84>
  4035e0:	ldrb	w0, [x19]
  4035e4:	ldr	x1, [sp, #112]
  4035e8:	ldrh	w0, [x1, x0, lsl #1]
  4035ec:	tbz	w0, #6, 4035fc <ferror@plt+0x1aac>
  4035f0:	ldrb	w0, [x19, #1]!
  4035f4:	ldrh	w0, [x23, x0, lsl #1]
  4035f8:	tbnz	w0, #6, 4035f0 <ferror@plt+0x1aa0>
  4035fc:	cbz	w26, 40360c <ferror@plt+0x1abc>
  403600:	sub	w0, w26, #0x1
  403604:	cmp	w0, w28
  403608:	b.gt	403628 <ferror@plt+0x1ad8>
  40360c:	cbz	x24, 403558 <ferror@plt+0x1a08>
  403610:	lsl	w26, w26, #1
  403614:	sbfiz	x1, x26, #3, #32
  403618:	mov	x0, x24
  40361c:	bl	401880 <xrealloc@plt>
  403620:	mov	x24, x0
  403624:	str	xzr, [x24, x25]
  403628:	ldrb	w0, [x19]
  40362c:	cbz	w0, 4036cc <ferror@plt+0x1b7c>
  403630:	ldr	x1, [sp, #104]
  403634:	ldr	x3, [x27, #4056]
  403638:	mov	w4, #0x0                   	// #0
  40363c:	b	403580 <ferror@plt+0x1a30>
  403640:	cmp	w0, #0x5c
  403644:	b.eq	403694 <ferror@plt+0x1b44>  // b.none
  403648:	cbz	w21, 40365c <ferror@plt+0x1b0c>
  40364c:	cmp	w0, #0x27
  403650:	b.eq	40369c <ferror@plt+0x1b4c>  // b.none
  403654:	strb	w0, [x1], #1
  403658:	b	403578 <ferror@plt+0x1a28>
  40365c:	cbz	w22, 403674 <ferror@plt+0x1b24>
  403660:	cmp	w0, #0x22
  403664:	b.eq	4036a4 <ferror@plt+0x1b54>  // b.none
  403668:	strb	w0, [x1], #1
  40366c:	mov	w20, w21
  403670:	b	403578 <ferror@plt+0x1a28>
  403674:	cmp	w0, #0x27
  403678:	b.eq	4036b0 <ferror@plt+0x1b60>  // b.none
  40367c:	cmp	w0, #0x22
  403680:	b.eq	4036bc <ferror@plt+0x1b6c>  // b.none
  403684:	strb	w0, [x1], #1
  403688:	mov	w20, w22
  40368c:	mov	w21, w22
  403690:	b	403578 <ferror@plt+0x1a28>
  403694:	mov	w20, #0x1                   	// #1
  403698:	b	403578 <ferror@plt+0x1a28>
  40369c:	mov	w21, w20
  4036a0:	b	403578 <ferror@plt+0x1a28>
  4036a4:	mov	w20, w21
  4036a8:	mov	w22, w21
  4036ac:	b	403578 <ferror@plt+0x1a28>
  4036b0:	mov	w20, w22
  4036b4:	mov	w21, #0x1                   	// #1
  4036b8:	b	403578 <ferror@plt+0x1a28>
  4036bc:	mov	w20, w22
  4036c0:	mov	w21, w22
  4036c4:	mov	w22, #0x1                   	// #1
  4036c8:	b	403578 <ferror@plt+0x1a28>
  4036cc:	ldr	x1, [sp, #104]
  4036d0:	b	4035a0 <ferror@plt+0x1a50>
  4036d4:	ldr	x0, [sp, #120]
  4036d8:	bl	401a10 <free@plt>
  4036dc:	ldp	x21, x22, [sp, #32]
  4036e0:	ldp	x25, x26, [sp, #64]
  4036e4:	ldp	x27, x28, [sp, #80]
  4036e8:	mov	x0, x24
  4036ec:	ldp	x19, x20, [sp, #16]
  4036f0:	ldp	x23, x24, [sp, #48]
  4036f4:	ldp	x29, x30, [sp], #128
  4036f8:	ret
  4036fc:	cbz	x1, 4037c8 <ferror@plt+0x1c78>
  403700:	stp	x29, x30, [sp, #-80]!
  403704:	mov	x29, sp
  403708:	stp	x19, x20, [sp, #16]
  40370c:	stp	x25, x26, [sp, #64]
  403710:	mov	x26, x0
  403714:	mov	x20, x1
  403718:	ldr	x19, [x0]
  40371c:	cbz	x19, 403770 <ferror@plt+0x1c20>
  403720:	stp	x21, x22, [sp, #32]
  403724:	stp	x23, x24, [sp, #48]
  403728:	adrp	x22, 415000 <ferror@plt+0x134b0>
  40372c:	ldr	x22, [x22, #4056]
  403730:	mov	w23, #0x5c                  	// #92
  403734:	mov	w25, #0x27                  	// #39
  403738:	ldrb	w2, [x19]
  40373c:	mov	w24, #0x22                  	// #34
  403740:	cbnz	w2, 4037a8 <ferror@plt+0x1c58>
  403744:	mov	x1, x20
  403748:	mov	w0, #0xa                   	// #10
  40374c:	bl	401830 <fputc@plt>
  403750:	cmn	w0, #0x1
  403754:	b.eq	4037fc <ferror@plt+0x1cac>  // b.none
  403758:	ldr	x19, [x26, #8]!
  40375c:	cbnz	x19, 403738 <ferror@plt+0x1be8>
  403760:	mov	w0, #0x0                   	// #0
  403764:	ldp	x21, x22, [sp, #32]
  403768:	ldp	x23, x24, [sp, #48]
  40376c:	b	4037ec <ferror@plt+0x1c9c>
  403770:	mov	w0, #0x0                   	// #0
  403774:	b	4037ec <ferror@plt+0x1c9c>
  403778:	mov	x1, x20
  40377c:	mov	w0, w23
  403780:	bl	401830 <fputc@plt>
  403784:	cmn	w0, #0x1
  403788:	b.eq	4037d0 <ferror@plt+0x1c80>  // b.none
  40378c:	mov	x1, x20
  403790:	mov	w0, w21
  403794:	bl	401830 <fputc@plt>
  403798:	cmn	w0, #0x1
  40379c:	b.eq	4037e0 <ferror@plt+0x1c90>  // b.none
  4037a0:	ldrb	w2, [x19, #1]!
  4037a4:	cbz	w2, 403744 <ferror@plt+0x1bf4>
  4037a8:	mov	w21, w2
  4037ac:	ldrh	w1, [x22, w2, sxtw #1]
  4037b0:	tbnz	w1, #6, 403778 <ferror@plt+0x1c28>
  4037b4:	cmp	w2, #0x5c
  4037b8:	ccmp	w2, w25, #0x4, ne  // ne = any
  4037bc:	ccmp	w2, w24, #0x4, ne  // ne = any
  4037c0:	b.eq	403778 <ferror@plt+0x1c28>  // b.none
  4037c4:	b	40378c <ferror@plt+0x1c3c>
  4037c8:	mov	w0, #0x1                   	// #1
  4037cc:	ret
  4037d0:	mov	w0, #0x1                   	// #1
  4037d4:	ldp	x21, x22, [sp, #32]
  4037d8:	ldp	x23, x24, [sp, #48]
  4037dc:	b	4037ec <ferror@plt+0x1c9c>
  4037e0:	mov	w0, #0x1                   	// #1
  4037e4:	ldp	x21, x22, [sp, #32]
  4037e8:	ldp	x23, x24, [sp, #48]
  4037ec:	ldp	x19, x20, [sp, #16]
  4037f0:	ldp	x25, x26, [sp, #64]
  4037f4:	ldp	x29, x30, [sp], #80
  4037f8:	ret
  4037fc:	mov	w0, #0x1                   	// #1
  403800:	ldp	x21, x22, [sp, #32]
  403804:	ldp	x23, x24, [sp, #48]
  403808:	b	4037ec <ferror@plt+0x1c9c>
  40380c:	stp	x29, x30, [sp, #-272]!
  403810:	mov	x29, sp
  403814:	stp	x25, x26, [sp, #64]
  403818:	mov	x26, x0
  40381c:	ldr	x0, [x1]
  403820:	str	x0, [sp, #136]
  403824:	ldr	w0, [x26]
  403828:	cmp	w0, #0x1
  40382c:	b.le	403af8 <ferror@plt+0x1fa8>
  403830:	stp	x19, x20, [sp, #16]
  403834:	stp	x21, x22, [sp, #32]
  403838:	stp	x23, x24, [sp, #48]
  40383c:	stp	x27, x28, [sp, #80]
  403840:	mov	x25, x1
  403844:	mov	w19, #0x1                   	// #1
  403848:	mov	w23, #0x7d0                 	// #2000
  40384c:	mov	w22, #0x0                   	// #0
  403850:	add	x0, sp, #0x90
  403854:	str	x0, [sp, #96]
  403858:	adrp	x0, 404000 <ferror@plt+0x24b0>
  40385c:	add	x0, x0, #0xab8
  403860:	str	x0, [sp, #104]
  403864:	adrp	x0, 415000 <ferror@plt+0x134b0>
  403868:	ldr	x0, [x0, #4056]
  40386c:	str	x0, [sp, #112]
  403870:	b	4039c4 <ferror@plt+0x1e74>
  403874:	ldr	x2, [x0]
  403878:	adrp	x1, 404000 <ferror@plt+0x24b0>
  40387c:	add	x1, x1, #0xa58
  403880:	adrp	x0, 415000 <ferror@plt+0x134b0>
  403884:	ldr	x0, [x0, #4048]
  403888:	ldr	x0, [x0]
  40388c:	bl	401b40 <fprintf@plt>
  403890:	mov	w0, #0x1                   	// #1
  403894:	bl	401aa0 <xexit@plt>
  403898:	ldr	x0, [x25]
  40389c:	ldr	x2, [x0]
  4038a0:	adrp	x1, 404000 <ferror@plt+0x24b0>
  4038a4:	add	x1, x1, #0xa88
  4038a8:	adrp	x0, 415000 <ferror@plt+0x134b0>
  4038ac:	ldr	x0, [x0, #4048]
  4038b0:	ldr	x0, [x0]
  4038b4:	bl	401b40 <fprintf@plt>
  4038b8:	mov	w0, #0x1                   	// #1
  4038bc:	bl	401aa0 <xexit@plt>
  4038c0:	cbz	w0, 403abc <ferror@plt+0x1f6c>
  4038c4:	ldr	x0, [sp, #128]
  4038c8:	bl	4034ec <ferror@plt+0x199c>
  4038cc:	mov	x28, x0
  4038d0:	ldr	x0, [x25]
  4038d4:	ldr	x1, [sp, #136]
  4038d8:	cmp	x0, x1
  4038dc:	b.eq	40399c <ferror@plt+0x1e4c>  // b.none
  4038e0:	ldr	x0, [x28]
  4038e4:	cbz	x0, 4039a4 <ferror@plt+0x1e54>
  4038e8:	mov	x24, #0x0                   	// #0
  4038ec:	add	x24, x24, #0x1
  4038f0:	lsl	x0, x24, #3
  4038f4:	str	x0, [sp, #120]
  4038f8:	ldr	x0, [x28, x24, lsl #3]
  4038fc:	cbnz	x0, 4038ec <ferror@plt+0x1d9c>
  403900:	ldr	x0, [x25]
  403904:	ldr	x0, [x0, x21, lsl #3]
  403908:	bl	401a10 <free@plt>
  40390c:	ldrsw	x1, [x26]
  403910:	add	x1, x1, #0x1
  403914:	add	x1, x1, x24
  403918:	lsl	x1, x1, #3
  40391c:	ldr	x0, [x25]
  403920:	bl	401880 <xrealloc@plt>
  403924:	str	x0, [x25]
  403928:	ldr	w2, [x26]
  40392c:	sub	w2, w2, w19
  403930:	add	x1, x27, #0x8
  403934:	add	x21, x21, x24
  403938:	sbfiz	x2, x2, #3, #32
  40393c:	add	x1, x0, x1
  403940:	add	x0, x0, x21, lsl #3
  403944:	bl	401770 <memmove@plt>
  403948:	ldr	x0, [x25]
  40394c:	ldr	x2, [sp, #120]
  403950:	mov	x1, x28
  403954:	add	x0, x0, x27
  403958:	bl	401760 <memcpy@plt>
  40395c:	ldr	w0, [x26]
  403960:	sub	w0, w0, #0x1
  403964:	add	w24, w0, w24
  403968:	str	w24, [x26]
  40396c:	mov	x0, x28
  403970:	bl	401a10 <free@plt>
  403974:	ldr	x0, [sp, #128]
  403978:	bl	401a10 <free@plt>
  40397c:	mov	w19, w22
  403980:	mov	x0, x20
  403984:	bl	401860 <fclose@plt>
  403988:	mov	w22, w19
  40398c:	b	4039b4 <ferror@plt+0x1e64>
  403990:	mov	x24, #0x0                   	// #0
  403994:	str	xzr, [sp, #120]
  403998:	b	403900 <ferror@plt+0x1db0>
  40399c:	mov	x0, x1
  4039a0:	b	403adc <ferror@plt+0x1f8c>
  4039a4:	mov	x24, #0x0                   	// #0
  4039a8:	str	xzr, [sp, #120]
  4039ac:	b	403900 <ferror@plt+0x1db0>
  4039b0:	mov	w22, w19
  4039b4:	add	w19, w22, #0x1
  4039b8:	ldr	w0, [x26]
  4039bc:	cmp	w0, w19
  4039c0:	b.le	403ae8 <ferror@plt+0x1f98>
  4039c4:	ldr	x0, [x25]
  4039c8:	sxtw	x21, w19
  4039cc:	sbfiz	x27, x19, #3, #32
  4039d0:	ldr	x20, [x0, x21, lsl #3]
  4039d4:	ldrb	w1, [x20]
  4039d8:	cmp	w1, #0x40
  4039dc:	b.ne	4039b0 <ferror@plt+0x1e60>  // b.any
  4039e0:	subs	w23, w23, #0x1
  4039e4:	b.eq	403874 <ferror@plt+0x1d24>  // b.none
  4039e8:	add	x20, x20, #0x1
  4039ec:	ldr	x2, [sp, #96]
  4039f0:	mov	x1, x20
  4039f4:	mov	w0, #0x0                   	// #0
  4039f8:	bl	401b20 <__xstat@plt>
  4039fc:	tbnz	w0, #31, 4039b0 <ferror@plt+0x1e60>
  403a00:	ldr	w0, [sp, #160]
  403a04:	and	w0, w0, #0xf000
  403a08:	cmp	w0, #0x4, lsl #12
  403a0c:	b.eq	403898 <ferror@plt+0x1d48>  // b.none
  403a10:	ldr	x1, [sp, #104]
  403a14:	mov	x0, x20
  403a18:	bl	401870 <fopen@plt>
  403a1c:	mov	x20, x0
  403a20:	cbz	x0, 4039b0 <ferror@plt+0x1e60>
  403a24:	mov	w2, #0x2                   	// #2
  403a28:	mov	x1, #0x0                   	// #0
  403a2c:	bl	401970 <fseek@plt>
  403a30:	cmn	w0, #0x1
  403a34:	b.eq	403980 <ferror@plt+0x1e30>  // b.none
  403a38:	mov	x0, x20
  403a3c:	bl	401800 <ftell@plt>
  403a40:	mov	x24, x0
  403a44:	cmn	x0, #0x1
  403a48:	b.eq	403980 <ferror@plt+0x1e30>  // b.none
  403a4c:	mov	w2, #0x0                   	// #0
  403a50:	mov	x1, #0x0                   	// #0
  403a54:	mov	x0, x20
  403a58:	bl	401970 <fseek@plt>
  403a5c:	cmn	w0, #0x1
  403a60:	b.eq	403980 <ferror@plt+0x1e30>  // b.none
  403a64:	add	x0, x24, #0x1
  403a68:	bl	4018d0 <xmalloc@plt>
  403a6c:	str	x0, [sp, #128]
  403a70:	mov	x3, x20
  403a74:	mov	x2, x24
  403a78:	mov	x1, #0x1                   	// #1
  403a7c:	bl	4019f0 <fread@plt>
  403a80:	mov	x28, x0
  403a84:	cmp	x24, x0
  403a88:	b.eq	403a98 <ferror@plt+0x1f48>  // b.none
  403a8c:	mov	x0, x20
  403a90:	bl	401b50 <ferror@plt>
  403a94:	cbnz	w0, 403980 <ferror@plt+0x1e30>
  403a98:	ldr	x1, [sp, #128]
  403a9c:	strb	wzr, [x1, x28]
  403aa0:	ldrb	w0, [x1]
  403aa4:	cbz	w0, 403abc <ferror@plt+0x1f6c>
  403aa8:	ldr	x2, [sp, #112]
  403aac:	ldrh	w2, [x2, w0, sxtw #1]
  403ab0:	tbz	w2, #6, 4038c0 <ferror@plt+0x1d70>
  403ab4:	ldrb	w0, [x1, #1]!
  403ab8:	cbnz	w0, 403aa8 <ferror@plt+0x1f58>
  403abc:	mov	x0, #0x8                   	// #8
  403ac0:	bl	4018d0 <xmalloc@plt>
  403ac4:	mov	x28, x0
  403ac8:	str	xzr, [x0]
  403acc:	ldr	x0, [x25]
  403ad0:	ldr	x1, [sp, #136]
  403ad4:	cmp	x1, x0
  403ad8:	b.ne	403990 <ferror@plt+0x1e40>  // b.any
  403adc:	bl	403410 <ferror@plt+0x18c0>
  403ae0:	str	x0, [x25]
  403ae4:	b	4038e0 <ferror@plt+0x1d90>
  403ae8:	ldp	x19, x20, [sp, #16]
  403aec:	ldp	x21, x22, [sp, #32]
  403af0:	ldp	x23, x24, [sp, #48]
  403af4:	ldp	x27, x28, [sp, #80]
  403af8:	ldp	x25, x26, [sp, #64]
  403afc:	ldp	x29, x30, [sp], #272
  403b00:	ret
  403b04:	mov	x1, x0
  403b08:	cbz	x0, 403b34 <ferror@plt+0x1fe4>
  403b0c:	ldr	x2, [x0]
  403b10:	mov	w0, #0x0                   	// #0
  403b14:	cbz	x2, 403b30 <ferror@plt+0x1fe0>
  403b18:	mov	x2, #0x1                   	// #1
  403b1c:	sub	x1, x1, #0x8
  403b20:	mov	w0, w2
  403b24:	add	x2, x2, #0x1
  403b28:	ldr	x3, [x1, x2, lsl #3]
  403b2c:	cbnz	x3, 403b20 <ferror@plt+0x1fd0>
  403b30:	ret
  403b34:	mov	w0, #0x0                   	// #0
  403b38:	b	403b30 <ferror@plt+0x1fe0>
  403b3c:	adrp	x0, 41e000 <stdin@@GLIBC_2.17+0x7dc0>
  403b40:	ldr	x0, [x0, #616]
  403b44:	cbz	x0, 403b54 <ferror@plt+0x2004>
  403b48:	adrp	x0, 41e000 <stdin@@GLIBC_2.17+0x7dc0>
  403b4c:	ldr	x0, [x0, #616]
  403b50:	ret
  403b54:	stp	x29, x30, [sp, #-48]!
  403b58:	mov	x29, sp
  403b5c:	stp	x19, x20, [sp, #16]
  403b60:	str	x21, [sp, #32]
  403b64:	adrp	x0, 404000 <ferror@plt+0x24b0>
  403b68:	add	x0, x0, #0xad0
  403b6c:	bl	401b10 <getenv@plt>
  403b70:	mov	x19, x0
  403b74:	cbz	x0, 403c40 <ferror@plt+0x20f0>
  403b78:	mov	w1, #0x7                   	// #7
  403b7c:	bl	401990 <access@plt>
  403b80:	cbnz	w0, 403c40 <ferror@plt+0x20f0>
  403b84:	adrp	x0, 404000 <ferror@plt+0x24b0>
  403b88:	add	x0, x0, #0xae0
  403b8c:	bl	401b10 <getenv@plt>
  403b90:	adrp	x0, 404000 <ferror@plt+0x24b0>
  403b94:	add	x0, x0, #0xad8
  403b98:	bl	401b10 <getenv@plt>
  403b9c:	b	403bf0 <ferror@plt+0x20a0>
  403ba0:	mov	w1, #0x7                   	// #7
  403ba4:	adrp	x0, 404000 <ferror@plt+0x24b0>
  403ba8:	add	x0, x0, #0xb20
  403bac:	add	x0, x0, #0x8
  403bb0:	bl	401990 <access@plt>
  403bb4:	cbnz	w0, 403bc8 <ferror@plt+0x2078>
  403bb8:	adrp	x19, 404000 <ferror@plt+0x24b0>
  403bbc:	add	x19, x19, #0xb20
  403bc0:	add	x19, x19, #0x8
  403bc4:	b	403bf0 <ferror@plt+0x20a0>
  403bc8:	mov	w1, #0x7                   	// #7
  403bcc:	adrp	x0, 404000 <ferror@plt+0x24b0>
  403bd0:	add	x0, x0, #0xb20
  403bd4:	bl	401990 <access@plt>
  403bd8:	adrp	x19, 404000 <ferror@plt+0x24b0>
  403bdc:	add	x1, x19, #0xac0
  403be0:	adrp	x19, 404000 <ferror@plt+0x24b0>
  403be4:	add	x19, x19, #0xb20
  403be8:	cmp	w0, #0x0
  403bec:	csel	x19, x19, x1, eq  // eq = none
  403bf0:	mov	x0, x19
  403bf4:	bl	4017a0 <strlen@plt>
  403bf8:	mov	x20, x0
  403bfc:	add	w0, w0, #0x2
  403c00:	bl	4018d0 <xmalloc@plt>
  403c04:	mov	x21, x0
  403c08:	mov	x1, x19
  403c0c:	bl	401a80 <strcpy@plt>
  403c10:	mov	w0, #0x2f                  	// #47
  403c14:	strb	w0, [x21, w20, uxtw]
  403c18:	add	w20, w20, #0x1
  403c1c:	strb	wzr, [x21, w20, uxtw]
  403c20:	adrp	x0, 41e000 <stdin@@GLIBC_2.17+0x7dc0>
  403c24:	str	x21, [x0, #616]
  403c28:	adrp	x0, 41e000 <stdin@@GLIBC_2.17+0x7dc0>
  403c2c:	ldr	x0, [x0, #616]
  403c30:	ldp	x19, x20, [sp, #16]
  403c34:	ldr	x21, [sp, #32]
  403c38:	ldp	x29, x30, [sp], #48
  403c3c:	ret
  403c40:	adrp	x0, 404000 <ferror@plt+0x24b0>
  403c44:	add	x0, x0, #0xae0
  403c48:	bl	401b10 <getenv@plt>
  403c4c:	mov	x19, x0
  403c50:	cbz	x0, 403c64 <ferror@plt+0x2114>
  403c54:	mov	w1, #0x7                   	// #7
  403c58:	mov	x0, x19
  403c5c:	bl	401990 <access@plt>
  403c60:	cbz	w0, 403b90 <ferror@plt+0x2040>
  403c64:	adrp	x0, 404000 <ferror@plt+0x24b0>
  403c68:	add	x0, x0, #0xad8
  403c6c:	bl	401b10 <getenv@plt>
  403c70:	mov	x19, x0
  403c74:	cbz	x0, 403c88 <ferror@plt+0x2138>
  403c78:	mov	w1, #0x7                   	// #7
  403c7c:	mov	x0, x19
  403c80:	bl	401990 <access@plt>
  403c84:	cbz	w0, 403bf0 <ferror@plt+0x20a0>
  403c88:	mov	w1, #0x7                   	// #7
  403c8c:	adrp	x0, 404000 <ferror@plt+0x24b0>
  403c90:	add	x0, x0, #0xac8
  403c94:	bl	401990 <access@plt>
  403c98:	adrp	x19, 404000 <ferror@plt+0x24b0>
  403c9c:	add	x19, x19, #0xac8
  403ca0:	cbz	w0, 403bf0 <ferror@plt+0x20a0>
  403ca4:	mov	w1, #0x7                   	// #7
  403ca8:	adrp	x0, 404000 <ferror@plt+0x24b0>
  403cac:	add	x0, x0, #0xb20
  403cb0:	add	x0, x0, #0x18
  403cb4:	bl	401990 <access@plt>
  403cb8:	cbnz	w0, 403ba0 <ferror@plt+0x2050>
  403cbc:	adrp	x19, 404000 <ferror@plt+0x24b0>
  403cc0:	add	x19, x19, #0xb20
  403cc4:	add	x19, x19, #0x18
  403cc8:	b	403bf0 <ferror@plt+0x20a0>
  403ccc:	stp	x29, x30, [sp, #-80]!
  403cd0:	mov	x29, sp
  403cd4:	stp	x19, x20, [sp, #16]
  403cd8:	stp	x21, x22, [sp, #32]
  403cdc:	stp	x23, x24, [sp, #48]
  403ce0:	str	x25, [sp, #64]
  403ce4:	mov	x22, x0
  403ce8:	mov	x21, x1
  403cec:	bl	403b3c <ferror@plt+0x1fec>
  403cf0:	mov	x24, x0
  403cf4:	adrp	x0, 404000 <ferror@plt+0x24b0>
  403cf8:	add	x0, x0, #0xae8
  403cfc:	cmp	x22, #0x0
  403d00:	csel	x22, x0, x22, eq  // eq = none
  403d04:	adrp	x0, 404000 <ferror@plt+0x24b0>
  403d08:	add	x0, x0, #0x298
  403d0c:	cmp	x21, #0x0
  403d10:	csel	x21, x0, x21, eq  // eq = none
  403d14:	mov	x0, x24
  403d18:	bl	4017a0 <strlen@plt>
  403d1c:	mov	x20, x0
  403d20:	mov	x0, x22
  403d24:	bl	4017a0 <strlen@plt>
  403d28:	mov	x23, x0
  403d2c:	mov	x0, x21
  403d30:	bl	4017a0 <strlen@plt>
  403d34:	mov	x25, x0
  403d38:	sxtw	x19, w20
  403d3c:	sxtw	x23, w23
  403d40:	sxtw	x0, w0
  403d44:	add	x20, x0, w20, sxtw
  403d48:	add	x0, x23, #0x7
  403d4c:	add	x0, x20, x0
  403d50:	bl	4018d0 <xmalloc@plt>
  403d54:	mov	x20, x0
  403d58:	mov	x1, x24
  403d5c:	bl	401a80 <strcpy@plt>
  403d60:	mov	x1, x22
  403d64:	add	x0, x20, x19
  403d68:	bl	401a80 <strcpy@plt>
  403d6c:	add	x2, x19, x23
  403d70:	add	x1, x20, x2
  403d74:	adrp	x0, 404000 <ferror@plt+0x24b0>
  403d78:	add	x0, x0, #0xaf0
  403d7c:	ldr	w3, [x0]
  403d80:	str	w3, [x20, x2]
  403d84:	ldur	w0, [x0, #3]
  403d88:	stur	w0, [x1, #3]
  403d8c:	add	x2, x2, #0x6
  403d90:	mov	x1, x21
  403d94:	add	x0, x20, x2
  403d98:	bl	401a80 <strcpy@plt>
  403d9c:	mov	w1, w25
  403da0:	mov	x0, x20
  403da4:	bl	401780 <mkstemps@plt>
  403da8:	cmn	w0, #0x1
  403dac:	b.eq	403dd4 <ferror@plt+0x2284>  // b.none
  403db0:	bl	401920 <close@plt>
  403db4:	cbnz	w0, 403e08 <ferror@plt+0x22b8>
  403db8:	mov	x0, x20
  403dbc:	ldp	x19, x20, [sp, #16]
  403dc0:	ldp	x21, x22, [sp, #32]
  403dc4:	ldp	x23, x24, [sp, #48]
  403dc8:	ldr	x25, [sp, #64]
  403dcc:	ldp	x29, x30, [sp], #80
  403dd0:	ret
  403dd4:	adrp	x0, 415000 <ferror@plt+0x134b0>
  403dd8:	ldr	x0, [x0, #4048]
  403ddc:	ldr	x19, [x0]
  403de0:	bl	401b00 <__errno_location@plt>
  403de4:	ldr	w0, [x0]
  403de8:	bl	401910 <strerror@plt>
  403dec:	mov	x3, x0
  403df0:	mov	x2, x24
  403df4:	adrp	x1, 404000 <ferror@plt+0x24b0>
  403df8:	add	x1, x1, #0xaf8
  403dfc:	mov	x0, x19
  403e00:	bl	401b40 <fprintf@plt>
  403e04:	bl	401980 <abort@plt>
  403e08:	bl	401980 <abort@plt>
  403e0c:	stp	x29, x30, [sp, #-16]!
  403e10:	mov	x29, sp
  403e14:	mov	x1, x0
  403e18:	mov	x0, #0x0                   	// #0
  403e1c:	bl	403ccc <ferror@plt+0x217c>
  403e20:	ldp	x29, x30, [sp], #16
  403e24:	ret
  403e28:	stp	x29, x30, [sp, #-64]!
  403e2c:	mov	x29, sp
  403e30:	stp	x19, x20, [sp, #16]
  403e34:	adrp	x20, 415000 <ferror@plt+0x134b0>
  403e38:	add	x20, x20, #0xaf0
  403e3c:	stp	x21, x22, [sp, #32]
  403e40:	adrp	x21, 415000 <ferror@plt+0x134b0>
  403e44:	add	x21, x21, #0xae8
  403e48:	sub	x20, x20, x21
  403e4c:	mov	w22, w0
  403e50:	stp	x23, x24, [sp, #48]
  403e54:	mov	x23, x1
  403e58:	mov	x24, x2
  403e5c:	bl	401720 <memcpy@plt-0x40>
  403e60:	cmp	xzr, x20, asr #3
  403e64:	b.eq	403e90 <ferror@plt+0x2340>  // b.none
  403e68:	asr	x20, x20, #3
  403e6c:	mov	x19, #0x0                   	// #0
  403e70:	ldr	x3, [x21, x19, lsl #3]
  403e74:	mov	x2, x24
  403e78:	add	x19, x19, #0x1
  403e7c:	mov	x1, x23
  403e80:	mov	w0, w22
  403e84:	blr	x3
  403e88:	cmp	x20, x19
  403e8c:	b.ne	403e70 <ferror@plt+0x2320>  // b.any
  403e90:	ldp	x19, x20, [sp, #16]
  403e94:	ldp	x21, x22, [sp, #32]
  403e98:	ldp	x23, x24, [sp, #48]
  403e9c:	ldp	x29, x30, [sp], #64
  403ea0:	ret
  403ea4:	nop
  403ea8:	ret

Disassembly of section .fini:

0000000000403eac <.fini>:
  403eac:	stp	x29, x30, [sp, #-16]!
  403eb0:	mov	x29, sp
  403eb4:	ldp	x29, x30, [sp], #16
  403eb8:	ret
