vendor_name = ModelSim
source_file = 1, /home/rubeng/Documents/UAlinux/LSD/lsd-leci-22-23/aula9/parte1/SeqDetFSM.vhd
source_file = 1, /home/rubeng/Documents/UAlinux/LSD/lsd-leci-22-23/aula9/parte1/SeqDetFSM_Tb.vhd
source_file = 1, /home/rubeng/intelFPGA/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/rubeng/intelFPGA/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/rubeng/intelFPGA/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/rubeng/intelFPGA/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/rubeng/Documents/UAlinux/LSD/lsd-leci-22-23/aula9/parte1/db/SeqDetector.cbx.xml
design_name = hard_block
design_name = SeqDetFSM
instance = comp, \zOut~output\, zOut~output, SeqDetFSM, 1
instance = comp, \xIn~input\, xIn~input, SeqDetFSM, 1
instance = comp, \reset~input\, reset~input, SeqDetFSM, 1
instance = comp, \clk~input\, clk~input, SeqDetFSM, 1
