#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x126c510 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x124b590 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x1292df0 .functor NOT 1, L_0x12a5080, C4<0>, C4<0>, C4<0>;
L_0x12a43b0 .functor XOR 5, L_0x12a4cf0, L_0x12a4dc0, C4<00000>, C4<00000>;
L_0x1293290 .functor XOR 5, L_0x12a43b0, L_0x12a4f10, C4<00000>, C4<00000>;
v0x12921a0_0 .net *"_ivl_10", 4 0, L_0x12a4f10;  1 drivers
v0x12922a0_0 .net *"_ivl_12", 4 0, L_0x1293290;  1 drivers
v0x1292380_0 .net *"_ivl_2", 4 0, L_0x12a4c20;  1 drivers
v0x1292440_0 .net *"_ivl_4", 4 0, L_0x12a4cf0;  1 drivers
v0x1292520_0 .net *"_ivl_6", 4 0, L_0x12a4dc0;  1 drivers
v0x1292650_0 .net *"_ivl_8", 4 0, L_0x12a43b0;  1 drivers
v0x1292730_0 .var "clk", 0 0;
v0x12927d0_0 .var/2u "stats1", 159 0;
v0x1292890_0 .var/2u "strobe", 0 0;
RS_0x7f02e8eb4c18 .resolv tri, L_0x12a3640, L_0x12a3c10, L_0x12a4270, L_0x12a49b0;
v0x1292950_0 .net8 "sum_dut", 4 0, RS_0x7f02e8eb4c18;  4 drivers
v0x1292a40_0 .net "sum_ref", 4 0, L_0x12931f0;  1 drivers
v0x1292b10_0 .net "tb_match", 0 0, L_0x12a5080;  1 drivers
v0x1292bb0_0 .net "tb_mismatch", 0 0, L_0x1292df0;  1 drivers
v0x1292c70_0 .net "x", 3 0, v0x128e510_0;  1 drivers
v0x1292d30_0 .net "y", 3 0, v0x128e5d0_0;  1 drivers
L_0x12a4c20 .concat [ 5 0 0 0], L_0x12931f0;
L_0x12a4cf0 .concat [ 5 0 0 0], L_0x12931f0;
L_0x12a4dc0 .concat [ 5 0 0 0], RS_0x7f02e8eb4c18;
L_0x12a4f10 .concat [ 5 0 0 0], L_0x12931f0;
L_0x12a5080 .cmp/eeq 5, L_0x12a4c20, L_0x1293290;
S_0x124b1b0 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x124b590;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x1259140_0 .net *"_ivl_0", 4 0, L_0x1292ee0;  1 drivers
L_0x7f02e8e6b018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1256bb0_0 .net *"_ivl_3", 0 0, L_0x7f02e8e6b018;  1 drivers
v0x12545f0_0 .net *"_ivl_4", 4 0, L_0x1293070;  1 drivers
L_0x7f02e8e6b060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x128ddc0_0 .net *"_ivl_7", 0 0, L_0x7f02e8e6b060;  1 drivers
v0x128dea0_0 .net "sum", 4 0, L_0x12931f0;  alias, 1 drivers
v0x128dfd0_0 .net "x", 3 0, v0x128e510_0;  alias, 1 drivers
v0x128e0b0_0 .net "y", 3 0, v0x128e5d0_0;  alias, 1 drivers
L_0x1292ee0 .concat [ 4 1 0 0], v0x128e510_0, L_0x7f02e8e6b018;
L_0x1293070 .concat [ 4 1 0 0], v0x128e5d0_0, L_0x7f02e8e6b060;
L_0x12931f0 .arith/sum 5, L_0x1292ee0, L_0x1293070;
S_0x128e210 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x124b590;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x128e430_0 .net "clk", 0 0, v0x1292730_0;  1 drivers
v0x128e510_0 .var "x", 3 0;
v0x128e5d0_0 .var "y", 3 0;
E_0x125c390/0 .event negedge, v0x128e430_0;
E_0x125c390/1 .event posedge, v0x128e430_0;
E_0x125c390 .event/or E_0x125c390/0, E_0x125c390/1;
S_0x128e6b0 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x124b590;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x1291c20_0 .net8 "sum", 4 0, RS_0x7f02e8eb4c18;  alias, 4 drivers
v0x1291d20_0 .net "x", 3 0, v0x128e510_0;  alias, 1 drivers
v0x1291e30_0 .net "y", 3 0, v0x128e5d0_0;  alias, 1 drivers
L_0x12933a0 .part v0x128e510_0, 0, 1;
L_0x1293440 .part v0x128e5d0_0, 0, 1;
L_0x12a3640 .part/pv v0x128f0b0_0, 1, 1, 5;
L_0x12a3730 .part v0x128e510_0, 1, 1;
L_0x12a3800 .part v0x128e5d0_0, 1, 1;
L_0x12a38d0 .part RS_0x7f02e8eb4c18, 1, 1;
L_0x12a3c10 .part/pv v0x128fc40_0, 2, 1, 5;
L_0x12a3d40 .part v0x128e510_0, 2, 1;
L_0x12a3e60 .part v0x128e5d0_0, 2, 1;
L_0x12a3f30 .part RS_0x7f02e8eb4c18, 2, 1;
L_0x12a4270 .part/pv v0x12909b0_0, 3, 1, 5;
L_0x12a4310 .part v0x128e510_0, 3, 1;
L_0x12a4420 .part v0x128e5d0_0, 3, 1;
L_0x12a4600 .part RS_0x7f02e8eb4c18, 3, 1;
LS_0x12a49b0_0_0 .concat8 [ 1 1 1 1], v0x128f170_0, v0x128fd00_0, v0x1290a70_0, v0x12917d0_0;
LS_0x12a49b0_0_4 .concat8 [ 1 0 0 0], v0x1291710_0;
L_0x12a49b0 .concat8 [ 4 1 0 0], LS_0x12a49b0_0_0, LS_0x12a49b0_0_4;
S_0x128e890 .scope generate, "adder_gen[0]" "adder_gen[0]" 4 10, 4 10 0, S_0x128e6b0;
 .timescale 0 0;
P_0x128ea90 .param/l "i" 1 4 10, +C4<00>;
L_0x7f02e8e6b0a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x128f320_0 .net/2u *"_ivl_2", 31 0, L_0x7f02e8e6b0a8;  1 drivers
L_0x12a3520 .part L_0x7f02e8e6b0a8, 0, 1;
S_0x128eb70 .scope module, "full_adder_inst" "full_adder" 4 11, 4 22 0, S_0x128e890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
v0x128ee40_0 .net "a", 0 0, L_0x12933a0;  1 drivers
v0x128ef20_0 .net "b", 0 0, L_0x1293440;  1 drivers
v0x128efe0_0 .net "cin", 0 0, L_0x12a3520;  1 drivers
v0x128f0b0_0 .var "cout", 0 0;
v0x128f170_0 .var "s", 0 0;
E_0x125c920 .event anyedge, v0x128ee40_0, v0x128ef20_0, v0x128efe0_0;
S_0x128f420 .scope generate, "adder_gen[1]" "adder_gen[1]" 4 10, 4 10 0, S_0x128e6b0;
 .timescale 0 0;
P_0x128f640 .param/l "i" 1 4 10, +C4<01>;
v0x128feb0_0 .net *"_ivl_2", 0 0, L_0x12a38d0;  1 drivers
v0x128ffb0_0 .net *"_ivl_3", 31 0, L_0x12a39e0;  1 drivers
L_0x7f02e8e6b0f0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1290090_0 .net *"_ivl_6", 30 0, L_0x7f02e8e6b0f0;  1 drivers
L_0x12a39e0 .concat [ 1 31 0 0], L_0x12a38d0, L_0x7f02e8e6b0f0;
L_0x12a3b20 .part L_0x12a39e0, 0, 1;
S_0x128f700 .scope module, "full_adder_inst" "full_adder" 4 11, 4 22 0, S_0x128f420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
v0x128f9d0_0 .net "a", 0 0, L_0x12a3730;  1 drivers
v0x128fab0_0 .net "b", 0 0, L_0x12a3800;  1 drivers
v0x128fb70_0 .net "cin", 0 0, L_0x12a3b20;  1 drivers
v0x128fc40_0 .var "cout", 0 0;
v0x128fd00_0 .var "s", 0 0;
E_0x125c660 .event anyedge, v0x128f9d0_0, v0x128fab0_0, v0x128fb70_0;
S_0x1290150 .scope generate, "adder_gen[2]" "adder_gen[2]" 4 10, 4 10 0, S_0x128e6b0;
 .timescale 0 0;
P_0x1290380 .param/l "i" 1 4 10, +C4<010>;
v0x1290c20_0 .net *"_ivl_2", 0 0, L_0x12a3f30;  1 drivers
v0x1290d20_0 .net *"_ivl_3", 31 0, L_0x12a4060;  1 drivers
L_0x7f02e8e6b138 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1290e00_0 .net *"_ivl_6", 30 0, L_0x7f02e8e6b138;  1 drivers
L_0x12a4060 .concat [ 1 31 0 0], L_0x12a3f30, L_0x7f02e8e6b138;
L_0x12a4180 .part L_0x12a4060, 0, 1;
S_0x1290440 .scope module, "full_adder_inst" "full_adder" 4 11, 4 22 0, S_0x1290150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
v0x1290740_0 .net "a", 0 0, L_0x12a3d40;  1 drivers
v0x1290820_0 .net "b", 0 0, L_0x12a3e60;  1 drivers
v0x12908e0_0 .net "cin", 0 0, L_0x12a4180;  1 drivers
v0x12909b0_0 .var "cout", 0 0;
v0x1290a70_0 .var "s", 0 0;
E_0x12469f0 .event anyedge, v0x1290740_0, v0x1290820_0, v0x12908e0_0;
S_0x1290ec0 .scope generate, "adder_gen[3]" "adder_gen[3]" 4 10, 4 10 0, S_0x128e6b0;
 .timescale 0 0;
P_0x12910c0 .param/l "i" 1 4 10, +C4<011>;
v0x1291980_0 .net *"_ivl_2", 0 0, L_0x12a4600;  1 drivers
v0x1291a80_0 .net *"_ivl_3", 31 0, L_0x12a4750;  1 drivers
L_0x7f02e8e6b180 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1291b60_0 .net *"_ivl_6", 30 0, L_0x7f02e8e6b180;  1 drivers
L_0x12a4750 .concat [ 1 31 0 0], L_0x12a4600, L_0x7f02e8e6b180;
L_0x12a48c0 .part L_0x12a4750, 0, 1;
S_0x12911a0 .scope module, "full_adder_inst" "full_adder" 4 11, 4 22 0, S_0x1290ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cout";
v0x12914a0_0 .net "a", 0 0, L_0x12a4310;  1 drivers
v0x1291580_0 .net "b", 0 0, L_0x12a4420;  1 drivers
v0x1291640_0 .net "cin", 0 0, L_0x12a48c0;  1 drivers
v0x1291710_0 .var "cout", 0 0;
v0x12917d0_0 .var "s", 0 0;
E_0x1271a40 .event anyedge, v0x12914a0_0, v0x1291580_0, v0x1291640_0;
S_0x1291fa0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x124b590;
 .timescale -12 -12;
E_0x1271d60 .event anyedge, v0x1292890_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1292890_0;
    %nor/r;
    %assign/vec4 v0x1292890_0, 0;
    %wait E_0x1271d60;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x128e210;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x125c390;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x128e5d0_0, 0;
    %assign/vec4 v0x128e510_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x128eb70;
T_2 ;
    %wait E_0x125c920;
    %load/vec4 v0x128ee40_0;
    %load/vec4 v0x128ef20_0;
    %xor;
    %load/vec4 v0x128efe0_0;
    %xor;
    %store/vec4 v0x128f170_0, 0, 1;
    %load/vec4 v0x128ee40_0;
    %load/vec4 v0x128ef20_0;
    %and;
    %load/vec4 v0x128efe0_0;
    %load/vec4 v0x128ee40_0;
    %load/vec4 v0x128ef20_0;
    %xor;
    %and;
    %or;
    %store/vec4 v0x128f0b0_0, 0, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x128f700;
T_3 ;
    %wait E_0x125c660;
    %load/vec4 v0x128f9d0_0;
    %load/vec4 v0x128fab0_0;
    %xor;
    %load/vec4 v0x128fb70_0;
    %xor;
    %store/vec4 v0x128fd00_0, 0, 1;
    %load/vec4 v0x128f9d0_0;
    %load/vec4 v0x128fab0_0;
    %and;
    %load/vec4 v0x128fb70_0;
    %load/vec4 v0x128f9d0_0;
    %load/vec4 v0x128fab0_0;
    %xor;
    %and;
    %or;
    %store/vec4 v0x128fc40_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x1290440;
T_4 ;
    %wait E_0x12469f0;
    %load/vec4 v0x1290740_0;
    %load/vec4 v0x1290820_0;
    %xor;
    %load/vec4 v0x12908e0_0;
    %xor;
    %store/vec4 v0x1290a70_0, 0, 1;
    %load/vec4 v0x1290740_0;
    %load/vec4 v0x1290820_0;
    %and;
    %load/vec4 v0x12908e0_0;
    %load/vec4 v0x1290740_0;
    %load/vec4 v0x1290820_0;
    %xor;
    %and;
    %or;
    %store/vec4 v0x12909b0_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x12911a0;
T_5 ;
    %wait E_0x1271a40;
    %load/vec4 v0x12914a0_0;
    %load/vec4 v0x1291580_0;
    %xor;
    %load/vec4 v0x1291640_0;
    %xor;
    %store/vec4 v0x12917d0_0, 0, 1;
    %load/vec4 v0x12914a0_0;
    %load/vec4 v0x1291580_0;
    %and;
    %load/vec4 v0x1291640_0;
    %load/vec4 v0x12914a0_0;
    %load/vec4 v0x1291580_0;
    %xor;
    %and;
    %or;
    %store/vec4 v0x1291710_0, 0, 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x124b590;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1292730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1292890_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x124b590;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1292730_0;
    %inv;
    %store/vec4 v0x1292730_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x124b590;
T_8 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x128e430_0, v0x1292bb0_0, v0x1292c70_0, v0x1292d30_0, v0x1292a40_0, v0x1292950_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x124b590;
T_9 ;
    %load/vec4 v0x12927d0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x12927d0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x12927d0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_9.1 ;
    %load/vec4 v0x12927d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x12927d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x12927d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x12927d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x124b590;
T_10 ;
    %wait E_0x125c390;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12927d0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12927d0_0, 4, 32;
    %load/vec4 v0x1292b10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x12927d0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12927d0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12927d0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12927d0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1292a40_0;
    %load/vec4 v0x1292a40_0;
    %load/vec4 v0x1292950_0;
    %xor;
    %load/vec4 v0x1292a40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x12927d0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12927d0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x12927d0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12927d0_0, 4, 32;
T_10.4 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/m2014_q4j/iter0/response22/top_module.sv";
