# do s1_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying /opt/altera/13.0sp1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied /opt/altera/13.0sp1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {/home2/users/alumnes/1203200/dades/ac2LAB/LAB1/ENTREGA/CODIGO/s1.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity s1
# -- Compiling architecture flujodedatos of s1
# 
vsim rtl_work.s1
# vsim rtl_work.s1 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading rtl_work.s1(flujodedatos)
add wave -position end  sim:/s1/y
add wave -position end  sim:/s1/xorxy
add wave -position end  sim:/s1/x
add wave -position end  sim:/s1/s
add wave -position end  sim:/s1/retardoxor
add wave -position end  sim:/s1/retardoor
add wave -position end  sim:/s1/retardoand
add wave -position end  sim:/s1/csal
add wave -position end  sim:/s1/cen
add wave -position end  sim:/s1/andxy
add wave -position end  sim:/s1/andxorxyz
force -freeze sim:/s1/y 0 0
force -freeze sim:/s1/cen 0 0
force -freeze sim:/s1/x 0 0
run -all
restart
force -freeze sim:/s1/y 1 0
force -freeze sim:/s1/x 1 0
force -freeze sim:/s1/cen 1 0
run -all
