Analysis & Synthesis report for fpga_target
Wed Aug 05 11:00:08 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. State Machine - |fpga_top|ps2_controller:ps2_controller|state_ff
 11. State Machine - |fpga_top|axi_interconnect:axi_interconnect|read_state
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Registers Packed Into Inferred Megafunctions
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[0].sram_tags|ALTSYNCRAM:data0|altsyncram_u6s:auto_generated
 19. Source assignments for nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[1].sram_tags|ALTSYNCRAM:data0|altsyncram_u6s:auto_generated
 20. Source assignments for nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[2].sram_tags|ALTSYNCRAM:data0|altsyncram_u6s:auto_generated
 21. Source assignments for nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[3].sram_tags|ALTSYNCRAM:data0|altsyncram_u6s:auto_generated
 22. Source assignments for nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|cache_lru:cache_lru|sram_1r1w:lru_data|ALTSYNCRAM:data0|altsyncram_04s:auto_generated
 23. Source assignments for nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|ALTSYNCRAM:data0|altsyncram_eas:auto_generated
 24. Source assignments for nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|SCFIFO:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|altsyncram_7e81:FIFOram
 25. Source assignments for nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[1].instruction_fifo|SCFIFO:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|altsyncram_7e81:FIFOram
 26. Source assignments for nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[2].instruction_fifo|SCFIFO:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|altsyncram_7e81:FIFOram
 27. Source assignments for nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[3].instruction_fifo|SCFIFO:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|altsyncram_7e81:FIFOram
 28. Source assignments for nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:scalar_registers|ALTSYNCRAM:data0|altsyncram_67s:auto_generated
 29. Source assignments for nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:scalar_registers|ALTSYNCRAM:data1|altsyncram_67s:auto_generated
 30. Source assignments for nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[0].vector_registers|ALTSYNCRAM:data0|altsyncram_67s:auto_generated
 31. Source assignments for nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[0].vector_registers|ALTSYNCRAM:data1|altsyncram_67s:auto_generated
 32. Source assignments for nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[1].vector_registers|ALTSYNCRAM:data0|altsyncram_67s:auto_generated
 33. Source assignments for nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[1].vector_registers|ALTSYNCRAM:data1|altsyncram_67s:auto_generated
 34. Source assignments for nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[2].vector_registers|ALTSYNCRAM:data0|altsyncram_67s:auto_generated
 35. Source assignments for nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[2].vector_registers|ALTSYNCRAM:data1|altsyncram_67s:auto_generated
 36. Source assignments for nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[3].vector_registers|ALTSYNCRAM:data0|altsyncram_67s:auto_generated
 37. Source assignments for nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[3].vector_registers|ALTSYNCRAM:data1|altsyncram_67s:auto_generated
 38. Source assignments for nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[4].vector_registers|ALTSYNCRAM:data0|altsyncram_67s:auto_generated
 39. Source assignments for nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[4].vector_registers|ALTSYNCRAM:data1|altsyncram_67s:auto_generated
 40. Source assignments for nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[5].vector_registers|ALTSYNCRAM:data0|altsyncram_67s:auto_generated
 41. Source assignments for nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[5].vector_registers|ALTSYNCRAM:data1|altsyncram_67s:auto_generated
 42. Source assignments for nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[6].vector_registers|ALTSYNCRAM:data0|altsyncram_67s:auto_generated
 43. Source assignments for nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[6].vector_registers|ALTSYNCRAM:data1|altsyncram_67s:auto_generated
 44. Source assignments for nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[7].vector_registers|ALTSYNCRAM:data0|altsyncram_67s:auto_generated
 45. Source assignments for nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[7].vector_registers|ALTSYNCRAM:data1|altsyncram_67s:auto_generated
 46. Source assignments for nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[8].vector_registers|ALTSYNCRAM:data0|altsyncram_67s:auto_generated
 47. Source assignments for nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[8].vector_registers|ALTSYNCRAM:data1|altsyncram_67s:auto_generated
 48. Source assignments for nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[9].vector_registers|ALTSYNCRAM:data0|altsyncram_67s:auto_generated
 49. Source assignments for nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[9].vector_registers|ALTSYNCRAM:data1|altsyncram_67s:auto_generated
 50. Source assignments for nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[10].vector_registers|ALTSYNCRAM:data0|altsyncram_67s:auto_generated
 51. Source assignments for nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[10].vector_registers|ALTSYNCRAM:data1|altsyncram_67s:auto_generated
 52. Source assignments for nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[11].vector_registers|ALTSYNCRAM:data0|altsyncram_67s:auto_generated
 53. Source assignments for nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[11].vector_registers|ALTSYNCRAM:data1|altsyncram_67s:auto_generated
 54. Source assignments for nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[12].vector_registers|ALTSYNCRAM:data0|altsyncram_67s:auto_generated
 55. Source assignments for nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[12].vector_registers|ALTSYNCRAM:data1|altsyncram_67s:auto_generated
 56. Source assignments for nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[13].vector_registers|ALTSYNCRAM:data0|altsyncram_67s:auto_generated
 57. Source assignments for nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[13].vector_registers|ALTSYNCRAM:data1|altsyncram_67s:auto_generated
 58. Source assignments for nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[14].vector_registers|ALTSYNCRAM:data0|altsyncram_67s:auto_generated
 59. Source assignments for nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[14].vector_registers|ALTSYNCRAM:data1|altsyncram_67s:auto_generated
 60. Source assignments for nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[15].vector_registers|ALTSYNCRAM:data0|altsyncram_67s:auto_generated
 61. Source assignments for nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[15].vector_registers|ALTSYNCRAM:data1|altsyncram_67s:auto_generated
 62. Source assignments for nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|ALTSYNCRAM:data0|altsyncram_eas:auto_generated
 63. Source assignments for nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[0].sram_tags|ALTSYNCRAM:data0|altsyncram_u6s:auto_generated
 64. Source assignments for nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[0].sram_tags|ALTSYNCRAM:data1|altsyncram_u6s:auto_generated
 65. Source assignments for nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[1].sram_tags|ALTSYNCRAM:data0|altsyncram_u6s:auto_generated
 66. Source assignments for nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[1].sram_tags|ALTSYNCRAM:data1|altsyncram_u6s:auto_generated
 67. Source assignments for nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[2].sram_tags|ALTSYNCRAM:data0|altsyncram_u6s:auto_generated
 68. Source assignments for nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[2].sram_tags|ALTSYNCRAM:data1|altsyncram_u6s:auto_generated
 69. Source assignments for nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|ALTSYNCRAM:data0|altsyncram_u6s:auto_generated
 70. Source assignments for nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|ALTSYNCRAM:data1|altsyncram_u6s:auto_generated
 71. Source assignments for nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|cache_lru:lru|sram_1r1w:lru_data|ALTSYNCRAM:data0|altsyncram_04s:auto_generated
 72. Source assignments for nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|cache_lru:cache_lru|sram_1r1w:lru_data|ALTSYNCRAM:data0|altsyncram_c4s:auto_generated
 73. Source assignments for nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[0].sram_tags|ALTSYNCRAM:data0|altsyncram_g7s:auto_generated
 74. Source assignments for nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[0].sram_dirty_flags|ALTSYNCRAM:data0|altsyncram_14s:auto_generated
 75. Source assignments for nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[1].sram_tags|ALTSYNCRAM:data0|altsyncram_g7s:auto_generated
 76. Source assignments for nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[1].sram_dirty_flags|ALTSYNCRAM:data0|altsyncram_14s:auto_generated
 77. Source assignments for nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[2].sram_tags|ALTSYNCRAM:data0|altsyncram_g7s:auto_generated
 78. Source assignments for nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[2].sram_dirty_flags|ALTSYNCRAM:data0|altsyncram_14s:auto_generated
 79. Source assignments for nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[3].sram_tags|ALTSYNCRAM:data0|altsyncram_g7s:auto_generated
 80. Source assignments for nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[3].sram_dirty_flags|ALTSYNCRAM:data0|altsyncram_14s:auto_generated
 81. Source assignments for nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[4].sram_tags|ALTSYNCRAM:data0|altsyncram_g7s:auto_generated
 82. Source assignments for nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[4].sram_dirty_flags|ALTSYNCRAM:data0|altsyncram_14s:auto_generated
 83. Source assignments for nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[5].sram_tags|ALTSYNCRAM:data0|altsyncram_g7s:auto_generated
 84. Source assignments for nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[5].sram_dirty_flags|ALTSYNCRAM:data0|altsyncram_14s:auto_generated
 85. Source assignments for nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[6].sram_tags|ALTSYNCRAM:data0|altsyncram_g7s:auto_generated
 86. Source assignments for nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[6].sram_dirty_flags|ALTSYNCRAM:data0|altsyncram_14s:auto_generated
 87. Source assignments for nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|ALTSYNCRAM:data0|altsyncram_g7s:auto_generated
 88. Source assignments for nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_dirty_flags|ALTSYNCRAM:data0|altsyncram_14s:auto_generated
 89. Source assignments for nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|sram_1r1w:sram_l2_data|ALTSYNCRAM:data0|altsyncram_2ds:auto_generated
 90. Source assignments for nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|SCFIFO:scfifo|scfifo_0iu:auto_generated|a_dpfifo_hrt:dpfifo|altsyncram_le81:FIFOram
 91. Source assignments for nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|SCFIFO:scfifo|scfifo_uhu:auto_generated|a_dpfifo_frt:dpfifo|altsyncram_he81:FIFOram
 92. Source assignments for sdram_controller:sdram_controller|sync_fifo:load_fifo|SCFIFO:scfifo|scfifo_9gu:auto_generated|a_dpfifo_mpt:dpfifo|altsyncram_va81:FIFOram
 93. Source assignments for sdram_controller:sdram_controller|sync_fifo:store_fifo|SCFIFO:scfifo|scfifo_9gu:auto_generated|a_dpfifo_mpt:dpfifo|altsyncram_va81:FIFOram
 94. Source assignments for vga_controller:vga_controller|sync_fifo:pixel_fifo|SCFIFO:scfifo|scfifo_bou:auto_generated|a_dpfifo_tst:dpfifo|altsyncram_dh81:FIFOram
 95. Source assignments for uart:uart|sync_fifo:rx_fifo|SCFIFO:scfifo|scfifo_seu:auto_generated|a_dpfifo_9ot:dpfifo|altsyncram_5881:FIFOram
 96. Source assignments for ps2_controller:ps2_controller|sync_fifo:input_fifo|SCFIFO:scfifo|scfifo_rhu:auto_generated|a_dpfifo_ppt:dpfifo|altsyncram_5b81:FIFOram
 97. Source assignments for nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|altshift_taps:fx1_result_is_inf_rtl_0|shift_taps_28m:auto_generated|altsyncram_8h81:altsyncram2
 98. Source assignments for nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|altshift_taps:fx3_instruction.has_dest_rtl_0|shift_taps_9mm:auto_generated|altsyncram_nc61:altsyncram4
 99. Source assignments for nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|altshift_taps:fx2_mul_exponent_rtl_0|shift_taps_t7m:auto_generated|altsyncram_5o31:altsyncram4
100. Parameter Settings for User Entity Instance: nyuzi:nyuzi
101. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core
102. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage
103. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|arbiter:arbiter_thread_select
104. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|oh_to_idx:oh_to_idx_selected_thread
105. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[0].sram_tags
106. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[0].sram_tags|ALTSYNCRAM:data0
107. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[1].sram_tags
108. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[1].sram_tags|ALTSYNCRAM:data0
109. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[2].sram_tags
110. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[2].sram_tags|ALTSYNCRAM:data0
111. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[3].sram_tags
112. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[3].sram_tags|ALTSYNCRAM:data0
113. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|cache_lru:cache_lru
114. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|cache_lru:cache_lru|sram_1r1w:lru_data
115. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|cache_lru:cache_lru|sram_1r1w:lru_data|ALTSYNCRAM:data0
116. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|idx_to_oh:idx_to_oh_miss_thread
117. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|oh_to_idx:oh_to_idx_hit_way
118. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data
119. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|ALTSYNCRAM:data0
120. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo
121. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|SCFIFO:scfifo
122. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[1].instruction_fifo
123. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[1].instruction_fifo|SCFIFO:scfifo
124. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[2].instruction_fifo
125. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[2].instruction_fifo|SCFIFO:scfifo
126. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[3].instruction_fifo
127. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[3].instruction_fifo|SCFIFO:scfifo
128. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|arbiter:thread_select_arbiter
129. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|oh_to_idx:thread_oh_to_idx
130. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:scalar_registers
131. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:scalar_registers|ALTSYNCRAM:data0
132. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:scalar_registers|ALTSYNCRAM:data1
133. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[0].vector_registers
134. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[0].vector_registers|ALTSYNCRAM:data0
135. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[0].vector_registers|ALTSYNCRAM:data1
136. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[1].vector_registers
137. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[1].vector_registers|ALTSYNCRAM:data0
138. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[1].vector_registers|ALTSYNCRAM:data1
139. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[2].vector_registers
140. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[2].vector_registers|ALTSYNCRAM:data0
141. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[2].vector_registers|ALTSYNCRAM:data1
142. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[3].vector_registers
143. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[3].vector_registers|ALTSYNCRAM:data0
144. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[3].vector_registers|ALTSYNCRAM:data1
145. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[4].vector_registers
146. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[4].vector_registers|ALTSYNCRAM:data0
147. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[4].vector_registers|ALTSYNCRAM:data1
148. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[5].vector_registers
149. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[5].vector_registers|ALTSYNCRAM:data0
150. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[5].vector_registers|ALTSYNCRAM:data1
151. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[6].vector_registers
152. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[6].vector_registers|ALTSYNCRAM:data0
153. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[6].vector_registers|ALTSYNCRAM:data1
154. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[7].vector_registers
155. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[7].vector_registers|ALTSYNCRAM:data0
156. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[7].vector_registers|ALTSYNCRAM:data1
157. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[8].vector_registers
158. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[8].vector_registers|ALTSYNCRAM:data0
159. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[8].vector_registers|ALTSYNCRAM:data1
160. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[9].vector_registers
161. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[9].vector_registers|ALTSYNCRAM:data0
162. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[9].vector_registers|ALTSYNCRAM:data1
163. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[10].vector_registers
164. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[10].vector_registers|ALTSYNCRAM:data0
165. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[10].vector_registers|ALTSYNCRAM:data1
166. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[11].vector_registers
167. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[11].vector_registers|ALTSYNCRAM:data0
168. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[11].vector_registers|ALTSYNCRAM:data1
169. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[12].vector_registers
170. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[12].vector_registers|ALTSYNCRAM:data0
171. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[12].vector_registers|ALTSYNCRAM:data1
172. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[13].vector_registers
173. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[13].vector_registers|ALTSYNCRAM:data0
174. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[13].vector_registers|ALTSYNCRAM:data1
175. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[14].vector_registers
176. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[14].vector_registers|ALTSYNCRAM:data0
177. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[14].vector_registers|ALTSYNCRAM:data1
178. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[15].vector_registers
179. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[15].vector_registers|ALTSYNCRAM:data0
180. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[15].vector_registers|ALTSYNCRAM:data1
181. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|idx_to_oh:idx_to_oh_subcycle
182. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|idx_to_oh:idx_to_oh_cache_lane
183. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|oh_to_idx:encode_hit_way
184. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data
185. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|ALTSYNCRAM:data0
186. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[0].sram_tags
187. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[0].sram_tags|ALTSYNCRAM:data0
188. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[0].sram_tags|ALTSYNCRAM:data1
189. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[1].sram_tags
190. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[1].sram_tags|ALTSYNCRAM:data0
191. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[1].sram_tags|ALTSYNCRAM:data1
192. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[2].sram_tags
193. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[2].sram_tags|ALTSYNCRAM:data0
194. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[2].sram_tags|ALTSYNCRAM:data1
195. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags
196. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|ALTSYNCRAM:data0
197. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|ALTSYNCRAM:data1
198. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|cache_lru:lru
199. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|cache_lru:lru|sram_1r1w:lru_data
200. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|cache_lru:lru|sram_1r1w:lru_data|ALTSYNCRAM:data0
201. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|idx_to_oh:idx_to_oh_thread
202. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|idx_to_oh:convert_dd_lane
203. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|control_registers:control_registers
204. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface
205. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|arbiter:arbiter_send
206. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|oh_to_idx:oh_to_idx_send_grant
207. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_dcache|idx_to_oh:idx_to_oh_miss_thread
208. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_dcache|arbiter:arbiter_send
209. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_dcache|oh_to_idx:oh_to_idx_send_grant
210. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_icache|idx_to_oh:idx_to_oh_miss_thread
211. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_icache|arbiter:arbiter_send
212. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_icache|oh_to_idx:oh_to_idx_send_grant
213. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|oh_to_idx:convert_snoop_request_pending
214. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|idx_to_oh:idx_to_oh_dfill_way
215. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|idx_to_oh:idx_to_oh_ifill_way
216. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|io_request_queue:io_request_queue
217. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|io_request_queue:io_request_queue|arbiter:arbiter_send
218. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|io_request_queue:io_request_queue|oh_to_idx:oh_to_idx_send_thread
219. Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|io_request_queue:io_request_queue|idx_to_oh:idx_to_oh_wake_thread
220. Parameter Settings for User Entity Instance: nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|cache_lru:cache_lru
221. Parameter Settings for User Entity Instance: nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|cache_lru:cache_lru|sram_1r1w:lru_data
222. Parameter Settings for User Entity Instance: nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|cache_lru:cache_lru|sram_1r1w:lru_data|ALTSYNCRAM:data0
223. Parameter Settings for User Entity Instance: nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[0].sram_tags
224. Parameter Settings for User Entity Instance: nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[0].sram_tags|ALTSYNCRAM:data0
225. Parameter Settings for User Entity Instance: nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[0].sram_dirty_flags
226. Parameter Settings for User Entity Instance: nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[0].sram_dirty_flags|ALTSYNCRAM:data0
227. Parameter Settings for User Entity Instance: nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[1].sram_tags
228. Parameter Settings for User Entity Instance: nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[1].sram_tags|ALTSYNCRAM:data0
229. Parameter Settings for User Entity Instance: nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[1].sram_dirty_flags
230. Parameter Settings for User Entity Instance: nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[1].sram_dirty_flags|ALTSYNCRAM:data0
231. Parameter Settings for User Entity Instance: nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[2].sram_tags
232. Parameter Settings for User Entity Instance: nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[2].sram_tags|ALTSYNCRAM:data0
233. Parameter Settings for User Entity Instance: nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[2].sram_dirty_flags
234. Parameter Settings for User Entity Instance: nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[2].sram_dirty_flags|ALTSYNCRAM:data0
235. Parameter Settings for User Entity Instance: nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[3].sram_tags
236. Parameter Settings for User Entity Instance: nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[3].sram_tags|ALTSYNCRAM:data0
237. Parameter Settings for User Entity Instance: nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[3].sram_dirty_flags
238. Parameter Settings for User Entity Instance: nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[3].sram_dirty_flags|ALTSYNCRAM:data0
239. Parameter Settings for User Entity Instance: nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[4].sram_tags
240. Parameter Settings for User Entity Instance: nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[4].sram_tags|ALTSYNCRAM:data0
241. Parameter Settings for User Entity Instance: nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[4].sram_dirty_flags
242. Parameter Settings for User Entity Instance: nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[4].sram_dirty_flags|ALTSYNCRAM:data0
243. Parameter Settings for User Entity Instance: nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[5].sram_tags
244. Parameter Settings for User Entity Instance: nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[5].sram_tags|ALTSYNCRAM:data0
245. Parameter Settings for User Entity Instance: nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[5].sram_dirty_flags
246. Parameter Settings for User Entity Instance: nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[5].sram_dirty_flags|ALTSYNCRAM:data0
247. Parameter Settings for User Entity Instance: nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[6].sram_tags
248. Parameter Settings for User Entity Instance: nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[6].sram_tags|ALTSYNCRAM:data0
249. Parameter Settings for User Entity Instance: nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[6].sram_dirty_flags
250. Parameter Settings for User Entity Instance: nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[6].sram_dirty_flags|ALTSYNCRAM:data0
251. Parameter Settings for User Entity Instance: nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags
252. Parameter Settings for User Entity Instance: nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|ALTSYNCRAM:data0
253. Parameter Settings for User Entity Instance: nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_dirty_flags
254. Parameter Settings for User Entity Instance: nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_dirty_flags|ALTSYNCRAM:data0
255. Parameter Settings for User Entity Instance: nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|oh_to_idx:oh_to_idx_hit_way
256. Parameter Settings for User Entity Instance: nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|sram_1r1w:sram_l2_data
257. Parameter Settings for User Entity Instance: nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|sram_1r1w:sram_l2_data|ALTSYNCRAM:data0
258. Parameter Settings for User Entity Instance: nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|l2_cache_pending_miss_cam:l2_cache_pending_miss_cam
259. Parameter Settings for User Entity Instance: nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|l2_cache_pending_miss_cam:l2_cache_pending_miss_cam|oh_to_idx:oh_to_idx_next_empty
260. Parameter Settings for User Entity Instance: nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|l2_cache_pending_miss_cam:l2_cache_pending_miss_cam|cam:cam_pending_miss
261. Parameter Settings for User Entity Instance: nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|l2_cache_pending_miss_cam:l2_cache_pending_miss_cam|cam:cam_pending_miss|oh_to_idx:oh_to_idx_hit
262. Parameter Settings for User Entity Instance: nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback
263. Parameter Settings for User Entity Instance: nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|SCFIFO:scfifo
264. Parameter Settings for User Entity Instance: nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load
265. Parameter Settings for User Entity Instance: nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|SCFIFO:scfifo
266. Parameter Settings for User Entity Instance: nyuzi:nyuzi|performance_counters:performance_counters
267. Parameter Settings for User Entity Instance: synchronizer:reset_synchronizer
268. Parameter Settings for User Entity Instance: sdram_controller:sdram_controller
269. Parameter Settings for User Entity Instance: sdram_controller:sdram_controller|sync_fifo:load_fifo
270. Parameter Settings for User Entity Instance: sdram_controller:sdram_controller|sync_fifo:load_fifo|SCFIFO:scfifo
271. Parameter Settings for User Entity Instance: sdram_controller:sdram_controller|sync_fifo:store_fifo
272. Parameter Settings for User Entity Instance: sdram_controller:sdram_controller|sync_fifo:store_fifo|SCFIFO:scfifo
273. Parameter Settings for User Entity Instance: vga_controller:vga_controller|sync_fifo:pixel_fifo
274. Parameter Settings for User Entity Instance: vga_controller:vga_controller|sync_fifo:pixel_fifo|SCFIFO:scfifo
275. Parameter Settings for User Entity Instance: vga_controller:vga_controller|vga_timing_generator:timing_generator
276. Parameter Settings for User Entity Instance: uart:uart
277. Parameter Settings for User Entity Instance: uart:uart|uart_transmit:uart_transmit
278. Parameter Settings for User Entity Instance: uart:uart|uart_receive:uart_receive
279. Parameter Settings for User Entity Instance: uart:uart|uart_receive:uart_receive|synchronizer:rx_synchronizer
280. Parameter Settings for User Entity Instance: uart:uart|sync_fifo:rx_fifo
281. Parameter Settings for User Entity Instance: uart:uart|sync_fifo:rx_fifo|SCFIFO:scfifo
282. Parameter Settings for User Entity Instance: gpio_controller:gpio_controller
283. Parameter Settings for User Entity Instance: ps2_controller:ps2_controller
284. Parameter Settings for User Entity Instance: ps2_controller:ps2_controller|synchronizer:input_synchronizer
285. Parameter Settings for User Entity Instance: ps2_controller:ps2_controller|sync_fifo:input_fifo
286. Parameter Settings for User Entity Instance: ps2_controller:ps2_controller|sync_fifo:input_fifo|SCFIFO:scfifo
287. Parameter Settings for Inferred Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|altshift_taps:fx1_result_is_inf_rtl_0
288. Parameter Settings for Inferred Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|altshift_taps:fx3_instruction.has_dest_rtl_0
289. Parameter Settings for Inferred Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|altshift_taps:fx2_mul_exponent_rtl_0
290. Parameter Settings for Inferred Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0
291. Parameter Settings for Inferred Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1
292. Parameter Settings for Inferred Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2
293. Parameter Settings for Inferred Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3
294. Parameter Settings for Inferred Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult4
295. Parameter Settings for Inferred Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult5
296. Parameter Settings for Inferred Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult6
297. Parameter Settings for Inferred Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult7
298. Parameter Settings for Inferred Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult8
299. Parameter Settings for Inferred Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult9
300. Parameter Settings for Inferred Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult10
301. Parameter Settings for Inferred Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult11
302. Parameter Settings for Inferred Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult12
303. Parameter Settings for Inferred Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult13
304. Parameter Settings for Inferred Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult14
305. Parameter Settings for Inferred Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult15
306. altsyncram Parameter Settings by Entity Instance
307. scfifo Parameter Settings by Entity Instance
308. altshift_taps Parameter Settings by Entity Instance
309. lpm_mult Parameter Settings by Entity Instance
310. Port Connectivity Checks: "ps2_controller:ps2_controller|sync_fifo:input_fifo"
311. Port Connectivity Checks: "uart:uart|sync_fifo:rx_fifo"
312. Port Connectivity Checks: "vga_controller:vga_controller|sync_fifo:pixel_fifo"
313. Port Connectivity Checks: "sdram_controller:sdram_controller|sync_fifo:store_fifo"
314. Port Connectivity Checks: "sdram_controller:sdram_controller|sync_fifo:load_fifo"
315. Port Connectivity Checks: "sdram_controller:sdram_controller"
316. Port Connectivity Checks: "synchronizer:reset_synchronizer"
317. Port Connectivity Checks: "axi_interconnect:axi_interconnect"
318. Port Connectivity Checks: "nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load"
319. Port Connectivity Checks: "nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback"
320. Port Connectivity Checks: "nyuzi:nyuzi|core:core_gen[0].core|io_request_queue:io_request_queue|arbiter:arbiter_send"
321. Port Connectivity Checks: "nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_icache"
322. Port Connectivity Checks: "nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_dcache|arbiter:arbiter_send"
323. Port Connectivity Checks: "nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|arbiter:arbiter_send"
324. Port Connectivity Checks: "nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage"
325. Port Connectivity Checks: "nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage"
326. Port Connectivity Checks: "nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|arbiter:thread_select_arbiter"
327. Port Connectivity Checks: "nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[3].instruction_fifo"
328. Port Connectivity Checks: "nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[2].instruction_fifo"
329. Port Connectivity Checks: "nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[1].instruction_fifo"
330. Port Connectivity Checks: "nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo"
331. Port Connectivity Checks: "nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|arbiter:arbiter_thread_select"
332. Port Connectivity Checks: "nyuzi:nyuzi"
333. Elapsed Time Per Partition
334. Analysis & Synthesis Messages
335. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Aug 05 11:00:06 2015            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; fpga_target                                      ;
; Top-level Entity Name              ; fpga_top                                         ;
; Family                             ; Cyclone IV E                                     ;
; Total logic elements               ; 75,934                                           ;
;     Total combinational functions  ; 63,663                                           ;
;     Dedicated logic registers      ; 26,702                                           ;
; Total registers                    ; 26702                                            ;
; Total pins                         ; 153                                              ;
; Total virtual pins                 ; 0                                                ;
; Total memory bits                  ; 1,526,423                                        ;
; Embedded Multiplier 9-bit elements ; 128                                              ;
; Total PLLs                         ; 0                                                ;
+------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; fpga_top           ; fpga_target        ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Verilog Show LMF Mapping Messages                                          ; Off                ;                    ;
; Verilog Version                                                            ; SystemVerilog_2005 ; Verilog_2001       ;
; Auto RAM Block Balancing                                                   ; Off                ; On                 ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.3%      ;
;     Processors 3-4         ; < 0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                              ;
+-----------------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path        ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                             ; Library ;
+-----------------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------------+---------+
; ../vga_timing_generator.sv              ; yes             ; User Verilog HDL File              ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/vga_timing_generator.sv        ;         ;
; ../vga_controller.sv                    ; yes             ; User Verilog HDL File              ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/vga_controller.sv              ;         ;
; ../sdram_controller.sv                  ; yes             ; User Verilog HDL File              ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/sdram_controller.sv            ;         ;
; ../axi_interconnect.sv                  ; yes             ; User Verilog HDL File              ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/axi_interconnect.sv            ;         ;
; ../uart.sv                              ; yes             ; User Verilog HDL File              ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/uart.sv                        ;         ;
; ../uart_transmit.sv                     ; yes             ; User Verilog HDL File              ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/uart_transmit.sv               ;         ;
; ../uart_receive.sv                      ; yes             ; User Verilog HDL File              ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/uart_receive.sv                ;         ;
; ../synchronizer.sv                      ; yes             ; User Verilog HDL File              ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/synchronizer.sv                ;         ;
; ../fpga_top.sv                          ; yes             ; User Verilog HDL File              ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/fpga_top.sv                    ;         ;
; ../gpio_controller.sv                   ; yes             ; User Verilog HDL File              ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/gpio_controller.sv             ;         ;
; ../ps2_controller.sv                    ; yes             ; User Verilog HDL File              ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/ps2_controller.sv              ;         ;
; ../../core/io_request_queue.sv          ; yes             ; User Verilog HDL File              ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/io_request_queue.sv            ;         ;
; ../../core/idx_to_oh.sv                 ; yes             ; User Verilog HDL File              ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/idx_to_oh.sv                   ;         ;
; ../../core/oh_to_idx.sv                 ; yes             ; User Verilog HDL File              ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/oh_to_idx.sv                   ;         ;
; ../../core/writeback_stage.sv           ; yes             ; User Verilog HDL File              ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/writeback_stage.sv             ;         ;
; ../../core/thread_select_stage.sv       ; yes             ; User Verilog HDL File              ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/thread_select_stage.sv         ;         ;
; ../../core/sync_fifo.sv                 ; yes             ; User Verilog HDL File              ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sync_fifo.sv                   ;         ;
; ../../core/sram_2r1w.sv                 ; yes             ; User Verilog HDL File              ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sram_2r1w.sv                   ;         ;
; ../../core/sram_1r1w.sv                 ; yes             ; User Verilog HDL File              ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/sram_1r1w.sv                   ;         ;
; ../../core/int_execute_stage.sv         ; yes             ; User Verilog HDL File              ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/int_execute_stage.sv           ;         ;
; ../../core/reciprocal_rom.sv            ; yes             ; User Verilog HDL File              ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/reciprocal_rom.sv              ;         ;
; ../../core/performance_counters.sv      ; yes             ; User Verilog HDL File              ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/performance_counters.sv        ;         ;
; ../../core/operand_fetch_stage.sv       ; yes             ; User Verilog HDL File              ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/operand_fetch_stage.sv         ;         ;
; ../../core/fp_execute_stage5.sv         ; yes             ; User Verilog HDL File              ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/fp_execute_stage5.sv           ;         ;
; ../../core/fp_execute_stage4.sv         ; yes             ; User Verilog HDL File              ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/fp_execute_stage4.sv           ;         ;
; ../../core/fp_execute_stage3.sv         ; yes             ; User Verilog HDL File              ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/fp_execute_stage3.sv           ;         ;
; ../../core/fp_execute_stage2.sv         ; yes             ; User Verilog HDL File              ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/fp_execute_stage2.sv           ;         ;
; ../../core/fp_execute_stage1.sv         ; yes             ; User Verilog HDL File              ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/fp_execute_stage1.sv           ;         ;
; ../../core/l2_cache_update.sv           ; yes             ; User Verilog HDL File              ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_cache_update.sv             ;         ;
; ../../core/l2_cache_tag.sv              ; yes             ; User Verilog HDL File              ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_cache_tag.sv                ;         ;
; ../../core/l2_cache_read.sv             ; yes             ; User Verilog HDL File              ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_cache_read.sv               ;         ;
; ../../core/l2_cache_pending_miss_cam.sv ; yes             ; User Verilog HDL File              ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_cache_pending_miss_cam.sv   ;         ;
; ../../core/l2_cache_interface.sv        ; yes             ; User Verilog HDL File              ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_cache_interface.sv          ;         ;
; ../../core/l2_axi_bus_interface.sv      ; yes             ; User Verilog HDL File              ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_axi_bus_interface.sv        ;         ;
; ../../core/l2_cache_arb.sv              ; yes             ; User Verilog HDL File              ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_cache_arb.sv                ;         ;
; ../../core/l2_cache.sv                  ; yes             ; User Verilog HDL File              ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l2_cache.sv                    ;         ;
; ../../core/l1_store_queue.sv            ; yes             ; User Verilog HDL File              ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l1_store_queue.sv              ;         ;
; ../../core/l1_load_miss_queue.sv        ; yes             ; User Verilog HDL File              ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/l1_load_miss_queue.sv          ;         ;
; ../../core/instruction_decode_stage.sv  ; yes             ; User Verilog HDL File              ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/instruction_decode_stage.sv    ;         ;
; ../../core/ifetch_tag_stage.sv          ; yes             ; User Verilog HDL File              ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/ifetch_tag_stage.sv            ;         ;
; ../../core/ifetch_data_stage.sv         ; yes             ; User Verilog HDL File              ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/ifetch_data_stage.sv           ;         ;
; ../../core/nyuzi.sv                     ; yes             ; User Verilog HDL File              ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/nyuzi.sv                       ;         ;
; ../../core/dcache_tag_stage.sv          ; yes             ; User Verilog HDL File              ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/dcache_tag_stage.sv            ;         ;
; ../../core/dcache_data_stage.sv         ; yes             ; User Verilog HDL File              ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/dcache_data_stage.sv           ;         ;
; ../../core/core.sv                      ; yes             ; User Verilog HDL File              ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/core.sv                        ;         ;
; ../../core/control_registers.sv         ; yes             ; User Verilog HDL File              ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/control_registers.sv           ;         ;
; ../../core/cam.sv                       ; yes             ; User Verilog HDL File              ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/cam.sv                         ;         ;
; ../../core/cache_lru.sv                 ; yes             ; User Verilog HDL File              ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/cache_lru.sv                   ;         ;
; ../../core/arbiter.sv                   ; yes             ; User Verilog HDL File              ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/arbiter.sv                     ;         ;
; ../../core/io_arbiter.sv                ; yes             ; User Verilog HDL File              ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/io_arbiter.sv                  ;         ;
; defines.sv                              ; yes             ; Auto-Found SystemVerilog HDL File  ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/defines.sv                     ;         ;
; config.sv                               ; yes             ; Auto-Found SystemVerilog HDL File  ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/core/config.sv                      ;         ;
; altsyncram.tdf                          ; yes             ; Megafunction                       ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                         ;         ;
; stratix_ram_block.inc                   ; yes             ; Megafunction                       ; d:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                  ;         ;
; lpm_mux.inc                             ; yes             ; Megafunction                       ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                            ;         ;
; lpm_decode.inc                          ; yes             ; Megafunction                       ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                         ;         ;
; aglobal130.inc                          ; yes             ; Megafunction                       ; d:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                         ;         ;
; a_rdenreg.inc                           ; yes             ; Megafunction                       ; d:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                          ;         ;
; altrom.inc                              ; yes             ; Megafunction                       ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc                             ;         ;
; altram.inc                              ; yes             ; Megafunction                       ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc                             ;         ;
; altdpram.inc                            ; yes             ; Megafunction                       ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc                           ;         ;
; db/altsyncram_u6s.tdf                   ; yes             ; Auto-Generated Megafunction        ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_u6s.tdf  ;         ;
; db/altsyncram_04s.tdf                   ; yes             ; Auto-Generated Megafunction        ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_04s.tdf  ;         ;
; db/altsyncram_eas.tdf                   ; yes             ; Auto-Generated Megafunction        ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_eas.tdf  ;         ;
; scfifo.tdf                              ; yes             ; Megafunction                       ; d:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf                             ;         ;
; a_regfifo.inc                           ; yes             ; Megafunction                       ; d:/altera/13.0sp1/quartus/libraries/megafunctions/a_regfifo.inc                          ;         ;
; a_dpfifo.inc                            ; yes             ; Megafunction                       ; d:/altera/13.0sp1/quartus/libraries/megafunctions/a_dpfifo.inc                           ;         ;
; a_i2fifo.inc                            ; yes             ; Megafunction                       ; d:/altera/13.0sp1/quartus/libraries/megafunctions/a_i2fifo.inc                           ;         ;
; a_fffifo.inc                            ; yes             ; Megafunction                       ; d:/altera/13.0sp1/quartus/libraries/megafunctions/a_fffifo.inc                           ;         ;
; a_f2fifo.inc                            ; yes             ; Megafunction                       ; d:/altera/13.0sp1/quartus/libraries/megafunctions/a_f2fifo.inc                           ;         ;
; db/scfifo_qhu.tdf                       ; yes             ; Auto-Generated Megafunction        ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/scfifo_qhu.tdf      ;         ;
; db/a_dpfifo_art.tdf                     ; yes             ; Auto-Generated Megafunction        ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_art.tdf    ;         ;
; db/altsyncram_7e81.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_7e81.tdf ;         ;
; db/cmpr_gs8.tdf                         ; yes             ; Auto-Generated Megafunction        ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/cmpr_gs8.tdf        ;         ;
; db/cntr_tnb.tdf                         ; yes             ; Auto-Generated Megafunction        ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/cntr_tnb.tdf        ;         ;
; db/cntr_ao7.tdf                         ; yes             ; Auto-Generated Megafunction        ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/cntr_ao7.tdf        ;         ;
; db/cntr_unb.tdf                         ; yes             ; Auto-Generated Megafunction        ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/cntr_unb.tdf        ;         ;
; db/altsyncram_67s.tdf                   ; yes             ; Auto-Generated Megafunction        ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_67s.tdf  ;         ;
; db/altsyncram_c4s.tdf                   ; yes             ; Auto-Generated Megafunction        ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_c4s.tdf  ;         ;
; db/altsyncram_g7s.tdf                   ; yes             ; Auto-Generated Megafunction        ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_g7s.tdf  ;         ;
; db/altsyncram_14s.tdf                   ; yes             ; Auto-Generated Megafunction        ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_14s.tdf  ;         ;
; db/altsyncram_2ds.tdf                   ; yes             ; Auto-Generated Megafunction        ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_2ds.tdf  ;         ;
; db/scfifo_0iu.tdf                       ; yes             ; Auto-Generated Megafunction        ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/scfifo_0iu.tdf      ;         ;
; db/a_dpfifo_hrt.tdf                     ; yes             ; Auto-Generated Megafunction        ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_hrt.tdf    ;         ;
; db/altsyncram_le81.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_le81.tdf ;         ;
; db/scfifo_uhu.tdf                       ; yes             ; Auto-Generated Megafunction        ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/scfifo_uhu.tdf      ;         ;
; db/a_dpfifo_frt.tdf                     ; yes             ; Auto-Generated Megafunction        ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_frt.tdf    ;         ;
; db/altsyncram_he81.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_he81.tdf ;         ;
; db/scfifo_9gu.tdf                       ; yes             ; Auto-Generated Megafunction        ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/scfifo_9gu.tdf      ;         ;
; db/a_dpfifo_mpt.tdf                     ; yes             ; Auto-Generated Megafunction        ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_mpt.tdf    ;         ;
; db/altsyncram_va81.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_va81.tdf ;         ;
; db/scfifo_bou.tdf                       ; yes             ; Auto-Generated Megafunction        ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/scfifo_bou.tdf      ;         ;
; db/a_dpfifo_tst.tdf                     ; yes             ; Auto-Generated Megafunction        ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_tst.tdf    ;         ;
; db/altsyncram_dh81.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_dh81.tdf ;         ;
; db/cmpr_ks8.tdf                         ; yes             ; Auto-Generated Megafunction        ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/cmpr_ks8.tdf        ;         ;
; db/cntr_1ob.tdf                         ; yes             ; Auto-Generated Megafunction        ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/cntr_1ob.tdf        ;         ;
; db/cntr_eo7.tdf                         ; yes             ; Auto-Generated Megafunction        ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/cntr_eo7.tdf        ;         ;
; db/cntr_2ob.tdf                         ; yes             ; Auto-Generated Megafunction        ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/cntr_2ob.tdf        ;         ;
; db/scfifo_seu.tdf                       ; yes             ; Auto-Generated Megafunction        ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/scfifo_seu.tdf      ;         ;
; db/a_dpfifo_9ot.tdf                     ; yes             ; Auto-Generated Megafunction        ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_9ot.tdf    ;         ;
; db/altsyncram_5881.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5881.tdf ;         ;
; db/scfifo_rhu.tdf                       ; yes             ; Auto-Generated Megafunction        ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/scfifo_rhu.tdf      ;         ;
; db/a_dpfifo_ppt.tdf                     ; yes             ; Auto-Generated Megafunction        ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/a_dpfifo_ppt.tdf    ;         ;
; db/altsyncram_5b81.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5b81.tdf ;         ;
; db/cmpr_hs8.tdf                         ; yes             ; Auto-Generated Megafunction        ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/cmpr_hs8.tdf        ;         ;
; db/cntr_bo7.tdf                         ; yes             ; Auto-Generated Megafunction        ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/cntr_bo7.tdf        ;         ;
; db/cntr_vnb.tdf                         ; yes             ; Auto-Generated Megafunction        ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/cntr_vnb.tdf        ;         ;
; altshift_taps.tdf                       ; yes             ; Megafunction                       ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altshift_taps.tdf                      ;         ;
; lpm_counter.inc                         ; yes             ; Megafunction                       ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.inc                        ;         ;
; lpm_compare.inc                         ; yes             ; Megafunction                       ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.inc                        ;         ;
; lpm_constant.inc                        ; yes             ; Megafunction                       ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_constant.inc                       ;         ;
; db/shift_taps_28m.tdf                   ; yes             ; Auto-Generated Megafunction        ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/shift_taps_28m.tdf  ;         ;
; db/altsyncram_8h81.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_8h81.tdf ;         ;
; db/cntr_4pf.tdf                         ; yes             ; Auto-Generated Megafunction        ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/cntr_4pf.tdf        ;         ;
; db/shift_taps_9mm.tdf                   ; yes             ; Auto-Generated Megafunction        ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/shift_taps_9mm.tdf  ;         ;
; db/altsyncram_nc61.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_nc61.tdf ;         ;
; db/add_sub_24e.tdf                      ; yes             ; Auto-Generated Megafunction        ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/add_sub_24e.tdf     ;         ;
; db/cntr_6pf.tdf                         ; yes             ; Auto-Generated Megafunction        ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/cntr_6pf.tdf        ;         ;
; db/cmpr_ogc.tdf                         ; yes             ; Auto-Generated Megafunction        ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/cmpr_ogc.tdf        ;         ;
; db/cntr_p8h.tdf                         ; yes             ; Auto-Generated Megafunction        ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/cntr_p8h.tdf        ;         ;
; db/shift_taps_t7m.tdf                   ; yes             ; Auto-Generated Megafunction        ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/shift_taps_t7m.tdf  ;         ;
; db/altsyncram_5o31.tdf                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/altsyncram_5o31.tdf ;         ;
; lpm_mult.tdf                            ; yes             ; Megafunction                       ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf                           ;         ;
; lpm_add_sub.inc                         ; yes             ; Megafunction                       ; d:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc                        ;         ;
; multcore.inc                            ; yes             ; Megafunction                       ; d:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.inc                           ;         ;
; bypassff.inc                            ; yes             ; Megafunction                       ; d:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc                           ;         ;
; altshift.inc                            ; yes             ; Megafunction                       ; d:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc                           ;         ;
; db/mult_86t.tdf                         ; yes             ; Auto-Generated Megafunction        ; C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/db/mult_86t.tdf        ;         ;
+-----------------------------------------+-----------------+------------------------------------+------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 75,934      ;
;                                             ;             ;
; Total combinational functions               ; 63663       ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 40695       ;
;     -- 3 input functions                    ; 16407       ;
;     -- <=2 input functions                  ; 6561        ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 57934       ;
;     -- arithmetic mode                      ; 5729        ;
;                                             ;             ;
; Total registers                             ; 26702       ;
;     -- Dedicated logic registers            ; 26702       ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 153         ;
; Total memory bits                           ; 1526423     ;
; Embedded Multiplier 9-bit elements          ; 128         ;
; Maximum fan-out node                        ; clk50~input ;
; Maximum fan-out                             ; 32490       ;
; Total fan-out                               ; 396152      ;
; Average fan-out                             ; 4.10        ;
+---------------------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                        ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                    ; Library Name ;
+-------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |fpga_top                                                         ; 63663 (66)        ; 26702 (63)   ; 1526423     ; 128          ; 0       ; 64        ; 153  ; 0            ; |fpga_top                                                                                                                                                                                                              ; work         ;
;    |axi_interconnect:axi_interconnect|                            ; 136 (136)         ; 80 (80)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|axi_interconnect:axi_interconnect                                                                                                                                                                            ; work         ;
;    |gpio_controller:gpio_controller|                              ; 6 (6)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|gpio_controller:gpio_controller                                                                                                                                                                              ; work         ;
;    |nyuzi:nyuzi|                                                  ; 62674 (0)         ; 26056 (0)    ; 1522647     ; 128          ; 0       ; 64        ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi                                                                                                                                                                                                  ; work         ;
;       |core:core_gen[0].core|                                     ; 53953 (0)         ; 18791 (0)    ; 424175      ; 128          ; 0       ; 64        ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core                                                                                                                                                                            ; work         ;
;          |control_registers:control_registers|                    ; 330 (330)         ; 371 (371)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|control_registers:control_registers                                                                                                                                        ; work         ;
;          |dcache_data_stage:dcache_data_stage|                    ; 1229 (1204)       ; 625 (111)    ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage                                                                                                                                        ; work         ;
;             |idx_to_oh:idx_to_oh_cache_lane|                      ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|idx_to_oh:idx_to_oh_cache_lane                                                                                                         ; work         ;
;             |oh_to_idx:encode_hit_way|                            ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|oh_to_idx:encode_hit_way                                                                                                               ; work         ;
;             |sram_1r1w:l1d_data|                                  ; 7 (6)             ; 514 (513)    ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data                                                                                                                     ; work         ;
;                |altsyncram:data0|                                 ; 1 (0)             ; 1 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|altsyncram:data0                                                                                                    ; work         ;
;                   |altsyncram_eas:auto_generated|                 ; 1 (1)             ; 1 (1)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|altsyncram:data0|altsyncram_eas:auto_generated                                                                      ; work         ;
;          |dcache_tag_stage:dcache_tag_stage|                      ; 1091 (1053)       ; 866 (824)    ; 10432       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage                                                                                                                                          ; work         ;
;             |cache_lru:lru|                                       ; 21 (12)           ; 12 (7)       ; 192         ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|cache_lru:lru                                                                                                                            ; work         ;
;                |sram_1r1w:lru_data|                               ; 9 (8)             ; 5 (4)        ; 192         ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|cache_lru:lru|sram_1r1w:lru_data                                                                                                         ; work         ;
;                   |altsyncram:data0|                              ; 1 (0)             ; 1 (0)        ; 192         ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|cache_lru:lru|sram_1r1w:lru_data|altsyncram:data0                                                                                        ; work         ;
;                      |altsyncram_04s:auto_generated|              ; 1 (1)             ; 1 (1)        ; 192         ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|cache_lru:lru|sram_1r1w:lru_data|altsyncram:data0|altsyncram_04s:auto_generated                                                          ; work         ;
;             |sram_2r1w:way_tag_gen[0].sram_tags|                  ; 4 (3)             ; 3 (2)        ; 2560        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[0].sram_tags                                                                                                       ; work         ;
;                |altsyncram:data0|                                 ; 1 (0)             ; 1 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[0].sram_tags|altsyncram:data0                                                                                      ; work         ;
;                   |altsyncram_u6s:auto_generated|                 ; 1 (1)             ; 1 (1)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[0].sram_tags|altsyncram:data0|altsyncram_u6s:auto_generated                                                        ; work         ;
;                |altsyncram:data1|                                 ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[0].sram_tags|altsyncram:data1                                                                                      ; work         ;
;                   |altsyncram_u6s:auto_generated|                 ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[0].sram_tags|altsyncram:data1|altsyncram_u6s:auto_generated                                                        ; work         ;
;             |sram_2r1w:way_tag_gen[1].sram_tags|                  ; 4 (4)             ; 2 (2)        ; 2560        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[1].sram_tags                                                                                                       ; work         ;
;                |altsyncram:data0|                                 ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[1].sram_tags|altsyncram:data0                                                                                      ; work         ;
;                   |altsyncram_u6s:auto_generated|                 ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[1].sram_tags|altsyncram:data0|altsyncram_u6s:auto_generated                                                        ; work         ;
;                |altsyncram:data1|                                 ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[1].sram_tags|altsyncram:data1                                                                                      ; work         ;
;                   |altsyncram_u6s:auto_generated|                 ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[1].sram_tags|altsyncram:data1|altsyncram_u6s:auto_generated                                                        ; work         ;
;             |sram_2r1w:way_tag_gen[2].sram_tags|                  ; 5 (4)             ; 2 (2)        ; 2560        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[2].sram_tags                                                                                                       ; work         ;
;                |altsyncram:data0|                                 ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[2].sram_tags|altsyncram:data0                                                                                      ; work         ;
;                   |altsyncram_u6s:auto_generated|                 ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[2].sram_tags|altsyncram:data0|altsyncram_u6s:auto_generated                                                        ; work         ;
;                |altsyncram:data1|                                 ; 1 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[2].sram_tags|altsyncram:data1                                                                                      ; work         ;
;                   |altsyncram_u6s:auto_generated|                 ; 1 (1)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[2].sram_tags|altsyncram:data1|altsyncram_u6s:auto_generated                                                        ; work         ;
;             |sram_2r1w:way_tag_gen[3].sram_tags|                  ; 4 (4)             ; 23 (22)      ; 2560        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags                                                                                                       ; work         ;
;                |altsyncram:data0|                                 ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|altsyncram:data0                                                                                      ; work         ;
;                   |altsyncram_u6s:auto_generated|                 ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|altsyncram:data0|altsyncram_u6s:auto_generated                                                        ; work         ;
;                |altsyncram:data1|                                 ; 0 (0)             ; 1 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|altsyncram:data1                                                                                      ; work         ;
;                   |altsyncram_u6s:auto_generated|                 ; 0 (0)             ; 1 (1)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|altsyncram:data1|altsyncram_u6s:auto_generated                                                        ; work         ;
;          |fp_execute_stage1:fp_execute_stage1|                    ; 3743 (3742)       ; 2202 (2201)  ; 384         ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1                                                                                                                                        ; work         ;
;             |altshift_taps:fx1_result_is_inf_rtl_0|               ; 1 (0)             ; 1 (0)        ; 384         ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|altshift_taps:fx1_result_is_inf_rtl_0                                                                                                  ; work         ;
;                |shift_taps_28m:auto_generated|                    ; 1 (0)             ; 1 (0)        ; 384         ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|altshift_taps:fx1_result_is_inf_rtl_0|shift_taps_28m:auto_generated                                                                    ; work         ;
;                   |altsyncram_8h81:altsyncram2|                   ; 0 (0)             ; 0 (0)        ; 384         ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|altshift_taps:fx1_result_is_inf_rtl_0|shift_taps_28m:auto_generated|altsyncram_8h81:altsyncram2                                        ; work         ;
;                   |cntr_4pf:cntr1|                                ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|altshift_taps:fx1_result_is_inf_rtl_0|shift_taps_28m:auto_generated|cntr_4pf:cntr1                                                     ; work         ;
;          |fp_execute_stage2:fp_execute_stage2|                    ; 4835 (4092)       ; 1995 (1991)  ; 672         ; 128          ; 0       ; 64        ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2                                                                                                                                        ; work         ;
;             |altshift_taps:fx2_mul_exponent_rtl_0|                ; 7 (0)             ; 4 (0)        ; 672         ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|altshift_taps:fx2_mul_exponent_rtl_0                                                                                                   ; work         ;
;                |shift_taps_t7m:auto_generated|                    ; 7 (2)             ; 4 (2)        ; 672         ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|altshift_taps:fx2_mul_exponent_rtl_0|shift_taps_t7m:auto_generated                                                                     ; work         ;
;                   |altsyncram_5o31:altsyncram4|                   ; 0 (0)             ; 0 (0)        ; 672         ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|altshift_taps:fx2_mul_exponent_rtl_0|shift_taps_t7m:auto_generated|altsyncram_5o31:altsyncram4                                         ; work         ;
;                   |cntr_6pf:cntr1|                                ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|altshift_taps:fx2_mul_exponent_rtl_0|shift_taps_t7m:auto_generated|cntr_6pf:cntr1                                                      ; work         ;
;             |lpm_mult:Mult0|                                      ; 46 (0)            ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0                                                                                                                         ; work         ;
;                |mult_86t:auto_generated|                          ; 46 (46)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0|mult_86t:auto_generated                                                                                                 ; work         ;
;             |lpm_mult:Mult10|                                     ; 46 (0)            ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult10                                                                                                                        ; work         ;
;                |mult_86t:auto_generated|                          ; 46 (46)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult10|mult_86t:auto_generated                                                                                                ; work         ;
;             |lpm_mult:Mult11|                                     ; 46 (0)            ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult11                                                                                                                        ; work         ;
;                |mult_86t:auto_generated|                          ; 46 (46)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult11|mult_86t:auto_generated                                                                                                ; work         ;
;             |lpm_mult:Mult12|                                     ; 46 (0)            ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult12                                                                                                                        ; work         ;
;                |mult_86t:auto_generated|                          ; 46 (46)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult12|mult_86t:auto_generated                                                                                                ; work         ;
;             |lpm_mult:Mult13|                                     ; 46 (0)            ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult13                                                                                                                        ; work         ;
;                |mult_86t:auto_generated|                          ; 46 (46)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult13|mult_86t:auto_generated                                                                                                ; work         ;
;             |lpm_mult:Mult14|                                     ; 46 (0)            ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult14                                                                                                                        ; work         ;
;                |mult_86t:auto_generated|                          ; 46 (46)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult14|mult_86t:auto_generated                                                                                                ; work         ;
;             |lpm_mult:Mult15|                                     ; 46 (0)            ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult15                                                                                                                        ; work         ;
;                |mult_86t:auto_generated|                          ; 46 (46)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult15|mult_86t:auto_generated                                                                                                ; work         ;
;             |lpm_mult:Mult1|                                      ; 46 (0)            ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1                                                                                                                         ; work         ;
;                |mult_86t:auto_generated|                          ; 46 (46)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1|mult_86t:auto_generated                                                                                                 ; work         ;
;             |lpm_mult:Mult2|                                      ; 46 (0)            ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2                                                                                                                         ; work         ;
;                |mult_86t:auto_generated|                          ; 46 (46)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2|mult_86t:auto_generated                                                                                                 ; work         ;
;             |lpm_mult:Mult3|                                      ; 46 (0)            ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3                                                                                                                         ; work         ;
;                |mult_86t:auto_generated|                          ; 46 (46)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3|mult_86t:auto_generated                                                                                                 ; work         ;
;             |lpm_mult:Mult4|                                      ; 46 (0)            ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult4                                                                                                                         ; work         ;
;                |mult_86t:auto_generated|                          ; 46 (46)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult4|mult_86t:auto_generated                                                                                                 ; work         ;
;             |lpm_mult:Mult5|                                      ; 46 (0)            ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult5                                                                                                                         ; work         ;
;                |mult_86t:auto_generated|                          ; 46 (46)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult5|mult_86t:auto_generated                                                                                                 ; work         ;
;             |lpm_mult:Mult6|                                      ; 46 (0)            ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult6                                                                                                                         ; work         ;
;                |mult_86t:auto_generated|                          ; 46 (46)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult6|mult_86t:auto_generated                                                                                                 ; work         ;
;             |lpm_mult:Mult7|                                      ; 46 (0)            ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult7                                                                                                                         ; work         ;
;                |mult_86t:auto_generated|                          ; 46 (46)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult7|mult_86t:auto_generated                                                                                                 ; work         ;
;             |lpm_mult:Mult8|                                      ; 46 (0)            ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult8                                                                                                                         ; work         ;
;                |mult_86t:auto_generated|                          ; 46 (46)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult8|mult_86t:auto_generated                                                                                                 ; work         ;
;             |lpm_mult:Mult9|                                      ; 46 (0)            ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult9                                                                                                                         ; work         ;
;                |mult_86t:auto_generated|                          ; 46 (46)           ; 0 (0)        ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult9|mult_86t:auto_generated                                                                                                 ; work         ;
;          |fp_execute_stage3:fp_execute_stage3|                    ; 955 (946)         ; 1565 (1559)  ; 1647        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3                                                                                                                                        ; work         ;
;             |altshift_taps:fx3_instruction.has_dest_rtl_0|        ; 9 (0)             ; 6 (0)        ; 1647        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|altshift_taps:fx3_instruction.has_dest_rtl_0                                                                                           ; work         ;
;                |shift_taps_9mm:auto_generated|                    ; 9 (2)             ; 6 (3)        ; 1647        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|altshift_taps:fx3_instruction.has_dest_rtl_0|shift_taps_9mm:auto_generated                                                             ; work         ;
;                   |altsyncram_nc61:altsyncram4|                   ; 0 (0)             ; 0 (0)        ; 1647        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|altshift_taps:fx3_instruction.has_dest_rtl_0|shift_taps_9mm:auto_generated|altsyncram_nc61:altsyncram4                                 ; work         ;
;                   |cntr_6pf:cntr1|                                ; 5 (5)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|altshift_taps:fx3_instruction.has_dest_rtl_0|shift_taps_9mm:auto_generated|cntr_6pf:cntr1                                              ; work         ;
;                   |cntr_p8h:cntr5|                                ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|altshift_taps:fx3_instruction.has_dest_rtl_0|shift_taps_9mm:auto_generated|cntr_p8h:cntr5                                              ; work         ;
;          |fp_execute_stage4:fp_execute_stage4|                    ; 958 (958)         ; 1655 (1655)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4                                                                                                                                        ; work         ;
;          |fp_execute_stage5:fp_execute_stage5|                    ; 7815 (7815)       ; 514 (514)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5                                                                                                                                        ; work         ;
;          |ifetch_data_stage:ifetch_data_stage|                    ; 809 (801)         ; 35 (33)      ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage                                                                                                                                        ; work         ;
;             |oh_to_idx:oh_to_idx_hit_way|                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|oh_to_idx:oh_to_idx_hit_way                                                                                                            ; work         ;
;             |sram_1r1w:sram_l1i_data|                             ; 7 (6)             ; 2 (1)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data                                                                                                                ; work         ;
;                |altsyncram:data0|                                 ; 1 (0)             ; 1 (0)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|altsyncram:data0                                                                                               ; work         ;
;                   |altsyncram_eas:auto_generated|                 ; 1 (1)             ; 1 (1)        ; 131072      ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|altsyncram:data0|altsyncram_eas:auto_generated                                                                 ; work         ;
;          |ifetch_tag_stage:ifetch_tag_stage|                      ; 692 (650)         ; 450 (429)    ; 5312        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage                                                                                                                                          ; work         ;
;             |arbiter:arbiter_thread_select|                       ; 13 (13)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|arbiter:arbiter_thread_select                                                                                                            ; work         ;
;             |cache_lru:cache_lru|                                 ; 22 (13)           ; 12 (7)       ; 192         ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|cache_lru:cache_lru                                                                                                                      ; work         ;
;                |sram_1r1w:lru_data|                               ; 9 (8)             ; 5 (4)        ; 192         ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|cache_lru:cache_lru|sram_1r1w:lru_data                                                                                                   ; work         ;
;                   |altsyncram:data0|                              ; 1 (0)             ; 1 (0)        ; 192         ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|cache_lru:cache_lru|sram_1r1w:lru_data|altsyncram:data0                                                                                  ; work         ;
;                      |altsyncram_04s:auto_generated|              ; 1 (1)             ; 1 (1)        ; 192         ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|cache_lru:cache_lru|sram_1r1w:lru_data|altsyncram:data0|altsyncram_04s:auto_generated                                                    ; work         ;
;             |oh_to_idx:oh_to_idx_selected_thread|                 ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|oh_to_idx:oh_to_idx_selected_thread                                                                                                      ; work         ;
;             |sram_1r1w:way_tag_gen[0].sram_tags|                  ; 2 (1)             ; 2 (1)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[0].sram_tags                                                                                                       ; work         ;
;                |altsyncram:data0|                                 ; 1 (0)             ; 1 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[0].sram_tags|altsyncram:data0                                                                                      ; work         ;
;                   |altsyncram_u6s:auto_generated|                 ; 1 (1)             ; 1 (1)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[0].sram_tags|altsyncram:data0|altsyncram_u6s:auto_generated                                                        ; work         ;
;             |sram_1r1w:way_tag_gen[1].sram_tags|                  ; 1 (1)             ; 1 (1)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[1].sram_tags                                                                                                       ; work         ;
;                |altsyncram:data0|                                 ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[1].sram_tags|altsyncram:data0                                                                                      ; work         ;
;                   |altsyncram_u6s:auto_generated|                 ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[1].sram_tags|altsyncram:data0|altsyncram_u6s:auto_generated                                                        ; work         ;
;             |sram_1r1w:way_tag_gen[2].sram_tags|                  ; 1 (1)             ; 1 (1)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[2].sram_tags                                                                                                       ; work         ;
;                |altsyncram:data0|                                 ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[2].sram_tags|altsyncram:data0                                                                                      ; work         ;
;                   |altsyncram_u6s:auto_generated|                 ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[2].sram_tags|altsyncram:data0|altsyncram_u6s:auto_generated                                                        ; work         ;
;             |sram_1r1w:way_tag_gen[3].sram_tags|                  ; 1 (1)             ; 1 (1)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[3].sram_tags                                                                                                       ; work         ;
;                |altsyncram:data0|                                 ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[3].sram_tags|altsyncram:data0                                                                                      ; work         ;
;                   |altsyncram_u6s:auto_generated|                 ; 0 (0)             ; 0 (0)        ; 1280        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[3].sram_tags|altsyncram:data0|altsyncram_u6s:auto_generated                                                        ; work         ;
;          |instruction_decode_stage:instruction_decode_stage|      ; 192 (192)         ; 110 (110)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|instruction_decode_stage:instruction_decode_stage                                                                                                                          ; work         ;
;          |int_execute_stage:int_execute_stage|                    ; 20313 (19854)     ; 583 (583)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage                                                                                                                                        ; work         ;
;             |reciprocal_rom:lane_alu_gen[0].rom|                  ; 29 (29)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|reciprocal_rom:lane_alu_gen[0].rom                                                                                                     ; work         ;
;             |reciprocal_rom:lane_alu_gen[10].rom|                 ; 28 (28)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|reciprocal_rom:lane_alu_gen[10].rom                                                                                                    ; work         ;
;             |reciprocal_rom:lane_alu_gen[11].rom|                 ; 29 (29)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|reciprocal_rom:lane_alu_gen[11].rom                                                                                                    ; work         ;
;             |reciprocal_rom:lane_alu_gen[12].rom|                 ; 29 (29)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|reciprocal_rom:lane_alu_gen[12].rom                                                                                                    ; work         ;
;             |reciprocal_rom:lane_alu_gen[13].rom|                 ; 28 (28)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|reciprocal_rom:lane_alu_gen[13].rom                                                                                                    ; work         ;
;             |reciprocal_rom:lane_alu_gen[14].rom|                 ; 29 (29)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|reciprocal_rom:lane_alu_gen[14].rom                                                                                                    ; work         ;
;             |reciprocal_rom:lane_alu_gen[15].rom|                 ; 28 (28)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|reciprocal_rom:lane_alu_gen[15].rom                                                                                                    ; work         ;
;             |reciprocal_rom:lane_alu_gen[1].rom|                  ; 29 (29)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|reciprocal_rom:lane_alu_gen[1].rom                                                                                                     ; work         ;
;             |reciprocal_rom:lane_alu_gen[2].rom|                  ; 29 (29)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|reciprocal_rom:lane_alu_gen[2].rom                                                                                                     ; work         ;
;             |reciprocal_rom:lane_alu_gen[3].rom|                  ; 29 (29)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|reciprocal_rom:lane_alu_gen[3].rom                                                                                                     ; work         ;
;             |reciprocal_rom:lane_alu_gen[4].rom|                  ; 29 (29)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|reciprocal_rom:lane_alu_gen[4].rom                                                                                                     ; work         ;
;             |reciprocal_rom:lane_alu_gen[5].rom|                  ; 28 (28)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|reciprocal_rom:lane_alu_gen[5].rom                                                                                                     ; work         ;
;             |reciprocal_rom:lane_alu_gen[6].rom|                  ; 29 (29)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|reciprocal_rom:lane_alu_gen[6].rom                                                                                                     ; work         ;
;             |reciprocal_rom:lane_alu_gen[7].rom|                  ; 28 (28)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|reciprocal_rom:lane_alu_gen[7].rom                                                                                                     ; work         ;
;             |reciprocal_rom:lane_alu_gen[8].rom|                  ; 29 (29)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|reciprocal_rom:lane_alu_gen[8].rom                                                                                                     ; work         ;
;             |reciprocal_rom:lane_alu_gen[9].rom|                  ; 29 (29)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|reciprocal_rom:lane_alu_gen[9].rom                                                                                                     ; work         ;
;          |io_request_queue:io_request_queue|                      ; 336 (322)         ; 241 (237)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|io_request_queue:io_request_queue                                                                                                                                          ; work         ;
;             |arbiter:arbiter_send|                                ; 13 (13)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|io_request_queue:io_request_queue|arbiter:arbiter_send                                                                                                                     ; work         ;
;             |oh_to_idx:oh_to_idx_send_thread|                     ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|io_request_queue:io_request_queue|oh_to_idx:oh_to_idx_send_thread                                                                                                          ; work         ;
;          |l2_cache_interface:l2_cache_interface|                  ; 2402 (140)        ; 3341 (47)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface                                                                                                                                      ; work         ;
;             |idx_to_oh:idx_to_oh_dfill_way|                       ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|idx_to_oh:idx_to_oh_dfill_way                                                                                                        ; work         ;
;             |l1_load_miss_queue:l1_load_miss_queue_dcache|        ; 143 (129)         ; 136 (132)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_dcache                                                                                         ; work         ;
;                |arbiter:arbiter_send|                             ; 12 (12)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_dcache|arbiter:arbiter_send                                                                    ; work         ;
;                |oh_to_idx:oh_to_idx_send_grant|                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_dcache|oh_to_idx:oh_to_idx_send_grant                                                          ; work         ;
;             |l1_load_miss_queue:l1_load_miss_queue_icache|        ; 149 (131)         ; 132 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_icache                                                                                         ; work         ;
;                |arbiter:arbiter_send|                             ; 12 (12)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_icache|arbiter:arbiter_send                                                                    ; work         ;
;                |idx_to_oh:idx_to_oh_miss_thread|                  ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_icache|idx_to_oh:idx_to_oh_miss_thread                                                         ; work         ;
;                |oh_to_idx:oh_to_idx_send_grant|                   ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_icache|oh_to_idx:oh_to_idx_send_grant                                                          ; work         ;
;             |l1_store_queue:l1_store_queue|                       ; 1966 (1952)       ; 3026 (3022)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue                                                                                                        ; work         ;
;                |arbiter:arbiter_send|                             ; 13 (13)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|arbiter:arbiter_send                                                                                   ; work         ;
;                |oh_to_idx:oh_to_idx_send_grant|                   ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|oh_to_idx:oh_to_idx_send_grant                                                                         ; work         ;
;          |operand_fetch_stage:operand_fetch_stage|                ; 1642 (1638)       ; 1814 (1810)  ; 139264      ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage                                                                                                                                    ; work         ;
;             |sram_2r1w:scalar_registers|                          ; 2 (0)             ; 2 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:scalar_registers                                                                                                         ; work         ;
;                |altsyncram:data0|                                 ; 1 (0)             ; 1 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:scalar_registers|altsyncram:data0                                                                                        ; work         ;
;                   |altsyncram_67s:auto_generated|                 ; 1 (1)             ; 1 (1)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:scalar_registers|altsyncram:data0|altsyncram_67s:auto_generated                                                          ; work         ;
;                |altsyncram:data1|                                 ; 1 (0)             ; 1 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:scalar_registers|altsyncram:data1                                                                                        ; work         ;
;                   |altsyncram_67s:auto_generated|                 ; 1 (1)             ; 1 (1)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:scalar_registers|altsyncram:data1|altsyncram_67s:auto_generated                                                          ; work         ;
;             |sram_2r1w:vector_lane_gen[0].vector_registers|       ; 2 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[0].vector_registers                                                                                      ; work         ;
;                |altsyncram:data0|                                 ; 1 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[0].vector_registers|altsyncram:data0                                                                     ; work         ;
;                   |altsyncram_67s:auto_generated|                 ; 1 (1)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[0].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated                                       ; work         ;
;                |altsyncram:data1|                                 ; 1 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[0].vector_registers|altsyncram:data1                                                                     ; work         ;
;                   |altsyncram_67s:auto_generated|                 ; 1 (1)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[0].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated                                       ; work         ;
;             |sram_2r1w:vector_lane_gen[10].vector_registers|      ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[10].vector_registers                                                                                     ; work         ;
;                |altsyncram:data0|                                 ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[10].vector_registers|altsyncram:data0                                                                    ; work         ;
;                   |altsyncram_67s:auto_generated|                 ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[10].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated                                      ; work         ;
;                |altsyncram:data1|                                 ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[10].vector_registers|altsyncram:data1                                                                    ; work         ;
;                   |altsyncram_67s:auto_generated|                 ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[10].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated                                      ; work         ;
;             |sram_2r1w:vector_lane_gen[11].vector_registers|      ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[11].vector_registers                                                                                     ; work         ;
;                |altsyncram:data0|                                 ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[11].vector_registers|altsyncram:data0                                                                    ; work         ;
;                   |altsyncram_67s:auto_generated|                 ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[11].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated                                      ; work         ;
;                |altsyncram:data1|                                 ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[11].vector_registers|altsyncram:data1                                                                    ; work         ;
;                   |altsyncram_67s:auto_generated|                 ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[11].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated                                      ; work         ;
;             |sram_2r1w:vector_lane_gen[12].vector_registers|      ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[12].vector_registers                                                                                     ; work         ;
;                |altsyncram:data0|                                 ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[12].vector_registers|altsyncram:data0                                                                    ; work         ;
;                   |altsyncram_67s:auto_generated|                 ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[12].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated                                      ; work         ;
;                |altsyncram:data1|                                 ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[12].vector_registers|altsyncram:data1                                                                    ; work         ;
;                   |altsyncram_67s:auto_generated|                 ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[12].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated                                      ; work         ;
;             |sram_2r1w:vector_lane_gen[13].vector_registers|      ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[13].vector_registers                                                                                     ; work         ;
;                |altsyncram:data0|                                 ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[13].vector_registers|altsyncram:data0                                                                    ; work         ;
;                   |altsyncram_67s:auto_generated|                 ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[13].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated                                      ; work         ;
;                |altsyncram:data1|                                 ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[13].vector_registers|altsyncram:data1                                                                    ; work         ;
;                   |altsyncram_67s:auto_generated|                 ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[13].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated                                      ; work         ;
;             |sram_2r1w:vector_lane_gen[14].vector_registers|      ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[14].vector_registers                                                                                     ; work         ;
;                |altsyncram:data0|                                 ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[14].vector_registers|altsyncram:data0                                                                    ; work         ;
;                   |altsyncram_67s:auto_generated|                 ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[14].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated                                      ; work         ;
;                |altsyncram:data1|                                 ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[14].vector_registers|altsyncram:data1                                                                    ; work         ;
;                   |altsyncram_67s:auto_generated|                 ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[14].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated                                      ; work         ;
;             |sram_2r1w:vector_lane_gen[15].vector_registers|      ; 0 (0)             ; 2 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[15].vector_registers                                                                                     ; work         ;
;                |altsyncram:data0|                                 ; 0 (0)             ; 1 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[15].vector_registers|altsyncram:data0                                                                    ; work         ;
;                   |altsyncram_67s:auto_generated|                 ; 0 (0)             ; 1 (1)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[15].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated                                      ; work         ;
;                |altsyncram:data1|                                 ; 0 (0)             ; 1 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[15].vector_registers|altsyncram:data1                                                                    ; work         ;
;                   |altsyncram_67s:auto_generated|                 ; 0 (0)             ; 1 (1)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[15].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated                                      ; work         ;
;             |sram_2r1w:vector_lane_gen[1].vector_registers|       ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[1].vector_registers                                                                                      ; work         ;
;                |altsyncram:data0|                                 ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[1].vector_registers|altsyncram:data0                                                                     ; work         ;
;                   |altsyncram_67s:auto_generated|                 ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[1].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated                                       ; work         ;
;                |altsyncram:data1|                                 ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[1].vector_registers|altsyncram:data1                                                                     ; work         ;
;                   |altsyncram_67s:auto_generated|                 ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[1].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated                                       ; work         ;
;             |sram_2r1w:vector_lane_gen[2].vector_registers|       ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[2].vector_registers                                                                                      ; work         ;
;                |altsyncram:data0|                                 ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[2].vector_registers|altsyncram:data0                                                                     ; work         ;
;                   |altsyncram_67s:auto_generated|                 ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[2].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated                                       ; work         ;
;                |altsyncram:data1|                                 ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[2].vector_registers|altsyncram:data1                                                                     ; work         ;
;                   |altsyncram_67s:auto_generated|                 ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[2].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated                                       ; work         ;
;             |sram_2r1w:vector_lane_gen[3].vector_registers|       ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[3].vector_registers                                                                                      ; work         ;
;                |altsyncram:data0|                                 ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[3].vector_registers|altsyncram:data0                                                                     ; work         ;
;                   |altsyncram_67s:auto_generated|                 ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[3].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated                                       ; work         ;
;                |altsyncram:data1|                                 ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[3].vector_registers|altsyncram:data1                                                                     ; work         ;
;                   |altsyncram_67s:auto_generated|                 ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[3].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated                                       ; work         ;
;             |sram_2r1w:vector_lane_gen[4].vector_registers|       ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[4].vector_registers                                                                                      ; work         ;
;                |altsyncram:data0|                                 ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[4].vector_registers|altsyncram:data0                                                                     ; work         ;
;                   |altsyncram_67s:auto_generated|                 ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[4].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated                                       ; work         ;
;                |altsyncram:data1|                                 ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[4].vector_registers|altsyncram:data1                                                                     ; work         ;
;                   |altsyncram_67s:auto_generated|                 ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[4].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated                                       ; work         ;
;             |sram_2r1w:vector_lane_gen[5].vector_registers|       ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[5].vector_registers                                                                                      ; work         ;
;                |altsyncram:data0|                                 ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[5].vector_registers|altsyncram:data0                                                                     ; work         ;
;                   |altsyncram_67s:auto_generated|                 ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[5].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated                                       ; work         ;
;                |altsyncram:data1|                                 ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[5].vector_registers|altsyncram:data1                                                                     ; work         ;
;                   |altsyncram_67s:auto_generated|                 ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[5].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated                                       ; work         ;
;             |sram_2r1w:vector_lane_gen[6].vector_registers|       ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[6].vector_registers                                                                                      ; work         ;
;                |altsyncram:data0|                                 ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[6].vector_registers|altsyncram:data0                                                                     ; work         ;
;                   |altsyncram_67s:auto_generated|                 ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[6].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated                                       ; work         ;
;                |altsyncram:data1|                                 ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[6].vector_registers|altsyncram:data1                                                                     ; work         ;
;                   |altsyncram_67s:auto_generated|                 ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[6].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated                                       ; work         ;
;             |sram_2r1w:vector_lane_gen[7].vector_registers|       ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[7].vector_registers                                                                                      ; work         ;
;                |altsyncram:data0|                                 ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[7].vector_registers|altsyncram:data0                                                                     ; work         ;
;                   |altsyncram_67s:auto_generated|                 ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[7].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated                                       ; work         ;
;                |altsyncram:data1|                                 ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[7].vector_registers|altsyncram:data1                                                                     ; work         ;
;                   |altsyncram_67s:auto_generated|                 ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[7].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated                                       ; work         ;
;             |sram_2r1w:vector_lane_gen[8].vector_registers|       ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[8].vector_registers                                                                                      ; work         ;
;                |altsyncram:data0|                                 ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[8].vector_registers|altsyncram:data0                                                                     ; work         ;
;                   |altsyncram_67s:auto_generated|                 ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[8].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated                                       ; work         ;
;                |altsyncram:data1|                                 ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[8].vector_registers|altsyncram:data1                                                                     ; work         ;
;                   |altsyncram_67s:auto_generated|                 ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[8].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated                                       ; work         ;
;             |sram_2r1w:vector_lane_gen[9].vector_registers|       ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[9].vector_registers                                                                                      ; work         ;
;                |altsyncram:data0|                                 ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[9].vector_registers|altsyncram:data0                                                                     ; work         ;
;                   |altsyncram_67s:auto_generated|                 ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[9].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated                                       ; work         ;
;                |altsyncram:data1|                                 ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[9].vector_registers|altsyncram:data1                                                                     ; work         ;
;                   |altsyncram_67s:auto_generated|                 ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[9].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated                                       ; work         ;
;          |thread_select_stage:thread_select_stage|                ; 3801 (3651)       ; 1886 (1810)  ; 4320        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage                                                                                                                                    ; work         ;
;             |arbiter:thread_select_arbiter|                       ; 11 (11)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|arbiter:thread_select_arbiter                                                                                                      ; work         ;
;             |oh_to_idx:thread_oh_to_idx|                          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|oh_to_idx:thread_oh_to_idx                                                                                                         ; work         ;
;             |sync_fifo:thread_logic_gen[0].instruction_fifo|      ; 36 (0)            ; 18 (0)       ; 1080        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo                                                                                     ; work         ;
;                |scfifo:scfifo|                                    ; 36 (0)            ; 18 (0)       ; 1080        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|scfifo:scfifo                                                                       ; work         ;
;                   |scfifo_qhu:auto_generated|                     ; 36 (2)            ; 18 (1)       ; 1080        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated                                             ; work         ;
;                      |a_dpfifo_art:dpfifo|                        ; 34 (23)           ; 17 (9)       ; 1080        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo                         ; work         ;
;                         |altsyncram_7e81:FIFOram|                 ; 0 (0)             ; 0 (0)        ; 1080        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|altsyncram_7e81:FIFOram ; work         ;
;                         |cntr_ao7:usedw_counter|                  ; 4 (4)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|cntr_ao7:usedw_counter  ; work         ;
;                         |cntr_tnb:rd_ptr_msb|                     ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|cntr_tnb:rd_ptr_msb     ; work         ;
;                         |cntr_unb:wr_ptr|                         ; 4 (4)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|cntr_unb:wr_ptr         ; work         ;
;             |sync_fifo:thread_logic_gen[1].instruction_fifo|      ; 34 (0)            ; 18 (0)       ; 1080        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[1].instruction_fifo                                                                                     ; work         ;
;                |scfifo:scfifo|                                    ; 34 (0)            ; 18 (0)       ; 1080        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[1].instruction_fifo|scfifo:scfifo                                                                       ; work         ;
;                   |scfifo_qhu:auto_generated|                     ; 34 (2)            ; 18 (1)       ; 1080        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[1].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated                                             ; work         ;
;                      |a_dpfifo_art:dpfifo|                        ; 32 (21)           ; 17 (9)       ; 1080        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[1].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo                         ; work         ;
;                         |altsyncram_7e81:FIFOram|                 ; 0 (0)             ; 0 (0)        ; 1080        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[1].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|altsyncram_7e81:FIFOram ; work         ;
;                         |cntr_ao7:usedw_counter|                  ; 4 (4)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[1].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|cntr_ao7:usedw_counter  ; work         ;
;                         |cntr_tnb:rd_ptr_msb|                     ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[1].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|cntr_tnb:rd_ptr_msb     ; work         ;
;                         |cntr_unb:wr_ptr|                         ; 4 (4)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[1].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|cntr_unb:wr_ptr         ; work         ;
;             |sync_fifo:thread_logic_gen[2].instruction_fifo|      ; 34 (0)            ; 18 (0)       ; 1080        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[2].instruction_fifo                                                                                     ; work         ;
;                |scfifo:scfifo|                                    ; 34 (0)            ; 18 (0)       ; 1080        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[2].instruction_fifo|scfifo:scfifo                                                                       ; work         ;
;                   |scfifo_qhu:auto_generated|                     ; 34 (2)            ; 18 (1)       ; 1080        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[2].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated                                             ; work         ;
;                      |a_dpfifo_art:dpfifo|                        ; 32 (21)           ; 17 (9)       ; 1080        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[2].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo                         ; work         ;
;                         |altsyncram_7e81:FIFOram|                 ; 0 (0)             ; 0 (0)        ; 1080        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[2].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|altsyncram_7e81:FIFOram ; work         ;
;                         |cntr_ao7:usedw_counter|                  ; 4 (4)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[2].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|cntr_ao7:usedw_counter  ; work         ;
;                         |cntr_tnb:rd_ptr_msb|                     ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[2].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|cntr_tnb:rd_ptr_msb     ; work         ;
;                         |cntr_unb:wr_ptr|                         ; 4 (4)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[2].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|cntr_unb:wr_ptr         ; work         ;
;             |sync_fifo:thread_logic_gen[3].instruction_fifo|      ; 34 (0)            ; 18 (0)       ; 1080        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[3].instruction_fifo                                                                                     ; work         ;
;                |scfifo:scfifo|                                    ; 34 (0)            ; 18 (0)       ; 1080        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[3].instruction_fifo|scfifo:scfifo                                                                       ; work         ;
;                   |scfifo_qhu:auto_generated|                     ; 34 (2)            ; 18 (1)       ; 1080        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[3].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated                                             ; work         ;
;                      |a_dpfifo_art:dpfifo|                        ; 32 (21)           ; 17 (9)       ; 1080        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[3].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo                         ; work         ;
;                         |altsyncram_7e81:FIFOram|                 ; 0 (0)             ; 0 (0)        ; 1080        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[3].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|altsyncram_7e81:FIFOram ; work         ;
;                         |cntr_ao7:usedw_counter|                  ; 4 (4)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[3].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|cntr_ao7:usedw_counter  ; work         ;
;                         |cntr_tnb:rd_ptr_msb|                     ; 3 (3)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[3].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|cntr_tnb:rd_ptr_msb     ; work         ;
;                         |cntr_unb:wr_ptr|                         ; 4 (4)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[3].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|cntr_unb:wr_ptr         ; work         ;
;          |writeback_stage:writeback_stage|                        ; 2810 (2794)       ; 538 (538)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage                                                                                                                                            ; work         ;
;             |idx_to_oh:convert_dd_lane|                           ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|idx_to_oh:convert_dd_lane                                                                                                                  ; work         ;
;       |io_arbiter:io_arbiter|                                     ; 1 (1)             ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|io_arbiter:io_arbiter                                                                                                                                                                            ; work         ;
;       |l2_cache:l2_cache|                                         ; 8720 (0)          ; 7251 (0)     ; 1098472     ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache                                                                                                                                                                                ; work         ;
;          |l2_axi_bus_interface:l2_axi_bus_interface|              ; 914 (400)         ; 1092 (608)   ; 9192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface                                                                                                                                      ; work         ;
;             |l2_cache_pending_miss_cam:l2_cache_pending_miss_cam| ; 458 (98)          ; 448 (16)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|l2_cache_pending_miss_cam:l2_cache_pending_miss_cam                                                                                  ; work         ;
;                |cam:cam_pending_miss|                             ; 338 (327)         ; 432 (432)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|l2_cache_pending_miss_cam:l2_cache_pending_miss_cam|cam:cam_pending_miss                                                             ; work         ;
;                   |oh_to_idx:oh_to_idx_hit|                       ; 11 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|l2_cache_pending_miss_cam:l2_cache_pending_miss_cam|cam:cam_pending_miss|oh_to_idx:oh_to_idx_hit                                     ; work         ;
;                |oh_to_idx:oh_to_idx_next_empty|                   ; 22 (22)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|l2_cache_pending_miss_cam:l2_cache_pending_miss_cam|oh_to_idx:oh_to_idx_next_empty                                                   ; work         ;
;             |sync_fifo:sync_fifo_pending_load|                    ; 28 (0)            ; 18 (0)       ; 4888        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load                                                                                                     ; work         ;
;                |scfifo:scfifo|                                    ; 28 (0)            ; 18 (0)       ; 4888        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|scfifo:scfifo                                                                                       ; work         ;
;                   |scfifo_uhu:auto_generated|                     ; 28 (4)            ; 18 (1)       ; 4888        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|scfifo:scfifo|scfifo_uhu:auto_generated                                                             ; work         ;
;                      |a_dpfifo_frt:dpfifo|                        ; 24 (16)           ; 17 (9)       ; 4888        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|scfifo:scfifo|scfifo_uhu:auto_generated|a_dpfifo_frt:dpfifo                                         ; work         ;
;                         |altsyncram_he81:FIFOram|                 ; 0 (0)             ; 0 (0)        ; 4888        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|scfifo:scfifo|scfifo_uhu:auto_generated|a_dpfifo_frt:dpfifo|altsyncram_he81:FIFOram                 ; work         ;
;                         |cntr_ao7:usedw_counter|                  ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|scfifo:scfifo|scfifo_uhu:auto_generated|a_dpfifo_frt:dpfifo|cntr_ao7:usedw_counter                  ; work         ;
;                         |cntr_tnb:rd_ptr_msb|                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|scfifo:scfifo|scfifo_uhu:auto_generated|a_dpfifo_frt:dpfifo|cntr_tnb:rd_ptr_msb                     ; work         ;
;                         |cntr_unb:wr_ptr|                         ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|scfifo:scfifo|scfifo_uhu:auto_generated|a_dpfifo_frt:dpfifo|cntr_unb:wr_ptr                         ; work         ;
;             |sync_fifo:sync_fifo_pending_writeback|               ; 28 (0)            ; 18 (0)       ; 4304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback                                                                                                ; work         ;
;                |scfifo:scfifo|                                    ; 28 (0)            ; 18 (0)       ; 4304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo                                                                                  ; work         ;
;                   |scfifo_0iu:auto_generated|                     ; 28 (4)            ; 18 (1)       ; 4304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_0iu:auto_generated                                                        ; work         ;
;                      |a_dpfifo_hrt:dpfifo|                        ; 24 (16)           ; 17 (9)       ; 4304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_0iu:auto_generated|a_dpfifo_hrt:dpfifo                                    ; work         ;
;                         |altsyncram_le81:FIFOram|                 ; 0 (0)             ; 0 (0)        ; 4304        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_0iu:auto_generated|a_dpfifo_hrt:dpfifo|altsyncram_le81:FIFOram            ; work         ;
;                         |cntr_ao7:usedw_counter|                  ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_0iu:auto_generated|a_dpfifo_hrt:dpfifo|cntr_ao7:usedw_counter             ; work         ;
;                         |cntr_tnb:rd_ptr_msb|                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_0iu:auto_generated|a_dpfifo_hrt:dpfifo|cntr_tnb:rd_ptr_msb                ; work         ;
;                         |cntr_unb:wr_ptr|                         ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_0iu:auto_generated|a_dpfifo_hrt:dpfifo|cntr_unb:wr_ptr                    ; work         ;
;          |l2_cache_arb:l2_cache_arb|                              ; 1400 (1400)       ; 1123 (1123)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_arb:l2_cache_arb                                                                                                                                                      ; work         ;
;          |l2_cache_read:l2_cache_read|                            ; 928 (405)         ; 1777 (1263)  ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read                                                                                                                                                    ; work         ;
;             |oh_to_idx:oh_to_idx_hit_way|                         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|oh_to_idx:oh_to_idx_hit_way                                                                                                                        ; work         ;
;             |sram_1r1w:sram_l2_data|                              ; 521 (520)         ; 514 (513)    ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|sram_1r1w:sram_l2_data                                                                                                                             ; work         ;
;                |altsyncram:data0|                                 ; 1 (0)             ; 1 (0)        ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|sram_1r1w:sram_l2_data|altsyncram:data0                                                                                                            ; work         ;
;                   |altsyncram_2ds:auto_generated|                 ; 1 (1)             ; 1 (1)        ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|sram_1r1w:sram_l2_data|altsyncram:data0|altsyncram_2ds:auto_generated                                                                              ; work         ;
;          |l2_cache_tag:l2_cache_tag|                              ; 3902 (3705)       ; 3224 (3179)  ; 40704       ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag                                                                                                                                                      ; work         ;
;             |cache_lru:cache_lru|                                 ; 23 (13)           ; 9 (0)        ; 1792        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|cache_lru:cache_lru                                                                                                                                  ; work         ;
;                |sram_1r1w:lru_data|                               ; 10 (9)            ; 9 (8)        ; 1792        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|cache_lru:cache_lru|sram_1r1w:lru_data                                                                                                               ; work         ;
;                   |altsyncram:data0|                              ; 1 (0)             ; 1 (0)        ; 1792        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|cache_lru:cache_lru|sram_1r1w:lru_data|altsyncram:data0                                                                                              ; work         ;
;                      |altsyncram_c4s:auto_generated|              ; 1 (1)             ; 1 (1)        ; 1792        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|cache_lru:cache_lru|sram_1r1w:lru_data|altsyncram:data0|altsyncram_c4s:auto_generated                                                                ; work         ;
;             |sram_1r1w:way_tags_gen[0].sram_dirty_flags|          ; 2 (2)             ; 1 (1)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[0].sram_dirty_flags                                                                                                           ; work         ;
;                |altsyncram:data0|                                 ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[0].sram_dirty_flags|altsyncram:data0                                                                                          ; work         ;
;                   |altsyncram_14s:auto_generated|                 ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[0].sram_dirty_flags|altsyncram:data0|altsyncram_14s:auto_generated                                                            ; work         ;
;             |sram_1r1w:way_tags_gen[0].sram_tags|                 ; 20 (19)           ; 1 (1)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[0].sram_tags                                                                                                                  ; work         ;
;                |altsyncram:data0|                                 ; 1 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[0].sram_tags|altsyncram:data0                                                                                                 ; work         ;
;                   |altsyncram_g7s:auto_generated|                 ; 1 (1)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[0].sram_tags|altsyncram:data0|altsyncram_g7s:auto_generated                                                                   ; work         ;
;             |sram_1r1w:way_tags_gen[1].sram_dirty_flags|          ; 7 (7)             ; 1 (1)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[1].sram_dirty_flags                                                                                                           ; work         ;
;                |altsyncram:data0|                                 ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[1].sram_dirty_flags|altsyncram:data0                                                                                          ; work         ;
;                   |altsyncram_14s:auto_generated|                 ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[1].sram_dirty_flags|altsyncram:data0|altsyncram_14s:auto_generated                                                            ; work         ;
;             |sram_1r1w:way_tags_gen[1].sram_tags|                 ; 19 (19)           ; 1 (1)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[1].sram_tags                                                                                                                  ; work         ;
;                |altsyncram:data0|                                 ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[1].sram_tags|altsyncram:data0                                                                                                 ; work         ;
;                   |altsyncram_g7s:auto_generated|                 ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[1].sram_tags|altsyncram:data0|altsyncram_g7s:auto_generated                                                                   ; work         ;
;             |sram_1r1w:way_tags_gen[2].sram_dirty_flags|          ; 2 (2)             ; 1 (1)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[2].sram_dirty_flags                                                                                                           ; work         ;
;                |altsyncram:data0|                                 ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[2].sram_dirty_flags|altsyncram:data0                                                                                          ; work         ;
;                   |altsyncram_14s:auto_generated|                 ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[2].sram_dirty_flags|altsyncram:data0|altsyncram_14s:auto_generated                                                            ; work         ;
;             |sram_1r1w:way_tags_gen[2].sram_tags|                 ; 19 (19)           ; 1 (1)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[2].sram_tags                                                                                                                  ; work         ;
;                |altsyncram:data0|                                 ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[2].sram_tags|altsyncram:data0                                                                                                 ; work         ;
;                   |altsyncram_g7s:auto_generated|                 ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[2].sram_tags|altsyncram:data0|altsyncram_g7s:auto_generated                                                                   ; work         ;
;             |sram_1r1w:way_tags_gen[3].sram_dirty_flags|          ; 2 (2)             ; 1 (1)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[3].sram_dirty_flags                                                                                                           ; work         ;
;                |altsyncram:data0|                                 ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[3].sram_dirty_flags|altsyncram:data0                                                                                          ; work         ;
;                   |altsyncram_14s:auto_generated|                 ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[3].sram_dirty_flags|altsyncram:data0|altsyncram_14s:auto_generated                                                            ; work         ;
;             |sram_1r1w:way_tags_gen[3].sram_tags|                 ; 19 (19)           ; 1 (1)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[3].sram_tags                                                                                                                  ; work         ;
;                |altsyncram:data0|                                 ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[3].sram_tags|altsyncram:data0                                                                                                 ; work         ;
;                   |altsyncram_g7s:auto_generated|                 ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[3].sram_tags|altsyncram:data0|altsyncram_g7s:auto_generated                                                                   ; work         ;
;             |sram_1r1w:way_tags_gen[4].sram_dirty_flags|          ; 2 (2)             ; 1 (1)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[4].sram_dirty_flags                                                                                                           ; work         ;
;                |altsyncram:data0|                                 ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[4].sram_dirty_flags|altsyncram:data0                                                                                          ; work         ;
;                   |altsyncram_14s:auto_generated|                 ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[4].sram_dirty_flags|altsyncram:data0|altsyncram_14s:auto_generated                                                            ; work         ;
;             |sram_1r1w:way_tags_gen[4].sram_tags|                 ; 19 (19)           ; 1 (1)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[4].sram_tags                                                                                                                  ; work         ;
;                |altsyncram:data0|                                 ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[4].sram_tags|altsyncram:data0                                                                                                 ; work         ;
;                   |altsyncram_g7s:auto_generated|                 ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[4].sram_tags|altsyncram:data0|altsyncram_g7s:auto_generated                                                                   ; work         ;
;             |sram_1r1w:way_tags_gen[5].sram_dirty_flags|          ; 2 (2)             ; 1 (1)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[5].sram_dirty_flags                                                                                                           ; work         ;
;                |altsyncram:data0|                                 ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[5].sram_dirty_flags|altsyncram:data0                                                                                          ; work         ;
;                   |altsyncram_14s:auto_generated|                 ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[5].sram_dirty_flags|altsyncram:data0|altsyncram_14s:auto_generated                                                            ; work         ;
;             |sram_1r1w:way_tags_gen[5].sram_tags|                 ; 19 (19)           ; 1 (1)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[5].sram_tags                                                                                                                  ; work         ;
;                |altsyncram:data0|                                 ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[5].sram_tags|altsyncram:data0                                                                                                 ; work         ;
;                   |altsyncram_g7s:auto_generated|                 ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[5].sram_tags|altsyncram:data0|altsyncram_g7s:auto_generated                                                                   ; work         ;
;             |sram_1r1w:way_tags_gen[6].sram_dirty_flags|          ; 2 (2)             ; 1 (1)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[6].sram_dirty_flags                                                                                                           ; work         ;
;                |altsyncram:data0|                                 ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[6].sram_dirty_flags|altsyncram:data0                                                                                          ; work         ;
;                   |altsyncram_14s:auto_generated|                 ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[6].sram_dirty_flags|altsyncram:data0|altsyncram_14s:auto_generated                                                            ; work         ;
;             |sram_1r1w:way_tags_gen[6].sram_tags|                 ; 19 (19)           ; 1 (1)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[6].sram_tags                                                                                                                  ; work         ;
;                |altsyncram:data0|                                 ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[6].sram_tags|altsyncram:data0                                                                                                 ; work         ;
;                   |altsyncram_g7s:auto_generated|                 ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[6].sram_tags|altsyncram:data0|altsyncram_g7s:auto_generated                                                                   ; work         ;
;             |sram_1r1w:way_tags_gen[7].sram_dirty_flags|          ; 2 (2)             ; 3 (2)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_dirty_flags                                                                                                           ; work         ;
;                |altsyncram:data0|                                 ; 0 (0)             ; 1 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_dirty_flags|altsyncram:data0                                                                                          ; work         ;
;                   |altsyncram_14s:auto_generated|                 ; 0 (0)             ; 1 (1)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_dirty_flags|altsyncram:data0|altsyncram_14s:auto_generated                                                            ; work         ;
;             |sram_1r1w:way_tags_gen[7].sram_tags|                 ; 19 (19)           ; 19 (19)      ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags                                                                                                                  ; work         ;
;                |altsyncram:data0|                                 ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|altsyncram:data0                                                                                                 ; work         ;
;                   |altsyncram_g7s:auto_generated|                 ; 0 (0)             ; 0 (0)        ; 4608        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|altsyncram:data0|altsyncram_g7s:auto_generated                                                                   ; work         ;
;          |l2_cache_update:l2_cache_update|                        ; 1576 (1576)       ; 35 (35)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update                                                                                                                                                ; work         ;
;    |ps2_controller:ps2_controller|                                ; 50 (15)           ; 45 (17)      ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|ps2_controller:ps2_controller                                                                                                                                                                                ; work         ;
;       |sync_fifo:input_fifo|                                      ; 33 (0)            ; 22 (0)       ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|ps2_controller:ps2_controller|sync_fifo:input_fifo                                                                                                                                                           ; work         ;
;          |scfifo:scfifo|                                          ; 33 (0)            ; 22 (0)       ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|ps2_controller:ps2_controller|sync_fifo:input_fifo|scfifo:scfifo                                                                                                                                             ; work         ;
;             |scfifo_rhu:auto_generated|                           ; 33 (3)            ; 22 (1)       ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|ps2_controller:ps2_controller|sync_fifo:input_fifo|scfifo:scfifo|scfifo_rhu:auto_generated                                                                                                                   ; work         ;
;                |a_dpfifo_ppt:dpfifo|                              ; 30 (19)           ; 21 (10)      ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|ps2_controller:ps2_controller|sync_fifo:input_fifo|scfifo:scfifo|scfifo_rhu:auto_generated|a_dpfifo_ppt:dpfifo                                                                                               ; work         ;
;                   |altsyncram_5b81:FIFOram|                       ; 0 (0)             ; 0 (0)        ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|ps2_controller:ps2_controller|sync_fifo:input_fifo|scfifo:scfifo|scfifo_rhu:auto_generated|a_dpfifo_ppt:dpfifo|altsyncram_5b81:FIFOram                                                                       ; work         ;
;                   |cntr_bo7:usedw_counter|                        ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|ps2_controller:ps2_controller|sync_fifo:input_fifo|scfifo:scfifo|scfifo_rhu:auto_generated|a_dpfifo_ppt:dpfifo|cntr_bo7:usedw_counter                                                                        ; work         ;
;                   |cntr_unb:rd_ptr_msb|                           ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|ps2_controller:ps2_controller|sync_fifo:input_fifo|scfifo:scfifo|scfifo_rhu:auto_generated|a_dpfifo_ppt:dpfifo|cntr_unb:rd_ptr_msb                                                                           ; work         ;
;                   |cntr_vnb:wr_ptr|                               ; 4 (4)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|ps2_controller:ps2_controller|sync_fifo:input_fifo|scfifo:scfifo|scfifo_rhu:auto_generated|a_dpfifo_ppt:dpfifo|cntr_vnb:wr_ptr                                                                               ; work         ;
;       |synchronizer:input_synchronizer|                           ; 2 (2)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|ps2_controller:ps2_controller|synchronizer:input_synchronizer                                                                                                                                                ; work         ;
;    |sdram_controller:sdram_controller|                            ; 395 (345)         ; 204 (170)    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|sdram_controller:sdram_controller                                                                                                                                                                            ; work         ;
;       |sync_fifo:load_fifo|                                       ; 24 (0)            ; 17 (0)       ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|sdram_controller:sdram_controller|sync_fifo:load_fifo                                                                                                                                                        ; work         ;
;          |scfifo:scfifo|                                          ; 24 (0)            ; 17 (0)       ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|sdram_controller:sdram_controller|sync_fifo:load_fifo|scfifo:scfifo                                                                                                                                          ; work         ;
;             |scfifo_9gu:auto_generated|                           ; 24 (0)            ; 17 (0)       ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|sdram_controller:sdram_controller|sync_fifo:load_fifo|scfifo:scfifo|scfifo_9gu:auto_generated                                                                                                                ; work         ;
;                |a_dpfifo_mpt:dpfifo|                              ; 24 (16)           ; 17 (9)       ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|sdram_controller:sdram_controller|sync_fifo:load_fifo|scfifo:scfifo|scfifo_9gu:auto_generated|a_dpfifo_mpt:dpfifo                                                                                            ; work         ;
;                   |altsyncram_va81:FIFOram|                       ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|sdram_controller:sdram_controller|sync_fifo:load_fifo|scfifo:scfifo|scfifo_9gu:auto_generated|a_dpfifo_mpt:dpfifo|altsyncram_va81:FIFOram                                                                    ; work         ;
;                   |cntr_ao7:usedw_counter|                        ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|sdram_controller:sdram_controller|sync_fifo:load_fifo|scfifo:scfifo|scfifo_9gu:auto_generated|a_dpfifo_mpt:dpfifo|cntr_ao7:usedw_counter                                                                     ; work         ;
;                   |cntr_tnb:rd_ptr_msb|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|sdram_controller:sdram_controller|sync_fifo:load_fifo|scfifo:scfifo|scfifo_9gu:auto_generated|a_dpfifo_mpt:dpfifo|cntr_tnb:rd_ptr_msb                                                                        ; work         ;
;                   |cntr_unb:wr_ptr|                               ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|sdram_controller:sdram_controller|sync_fifo:load_fifo|scfifo:scfifo|scfifo_9gu:auto_generated|a_dpfifo_mpt:dpfifo|cntr_unb:wr_ptr                                                                            ; work         ;
;       |sync_fifo:store_fifo|                                      ; 26 (0)            ; 17 (0)       ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|sdram_controller:sdram_controller|sync_fifo:store_fifo                                                                                                                                                       ; work         ;
;          |scfifo:scfifo|                                          ; 26 (0)            ; 17 (0)       ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|sdram_controller:sdram_controller|sync_fifo:store_fifo|scfifo:scfifo                                                                                                                                         ; work         ;
;             |scfifo_9gu:auto_generated|                           ; 26 (0)            ; 17 (0)       ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|sdram_controller:sdram_controller|sync_fifo:store_fifo|scfifo:scfifo|scfifo_9gu:auto_generated                                                                                                               ; work         ;
;                |a_dpfifo_mpt:dpfifo|                              ; 26 (18)           ; 17 (9)       ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|sdram_controller:sdram_controller|sync_fifo:store_fifo|scfifo:scfifo|scfifo_9gu:auto_generated|a_dpfifo_mpt:dpfifo                                                                                           ; work         ;
;                   |altsyncram_va81:FIFOram|                       ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|sdram_controller:sdram_controller|sync_fifo:store_fifo|scfifo:scfifo|scfifo_9gu:auto_generated|a_dpfifo_mpt:dpfifo|altsyncram_va81:FIFOram                                                                   ; work         ;
;                   |cntr_ao7:usedw_counter|                        ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|sdram_controller:sdram_controller|sync_fifo:store_fifo|scfifo:scfifo|scfifo_9gu:auto_generated|a_dpfifo_mpt:dpfifo|cntr_ao7:usedw_counter                                                                    ; work         ;
;                   |cntr_tnb:rd_ptr_msb|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|sdram_controller:sdram_controller|sync_fifo:store_fifo|scfifo:scfifo|scfifo_9gu:auto_generated|a_dpfifo_mpt:dpfifo|cntr_tnb:rd_ptr_msb                                                                       ; work         ;
;                   |cntr_unb:wr_ptr|                               ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|sdram_controller:sdram_controller|sync_fifo:store_fifo|scfifo:scfifo|scfifo_9gu:auto_generated|a_dpfifo_mpt:dpfifo|cntr_unb:wr_ptr                                                                           ; work         ;
;    |synchronizer:reset_synchronizer|                              ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|synchronizer:reset_synchronizer                                                                                                                                                                              ; work         ;
;    |uart:uart|                                                    ; 131 (1)           ; 94 (0)       ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|uart:uart                                                                                                                                                                                                    ; work         ;
;       |sync_fifo:rx_fifo|                                         ; 27 (0)            ; 17 (0)       ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|uart:uart|sync_fifo:rx_fifo                                                                                                                                                                                  ; work         ;
;          |scfifo:scfifo|                                          ; 27 (0)            ; 17 (0)       ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|uart:uart|sync_fifo:rx_fifo|scfifo:scfifo                                                                                                                                                                    ; work         ;
;             |scfifo_seu:auto_generated|                           ; 27 (0)            ; 17 (0)       ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|uart:uart|sync_fifo:rx_fifo|scfifo:scfifo|scfifo_seu:auto_generated                                                                                                                                          ; work         ;
;                |a_dpfifo_9ot:dpfifo|                              ; 27 (19)           ; 17 (9)       ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|uart:uart|sync_fifo:rx_fifo|scfifo:scfifo|scfifo_seu:auto_generated|a_dpfifo_9ot:dpfifo                                                                                                                      ; work         ;
;                   |altsyncram_5881:FIFOram|                       ; 0 (0)             ; 0 (0)        ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|uart:uart|sync_fifo:rx_fifo|scfifo:scfifo|scfifo_seu:auto_generated|a_dpfifo_9ot:dpfifo|altsyncram_5881:FIFOram                                                                                              ; work         ;
;                   |cntr_ao7:usedw_counter|                        ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|uart:uart|sync_fifo:rx_fifo|scfifo:scfifo|scfifo_seu:auto_generated|a_dpfifo_9ot:dpfifo|cntr_ao7:usedw_counter                                                                                               ; work         ;
;                   |cntr_tnb:rd_ptr_msb|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|uart:uart|sync_fifo:rx_fifo|scfifo:scfifo|scfifo_seu:auto_generated|a_dpfifo_9ot:dpfifo|cntr_tnb:rd_ptr_msb                                                                                                  ; work         ;
;                   |cntr_unb:wr_ptr|                               ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|uart:uart|sync_fifo:rx_fifo|scfifo:scfifo|scfifo_seu:auto_generated|a_dpfifo_9ot:dpfifo|cntr_unb:wr_ptr                                                                                                      ; work         ;
;       |uart_receive:uart_receive|                                 ; 41 (40)           ; 31 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|uart:uart|uart_receive:uart_receive                                                                                                                                                                          ; work         ;
;          |synchronizer:rx_synchronizer|                           ; 1 (1)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|uart:uart|uart_receive:uart_receive|synchronizer:rx_synchronizer                                                                                                                                             ; work         ;
;       |uart_transmit:uart_transmit|                               ; 62 (62)           ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|uart:uart|uart_transmit:uart_transmit                                                                                                                                                                        ; work         ;
;    |vga_controller:vga_controller|                                ; 204 (90)          ; 145 (84)     ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|vga_controller:vga_controller                                                                                                                                                                                ; work         ;
;       |sync_fifo:pixel_fifo|                                      ; 59 (0)            ; 34 (0)       ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|vga_controller:vga_controller|sync_fifo:pixel_fifo                                                                                                                                                           ; work         ;
;          |scfifo:scfifo|                                          ; 59 (0)            ; 34 (0)       ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|vga_controller:vga_controller|sync_fifo:pixel_fifo|scfifo:scfifo                                                                                                                                             ; work         ;
;             |scfifo_bou:auto_generated|                           ; 59 (4)            ; 34 (1)       ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|vga_controller:vga_controller|sync_fifo:pixel_fifo|scfifo:scfifo|scfifo_bou:auto_generated                                                                                                                   ; work         ;
;                |a_dpfifo_tst:dpfifo|                              ; 55 (32)           ; 33 (13)      ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|vga_controller:vga_controller|sync_fifo:pixel_fifo|scfifo:scfifo|scfifo_bou:auto_generated|a_dpfifo_tst:dpfifo                                                                                               ; work         ;
;                   |altsyncram_dh81:FIFOram|                       ; 0 (0)             ; 0 (0)        ; 3072        ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|vga_controller:vga_controller|sync_fifo:pixel_fifo|scfifo:scfifo|scfifo_bou:auto_generated|a_dpfifo_tst:dpfifo|altsyncram_dh81:FIFOram                                                                       ; work         ;
;                   |cntr_1ob:rd_ptr_msb|                           ; 7 (7)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|vga_controller:vga_controller|sync_fifo:pixel_fifo|scfifo:scfifo|scfifo_bou:auto_generated|a_dpfifo_tst:dpfifo|cntr_1ob:rd_ptr_msb                                                                           ; work         ;
;                   |cntr_2ob:wr_ptr|                               ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|vga_controller:vga_controller|sync_fifo:pixel_fifo|scfifo:scfifo|scfifo_bou:auto_generated|a_dpfifo_tst:dpfifo|cntr_2ob:wr_ptr                                                                               ; work         ;
;                   |cntr_eo7:usedw_counter|                        ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|vga_controller:vga_controller|sync_fifo:pixel_fifo|scfifo:scfifo|scfifo_bou:auto_generated|a_dpfifo_tst:dpfifo|cntr_eo7:usedw_counter                                                                        ; work         ;
;       |vga_timing_generator:timing_generator|                     ; 55 (55)           ; 27 (27)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpga_top|vga_controller:vga_controller|vga_timing_generator:timing_generator                                                                                                                                          ; work         ;
+-------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; Name                                                                                                                                                                                                                    ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|altsyncram:data0|altsyncram_eas:auto_generated|ALTSYNCRAM                                                                      ; AUTO ; Simple Dual Port ; 256          ; 512          ; 256          ; 512          ; 131072  ; None ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|cache_lru:lru|sram_1r1w:lru_data|altsyncram:data0|altsyncram_04s:auto_generated|ALTSYNCRAM                                                          ; AUTO ; Simple Dual Port ; 64           ; 3            ; 64           ; 3            ; 192     ; None ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[0].sram_tags|altsyncram:data0|altsyncram_u6s:auto_generated|ALTSYNCRAM                                                        ; AUTO ; Simple Dual Port ; 64           ; 20           ; 64           ; 20           ; 1280    ; None ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[0].sram_tags|altsyncram:data1|altsyncram_u6s:auto_generated|ALTSYNCRAM                                                        ; AUTO ; Simple Dual Port ; 64           ; 20           ; 64           ; 20           ; 1280    ; None ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[1].sram_tags|altsyncram:data0|altsyncram_u6s:auto_generated|ALTSYNCRAM                                                        ; AUTO ; Simple Dual Port ; 64           ; 20           ; 64           ; 20           ; 1280    ; None ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[1].sram_tags|altsyncram:data1|altsyncram_u6s:auto_generated|ALTSYNCRAM                                                        ; AUTO ; Simple Dual Port ; 64           ; 20           ; 64           ; 20           ; 1280    ; None ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[2].sram_tags|altsyncram:data0|altsyncram_u6s:auto_generated|ALTSYNCRAM                                                        ; AUTO ; Simple Dual Port ; 64           ; 20           ; 64           ; 20           ; 1280    ; None ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[2].sram_tags|altsyncram:data1|altsyncram_u6s:auto_generated|ALTSYNCRAM                                                        ; AUTO ; Simple Dual Port ; 64           ; 20           ; 64           ; 20           ; 1280    ; None ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|altsyncram:data0|altsyncram_u6s:auto_generated|ALTSYNCRAM                                                        ; AUTO ; Simple Dual Port ; 64           ; 20           ; 64           ; 20           ; 1280    ; None ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|altsyncram:data1|altsyncram_u6s:auto_generated|ALTSYNCRAM                                                        ; AUTO ; Simple Dual Port ; 64           ; 20           ; 64           ; 20           ; 1280    ; None ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|altshift_taps:fx1_result_is_inf_rtl_0|shift_taps_28m:auto_generated|altsyncram_8h81:altsyncram2|ALTSYNCRAM                                        ; AUTO ; Simple Dual Port ; 2            ; 192          ; 2            ; 192          ; 384     ; None ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|altshift_taps:fx2_mul_exponent_rtl_0|shift_taps_t7m:auto_generated|altsyncram_5o31:altsyncram4|ALTSYNCRAM                                         ; AUTO ; Simple Dual Port ; 3            ; 224          ; 3            ; 224          ; 672     ; None ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|altshift_taps:fx3_instruction.has_dest_rtl_0|shift_taps_9mm:auto_generated|altsyncram_nc61:altsyncram4|ALTSYNCRAM                                 ; AUTO ; Simple Dual Port ; 3            ; 549          ; 3            ; 549          ; 1647    ; None ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|altsyncram:data0|altsyncram_eas:auto_generated|ALTSYNCRAM                                                                 ; AUTO ; Simple Dual Port ; 256          ; 512          ; 256          ; 512          ; 131072  ; None ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|cache_lru:cache_lru|sram_1r1w:lru_data|altsyncram:data0|altsyncram_04s:auto_generated|ALTSYNCRAM                                                    ; AUTO ; Simple Dual Port ; 64           ; 3            ; 64           ; 3            ; 192     ; None ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[0].sram_tags|altsyncram:data0|altsyncram_u6s:auto_generated|ALTSYNCRAM                                                        ; AUTO ; Simple Dual Port ; 64           ; 20           ; 64           ; 20           ; 1280    ; None ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[1].sram_tags|altsyncram:data0|altsyncram_u6s:auto_generated|ALTSYNCRAM                                                        ; AUTO ; Simple Dual Port ; 64           ; 20           ; 64           ; 20           ; 1280    ; None ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[2].sram_tags|altsyncram:data0|altsyncram_u6s:auto_generated|ALTSYNCRAM                                                        ; AUTO ; Simple Dual Port ; 64           ; 20           ; 64           ; 20           ; 1280    ; None ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[3].sram_tags|altsyncram:data0|altsyncram_u6s:auto_generated|ALTSYNCRAM                                                        ; AUTO ; Simple Dual Port ; 64           ; 20           ; 64           ; 20           ; 1280    ; None ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:scalar_registers|altsyncram:data0|altsyncram_67s:auto_generated|ALTSYNCRAM                                                          ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096    ; None ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:scalar_registers|altsyncram:data1|altsyncram_67s:auto_generated|ALTSYNCRAM                                                          ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096    ; None ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[0].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated|ALTSYNCRAM                                       ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096    ; None ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[0].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated|ALTSYNCRAM                                       ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096    ; None ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[10].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated|ALTSYNCRAM                                      ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096    ; None ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[10].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated|ALTSYNCRAM                                      ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096    ; None ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[11].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated|ALTSYNCRAM                                      ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096    ; None ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[11].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated|ALTSYNCRAM                                      ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096    ; None ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[12].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated|ALTSYNCRAM                                      ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096    ; None ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[12].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated|ALTSYNCRAM                                      ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096    ; None ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[13].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated|ALTSYNCRAM                                      ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096    ; None ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[13].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated|ALTSYNCRAM                                      ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096    ; None ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[14].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated|ALTSYNCRAM                                      ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096    ; None ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[14].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated|ALTSYNCRAM                                      ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096    ; None ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[15].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated|ALTSYNCRAM                                      ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096    ; None ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[15].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated|ALTSYNCRAM                                      ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096    ; None ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[1].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated|ALTSYNCRAM                                       ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096    ; None ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[1].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated|ALTSYNCRAM                                       ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096    ; None ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[2].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated|ALTSYNCRAM                                       ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096    ; None ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[2].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated|ALTSYNCRAM                                       ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096    ; None ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[3].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated|ALTSYNCRAM                                       ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096    ; None ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[3].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated|ALTSYNCRAM                                       ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096    ; None ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[4].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated|ALTSYNCRAM                                       ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096    ; None ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[4].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated|ALTSYNCRAM                                       ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096    ; None ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[5].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated|ALTSYNCRAM                                       ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096    ; None ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[5].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated|ALTSYNCRAM                                       ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096    ; None ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[6].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated|ALTSYNCRAM                                       ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096    ; None ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[6].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated|ALTSYNCRAM                                       ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096    ; None ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[7].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated|ALTSYNCRAM                                       ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096    ; None ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[7].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated|ALTSYNCRAM                                       ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096    ; None ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[8].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated|ALTSYNCRAM                                       ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096    ; None ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[8].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated|ALTSYNCRAM                                       ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096    ; None ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[9].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated|ALTSYNCRAM                                       ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096    ; None ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[9].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated|ALTSYNCRAM                                       ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096    ; None ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|altsyncram_7e81:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8            ; 135          ; 8            ; 135          ; 1080    ; None ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[1].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|altsyncram_7e81:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8            ; 135          ; 8            ; 135          ; 1080    ; None ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[2].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|altsyncram_7e81:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8            ; 135          ; 8            ; 135          ; 1080    ; None ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[3].instruction_fifo|scfifo:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|altsyncram_7e81:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8            ; 135          ; 8            ; 135          ; 1080    ; None ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|scfifo:scfifo|scfifo_uhu:auto_generated|a_dpfifo_frt:dpfifo|altsyncram_he81:FIFOram|ALTSYNCRAM                 ; AUTO ; Simple Dual Port ; 8            ; 617          ; 8            ; 617          ; 4936    ; None ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_0iu:auto_generated|a_dpfifo_hrt:dpfifo|altsyncram_le81:FIFOram|ALTSYNCRAM            ; AUTO ; Simple Dual Port ; 8            ; 538          ; 8            ; 538          ; 4304    ; None ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|sram_1r1w:sram_l2_data|altsyncram:data0|altsyncram_2ds:auto_generated|ALTSYNCRAM                                                                              ; AUTO ; Simple Dual Port ; 2048         ; 512          ; 2048         ; 512          ; 1048576 ; None ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|cache_lru:cache_lru|sram_1r1w:lru_data|altsyncram:data0|altsyncram_c4s:auto_generated|ALTSYNCRAM                                                                ; AUTO ; Simple Dual Port ; 256          ; 7            ; 256          ; 7            ; 1792    ; None ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[0].sram_dirty_flags|altsyncram:data0|altsyncram_14s:auto_generated|ALTSYNCRAM                                                            ; AUTO ; Simple Dual Port ; 256          ; 1            ; 256          ; 1            ; 256     ; None ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[0].sram_tags|altsyncram:data0|altsyncram_g7s:auto_generated|ALTSYNCRAM                                                                   ; AUTO ; Simple Dual Port ; 256          ; 18           ; 256          ; 18           ; 4608    ; None ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[1].sram_dirty_flags|altsyncram:data0|altsyncram_14s:auto_generated|ALTSYNCRAM                                                            ; AUTO ; Simple Dual Port ; 256          ; 1            ; 256          ; 1            ; 256     ; None ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[1].sram_tags|altsyncram:data0|altsyncram_g7s:auto_generated|ALTSYNCRAM                                                                   ; AUTO ; Simple Dual Port ; 256          ; 18           ; 256          ; 18           ; 4608    ; None ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[2].sram_dirty_flags|altsyncram:data0|altsyncram_14s:auto_generated|ALTSYNCRAM                                                            ; AUTO ; Simple Dual Port ; 256          ; 1            ; 256          ; 1            ; 256     ; None ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[2].sram_tags|altsyncram:data0|altsyncram_g7s:auto_generated|ALTSYNCRAM                                                                   ; AUTO ; Simple Dual Port ; 256          ; 18           ; 256          ; 18           ; 4608    ; None ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[3].sram_dirty_flags|altsyncram:data0|altsyncram_14s:auto_generated|ALTSYNCRAM                                                            ; AUTO ; Simple Dual Port ; 256          ; 1            ; 256          ; 1            ; 256     ; None ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[3].sram_tags|altsyncram:data0|altsyncram_g7s:auto_generated|ALTSYNCRAM                                                                   ; AUTO ; Simple Dual Port ; 256          ; 18           ; 256          ; 18           ; 4608    ; None ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[4].sram_dirty_flags|altsyncram:data0|altsyncram_14s:auto_generated|ALTSYNCRAM                                                            ; AUTO ; Simple Dual Port ; 256          ; 1            ; 256          ; 1            ; 256     ; None ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[4].sram_tags|altsyncram:data0|altsyncram_g7s:auto_generated|ALTSYNCRAM                                                                   ; AUTO ; Simple Dual Port ; 256          ; 18           ; 256          ; 18           ; 4608    ; None ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[5].sram_dirty_flags|altsyncram:data0|altsyncram_14s:auto_generated|ALTSYNCRAM                                                            ; AUTO ; Simple Dual Port ; 256          ; 1            ; 256          ; 1            ; 256     ; None ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[5].sram_tags|altsyncram:data0|altsyncram_g7s:auto_generated|ALTSYNCRAM                                                                   ; AUTO ; Simple Dual Port ; 256          ; 18           ; 256          ; 18           ; 4608    ; None ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[6].sram_dirty_flags|altsyncram:data0|altsyncram_14s:auto_generated|ALTSYNCRAM                                                            ; AUTO ; Simple Dual Port ; 256          ; 1            ; 256          ; 1            ; 256     ; None ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[6].sram_tags|altsyncram:data0|altsyncram_g7s:auto_generated|ALTSYNCRAM                                                                   ; AUTO ; Simple Dual Port ; 256          ; 18           ; 256          ; 18           ; 4608    ; None ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_dirty_flags|altsyncram:data0|altsyncram_14s:auto_generated|ALTSYNCRAM                                                            ; AUTO ; Simple Dual Port ; 256          ; 1            ; 256          ; 1            ; 256     ; None ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|altsyncram:data0|altsyncram_g7s:auto_generated|ALTSYNCRAM                                                                   ; AUTO ; Simple Dual Port ; 256          ; 18           ; 256          ; 18           ; 4608    ; None ;
; ps2_controller:ps2_controller|sync_fifo:input_fifo|scfifo:scfifo|scfifo_rhu:auto_generated|a_dpfifo_ppt:dpfifo|altsyncram_5b81:FIFOram|ALTSYNCRAM                                                                       ; AUTO ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128     ; None ;
; sdram_controller:sdram_controller|sync_fifo:load_fifo|scfifo:scfifo|scfifo_9gu:auto_generated|a_dpfifo_mpt:dpfifo|altsyncram_va81:FIFOram|ALTSYNCRAM                                                                    ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256     ; None ;
; sdram_controller:sdram_controller|sync_fifo:store_fifo|scfifo:scfifo|scfifo_9gu:auto_generated|a_dpfifo_mpt:dpfifo|altsyncram_va81:FIFOram|ALTSYNCRAM                                                                   ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256     ; None ;
; uart:uart|sync_fifo:rx_fifo|scfifo:scfifo|scfifo_seu:auto_generated|a_dpfifo_9ot:dpfifo|altsyncram_5881:FIFOram|ALTSYNCRAM                                                                                              ; AUTO ; Simple Dual Port ; 8            ; 8            ; 8            ; 8            ; 64      ; None ;
; vga_controller:vga_controller|sync_fifo:pixel_fifo|scfifo:scfifo|scfifo_bou:auto_generated|a_dpfifo_tst:dpfifo|altsyncram_dh81:FIFOram|ALTSYNCRAM                                                                       ; AUTO ; Simple Dual Port ; 128          ; 32           ; 128          ; 32           ; 4096    ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 64          ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 128         ;
; Signed Embedded Multipliers           ; 16          ;
; Unsigned Embedded Multipliers         ; 16          ;
; Mixed Sign Embedded Multipliers       ; 32          ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpga_top|ps2_controller:ps2_controller|state_ff                                                                                      ;
+-------------------------------+------------------------------+----------------------------+-------------------------------+---------------------------+
; Name                          ; state_ff.STATE_READ_STOP_BIT ; state_ff.STATE_READ_PARITY ; state_ff.STATE_READ_CHARACTER ; state_ff.STATE_WAIT_START ;
+-------------------------------+------------------------------+----------------------------+-------------------------------+---------------------------+
; state_ff.STATE_WAIT_START     ; 0                            ; 0                          ; 0                             ; 0                         ;
; state_ff.STATE_READ_CHARACTER ; 0                            ; 0                          ; 1                             ; 1                         ;
; state_ff.STATE_READ_PARITY    ; 0                            ; 1                          ; 0                             ; 1                         ;
; state_ff.STATE_READ_STOP_BIT  ; 1                            ; 0                          ; 0                             ; 1                         ;
+-------------------------------+------------------------------+----------------------------+-------------------------------+---------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |fpga_top|axi_interconnect:axi_interconnect|read_state                                                       ;
+--------------------------------+----------------------------+-------------------------------+--------------------------------+
; Name                           ; read_state.STATE_ARBITRATE ; read_state.STATE_ACTIVE_BURST ; read_state.STATE_ISSUE_ADDRESS ;
+--------------------------------+----------------------------+-------------------------------+--------------------------------+
; read_state.STATE_ARBITRATE     ; 0                          ; 0                             ; 0                              ;
; read_state.STATE_ISSUE_ADDRESS ; 1                          ; 0                             ; 1                              ;
; read_state.STATE_ACTIVE_BURST  ; 1                          ; 1                             ; 0                              ;
+--------------------------------+----------------------------+-------------------------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                        ; Reason for Removal                                                                                                                                                                               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|axi_bus.m_araddr[0..5]                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|axi_bus.m_awaddr[0..5]                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[13][31]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[13][30]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[13][29]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[13][28]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[13][27]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[13][26]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[13][25]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[13][24]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[14][31]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[14][30]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[14][29]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[14][28]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[14][27]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[14][26]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[14][25]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[14][24]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[15][31]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[15][30]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[15][29]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[15][28]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[15][27]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[15][26]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[15][25]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[15][24]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[12][24]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[12][25]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[12][26]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[12][27]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[12][28]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[12][29]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[12][30]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[12][31]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[11][24]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[11][25]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[11][26]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[11][27]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[11][28]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[11][29]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[11][30]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[11][31]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[10][24]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[10][25]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[10][26]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[10][27]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[10][28]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[10][29]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[10][30]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[10][31]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[9][24]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[9][25]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[9][26]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[9][27]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[9][28]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[9][29]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[9][30]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[9][31]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[8][24]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[8][25]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[8][26]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[8][27]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[8][28]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[8][29]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[8][30]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[8][31]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[7][24]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[7][25]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[7][26]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[7][27]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[7][28]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[7][29]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[7][30]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[7][31]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[6][24]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[6][25]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[6][26]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[6][27]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[6][28]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[6][29]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[6][30]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[6][31]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[5][24]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[5][25]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[5][26]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[5][27]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[5][28]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[5][29]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[5][30]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[5][31]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[4][24]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[4][25]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[4][26]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[4][27]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[4][28]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[4][29]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[4][30]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[4][31]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[3][24]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[3][25]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[3][26]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[3][27]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[3][28]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[3][29]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[3][30]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[3][31]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[2][24]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[2][25]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[2][26]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[2][27]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[2][28]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[2][29]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[2][30]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[2][31]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[1][24]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[1][25]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[1][26]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[1][27]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[1][28]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[1][29]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[1][30]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[1][31]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[0][24]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[0][25]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[0][26]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[0][27]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[0][28]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[0][29]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[0][30]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[0][31]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; io_read_data[8..31]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|io_arbiter:io_arbiter|ia_response.read_value[8..31]                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[15][24]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[15][25]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[15][26]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[15][27]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[15][28]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[15][29]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[15][30]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[15][31]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[14][24]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[14][25]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[14][26]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[14][27]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[14][28]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[14][29]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[14][30]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[14][31]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[13][24]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[13][25]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[13][26]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[13][27]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[13][28]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[13][29]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[13][30]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[13][31]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[12][24]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[12][25]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[12][26]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[12][27]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[12][28]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[12][29]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[12][30]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[12][31]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[11][24]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[11][25]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[11][26]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[11][27]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[11][28]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[11][29]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[11][30]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[11][31]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[10][24]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[10][25]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[10][26]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[10][27]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[10][28]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[10][29]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[10][30]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[10][31]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[9][24]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[9][25]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[9][26]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[9][27]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[9][28]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[9][29]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[9][30]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[9][31]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[8][24]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[8][25]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[8][26]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[8][27]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[8][28]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[8][29]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[8][30]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[8][31]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[7][24]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[7][25]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[7][26]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[7][27]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[7][28]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[7][29]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[7][30]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[7][31]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[6][24]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[6][25]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[6][26]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[6][27]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[6][28]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[6][29]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[6][30]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[6][31]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[5][24]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[5][25]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[5][26]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[5][27]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[5][28]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[5][29]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[5][30]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[5][31]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[4][24]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[4][25]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[4][26]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[4][27]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[4][28]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[4][29]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[4][30]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[4][31]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[3][24]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[3][25]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[3][26]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[3][27]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[3][28]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[3][29]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[3][30]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[3][31]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[2][24]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[2][25]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[2][26]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[2][27]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[2][28]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[2][29]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[2][30]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[2][31]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[1][24]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[1][25]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[1][26]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[1][27]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[1][28]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[1][29]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[1][30]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[1][31]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[0][24]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[0][25]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[0][26]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[0][27]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[0][28]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[0][29]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[0][30]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[0][31]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.address[0..5]                                                                                                  ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|l2t_request.address[0..5]                                                                                                    ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_arb:l2_cache_arb|l2a_request.address[0..5]                                                                                                    ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[1][31]                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[1][30]                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[1][29]                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[1][28]                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[1][27]                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[1][26]                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[1][25]                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[1][24]                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[1][23]                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[1][22]                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[1][21]                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[1][20]                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[1][19]                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[1][18]                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[1][17]                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[1][16]                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[1][15]                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[1][14]                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[1][13]                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[1][12]                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[1][11]                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[1][10]                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[1][9]                                                                                               ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[1][8]                                                                                               ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[1][7]                                                                                               ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[1][6]                                                                                               ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[1][5]                                                                                               ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[1][4]                                                                                               ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[1][3]                                                                                               ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[1][2]                                                                                               ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[1][1]                                                                                               ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[1][0]                                                                                               ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[2][31]                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[2][30]                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[2][29]                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[2][28]                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[2][27]                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[2][26]                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[2][25]                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[2][24]                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[2][23]                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[2][22]                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[2][21]                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[2][20]                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[2][19]                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[2][18]                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[2][17]                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[2][16]                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[2][15]                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[2][14]                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[2][13]                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[2][12]                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[2][11]                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[2][10]                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[2][9]                                                                                               ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[2][8]                                                                                               ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[2][7]                                                                                               ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[2][6]                                                                                               ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[2][5]                                                                                               ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[2][4]                                                                                               ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[2][3]                                                                                               ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[2][2]                                                                                               ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[2][1]                                                                                               ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[2][0]                                                                                               ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[3][31]                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[3][30]                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[3][29]                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[3][28]                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[3][27]                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[3][26]                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[3][25]                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[3][24]                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[3][23]                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[3][22]                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[3][21]                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[3][20]                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[3][19]                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[3][18]                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[3][17]                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[3][16]                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[3][15]                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[3][14]                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[3][13]                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[3][12]                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[3][11]                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[3][10]                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[3][9]                                                                                               ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[3][8]                                                                                               ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[3][7]                                                                                               ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[3][6]                                                                                               ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[3][5]                                                                                               ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[3][4]                                                                                               ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[3][3]                                                                                               ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[3][2]                                                                                               ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[3][1]                                                                                               ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[3][0]                                                                                               ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|multi_issue_pending[1..3]                                                                                          ; Lost fanout                                                                                                                                                                                      ;
; vga_controller:vga_controller|pixel_count[0..5]                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|io_arbiter:io_arbiter|request_core[0]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|interrupt_pending                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|io_request_queue:io_request_queue|pending_request[0].address[16..31]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|io_request_queue:io_request_queue|pending_request[1].address[16..31]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|io_request_queue:io_request_queue|pending_request[2].address[16..31]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|io_request_queue:io_request_queue|pending_request[3].address[16..31]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_icache|pending_entries[0].address[0..5]                                ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_icache|pending_entries[0].synchronized                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_icache|pending_entries[1].address[0..5]                                ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_icache|pending_entries[1].synchronized                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_icache|pending_entries[2].address[0..5]                                ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_icache|pending_entries[3].synchronized                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_icache|pending_entries[2].synchronized                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_icache|pending_entries[3].address[0..5]                                ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_dcache|pending_entries[0].address[0..5]                                ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_dcache|pending_entries[1].address[0..5]                                ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_dcache|pending_entries[2].address[0..5]                                ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_dcache|pending_entries[3].address[0..5]                                ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|control_registers:control_registers|fault_reason[0][3]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|control_registers:control_registers|fault_reason[0][2]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|control_registers:control_registers|fault_reason[1][3]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|control_registers:control_registers|fault_reason[1][2]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|control_registers:control_registers|fault_reason[2][3]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|control_registers:control_registers|fault_reason[2][2]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|control_registers:control_registers|fault_reason[3][3]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|control_registers:control_registers|fault_reason[3][2]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|io_arbiter:io_arbiter|ia_response.core[0]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[0][31]                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[0][30]                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[0][29]                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[0][28]                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[0][27]                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[0][26]                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[0][25]                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[0][24]                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[0][23]                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[0][22]                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[0][21]                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[0][20]                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[0][19]                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[0][18]                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[0][17]                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[0][16]                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[0][15]                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[0][14]                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[0][13]                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[0][12]                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[0][11]                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[0][10]                                                                                              ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[0][9]                                                                                               ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[0][8]                                                                                               ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[0][7]                                                                                               ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[0][6]                                                                                               ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[0][5]                                                                                               ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[0][4]                                                                                               ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[0][3]                                                                                               ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[0][2]                                                                                               ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[0][1]                                                                                               ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|last_retire_pc[0][0]                                                                                               ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|multi_issue_pending[0]                                                                                             ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|writeback_counter[0..4]                                                                                            ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_instruction.pc[0..31]                                                                                      ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_instruction.pc[0..31]                                                                                      ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|fx3_instruction.pc[0..31]                                                                                      ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_instruction.pc[0..31]                                                                                      ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_instruction.pc[0..31]                                                                                      ; Lost fanout                                                                                                                                                                                      ;
; uart:uart|uart_receive:uart_receive|state_ff[7,29,30]                                                                                                                                ; Merged with uart:uart|uart_receive:uart_receive|state_ff[31]                                                                                                                                     ;
; uart:uart|uart_receive:uart_receive|state_ff[1,2,27]                                                                                                                                 ; Merged with uart:uart|uart_receive:uart_receive|state_ff[28]                                                                                                                                     ;
; uart:uart|uart_receive:uart_receive|state_ff[8,15]                                                                                                                                   ; Merged with uart:uart|uart_receive:uart_receive|state_ff[26]                                                                                                                                     ;
; uart:uart|uart_receive:uart_receive|state_ff[5,6,9,13]                                                                                                                               ; Merged with uart:uart|uart_receive:uart_receive|state_ff[25]                                                                                                                                     ;
; uart:uart|uart_receive:uart_receive|state_ff[17,20,23]                                                                                                                               ; Merged with uart:uart|uart_receive:uart_receive|state_ff[24]                                                                                                                                     ;
; uart:uart|uart_receive:uart_receive|state_ff[10,11,18]                                                                                                                               ; Merged with uart:uart|uart_receive:uart_receive|state_ff[22]                                                                                                                                     ;
; uart:uart|uart_receive:uart_receive|state_ff[4,12,14,19]                                                                                                                             ; Merged with uart:uart|uart_receive:uart_receive|state_ff[21]                                                                                                                                     ;
; uart:uart|uart_receive:uart_receive|state_ff[3]                                                                                                                                      ; Merged with uart:uart|uart_receive:uart_receive|state_ff[16]                                                                                                                                     ;
; axi_interconnect:axi_interconnect|write_state[2..30]                                                                                                                                 ; Merged with axi_interconnect:axi_interconnect|write_state[31]                                                                                                                                    ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|cache_lru:cache_lru|was_fill                                                                                                 ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|l2t_is_l2_fill                                                                                                               ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|cache_lru:cache_lru|update_set[7]                                                                                            ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|l2t_request.address[13]                                                                                                      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|cache_lru:cache_lru|update_set[6]                                                                                            ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|l2t_request.address[12]                                                                                                      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|cache_lru:cache_lru|update_set[5]                                                                                            ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|l2t_request.address[11]                                                                                                      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|cache_lru:cache_lru|update_set[4]                                                                                            ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|l2t_request.address[10]                                                                                                      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|cache_lru:cache_lru|update_set[3]                                                                                            ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|l2t_request.address[9]                                                                                                       ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|cache_lru:cache_lru|update_set[2]                                                                                            ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|l2t_request.address[8]                                                                                                       ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|cache_lru:cache_lru|update_set[1]                                                                                            ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|l2t_request.address[7]                                                                                                       ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|cache_lru:cache_lru|update_set[0]                                                                                            ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|l2t_request.address[6]                                                                                                       ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[0].sram_dirty_flags|pass_thru_data[0]                                                                 ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_dirty_flags|pass_thru_data[0]                                                                 ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[1].sram_dirty_flags|pass_thru_data[0]                                                                 ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_dirty_flags|pass_thru_data[0]                                                                 ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[2].sram_dirty_flags|pass_thru_data[0]                                                                 ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_dirty_flags|pass_thru_data[0]                                                                 ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[3].sram_dirty_flags|pass_thru_data[0]                                                                 ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_dirty_flags|pass_thru_data[0]                                                                 ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[4].sram_dirty_flags|pass_thru_data[0]                                                                 ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_dirty_flags|pass_thru_data[0]                                                                 ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[5].sram_dirty_flags|pass_thru_data[0]                                                                 ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_dirty_flags|pass_thru_data[0]                                                                 ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[6].sram_dirty_flags|pass_thru_data[0]                                                                 ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_dirty_flags|pass_thru_data[0]                                                                 ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[0].sram_tags|altsyncram:data0|altsyncram_g7s:auto_generated|rden_b_store                              ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_dirty_flags|altsyncram:data0|altsyncram_14s:auto_generated|rden_b_store                       ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[0].sram_dirty_flags|altsyncram:data0|altsyncram_14s:auto_generated|rden_b_store                       ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_dirty_flags|altsyncram:data0|altsyncram_14s:auto_generated|rden_b_store                       ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[1].sram_tags|altsyncram:data0|altsyncram_g7s:auto_generated|rden_b_store                              ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_dirty_flags|altsyncram:data0|altsyncram_14s:auto_generated|rden_b_store                       ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[1].sram_dirty_flags|altsyncram:data0|altsyncram_14s:auto_generated|rden_b_store                       ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_dirty_flags|altsyncram:data0|altsyncram_14s:auto_generated|rden_b_store                       ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[2].sram_tags|altsyncram:data0|altsyncram_g7s:auto_generated|rden_b_store                              ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_dirty_flags|altsyncram:data0|altsyncram_14s:auto_generated|rden_b_store                       ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[2].sram_dirty_flags|altsyncram:data0|altsyncram_14s:auto_generated|rden_b_store                       ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_dirty_flags|altsyncram:data0|altsyncram_14s:auto_generated|rden_b_store                       ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[3].sram_tags|altsyncram:data0|altsyncram_g7s:auto_generated|rden_b_store                              ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_dirty_flags|altsyncram:data0|altsyncram_14s:auto_generated|rden_b_store                       ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[3].sram_dirty_flags|altsyncram:data0|altsyncram_14s:auto_generated|rden_b_store                       ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_dirty_flags|altsyncram:data0|altsyncram_14s:auto_generated|rden_b_store                       ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[4].sram_tags|altsyncram:data0|altsyncram_g7s:auto_generated|rden_b_store                              ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_dirty_flags|altsyncram:data0|altsyncram_14s:auto_generated|rden_b_store                       ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[4].sram_dirty_flags|altsyncram:data0|altsyncram_14s:auto_generated|rden_b_store                       ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_dirty_flags|altsyncram:data0|altsyncram_14s:auto_generated|rden_b_store                       ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[5].sram_tags|altsyncram:data0|altsyncram_g7s:auto_generated|rden_b_store                              ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_dirty_flags|altsyncram:data0|altsyncram_14s:auto_generated|rden_b_store                       ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[5].sram_dirty_flags|altsyncram:data0|altsyncram_14s:auto_generated|rden_b_store                       ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_dirty_flags|altsyncram:data0|altsyncram_14s:auto_generated|rden_b_store                       ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[6].sram_tags|altsyncram:data0|altsyncram_g7s:auto_generated|rden_b_store                              ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_dirty_flags|altsyncram:data0|altsyncram_14s:auto_generated|rden_b_store                       ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[6].sram_dirty_flags|altsyncram:data0|altsyncram_14s:auto_generated|rden_b_store                       ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_dirty_flags|altsyncram:data0|altsyncram_14s:auto_generated|rden_b_store                       ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|altsyncram:data0|altsyncram_g7s:auto_generated|rden_b_store                              ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_dirty_flags|altsyncram:data0|altsyncram_14s:auto_generated|rden_b_store                       ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[0].sram_tags|pass_thru_data[8]                                                                        ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[8]                                                                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[1].sram_tags|pass_thru_data[8]                                                                        ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[8]                                                                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[2].sram_tags|pass_thru_data[8]                                                                        ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[8]                                                                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[3].sram_tags|pass_thru_data[8]                                                                        ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[8]                                                                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[4].sram_tags|pass_thru_data[8]                                                                        ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[8]                                                                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[5].sram_tags|pass_thru_data[8]                                                                        ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[8]                                                                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[6].sram_tags|pass_thru_data[8]                                                                        ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[8]                                                                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[0].sram_tags|pass_thru_data[7]                                                                        ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[7]                                                                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[1].sram_tags|pass_thru_data[7]                                                                        ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[7]                                                                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[2].sram_tags|pass_thru_data[7]                                                                        ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[7]                                                                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[3].sram_tags|pass_thru_data[7]                                                                        ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[7]                                                                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[4].sram_tags|pass_thru_data[7]                                                                        ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[7]                                                                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[5].sram_tags|pass_thru_data[7]                                                                        ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[7]                                                                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[6].sram_tags|pass_thru_data[7]                                                                        ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[7]                                                                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[0].sram_tags|pass_thru_data[6]                                                                        ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[6]                                                                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[1].sram_tags|pass_thru_data[6]                                                                        ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[6]                                                                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[2].sram_tags|pass_thru_data[6]                                                                        ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[6]                                                                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[3].sram_tags|pass_thru_data[6]                                                                        ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[6]                                                                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[4].sram_tags|pass_thru_data[6]                                                                        ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[6]                                                                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[5].sram_tags|pass_thru_data[6]                                                                        ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[6]                                                                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[6].sram_tags|pass_thru_data[6]                                                                        ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[6]                                                                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[0].sram_tags|pass_thru_data[5]                                                                        ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[5]                                                                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[1].sram_tags|pass_thru_data[5]                                                                        ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[5]                                                                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[2].sram_tags|pass_thru_data[5]                                                                        ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[5]                                                                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[3].sram_tags|pass_thru_data[5]                                                                        ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[5]                                                                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[4].sram_tags|pass_thru_data[5]                                                                        ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[5]                                                                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[5].sram_tags|pass_thru_data[5]                                                                        ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[5]                                                                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[6].sram_tags|pass_thru_data[5]                                                                        ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[5]                                                                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[0].sram_tags|pass_thru_data[4]                                                                        ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[4]                                                                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[1].sram_tags|pass_thru_data[4]                                                                        ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[4]                                                                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[2].sram_tags|pass_thru_data[4]                                                                        ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[4]                                                                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[3].sram_tags|pass_thru_data[4]                                                                        ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[4]                                                                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[4].sram_tags|pass_thru_data[4]                                                                        ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[4]                                                                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[5].sram_tags|pass_thru_data[4]                                                                        ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[4]                                                                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[6].sram_tags|pass_thru_data[4]                                                                        ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[4]                                                                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[0].sram_tags|pass_thru_data[3]                                                                        ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[3]                                                                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[1].sram_tags|pass_thru_data[3]                                                                        ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[3]                                                                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[2].sram_tags|pass_thru_data[3]                                                                        ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[3]                                                                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[3].sram_tags|pass_thru_data[3]                                                                        ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[3]                                                                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[4].sram_tags|pass_thru_data[3]                                                                        ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[3]                                                                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[5].sram_tags|pass_thru_data[3]                                                                        ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[3]                                                                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[6].sram_tags|pass_thru_data[3]                                                                        ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[3]                                                                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[0].sram_tags|pass_thru_data[2]                                                                        ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[2]                                                                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[1].sram_tags|pass_thru_data[2]                                                                        ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[2]                                                                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[2].sram_tags|pass_thru_data[2]                                                                        ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[2]                                                                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[3].sram_tags|pass_thru_data[2]                                                                        ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[2]                                                                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[4].sram_tags|pass_thru_data[2]                                                                        ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[2]                                                                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[5].sram_tags|pass_thru_data[2]                                                                        ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[2]                                                                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[6].sram_tags|pass_thru_data[2]                                                                        ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[2]                                                                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[0].sram_tags|pass_thru_data[1]                                                                        ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[1]                                                                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[1].sram_tags|pass_thru_data[1]                                                                        ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[1]                                                                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[2].sram_tags|pass_thru_data[1]                                                                        ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[1]                                                                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[3].sram_tags|pass_thru_data[1]                                                                        ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[1]                                                                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[4].sram_tags|pass_thru_data[1]                                                                        ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[1]                                                                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[5].sram_tags|pass_thru_data[1]                                                                        ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[1]                                                                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[6].sram_tags|pass_thru_data[1]                                                                        ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[1]                                                                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[0].sram_tags|pass_thru_data[0]                                                                        ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[0]                                                                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[1].sram_tags|pass_thru_data[0]                                                                        ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[0]                                                                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[2].sram_tags|pass_thru_data[0]                                                                        ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[0]                                                                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[3].sram_tags|pass_thru_data[0]                                                                        ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[0]                                                                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[4].sram_tags|pass_thru_data[0]                                                                        ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[0]                                                                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[5].sram_tags|pass_thru_data[0]                                                                        ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[0]                                                                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[6].sram_tags|pass_thru_data[0]                                                                        ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[0]                                                                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[0].sram_tags|pass_thru_data[9]                                                                        ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[9]                                                                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[1].sram_tags|pass_thru_data[9]                                                                        ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[9]                                                                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[2].sram_tags|pass_thru_data[9]                                                                        ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[9]                                                                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[3].sram_tags|pass_thru_data[9]                                                                        ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[9]                                                                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[4].sram_tags|pass_thru_data[9]                                                                        ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[9]                                                                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[5].sram_tags|pass_thru_data[9]                                                                        ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[9]                                                                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[6].sram_tags|pass_thru_data[9]                                                                        ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[9]                                                                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[0].sram_tags|pass_thru_data[10]                                                                       ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[10]                                                                       ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[1].sram_tags|pass_thru_data[10]                                                                       ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[10]                                                                       ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[2].sram_tags|pass_thru_data[10]                                                                       ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[10]                                                                       ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[3].sram_tags|pass_thru_data[10]                                                                       ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[10]                                                                       ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[4].sram_tags|pass_thru_data[10]                                                                       ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[10]                                                                       ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[5].sram_tags|pass_thru_data[10]                                                                       ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[10]                                                                       ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[6].sram_tags|pass_thru_data[10]                                                                       ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[10]                                                                       ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[0].sram_tags|pass_thru_data[11]                                                                       ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[11]                                                                       ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[1].sram_tags|pass_thru_data[11]                                                                       ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[11]                                                                       ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[2].sram_tags|pass_thru_data[11]                                                                       ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[11]                                                                       ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[3].sram_tags|pass_thru_data[11]                                                                       ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[11]                                                                       ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[4].sram_tags|pass_thru_data[11]                                                                       ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[11]                                                                       ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[5].sram_tags|pass_thru_data[11]                                                                       ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[11]                                                                       ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[6].sram_tags|pass_thru_data[11]                                                                       ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[11]                                                                       ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[0].sram_tags|pass_thru_data[12]                                                                       ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[12]                                                                       ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[1].sram_tags|pass_thru_data[12]                                                                       ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[12]                                                                       ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[2].sram_tags|pass_thru_data[12]                                                                       ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[12]                                                                       ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[3].sram_tags|pass_thru_data[12]                                                                       ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[12]                                                                       ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[4].sram_tags|pass_thru_data[12]                                                                       ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[12]                                                                       ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[5].sram_tags|pass_thru_data[12]                                                                       ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[12]                                                                       ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[6].sram_tags|pass_thru_data[12]                                                                       ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[12]                                                                       ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[0].sram_tags|pass_thru_data[13]                                                                       ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[13]                                                                       ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[1].sram_tags|pass_thru_data[13]                                                                       ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[13]                                                                       ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[2].sram_tags|pass_thru_data[13]                                                                       ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[13]                                                                       ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[3].sram_tags|pass_thru_data[13]                                                                       ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[13]                                                                       ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[4].sram_tags|pass_thru_data[13]                                                                       ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[13]                                                                       ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[5].sram_tags|pass_thru_data[13]                                                                       ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[13]                                                                       ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[6].sram_tags|pass_thru_data[13]                                                                       ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[13]                                                                       ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[0].sram_tags|pass_thru_data[14]                                                                       ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[14]                                                                       ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[1].sram_tags|pass_thru_data[14]                                                                       ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[14]                                                                       ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[2].sram_tags|pass_thru_data[14]                                                                       ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[14]                                                                       ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[3].sram_tags|pass_thru_data[14]                                                                       ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[14]                                                                       ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[4].sram_tags|pass_thru_data[14]                                                                       ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[14]                                                                       ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[5].sram_tags|pass_thru_data[14]                                                                       ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[14]                                                                       ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[6].sram_tags|pass_thru_data[14]                                                                       ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[14]                                                                       ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[0].sram_tags|pass_thru_data[15]                                                                       ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[15]                                                                       ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[1].sram_tags|pass_thru_data[15]                                                                       ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[15]                                                                       ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[2].sram_tags|pass_thru_data[15]                                                                       ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[15]                                                                       ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[3].sram_tags|pass_thru_data[15]                                                                       ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[15]                                                                       ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[4].sram_tags|pass_thru_data[15]                                                                       ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[15]                                                                       ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[5].sram_tags|pass_thru_data[15]                                                                       ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[15]                                                                       ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[6].sram_tags|pass_thru_data[15]                                                                       ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[15]                                                                       ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[0].sram_tags|pass_thru_data[16]                                                                       ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[16]                                                                       ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[1].sram_tags|pass_thru_data[16]                                                                       ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[16]                                                                       ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[2].sram_tags|pass_thru_data[16]                                                                       ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[16]                                                                       ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[3].sram_tags|pass_thru_data[16]                                                                       ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[16]                                                                       ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[4].sram_tags|pass_thru_data[16]                                                                       ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[16]                                                                       ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[5].sram_tags|pass_thru_data[16]                                                                       ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[16]                                                                       ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[6].sram_tags|pass_thru_data[16]                                                                       ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[16]                                                                       ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[0].sram_tags|pass_thru_data[17]                                                                       ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[17]                                                                       ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[1].sram_tags|pass_thru_data[17]                                                                       ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[17]                                                                       ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[2].sram_tags|pass_thru_data[17]                                                                       ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[17]                                                                       ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[3].sram_tags|pass_thru_data[17]                                                                       ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[17]                                                                       ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[4].sram_tags|pass_thru_data[17]                                                                       ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[17]                                                                       ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[5].sram_tags|pass_thru_data[17]                                                                       ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[17]                                                                       ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[6].sram_tags|pass_thru_data[17]                                                                       ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|pass_thru_data[17]                                                                       ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[0]                                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[0]                                                                                     ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_set[5]                                                                                      ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_set[5]                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_set[4]                                                                                      ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_set[4]                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_set[3]                                                                                      ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_set[3]                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_set[2]                                                                                      ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_set[2]                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_set[1]                                                                                      ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_set[1]                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_set[0]                                                                                      ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_set[0]                                                                                      ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[511]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[511]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[510]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[510]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[509]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[509]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[508]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[508]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[507]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[507]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[506]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[506]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[505]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[505]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[504]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[504]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[503]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[503]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[502]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[502]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[501]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[501]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[500]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[500]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[499]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[499]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[498]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[498]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[497]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[497]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[496]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[496]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[495]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[495]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[494]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[494]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[493]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[493]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[492]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[492]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[491]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[491]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[490]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[490]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[489]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[489]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[488]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[488]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[487]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[487]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[486]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[486]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[485]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[485]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[484]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[484]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[483]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[483]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[482]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[482]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[481]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[481]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[480]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[480]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[479]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[479]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[478]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[478]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[477]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[477]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[476]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[476]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[475]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[475]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[474]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[474]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[473]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[473]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[472]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[472]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[471]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[471]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[470]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[470]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[469]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[469]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[468]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[468]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[467]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[467]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[466]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[466]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[465]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[465]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[464]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[464]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[463]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[463]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[462]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[462]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[461]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[461]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[460]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[460]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[459]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[459]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[458]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[458]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[457]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[457]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[456]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[456]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[455]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[455]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[454]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[454]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[453]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[453]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[452]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[452]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[451]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[451]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[450]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[450]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[449]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[449]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[448]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[448]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[447]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[447]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[446]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[446]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[445]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[445]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[444]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[444]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[443]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[443]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[442]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[442]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[441]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[441]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[440]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[440]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[439]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[439]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[438]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[438]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[437]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[437]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[436]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[436]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[435]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[435]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[434]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[434]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[433]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[433]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[432]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[432]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[431]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[431]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[430]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[430]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[429]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[429]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[428]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[428]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[427]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[427]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[426]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[426]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[425]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[425]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[424]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[424]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[423]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[423]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[422]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[422]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[421]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[421]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[420]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[420]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[419]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[419]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[418]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[418]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[417]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[417]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[416]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[416]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[415]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[415]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[414]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[414]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[413]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[413]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[412]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[412]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[411]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[411]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[410]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[410]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[409]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[409]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[408]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[408]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[407]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[407]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[406]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[406]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[405]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[405]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[404]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[404]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[403]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[403]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[402]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[402]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[401]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[401]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[400]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[400]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[399]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[399]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[398]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[398]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[397]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[397]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[396]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[396]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[395]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[395]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[394]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[394]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[393]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[393]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[392]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[392]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[391]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[391]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[390]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[390]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[389]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[389]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[388]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[388]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[387]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[387]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[386]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[386]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[385]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[385]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[384]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[384]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[383]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[383]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[382]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[382]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[381]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[381]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[380]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[380]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[379]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[379]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[378]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[378]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[377]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[377]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[376]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[376]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[375]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[375]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[374]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[374]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[373]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[373]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[372]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[372]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[371]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[371]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[370]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[370]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[369]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[369]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[368]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[368]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[367]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[367]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[366]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[366]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[365]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[365]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[364]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[364]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[363]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[363]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[362]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[362]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[361]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[361]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[360]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[360]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[359]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[359]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[358]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[358]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[357]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[357]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[356]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[356]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[355]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[355]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[354]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[354]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[353]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[353]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[352]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[352]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[351]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[351]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[350]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[350]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[349]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[349]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[348]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[348]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[347]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[347]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[346]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[346]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[345]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[345]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[344]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[344]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[343]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[343]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[342]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[342]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[341]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[341]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[340]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[340]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[339]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[339]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[338]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[338]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[337]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[337]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[336]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[336]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[335]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[335]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[334]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[334]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[333]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[333]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[332]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[332]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[331]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[331]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[330]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[330]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[329]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[329]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[328]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[328]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[327]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[327]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[326]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[326]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[325]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[325]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[324]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[324]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[323]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[323]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[322]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[322]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[321]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[321]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[320]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[320]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[319]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[319]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[318]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[318]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[317]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[317]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[316]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[316]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[315]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[315]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[314]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[314]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[313]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[313]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[312]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[312]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[311]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[311]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[310]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[310]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[309]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[309]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[308]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[308]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[307]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[307]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[306]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[306]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[305]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[305]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[304]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[304]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[303]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[303]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[302]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[302]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[301]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[301]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[300]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[300]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[299]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[299]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[298]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[298]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[297]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[297]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[296]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[296]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[295]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[295]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[294]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[294]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[293]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[293]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[292]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[292]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[291]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[291]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[290]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[290]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[289]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[289]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[288]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[288]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[287]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[287]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[286]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[286]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[285]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[285]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[284]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[284]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[283]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[283]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[282]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[282]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[281]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[281]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[280]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[280]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[279]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[279]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[278]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[278]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[277]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[277]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[276]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[276]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[275]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[275]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[274]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[274]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[273]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[273]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[272]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[272]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[271]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[271]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[270]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[270]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[269]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[269]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[268]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[268]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[267]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[267]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[266]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[266]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[265]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[265]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[264]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[264]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[263]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[263]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[262]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[262]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[261]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[261]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[260]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[260]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[259]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[259]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[258]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[258]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[257]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[257]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[256]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[256]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[255]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[255]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[254]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[254]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[253]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[253]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[252]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[252]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[251]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[251]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[250]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[250]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[249]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[249]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[248]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[248]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[247]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[247]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[246]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[246]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[245]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[245]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[244]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[244]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[243]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[243]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[242]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[242]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[241]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[241]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[240]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[240]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[239]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[239]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[238]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[238]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[237]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[237]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[236]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[236]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[235]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[235]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[234]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[234]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[233]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[233]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[232]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[232]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[231]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[231]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[230]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[230]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[229]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[229]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[228]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[228]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[227]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[227]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[226]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[226]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[225]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[225]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[224]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[224]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[223]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[223]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[222]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[222]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[221]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[221]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[220]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[220]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[219]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[219]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[218]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[218]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[217]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[217]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[216]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[216]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[215]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[215]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[214]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[214]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[213]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[213]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[212]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[212]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[211]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[211]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[210]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[210]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[209]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[209]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[208]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[208]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[207]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[207]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[206]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[206]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[205]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[205]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[204]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[204]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[203]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[203]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[202]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[202]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[201]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[201]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[200]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[200]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[199]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[199]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[198]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[198]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[197]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[197]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[196]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[196]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[195]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[195]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[194]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[194]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[193]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[193]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[192]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[192]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[191]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[191]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[190]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[190]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[189]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[189]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[188]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[188]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[187]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[187]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[186]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[186]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[185]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[185]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[184]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[184]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[183]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[183]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[182]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[182]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[181]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[181]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[180]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[180]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[179]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[179]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[178]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[178]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[177]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[177]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[176]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[176]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[175]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[175]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[174]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[174]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[173]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[173]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[172]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[172]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[171]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[171]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[170]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[170]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[169]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[169]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[168]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[168]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[167]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[167]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[166]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[166]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[165]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[165]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[164]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[164]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[163]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[163]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[162]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[162]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[161]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[161]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[160]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[160]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[159]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[159]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[158]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[158]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[157]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[157]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[156]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[156]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[155]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[155]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[154]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[154]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[153]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[153]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[152]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[152]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[151]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[151]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[150]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[150]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[149]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[149]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[148]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[148]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[147]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[147]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[146]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[146]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[145]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[145]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[144]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[144]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[143]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[143]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[142]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[142]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[141]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[141]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[140]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[140]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[139]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[139]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[138]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[138]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[137]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[137]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[136]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[136]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[135]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[135]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[134]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[134]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[133]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[133]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[132]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[132]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[131]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[131]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[130]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[130]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[129]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[129]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[128]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[128]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[127]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[127]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[126]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[126]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[125]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[125]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[124]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[124]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[123]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[123]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[122]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[122]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[121]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[121]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[120]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[120]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[119]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[119]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[118]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[118]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[117]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[117]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[116]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[116]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[115]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[115]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[114]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[114]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[113]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[113]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[112]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[112]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[111]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[111]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[110]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[110]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[109]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[109]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[108]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[108]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[107]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[107]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[106]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[106]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[105]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[105]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[104]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[104]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[103]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[103]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[102]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[102]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[101]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[101]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[100]                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[100]                                                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[99]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[99]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[98]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[98]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[97]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[97]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[96]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[96]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[95]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[95]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[94]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[94]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[93]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[93]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[92]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[92]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[91]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[91]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[90]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[90]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[89]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[89]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[88]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[88]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[87]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[87]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[86]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[86]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[85]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[85]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[84]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[84]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[83]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[83]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[82]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[82]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[81]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[81]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[80]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[80]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[79]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[79]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[78]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[78]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[77]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[77]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[76]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[76]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[75]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[75]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[74]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[74]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[73]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[73]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[72]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[72]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[71]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[71]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[70]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[70]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[69]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[69]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[68]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[68]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[67]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[67]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[66]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[66]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[65]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[65]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[64]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[64]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[63]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[63]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[62]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[62]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[61]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[61]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[60]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[60]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[59]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[59]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[58]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[58]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[57]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[57]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[56]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[56]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[55]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[55]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[54]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[54]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[53]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[53]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[52]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[52]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[51]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[51]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[50]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[50]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[49]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[49]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[48]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[48]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[47]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[47]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[46]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[46]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[45]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[45]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[44]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[44]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[43]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[43]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[42]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[42]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[41]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[41]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[40]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[40]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[39]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[39]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[38]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[38]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[37]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[37]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[36]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[36]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[35]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[35]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[34]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[34]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[33]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[33]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[32]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[32]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[31]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[31]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[30]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[30]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[29]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[29]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[28]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[28]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[27]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[27]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[26]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[26]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[25]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[25]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[24]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[24]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[23]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[23]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[22]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[22]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[21]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[21]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[20]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[20]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[19]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[19]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[18]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[18]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[17]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[17]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[16]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[16]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[15]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[15]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[14]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[14]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[13]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[13]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[12]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[12]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[11]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[11]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[10]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[10]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[9]                                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[9]                                                                                     ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[8]                                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[8]                                                                                     ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[7]                                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[7]                                                                                     ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[6]                                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[6]                                                                                     ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[5]                                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[5]                                                                                     ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[4]                                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[4]                                                                                     ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[3]                                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[3]                                                                                     ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[2]                                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[2]                                                                                     ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[1]                                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[1]                                                                                     ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].address[0,1,3,4]                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].address[5]                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].address[0..4]                                                ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].address[5]                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].address[1,2,4]                                               ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].address[5]                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].address[1]                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].address[5]                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].address[2]                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].address[3]                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_thread_idx[0]                                                                                                 ; Merged with nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_thread_idx[0]                                                                                              ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_thread_idx[0]                                                                                               ; Merged with nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_thread_idx[0]                                                                                              ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_instruction.has_dest                                                                                          ; Merged with nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_instruction.has_dest                                                                                       ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_instruction.has_dest                                                                                        ; Merged with nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_instruction.has_dest                                                                                       ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_instruction.dest_is_vector                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_instruction.dest_is_vector                                                                                 ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_instruction.dest_is_vector                                                                                  ; Merged with nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_instruction.dest_is_vector                                                                                 ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_instruction.dest_reg[4]                                                                                       ; Merged with nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_instruction.dest_reg[4]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_instruction.dest_reg[4]                                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_instruction.dest_reg[4]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_instruction.dest_reg[3]                                                                                       ; Merged with nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_instruction.dest_reg[3]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_instruction.dest_reg[3]                                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_instruction.dest_reg[3]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_instruction.dest_reg[2]                                                                                       ; Merged with nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_instruction.dest_reg[2]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_instruction.dest_reg[2]                                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_instruction.dest_reg[2]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_instruction.dest_reg[1]                                                                                       ; Merged with nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_instruction.dest_reg[1]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_instruction.dest_reg[1]                                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_instruction.dest_reg[1]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_instruction.dest_reg[0]                                                                                       ; Merged with nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_instruction.dest_reg[0]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_instruction.dest_reg[0]                                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_instruction.dest_reg[0]                                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_instruction.is_compare                                                                                      ; Merged with nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_instruction.is_compare                                                                                     ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_instruction.last_subcycle[3]                                                                                  ; Merged with nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_instruction.last_subcycle[3]                                                                               ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_instruction.last_subcycle[3]                                                                                ; Merged with nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_instruction.last_subcycle[3]                                                                               ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_instruction.last_subcycle[2]                                                                                  ; Merged with nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_instruction.last_subcycle[2]                                                                               ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_instruction.last_subcycle[2]                                                                                ; Merged with nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_instruction.last_subcycle[2]                                                                               ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_instruction.last_subcycle[1]                                                                                  ; Merged with nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_instruction.last_subcycle[1]                                                                               ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_instruction.last_subcycle[1]                                                                                ; Merged with nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_instruction.last_subcycle[1]                                                                               ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_instruction.last_subcycle[0]                                                                                  ; Merged with nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_instruction.last_subcycle[0]                                                                               ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_instruction.last_subcycle[0]                                                                                ; Merged with nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_instruction.last_subcycle[0]                                                                               ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_mask_value[15]                                                                                                ; Merged with nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_mask_value[15]                                                                                             ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_mask_value[15]                                                                                              ; Merged with nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_mask_value[15]                                                                                             ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_mask_value[14]                                                                                                ; Merged with nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_mask_value[14]                                                                                             ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_mask_value[14]                                                                                              ; Merged with nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_mask_value[14]                                                                                             ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_mask_value[13]                                                                                                ; Merged with nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_mask_value[13]                                                                                             ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_mask_value[13]                                                                                              ; Merged with nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_mask_value[13]                                                                                             ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_mask_value[12]                                                                                                ; Merged with nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_mask_value[12]                                                                                             ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_mask_value[12]                                                                                              ; Merged with nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_mask_value[12]                                                                                             ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_mask_value[11]                                                                                                ; Merged with nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_mask_value[11]                                                                                             ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_mask_value[11]                                                                                              ; Merged with nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_mask_value[11]                                                                                             ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_mask_value[10]                                                                                                ; Merged with nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_mask_value[10]                                                                                             ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_mask_value[10]                                                                                              ; Merged with nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_mask_value[10]                                                                                             ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_mask_value[9]                                                                                                 ; Merged with nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_mask_value[9]                                                                                              ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_mask_value[9]                                                                                               ; Merged with nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_mask_value[9]                                                                                              ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_mask_value[8]                                                                                                 ; Merged with nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_mask_value[8]                                                                                              ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_mask_value[8]                                                                                               ; Merged with nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_mask_value[8]                                                                                              ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_mask_value[7]                                                                                                 ; Merged with nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_mask_value[7]                                                                                              ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_mask_value[7]                                                                                               ; Merged with nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_mask_value[7]                                                                                              ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_mask_value[6]                                                                                                 ; Merged with nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_mask_value[6]                                                                                              ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_mask_value[6]                                                                                               ; Merged with nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_mask_value[6]                                                                                              ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_mask_value[5]                                                                                                 ; Merged with nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_mask_value[5]                                                                                              ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_mask_value[5]                                                                                               ; Merged with nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_mask_value[5]                                                                                              ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_mask_value[4]                                                                                                 ; Merged with nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_mask_value[4]                                                                                              ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_mask_value[4]                                                                                               ; Merged with nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_mask_value[4]                                                                                              ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_mask_value[3]                                                                                                 ; Merged with nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_mask_value[3]                                                                                              ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_mask_value[3]                                                                                               ; Merged with nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_mask_value[3]                                                                                              ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_mask_value[2]                                                                                                 ; Merged with nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_mask_value[2]                                                                                              ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_mask_value[2]                                                                                               ; Merged with nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_mask_value[2]                                                                                              ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_mask_value[1]                                                                                                 ; Merged with nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_mask_value[1]                                                                                              ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_mask_value[1]                                                                                               ; Merged with nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_mask_value[1]                                                                                              ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_mask_value[0]                                                                                                 ; Merged with nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_mask_value[0]                                                                                              ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_mask_value[0]                                                                                               ; Merged with nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_mask_value[0]                                                                                              ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_subcycle[3]                                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_subcycle[3]                                                                                                ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_subcycle[3]                                                                                                 ; Merged with nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_subcycle[3]                                                                                                ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_subcycle[2]                                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_subcycle[2]                                                                                                ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_subcycle[2]                                                                                                 ; Merged with nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_subcycle[2]                                                                                                ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_subcycle[1]                                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_subcycle[1]                                                                                                ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_subcycle[1]                                                                                                 ; Merged with nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_subcycle[1]                                                                                                ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_subcycle[0]                                                                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_subcycle[0]                                                                                                ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_subcycle[0]                                                                                                 ; Merged with nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_subcycle[0]                                                                                                ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_thread_idx[1]                                                                                                 ; Merged with nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_thread_idx[1]                                                                                              ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_thread_idx[1]                                                                                               ; Merged with nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_thread_idx[1]                                                                                              ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_instruction.pc[31]                                                                                            ; Merged with nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_instruction.pc[31]                                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_instruction.pc[30]                                                                                            ; Merged with nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_instruction.pc[30]                                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_instruction.pc[29]                                                                                            ; Merged with nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_instruction.pc[29]                                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_instruction.pc[28]                                                                                            ; Merged with nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_instruction.pc[28]                                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_instruction.pc[27]                                                                                            ; Merged with nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_instruction.pc[27]                                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_instruction.pc[26]                                                                                            ; Merged with nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_instruction.pc[26]                                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_instruction.pc[25]                                                                                            ; Merged with nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_instruction.pc[25]                                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_instruction.pc[24]                                                                                            ; Merged with nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_instruction.pc[24]                                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_instruction.pc[23]                                                                                            ; Merged with nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_instruction.pc[23]                                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_instruction.pc[22]                                                                                            ; Merged with nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_instruction.pc[22]                                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_instruction.pc[21]                                                                                            ; Merged with nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_instruction.pc[21]                                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_instruction.pc[20]                                                                                            ; Merged with nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_instruction.pc[20]                                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_instruction.pc[19]                                                                                            ; Merged with nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_instruction.pc[19]                                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_instruction.pc[18]                                                                                            ; Merged with nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_instruction.pc[18]                                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_instruction.pc[17]                                                                                            ; Merged with nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_instruction.pc[17]                                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_instruction.pc[16]                                                                                            ; Merged with nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_instruction.pc[16]                                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_instruction.pc[15]                                                                                            ; Merged with nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_instruction.pc[15]                                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_instruction.pc[14]                                                                                            ; Merged with nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_instruction.pc[14]                                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_instruction.pc[13]                                                                                            ; Merged with nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_instruction.pc[13]                                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_instruction.pc[12]                                                                                            ; Merged with nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_instruction.pc[12]                                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_instruction.pc[11]                                                                                            ; Merged with nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_instruction.pc[11]                                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_instruction.pc[10]                                                                                            ; Merged with nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_instruction.pc[10]                                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_instruction.pc[9]                                                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_instruction.pc[9]                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_instruction.pc[8]                                                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_instruction.pc[8]                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_instruction.pc[7]                                                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_instruction.pc[7]                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_instruction.pc[6]                                                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_instruction.pc[6]                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_instruction.pc[5]                                                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_instruction.pc[5]                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_instruction.pc[4]                                                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_instruction.pc[4]                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_instruction.pc[3]                                                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_instruction.pc[3]                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_instruction.pc[2]                                                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_instruction.pc[2]                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_instruction.pc[1]                                                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_instruction.pc[1]                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_instruction.pc[0]                                                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_instruction.pc[0]                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[0].sram_tags|pass_thru_data[12]                                                            ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[12]                                                            ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[1].sram_tags|pass_thru_data[12]                                                            ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[12]                                                            ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[2].sram_tags|pass_thru_data[12]                                                            ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[12]                                                            ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[3].sram_tags|pass_thru_data[12]                                                            ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[12]                                                            ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[0].sram_tags|pass_thru_data[12]                                                            ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[12]                                                            ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[1].sram_tags|pass_thru_data[12]                                                            ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[12]                                                            ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[2].sram_tags|pass_thru_data[12]                                                            ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[12]                                                            ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[0].sram_tags|pass_thru_data[11]                                                            ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[11]                                                            ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[1].sram_tags|pass_thru_data[11]                                                            ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[11]                                                            ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[2].sram_tags|pass_thru_data[11]                                                            ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[11]                                                            ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[3].sram_tags|pass_thru_data[11]                                                            ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[11]                                                            ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[0].sram_tags|pass_thru_data[11]                                                            ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[11]                                                            ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[1].sram_tags|pass_thru_data[11]                                                            ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[11]                                                            ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[2].sram_tags|pass_thru_data[11]                                                            ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[11]                                                            ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[0].sram_tags|pass_thru_data[10]                                                            ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[10]                                                            ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[1].sram_tags|pass_thru_data[10]                                                            ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[10]                                                            ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[2].sram_tags|pass_thru_data[10]                                                            ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[10]                                                            ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[3].sram_tags|pass_thru_data[10]                                                            ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[10]                                                            ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[0].sram_tags|pass_thru_data[10]                                                            ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[10]                                                            ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[1].sram_tags|pass_thru_data[10]                                                            ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[10]                                                            ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[2].sram_tags|pass_thru_data[10]                                                            ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[10]                                                            ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[0].sram_tags|pass_thru_data[9]                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[9]                                                             ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[1].sram_tags|pass_thru_data[9]                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[9]                                                             ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[2].sram_tags|pass_thru_data[9]                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[9]                                                             ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[3].sram_tags|pass_thru_data[9]                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[9]                                                             ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[0].sram_tags|pass_thru_data[9]                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[9]                                                             ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[1].sram_tags|pass_thru_data[9]                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[9]                                                             ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[2].sram_tags|pass_thru_data[9]                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[9]                                                             ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[0].sram_tags|pass_thru_data[8]                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[8]                                                             ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[1].sram_tags|pass_thru_data[8]                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[8]                                                             ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[2].sram_tags|pass_thru_data[8]                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[8]                                                             ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[3].sram_tags|pass_thru_data[8]                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[8]                                                             ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[0].sram_tags|pass_thru_data[8]                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[8]                                                             ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[1].sram_tags|pass_thru_data[8]                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[8]                                                             ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[2].sram_tags|pass_thru_data[8]                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[8]                                                             ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[0].sram_tags|pass_thru_data[7]                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[7]                                                             ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[1].sram_tags|pass_thru_data[7]                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[7]                                                             ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[2].sram_tags|pass_thru_data[7]                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[7]                                                             ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[3].sram_tags|pass_thru_data[7]                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[7]                                                             ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[0].sram_tags|pass_thru_data[7]                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[7]                                                             ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[1].sram_tags|pass_thru_data[7]                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[7]                                                             ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[2].sram_tags|pass_thru_data[7]                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[7]                                                             ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[0].sram_tags|pass_thru_data[6]                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[6]                                                             ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[1].sram_tags|pass_thru_data[6]                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[6]                                                             ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[2].sram_tags|pass_thru_data[6]                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[6]                                                             ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[3].sram_tags|pass_thru_data[6]                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[6]                                                             ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[0].sram_tags|pass_thru_data[6]                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[6]                                                             ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[1].sram_tags|pass_thru_data[6]                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[6]                                                             ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[2].sram_tags|pass_thru_data[6]                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[6]                                                             ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[0].sram_tags|pass_thru_data[5]                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[5]                                                             ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[1].sram_tags|pass_thru_data[5]                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[5]                                                             ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[2].sram_tags|pass_thru_data[5]                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[5]                                                             ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[3].sram_tags|pass_thru_data[5]                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[5]                                                             ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[0].sram_tags|pass_thru_data[5]                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[5]                                                             ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[1].sram_tags|pass_thru_data[5]                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[5]                                                             ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[2].sram_tags|pass_thru_data[5]                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[5]                                                             ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[0].sram_tags|pass_thru_data[4]                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[4]                                                             ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[1].sram_tags|pass_thru_data[4]                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[4]                                                             ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[2].sram_tags|pass_thru_data[4]                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[4]                                                             ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[3].sram_tags|pass_thru_data[4]                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[4]                                                             ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[0].sram_tags|pass_thru_data[4]                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[4]                                                             ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[1].sram_tags|pass_thru_data[4]                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[4]                                                             ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[2].sram_tags|pass_thru_data[4]                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[4]                                                             ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[0].sram_tags|pass_thru_data[3]                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[3]                                                             ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[1].sram_tags|pass_thru_data[3]                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[3]                                                             ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[2].sram_tags|pass_thru_data[3]                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[3]                                                             ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[3].sram_tags|pass_thru_data[3]                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[3]                                                             ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[0].sram_tags|pass_thru_data[3]                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[3]                                                             ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[1].sram_tags|pass_thru_data[3]                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[3]                                                             ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[2].sram_tags|pass_thru_data[3]                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[3]                                                             ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[0].sram_tags|pass_thru_data[2]                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[2]                                                             ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[1].sram_tags|pass_thru_data[2]                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[2]                                                             ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[2].sram_tags|pass_thru_data[2]                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[2]                                                             ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[3].sram_tags|pass_thru_data[2]                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[2]                                                             ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[0].sram_tags|pass_thru_data[2]                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[2]                                                             ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[1].sram_tags|pass_thru_data[2]                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[2]                                                             ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[2].sram_tags|pass_thru_data[2]                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[2]                                                             ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[0].sram_tags|pass_thru_data[1]                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[1]                                                             ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[1].sram_tags|pass_thru_data[1]                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[1]                                                             ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[2].sram_tags|pass_thru_data[1]                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[1]                                                             ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[3].sram_tags|pass_thru_data[1]                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[1]                                                             ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[0].sram_tags|pass_thru_data[1]                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[1]                                                             ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[1].sram_tags|pass_thru_data[1]                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[1]                                                             ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[2].sram_tags|pass_thru_data[1]                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[1]                                                             ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[0].sram_tags|pass_thru_data[0]                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[0]                                                             ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[1].sram_tags|pass_thru_data[0]                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[0]                                                             ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[2].sram_tags|pass_thru_data[0]                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[0]                                                             ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[3].sram_tags|pass_thru_data[0]                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[0]                                                             ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[0].sram_tags|pass_thru_data[0]                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[0]                                                             ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[1].sram_tags|pass_thru_data[0]                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[0]                                                             ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[2].sram_tags|pass_thru_data[0]                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[0]                                                             ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[0].sram_tags|pass_thru_data[13]                                                            ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[13]                                                            ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[1].sram_tags|pass_thru_data[13]                                                            ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[13]                                                            ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[2].sram_tags|pass_thru_data[13]                                                            ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[13]                                                            ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[3].sram_tags|pass_thru_data[13]                                                            ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[13]                                                            ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[0].sram_tags|pass_thru_data[13]                                                            ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[13]                                                            ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[1].sram_tags|pass_thru_data[13]                                                            ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[13]                                                            ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[2].sram_tags|pass_thru_data[13]                                                            ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[13]                                                            ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[0].sram_tags|pass_thru_data[14]                                                            ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[14]                                                            ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[1].sram_tags|pass_thru_data[14]                                                            ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[14]                                                            ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[2].sram_tags|pass_thru_data[14]                                                            ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[14]                                                            ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[3].sram_tags|pass_thru_data[14]                                                            ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[14]                                                            ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[0].sram_tags|pass_thru_data[14]                                                            ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[14]                                                            ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[1].sram_tags|pass_thru_data[14]                                                            ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[14]                                                            ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[2].sram_tags|pass_thru_data[14]                                                            ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[14]                                                            ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[0].sram_tags|pass_thru_data[15]                                                            ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[15]                                                            ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[1].sram_tags|pass_thru_data[15]                                                            ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[15]                                                            ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[2].sram_tags|pass_thru_data[15]                                                            ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[15]                                                            ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[3].sram_tags|pass_thru_data[15]                                                            ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[15]                                                            ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[0].sram_tags|pass_thru_data[15]                                                            ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[15]                                                            ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[1].sram_tags|pass_thru_data[15]                                                            ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[15]                                                            ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[2].sram_tags|pass_thru_data[15]                                                            ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[15]                                                            ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[0].sram_tags|pass_thru_data[16]                                                            ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[16]                                                            ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[1].sram_tags|pass_thru_data[16]                                                            ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[16]                                                            ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[2].sram_tags|pass_thru_data[16]                                                            ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[16]                                                            ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[3].sram_tags|pass_thru_data[16]                                                            ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[16]                                                            ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[0].sram_tags|pass_thru_data[16]                                                            ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[16]                                                            ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[1].sram_tags|pass_thru_data[16]                                                            ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[16]                                                            ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[2].sram_tags|pass_thru_data[16]                                                            ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[16]                                                            ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[0].sram_tags|pass_thru_data[17]                                                            ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[17]                                                            ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[1].sram_tags|pass_thru_data[17]                                                            ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[17]                                                            ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[2].sram_tags|pass_thru_data[17]                                                            ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[17]                                                            ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[3].sram_tags|pass_thru_data[17]                                                            ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[17]                                                            ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[0].sram_tags|pass_thru_data[17]                                                            ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[17]                                                            ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[1].sram_tags|pass_thru_data[17]                                                            ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[17]                                                            ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[2].sram_tags|pass_thru_data[17]                                                            ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[17]                                                            ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[0].sram_tags|pass_thru_data[18]                                                            ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[18]                                                            ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[1].sram_tags|pass_thru_data[18]                                                            ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[18]                                                            ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[2].sram_tags|pass_thru_data[18]                                                            ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[18]                                                            ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[3].sram_tags|pass_thru_data[18]                                                            ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[18]                                                            ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[0].sram_tags|pass_thru_data[18]                                                            ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[18]                                                            ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[1].sram_tags|pass_thru_data[18]                                                            ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[18]                                                            ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[2].sram_tags|pass_thru_data[18]                                                            ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[18]                                                            ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[0].sram_tags|pass_thru_data[19]                                                            ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[19]                                                            ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[1].sram_tags|pass_thru_data[19]                                                            ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[19]                                                            ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[2].sram_tags|pass_thru_data[19]                                                            ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[19]                                                            ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[3].sram_tags|pass_thru_data[19]                                                            ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[19]                                                            ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[0].sram_tags|pass_thru_data[19]                                                            ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[19]                                                            ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[1].sram_tags|pass_thru_data[19]                                                            ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[19]                                                            ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[2].sram_tags|pass_thru_data[19]                                                            ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|pass_thru_data[19]                                                            ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[0].sram_tags|altsyncram:data1|altsyncram_u6s:auto_generated|rden_b_store                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|altsyncram:data1|altsyncram_u6s:auto_generated|rden_b_store                   ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[1].sram_tags|altsyncram:data1|altsyncram_u6s:auto_generated|rden_b_store                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|altsyncram:data1|altsyncram_u6s:auto_generated|rden_b_store                   ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[2].sram_tags|altsyncram:data1|altsyncram_u6s:auto_generated|rden_b_store                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|altsyncram:data1|altsyncram_u6s:auto_generated|rden_b_store                   ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_thread_idx[0]                                                                                              ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_thread_idx[0]                                                                                               ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_rollback_pc[31]                                                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_instruction.pc[31]                                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_rollback_pc[30]                                                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_instruction.pc[30]                                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_rollback_pc[29]                                                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_instruction.pc[29]                                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_rollback_pc[28]                                                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_instruction.pc[28]                                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_rollback_pc[27]                                                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_instruction.pc[27]                                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_rollback_pc[26]                                                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_instruction.pc[26]                                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_rollback_pc[25]                                                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_instruction.pc[25]                                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_rollback_pc[24]                                                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_instruction.pc[24]                                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_rollback_pc[23]                                                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_instruction.pc[23]                                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_rollback_pc[22]                                                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_instruction.pc[22]                                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_rollback_pc[21]                                                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_instruction.pc[21]                                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_rollback_pc[20]                                                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_instruction.pc[20]                                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_rollback_pc[19]                                                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_instruction.pc[19]                                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_rollback_pc[18]                                                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_instruction.pc[18]                                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_rollback_pc[17]                                                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_instruction.pc[17]                                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_rollback_pc[16]                                                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_instruction.pc[16]                                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_rollback_pc[15]                                                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_instruction.pc[15]                                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_rollback_pc[14]                                                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_instruction.pc[14]                                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_rollback_pc[13]                                                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_instruction.pc[13]                                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_rollback_pc[12]                                                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_instruction.pc[12]                                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_rollback_pc[11]                                                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_instruction.pc[11]                                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_rollback_pc[10]                                                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_instruction.pc[10]                                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_rollback_pc[9]                                                                                              ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_instruction.pc[9]                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_rollback_pc[8]                                                                                              ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_instruction.pc[8]                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_rollback_pc[7]                                                                                              ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_instruction.pc[7]                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_rollback_pc[6]                                                                                              ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_instruction.pc[6]                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_rollback_pc[5]                                                                                              ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_instruction.pc[5]                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_rollback_pc[4]                                                                                              ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_instruction.pc[4]                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_rollback_pc[3]                                                                                              ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_instruction.pc[3]                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_rollback_pc[2]                                                                                              ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_instruction.pc[2]                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_rollback_pc[1]                                                                                              ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_instruction.pc[1]                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_rollback_pc[0]                                                                                              ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_instruction.pc[0]                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_instruction.has_dest                                                                                       ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_instruction.has_dest                                                                                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_instruction.dest_is_vector                                                                                 ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_instruction.dest_is_vector                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_instruction.dest_reg[4]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_instruction.dest_reg[4]                                                                                     ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_instruction.dest_reg[3]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_instruction.dest_reg[3]                                                                                     ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_instruction.dest_reg[2]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_instruction.dest_reg[2]                                                                                     ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_instruction.dest_reg[1]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_instruction.dest_reg[1]                                                                                     ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_instruction.dest_reg[0]                                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_instruction.dest_reg[0]                                                                                     ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_instruction.last_subcycle[3]                                                                               ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_instruction.last_subcycle[3]                                                                                ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_instruction.last_subcycle[2]                                                                               ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_instruction.last_subcycle[2]                                                                                ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_instruction.last_subcycle[1]                                                                               ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_instruction.last_subcycle[1]                                                                                ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_instruction.last_subcycle[0]                                                                               ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_instruction.last_subcycle[0]                                                                                ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_mask_value[15]                                                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_lane_mask[15]                                                                                               ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_mask_value[14]                                                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_lane_mask[14]                                                                                               ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_mask_value[13]                                                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_lane_mask[13]                                                                                               ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_mask_value[12]                                                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_lane_mask[12]                                                                                               ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_mask_value[11]                                                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_lane_mask[11]                                                                                               ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_mask_value[10]                                                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_lane_mask[10]                                                                                               ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_mask_value[9]                                                                                              ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_lane_mask[9]                                                                                                ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_mask_value[8]                                                                                              ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_lane_mask[8]                                                                                                ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_mask_value[7]                                                                                              ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_lane_mask[7]                                                                                                ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_mask_value[6]                                                                                              ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_lane_mask[6]                                                                                                ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_mask_value[5]                                                                                              ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_lane_mask[5]                                                                                                ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_mask_value[4]                                                                                              ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_lane_mask[4]                                                                                                ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_mask_value[3]                                                                                              ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_lane_mask[3]                                                                                                ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_mask_value[2]                                                                                              ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_lane_mask[2]                                                                                                ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_mask_value[1]                                                                                              ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_lane_mask[1]                                                                                                ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_mask_value[0]                                                                                              ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_lane_mask[0]                                                                                                ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_subcycle[3]                                                                                                ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_subcycle[3]                                                                                                 ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_subcycle[2]                                                                                                ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_subcycle[2]                                                                                                 ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_subcycle[1]                                                                                                ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_subcycle[1]                                                                                                 ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_subcycle[0]                                                                                                ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_subcycle[0]                                                                                                 ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_thread_idx[1]                                                                                              ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_thread_idx[1]                                                                                               ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[8]                                                                      ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[8]                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[7]                                                                      ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[7]                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[6]                                                                      ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[6]                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[5]                                                                      ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[5]                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[4]                                                                      ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[4]                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[3]                                                                      ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[3]                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[2]                                                                      ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[2]                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[1]                                                                      ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[1]                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[0]                                                                      ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[0]                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[9]                                                                      ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[9]                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[10]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[10]                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[11]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[11]                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[12]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[12]                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[13]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[13]                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[14]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[14]                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[15]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[15]                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[16]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[16]                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[17]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[17]                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[18]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[18]                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[19]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[19]                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[20]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[20]                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[21]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[21]                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[22]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[22]                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[23]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[23]                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[24]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[24]                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[25]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[25]                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[26]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[26]                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[27]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[27]                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[28]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[28]                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[29]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[29]                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[30]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[30]                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[31]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[31]                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[32]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[32]                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[33]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[33]                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[34]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[34]                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[35]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[35]                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[36]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[36]                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[37]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[37]                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[38]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[38]                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[39]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[39]                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[40]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[40]                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[41]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[41]                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[42]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[42]                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[43]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[43]                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[44]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[44]                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[45]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[45]                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[46]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[46]                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[47]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[47]                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[48]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[48]                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[49]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[49]                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[50]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[50]                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[51]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[51]                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[52]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[52]                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[53]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[53]                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[54]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[54]                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[55]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[55]                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[56]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[56]                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[57]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[57]                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[58]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[58]                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[59]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[59]                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[60]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[60]                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[61]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[61]                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[62]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[62]                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[63]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[63]                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[64]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[64]                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[65]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[65]                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[66]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[66]                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[67]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[67]                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[68]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[68]                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[69]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[69]                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[70]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[70]                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[71]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[71]                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[72]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[72]                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[73]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[73]                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[74]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[74]                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[75]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[75]                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[76]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[76]                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[77]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[77]                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[78]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[78]                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[79]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[79]                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[80]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[80]                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[81]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[81]                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[82]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[82]                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[83]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[83]                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[84]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[84]                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[85]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[85]                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[86]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[86]                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[87]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[87]                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[88]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[88]                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[89]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[89]                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[90]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[90]                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[91]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[91]                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[92]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[92]                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[93]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[93]                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[94]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[94]                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[95]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[95]                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[96]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[96]                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[97]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[97]                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[98]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[98]                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[99]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[99]                                                                          ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[100]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[100]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[101]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[101]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[102]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[102]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[103]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[103]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[104]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[104]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[105]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[105]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[106]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[106]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[107]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[107]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[108]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[108]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[109]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[109]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[110]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[110]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[111]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[111]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[112]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[112]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[113]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[113]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[114]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[114]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[115]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[115]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[116]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[116]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[117]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[117]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[118]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[118]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[119]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[119]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[120]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[120]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[121]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[121]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[122]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[122]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[123]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[123]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[124]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[124]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[125]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[125]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[126]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[126]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[127]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[127]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[128]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[128]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[129]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[129]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[130]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[130]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[131]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[131]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[132]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[132]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[133]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[133]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[134]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[134]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[135]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[135]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[136]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[136]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[137]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[137]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[138]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[138]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[139]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[139]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[140]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[140]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[141]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[141]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[142]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[142]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[143]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[143]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[144]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[144]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[145]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[145]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[146]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[146]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[147]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[147]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[148]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[148]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[149]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[149]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[150]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[150]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[151]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[151]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[152]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[152]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[153]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[153]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[154]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[154]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[155]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[155]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[156]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[156]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[157]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[157]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[158]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[158]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[159]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[159]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[160]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[160]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[161]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[161]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[162]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[162]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[163]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[163]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[164]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[164]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[165]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[165]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[166]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[166]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[167]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[167]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[168]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[168]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[169]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[169]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[170]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[170]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[171]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[171]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[172]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[172]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[173]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[173]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[174]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[174]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[175]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[175]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[176]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[176]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[177]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[177]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[178]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[178]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[179]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[179]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[180]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[180]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[181]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[181]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[182]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[182]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[183]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[183]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[184]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[184]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[185]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[185]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[186]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[186]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[187]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[187]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[188]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[188]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[189]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[189]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[190]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[190]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[191]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[191]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[192]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[192]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[193]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[193]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[194]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[194]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[195]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[195]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[196]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[196]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[197]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[197]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[198]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[198]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[199]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[199]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[200]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[200]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[201]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[201]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[202]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[202]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[203]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[203]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[204]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[204]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[205]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[205]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[206]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[206]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[207]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[207]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[208]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[208]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[209]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[209]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[210]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[210]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[211]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[211]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[212]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[212]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[213]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[213]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[214]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[214]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[215]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[215]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[216]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[216]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[217]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[217]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[218]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[218]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[219]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[219]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[220]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[220]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[221]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[221]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[222]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[222]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[223]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[223]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[224]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[224]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[225]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[225]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[226]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[226]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[227]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[227]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[228]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[228]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[229]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[229]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[230]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[230]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[231]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[231]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[232]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[232]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[233]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[233]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[234]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[234]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[235]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[235]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[236]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[236]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[237]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[237]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[238]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[238]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[239]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[239]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[240]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[240]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[241]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[241]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[242]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[242]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[243]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[243]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[244]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[244]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[245]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[245]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[246]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[246]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[247]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[247]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[248]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[248]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[249]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[249]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[250]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[250]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[251]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[251]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[252]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[252]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[253]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[253]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[254]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[254]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[255]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[255]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[256]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[256]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[257]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[257]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[258]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[258]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[259]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[259]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[260]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[260]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[261]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[261]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[262]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[262]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[263]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[263]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[264]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[264]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[265]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[265]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[266]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[266]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[267]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[267]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[268]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[268]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[269]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[269]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[270]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[270]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[271]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[271]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[272]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[272]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[273]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[273]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[274]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[274]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[275]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[275]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[276]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[276]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[277]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[277]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[278]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[278]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[279]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[279]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[280]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[280]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[281]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[281]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[282]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[282]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[283]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[283]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[284]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[284]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[285]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[285]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[286]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[286]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[287]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[287]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[288]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[288]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[289]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[289]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[290]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[290]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[291]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[291]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[292]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[292]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[293]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[293]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[294]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[294]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[295]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[295]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[296]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[296]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[297]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[297]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[298]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[298]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[299]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[299]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[300]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[300]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[301]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[301]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[302]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[302]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[303]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[303]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[304]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[304]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[305]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[305]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[306]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[306]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[307]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[307]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[308]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[308]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[309]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[309]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[310]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[310]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[311]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[311]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[312]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[312]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[313]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[313]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[314]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[314]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[315]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[315]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[316]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[316]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[317]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[317]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[318]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[318]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[319]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[319]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[320]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[320]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[321]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[321]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[322]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[322]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[323]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[323]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[324]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[324]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[325]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[325]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[326]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[326]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[327]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[327]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[328]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[328]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[329]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[329]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[330]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[330]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[331]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[331]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[332]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[332]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[333]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[333]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[334]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[334]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[335]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[335]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[336]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[336]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[337]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[337]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[338]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[338]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[339]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[339]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[340]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[340]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[341]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[341]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[342]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[342]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[343]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[343]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[344]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[344]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[345]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[345]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[346]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[346]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[347]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[347]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[348]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[348]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[349]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[349]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[350]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[350]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[351]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[351]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[352]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[352]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[353]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[353]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[354]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[354]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[355]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[355]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[356]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[356]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[357]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[357]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[358]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[358]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[359]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[359]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[360]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[360]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[361]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[361]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[362]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[362]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[363]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[363]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[364]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[364]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[365]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[365]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[366]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[366]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[367]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[367]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[368]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[368]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[369]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[369]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[370]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[370]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[371]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[371]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[372]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[372]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[373]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[373]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[374]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[374]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[375]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[375]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[376]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[376]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[377]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[377]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[378]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[378]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[379]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[379]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[380]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[380]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[381]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[381]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[382]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[382]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[383]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[383]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[384]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[384]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[385]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[385]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[386]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[386]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[387]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[387]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[388]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[388]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[389]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[389]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[390]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[390]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[391]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[391]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[392]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[392]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[393]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[393]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[394]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[394]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[395]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[395]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[396]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[396]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[397]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[397]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[398]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[398]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[399]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[399]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[400]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[400]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[401]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[401]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[402]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[402]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[403]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[403]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[404]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[404]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[405]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[405]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[406]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[406]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[407]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[407]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[408]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[408]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[409]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[409]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[410]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[410]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[411]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[411]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[412]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[412]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[413]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[413]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[414]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[414]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[415]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[415]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[416]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[416]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[417]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[417]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[418]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[418]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[419]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[419]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[420]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[420]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[421]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[421]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[422]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[422]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[423]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[423]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[424]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[424]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[425]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[425]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[426]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[426]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[427]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[427]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[428]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[428]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[429]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[429]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[430]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[430]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[431]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[431]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[432]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[432]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[433]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[433]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[434]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[434]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[435]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[435]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[436]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[436]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[437]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[437]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[438]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[438]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[439]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[439]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[440]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[440]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[441]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[441]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[442]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[442]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[443]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[443]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[444]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[444]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[445]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[445]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[446]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[446]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[447]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[447]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[448]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[448]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[449]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[449]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[450]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[450]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[451]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[451]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[452]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[452]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[453]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[453]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[454]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[454]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[455]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[455]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[456]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[456]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[457]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[457]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[458]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[458]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[459]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[459]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[460]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[460]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[461]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[461]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[462]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[462]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[463]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[463]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[464]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[464]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[465]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[465]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[466]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[466]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[467]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[467]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[468]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[468]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[469]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[469]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[470]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[470]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[471]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[471]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[472]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[472]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[473]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[473]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[474]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[474]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[475]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[475]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[476]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[476]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[477]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[477]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[478]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[478]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[479]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[479]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[480]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[480]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[481]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[481]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[482]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[482]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[483]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[483]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[484]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[484]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[485]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[485]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[486]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[486]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[487]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[487]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[488]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[488]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[489]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[489]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[490]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[490]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[491]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[491]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[492]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[492]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[493]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[493]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[494]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[494]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[495]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[495]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[496]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[496]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[497]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[497]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[498]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[498]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[499]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[499]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[500]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[500]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[501]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[501]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[502]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[502]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[503]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[503]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[504]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[504]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[505]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[505]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[506]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[506]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[507]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[507]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[508]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[508]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[509]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[509]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[510]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[510]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_data[511]                                                                    ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_data[511]                                                                         ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|cyc1_instruction.pc[0]                                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|cyc1_adjusted_pc[0]                                                                                        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|cyc1_instruction.pc[1]                                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|cyc1_adjusted_pc[1]                                                                                        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[0].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated|rden_b_store  ; Merged with nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[15].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated|rden_b_store ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[1].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated|rden_b_store  ; Merged with nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[15].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated|rden_b_store ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[2].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated|rden_b_store  ; Merged with nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[15].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated|rden_b_store ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[3].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated|rden_b_store  ; Merged with nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[15].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated|rden_b_store ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[4].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated|rden_b_store  ; Merged with nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[15].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated|rden_b_store ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[5].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated|rden_b_store  ; Merged with nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[15].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated|rden_b_store ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[6].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated|rden_b_store  ; Merged with nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[15].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated|rden_b_store ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[7].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated|rden_b_store  ; Merged with nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[15].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated|rden_b_store ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[8].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated|rden_b_store  ; Merged with nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[15].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated|rden_b_store ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[9].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated|rden_b_store  ; Merged with nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[15].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated|rden_b_store ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[10].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated|rden_b_store ; Merged with nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[15].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated|rden_b_store ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[11].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated|rden_b_store ; Merged with nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[15].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated|rden_b_store ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[12].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated|rden_b_store ; Merged with nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[15].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated|rden_b_store ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[13].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated|rden_b_store ; Merged with nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[15].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated|rden_b_store ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[14].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated|rden_b_store ; Merged with nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[15].vector_registers|altsyncram:data1|altsyncram_67s:auto_generated|rden_b_store ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[0].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated|rden_b_store  ; Merged with nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[15].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated|rden_b_store ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[1].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated|rden_b_store  ; Merged with nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[15].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated|rden_b_store ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[2].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated|rden_b_store  ; Merged with nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[15].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated|rden_b_store ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[3].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated|rden_b_store  ; Merged with nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[15].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated|rden_b_store ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[4].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated|rden_b_store  ; Merged with nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[15].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated|rden_b_store ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[5].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated|rden_b_store  ; Merged with nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[15].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated|rden_b_store ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[6].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated|rden_b_store  ; Merged with nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[15].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated|rden_b_store ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[7].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated|rden_b_store  ; Merged with nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[15].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated|rden_b_store ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[8].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated|rden_b_store  ; Merged with nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[15].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated|rden_b_store ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[9].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated|rden_b_store  ; Merged with nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[15].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated|rden_b_store ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[10].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated|rden_b_store ; Merged with nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[15].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated|rden_b_store ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[11].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated|rden_b_store ; Merged with nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[15].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated|rden_b_store ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[12].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated|rden_b_store ; Merged with nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[15].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated|rden_b_store ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[13].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated|rden_b_store ; Merged with nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[15].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated|rden_b_store ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[14].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated|rden_b_store ; Merged with nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[15].vector_registers|altsyncram:data0|altsyncram_67s:auto_generated|rden_b_store ;
; nyuzi:nyuzi|core:core_gen[0].core|instruction_decode_stage:instruction_decode_stage|id_instruction.creg_index[4]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|instruction_decode_stage:instruction_decode_stage|id_instruction.vector_sel1[4]                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|instruction_decode_stage:instruction_decode_stage|id_instruction.creg_index[3]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|instruction_decode_stage:instruction_decode_stage|id_instruction.vector_sel1[3]                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|instruction_decode_stage:instruction_decode_stage|id_instruction.creg_index[2]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|instruction_decode_stage:instruction_decode_stage|id_instruction.vector_sel1[2]                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|instruction_decode_stage:instruction_decode_stage|id_instruction.creg_index[1]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|instruction_decode_stage:instruction_decode_stage|id_instruction.vector_sel1[1]                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|instruction_decode_stage:instruction_decode_stage|id_instruction.creg_index[0]                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|instruction_decode_stage:instruction_decode_stage|id_instruction.vector_sel1[0]                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|instruction_decode_stage:instruction_decode_stage|id_instruction.memory_access_type[2]                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|instruction_decode_stage:instruction_decode_stage|id_instruction.branch_type[2]                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|instruction_decode_stage:instruction_decode_stage|id_instruction.cache_control_op[2]                                                               ; Merged with nyuzi:nyuzi|core:core_gen[0].core|instruction_decode_stage:instruction_decode_stage|id_instruction.branch_type[2]                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|instruction_decode_stage:instruction_decode_stage|id_instruction.memory_access_type[1]                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|instruction_decode_stage:instruction_decode_stage|id_instruction.branch_type[1]                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|instruction_decode_stage:instruction_decode_stage|id_instruction.cache_control_op[1]                                                               ; Merged with nyuzi:nyuzi|core:core_gen[0].core|instruction_decode_stage:instruction_decode_stage|id_instruction.branch_type[1]                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|instruction_decode_stage:instruction_decode_stage|id_instruction.memory_access_type[0]                                                             ; Merged with nyuzi:nyuzi|core:core_gen[0].core|instruction_decode_stage:instruction_decode_stage|id_instruction.branch_type[0]                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|instruction_decode_stage:instruction_decode_stage|id_instruction.cache_control_op[0]                                                               ; Merged with nyuzi:nyuzi|core:core_gen[0].core|instruction_decode_stage:instruction_decode_stage|id_instruction.branch_type[0]                                                                    ;
; nyuzi:nyuzi|core:core_gen[0].core|instruction_decode_stage:instruction_decode_stage|id_instruction.last_subcycle[0..2]                                                               ; Merged with nyuzi:nyuzi|core:core_gen[0].core|instruction_decode_stage:instruction_decode_stage|id_instruction.last_subcycle[3]                                                                  ;
; uart:uart|uart_receive:uart_receive|state_ff[26]                                                                                                                                     ; Merged with uart:uart|uart_receive:uart_receive|state_ff[31]                                                                                                                                     ;
; uart:uart|uart_receive:uart_receive|state_ff[24,25]                                                                                                                                  ; Merged with uart:uart|uart_receive:uart_receive|state_ff[28]                                                                                                                                     ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].address[0]                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].address[5]                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].address[3]                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].address[4]                                                   ;
; uart:uart|uart_receive:uart_receive|state_ff[22]                                                                                                                                     ; Merged with uart:uart|uart_receive:uart_receive|state_ff[28]                                                                                                                                     ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].address[2]                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].address[5]                                                   ;
; uart:uart|uart_receive:uart_receive|state_ff[21]                                                                                                                                     ; Merged with uart:uart|uart_receive:uart_receive|state_ff[28]                                                                                                                                     ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].address[4]                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].address[5]                                                   ;
; uart:uart|uart_receive:uart_receive|state_ff[16,28]                                                                                                                                  ; Merged with uart:uart|uart_receive:uart_receive|state_ff[31]                                                                                                                                     ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].address[0]                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].address[5]                                                   ;
; vga_controller:vga_controller|axi_state[2..9,11..31]                                                                                                                                 ; Merged with vga_controller:vga_controller|axi_state[10]                                                                                                                                          ;
; sdram_controller:sdram_controller|state_ff[4..9,11..31]                                                                                                                              ; Merged with sdram_controller:sdram_controller|state_ff[10]                                                                                                                                       ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|state_ff[3..9,11..31]                                                                                        ; Merged with nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|state_ff[10]                                                                                                 ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].address[5]                                                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].address[3]                                                   ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[1].sram_tags|altsyncram:data0|altsyncram_u6s:auto_generated|rden_b_store                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[0].sram_tags|altsyncram:data0|altsyncram_u6s:auto_generated|rden_b_store                   ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[2].sram_tags|altsyncram:data0|altsyncram_u6s:auto_generated|rden_b_store                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[0].sram_tags|altsyncram:data0|altsyncram_u6s:auto_generated|rden_b_store                   ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|altsyncram:data0|altsyncram_u6s:auto_generated|rden_b_store                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[0].sram_tags|altsyncram:data0|altsyncram_u6s:auto_generated|rden_b_store                   ;
; nyuzi:nyuzi|core:core_gen[0].core|instruction_decode_stage:instruction_decode_stage|id_instruction.immediate_value[20..31]                                                           ; Merged with nyuzi:nyuzi|core:core_gen[0].core|instruction_decode_stage:instruction_decode_stage|id_instruction.immediate_value[19]                                                               ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[1].sram_tags|altsyncram:data0|altsyncram_u6s:auto_generated|rden_b_store                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[0].sram_tags|altsyncram:data0|altsyncram_u6s:auto_generated|rden_b_store                   ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[2].sram_tags|altsyncram:data0|altsyncram_u6s:auto_generated|rden_b_store                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[0].sram_tags|altsyncram:data0|altsyncram_u6s:auto_generated|rden_b_store                   ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[3].sram_tags|altsyncram:data0|altsyncram_u6s:auto_generated|rden_b_store                   ; Merged with nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[0].sram_tags|altsyncram:data0|altsyncram_u6s:auto_generated|rden_b_store                   ;
; nyuzi:nyuzi|core:core_gen[0].core|control_registers:control_registers|cycle_count[0]                                                                                                 ; Merged with vga_controller:vga_controller|vga_timing_generator:timing_generator|pixel_enable                                                                                                     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|cyc1_instruction.pc[2]                                                                                     ; Merged with nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|cyc1_adjusted_pc[2]                                                                                        ;
; vga_controller:vga_controller|vram_addr[0]                                                                                                                                           ; Lost fanout                                                                                                                                                                                      ;
; vga_controller:vga_controller|fb_base_address[0]                                                                                                                                     ; Lost fanout                                                                                                                                                                                      ;
; vga_controller:vga_controller|vram_addr[1]                                                                                                                                           ; Lost fanout                                                                                                                                                                                      ;
; vga_controller:vga_controller|fb_base_address[1]                                                                                                                                     ; Lost fanout                                                                                                                                                                                      ;
; uart:uart|uart_receive:uart_receive|state_ff[31]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; axi_interconnect:axi_interconnect|write_state[31]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].address[5]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].address[5]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].address[3]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].address[5]                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; vga_controller:vga_controller|axi_state[10]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_instruction.branch_type[1]                                                                                  ; Lost fanout                                                                                                                                                                                      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|state_ff[10]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; sdram_controller:sdram_controller|state_ff[10]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; ps2_controller:ps2_controller|state_ff~8                                                                                                                                             ; Lost fanout                                                                                                                                                                                      ;
; ps2_controller:ps2_controller|state_ff~9                                                                                                                                             ; Lost fanout                                                                                                                                                                                      ;
; axi_interconnect:axi_interconnect|write_burst_address[2..5]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; sdram_controller:sdram_controller|write_address[0..2]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; axi_interconnect:axi_interconnect|write_slave_select                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                           ;
; Total Number of Removed Registers = 2511                                                                                                                                             ;                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------+
; Register name                                                                                    ; Reason for Removal        ; Registers Removed due to This Register                                                           ;
+--------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------+
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_instruction.pc[20]     ; Lost Fanouts              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_instruction.pc[20],    ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|fx3_instruction.pc[20],    ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_instruction.pc[20],    ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_instruction.pc[20]     ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_instruction.pc[8]      ; Lost Fanouts              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_instruction.pc[8],     ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|fx3_instruction.pc[8],     ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_instruction.pc[8],     ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_instruction.pc[8]      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_instruction.pc[7]      ; Lost Fanouts              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_instruction.pc[7],     ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|fx3_instruction.pc[7],     ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_instruction.pc[7],     ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_instruction.pc[7]      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_instruction.pc[22]     ; Lost Fanouts              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_instruction.pc[22],    ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|fx3_instruction.pc[22],    ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_instruction.pc[22],    ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_instruction.pc[22]     ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_instruction.pc[6]      ; Lost Fanouts              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_instruction.pc[6],     ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|fx3_instruction.pc[6],     ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_instruction.pc[6],     ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_instruction.pc[6]      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_instruction.pc[5]      ; Lost Fanouts              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_instruction.pc[5],     ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|fx3_instruction.pc[5],     ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_instruction.pc[5],     ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_instruction.pc[5]      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_instruction.pc[4]      ; Lost Fanouts              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_instruction.pc[4],     ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|fx3_instruction.pc[4],     ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_instruction.pc[4],     ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_instruction.pc[4]      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_instruction.pc[3]      ; Lost Fanouts              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_instruction.pc[3],     ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|fx3_instruction.pc[3],     ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_instruction.pc[3],     ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_instruction.pc[3]      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_instruction.pc[2]      ; Lost Fanouts              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_instruction.pc[2],     ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|fx3_instruction.pc[2],     ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_instruction.pc[2],     ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_instruction.pc[2]      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_instruction.pc[1]      ; Lost Fanouts              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_instruction.pc[1],     ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|fx3_instruction.pc[1],     ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_instruction.pc[1],     ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_instruction.pc[1]      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_instruction.pc[31]     ; Lost Fanouts              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_instruction.pc[31],    ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|fx3_instruction.pc[31],    ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_instruction.pc[31],    ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_instruction.pc[31]     ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_instruction.pc[30]     ; Lost Fanouts              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_instruction.pc[30],    ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|fx3_instruction.pc[30],    ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_instruction.pc[30],    ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_instruction.pc[30]     ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_instruction.pc[29]     ; Lost Fanouts              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_instruction.pc[29],    ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|fx3_instruction.pc[29],    ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_instruction.pc[29],    ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_instruction.pc[29]     ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_instruction.pc[28]     ; Lost Fanouts              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_instruction.pc[28],    ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|fx3_instruction.pc[28],    ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_instruction.pc[28],    ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_instruction.pc[28]     ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_instruction.pc[27]     ; Lost Fanouts              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_instruction.pc[27],    ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|fx3_instruction.pc[27],    ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_instruction.pc[27],    ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_instruction.pc[27]     ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_instruction.pc[26]     ; Lost Fanouts              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_instruction.pc[26],    ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|fx3_instruction.pc[26],    ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_instruction.pc[26],    ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_instruction.pc[26]     ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_instruction.pc[25]     ; Lost Fanouts              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_instruction.pc[25],    ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|fx3_instruction.pc[25],    ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_instruction.pc[25],    ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_instruction.pc[25]     ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_instruction.pc[24]     ; Lost Fanouts              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_instruction.pc[24],    ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|fx3_instruction.pc[24],    ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_instruction.pc[24],    ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_instruction.pc[24]     ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_instruction.pc[23]     ; Lost Fanouts              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_instruction.pc[23],    ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|fx3_instruction.pc[23],    ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_instruction.pc[23],    ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_instruction.pc[23]     ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_instruction.pc[21]     ; Lost Fanouts              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_instruction.pc[21],    ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|fx3_instruction.pc[21],    ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_instruction.pc[21],    ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_instruction.pc[21]     ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_instruction.pc[0]      ; Lost Fanouts              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_instruction.pc[0],     ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|fx3_instruction.pc[0],     ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_instruction.pc[0],     ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_instruction.pc[0]      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_instruction.pc[19]     ; Lost Fanouts              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_instruction.pc[19],    ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|fx3_instruction.pc[19],    ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_instruction.pc[19],    ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_instruction.pc[19]     ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_instruction.pc[18]     ; Lost Fanouts              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_instruction.pc[18],    ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|fx3_instruction.pc[18],    ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_instruction.pc[18],    ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_instruction.pc[18]     ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_instruction.pc[17]     ; Lost Fanouts              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_instruction.pc[17],    ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|fx3_instruction.pc[17],    ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_instruction.pc[17],    ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_instruction.pc[17]     ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_instruction.pc[16]     ; Lost Fanouts              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_instruction.pc[16],    ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|fx3_instruction.pc[16],    ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_instruction.pc[16],    ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_instruction.pc[16]     ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_instruction.pc[15]     ; Lost Fanouts              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_instruction.pc[15],    ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|fx3_instruction.pc[15],    ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_instruction.pc[15],    ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_instruction.pc[15]     ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_instruction.pc[14]     ; Lost Fanouts              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_instruction.pc[14],    ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|fx3_instruction.pc[14],    ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_instruction.pc[14],    ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_instruction.pc[14]     ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_instruction.pc[13]     ; Lost Fanouts              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_instruction.pc[13],    ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|fx3_instruction.pc[13],    ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_instruction.pc[13],    ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_instruction.pc[13]     ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_instruction.pc[12]     ; Lost Fanouts              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_instruction.pc[12],    ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|fx3_instruction.pc[12],    ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_instruction.pc[12],    ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_instruction.pc[12]     ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_instruction.pc[11]     ; Lost Fanouts              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_instruction.pc[11],    ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|fx3_instruction.pc[11],    ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_instruction.pc[11],    ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_instruction.pc[11]     ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_instruction.pc[10]     ; Lost Fanouts              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_instruction.pc[10],    ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|fx3_instruction.pc[10],    ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_instruction.pc[10],    ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_instruction.pc[10]     ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_instruction.pc[9]      ; Lost Fanouts              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_instruction.pc[9],     ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|fx3_instruction.pc[9],     ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_instruction.pc[9],     ;
;                                                                                                  ;                           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_instruction.pc[9]      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|axi_bus.m_awaddr[4]      ; Stuck at GND              ; axi_interconnect:axi_interconnect|write_burst_address[4],                                        ;
;                                                                                                  ; due to stuck port data_in ; sdram_controller:sdram_controller|write_address[2]                                               ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|axi_bus.m_awaddr[3]      ; Stuck at GND              ; axi_interconnect:axi_interconnect|write_burst_address[3],                                        ;
;                                                                                                  ; due to stuck port data_in ; sdram_controller:sdram_controller|write_address[1]                                               ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.address[5]                 ; Lost Fanouts              ; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|l2t_request.address[5],                  ;
;                                                                                                  ;                           ; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_arb:l2_cache_arb|l2a_request.address[5]                   ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.address[4]                 ; Lost Fanouts              ; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|l2t_request.address[4],                  ;
;                                                                                                  ;                           ; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_arb:l2_cache_arb|l2a_request.address[4]                   ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.address[3]                 ; Lost Fanouts              ; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|l2t_request.address[3],                  ;
;                                                                                                  ;                           ; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_arb:l2_cache_arb|l2a_request.address[3]                   ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.address[2]                 ; Lost Fanouts              ; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|l2t_request.address[2],                  ;
;                                                                                                  ;                           ; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_arb:l2_cache_arb|l2a_request.address[2]                   ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.address[1]                 ; Lost Fanouts              ; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|l2t_request.address[1],                  ;
;                                                                                                  ;                           ; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_arb:l2_cache_arb|l2a_request.address[1]                   ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.address[0]                 ; Lost Fanouts              ; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|l2t_request.address[0],                  ;
;                                                                                                  ;                           ; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_arb:l2_cache_arb|l2a_request.address[0]                   ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|axi_bus.m_awaddr[2]      ; Stuck at GND              ; axi_interconnect:axi_interconnect|write_burst_address[2],                                        ;
;                                                                                                  ; due to stuck port data_in ; sdram_controller:sdram_controller|write_address[0]                                               ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[11][29] ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[11][29] ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[11][30] ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[11][30] ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[11][31] ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[11][31] ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[10][24] ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[10][24] ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[10][25] ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[10][25] ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[10][26] ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[10][26] ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[10][27] ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[10][27] ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[10][28] ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[10][28] ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[10][29] ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[10][29] ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[10][30] ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[10][30] ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[10][31] ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[10][31] ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[9][24]  ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[9][24]  ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[9][25]  ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[9][25]  ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[9][26]  ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[9][26]  ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[9][27]  ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[9][27]  ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[9][28]  ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[9][28]  ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[9][29]  ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[9][29]  ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[9][30]  ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[9][30]  ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[9][31]  ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[9][31]  ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[8][24]  ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[8][24]  ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[8][25]  ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[8][25]  ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[8][26]  ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[8][26]  ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[8][27]  ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[8][27]  ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[8][28]  ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[8][28]  ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[8][29]  ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[8][29]  ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[8][30]  ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[8][30]  ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[8][31]  ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[8][31]  ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[7][24]  ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[7][24]  ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[7][25]  ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[7][25]  ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[7][26]  ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[7][26]  ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[7][27]  ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[7][27]  ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[7][28]  ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[7][28]  ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[7][29]  ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[7][29]  ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[7][30]  ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[7][30]  ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[7][31]  ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[7][31]  ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[6][24]  ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[6][24]  ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[6][25]  ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[6][25]  ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[6][26]  ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[6][26]  ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[6][27]  ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[6][27]  ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[6][28]  ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[6][28]  ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[6][29]  ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[6][29]  ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[6][30]  ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[6][30]  ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[6][31]  ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[6][31]  ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[5][24]  ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[5][24]  ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[5][25]  ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[5][25]  ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[5][26]  ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[5][26]  ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[5][27]  ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[5][27]  ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[5][28]  ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[5][28]  ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[5][29]  ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[5][29]  ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[5][30]  ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[5][30]  ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[5][31]  ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[5][31]  ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[4][24]  ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[4][24]  ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[4][25]  ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[4][25]  ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[4][26]  ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[4][26]  ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[4][27]  ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[4][27]  ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[4][28]  ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[4][28]  ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[4][29]  ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[4][29]  ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[4][30]  ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[4][30]  ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[4][31]  ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[4][31]  ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[3][24]  ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[3][24]  ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[3][25]  ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[3][25]  ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[3][26]  ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[3][26]  ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[3][27]  ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[3][27]  ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[3][28]  ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[3][28]  ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[3][29]  ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[3][29]  ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[3][30]  ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[3][30]  ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[3][31]  ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[3][31]  ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[2][24]  ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[2][24]  ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[2][25]  ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[2][25]  ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[2][26]  ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[2][26]  ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[2][27]  ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[2][27]  ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[2][28]  ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[2][28]  ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[2][29]  ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[2][29]  ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[2][30]  ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[2][30]  ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[2][31]  ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[2][31]  ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[1][24]  ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[1][24]  ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[1][25]  ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[1][25]  ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[1][26]  ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[1][26]  ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[1][27]  ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[1][27]  ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[1][28]  ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[1][28]  ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[1][29]  ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[1][29]  ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[1][30]  ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[1][30]  ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[1][31]  ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[1][31]  ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[0][24]  ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[0][24]  ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[0][25]  ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[0][25]  ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[0][26]  ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[0][26]  ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[0][27]  ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[0][27]  ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[0][28]  ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[0][28]  ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[0][29]  ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[0][29]  ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[0][30]  ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[0][30]  ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[0][31]  ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[0][31]  ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; io_read_data[31]                                                                                 ; Stuck at GND              ; nyuzi:nyuzi|io_arbiter:io_arbiter|ia_response.read_value[31]                                     ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; io_read_data[30]                                                                                 ; Stuck at GND              ; nyuzi:nyuzi|io_arbiter:io_arbiter|ia_response.read_value[30]                                     ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; io_read_data[29]                                                                                 ; Stuck at GND              ; nyuzi:nyuzi|io_arbiter:io_arbiter|ia_response.read_value[29]                                     ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; io_read_data[28]                                                                                 ; Stuck at GND              ; nyuzi:nyuzi|io_arbiter:io_arbiter|ia_response.read_value[28]                                     ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; io_read_data[27]                                                                                 ; Stuck at GND              ; nyuzi:nyuzi|io_arbiter:io_arbiter|ia_response.read_value[27]                                     ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; io_read_data[26]                                                                                 ; Stuck at GND              ; nyuzi:nyuzi|io_arbiter:io_arbiter|ia_response.read_value[26]                                     ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; io_read_data[25]                                                                                 ; Stuck at GND              ; nyuzi:nyuzi|io_arbiter:io_arbiter|ia_response.read_value[25]                                     ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; io_read_data[24]                                                                                 ; Stuck at GND              ; nyuzi:nyuzi|io_arbiter:io_arbiter|ia_response.read_value[24]                                     ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; io_read_data[23]                                                                                 ; Stuck at GND              ; nyuzi:nyuzi|io_arbiter:io_arbiter|ia_response.read_value[23]                                     ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; io_read_data[22]                                                                                 ; Stuck at GND              ; nyuzi:nyuzi|io_arbiter:io_arbiter|ia_response.read_value[22]                                     ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; io_read_data[21]                                                                                 ; Stuck at GND              ; nyuzi:nyuzi|io_arbiter:io_arbiter|ia_response.read_value[21]                                     ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; io_read_data[20]                                                                                 ; Stuck at GND              ; nyuzi:nyuzi|io_arbiter:io_arbiter|ia_response.read_value[20]                                     ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; io_read_data[19]                                                                                 ; Stuck at GND              ; nyuzi:nyuzi|io_arbiter:io_arbiter|ia_response.read_value[19]                                     ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; io_read_data[18]                                                                                 ; Stuck at GND              ; nyuzi:nyuzi|io_arbiter:io_arbiter|ia_response.read_value[18]                                     ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; io_read_data[17]                                                                                 ; Stuck at GND              ; nyuzi:nyuzi|io_arbiter:io_arbiter|ia_response.read_value[17]                                     ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; io_read_data[16]                                                                                 ; Stuck at GND              ; nyuzi:nyuzi|io_arbiter:io_arbiter|ia_response.read_value[16]                                     ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; io_read_data[15]                                                                                 ; Stuck at GND              ; nyuzi:nyuzi|io_arbiter:io_arbiter|ia_response.read_value[15]                                     ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|axi_bus.m_awaddr[5]      ; Stuck at GND              ; axi_interconnect:axi_interconnect|write_burst_address[5]                                         ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; io_read_data[13]                                                                                 ; Stuck at GND              ; nyuzi:nyuzi|io_arbiter:io_arbiter|ia_response.read_value[13]                                     ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; io_read_data[12]                                                                                 ; Stuck at GND              ; nyuzi:nyuzi|io_arbiter:io_arbiter|ia_response.read_value[12]                                     ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; io_read_data[11]                                                                                 ; Stuck at GND              ; nyuzi:nyuzi|io_arbiter:io_arbiter|ia_response.read_value[11]                                     ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; io_read_data[10]                                                                                 ; Stuck at GND              ; nyuzi:nyuzi|io_arbiter:io_arbiter|ia_response.read_value[10]                                     ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; io_read_data[9]                                                                                  ; Stuck at GND              ; nyuzi:nyuzi|io_arbiter:io_arbiter|ia_response.read_value[9]                                      ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; io_read_data[8]                                                                                  ; Stuck at GND              ; nyuzi:nyuzi|io_arbiter:io_arbiter|ia_response.read_value[8]                                      ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[13][31] ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[13][31] ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[13][30] ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[13][30] ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[13][29] ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[13][29] ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[13][28] ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[13][28] ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[13][27] ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[13][27] ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[13][26] ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[13][26] ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|io_arbiter:io_arbiter|request_core[0]                                                ; Stuck at GND              ; nyuzi:nyuzi|io_arbiter:io_arbiter|ia_response.core[0]                                            ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|interrupt_pending                                              ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|multi_issue_pending[0]         ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[13][25] ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[13][25] ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[13][24] ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[13][24] ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[14][31] ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[14][31] ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[14][30] ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[14][30] ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[14][29] ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[14][29] ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[14][28] ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[14][28] ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[14][27] ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[14][27] ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[14][26] ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[14][26] ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[14][25] ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[14][25] ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; io_read_data[14]                                                                                 ; Stuck at GND              ; nyuzi:nyuzi|io_arbiter:io_arbiter|ia_response.read_value[14]                                     ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[14][24] ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[14][24] ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[15][31] ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[15][31] ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[15][30] ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[15][30] ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[15][29] ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[15][29] ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[15][28] ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[15][28] ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[15][27] ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[15][27] ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[15][26] ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[15][26] ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[15][25] ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[15][25] ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[15][24] ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[15][24] ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[12][24] ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[12][24] ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[12][25] ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[12][25] ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[12][26] ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[12][26] ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[12][27] ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[12][27] ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[12][28] ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[12][28] ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[12][29] ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[12][29] ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[12][30] ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[12][30] ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[12][31] ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[12][31] ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[11][24] ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[11][24] ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[11][25] ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[11][25] ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[11][26] ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[11][26] ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[11][27] ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[11][27] ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[11][28] ; Stuck at GND              ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_le[11][28] ;
;                                                                                                  ; due to stuck port data_in ;                                                                                                  ;
; vga_controller:vga_controller|vram_addr[0]                                                       ; Lost Fanouts              ; vga_controller:vga_controller|fb_base_address[0]                                                 ;
; vga_controller:vga_controller|vram_addr[1]                                                       ; Lost Fanouts              ; vga_controller:vga_controller|fb_base_address[1]                                                 ;
+--------------------------------------------------------------------------------------------------+---------------------------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 26702 ;
; Number of registers using Synchronous Clear  ; 1684  ;
; Number of registers using Synchronous Load   ; 2164  ;
; Number of registers using Asynchronous Clear ; 15259 ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 8574  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                              ;
+-------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                               ; Fan out ;
+-------------------------------------------------------------------------------------------------+---------+
; sdram_controller:sdram_controller|refresh_timer_ff[1]                                           ; 2       ;
; sdram_controller:sdram_controller|refresh_timer_ff[2]                                           ; 2       ;
; sdram_controller:sdram_controller|refresh_timer_ff[7]                                           ; 2       ;
; sdram_controller:sdram_controller|refresh_timer_ff[8]                                           ; 2       ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|next_program_counter[2][13] ; 2       ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|next_program_counter[1][13] ; 2       ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|next_program_counter[0][13] ; 2       ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|next_program_counter[3][13] ; 2       ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|next_program_counter[1][14] ; 2       ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|next_program_counter[2][14] ; 2       ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|next_program_counter[0][14] ; 2       ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|next_program_counter[3][14] ; 2       ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|next_program_counter[2][15] ; 2       ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|next_program_counter[1][15] ; 2       ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|next_program_counter[0][15] ; 2       ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|next_program_counter[3][15] ; 2       ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|next_program_counter[2][17] ; 2       ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|next_program_counter[1][17] ; 2       ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|next_program_counter[0][17] ; 2       ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|next_program_counter[3][17] ; 2       ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|next_program_counter[1][18] ; 2       ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|next_program_counter[2][18] ; 2       ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|next_program_counter[0][18] ; 2       ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|next_program_counter[3][18] ; 2       ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|next_program_counter[2][19] ; 2       ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|next_program_counter[1][19] ; 2       ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|next_program_counter[0][19] ; 2       ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|next_program_counter[3][19] ; 2       ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|next_program_counter[1][20] ; 2       ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|next_program_counter[2][20] ; 2       ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|next_program_counter[0][20] ; 2       ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|next_program_counter[3][20] ; 2       ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|next_program_counter[2][21] ; 2       ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|next_program_counter[1][21] ; 2       ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|next_program_counter[0][21] ; 2       ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|next_program_counter[3][21] ; 2       ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|next_program_counter[1][22] ; 2       ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|next_program_counter[2][22] ; 2       ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|next_program_counter[0][22] ; 2       ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|next_program_counter[3][22] ; 2       ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|next_program_counter[2][23] ; 2       ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|next_program_counter[1][23] ; 2       ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|next_program_counter[0][23] ; 2       ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|next_program_counter[3][23] ; 2       ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|next_program_counter[1][24] ; 2       ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|next_program_counter[2][24] ; 2       ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|next_program_counter[0][24] ; 2       ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|next_program_counter[3][24] ; 2       ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|next_program_counter[2][25] ; 2       ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|next_program_counter[1][25] ; 2       ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|next_program_counter[0][25] ; 2       ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|next_program_counter[3][25] ; 2       ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|next_program_counter[1][26] ; 2       ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|next_program_counter[2][26] ; 2       ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|next_program_counter[0][26] ; 2       ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|next_program_counter[3][26] ; 2       ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|next_program_counter[2][27] ; 2       ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|next_program_counter[1][27] ; 2       ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|next_program_counter[0][27] ; 2       ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|next_program_counter[3][27] ; 2       ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|next_program_counter[1][28] ; 2       ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|next_program_counter[2][28] ; 2       ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|next_program_counter[0][28] ; 2       ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|next_program_counter[3][28] ; 2       ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|next_program_counter[2][29] ; 2       ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|next_program_counter[1][29] ; 2       ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|next_program_counter[0][29] ; 2       ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|next_program_counter[3][29] ; 2       ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|next_program_counter[1][30] ; 2       ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|next_program_counter[2][30] ; 2       ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|next_program_counter[0][30] ; 2       ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|next_program_counter[3][30] ; 2       ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|next_program_counter[2][31] ; 2       ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|next_program_counter[1][31] ; 2       ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|next_program_counter[0][31] ; 2       ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|next_program_counter[3][31] ; 2       ;
; hex0[0]~reg0                                                                                    ; 1       ;
; hex0[1]~reg0                                                                                    ; 1       ;
; hex0[2]~reg0                                                                                    ; 1       ;
; hex0[3]~reg0                                                                                    ; 1       ;
; hex0[4]~reg0                                                                                    ; 1       ;
; hex0[5]~reg0                                                                                    ; 1       ;
; hex0[6]~reg0                                                                                    ; 1       ;
; hex1[0]~reg0                                                                                    ; 1       ;
; hex1[1]~reg0                                                                                    ; 1       ;
; hex1[2]~reg0                                                                                    ; 1       ;
; hex1[3]~reg0                                                                                    ; 1       ;
; hex1[4]~reg0                                                                                    ; 1       ;
; hex1[5]~reg0                                                                                    ; 1       ;
; hex1[6]~reg0                                                                                    ; 1       ;
; hex2[0]~reg0                                                                                    ; 1       ;
; hex2[1]~reg0                                                                                    ; 1       ;
; hex2[2]~reg0                                                                                    ; 1       ;
; hex2[3]~reg0                                                                                    ; 1       ;
; hex2[4]~reg0                                                                                    ; 1       ;
; hex2[5]~reg0                                                                                    ; 1       ;
; hex2[6]~reg0                                                                                    ; 1       ;
; hex3[0]~reg0                                                                                    ; 1       ;
; hex3[1]~reg0                                                                                    ; 1       ;
; hex3[2]~reg0                                                                                    ; 1       ;
; Total number of inverted registers = 141*                                                       ;         ;
+-------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+
; Register Name                                                                                              ; Megafunction                                                                                         ; Type       ;
+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_result_is_inf[0..15]             ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_result_is_inf_rtl_0        ; SHIFT_TAPS ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|fx3_result_is_inf[0..15]             ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_result_is_inf_rtl_0        ; SHIFT_TAPS ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_result_is_inf[0..15]             ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_result_is_inf_rtl_0        ; SHIFT_TAPS ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_result_is_inf[0..15]             ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_result_is_inf_rtl_0        ; SHIFT_TAPS ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_add_exponent[0..15][0..7]        ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_result_is_inf_rtl_0        ; SHIFT_TAPS ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|fx3_add_exponent[0..15][0..7]        ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_result_is_inf_rtl_0        ; SHIFT_TAPS ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_add_exponent[0..15][0..7]        ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_result_is_inf_rtl_0        ; SHIFT_TAPS ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_add_exponent[0..15][0..7]        ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_result_is_inf_rtl_0        ; SHIFT_TAPS ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_result_is_nan[0..15]             ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_result_is_inf_rtl_0        ; SHIFT_TAPS ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|fx3_result_is_nan[0..15]             ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_result_is_inf_rtl_0        ; SHIFT_TAPS ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_result_is_nan[0..15]             ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_result_is_inf_rtl_0        ; SHIFT_TAPS ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_result_is_nan[0..15]             ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_result_is_inf_rtl_0        ; SHIFT_TAPS ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_add_result_sign[0..15]           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_result_is_inf_rtl_0        ; SHIFT_TAPS ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|fx3_add_result_sign[0..15]           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_result_is_inf_rtl_0        ; SHIFT_TAPS ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_add_result_sign[0..15]           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_result_is_inf_rtl_0        ; SHIFT_TAPS ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_add_result_sign[0..15]           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_result_is_inf_rtl_0        ; SHIFT_TAPS ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_mul_sign[0..15]                  ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_result_is_inf_rtl_0        ; SHIFT_TAPS ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|fx3_mul_sign[0..15]                  ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_result_is_inf_rtl_0        ; SHIFT_TAPS ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_mul_sign[0..15]                  ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_result_is_inf_rtl_0        ; SHIFT_TAPS ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_mul_sign[0..15]                  ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_result_is_inf_rtl_0        ; SHIFT_TAPS ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_instruction.has_dest             ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|fx3_instruction.has_dest_rtl_0 ; SHIFT_TAPS ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_instruction.has_dest             ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|fx3_instruction.has_dest_rtl_0 ; SHIFT_TAPS ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|fx3_instruction.has_dest             ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|fx3_instruction.has_dest_rtl_0 ; SHIFT_TAPS ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_instruction.dest_is_vector       ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|fx3_instruction.has_dest_rtl_0 ; SHIFT_TAPS ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_instruction.dest_is_vector       ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|fx3_instruction.has_dest_rtl_0 ; SHIFT_TAPS ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|fx3_instruction.dest_is_vector       ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|fx3_instruction.has_dest_rtl_0 ; SHIFT_TAPS ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|writeback_allocate[1..3]         ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|fx3_instruction.has_dest_rtl_0 ; SHIFT_TAPS ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_instruction.dest_reg[0..4]       ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|fx3_instruction.has_dest_rtl_0 ; SHIFT_TAPS ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_instruction.dest_reg[0..4]       ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|fx3_instruction.has_dest_rtl_0 ; SHIFT_TAPS ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|fx3_instruction.dest_reg[0..4]       ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|fx3_instruction.has_dest_rtl_0 ; SHIFT_TAPS ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_thread_idx[0,1]                  ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|fx3_instruction.has_dest_rtl_0 ; SHIFT_TAPS ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_thread_idx[0,1]                  ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|fx3_instruction.has_dest_rtl_0 ; SHIFT_TAPS ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|fx3_thread_idx[0,1]                  ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|fx3_instruction.has_dest_rtl_0 ; SHIFT_TAPS ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_mask_value[0..15]                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|fx3_instruction.has_dest_rtl_0 ; SHIFT_TAPS ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_mask_value[0..15]                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|fx3_instruction.has_dest_rtl_0 ; SHIFT_TAPS ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|fx3_mask_value[0..15]                ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|fx3_instruction.has_dest_rtl_0 ; SHIFT_TAPS ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_data[1..511]      ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|fx3_instruction.has_dest_rtl_0 ; SHIFT_TAPS ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|response_stage2.data[0..511]       ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|fx3_instruction.has_dest_rtl_0 ; SHIFT_TAPS ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|l2_response.data[0..511]                     ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|fx3_instruction.has_dest_rtl_0 ; SHIFT_TAPS ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_data[0]           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|fx3_instruction.has_dest_rtl_0 ; SHIFT_TAPS ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_instruction.is_compare           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|fx3_instruction.has_dest_rtl_0 ; SHIFT_TAPS ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|fx3_instruction.is_compare           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|fx3_instruction.has_dest_rtl_0 ; SHIFT_TAPS ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_instruction.is_compare           ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|fx3_instruction.has_dest_rtl_0 ; SHIFT_TAPS ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_instruction.last_subcycle[0..3]  ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|fx3_instruction.has_dest_rtl_0 ; SHIFT_TAPS ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_instruction.last_subcycle[0..3]  ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|fx3_instruction.has_dest_rtl_0 ; SHIFT_TAPS ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|fx3_instruction.last_subcycle[0..3]  ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|fx3_instruction.has_dest_rtl_0 ; SHIFT_TAPS ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_subcycle[0..3]                   ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|fx3_instruction.has_dest_rtl_0 ; SHIFT_TAPS ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_subcycle[0..3]                   ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|fx3_instruction.has_dest_rtl_0 ; SHIFT_TAPS ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|fx3_subcycle[0..3]                   ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|fx3_instruction.has_dest_rtl_0 ; SHIFT_TAPS ;
; nyuzi:nyuzi|core:core_gen[0].core|instruction_decode_stage:instruction_decode_stage|id_instruction.pc[0,1] ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|fx3_instruction.has_dest_rtl_0 ; SHIFT_TAPS ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|ifd_pc[0,1]                          ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|fx3_instruction.has_dest_rtl_0 ; SHIFT_TAPS ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|ift_pc.offset[0,1]                     ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|fx3_instruction.has_dest_rtl_0 ; SHIFT_TAPS ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_mul_exponent[0..15][0..7]        ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_mul_exponent_rtl_0         ; SHIFT_TAPS ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|fx3_mul_exponent[0..15][0..7]        ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_mul_exponent_rtl_0         ; SHIFT_TAPS ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_mul_exponent[0..15][0..7]        ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_mul_exponent_rtl_0         ; SHIFT_TAPS ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|fx3_ftoi_lshift[0..15][0..5]         ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_mul_exponent_rtl_0         ; SHIFT_TAPS ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_ftoi_lshift[0..15][0..5]         ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_mul_exponent_rtl_0         ; SHIFT_TAPS ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_ftoi_lshift[0..15][0..5]         ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_mul_exponent_rtl_0         ; SHIFT_TAPS ;
+------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |fpga_top|axi_interconnect:axi_interconnect|read_burst_address[14]                                                                                                   ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|vga_controller:vga_controller|fb_base_address[29]                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |fpga_top|sdram_controller:sdram_controller|write_address[30]                                                                                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |fpga_top|sdram_controller:sdram_controller|write_address[10]                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |fpga_top|sdram_controller:sdram_controller|read_address[31]                                                                                                         ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |fpga_top|sdram_controller:sdram_controller|read_address[24]                                                                                                         ;
; 4:1                ; 545 bits  ; 1090 LEs      ; 1090 LEs             ; 0 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|sq_store_bypass_data[486]                            ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |fpga_top|axi_interconnect:axi_interconnect|write_burst_address[27]                                                                                                  ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|ift_pc.tag[17]                                                                         ;
; 4:1                ; 200 bits  ; 400 LEs       ; 400 LEs              ; 0 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|ts_instruction.alu_op[2]                                                         ;
; 3:1                ; 512 bits  ; 1024 LEs      ; 1024 LEs             ; 0 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[0][3]                                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_se[0][3]                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_round[0]                                                                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_se[1][0]                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_round[1]                                                                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_se[2][2]                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_guard[2]                                                                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_se[3][1]                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_round[3]                                                                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_se[4][2]                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_round[4]                                                                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_se[5][4]                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_round[5]                                                                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_se[6][4]                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_guard[6]                                                                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_se[7][3]                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_round[7]                                                                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_se[8][2]                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_round[8]                                                                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_se[9][4]                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_guard[9]                                                                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_se[10][4]                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_round[10]                                                                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_se[11][4]                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_round[11]                                                                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_se[12][3]                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_guard[12]                                                                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_se[13][4]                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_guard[13]                                                                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_se[14][4]                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_guard[14]                                                                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_se[15][2]                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_guard[15]                                                                        ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[0][7]                                                             ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[1][7]                                                             ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[2][5]                                                             ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[3][14]                                                            ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[4][20]                                                            ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[5][2]                                                             ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[6][0]                                                             ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[7][3]                                                             ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[8][21]                                                            ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[9][22]                                                            ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[10][23]                                                           ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[11][13]                                                           ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[12][2]                                                            ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[13][23]                                                           ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[14][5]                                                            ;
; 3:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_significand_le[15][6]                                                            ;
; 4:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|io_request_queue:io_request_queue|pending_request[2].value[17]                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|io_request_queue:io_request_queue|pending_request[2].value[4]                                                            ;
; 4:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|io_request_queue:io_request_queue|pending_request[0].value[28]                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|io_request_queue:io_request_queue|pending_request[0].value[7]                                                            ;
; 4:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|io_request_queue:io_request_queue|pending_request[1].value[25]                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|io_request_queue:io_request_queue|pending_request[1].value[4]                                                            ;
; 4:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|io_request_queue:io_request_queue|pending_request[3].value[19]                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|io_request_queue:io_request_queue|pending_request[3].value[5]                                                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |fpga_top|uart:uart|uart_transmit:uart_transmit|shift_count[3]                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |fpga_top|uart:uart|uart_transmit:uart_transmit|baud_divider[1]                                                                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga_top|uart:uart|uart_transmit:uart_transmit|tx_shift[6]                                                                                                          ;
; 8:1                ; 9 bits    ; 45 LEs        ; 18 LEs               ; 27 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|wb_writeback_reg[3]                                                                      ;
; 5:1                ; 64 bits   ; 192 LEs       ; 192 LEs              ; 0 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|sq_store_bypass_mask[16]                             ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |fpga_top|sdram_controller:sdram_controller|active_row[3][9]                                                                                                         ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |fpga_top|sdram_controller:sdram_controller|active_row[2][1]                                                                                                         ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |fpga_top|sdram_controller:sdram_controller|active_row[1][1]                                                                                                         ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |fpga_top|sdram_controller:sdram_controller|active_row[0][12]                                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_icache|pending_entries[0].waiting_threads[2] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_icache|pending_entries[1].waiting_threads[3] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_icache|pending_entries[2].waiting_threads[1] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_icache|pending_entries[3].waiting_threads[0] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_dcache|pending_entries[0].waiting_threads[0] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_dcache|pending_entries[1].waiting_threads[1] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_dcache|pending_entries[2].waiting_threads[3] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_dcache|pending_entries[3].waiting_threads[0] ;
; 3:1                ; 512 bits  ; 1024 LEs      ; 1024 LEs             ; 0 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[13][14]                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_mask_value[6]                                                                 ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|next_program_counter[1][8]                                                             ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|next_program_counter[3][12]                                                            ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|next_program_counter[2][5]                                                             ;
; 8:1                ; 18 bits   ; 90 LEs        ; 90 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_writeback_tag[12]                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|current_subcycle[2][3]                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|current_subcycle[3][1]                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|current_subcycle[1][1]                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|current_subcycle[0][3]                                                           ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|next_program_counter[0][10]                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga_top|sdram_controller:sdram_controller|refresh_timer_ff[0]                                                                                                      ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].dinvalidate                        ;
; 5:1                ; 26 bits   ; 78 LEs        ; 0 LEs                ; 78 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].address[6]                         ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].iinvalidate                        ;
; 5:1                ; 26 bits   ; 78 LEs        ; 0 LEs                ; 78 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].address[29]                        ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].dinvalidate                        ;
; 5:1                ; 26 bits   ; 78 LEs        ; 0 LEs                ; 78 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].address[28]                        ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].flush                              ;
; 5:1                ; 26 bits   ; 78 LEs        ; 0 LEs                ; 78 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].address[30]                        ;
; 16:1               ; 32 bits   ; 320 LEs       ; 320 LEs              ; 0 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|axi_bus.m_wdata[25]                                                                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |fpga_top|uart:uart|uart_receive:uart_receive|state_ff[0]                                                                                                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |fpga_top|uart:uart|uart_receive:uart_receive|sample_count_ff[0]                                                                                                     ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|instruction_decode_stage:instruction_decode_stage|id_instruction.immediate_value[10]                                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |fpga_top|ps2_controller:ps2_controller|bit_count[0]                                                                                                                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|instruction_decode_stage:instruction_decode_stage|id_instruction.immediate_value[1]                                      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|instruction_decode_stage:instruction_decode_stage|id_instruction.immediate_value[18]                                     ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |fpga_top|axi_interconnect:axi_interconnect|read_burst_length[2]                                                                                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_arb:l2_cache_arb|l2a_request.id[1]                                                                                  ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_rollback_pc[30]                                                                   ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |fpga_top|axi_interconnect:axi_interconnect|write_burst_length[7]                                                                                                    ;
; 6:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[0][4]                                                             ;
; 6:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[1][5]                                                             ;
; 6:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[2][5]                                                             ;
; 6:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[3][5]                                                             ;
; 6:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[4][2]                                                             ;
; 6:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[5][3]                                                             ;
; 6:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[6][1]                                                             ;
; 6:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[7][1]                                                             ;
; 6:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[8][2]                                                             ;
; 6:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[9][5]                                                             ;
; 6:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[10][4]                                                            ;
; 6:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[11][3]                                                            ;
; 6:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[12][2]                                                            ;
; 6:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[13][5]                                                            ;
; 6:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[14][0]                                                            ;
; 6:1                ; 6 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[15][1]                                                            ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |fpga_top|io_read_data[2]                                                                                                                                            ;
; 35:1               ; 2 bits    ; 46 LEs        ; 16 LEs               ; 30 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|control_registers:control_registers|cr_creg_read_val[3]                                                                  ;
; 7:1                ; 13 bits   ; 52 LEs        ; 13 LEs               ; 39 LEs                 ; Yes        ; |fpga_top|vga_controller:vga_controller|pixel_count[17]                                                                                                              ;
; 7:1                ; 23 bits   ; 92 LEs        ; 23 LEs               ; 69 LEs                 ; Yes        ; |fpga_top|vga_controller:vga_controller|vram_addr[27]                                                                                                                ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |fpga_top|axi_interconnect:axi_interconnect|write_state[31]                                                                                                          ;
; 9:1                ; 576 bits  ; 3456 LEs      ; 2304 LEs             ; 1152 LEs               ; Yes        ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_arb:l2_cache_arb|l2a_request.data[158]                                                                              ;
; 9:1                ; 28 bits   ; 168 LEs       ; 168 LEs              ; 0 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|control_registers:control_registers|cr_creg_read_val[8]                                                                  ;
; 12:1               ; 16 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|wb_writeback_mask[4]                                                                     ;
; 13:1               ; 480 bits  ; 3840 LEs      ; 1440 LEs             ; 2400 LEs               ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|wb_writeback_value[13][1]                                                                ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |fpga_top|vga_controller:vga_controller|axi_state[1]                                                                                                                 ;
; 12:1               ; 16 bits   ; 128 LEs       ; 80 LEs               ; 48 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[0][22]                                                                    ;
; 12:1               ; 16 bits   ; 128 LEs       ; 80 LEs               ; 48 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[1][20]                                                                    ;
; 12:1               ; 16 bits   ; 128 LEs       ; 80 LEs               ; 48 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[2][21]                                                                    ;
; 12:1               ; 16 bits   ; 128 LEs       ; 80 LEs               ; 48 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[3][16]                                                                    ;
; 12:1               ; 16 bits   ; 128 LEs       ; 80 LEs               ; 48 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[4][19]                                                                    ;
; 12:1               ; 16 bits   ; 128 LEs       ; 80 LEs               ; 48 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[5][21]                                                                    ;
; 12:1               ; 16 bits   ; 128 LEs       ; 80 LEs               ; 48 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[6][14]                                                                    ;
; 12:1               ; 16 bits   ; 128 LEs       ; 80 LEs               ; 48 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[7][15]                                                                    ;
; 12:1               ; 16 bits   ; 128 LEs       ; 80 LEs               ; 48 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[8][11]                                                                    ;
; 12:1               ; 16 bits   ; 128 LEs       ; 80 LEs               ; 48 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[9][7]                                                                     ;
; 12:1               ; 16 bits   ; 128 LEs       ; 80 LEs               ; 48 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[10][20]                                                                   ;
; 12:1               ; 16 bits   ; 128 LEs       ; 80 LEs               ; 48 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[11][14]                                                                   ;
; 12:1               ; 16 bits   ; 128 LEs       ; 80 LEs               ; 48 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[12][13]                                                                   ;
; 12:1               ; 16 bits   ; 128 LEs       ; 80 LEs               ; 48 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[13][13]                                                                   ;
; 12:1               ; 16 bits   ; 128 LEs       ; 80 LEs               ; 48 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[14][12]                                                                   ;
; 12:1               ; 16 bits   ; 128 LEs       ; 80 LEs               ; 48 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[15][8]                                                                    ;
; 15:1               ; 26 bits   ; 260 LEs       ; 234 LEs              ; 26 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_arb:l2_cache_arb|l2a_request.address[10]                                                                            ;
; 14:1               ; 6 bits    ; 54 LEs        ; 30 LEs               ; 24 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[0][5]                                                                     ;
; 14:1               ; 6 bits    ; 54 LEs        ; 30 LEs               ; 24 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[1][6]                                                                     ;
; 14:1               ; 6 bits    ; 54 LEs        ; 30 LEs               ; 24 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[2][4]                                                                     ;
; 14:1               ; 6 bits    ; 54 LEs        ; 30 LEs               ; 24 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[3][6]                                                                     ;
; 14:1               ; 6 bits    ; 54 LEs        ; 30 LEs               ; 24 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[4][2]                                                                     ;
; 14:1               ; 6 bits    ; 54 LEs        ; 30 LEs               ; 24 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[5][2]                                                                     ;
; 14:1               ; 6 bits    ; 54 LEs        ; 30 LEs               ; 24 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[6][5]                                                                     ;
; 14:1               ; 6 bits    ; 54 LEs        ; 30 LEs               ; 24 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[7][4]                                                                     ;
; 14:1               ; 6 bits    ; 54 LEs        ; 30 LEs               ; 24 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[8][3]                                                                     ;
; 14:1               ; 6 bits    ; 54 LEs        ; 30 LEs               ; 24 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[9][4]                                                                     ;
; 14:1               ; 6 bits    ; 54 LEs        ; 30 LEs               ; 24 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[10][5]                                                                    ;
; 14:1               ; 6 bits    ; 54 LEs        ; 30 LEs               ; 24 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[11][6]                                                                    ;
; 14:1               ; 6 bits    ; 54 LEs        ; 30 LEs               ; 24 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[12][6]                                                                    ;
; 14:1               ; 6 bits    ; 54 LEs        ; 30 LEs               ; 24 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[13][3]                                                                    ;
; 14:1               ; 6 bits    ; 54 LEs        ; 30 LEs               ; 24 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[14][5]                                                                    ;
; 14:1               ; 6 bits    ; 54 LEs        ; 30 LEs               ; 24 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[15][5]                                                                    ;
; 15:1               ; 8 bits    ; 80 LEs        ; 64 LEs               ; 16 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[0][23]                                                                    ;
; 15:1               ; 8 bits    ; 80 LEs        ; 64 LEs               ; 16 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[1][23]                                                                    ;
; 15:1               ; 8 bits    ; 80 LEs        ; 64 LEs               ; 16 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[2][23]                                                                    ;
; 15:1               ; 8 bits    ; 80 LEs        ; 64 LEs               ; 16 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[3][23]                                                                    ;
; 15:1               ; 8 bits    ; 80 LEs        ; 64 LEs               ; 16 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[4][29]                                                                    ;
; 15:1               ; 8 bits    ; 80 LEs        ; 64 LEs               ; 16 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[5][27]                                                                    ;
; 15:1               ; 8 bits    ; 80 LEs        ; 64 LEs               ; 16 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[6][23]                                                                    ;
; 15:1               ; 8 bits    ; 80 LEs        ; 64 LEs               ; 16 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[7][29]                                                                    ;
; 15:1               ; 8 bits    ; 80 LEs        ; 64 LEs               ; 16 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[8][25]                                                                    ;
; 15:1               ; 8 bits    ; 80 LEs        ; 64 LEs               ; 16 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[9][30]                                                                    ;
; 15:1               ; 8 bits    ; 80 LEs        ; 64 LEs               ; 16 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[10][23]                                                                   ;
; 15:1               ; 8 bits    ; 80 LEs        ; 64 LEs               ; 16 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[11][24]                                                                   ;
; 15:1               ; 8 bits    ; 80 LEs        ; 64 LEs               ; 16 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[12][29]                                                                   ;
; 15:1               ; 8 bits    ; 80 LEs        ; 64 LEs               ; 16 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[13][28]                                                                   ;
; 15:1               ; 8 bits    ; 80 LEs        ; 64 LEs               ; 16 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[14][23]                                                                   ;
; 15:1               ; 8 bits    ; 80 LEs        ; 64 LEs               ; 16 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[15][24]                                                                   ;
; 27:1               ; 6 bits    ; 108 LEs       ; 42 LEs               ; 66 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|wb_writeback_value[0][5]                                                                 ;
; 21:1               ; 16 bits   ; 224 LEs       ; 80 LEs               ; 144 LEs                ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|wb_writeback_value[0][25]                                                                ;
; 22:1               ; 8 bits    ; 112 LEs       ; 56 LEs               ; 56 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|wb_writeback_value[0][15]                                                                ;
; 36:1               ; 7 bits    ; 168 LEs       ; 133 LEs              ; 35 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[0][8]                                                                      ;
; 36:1               ; 7 bits    ; 168 LEs       ; 133 LEs              ; 35 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[1][10]                                                                     ;
; 36:1               ; 7 bits    ; 168 LEs       ; 133 LEs              ; 35 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[2][12]                                                                     ;
; 36:1               ; 7 bits    ; 168 LEs       ; 133 LEs              ; 35 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[3][12]                                                                     ;
; 36:1               ; 7 bits    ; 168 LEs       ; 133 LEs              ; 35 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[4][11]                                                                     ;
; 36:1               ; 7 bits    ; 168 LEs       ; 133 LEs              ; 35 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[5][14]                                                                     ;
; 36:1               ; 7 bits    ; 168 LEs       ; 133 LEs              ; 35 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[6][8]                                                                      ;
; 36:1               ; 7 bits    ; 168 LEs       ; 133 LEs              ; 35 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[7][9]                                                                      ;
; 36:1               ; 7 bits    ; 168 LEs       ; 133 LEs              ; 35 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[8][10]                                                                     ;
; 36:1               ; 7 bits    ; 168 LEs       ; 133 LEs              ; 35 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[9][10]                                                                     ;
; 36:1               ; 7 bits    ; 168 LEs       ; 133 LEs              ; 35 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[10][12]                                                                    ;
; 36:1               ; 7 bits    ; 168 LEs       ; 133 LEs              ; 35 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[11][13]                                                                    ;
; 36:1               ; 7 bits    ; 168 LEs       ; 133 LEs              ; 35 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[12][14]                                                                    ;
; 36:1               ; 7 bits    ; 168 LEs       ; 133 LEs              ; 35 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[13][14]                                                                    ;
; 36:1               ; 7 bits    ; 168 LEs       ; 133 LEs              ; 35 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[14][11]                                                                    ;
; 36:1               ; 7 bits    ; 168 LEs       ; 133 LEs              ; 35 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[15][11]                                                                    ;
; 41:1               ; 7 bits    ; 189 LEs       ; 161 LEs              ; 28 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[0][22]                                                                     ;
; 41:1               ; 7 bits    ; 189 LEs       ; 161 LEs              ; 28 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[1][18]                                                                     ;
; 41:1               ; 7 bits    ; 189 LEs       ; 161 LEs              ; 28 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[2][23]                                                                     ;
; 41:1               ; 7 bits    ; 189 LEs       ; 161 LEs              ; 28 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[3][21]                                                                     ;
; 41:1               ; 7 bits    ; 189 LEs       ; 161 LEs              ; 28 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[4][20]                                                                     ;
; 41:1               ; 7 bits    ; 189 LEs       ; 161 LEs              ; 28 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[5][19]                                                                     ;
; 41:1               ; 7 bits    ; 189 LEs       ; 161 LEs              ; 28 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[6][17]                                                                     ;
; 41:1               ; 7 bits    ; 189 LEs       ; 161 LEs              ; 28 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[7][20]                                                                     ;
; 41:1               ; 7 bits    ; 189 LEs       ; 161 LEs              ; 28 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[8][19]                                                                     ;
; 41:1               ; 7 bits    ; 189 LEs       ; 161 LEs              ; 28 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[9][17]                                                                     ;
; 41:1               ; 7 bits    ; 189 LEs       ; 161 LEs              ; 28 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[10][21]                                                                    ;
; 41:1               ; 7 bits    ; 189 LEs       ; 161 LEs              ; 28 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[11][23]                                                                    ;
; 41:1               ; 7 bits    ; 189 LEs       ; 161 LEs              ; 28 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[12][22]                                                                    ;
; 41:1               ; 7 bits    ; 189 LEs       ; 161 LEs              ; 28 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[13][21]                                                                    ;
; 41:1               ; 7 bits    ; 189 LEs       ; 161 LEs              ; 28 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[14][17]                                                                    ;
; 41:1               ; 7 bits    ; 189 LEs       ; 161 LEs              ; 28 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[15][17]                                                                    ;
; 42:1               ; 4 bits    ; 112 LEs       ; 96 LEs               ; 16 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[0][27]                                                                     ;
; 42:1               ; 4 bits    ; 112 LEs       ; 96 LEs               ; 16 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[1][27]                                                                     ;
; 42:1               ; 4 bits    ; 112 LEs       ; 96 LEs               ; 16 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[2][27]                                                                     ;
; 42:1               ; 4 bits    ; 112 LEs       ; 96 LEs               ; 16 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[3][25]                                                                     ;
; 42:1               ; 4 bits    ; 112 LEs       ; 96 LEs               ; 16 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[4][25]                                                                     ;
; 42:1               ; 4 bits    ; 112 LEs       ; 96 LEs               ; 16 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[5][24]                                                                     ;
; 42:1               ; 4 bits    ; 112 LEs       ; 96 LEs               ; 16 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[6][24]                                                                     ;
; 42:1               ; 4 bits    ; 112 LEs       ; 96 LEs               ; 16 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[7][25]                                                                     ;
; 42:1               ; 4 bits    ; 112 LEs       ; 96 LEs               ; 16 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[8][27]                                                                     ;
; 42:1               ; 4 bits    ; 112 LEs       ; 96 LEs               ; 16 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[9][26]                                                                     ;
; 42:1               ; 4 bits    ; 112 LEs       ; 96 LEs               ; 16 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[10][24]                                                                    ;
; 42:1               ; 4 bits    ; 112 LEs       ; 96 LEs               ; 16 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[11][26]                                                                    ;
; 42:1               ; 4 bits    ; 112 LEs       ; 96 LEs               ; 16 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[12][27]                                                                    ;
; 42:1               ; 4 bits    ; 112 LEs       ; 96 LEs               ; 16 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[13][25]                                                                    ;
; 42:1               ; 4 bits    ; 112 LEs       ; 96 LEs               ; 16 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[14][24]                                                                    ;
; 42:1               ; 4 bits    ; 112 LEs       ; 96 LEs               ; 16 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[15][26]                                                                    ;
; 40:1               ; 2 bits    ; 52 LEs        ; 44 LEs               ; 8 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[0][2]                                                                      ;
; 40:1               ; 2 bits    ; 52 LEs        ; 44 LEs               ; 8 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[1][2]                                                                      ;
; 40:1               ; 2 bits    ; 52 LEs        ; 44 LEs               ; 8 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[2][3]                                                                      ;
; 40:1               ; 2 bits    ; 52 LEs        ; 44 LEs               ; 8 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[3][3]                                                                      ;
; 40:1               ; 2 bits    ; 52 LEs        ; 44 LEs               ; 8 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[4][2]                                                                      ;
; 40:1               ; 2 bits    ; 52 LEs        ; 44 LEs               ; 8 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[5][3]                                                                      ;
; 40:1               ; 2 bits    ; 52 LEs        ; 44 LEs               ; 8 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[6][2]                                                                      ;
; 40:1               ; 2 bits    ; 52 LEs        ; 44 LEs               ; 8 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[7][2]                                                                      ;
; 40:1               ; 2 bits    ; 52 LEs        ; 44 LEs               ; 8 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[8][2]                                                                      ;
; 40:1               ; 2 bits    ; 52 LEs        ; 44 LEs               ; 8 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[9][2]                                                                      ;
; 40:1               ; 2 bits    ; 52 LEs        ; 44 LEs               ; 8 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[10][2]                                                                     ;
; 40:1               ; 2 bits    ; 52 LEs        ; 44 LEs               ; 8 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[11][2]                                                                     ;
; 40:1               ; 2 bits    ; 52 LEs        ; 44 LEs               ; 8 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[12][3]                                                                     ;
; 40:1               ; 2 bits    ; 52 LEs        ; 44 LEs               ; 8 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[13][2]                                                                     ;
; 40:1               ; 2 bits    ; 52 LEs        ; 44 LEs               ; 8 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[14][3]                                                                     ;
; 40:1               ; 2 bits    ; 52 LEs        ; 44 LEs               ; 8 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[15][3]                                                                     ;
; 43:1               ; 2 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[0][29]                                                                     ;
; 43:1               ; 2 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[1][29]                                                                     ;
; 43:1               ; 2 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[2][28]                                                                     ;
; 43:1               ; 2 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[3][28]                                                                     ;
; 43:1               ; 2 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[4][28]                                                                     ;
; 43:1               ; 2 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[5][28]                                                                     ;
; 43:1               ; 2 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[6][28]                                                                     ;
; 43:1               ; 2 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[7][28]                                                                     ;
; 43:1               ; 2 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[8][28]                                                                     ;
; 43:1               ; 2 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[9][28]                                                                     ;
; 43:1               ; 2 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[10][29]                                                                    ;
; 43:1               ; 2 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[11][29]                                                                    ;
; 43:1               ; 2 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[12][28]                                                                    ;
; 43:1               ; 2 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[13][29]                                                                    ;
; 43:1               ; 2 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[14][28]                                                                    ;
; 43:1               ; 2 bits    ; 56 LEs        ; 48 LEs               ; 8 LEs                  ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[15][29]                                                                    ;
; 4:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|next_program_counter[1][28]                                                            ;
; 4:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|next_program_counter[3][14]                                                            ;
; 4:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|next_program_counter[2][19]                                                            ;
; 4:1                ; 18 bits   ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|next_program_counter[0][31]                                                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |fpga_top|sdram_controller:sdram_controller|refresh_timer_ff[8]                                                                                                      ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |fpga_top|sdram_controller:sdram_controller|Mux14                                                                                                                    ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; No         ; |fpga_top|sdram_controller:sdram_controller|Mux7                                                                                                                     ;
; 4:1                ; 35 bits   ; 70 LEs        ; 70 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|io_request_queue:io_request_queue|Mux59                                                                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|wb_fault_access_addr[25]                                                                 ;
; 3:1                ; 34 bits   ; 68 LEs        ; 68 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|wb_fault_pc[28]                                                                          ;
; 4:1                ; 34 bits   ; 68 LEs        ; 68 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|Mux618                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|icache_dequeue_ack                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|dupdate_way_idx[0]                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|l2u_write_data[487]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|l2u_write_data[450]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|l2u_write_data[419]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|l2u_write_data[390]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|l2u_write_data[359]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|l2u_write_data[325]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|l2u_write_data[290]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|l2u_write_data[262]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|l2u_write_data[229]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|l2u_write_data[198]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|l2u_write_data[166]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|l2u_write_data[134]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|l2u_write_data[102]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|l2u_write_data[70]                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|l2u_write_data[38]                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|l2u_write_data[1]                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|l2u_write_data[495]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|l2u_write_data[463]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|l2u_write_data[427]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|l2u_write_data[396]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|l2u_write_data[363]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|l2u_write_data[333]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|l2u_write_data[300]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|l2u_write_data[268]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|l2u_write_data[236]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|l2u_write_data[202]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|l2u_write_data[175]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|l2u_write_data[141]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|l2u_write_data[111]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|l2u_write_data[78]                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|l2u_write_data[46]                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|l2u_write_data[14]                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|l2u_write_data[500]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|l2u_write_data[468]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|l2u_write_data[433]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|l2u_write_data[401]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|l2u_write_data[369]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|l2u_write_data[341]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|l2u_write_data[307]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|l2u_write_data[273]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|l2u_write_data[241]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|l2u_write_data[210]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|l2u_write_data[181]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|l2u_write_data[146]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|l2u_write_data[114]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|l2u_write_data[80]                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|l2u_write_data[49]                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|l2u_write_data[22]                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|l2u_write_data[505]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|l2u_write_data[477]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|l2u_write_data[442]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|l2u_write_data[410]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|l2u_write_data[378]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|l2u_write_data[350]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|l2u_write_data[319]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|l2u_write_data[282]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|l2u_write_data[255]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|l2u_write_data[221]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|l2u_write_data[185]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|l2u_write_data[152]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|l2u_write_data[123]                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|l2u_write_data[94]                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|l2u_write_data[62]                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|l2u_write_data[29]                                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|Mux30                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |fpga_top|uart:uart|uart_receive:uart_receive|do_shift                                                                                                               ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|Mux57                                                                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|endian_twiddled_data[505]                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|endian_twiddled_data[475]                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|endian_twiddled_data[446]                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|endian_twiddled_data[412]                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|endian_twiddled_data[379]                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|endian_twiddled_data[350]                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|endian_twiddled_data[318]                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|endian_twiddled_data[283]                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|endian_twiddled_data[250]                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|endian_twiddled_data[216]                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|endian_twiddled_data[191]                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|endian_twiddled_data[159]                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|endian_twiddled_data[127]                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|endian_twiddled_data[95]                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|endian_twiddled_data[63]                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|endian_twiddled_data[28]                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|endian_twiddled_data[497]                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|endian_twiddled_data[464]                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|endian_twiddled_data[432]                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|endian_twiddled_data[407]                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|endian_twiddled_data[369]                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|endian_twiddled_data[337]                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|endian_twiddled_data[306]                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|endian_twiddled_data[273]                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|endian_twiddled_data[240]                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|endian_twiddled_data[214]                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|endian_twiddled_data[182]                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|endian_twiddled_data[150]                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|endian_twiddled_data[117]                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|endian_twiddled_data[84]                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|endian_twiddled_data[52]                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|endian_twiddled_data[22]                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|endian_twiddled_data[489]                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|endian_twiddled_data[457]                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|endian_twiddled_data[428]                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|endian_twiddled_data[393]                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|endian_twiddled_data[365]                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|endian_twiddled_data[333]                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|endian_twiddled_data[302]                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|endian_twiddled_data[271]                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|endian_twiddled_data[236]                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|endian_twiddled_data[200]                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|endian_twiddled_data[175]                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|endian_twiddled_data[137]                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|endian_twiddled_data[105]                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|endian_twiddled_data[75]                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|endian_twiddled_data[41]                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|endian_twiddled_data[14]                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|endian_twiddled_data[481]                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|endian_twiddled_data[449]                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|endian_twiddled_data[417]                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|endian_twiddled_data[384]                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|endian_twiddled_data[352]                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|endian_twiddled_data[326]                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|endian_twiddled_data[289]                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|endian_twiddled_data[259]                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|endian_twiddled_data[226]                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|endian_twiddled_data[199]                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|endian_twiddled_data[165]                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|endian_twiddled_data[134]                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|endian_twiddled_data[100]                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|endian_twiddled_data[67]                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|endian_twiddled_data[37]                                                                 ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|endian_twiddled_data[5]                                                                  ;
; 4:1                ; 27 bits   ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|Mux20                                                                                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|thread_logic_gen[2].scoreboard_dest_bitmap_nxt[54]                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|thread_logic_gen[2].scoreboard_dest_bitmap_nxt[2]                                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|thread_logic_gen[0].scoreboard_dest_bitmap_nxt[60]                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|thread_logic_gen[0].scoreboard_dest_bitmap_nxt[11]                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|thread_logic_gen[1].scoreboard_dest_bitmap_nxt[62]                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|thread_logic_gen[1].scoreboard_dest_bitmap_nxt[28]                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|thread_logic_gen[3].scoreboard_dest_bitmap_nxt[41]                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|thread_logic_gen[3].scoreboard_dest_bitmap_nxt[11]                               ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|Selector47                                                                           ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|Selector495                                                                          ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|ShiftLeft0                                                                           ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|Mux610                                               ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|ShiftLeft1                                                                           ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|ShiftLeft2                                                                           ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|ShiftLeft3                                                                           ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|ShiftLeft4                                                                           ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|ShiftLeft5                                                                           ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|ShiftLeft6                                                                           ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|ShiftLeft7                                                                           ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|ShiftLeft8                                                                           ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|ShiftLeft9                                                                           ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|ShiftLeft10                                                                          ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|ShiftLeft11                                                                          ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|ShiftLeft12                                                                          ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|ShiftLeft13                                                                          ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|ShiftLeft14                                                                          ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|ShiftLeft15                                                                          ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|ShiftRight0                                                                          ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|ShiftRight0                                                                          ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|ShiftRight1                                                                          ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|ShiftRight1                                                                          ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|ShiftRight2                                                                          ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|ShiftRight2                                                                          ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|ShiftRight3                                                                          ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|ShiftRight3                                                                          ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|ShiftRight4                                                                          ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|ShiftRight4                                                                          ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|ShiftRight5                                                                          ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|ShiftRight5                                                                          ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|ShiftRight6                                                                          ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|ShiftRight6                                                                          ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|ShiftRight7                                                                          ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|ShiftRight7                                                                          ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|ShiftRight8                                                                          ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|ShiftRight8                                                                          ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|ShiftRight9                                                                          ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|ShiftRight9                                                                          ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|ShiftRight10                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|ShiftRight10                                                                         ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|ShiftRight11                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|ShiftRight11                                                                         ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|ShiftRight12                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|ShiftRight12                                                                         ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|ShiftRight13                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|ShiftRight13                                                                         ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|ShiftRight14                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|ShiftRight14                                                                         ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|ShiftRight15                                                                         ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|ShiftRight15                                                                         ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|lane_logic_gen[10].logical_subtract                                                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|lane_logic_gen[0].ftoi_lshift_nxt[0]                                                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|lane_logic_gen[1].ftoi_lshift_nxt[2]                                                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|lane_logic_gen[2].ftoi_lshift_nxt[4]                                                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|lane_logic_gen[3].ftoi_lshift_nxt[0]                                                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|lane_logic_gen[4].ftoi_lshift_nxt[1]                                                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|lane_logic_gen[5].ftoi_lshift_nxt[1]                                                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|lane_logic_gen[6].ftoi_lshift_nxt[4]                                                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|lane_logic_gen[7].ftoi_lshift_nxt[3]                                                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|lane_logic_gen[8].ftoi_lshift_nxt[4]                                                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|lane_logic_gen[9].ftoi_lshift_nxt[2]                                                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|lane_logic_gen[10].ftoi_lshift_nxt[1]                                                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|lane_logic_gen[11].ftoi_lshift_nxt[1]                                                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|lane_logic_gen[12].ftoi_lshift_nxt[2]                                                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|lane_logic_gen[13].ftoi_lshift_nxt[0]                                                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|lane_logic_gen[14].ftoi_lshift_nxt[3]                                                ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|lane_logic_gen[15].ftoi_lshift_nxt[4]                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|instruction_decode_stage:instruction_decode_stage|decoded_instr_nxt.alu_op[2]                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |fpga_top|axi_interconnect:axi_interconnect|axi_bus_s0.s_arready                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |fpga_top|axi_interconnect:axi_interconnect|axi_bus_s1.s_arready                                                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|Selector529                                                                          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_icache|wake_bitmap[3]                        ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_dcache|wake_bitmap[1]                        ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|ShiftLeft0                                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|ShiftLeft1                                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|ShiftLeft2                                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|ShiftLeft3                                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|ShiftLeft4                                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|ShiftLeft5                                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|ShiftLeft6                                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|ShiftLeft7                                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|ShiftLeft8                                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|ShiftLeft9                                                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|ShiftLeft10                                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|ShiftLeft11                                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|ShiftLeft12                                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|ShiftLeft13                                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|ShiftLeft14                                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|ShiftLeft15                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|ShiftRight0                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|ShiftRight1                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|ShiftRight2                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|ShiftRight3                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|ShiftRight4                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|ShiftRight5                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|ShiftRight6                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|ShiftRight7                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|ShiftRight8                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|ShiftRight9                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|ShiftRight10                                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|ShiftRight11                                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|ShiftRight12                                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|ShiftRight13                                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|ShiftRight14                                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|ShiftRight15                                                                         ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|lane_logic_gen[4].result_is_nan                                                      ;
; 8:1                ; 5 bits    ; 25 LEs        ; 20 LEs               ; 5 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|instruction_decode_stage:instruction_decode_stage|Selector4                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_add_exponent                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_add_exponent                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_add_exponent                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_add_exponent                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_add_exponent                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_add_exponent                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_add_exponent                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_add_exponent                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_add_exponent                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_add_exponent                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_add_exponent                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_add_exponent                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_add_exponent                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_add_exponent                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_add_exponent                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_add_exponent                                                                     ;
; 3:1                ; 120 bits  ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|Selector178                                                                          ;
; 16:1               ; 33 bits   ; 330 LEs       ; 330 LEs              ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|Mux31                                                                                ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|Selector7                                                                            ;
; 16:1               ; 32 bits   ; 320 LEs       ; 320 LEs              ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|Mux16                                                                                  ;
; 16:1               ; 32 bits   ; 320 LEs       ; 320 LEs              ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|Mux50                                                                                    ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|ShiftLeft0                                                                           ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|ShiftLeft1                                                                           ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|ShiftLeft2                                                                           ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|ShiftLeft3                                                                           ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|ShiftLeft4                                                                           ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|ShiftLeft5                                                                           ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|ShiftLeft6                                                                           ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|ShiftLeft7                                                                           ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|ShiftLeft8                                                                           ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|ShiftLeft9                                                                           ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|ShiftLeft10                                                                          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|ShiftLeft11                                                                          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|ShiftLeft12                                                                          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|ShiftLeft13                                                                          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|ShiftLeft14                                                                          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|ShiftLeft15                                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|Selector505                                                                          ;
; 4:1                ; 120 bits  ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|Selector474                                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|Selector512                                                                          ;
; 4:1                ; 120 bits  ; 240 LEs       ; 240 LEs              ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|Selector450                                                                          ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|wb_rollback_pipeline[0]                                                                  ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|ShiftLeft0                                                                           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|ShiftLeft1                                                                           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|ShiftLeft2                                                                           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|ShiftLeft3                                                                           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|ShiftLeft4                                                                           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|ShiftLeft5                                                                           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|ShiftLeft6                                                                           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|ShiftLeft7                                                                           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|ShiftLeft8                                                                           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|ShiftLeft9                                                                           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|ShiftLeft10                                                                          ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|ShiftLeft11                                                                          ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|ShiftLeft12                                                                          ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|ShiftLeft13                                                                          ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|ShiftLeft14                                                                          ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|ShiftLeft15                                                                          ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|Selector521                                                                          ;
; 5:1                ; 120 bits  ; 360 LEs       ; 360 LEs              ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|Selector200                                                                          ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|wb_rollback_subcycle[0]                                                                  ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|wb_rollback_thread_idx[1]                                                                ;
; 7:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|wb_rollback_pc[31]                                                                       ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|Selector33                                                                         ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |fpga_top|ps2_controller:ps2_controller|state_ff                                                                                                                     ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; No         ; |fpga_top|axi_interconnect:axi_interconnect|read_state                                                                                                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |fpga_top|sdram_controller:sdram_controller|dram_ba[1]                                                                                                               ;
; 8:1                ; 3 bits    ; 15 LEs        ; 12 LEs               ; 3 LEs                  ; No         ; |fpga_top|sdram_controller:sdram_controller|dram_addr[0]                                                                                                             ;
; 8:1                ; 7 bits    ; 35 LEs        ; 28 LEs               ; 7 LEs                  ; No         ; |fpga_top|sdram_controller:sdram_controller|dram_addr[8]                                                                                                             ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|Mux12                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[0].sram_tags|ALTSYNCRAM:data0|altsyncram_u6s:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[1].sram_tags|ALTSYNCRAM:data0|altsyncram_u6s:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[2].sram_tags|ALTSYNCRAM:data0|altsyncram_u6s:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[3].sram_tags|ALTSYNCRAM:data0|altsyncram_u6s:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|cache_lru:cache_lru|sram_1r1w:lru_data|ALTSYNCRAM:data0|altsyncram_04s:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|ALTSYNCRAM:data0|altsyncram_eas:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|SCFIFO:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|altsyncram_7e81:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[1].instruction_fifo|SCFIFO:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|altsyncram_7e81:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[2].instruction_fifo|SCFIFO:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|altsyncram_7e81:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[3].instruction_fifo|SCFIFO:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|altsyncram_7e81:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:scalar_registers|ALTSYNCRAM:data0|altsyncram_67s:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:scalar_registers|ALTSYNCRAM:data1|altsyncram_67s:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[0].vector_registers|ALTSYNCRAM:data0|altsyncram_67s:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[0].vector_registers|ALTSYNCRAM:data1|altsyncram_67s:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[1].vector_registers|ALTSYNCRAM:data0|altsyncram_67s:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[1].vector_registers|ALTSYNCRAM:data1|altsyncram_67s:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[2].vector_registers|ALTSYNCRAM:data0|altsyncram_67s:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[2].vector_registers|ALTSYNCRAM:data1|altsyncram_67s:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[3].vector_registers|ALTSYNCRAM:data0|altsyncram_67s:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[3].vector_registers|ALTSYNCRAM:data1|altsyncram_67s:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[4].vector_registers|ALTSYNCRAM:data0|altsyncram_67s:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[4].vector_registers|ALTSYNCRAM:data1|altsyncram_67s:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[5].vector_registers|ALTSYNCRAM:data0|altsyncram_67s:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[5].vector_registers|ALTSYNCRAM:data1|altsyncram_67s:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[6].vector_registers|ALTSYNCRAM:data0|altsyncram_67s:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[6].vector_registers|ALTSYNCRAM:data1|altsyncram_67s:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[7].vector_registers|ALTSYNCRAM:data0|altsyncram_67s:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[7].vector_registers|ALTSYNCRAM:data1|altsyncram_67s:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[8].vector_registers|ALTSYNCRAM:data0|altsyncram_67s:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[8].vector_registers|ALTSYNCRAM:data1|altsyncram_67s:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[9].vector_registers|ALTSYNCRAM:data0|altsyncram_67s:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[9].vector_registers|ALTSYNCRAM:data1|altsyncram_67s:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                              ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                               ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[10].vector_registers|ALTSYNCRAM:data0|altsyncram_67s:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[10].vector_registers|ALTSYNCRAM:data1|altsyncram_67s:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[11].vector_registers|ALTSYNCRAM:data0|altsyncram_67s:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[11].vector_registers|ALTSYNCRAM:data1|altsyncram_67s:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[12].vector_registers|ALTSYNCRAM:data0|altsyncram_67s:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[12].vector_registers|ALTSYNCRAM:data1|altsyncram_67s:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[13].vector_registers|ALTSYNCRAM:data0|altsyncram_67s:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[13].vector_registers|ALTSYNCRAM:data1|altsyncram_67s:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[14].vector_registers|ALTSYNCRAM:data0|altsyncram_67s:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[14].vector_registers|ALTSYNCRAM:data1|altsyncram_67s:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[15].vector_registers|ALTSYNCRAM:data0|altsyncram_67s:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[15].vector_registers|ALTSYNCRAM:data1|altsyncram_67s:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|ALTSYNCRAM:data0|altsyncram_eas:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[0].sram_tags|ALTSYNCRAM:data0|altsyncram_u6s:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[0].sram_tags|ALTSYNCRAM:data1|altsyncram_u6s:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[1].sram_tags|ALTSYNCRAM:data0|altsyncram_u6s:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[1].sram_tags|ALTSYNCRAM:data1|altsyncram_u6s:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[2].sram_tags|ALTSYNCRAM:data0|altsyncram_u6s:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[2].sram_tags|ALTSYNCRAM:data1|altsyncram_u6s:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|ALTSYNCRAM:data0|altsyncram_u6s:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|ALTSYNCRAM:data1|altsyncram_u6s:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|cache_lru:lru|sram_1r1w:lru_data|ALTSYNCRAM:data0|altsyncram_04s:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|cache_lru:cache_lru|sram_1r1w:lru_data|ALTSYNCRAM:data0|altsyncram_c4s:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[0].sram_tags|ALTSYNCRAM:data0|altsyncram_g7s:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[0].sram_dirty_flags|ALTSYNCRAM:data0|altsyncram_14s:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[1].sram_tags|ALTSYNCRAM:data0|altsyncram_g7s:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[1].sram_dirty_flags|ALTSYNCRAM:data0|altsyncram_14s:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[2].sram_tags|ALTSYNCRAM:data0|altsyncram_g7s:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[2].sram_dirty_flags|ALTSYNCRAM:data0|altsyncram_14s:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[3].sram_tags|ALTSYNCRAM:data0|altsyncram_g7s:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[3].sram_dirty_flags|ALTSYNCRAM:data0|altsyncram_14s:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[4].sram_tags|ALTSYNCRAM:data0|altsyncram_g7s:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[4].sram_dirty_flags|ALTSYNCRAM:data0|altsyncram_14s:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[5].sram_tags|ALTSYNCRAM:data0|altsyncram_g7s:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[5].sram_dirty_flags|ALTSYNCRAM:data0|altsyncram_14s:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[6].sram_tags|ALTSYNCRAM:data0|altsyncram_g7s:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[6].sram_dirty_flags|ALTSYNCRAM:data0|altsyncram_14s:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|ALTSYNCRAM:data0|altsyncram_g7s:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_dirty_flags|ALTSYNCRAM:data0|altsyncram_14s:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|sram_1r1w:sram_l2_data|ALTSYNCRAM:data0|altsyncram_2ds:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|SCFIFO:scfifo|scfifo_0iu:auto_generated|a_dpfifo_hrt:dpfifo|altsyncram_le81:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|SCFIFO:scfifo|scfifo_uhu:auto_generated|a_dpfifo_frt:dpfifo|altsyncram_he81:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                    ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                     ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:sdram_controller|sync_fifo:load_fifo|SCFIFO:scfifo|scfifo_9gu:auto_generated|a_dpfifo_mpt:dpfifo|altsyncram_va81:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                 ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                  ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for sdram_controller:sdram_controller|sync_fifo:store_fifo|SCFIFO:scfifo|scfifo_9gu:auto_generated|a_dpfifo_mpt:dpfifo|altsyncram_va81:FIFOram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_controller:vga_controller|sync_fifo:pixel_fifo|SCFIFO:scfifo|scfifo_bou:auto_generated|a_dpfifo_tst:dpfifo|altsyncram_dh81:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for uart:uart|sync_fifo:rx_fifo|SCFIFO:scfifo|scfifo_seu:auto_generated|a_dpfifo_9ot:dpfifo|altsyncram_5881:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ps2_controller:ps2_controller|sync_fifo:input_fifo|SCFIFO:scfifo|scfifo_rhu:auto_generated|a_dpfifo_ppt:dpfifo|altsyncram_5b81:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|altshift_taps:fx1_result_is_inf_rtl_0|shift_taps_28m:auto_generated|altsyncram_8h81:altsyncram2 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|altshift_taps:fx3_instruction.has_dest_rtl_0|shift_taps_9mm:auto_generated|altsyncram_nc61:altsyncram4 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|altshift_taps:fx2_mul_exponent_rtl_0|shift_taps_t7m:auto_generated|altsyncram_5o31:altsyncram4 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; RESET_PC       ; 11111111111111101110000000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core ;
+----------------+----------------------------------+----------------------------+
; Parameter Name ; Value                            ; Type                       ;
+----------------+----------------------------------+----------------------------+
; CORE_ID        ; 0                                ; Signed Integer             ;
; RESET_PC       ; 11111111111111101110000000000000 ; Unsigned Binary            ;
+----------------+----------------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage ;
+----------------+----------------------------------+--------------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                         ;
+----------------+----------------------------------+--------------------------------------------------------------+
; RESET_PC       ; 11111111111111101110000000000000 ; Unsigned Binary                                              ;
+----------------+----------------------------------+--------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|arbiter:arbiter_thread_select ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 4     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|oh_to_idx:oh_to_idx_selected_thread ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; NUM_SIGNALS    ; 4     ; Signed Integer                                                                                                              ;
; DIRECTION      ; LSB0  ; String                                                                                                                      ;
; INDEX_WIDTH    ; 2     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[0].sram_tags ;
+-------------------+----------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value    ; Type                                                                                                                 ;
+-------------------+----------+----------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH        ; 20       ; Signed Integer                                                                                                       ;
; SIZE              ; 64       ; Signed Integer                                                                                                       ;
; READ_DURING_WRITE ; NEW_DATA ; String                                                                                                               ;
; ADDR_WIDTH        ; 6        ; Signed Integer                                                                                                       ;
+-------------------+----------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[0].sram_tags|ALTSYNCRAM:data0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                  ;
; WIDTH_A                            ; 20                   ; Signed Integer                                                                                           ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                                                                           ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; WIDTH_B                            ; 20                   ; Signed Integer                                                                                           ;
; WIDTHAD_B                          ; 6                    ; Signed Integer                                                                                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_u6s       ; Untyped                                                                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[1].sram_tags ;
+-------------------+----------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value    ; Type                                                                                                                 ;
+-------------------+----------+----------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH        ; 20       ; Signed Integer                                                                                                       ;
; SIZE              ; 64       ; Signed Integer                                                                                                       ;
; READ_DURING_WRITE ; NEW_DATA ; String                                                                                                               ;
; ADDR_WIDTH        ; 6        ; Signed Integer                                                                                                       ;
+-------------------+----------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[1].sram_tags|ALTSYNCRAM:data0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                  ;
; WIDTH_A                            ; 20                   ; Signed Integer                                                                                           ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                                                                           ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; WIDTH_B                            ; 20                   ; Signed Integer                                                                                           ;
; WIDTHAD_B                          ; 6                    ; Signed Integer                                                                                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_u6s       ; Untyped                                                                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[2].sram_tags ;
+-------------------+----------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value    ; Type                                                                                                                 ;
+-------------------+----------+----------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH        ; 20       ; Signed Integer                                                                                                       ;
; SIZE              ; 64       ; Signed Integer                                                                                                       ;
; READ_DURING_WRITE ; NEW_DATA ; String                                                                                                               ;
; ADDR_WIDTH        ; 6        ; Signed Integer                                                                                                       ;
+-------------------+----------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[2].sram_tags|ALTSYNCRAM:data0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                  ;
; WIDTH_A                            ; 20                   ; Signed Integer                                                                                           ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                                                                           ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; WIDTH_B                            ; 20                   ; Signed Integer                                                                                           ;
; WIDTHAD_B                          ; 6                    ; Signed Integer                                                                                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_u6s       ; Untyped                                                                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[3].sram_tags ;
+-------------------+----------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value    ; Type                                                                                                                 ;
+-------------------+----------+----------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH        ; 20       ; Signed Integer                                                                                                       ;
; SIZE              ; 64       ; Signed Integer                                                                                                       ;
; READ_DURING_WRITE ; NEW_DATA ; String                                                                                                               ;
; ADDR_WIDTH        ; 6        ; Signed Integer                                                                                                       ;
+-------------------+----------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[3].sram_tags|ALTSYNCRAM:data0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                  ;
; WIDTH_A                            ; 20                   ; Signed Integer                                                                                           ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                                                                           ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; WIDTH_B                            ; 20                   ; Signed Integer                                                                                           ;
; WIDTHAD_B                          ; 6                    ; Signed Integer                                                                                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_u6s       ; Untyped                                                                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|cache_lru:cache_lru ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------+
; NUM_SETS        ; 64    ; Signed Integer                                                                                             ;
; NUM_WAYS        ; 4     ; Signed Integer                                                                                             ;
; SET_INDEX_WIDTH ; 6     ; Signed Integer                                                                                             ;
; WAY_INDEX_WIDTH ; 2     ; Signed Integer                                                                                             ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|cache_lru:cache_lru|sram_1r1w:lru_data ;
+-------------------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value    ; Type                                                                                                                     ;
+-------------------+----------+--------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH        ; 3        ; Signed Integer                                                                                                           ;
; SIZE              ; 64       ; Signed Integer                                                                                                           ;
; READ_DURING_WRITE ; NEW_DATA ; String                                                                                                                   ;
; ADDR_WIDTH        ; 6        ; Signed Integer                                                                                                           ;
+-------------------+----------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|cache_lru:cache_lru|sram_1r1w:lru_data|ALTSYNCRAM:data0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                      ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                                               ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                                                                               ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                      ;
; WIDTH_B                            ; 3                    ; Signed Integer                                                                                               ;
; WIDTHAD_B                          ; 6                    ; Signed Integer                                                                                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_04s       ; Untyped                                                                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|idx_to_oh:idx_to_oh_miss_thread ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; NUM_SIGNALS    ; 4     ; Signed Integer                                                                                                          ;
; DIRECTION      ; LSB0  ; String                                                                                                                  ;
; INDEX_WIDTH    ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|oh_to_idx:oh_to_idx_hit_way ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; NUM_SIGNALS    ; 4     ; Signed Integer                                                                                                        ;
; DIRECTION      ; LSB0  ; String                                                                                                                ;
; INDEX_WIDTH    ; 2     ; Signed Integer                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data ;
+-------------------+----------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value    ; Type                                                                                                        ;
+-------------------+----------+-------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH        ; 512      ; Signed Integer                                                                                              ;
; SIZE              ; 256      ; Signed Integer                                                                                              ;
; READ_DURING_WRITE ; NEW_DATA ; String                                                                                                      ;
; ADDR_WIDTH        ; 8        ; Signed Integer                                                                                              ;
+-------------------+----------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|ALTSYNCRAM:data0 ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                            ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                         ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                         ;
; WIDTH_A                            ; 512                  ; Signed Integer                                                                                  ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                  ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                         ;
; WIDTH_B                            ; 512                  ; Signed Integer                                                                                  ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_eas       ; Untyped                                                                                         ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo ;
+------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                                                                                 ;
+------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH                  ; 135   ; Signed Integer                                                                                                                       ;
; SIZE                   ; 8     ; Signed Integer                                                                                                                       ;
; ALMOST_FULL_THRESHOLD  ; 5     ; Signed Integer                                                                                                                       ;
; ALMOST_EMPTY_THRESHOLD ; 1     ; Signed Integer                                                                                                                       ;
+------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|SCFIFO:scfifo ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                       ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                             ;
; lpm_width               ; 135          ; Signed Integer                                                                                                                             ;
; LPM_NUMWORDS            ; 8            ; Signed Integer                                                                                                                             ;
; LPM_WIDTHU              ; 3            ; Untyped                                                                                                                                    ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                                    ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                                                                    ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                    ;
; ALMOST_FULL_VALUE       ; 5            ; Signed Integer                                                                                                                             ;
; ALMOST_EMPTY_VALUE      ; 2            ; Signed Integer                                                                                                                             ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                    ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                    ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                    ;
; CBXI_PARAMETER          ; scfifo_qhu   ; Untyped                                                                                                                                    ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[1].instruction_fifo ;
+------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                                                                                 ;
+------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH                  ; 135   ; Signed Integer                                                                                                                       ;
; SIZE                   ; 8     ; Signed Integer                                                                                                                       ;
; ALMOST_FULL_THRESHOLD  ; 5     ; Signed Integer                                                                                                                       ;
; ALMOST_EMPTY_THRESHOLD ; 1     ; Signed Integer                                                                                                                       ;
+------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[1].instruction_fifo|SCFIFO:scfifo ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                       ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                             ;
; lpm_width               ; 135          ; Signed Integer                                                                                                                             ;
; LPM_NUMWORDS            ; 8            ; Signed Integer                                                                                                                             ;
; LPM_WIDTHU              ; 3            ; Untyped                                                                                                                                    ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                                    ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                                                                    ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                    ;
; ALMOST_FULL_VALUE       ; 5            ; Signed Integer                                                                                                                             ;
; ALMOST_EMPTY_VALUE      ; 2            ; Signed Integer                                                                                                                             ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                    ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                    ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                    ;
; CBXI_PARAMETER          ; scfifo_qhu   ; Untyped                                                                                                                                    ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[2].instruction_fifo ;
+------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                                                                                 ;
+------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH                  ; 135   ; Signed Integer                                                                                                                       ;
; SIZE                   ; 8     ; Signed Integer                                                                                                                       ;
; ALMOST_FULL_THRESHOLD  ; 5     ; Signed Integer                                                                                                                       ;
; ALMOST_EMPTY_THRESHOLD ; 1     ; Signed Integer                                                                                                                       ;
+------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[2].instruction_fifo|SCFIFO:scfifo ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                       ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                             ;
; lpm_width               ; 135          ; Signed Integer                                                                                                                             ;
; LPM_NUMWORDS            ; 8            ; Signed Integer                                                                                                                             ;
; LPM_WIDTHU              ; 3            ; Untyped                                                                                                                                    ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                                    ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                                                                    ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                    ;
; ALMOST_FULL_VALUE       ; 5            ; Signed Integer                                                                                                                             ;
; ALMOST_EMPTY_VALUE      ; 2            ; Signed Integer                                                                                                                             ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                    ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                    ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                    ;
; CBXI_PARAMETER          ; scfifo_qhu   ; Untyped                                                                                                                                    ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[3].instruction_fifo ;
+------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                                                                                 ;
+------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH                  ; 135   ; Signed Integer                                                                                                                       ;
; SIZE                   ; 8     ; Signed Integer                                                                                                                       ;
; ALMOST_FULL_THRESHOLD  ; 5     ; Signed Integer                                                                                                                       ;
; ALMOST_EMPTY_THRESHOLD ; 1     ; Signed Integer                                                                                                                       ;
+------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[3].instruction_fifo|SCFIFO:scfifo ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                                       ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                             ;
; lpm_width               ; 135          ; Signed Integer                                                                                                                             ;
; LPM_NUMWORDS            ; 8            ; Signed Integer                                                                                                                             ;
; LPM_WIDTHU              ; 3            ; Untyped                                                                                                                                    ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                                    ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                                                                    ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                                    ;
; ALMOST_FULL_VALUE       ; 5            ; Signed Integer                                                                                                                             ;
; ALMOST_EMPTY_VALUE      ; 2            ; Signed Integer                                                                                                                             ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                                    ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                                    ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                                    ;
; CBXI_PARAMETER          ; scfifo_qhu   ; Untyped                                                                                                                                    ;
+-------------------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|arbiter:thread_select_arbiter ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 4     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|oh_to_idx:thread_oh_to_idx ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; NUM_SIGNALS    ; 4     ; Signed Integer                                                                                                           ;
; DIRECTION      ; LSB0  ; String                                                                                                                   ;
; INDEX_WIDTH    ; 2     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:scalar_registers ;
+-------------------+-----------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value     ; Type                                                                                                              ;
+-------------------+-----------+-------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH        ; 32        ; Signed Integer                                                                                                    ;
; SIZE              ; 128       ; Signed Integer                                                                                                    ;
; READ_DURING_WRITE ; DONT_CARE ; String                                                                                                            ;
; ADDR_WIDTH        ; 7         ; Signed Integer                                                                                                    ;
+-------------------+-----------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:scalar_registers|ALTSYNCRAM:data0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                         ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                         ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                         ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_67s       ; Untyped                                                                                                ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:scalar_registers|ALTSYNCRAM:data1 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                         ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                         ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                         ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_67s       ; Untyped                                                                                                ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[0].vector_registers ;
+-------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value     ; Type                                                                                                                                 ;
+-------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH        ; 32        ; Signed Integer                                                                                                                       ;
; SIZE              ; 128       ; Signed Integer                                                                                                                       ;
; READ_DURING_WRITE ; DONT_CARE ; String                                                                                                                               ;
; ADDR_WIDTH        ; 7         ; Signed Integer                                                                                                                       ;
+-------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[0].vector_registers|ALTSYNCRAM:data0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                   ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                            ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                            ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                            ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_67s       ; Untyped                                                                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[0].vector_registers|ALTSYNCRAM:data1 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                   ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                            ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                            ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                            ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_67s       ; Untyped                                                                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[1].vector_registers ;
+-------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value     ; Type                                                                                                                                 ;
+-------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH        ; 32        ; Signed Integer                                                                                                                       ;
; SIZE              ; 128       ; Signed Integer                                                                                                                       ;
; READ_DURING_WRITE ; DONT_CARE ; String                                                                                                                               ;
; ADDR_WIDTH        ; 7         ; Signed Integer                                                                                                                       ;
+-------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[1].vector_registers|ALTSYNCRAM:data0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                   ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                            ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                            ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                            ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_67s       ; Untyped                                                                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[1].vector_registers|ALTSYNCRAM:data1 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                   ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                            ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                            ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                            ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_67s       ; Untyped                                                                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[2].vector_registers ;
+-------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value     ; Type                                                                                                                                 ;
+-------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH        ; 32        ; Signed Integer                                                                                                                       ;
; SIZE              ; 128       ; Signed Integer                                                                                                                       ;
; READ_DURING_WRITE ; DONT_CARE ; String                                                                                                                               ;
; ADDR_WIDTH        ; 7         ; Signed Integer                                                                                                                       ;
+-------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[2].vector_registers|ALTSYNCRAM:data0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                   ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                            ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                            ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                            ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_67s       ; Untyped                                                                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[2].vector_registers|ALTSYNCRAM:data1 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                   ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                            ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                            ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                            ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_67s       ; Untyped                                                                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[3].vector_registers ;
+-------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value     ; Type                                                                                                                                 ;
+-------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH        ; 32        ; Signed Integer                                                                                                                       ;
; SIZE              ; 128       ; Signed Integer                                                                                                                       ;
; READ_DURING_WRITE ; DONT_CARE ; String                                                                                                                               ;
; ADDR_WIDTH        ; 7         ; Signed Integer                                                                                                                       ;
+-------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[3].vector_registers|ALTSYNCRAM:data0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                   ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                            ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                            ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                            ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_67s       ; Untyped                                                                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[3].vector_registers|ALTSYNCRAM:data1 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                   ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                            ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                            ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                            ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_67s       ; Untyped                                                                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[4].vector_registers ;
+-------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value     ; Type                                                                                                                                 ;
+-------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH        ; 32        ; Signed Integer                                                                                                                       ;
; SIZE              ; 128       ; Signed Integer                                                                                                                       ;
; READ_DURING_WRITE ; DONT_CARE ; String                                                                                                                               ;
; ADDR_WIDTH        ; 7         ; Signed Integer                                                                                                                       ;
+-------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[4].vector_registers|ALTSYNCRAM:data0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                   ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                            ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                            ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                            ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_67s       ; Untyped                                                                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[4].vector_registers|ALTSYNCRAM:data1 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                   ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                            ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                            ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                            ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_67s       ; Untyped                                                                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[5].vector_registers ;
+-------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value     ; Type                                                                                                                                 ;
+-------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH        ; 32        ; Signed Integer                                                                                                                       ;
; SIZE              ; 128       ; Signed Integer                                                                                                                       ;
; READ_DURING_WRITE ; DONT_CARE ; String                                                                                                                               ;
; ADDR_WIDTH        ; 7         ; Signed Integer                                                                                                                       ;
+-------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[5].vector_registers|ALTSYNCRAM:data0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                   ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                            ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                            ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                            ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_67s       ; Untyped                                                                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[5].vector_registers|ALTSYNCRAM:data1 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                   ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                            ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                            ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                            ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_67s       ; Untyped                                                                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[6].vector_registers ;
+-------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value     ; Type                                                                                                                                 ;
+-------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH        ; 32        ; Signed Integer                                                                                                                       ;
; SIZE              ; 128       ; Signed Integer                                                                                                                       ;
; READ_DURING_WRITE ; DONT_CARE ; String                                                                                                                               ;
; ADDR_WIDTH        ; 7         ; Signed Integer                                                                                                                       ;
+-------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[6].vector_registers|ALTSYNCRAM:data0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                   ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                            ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                            ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                            ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_67s       ; Untyped                                                                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[6].vector_registers|ALTSYNCRAM:data1 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                   ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                            ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                            ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                            ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_67s       ; Untyped                                                                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[7].vector_registers ;
+-------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value     ; Type                                                                                                                                 ;
+-------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH        ; 32        ; Signed Integer                                                                                                                       ;
; SIZE              ; 128       ; Signed Integer                                                                                                                       ;
; READ_DURING_WRITE ; DONT_CARE ; String                                                                                                                               ;
; ADDR_WIDTH        ; 7         ; Signed Integer                                                                                                                       ;
+-------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[7].vector_registers|ALTSYNCRAM:data0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                   ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                            ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                            ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                            ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_67s       ; Untyped                                                                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[7].vector_registers|ALTSYNCRAM:data1 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                   ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                            ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                            ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                            ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_67s       ; Untyped                                                                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[8].vector_registers ;
+-------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value     ; Type                                                                                                                                 ;
+-------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH        ; 32        ; Signed Integer                                                                                                                       ;
; SIZE              ; 128       ; Signed Integer                                                                                                                       ;
; READ_DURING_WRITE ; DONT_CARE ; String                                                                                                                               ;
; ADDR_WIDTH        ; 7         ; Signed Integer                                                                                                                       ;
+-------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[8].vector_registers|ALTSYNCRAM:data0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                   ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                            ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                            ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                            ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_67s       ; Untyped                                                                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[8].vector_registers|ALTSYNCRAM:data1 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                   ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                            ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                            ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                            ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_67s       ; Untyped                                                                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[9].vector_registers ;
+-------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value     ; Type                                                                                                                                 ;
+-------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH        ; 32        ; Signed Integer                                                                                                                       ;
; SIZE              ; 128       ; Signed Integer                                                                                                                       ;
; READ_DURING_WRITE ; DONT_CARE ; String                                                                                                                               ;
; ADDR_WIDTH        ; 7         ; Signed Integer                                                                                                                       ;
+-------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[9].vector_registers|ALTSYNCRAM:data0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                   ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                            ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                            ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                            ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_67s       ; Untyped                                                                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[9].vector_registers|ALTSYNCRAM:data1 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                      ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                   ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                            ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                            ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                   ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                            ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                   ;
; CBXI_PARAMETER                     ; altsyncram_67s       ; Untyped                                                                                                                   ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[10].vector_registers ;
+-------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value     ; Type                                                                                                                                  ;
+-------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH        ; 32        ; Signed Integer                                                                                                                        ;
; SIZE              ; 128       ; Signed Integer                                                                                                                        ;
; READ_DURING_WRITE ; DONT_CARE ; String                                                                                                                                ;
; ADDR_WIDTH        ; 7         ; Signed Integer                                                                                                                        ;
+-------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[10].vector_registers|ALTSYNCRAM:data0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                    ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                             ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                             ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                             ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_67s       ; Untyped                                                                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[10].vector_registers|ALTSYNCRAM:data1 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                    ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                             ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                             ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                             ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_67s       ; Untyped                                                                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[11].vector_registers ;
+-------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value     ; Type                                                                                                                                  ;
+-------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH        ; 32        ; Signed Integer                                                                                                                        ;
; SIZE              ; 128       ; Signed Integer                                                                                                                        ;
; READ_DURING_WRITE ; DONT_CARE ; String                                                                                                                                ;
; ADDR_WIDTH        ; 7         ; Signed Integer                                                                                                                        ;
+-------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[11].vector_registers|ALTSYNCRAM:data0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                    ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                             ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                             ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                             ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_67s       ; Untyped                                                                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[11].vector_registers|ALTSYNCRAM:data1 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                    ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                             ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                             ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                             ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_67s       ; Untyped                                                                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[12].vector_registers ;
+-------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value     ; Type                                                                                                                                  ;
+-------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH        ; 32        ; Signed Integer                                                                                                                        ;
; SIZE              ; 128       ; Signed Integer                                                                                                                        ;
; READ_DURING_WRITE ; DONT_CARE ; String                                                                                                                                ;
; ADDR_WIDTH        ; 7         ; Signed Integer                                                                                                                        ;
+-------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[12].vector_registers|ALTSYNCRAM:data0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                    ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                             ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                             ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                             ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_67s       ; Untyped                                                                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[12].vector_registers|ALTSYNCRAM:data1 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                    ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                             ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                             ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                             ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_67s       ; Untyped                                                                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[13].vector_registers ;
+-------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value     ; Type                                                                                                                                  ;
+-------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH        ; 32        ; Signed Integer                                                                                                                        ;
; SIZE              ; 128       ; Signed Integer                                                                                                                        ;
; READ_DURING_WRITE ; DONT_CARE ; String                                                                                                                                ;
; ADDR_WIDTH        ; 7         ; Signed Integer                                                                                                                        ;
+-------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[13].vector_registers|ALTSYNCRAM:data0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                    ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                             ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                             ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                             ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_67s       ; Untyped                                                                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[13].vector_registers|ALTSYNCRAM:data1 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                    ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                             ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                             ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                             ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_67s       ; Untyped                                                                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[14].vector_registers ;
+-------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value     ; Type                                                                                                                                  ;
+-------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH        ; 32        ; Signed Integer                                                                                                                        ;
; SIZE              ; 128       ; Signed Integer                                                                                                                        ;
; READ_DURING_WRITE ; DONT_CARE ; String                                                                                                                                ;
; ADDR_WIDTH        ; 7         ; Signed Integer                                                                                                                        ;
+-------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[14].vector_registers|ALTSYNCRAM:data0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                    ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                             ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                             ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                             ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_67s       ; Untyped                                                                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[14].vector_registers|ALTSYNCRAM:data1 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                    ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                             ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                             ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                             ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_67s       ; Untyped                                                                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[15].vector_registers ;
+-------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value     ; Type                                                                                                                                  ;
+-------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH        ; 32        ; Signed Integer                                                                                                                        ;
; SIZE              ; 128       ; Signed Integer                                                                                                                        ;
; READ_DURING_WRITE ; DONT_CARE ; String                                                                                                                                ;
; ADDR_WIDTH        ; 7         ; Signed Integer                                                                                                                        ;
+-------------------+-----------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[15].vector_registers|ALTSYNCRAM:data0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                    ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                             ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                             ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                             ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_67s       ; Untyped                                                                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[15].vector_registers|ALTSYNCRAM:data1 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                    ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                             ;
; WIDTHAD_A                          ; 7                    ; Signed Integer                                                                                                             ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                             ;
; WIDTHAD_B                          ; 7                    ; Signed Integer                                                                                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_67s       ; Untyped                                                                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|idx_to_oh:idx_to_oh_subcycle ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; NUM_SIGNALS    ; 16    ; Signed Integer                                                                                                         ;
; DIRECTION      ; MSB0  ; String                                                                                                                 ;
; INDEX_WIDTH    ; 4     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|idx_to_oh:idx_to_oh_cache_lane ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; NUM_SIGNALS    ; 16    ; Signed Integer                                                                                                           ;
; DIRECTION      ; MSB0  ; String                                                                                                                   ;
; INDEX_WIDTH    ; 4     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|oh_to_idx:encode_hit_way ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; NUM_SIGNALS    ; 4     ; Signed Integer                                                                                                     ;
; DIRECTION      ; LSB0  ; String                                                                                                             ;
; INDEX_WIDTH    ; 2     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data ;
+-------------------+----------+--------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value    ; Type                                                                                                   ;
+-------------------+----------+--------------------------------------------------------------------------------------------------------+
; DATA_WIDTH        ; 512      ; Signed Integer                                                                                         ;
; SIZE              ; 256      ; Signed Integer                                                                                         ;
; READ_DURING_WRITE ; NEW_DATA ; String                                                                                                 ;
; ADDR_WIDTH        ; 8        ; Signed Integer                                                                                         ;
+-------------------+----------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|ALTSYNCRAM:data0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                       ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                    ;
; WIDTH_A                            ; 512                  ; Signed Integer                                                                             ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                             ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                    ;
; WIDTH_B                            ; 512                  ; Signed Integer                                                                             ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                    ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_eas       ; Untyped                                                                                    ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[0].sram_tags ;
+-------------------+----------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value    ; Type                                                                                                                 ;
+-------------------+----------+----------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH        ; 20       ; Signed Integer                                                                                                       ;
; SIZE              ; 64       ; Signed Integer                                                                                                       ;
; READ_DURING_WRITE ; NEW_DATA ; String                                                                                                               ;
; ADDR_WIDTH        ; 6        ; Signed Integer                                                                                                       ;
+-------------------+----------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[0].sram_tags|ALTSYNCRAM:data0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                  ;
; WIDTH_A                            ; 20                   ; Signed Integer                                                                                           ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                                                                           ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; WIDTH_B                            ; 20                   ; Signed Integer                                                                                           ;
; WIDTHAD_B                          ; 6                    ; Signed Integer                                                                                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_u6s       ; Untyped                                                                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[0].sram_tags|ALTSYNCRAM:data1 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                  ;
; WIDTH_A                            ; 20                   ; Signed Integer                                                                                           ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                                                                           ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; WIDTH_B                            ; 20                   ; Signed Integer                                                                                           ;
; WIDTHAD_B                          ; 6                    ; Signed Integer                                                                                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_u6s       ; Untyped                                                                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[1].sram_tags ;
+-------------------+----------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value    ; Type                                                                                                                 ;
+-------------------+----------+----------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH        ; 20       ; Signed Integer                                                                                                       ;
; SIZE              ; 64       ; Signed Integer                                                                                                       ;
; READ_DURING_WRITE ; NEW_DATA ; String                                                                                                               ;
; ADDR_WIDTH        ; 6        ; Signed Integer                                                                                                       ;
+-------------------+----------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[1].sram_tags|ALTSYNCRAM:data0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                  ;
; WIDTH_A                            ; 20                   ; Signed Integer                                                                                           ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                                                                           ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; WIDTH_B                            ; 20                   ; Signed Integer                                                                                           ;
; WIDTHAD_B                          ; 6                    ; Signed Integer                                                                                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_u6s       ; Untyped                                                                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[1].sram_tags|ALTSYNCRAM:data1 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                  ;
; WIDTH_A                            ; 20                   ; Signed Integer                                                                                           ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                                                                           ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; WIDTH_B                            ; 20                   ; Signed Integer                                                                                           ;
; WIDTHAD_B                          ; 6                    ; Signed Integer                                                                                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_u6s       ; Untyped                                                                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[2].sram_tags ;
+-------------------+----------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value    ; Type                                                                                                                 ;
+-------------------+----------+----------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH        ; 20       ; Signed Integer                                                                                                       ;
; SIZE              ; 64       ; Signed Integer                                                                                                       ;
; READ_DURING_WRITE ; NEW_DATA ; String                                                                                                               ;
; ADDR_WIDTH        ; 6        ; Signed Integer                                                                                                       ;
+-------------------+----------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[2].sram_tags|ALTSYNCRAM:data0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                  ;
; WIDTH_A                            ; 20                   ; Signed Integer                                                                                           ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                                                                           ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; WIDTH_B                            ; 20                   ; Signed Integer                                                                                           ;
; WIDTHAD_B                          ; 6                    ; Signed Integer                                                                                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_u6s       ; Untyped                                                                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[2].sram_tags|ALTSYNCRAM:data1 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                  ;
; WIDTH_A                            ; 20                   ; Signed Integer                                                                                           ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                                                                           ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; WIDTH_B                            ; 20                   ; Signed Integer                                                                                           ;
; WIDTHAD_B                          ; 6                    ; Signed Integer                                                                                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_u6s       ; Untyped                                                                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags ;
+-------------------+----------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value    ; Type                                                                                                                 ;
+-------------------+----------+----------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH        ; 20       ; Signed Integer                                                                                                       ;
; SIZE              ; 64       ; Signed Integer                                                                                                       ;
; READ_DURING_WRITE ; NEW_DATA ; String                                                                                                               ;
; ADDR_WIDTH        ; 6        ; Signed Integer                                                                                                       ;
+-------------------+----------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|ALTSYNCRAM:data0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                  ;
; WIDTH_A                            ; 20                   ; Signed Integer                                                                                           ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                                                                           ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; WIDTH_B                            ; 20                   ; Signed Integer                                                                                           ;
; WIDTHAD_B                          ; 6                    ; Signed Integer                                                                                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_u6s       ; Untyped                                                                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|ALTSYNCRAM:data1 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                     ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                  ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                  ;
; WIDTH_A                            ; 20                   ; Signed Integer                                                                                           ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                                                                           ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                  ;
; WIDTH_B                            ; 20                   ; Signed Integer                                                                                           ;
; WIDTHAD_B                          ; 6                    ; Signed Integer                                                                                           ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                  ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_u6s       ; Untyped                                                                                                  ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|cache_lru:lru ;
+-----------------+-------+------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------+
; NUM_SETS        ; 64    ; Signed Integer                                                                                       ;
; NUM_WAYS        ; 4     ; Signed Integer                                                                                       ;
; SET_INDEX_WIDTH ; 6     ; Signed Integer                                                                                       ;
; WAY_INDEX_WIDTH ; 2     ; Signed Integer                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|cache_lru:lru|sram_1r1w:lru_data ;
+-------------------+----------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value    ; Type                                                                                                               ;
+-------------------+----------+--------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH        ; 3        ; Signed Integer                                                                                                     ;
; SIZE              ; 64       ; Signed Integer                                                                                                     ;
; READ_DURING_WRITE ; NEW_DATA ; String                                                                                                             ;
; ADDR_WIDTH        ; 6        ; Signed Integer                                                                                                     ;
+-------------------+----------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|cache_lru:lru|sram_1r1w:lru_data|ALTSYNCRAM:data0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                ;
; WIDTH_A                            ; 3                    ; Signed Integer                                                                                         ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                                                                         ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                ;
; WIDTH_B                            ; 3                    ; Signed Integer                                                                                         ;
; WIDTHAD_B                          ; 6                    ; Signed Integer                                                                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_04s       ; Untyped                                                                                                ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|idx_to_oh:idx_to_oh_thread ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; NUM_SIGNALS    ; 4     ; Signed Integer                                                                                                   ;
; DIRECTION      ; LSB0  ; String                                                                                                           ;
; INDEX_WIDTH    ; 2     ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|idx_to_oh:convert_dd_lane ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; NUM_SIGNALS    ; 16    ; Signed Integer                                                                                                  ;
; DIRECTION      ; MSB0  ; String                                                                                                          ;
; INDEX_WIDTH    ; 4     ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|control_registers:control_registers ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; CORE_ID        ; 0     ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; CORE_ID        ; 0     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|arbiter:arbiter_send ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 4     ; Signed Integer                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|oh_to_idx:oh_to_idx_send_grant ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_SIGNALS    ; 4     ; Signed Integer                                                                                                                                           ;
; DIRECTION      ; LSB0  ; String                                                                                                                                                   ;
; INDEX_WIDTH    ; 2     ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_dcache|idx_to_oh:idx_to_oh_miss_thread ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_SIGNALS    ; 4     ; Signed Integer                                                                                                                                                           ;
; DIRECTION      ; LSB0  ; String                                                                                                                                                                   ;
; INDEX_WIDTH    ; 2     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_dcache|arbiter:arbiter_send ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 4     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_dcache|oh_to_idx:oh_to_idx_send_grant ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_SIGNALS    ; 4     ; Signed Integer                                                                                                                                                          ;
; DIRECTION      ; LSB0  ; String                                                                                                                                                                  ;
; INDEX_WIDTH    ; 2     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_icache|idx_to_oh:idx_to_oh_miss_thread ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_SIGNALS    ; 4     ; Signed Integer                                                                                                                                                           ;
; DIRECTION      ; LSB0  ; String                                                                                                                                                                   ;
; INDEX_WIDTH    ; 2     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_icache|arbiter:arbiter_send ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 4     ; Signed Integer                                                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_icache|oh_to_idx:oh_to_idx_send_grant ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_SIGNALS    ; 4     ; Signed Integer                                                                                                                                                          ;
; DIRECTION      ; LSB0  ; String                                                                                                                                                                  ;
; INDEX_WIDTH    ; 2     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|oh_to_idx:convert_snoop_request_pending ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; NUM_SIGNALS    ; 4     ; Signed Integer                                                                                                                      ;
; DIRECTION      ; LSB0  ; String                                                                                                                              ;
; INDEX_WIDTH    ; 2     ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|idx_to_oh:idx_to_oh_dfill_way ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; NUM_SIGNALS    ; 4     ; Signed Integer                                                                                                            ;
; DIRECTION      ; LSB0  ; String                                                                                                                    ;
; INDEX_WIDTH    ; 2     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|idx_to_oh:idx_to_oh_ifill_way ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; NUM_SIGNALS    ; 4     ; Signed Integer                                                                                                            ;
; DIRECTION      ; LSB0  ; String                                                                                                                    ;
; INDEX_WIDTH    ; 2     ; Signed Integer                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|io_request_queue:io_request_queue ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; CORE_ID        ; 0     ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|io_request_queue:io_request_queue|arbiter:arbiter_send ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 4     ; Signed Integer                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|io_request_queue:io_request_queue|oh_to_idx:oh_to_idx_send_thread ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; NUM_SIGNALS    ; 4     ; Signed Integer                                                                                                          ;
; DIRECTION      ; LSB0  ; String                                                                                                                  ;
; INDEX_WIDTH    ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|io_request_queue:io_request_queue|idx_to_oh:idx_to_oh_wake_thread ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; NUM_SIGNALS    ; 4     ; Signed Integer                                                                                                          ;
; DIRECTION      ; LSB0  ; String                                                                                                                  ;
; INDEX_WIDTH    ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|cache_lru:cache_lru ;
+-----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------+
; NUM_SETS        ; 256   ; Signed Integer                                                                                 ;
; NUM_WAYS        ; 8     ; Signed Integer                                                                                 ;
; SET_INDEX_WIDTH ; 8     ; Signed Integer                                                                                 ;
; WAY_INDEX_WIDTH ; 3     ; Signed Integer                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|cache_lru:cache_lru|sram_1r1w:lru_data ;
+-------------------+----------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value    ; Type                                                                                                         ;
+-------------------+----------+--------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH        ; 7        ; Signed Integer                                                                                               ;
; SIZE              ; 256      ; Signed Integer                                                                                               ;
; READ_DURING_WRITE ; NEW_DATA ; String                                                                                                       ;
; ADDR_WIDTH        ; 8        ; Signed Integer                                                                                               ;
+-------------------+----------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|cache_lru:cache_lru|sram_1r1w:lru_data|ALTSYNCRAM:data0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                             ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                          ;
; WIDTH_A                            ; 7                    ; Signed Integer                                                                                   ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                   ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                          ;
; WIDTH_B                            ; 7                    ; Signed Integer                                                                                   ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                                   ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_c4s       ; Untyped                                                                                          ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[0].sram_tags ;
+-------------------+----------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value    ; Type                                                                                                      ;
+-------------------+----------+-----------------------------------------------------------------------------------------------------------+
; DATA_WIDTH        ; 18       ; Signed Integer                                                                                            ;
; SIZE              ; 256      ; Signed Integer                                                                                            ;
; READ_DURING_WRITE ; NEW_DATA ; String                                                                                                    ;
; ADDR_WIDTH        ; 8        ; Signed Integer                                                                                            ;
+-------------------+----------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[0].sram_tags|ALTSYNCRAM:data0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                          ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                       ;
; WIDTH_A                            ; 18                   ; Signed Integer                                                                                ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_B                            ; 18                   ; Signed Integer                                                                                ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_g7s       ; Untyped                                                                                       ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[0].sram_dirty_flags ;
+-------------------+----------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value    ; Type                                                                                                             ;
+-------------------+----------+------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH        ; 1        ; Signed Integer                                                                                                   ;
; SIZE              ; 256      ; Signed Integer                                                                                                   ;
; READ_DURING_WRITE ; NEW_DATA ; String                                                                                                           ;
; ADDR_WIDTH        ; 8        ; Signed Integer                                                                                                   ;
+-------------------+----------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[0].sram_dirty_flags|ALTSYNCRAM:data0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                              ;
; WIDTH_A                            ; 1                    ; Signed Integer                                                                                       ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                       ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                                       ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_14s       ; Untyped                                                                                              ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[1].sram_tags ;
+-------------------+----------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value    ; Type                                                                                                      ;
+-------------------+----------+-----------------------------------------------------------------------------------------------------------+
; DATA_WIDTH        ; 18       ; Signed Integer                                                                                            ;
; SIZE              ; 256      ; Signed Integer                                                                                            ;
; READ_DURING_WRITE ; NEW_DATA ; String                                                                                                    ;
; ADDR_WIDTH        ; 8        ; Signed Integer                                                                                            ;
+-------------------+----------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[1].sram_tags|ALTSYNCRAM:data0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                          ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                       ;
; WIDTH_A                            ; 18                   ; Signed Integer                                                                                ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_B                            ; 18                   ; Signed Integer                                                                                ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_g7s       ; Untyped                                                                                       ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[1].sram_dirty_flags ;
+-------------------+----------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value    ; Type                                                                                                             ;
+-------------------+----------+------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH        ; 1        ; Signed Integer                                                                                                   ;
; SIZE              ; 256      ; Signed Integer                                                                                                   ;
; READ_DURING_WRITE ; NEW_DATA ; String                                                                                                           ;
; ADDR_WIDTH        ; 8        ; Signed Integer                                                                                                   ;
+-------------------+----------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[1].sram_dirty_flags|ALTSYNCRAM:data0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                              ;
; WIDTH_A                            ; 1                    ; Signed Integer                                                                                       ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                       ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                                       ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_14s       ; Untyped                                                                                              ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[2].sram_tags ;
+-------------------+----------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value    ; Type                                                                                                      ;
+-------------------+----------+-----------------------------------------------------------------------------------------------------------+
; DATA_WIDTH        ; 18       ; Signed Integer                                                                                            ;
; SIZE              ; 256      ; Signed Integer                                                                                            ;
; READ_DURING_WRITE ; NEW_DATA ; String                                                                                                    ;
; ADDR_WIDTH        ; 8        ; Signed Integer                                                                                            ;
+-------------------+----------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[2].sram_tags|ALTSYNCRAM:data0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                          ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                       ;
; WIDTH_A                            ; 18                   ; Signed Integer                                                                                ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_B                            ; 18                   ; Signed Integer                                                                                ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_g7s       ; Untyped                                                                                       ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[2].sram_dirty_flags ;
+-------------------+----------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value    ; Type                                                                                                             ;
+-------------------+----------+------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH        ; 1        ; Signed Integer                                                                                                   ;
; SIZE              ; 256      ; Signed Integer                                                                                                   ;
; READ_DURING_WRITE ; NEW_DATA ; String                                                                                                           ;
; ADDR_WIDTH        ; 8        ; Signed Integer                                                                                                   ;
+-------------------+----------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[2].sram_dirty_flags|ALTSYNCRAM:data0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                              ;
; WIDTH_A                            ; 1                    ; Signed Integer                                                                                       ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                       ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                                       ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_14s       ; Untyped                                                                                              ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[3].sram_tags ;
+-------------------+----------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value    ; Type                                                                                                      ;
+-------------------+----------+-----------------------------------------------------------------------------------------------------------+
; DATA_WIDTH        ; 18       ; Signed Integer                                                                                            ;
; SIZE              ; 256      ; Signed Integer                                                                                            ;
; READ_DURING_WRITE ; NEW_DATA ; String                                                                                                    ;
; ADDR_WIDTH        ; 8        ; Signed Integer                                                                                            ;
+-------------------+----------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[3].sram_tags|ALTSYNCRAM:data0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                          ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                       ;
; WIDTH_A                            ; 18                   ; Signed Integer                                                                                ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_B                            ; 18                   ; Signed Integer                                                                                ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_g7s       ; Untyped                                                                                       ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[3].sram_dirty_flags ;
+-------------------+----------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value    ; Type                                                                                                             ;
+-------------------+----------+------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH        ; 1        ; Signed Integer                                                                                                   ;
; SIZE              ; 256      ; Signed Integer                                                                                                   ;
; READ_DURING_WRITE ; NEW_DATA ; String                                                                                                           ;
; ADDR_WIDTH        ; 8        ; Signed Integer                                                                                                   ;
+-------------------+----------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[3].sram_dirty_flags|ALTSYNCRAM:data0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                              ;
; WIDTH_A                            ; 1                    ; Signed Integer                                                                                       ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                       ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                                       ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_14s       ; Untyped                                                                                              ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[4].sram_tags ;
+-------------------+----------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value    ; Type                                                                                                      ;
+-------------------+----------+-----------------------------------------------------------------------------------------------------------+
; DATA_WIDTH        ; 18       ; Signed Integer                                                                                            ;
; SIZE              ; 256      ; Signed Integer                                                                                            ;
; READ_DURING_WRITE ; NEW_DATA ; String                                                                                                    ;
; ADDR_WIDTH        ; 8        ; Signed Integer                                                                                            ;
+-------------------+----------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[4].sram_tags|ALTSYNCRAM:data0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                          ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                       ;
; WIDTH_A                            ; 18                   ; Signed Integer                                                                                ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_B                            ; 18                   ; Signed Integer                                                                                ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_g7s       ; Untyped                                                                                       ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[4].sram_dirty_flags ;
+-------------------+----------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value    ; Type                                                                                                             ;
+-------------------+----------+------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH        ; 1        ; Signed Integer                                                                                                   ;
; SIZE              ; 256      ; Signed Integer                                                                                                   ;
; READ_DURING_WRITE ; NEW_DATA ; String                                                                                                           ;
; ADDR_WIDTH        ; 8        ; Signed Integer                                                                                                   ;
+-------------------+----------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[4].sram_dirty_flags|ALTSYNCRAM:data0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                              ;
; WIDTH_A                            ; 1                    ; Signed Integer                                                                                       ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                       ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                                       ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_14s       ; Untyped                                                                                              ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[5].sram_tags ;
+-------------------+----------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value    ; Type                                                                                                      ;
+-------------------+----------+-----------------------------------------------------------------------------------------------------------+
; DATA_WIDTH        ; 18       ; Signed Integer                                                                                            ;
; SIZE              ; 256      ; Signed Integer                                                                                            ;
; READ_DURING_WRITE ; NEW_DATA ; String                                                                                                    ;
; ADDR_WIDTH        ; 8        ; Signed Integer                                                                                            ;
+-------------------+----------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[5].sram_tags|ALTSYNCRAM:data0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                          ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                       ;
; WIDTH_A                            ; 18                   ; Signed Integer                                                                                ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_B                            ; 18                   ; Signed Integer                                                                                ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_g7s       ; Untyped                                                                                       ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[5].sram_dirty_flags ;
+-------------------+----------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value    ; Type                                                                                                             ;
+-------------------+----------+------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH        ; 1        ; Signed Integer                                                                                                   ;
; SIZE              ; 256      ; Signed Integer                                                                                                   ;
; READ_DURING_WRITE ; NEW_DATA ; String                                                                                                           ;
; ADDR_WIDTH        ; 8        ; Signed Integer                                                                                                   ;
+-------------------+----------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[5].sram_dirty_flags|ALTSYNCRAM:data0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                              ;
; WIDTH_A                            ; 1                    ; Signed Integer                                                                                       ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                       ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                                       ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_14s       ; Untyped                                                                                              ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[6].sram_tags ;
+-------------------+----------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value    ; Type                                                                                                      ;
+-------------------+----------+-----------------------------------------------------------------------------------------------------------+
; DATA_WIDTH        ; 18       ; Signed Integer                                                                                            ;
; SIZE              ; 256      ; Signed Integer                                                                                            ;
; READ_DURING_WRITE ; NEW_DATA ; String                                                                                                    ;
; ADDR_WIDTH        ; 8        ; Signed Integer                                                                                            ;
+-------------------+----------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[6].sram_tags|ALTSYNCRAM:data0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                          ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                       ;
; WIDTH_A                            ; 18                   ; Signed Integer                                                                                ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_B                            ; 18                   ; Signed Integer                                                                                ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_g7s       ; Untyped                                                                                       ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[6].sram_dirty_flags ;
+-------------------+----------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value    ; Type                                                                                                             ;
+-------------------+----------+------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH        ; 1        ; Signed Integer                                                                                                   ;
; SIZE              ; 256      ; Signed Integer                                                                                                   ;
; READ_DURING_WRITE ; NEW_DATA ; String                                                                                                           ;
; ADDR_WIDTH        ; 8        ; Signed Integer                                                                                                   ;
+-------------------+----------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[6].sram_dirty_flags|ALTSYNCRAM:data0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                              ;
; WIDTH_A                            ; 1                    ; Signed Integer                                                                                       ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                       ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                                       ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_14s       ; Untyped                                                                                              ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags ;
+-------------------+----------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value    ; Type                                                                                                      ;
+-------------------+----------+-----------------------------------------------------------------------------------------------------------+
; DATA_WIDTH        ; 18       ; Signed Integer                                                                                            ;
; SIZE              ; 256      ; Signed Integer                                                                                            ;
; READ_DURING_WRITE ; NEW_DATA ; String                                                                                                    ;
; ADDR_WIDTH        ; 8        ; Signed Integer                                                                                            ;
+-------------------+----------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|ALTSYNCRAM:data0 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                          ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                       ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                       ;
; WIDTH_A                            ; 18                   ; Signed Integer                                                                                ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_B                            ; 18                   ; Signed Integer                                                                                ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                       ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                       ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                       ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                       ;
; CBXI_PARAMETER                     ; altsyncram_g7s       ; Untyped                                                                                       ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_dirty_flags ;
+-------------------+----------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value    ; Type                                                                                                             ;
+-------------------+----------+------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH        ; 1        ; Signed Integer                                                                                                   ;
; SIZE              ; 256      ; Signed Integer                                                                                                   ;
; READ_DURING_WRITE ; NEW_DATA ; String                                                                                                           ;
; ADDR_WIDTH        ; 8        ; Signed Integer                                                                                                   ;
+-------------------+----------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_dirty_flags|ALTSYNCRAM:data0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                              ;
; WIDTH_A                            ; 1                    ; Signed Integer                                                                                       ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                       ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                              ;
; WIDTH_B                            ; 1                    ; Signed Integer                                                                                       ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                                       ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_14s       ; Untyped                                                                                              ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|oh_to_idx:oh_to_idx_hit_way ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
; NUM_SIGNALS    ; 8     ; Signed Integer                                                                                            ;
; DIRECTION      ; LSB0  ; String                                                                                                    ;
; INDEX_WIDTH    ; 3     ; Signed Integer                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|sram_1r1w:sram_l2_data ;
+-------------------+----------+------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value    ; Type                                                                                           ;
+-------------------+----------+------------------------------------------------------------------------------------------------+
; DATA_WIDTH        ; 512      ; Signed Integer                                                                                 ;
; SIZE              ; 2048     ; Signed Integer                                                                                 ;
; READ_DURING_WRITE ; NEW_DATA ; String                                                                                         ;
; ADDR_WIDTH        ; 11       ; Signed Integer                                                                                 ;
+-------------------+----------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|sram_1r1w:sram_l2_data|ALTSYNCRAM:data0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                               ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                            ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                            ;
; WIDTH_A                            ; 512                  ; Signed Integer                                                                     ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                                                     ;
; NUMWORDS_A                         ; 1                    ; Untyped                                                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                            ;
; WIDTH_B                            ; 512                  ; Signed Integer                                                                     ;
; WIDTHAD_B                          ; 11                   ; Signed Integer                                                                     ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                            ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                            ;
; CBXI_PARAMETER                     ; altsyncram_2ds       ; Untyped                                                                            ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|l2_cache_pending_miss_cam:l2_cache_pending_miss_cam ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                          ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; QUEUE_SIZE       ; 16    ; Signed Integer                                                                                                                                ;
; QUEUE_ADDR_WIDTH ; 4     ; Signed Integer                                                                                                                                ;
+------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|l2_cache_pending_miss_cam:l2_cache_pending_miss_cam|oh_to_idx:oh_to_idx_next_empty ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_SIGNALS    ; 16    ; Signed Integer                                                                                                                                                                 ;
; DIRECTION      ; LSB0  ; String                                                                                                                                                                         ;
; INDEX_WIDTH    ; 4     ; Signed Integer                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|l2_cache_pending_miss_cam:l2_cache_pending_miss_cam|cam:cam_pending_miss ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_ENTRIES    ; 16    ; Signed Integer                                                                                                                                                       ;
; KEY_WIDTH      ; 26    ; Signed Integer                                                                                                                                                       ;
; INDEX_WIDTH    ; 4     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|l2_cache_pending_miss_cam:l2_cache_pending_miss_cam|cam:cam_pending_miss|oh_to_idx:oh_to_idx_hit ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_SIGNALS    ; 16    ; Signed Integer                                                                                                                                                                               ;
; DIRECTION      ; LSB0  ; String                                                                                                                                                                                       ;
; INDEX_WIDTH    ; 4     ; Signed Integer                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback ;
+------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                                                                      ;
+------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; WIDTH                  ; 538   ; Signed Integer                                                                                                            ;
; SIZE                   ; 8     ; Signed Integer                                                                                                            ;
; ALMOST_FULL_THRESHOLD  ; 4     ; Signed Integer                                                                                                            ;
; ALMOST_EMPTY_THRESHOLD ; 1     ; Signed Integer                                                                                                            ;
+------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|SCFIFO:scfifo ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                            ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                      ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                                    ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                                    ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                                  ;
; lpm_width               ; 538          ; Signed Integer                                                                                                                  ;
; LPM_NUMWORDS            ; 8            ; Signed Integer                                                                                                                  ;
; LPM_WIDTHU              ; 3            ; Untyped                                                                                                                         ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                         ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                                                         ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                                                         ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                         ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                         ;
; ALMOST_FULL_VALUE       ; 4            ; Signed Integer                                                                                                                  ;
; ALMOST_EMPTY_VALUE      ; 2            ; Signed Integer                                                                                                                  ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                         ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                         ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                         ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                         ;
; CBXI_PARAMETER          ; scfifo_0iu   ; Untyped                                                                                                                         ;
+-------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load ;
+------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                                                                 ;
+------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; WIDTH                  ; 617   ; Signed Integer                                                                                                       ;
; SIZE                   ; 8     ; Signed Integer                                                                                                       ;
; ALMOST_FULL_THRESHOLD  ; 4     ; Signed Integer                                                                                                       ;
; ALMOST_EMPTY_THRESHOLD ; 1     ; Signed Integer                                                                                                       ;
+------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|SCFIFO:scfifo ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                                                                       ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                                                                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                                                                               ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                                                                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                                                                             ;
; lpm_width               ; 617          ; Signed Integer                                                                                                             ;
; LPM_NUMWORDS            ; 8            ; Signed Integer                                                                                                             ;
; LPM_WIDTHU              ; 3            ; Untyped                                                                                                                    ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                                                                    ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                                                                    ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                                                                    ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                                                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                                                                    ;
; ALMOST_FULL_VALUE       ; 4            ; Signed Integer                                                                                                             ;
; ALMOST_EMPTY_VALUE      ; 2            ; Signed Integer                                                                                                             ;
; USE_EAB                 ; ON           ; Untyped                                                                                                                    ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                                                                    ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                                                                    ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                                                                    ;
; CBXI_PARAMETER          ; scfifo_uhu   ; Untyped                                                                                                                    ;
+-------------------------+--------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nyuzi:nyuzi|performance_counters:performance_counters ;
+----------------+-------+---------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                      ;
+----------------+-------+---------------------------------------------------------------------------+
; NUM_COUNTERS   ; 11    ; Signed Integer                                                            ;
+----------------+-------+---------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: synchronizer:reset_synchronizer ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                      ;
; RESET_STATE    ; 0     ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_controller:sdram_controller ;
+----------------------+-------+-------------------------------------------------+
; Parameter Name       ; Value ; Type                                            ;
+----------------------+-------+-------------------------------------------------+
; DATA_WIDTH           ; 32    ; Signed Integer                                  ;
; ROW_ADDR_WIDTH       ; 13    ; Signed Integer                                  ;
; COL_ADDR_WIDTH       ; 10    ; Signed Integer                                  ;
; T_POWERUP            ; 10000 ; Signed Integer                                  ;
; T_ROW_PRECHARGE      ; 1     ; Signed Integer                                  ;
; T_AUTO_REFRESH_CYCLE ; 3     ; Signed Integer                                  ;
; T_RAS_CAS_DELAY      ; 1     ; Signed Integer                                  ;
; T_REFRESH            ; 390   ; Signed Integer                                  ;
; T_CAS_LATENCY        ; 1     ; Signed Integer                                  ;
+----------------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_controller:sdram_controller|sync_fifo:load_fifo ;
+------------------------+-------+-------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                              ;
+------------------------+-------+-------------------------------------------------------------------+
; WIDTH                  ; 32    ; Signed Integer                                                    ;
; SIZE                   ; 8     ; Signed Integer                                                    ;
; ALMOST_FULL_THRESHOLD  ; 8     ; Signed Integer                                                    ;
; ALMOST_EMPTY_THRESHOLD ; 1     ; Signed Integer                                                    ;
+------------------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_controller:sdram_controller|sync_fifo:load_fifo|SCFIFO:scfifo ;
+-------------------------+--------------+-------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                    ;
+-------------------------+--------------+-------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                          ;
; lpm_width               ; 32           ; Signed Integer                                                          ;
; LPM_NUMWORDS            ; 8            ; Signed Integer                                                          ;
; LPM_WIDTHU              ; 3            ; Untyped                                                                 ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                 ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                 ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                 ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                 ;
; ALMOST_FULL_VALUE       ; 8            ; Signed Integer                                                          ;
; ALMOST_EMPTY_VALUE      ; 2            ; Signed Integer                                                          ;
; USE_EAB                 ; ON           ; Untyped                                                                 ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                 ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                 ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                 ;
; CBXI_PARAMETER          ; scfifo_9gu   ; Untyped                                                                 ;
+-------------------------+--------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_controller:sdram_controller|sync_fifo:store_fifo ;
+------------------------+-------+--------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                               ;
+------------------------+-------+--------------------------------------------------------------------+
; WIDTH                  ; 32    ; Signed Integer                                                     ;
; SIZE                   ; 8     ; Signed Integer                                                     ;
; ALMOST_FULL_THRESHOLD  ; 8     ; Signed Integer                                                     ;
; ALMOST_EMPTY_THRESHOLD ; 1     ; Signed Integer                                                     ;
+------------------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_controller:sdram_controller|sync_fifo:store_fifo|SCFIFO:scfifo ;
+-------------------------+--------------+--------------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                     ;
+-------------------------+--------------+--------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                           ;
; lpm_width               ; 32           ; Signed Integer                                                           ;
; LPM_NUMWORDS            ; 8            ; Signed Integer                                                           ;
; LPM_WIDTHU              ; 3            ; Untyped                                                                  ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                                  ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                                  ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                                  ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                                  ;
; ALMOST_FULL_VALUE       ; 8            ; Signed Integer                                                           ;
; ALMOST_EMPTY_VALUE      ; 2            ; Signed Integer                                                           ;
; USE_EAB                 ; ON           ; Untyped                                                                  ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                                  ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                                  ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                                  ;
; CBXI_PARAMETER          ; scfifo_9gu   ; Untyped                                                                  ;
+-------------------------+--------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_controller|sync_fifo:pixel_fifo ;
+------------------------+-------+----------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                           ;
+------------------------+-------+----------------------------------------------------------------+
; WIDTH                  ; 32    ; Signed Integer                                                 ;
; SIZE                   ; 128   ; Signed Integer                                                 ;
; ALMOST_FULL_THRESHOLD  ; 128   ; Signed Integer                                                 ;
; ALMOST_EMPTY_THRESHOLD ; 63    ; Signed Integer                                                 ;
+------------------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_controller|sync_fifo:pixel_fifo|SCFIFO:scfifo ;
+-------------------------+--------------+----------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                 ;
+-------------------------+--------------+----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                       ;
; lpm_width               ; 32           ; Signed Integer                                                       ;
; LPM_NUMWORDS            ; 128          ; Signed Integer                                                       ;
; LPM_WIDTHU              ; 7            ; Untyped                                                              ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                              ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                              ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                              ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                              ;
; ALMOST_FULL_VALUE       ; 128          ; Signed Integer                                                       ;
; ALMOST_EMPTY_VALUE      ; 64           ; Signed Integer                                                       ;
; USE_EAB                 ; ON           ; Untyped                                                              ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                              ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                              ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                              ;
; CBXI_PARAMETER          ; scfifo_bou   ; Untyped                                                              ;
+-------------------------+--------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga_controller|vga_timing_generator:timing_generator ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; HSYNC_START    ; 16    ; Signed Integer                                                                          ;
; HSYNC_END      ; 112   ; Signed Integer                                                                          ;
; HVISIBLE_START ; 159   ; Signed Integer                                                                          ;
; HVISIBLE_END   ; 799   ; Signed Integer                                                                          ;
; VSYNC_START    ; 10    ; Signed Integer                                                                          ;
; VSYNC_END      ; 12    ; Signed Integer                                                                          ;
; VVISIBLE_START ; 45    ; Signed Integer                                                                          ;
; VVISIBLE_END   ; 524   ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart:uart ;
+----------------+-------+-------------------------------+
; Parameter Name ; Value ; Type                          ;
+----------------+-------+-------------------------------+
; BASE_ADDRESS   ; 24    ; Signed Integer                ;
; BAUD_DIVIDE    ; 54    ; Signed Integer                ;
+----------------+-------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart:uart|uart_transmit:uart_transmit ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; BAUD_DIVIDE    ; 432   ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart:uart|uart_receive:uart_receive ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; BAUD_DIVIDE    ; 54    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart:uart|uart_receive:uart_receive|synchronizer:rx_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                       ;
; RESET_STATE    ; 1     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart:uart|sync_fifo:rx_fifo ;
+------------------------+-------+-----------------------------------------+
; Parameter Name         ; Value ; Type                                    ;
+------------------------+-------+-----------------------------------------+
; WIDTH                  ; 8     ; Signed Integer                          ;
; SIZE                   ; 8     ; Signed Integer                          ;
; ALMOST_FULL_THRESHOLD  ; 8     ; Signed Integer                          ;
; ALMOST_EMPTY_THRESHOLD ; 1     ; Signed Integer                          ;
+------------------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart:uart|sync_fifo:rx_fifo|SCFIFO:scfifo ;
+-------------------------+--------------+-----------------------------------------------+
; Parameter Name          ; Value        ; Type                                          ;
+-------------------------+--------------+-----------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                ;
; lpm_width               ; 8            ; Signed Integer                                ;
; LPM_NUMWORDS            ; 8            ; Signed Integer                                ;
; LPM_WIDTHU              ; 3            ; Untyped                                       ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                       ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                       ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                       ;
; ALMOST_FULL_VALUE       ; 8            ; Signed Integer                                ;
; ALMOST_EMPTY_VALUE      ; 2            ; Signed Integer                                ;
; USE_EAB                 ; ON           ; Untyped                                       ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                       ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                       ;
; CBXI_PARAMETER          ; scfifo_seu   ; Untyped                                       ;
+-------------------------+--------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gpio_controller:gpio_controller ;
+---------------------+----------------------------------+---------------------+
; Parameter Name      ; Value                            ; Type                ;
+---------------------+----------------------------------+---------------------+
; BASE_ADDRESS        ; 00000000000000000000000001011000 ; Unsigned Binary     ;
; NUM_PINS            ; 6                                ; Signed Integer      ;
; ENABLE_SYNCHRONIZER ; 0                                ; Signed Integer      ;
+---------------------+----------------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ps2_controller:ps2_controller ;
+----------------+----------------------------------+------------------------+
; Parameter Name ; Value                            ; Type                   ;
+----------------+----------------------------------+------------------------+
; BASE_ADDRESS   ; 00000000000000000000000000111000 ; Unsigned Binary        ;
+----------------+----------------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ps2_controller:ps2_controller|synchronizer:input_synchronizer ;
+----------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------+
; WIDTH          ; 2     ; Signed Integer                                                                    ;
; RESET_STATE    ; 11    ; Unsigned Binary                                                                   ;
+----------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ps2_controller:ps2_controller|sync_fifo:input_fifo ;
+------------------------+-------+----------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                           ;
+------------------------+-------+----------------------------------------------------------------+
; WIDTH                  ; 8     ; Signed Integer                                                 ;
; SIZE                   ; 16    ; Signed Integer                                                 ;
; ALMOST_FULL_THRESHOLD  ; 15    ; Signed Integer                                                 ;
; ALMOST_EMPTY_THRESHOLD ; 1     ; Signed Integer                                                 ;
+------------------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ps2_controller:ps2_controller|sync_fifo:input_fifo|SCFIFO:scfifo ;
+-------------------------+--------------+----------------------------------------------------------------------+
; Parameter Name          ; Value        ; Type                                                                 ;
+-------------------------+--------------+----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                                                       ;
; lpm_width               ; 8            ; Signed Integer                                                       ;
; LPM_NUMWORDS            ; 16           ; Signed Integer                                                       ;
; LPM_WIDTHU              ; 4            ; Untyped                                                              ;
; LPM_SHOWAHEAD           ; ON           ; Untyped                                                              ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                                              ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                                              ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF          ; Untyped                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                                              ;
; ALMOST_FULL_VALUE       ; 15           ; Signed Integer                                                       ;
; ALMOST_EMPTY_VALUE      ; 2            ; Signed Integer                                                       ;
; USE_EAB                 ; ON           ; Untyped                                                              ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                                              ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                                              ;
; OPTIMIZE_FOR_SPEED      ; 5            ; Untyped                                                              ;
; CBXI_PARAMETER          ; scfifo_rhu   ; Untyped                                                              ;
+-------------------------+--------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|altshift_taps:fx1_result_is_inf_rtl_0 ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                       ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                    ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                    ;
; TAP_DISTANCE   ; 4              ; Untyped                                                                                                                    ;
; WIDTH          ; 192            ; Untyped                                                                                                                    ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                    ;
; CBXI_PARAMETER ; shift_taps_28m ; Untyped                                                                                                                    ;
+----------------+----------------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|altshift_taps:fx3_instruction.has_dest_rtl_0 ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                              ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                           ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                           ;
; TAP_DISTANCE   ; 3              ; Untyped                                                                                                                           ;
; WIDTH          ; 549            ; Untyped                                                                                                                           ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                           ;
; CBXI_PARAMETER ; shift_taps_9mm ; Untyped                                                                                                                           ;
+----------------+----------------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|altshift_taps:fx2_mul_exponent_rtl_0 ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                                                      ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                                                   ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                                                   ;
; TAP_DISTANCE   ; 3              ; Untyped                                                                                                                   ;
; WIDTH          ; 224            ; Untyped                                                                                                                   ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                                                   ;
; CBXI_PARAMETER ; shift_taps_t7m ; Untyped                                                                                                                   ;
+----------------+----------------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                  ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                        ;
; LPM_WIDTHA                                     ; 33           ; Untyped                                                               ;
; LPM_WIDTHB                                     ; 33           ; Untyped                                                               ;
; LPM_WIDTHP                                     ; 66           ; Untyped                                                               ;
; LPM_WIDTHR                                     ; 66           ; Untyped                                                               ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                               ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                               ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                               ;
; LATENCY                                        ; 0            ; Untyped                                                               ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                               ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                               ;
; USE_EAB                                        ; OFF          ; Untyped                                                               ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                               ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                               ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                               ;
; CBXI_PARAMETER                                 ; mult_86t     ; Untyped                                                               ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                               ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                               ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1 ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                  ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                        ;
; LPM_WIDTHA                                     ; 33           ; Untyped                                                               ;
; LPM_WIDTHB                                     ; 33           ; Untyped                                                               ;
; LPM_WIDTHP                                     ; 66           ; Untyped                                                               ;
; LPM_WIDTHR                                     ; 66           ; Untyped                                                               ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                               ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                               ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                               ;
; LATENCY                                        ; 0            ; Untyped                                                               ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                               ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                               ;
; USE_EAB                                        ; OFF          ; Untyped                                                               ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                               ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                               ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                               ;
; CBXI_PARAMETER                                 ; mult_86t     ; Untyped                                                               ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                               ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                               ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2 ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                  ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                        ;
; LPM_WIDTHA                                     ; 33           ; Untyped                                                               ;
; LPM_WIDTHB                                     ; 33           ; Untyped                                                               ;
; LPM_WIDTHP                                     ; 66           ; Untyped                                                               ;
; LPM_WIDTHR                                     ; 66           ; Untyped                                                               ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                               ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                               ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                               ;
; LATENCY                                        ; 0            ; Untyped                                                               ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                               ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                               ;
; USE_EAB                                        ; OFF          ; Untyped                                                               ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                               ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                               ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                               ;
; CBXI_PARAMETER                                 ; mult_86t     ; Untyped                                                               ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                               ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                               ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3 ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                  ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                        ;
; LPM_WIDTHA                                     ; 33           ; Untyped                                                               ;
; LPM_WIDTHB                                     ; 33           ; Untyped                                                               ;
; LPM_WIDTHP                                     ; 66           ; Untyped                                                               ;
; LPM_WIDTHR                                     ; 66           ; Untyped                                                               ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                               ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                               ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                               ;
; LATENCY                                        ; 0            ; Untyped                                                               ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                               ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                               ;
; USE_EAB                                        ; OFF          ; Untyped                                                               ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                               ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                               ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                               ;
; CBXI_PARAMETER                                 ; mult_86t     ; Untyped                                                               ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                               ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                               ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult4 ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                  ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                        ;
; LPM_WIDTHA                                     ; 33           ; Untyped                                                               ;
; LPM_WIDTHB                                     ; 33           ; Untyped                                                               ;
; LPM_WIDTHP                                     ; 66           ; Untyped                                                               ;
; LPM_WIDTHR                                     ; 66           ; Untyped                                                               ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                               ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                               ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                               ;
; LATENCY                                        ; 0            ; Untyped                                                               ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                               ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                               ;
; USE_EAB                                        ; OFF          ; Untyped                                                               ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                               ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                               ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                               ;
; CBXI_PARAMETER                                 ; mult_86t     ; Untyped                                                               ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                               ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                               ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult5 ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                  ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                        ;
; LPM_WIDTHA                                     ; 33           ; Untyped                                                               ;
; LPM_WIDTHB                                     ; 33           ; Untyped                                                               ;
; LPM_WIDTHP                                     ; 66           ; Untyped                                                               ;
; LPM_WIDTHR                                     ; 66           ; Untyped                                                               ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                               ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                               ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                               ;
; LATENCY                                        ; 0            ; Untyped                                                               ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                               ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                               ;
; USE_EAB                                        ; OFF          ; Untyped                                                               ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                               ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                               ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                               ;
; CBXI_PARAMETER                                 ; mult_86t     ; Untyped                                                               ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                               ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                               ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult6 ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                  ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                        ;
; LPM_WIDTHA                                     ; 33           ; Untyped                                                               ;
; LPM_WIDTHB                                     ; 33           ; Untyped                                                               ;
; LPM_WIDTHP                                     ; 66           ; Untyped                                                               ;
; LPM_WIDTHR                                     ; 66           ; Untyped                                                               ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                               ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                               ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                               ;
; LATENCY                                        ; 0            ; Untyped                                                               ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                               ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                               ;
; USE_EAB                                        ; OFF          ; Untyped                                                               ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                               ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                               ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                               ;
; CBXI_PARAMETER                                 ; mult_86t     ; Untyped                                                               ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                               ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                               ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult7 ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                  ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                        ;
; LPM_WIDTHA                                     ; 33           ; Untyped                                                               ;
; LPM_WIDTHB                                     ; 33           ; Untyped                                                               ;
; LPM_WIDTHP                                     ; 66           ; Untyped                                                               ;
; LPM_WIDTHR                                     ; 66           ; Untyped                                                               ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                               ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                               ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                               ;
; LATENCY                                        ; 0            ; Untyped                                                               ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                               ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                               ;
; USE_EAB                                        ; OFF          ; Untyped                                                               ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                               ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                               ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                               ;
; CBXI_PARAMETER                                 ; mult_86t     ; Untyped                                                               ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                               ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                               ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult8 ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                  ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                        ;
; LPM_WIDTHA                                     ; 33           ; Untyped                                                               ;
; LPM_WIDTHB                                     ; 33           ; Untyped                                                               ;
; LPM_WIDTHP                                     ; 66           ; Untyped                                                               ;
; LPM_WIDTHR                                     ; 66           ; Untyped                                                               ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                               ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                               ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                               ;
; LATENCY                                        ; 0            ; Untyped                                                               ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                               ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                               ;
; USE_EAB                                        ; OFF          ; Untyped                                                               ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                               ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                               ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                               ;
; CBXI_PARAMETER                                 ; mult_86t     ; Untyped                                                               ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                               ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                               ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult9 ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                  ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                            ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                          ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                        ;
; LPM_WIDTHA                                     ; 33           ; Untyped                                                               ;
; LPM_WIDTHB                                     ; 33           ; Untyped                                                               ;
; LPM_WIDTHP                                     ; 66           ; Untyped                                                               ;
; LPM_WIDTHR                                     ; 66           ; Untyped                                                               ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                               ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                               ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                               ;
; LATENCY                                        ; 0            ; Untyped                                                               ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                               ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                               ;
; USE_EAB                                        ; OFF          ; Untyped                                                               ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                               ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                               ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                               ;
; CBXI_PARAMETER                                 ; mult_86t     ; Untyped                                                               ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                               ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                               ;
+------------------------------------------------+--------------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult10 ;
+------------------------------------------------+--------------+------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                   ;
+------------------------------------------------+--------------+------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                         ;
; LPM_WIDTHA                                     ; 33           ; Untyped                                                                ;
; LPM_WIDTHB                                     ; 33           ; Untyped                                                                ;
; LPM_WIDTHP                                     ; 66           ; Untyped                                                                ;
; LPM_WIDTHR                                     ; 66           ; Untyped                                                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                ;
; LATENCY                                        ; 0            ; Untyped                                                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                ;
; USE_EAB                                        ; OFF          ; Untyped                                                                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                ;
; CBXI_PARAMETER                                 ; mult_86t     ; Untyped                                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                ;
+------------------------------------------------+--------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult11 ;
+------------------------------------------------+--------------+------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                   ;
+------------------------------------------------+--------------+------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                         ;
; LPM_WIDTHA                                     ; 33           ; Untyped                                                                ;
; LPM_WIDTHB                                     ; 33           ; Untyped                                                                ;
; LPM_WIDTHP                                     ; 66           ; Untyped                                                                ;
; LPM_WIDTHR                                     ; 66           ; Untyped                                                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                ;
; LATENCY                                        ; 0            ; Untyped                                                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                ;
; USE_EAB                                        ; OFF          ; Untyped                                                                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                ;
; CBXI_PARAMETER                                 ; mult_86t     ; Untyped                                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                ;
+------------------------------------------------+--------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult12 ;
+------------------------------------------------+--------------+------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                   ;
+------------------------------------------------+--------------+------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                         ;
; LPM_WIDTHA                                     ; 33           ; Untyped                                                                ;
; LPM_WIDTHB                                     ; 33           ; Untyped                                                                ;
; LPM_WIDTHP                                     ; 66           ; Untyped                                                                ;
; LPM_WIDTHR                                     ; 66           ; Untyped                                                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                ;
; LATENCY                                        ; 0            ; Untyped                                                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                ;
; USE_EAB                                        ; OFF          ; Untyped                                                                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                ;
; CBXI_PARAMETER                                 ; mult_86t     ; Untyped                                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                ;
+------------------------------------------------+--------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult13 ;
+------------------------------------------------+--------------+------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                   ;
+------------------------------------------------+--------------+------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                         ;
; LPM_WIDTHA                                     ; 33           ; Untyped                                                                ;
; LPM_WIDTHB                                     ; 33           ; Untyped                                                                ;
; LPM_WIDTHP                                     ; 66           ; Untyped                                                                ;
; LPM_WIDTHR                                     ; 66           ; Untyped                                                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                ;
; LATENCY                                        ; 0            ; Untyped                                                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                ;
; USE_EAB                                        ; OFF          ; Untyped                                                                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                ;
; CBXI_PARAMETER                                 ; mult_86t     ; Untyped                                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                ;
+------------------------------------------------+--------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult14 ;
+------------------------------------------------+--------------+------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                   ;
+------------------------------------------------+--------------+------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                         ;
; LPM_WIDTHA                                     ; 33           ; Untyped                                                                ;
; LPM_WIDTHB                                     ; 33           ; Untyped                                                                ;
; LPM_WIDTHP                                     ; 66           ; Untyped                                                                ;
; LPM_WIDTHR                                     ; 66           ; Untyped                                                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                ;
; LATENCY                                        ; 0            ; Untyped                                                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                ;
; USE_EAB                                        ; OFF          ; Untyped                                                                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                ;
; CBXI_PARAMETER                                 ; mult_86t     ; Untyped                                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                ;
+------------------------------------------------+--------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult15 ;
+------------------------------------------------+--------------+------------------------------------------------------------------------+
; Parameter Name                                 ; Value        ; Type                                                                   ;
+------------------------------------------------+--------------+------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE                                                         ;
; LPM_WIDTHA                                     ; 33           ; Untyped                                                                ;
; LPM_WIDTHB                                     ; 33           ; Untyped                                                                ;
; LPM_WIDTHP                                     ; 66           ; Untyped                                                                ;
; LPM_WIDTHR                                     ; 66           ; Untyped                                                                ;
; LPM_WIDTHS                                     ; 1            ; Untyped                                                                ;
; LPM_REPRESENTATION                             ; SIGNED       ; Untyped                                                                ;
; LPM_PIPELINE                                   ; 0            ; Untyped                                                                ;
; LATENCY                                        ; 0            ; Untyped                                                                ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                                                                ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped                                                                ;
; USE_EAB                                        ; OFF          ; Untyped                                                                ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped                                                                ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                                                                ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                                                                ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K                                                    ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                                                                ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                                                                ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                                                                ;
; CBXI_PARAMETER                                 ; mult_86t     ; Untyped                                                                ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                                                                ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                                                                ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                                                                ;
+------------------------------------------------+--------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                      ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                     ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 68                                                                                                                                        ;
; Entity Instance                           ; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[0].sram_tags|ALTSYNCRAM:data0                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 20                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 20                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                 ;
; Entity Instance                           ; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[1].sram_tags|ALTSYNCRAM:data0                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 20                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 20                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                 ;
; Entity Instance                           ; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[2].sram_tags|ALTSYNCRAM:data0                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 20                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 20                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                 ;
; Entity Instance                           ; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[3].sram_tags|ALTSYNCRAM:data0                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 20                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 20                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                 ;
; Entity Instance                           ; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|cache_lru:cache_lru|sram_1r1w:lru_data|ALTSYNCRAM:data0               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 3                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 3                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                 ;
; Entity Instance                           ; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|ALTSYNCRAM:data0                            ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 512                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 512                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                 ;
; Entity Instance                           ; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:scalar_registers|ALTSYNCRAM:data0                     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 32                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 32                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                 ;
; Entity Instance                           ; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:scalar_registers|ALTSYNCRAM:data1                     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 32                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 32                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                 ;
; Entity Instance                           ; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[0].vector_registers|ALTSYNCRAM:data0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 32                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 32                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                 ;
; Entity Instance                           ; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[0].vector_registers|ALTSYNCRAM:data1  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 32                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 32                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                 ;
; Entity Instance                           ; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[1].vector_registers|ALTSYNCRAM:data0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 32                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 32                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                 ;
; Entity Instance                           ; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[1].vector_registers|ALTSYNCRAM:data1  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 32                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 32                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                 ;
; Entity Instance                           ; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[2].vector_registers|ALTSYNCRAM:data0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 32                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 32                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                 ;
; Entity Instance                           ; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[2].vector_registers|ALTSYNCRAM:data1  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 32                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 32                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                 ;
; Entity Instance                           ; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[3].vector_registers|ALTSYNCRAM:data0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 32                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 32                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                 ;
; Entity Instance                           ; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[3].vector_registers|ALTSYNCRAM:data1  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 32                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 32                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                 ;
; Entity Instance                           ; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[4].vector_registers|ALTSYNCRAM:data0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 32                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 32                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                 ;
; Entity Instance                           ; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[4].vector_registers|ALTSYNCRAM:data1  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 32                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 32                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                 ;
; Entity Instance                           ; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[5].vector_registers|ALTSYNCRAM:data0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 32                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 32                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                 ;
; Entity Instance                           ; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[5].vector_registers|ALTSYNCRAM:data1  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 32                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 32                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                 ;
; Entity Instance                           ; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[6].vector_registers|ALTSYNCRAM:data0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 32                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 32                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                 ;
; Entity Instance                           ; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[6].vector_registers|ALTSYNCRAM:data1  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 32                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 32                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                 ;
; Entity Instance                           ; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[7].vector_registers|ALTSYNCRAM:data0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 32                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 32                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                 ;
; Entity Instance                           ; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[7].vector_registers|ALTSYNCRAM:data1  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 32                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 32                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                 ;
; Entity Instance                           ; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[8].vector_registers|ALTSYNCRAM:data0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 32                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 32                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                 ;
; Entity Instance                           ; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[8].vector_registers|ALTSYNCRAM:data1  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 32                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 32                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                 ;
; Entity Instance                           ; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[9].vector_registers|ALTSYNCRAM:data0  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 32                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 32                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                 ;
; Entity Instance                           ; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[9].vector_registers|ALTSYNCRAM:data1  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 32                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 32                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                 ;
; Entity Instance                           ; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[10].vector_registers|ALTSYNCRAM:data0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 32                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 32                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                 ;
; Entity Instance                           ; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[10].vector_registers|ALTSYNCRAM:data1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 32                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 32                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                 ;
; Entity Instance                           ; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[11].vector_registers|ALTSYNCRAM:data0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 32                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 32                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                 ;
; Entity Instance                           ; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[11].vector_registers|ALTSYNCRAM:data1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 32                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 32                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                 ;
; Entity Instance                           ; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[12].vector_registers|ALTSYNCRAM:data0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 32                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 32                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                 ;
; Entity Instance                           ; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[12].vector_registers|ALTSYNCRAM:data1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 32                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 32                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                 ;
; Entity Instance                           ; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[13].vector_registers|ALTSYNCRAM:data0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 32                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 32                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                 ;
; Entity Instance                           ; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[13].vector_registers|ALTSYNCRAM:data1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 32                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 32                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                 ;
; Entity Instance                           ; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[14].vector_registers|ALTSYNCRAM:data0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 32                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 32                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                 ;
; Entity Instance                           ; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[14].vector_registers|ALTSYNCRAM:data1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 32                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 32                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                 ;
; Entity Instance                           ; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[15].vector_registers|ALTSYNCRAM:data0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 32                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 32                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                 ;
; Entity Instance                           ; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[15].vector_registers|ALTSYNCRAM:data1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 32                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 32                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                 ;
; Entity Instance                           ; nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|ALTSYNCRAM:data0                                 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 512                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 512                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                 ;
; Entity Instance                           ; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[0].sram_tags|ALTSYNCRAM:data0                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 20                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 20                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                 ;
; Entity Instance                           ; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[0].sram_tags|ALTSYNCRAM:data1                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 20                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 20                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                 ;
; Entity Instance                           ; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[1].sram_tags|ALTSYNCRAM:data0                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 20                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 20                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                 ;
; Entity Instance                           ; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[1].sram_tags|ALTSYNCRAM:data1                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 20                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 20                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                 ;
; Entity Instance                           ; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[2].sram_tags|ALTSYNCRAM:data0                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 20                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 20                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                 ;
; Entity Instance                           ; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[2].sram_tags|ALTSYNCRAM:data1                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 20                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 20                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                 ;
; Entity Instance                           ; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|ALTSYNCRAM:data0                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 20                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 20                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                 ;
; Entity Instance                           ; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|ALTSYNCRAM:data1                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 20                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 20                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                 ;
; Entity Instance                           ; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|cache_lru:lru|sram_1r1w:lru_data|ALTSYNCRAM:data0                     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 3                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 3                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                 ;
; Entity Instance                           ; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|cache_lru:cache_lru|sram_1r1w:lru_data|ALTSYNCRAM:data0                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 7                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 7                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                 ;
; Entity Instance                           ; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[0].sram_tags|ALTSYNCRAM:data0                              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 18                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 18                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                 ;
; Entity Instance                           ; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[0].sram_dirty_flags|ALTSYNCRAM:data0                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 1                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                 ;
; Entity Instance                           ; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[1].sram_tags|ALTSYNCRAM:data0                              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 18                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 18                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                 ;
; Entity Instance                           ; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[1].sram_dirty_flags|ALTSYNCRAM:data0                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 1                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                 ;
; Entity Instance                           ; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[2].sram_tags|ALTSYNCRAM:data0                              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 18                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 18                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                 ;
; Entity Instance                           ; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[2].sram_dirty_flags|ALTSYNCRAM:data0                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 1                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                 ;
; Entity Instance                           ; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[3].sram_tags|ALTSYNCRAM:data0                              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 18                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 18                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                 ;
; Entity Instance                           ; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[3].sram_dirty_flags|ALTSYNCRAM:data0                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 1                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                 ;
; Entity Instance                           ; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[4].sram_tags|ALTSYNCRAM:data0                              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 18                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 18                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                 ;
; Entity Instance                           ; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[4].sram_dirty_flags|ALTSYNCRAM:data0                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 1                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                 ;
; Entity Instance                           ; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[5].sram_tags|ALTSYNCRAM:data0                              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 18                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 18                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                 ;
; Entity Instance                           ; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[5].sram_dirty_flags|ALTSYNCRAM:data0                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 1                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                 ;
; Entity Instance                           ; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[6].sram_tags|ALTSYNCRAM:data0                              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 18                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 18                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                 ;
; Entity Instance                           ; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[6].sram_dirty_flags|ALTSYNCRAM:data0                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 1                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                 ;
; Entity Instance                           ; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|ALTSYNCRAM:data0                              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 18                                                                                                                                        ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 18                                                                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                 ;
; Entity Instance                           ; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_dirty_flags|ALTSYNCRAM:data0                       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 1                                                                                                                                         ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 1                                                                                                                                         ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                 ;
; Entity Instance                           ; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|sram_1r1w:sram_l2_data|ALTSYNCRAM:data0                                         ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                 ;
;     -- WIDTH_A                            ; 512                                                                                                                                       ;
;     -- NUMWORDS_A                         ; 1                                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                              ;
;     -- WIDTH_B                            ; 512                                                                                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                 ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                        ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                  ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 11                                                                                                                                     ;
; Entity Instance            ; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|SCFIFO:scfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                           ;
;     -- lpm_width           ; 135                                                                                                                                    ;
;     -- LPM_NUMWORDS        ; 8                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                     ;
; Entity Instance            ; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[1].instruction_fifo|SCFIFO:scfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                           ;
;     -- lpm_width           ; 135                                                                                                                                    ;
;     -- LPM_NUMWORDS        ; 8                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                     ;
; Entity Instance            ; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[2].instruction_fifo|SCFIFO:scfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                           ;
;     -- lpm_width           ; 135                                                                                                                                    ;
;     -- LPM_NUMWORDS        ; 8                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                     ;
; Entity Instance            ; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[3].instruction_fifo|SCFIFO:scfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                           ;
;     -- lpm_width           ; 135                                                                                                                                    ;
;     -- LPM_NUMWORDS        ; 8                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                     ;
; Entity Instance            ; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|SCFIFO:scfifo            ;
;     -- FIFO Type           ; Single Clock                                                                                                                           ;
;     -- lpm_width           ; 538                                                                                                                                    ;
;     -- LPM_NUMWORDS        ; 8                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                     ;
; Entity Instance            ; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|SCFIFO:scfifo                 ;
;     -- FIFO Type           ; Single Clock                                                                                                                           ;
;     -- lpm_width           ; 617                                                                                                                                    ;
;     -- LPM_NUMWORDS        ; 8                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                     ;
; Entity Instance            ; sdram_controller:sdram_controller|sync_fifo:load_fifo|SCFIFO:scfifo                                                                    ;
;     -- FIFO Type           ; Single Clock                                                                                                                           ;
;     -- lpm_width           ; 32                                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 8                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                     ;
; Entity Instance            ; sdram_controller:sdram_controller|sync_fifo:store_fifo|SCFIFO:scfifo                                                                   ;
;     -- FIFO Type           ; Single Clock                                                                                                                           ;
;     -- lpm_width           ; 32                                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 8                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                     ;
; Entity Instance            ; vga_controller:vga_controller|sync_fifo:pixel_fifo|SCFIFO:scfifo                                                                       ;
;     -- FIFO Type           ; Single Clock                                                                                                                           ;
;     -- lpm_width           ; 32                                                                                                                                     ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                    ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                     ;
; Entity Instance            ; uart:uart|sync_fifo:rx_fifo|SCFIFO:scfifo                                                                                              ;
;     -- FIFO Type           ; Single Clock                                                                                                                           ;
;     -- lpm_width           ; 8                                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 8                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                     ;
; Entity Instance            ; ps2_controller:ps2_controller|sync_fifo:input_fifo|SCFIFO:scfifo                                                                       ;
;     -- FIFO Type           ; Single Clock                                                                                                                           ;
;     -- lpm_width           ; 8                                                                                                                                      ;
;     -- LPM_NUMWORDS        ; 16                                                                                                                                     ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                     ;
;     -- USE_EAB             ; ON                                                                                                                                     ;
+----------------------------+----------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                                                             ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                              ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 3                                                                                                                  ;
; Entity Instance            ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|altshift_taps:fx1_result_is_inf_rtl_0        ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                  ;
;     -- TAP_DISTANCE        ; 4                                                                                                                  ;
;     -- WIDTH               ; 192                                                                                                                ;
; Entity Instance            ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|altshift_taps:fx3_instruction.has_dest_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                  ;
;     -- TAP_DISTANCE        ; 3                                                                                                                  ;
;     -- WIDTH               ; 549                                                                                                                ;
; Entity Instance            ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|altshift_taps:fx2_mul_exponent_rtl_0         ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                                                  ;
;     -- TAP_DISTANCE        ; 3                                                                                                                  ;
;     -- WIDTH               ; 224                                                                                                                ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                ;
+---------------------------------------+---------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                 ;
+---------------------------------------+---------------------------------------------------------------------------------------+
; Number of entity instances            ; 16                                                                                    ;
; Entity Instance                       ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0  ;
;     -- LPM_WIDTHA                     ; 33                                                                                    ;
;     -- LPM_WIDTHB                     ; 33                                                                                    ;
;     -- LPM_WIDTHP                     ; 66                                                                                    ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                    ;
;     -- USE_EAB                        ; OFF                                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                    ;
; Entity Instance                       ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1  ;
;     -- LPM_WIDTHA                     ; 33                                                                                    ;
;     -- LPM_WIDTHB                     ; 33                                                                                    ;
;     -- LPM_WIDTHP                     ; 66                                                                                    ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                    ;
;     -- USE_EAB                        ; OFF                                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                    ;
; Entity Instance                       ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2  ;
;     -- LPM_WIDTHA                     ; 33                                                                                    ;
;     -- LPM_WIDTHB                     ; 33                                                                                    ;
;     -- LPM_WIDTHP                     ; 66                                                                                    ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                    ;
;     -- USE_EAB                        ; OFF                                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                    ;
; Entity Instance                       ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3  ;
;     -- LPM_WIDTHA                     ; 33                                                                                    ;
;     -- LPM_WIDTHB                     ; 33                                                                                    ;
;     -- LPM_WIDTHP                     ; 66                                                                                    ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                    ;
;     -- USE_EAB                        ; OFF                                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                    ;
; Entity Instance                       ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult4  ;
;     -- LPM_WIDTHA                     ; 33                                                                                    ;
;     -- LPM_WIDTHB                     ; 33                                                                                    ;
;     -- LPM_WIDTHP                     ; 66                                                                                    ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                    ;
;     -- USE_EAB                        ; OFF                                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                    ;
; Entity Instance                       ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult5  ;
;     -- LPM_WIDTHA                     ; 33                                                                                    ;
;     -- LPM_WIDTHB                     ; 33                                                                                    ;
;     -- LPM_WIDTHP                     ; 66                                                                                    ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                    ;
;     -- USE_EAB                        ; OFF                                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                    ;
; Entity Instance                       ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult6  ;
;     -- LPM_WIDTHA                     ; 33                                                                                    ;
;     -- LPM_WIDTHB                     ; 33                                                                                    ;
;     -- LPM_WIDTHP                     ; 66                                                                                    ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                    ;
;     -- USE_EAB                        ; OFF                                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                    ;
; Entity Instance                       ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult7  ;
;     -- LPM_WIDTHA                     ; 33                                                                                    ;
;     -- LPM_WIDTHB                     ; 33                                                                                    ;
;     -- LPM_WIDTHP                     ; 66                                                                                    ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                    ;
;     -- USE_EAB                        ; OFF                                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                    ;
; Entity Instance                       ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult8  ;
;     -- LPM_WIDTHA                     ; 33                                                                                    ;
;     -- LPM_WIDTHB                     ; 33                                                                                    ;
;     -- LPM_WIDTHP                     ; 66                                                                                    ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                    ;
;     -- USE_EAB                        ; OFF                                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                    ;
; Entity Instance                       ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult9  ;
;     -- LPM_WIDTHA                     ; 33                                                                                    ;
;     -- LPM_WIDTHB                     ; 33                                                                                    ;
;     -- LPM_WIDTHP                     ; 66                                                                                    ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                    ;
;     -- USE_EAB                        ; OFF                                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                    ;
; Entity Instance                       ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult10 ;
;     -- LPM_WIDTHA                     ; 33                                                                                    ;
;     -- LPM_WIDTHB                     ; 33                                                                                    ;
;     -- LPM_WIDTHP                     ; 66                                                                                    ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                    ;
;     -- USE_EAB                        ; OFF                                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                    ;
; Entity Instance                       ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult11 ;
;     -- LPM_WIDTHA                     ; 33                                                                                    ;
;     -- LPM_WIDTHB                     ; 33                                                                                    ;
;     -- LPM_WIDTHP                     ; 66                                                                                    ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                    ;
;     -- USE_EAB                        ; OFF                                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                    ;
; Entity Instance                       ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult12 ;
;     -- LPM_WIDTHA                     ; 33                                                                                    ;
;     -- LPM_WIDTHB                     ; 33                                                                                    ;
;     -- LPM_WIDTHP                     ; 66                                                                                    ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                    ;
;     -- USE_EAB                        ; OFF                                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                    ;
; Entity Instance                       ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult13 ;
;     -- LPM_WIDTHA                     ; 33                                                                                    ;
;     -- LPM_WIDTHB                     ; 33                                                                                    ;
;     -- LPM_WIDTHP                     ; 66                                                                                    ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                    ;
;     -- USE_EAB                        ; OFF                                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                    ;
; Entity Instance                       ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult14 ;
;     -- LPM_WIDTHA                     ; 33                                                                                    ;
;     -- LPM_WIDTHB                     ; 33                                                                                    ;
;     -- LPM_WIDTHP                     ; 66                                                                                    ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                    ;
;     -- USE_EAB                        ; OFF                                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                    ;
; Entity Instance                       ; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult15 ;
;     -- LPM_WIDTHA                     ; 33                                                                                    ;
;     -- LPM_WIDTHB                     ; 33                                                                                    ;
;     -- LPM_WIDTHP                     ; 66                                                                                    ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                    ;
;     -- USE_EAB                        ; OFF                                                                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                    ;
+---------------------------------------+---------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "ps2_controller:ps2_controller|sync_fifo:input_fifo" ;
+--------------+--------+----------+---------------------------------------------+
; Port         ; Type   ; Severity ; Details                                     ;
+--------------+--------+----------+---------------------------------------------+
; flush_en     ; Input  ; Info     ; Stuck at GND                                ;
; full         ; Output ; Info     ; Explicitly unconnected                      ;
; almost_empty ; Output ; Info     ; Explicitly unconnected                      ;
+--------------+--------+----------+---------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "uart:uart|sync_fifo:rx_fifo"   ;
+--------------+--------+----------+------------------------+
; Port         ; Type   ; Severity ; Details                ;
+--------------+--------+----------+------------------------+
; almost_empty ; Output ; Info     ; Explicitly unconnected ;
; almost_full  ; Output ; Info     ; Explicitly unconnected ;
; full         ; Output ; Info     ; Explicitly unconnected ;
; flush_en     ; Input  ; Info     ; Stuck at GND           ;
+--------------+--------+----------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga_controller|sync_fifo:pixel_fifo"                                          ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; almost_full   ; Output ; Info     ; Explicitly unconnected                                                              ;
; value_o[7..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; full          ; Output ; Info     ; Explicitly unconnected                                                              ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_controller:sdram_controller|sync_fifo:store_fifo" ;
+--------------+--------+----------+-------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                         ;
+--------------+--------+----------+-------------------------------------------------+
; flush_en     ; Input  ; Info     ; Stuck at GND                                    ;
; almost_empty ; Output ; Info     ; Explicitly unconnected                          ;
; almost_full  ; Output ; Info     ; Explicitly unconnected                          ;
; empty        ; Output ; Info     ; Explicitly unconnected                          ;
+--------------+--------+----------+-------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_controller:sdram_controller|sync_fifo:load_fifo" ;
+--------------+--------+----------+------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                        ;
+--------------+--------+----------+------------------------------------------------+
; flush_en     ; Input  ; Info     ; Stuck at GND                                   ;
; full         ; Output ; Info     ; Explicitly unconnected                         ;
; almost_empty ; Output ; Info     ; Explicitly unconnected                         ;
; almost_full  ; Output ; Info     ; Explicitly unconnected                         ;
+--------------+--------+----------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_controller:sdram_controller"                                                                     ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                             ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; pc_event_dram_page_miss ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pc_event_dram_page_hit  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "synchronizer:reset_synchronizer"                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; reset[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "axi_interconnect:axi_interconnect" ;
+------------+---------+----------+-----------------------------+
; Port       ; Type    ; Severity ; Details                     ;
+------------+---------+----------+-----------------------------+
; axi_bus_s2 ; Unknown ; Warning  ;                             ;
+------------+---------+----------+-----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load" ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                           ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------+
; flush_en     ; Input  ; Info     ; Stuck at GND                                                                                      ;
; almost_empty ; Output ; Info     ; Explicitly unconnected                                                                            ;
; full         ; Output ; Info     ; Explicitly unconnected                                                                            ;
+--------------+--------+----------+---------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; flush_en     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; almost_empty ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; full         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nyuzi:nyuzi|core:core_gen[0].core|io_request_queue:io_request_queue|arbiter:arbiter_send" ;
+------------+-------+----------+--------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                              ;
+------------+-------+----------+--------------------------------------------------------------------------------------+
; update_lru ; Input ; Info     ; Stuck at VCC                                                                         ;
+------------+-------+----------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_icache" ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                            ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; cache_miss_synchronized ; Input  ; Info     ; Stuck at GND                                                                                       ;
; dequeue_synchronized    ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-------------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_dcache|arbiter:arbiter_send" ;
+------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                               ;
+------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------+
; update_lru ; Input ; Info     ; Stuck at VCC                                                                                                                          ;
+------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|arbiter:arbiter_send" ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                                                ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; update_lru ; Input ; Info     ; Stuck at VCC                                                                                                           ;
+------------+-------+----------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage" ;
+----------------------+-------+----------+-----------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                             ;
+----------------------+-------+----------+-----------------------------------------------------+
; interrupt_thread_idx ; Input ; Info     ; Stuck at GND                                        ;
+----------------------+-------+----------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage" ;
+----------------------+-------+----------+---------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                 ;
+----------------------+-------+----------+---------------------------------------------------------+
; interrupt_thread_idx ; Input ; Info     ; Stuck at GND                                            ;
+----------------------+-------+----------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|arbiter:thread_select_arbiter" ;
+------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                             ;
+------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; update_lru ; Input ; Info     ; Stuck at VCC                                                                                        ;
+------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[3].instruction_fifo" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                           ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; full         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; almost_empty ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[2].instruction_fifo" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                           ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; full         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; almost_empty ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[1].instruction_fifo" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                           ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; full         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; almost_empty ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                           ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; full         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; almost_empty ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|arbiter:arbiter_thread_select" ;
+------------+-------+----------+-----------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                       ;
+------------+-------+----------+-----------------------------------------------------------------------------------------------+
; update_lru ; Input ; Info     ; Stuck at VCC                                                                                  ;
+------------+-------+----------+-----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nyuzi:nyuzi"                                                                                  ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; interrupt_req  ; Input  ; Info     ; Stuck at GND                                                                        ;
; processor_halt ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:05:43     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Wed Aug 05 10:53:52 2015
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off fpga_target -c fpga_target
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/fpga/vga_timing_generator.sv
    Info (12023): Found entity 1: vga_timing_generator
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/fpga/vga_controller.sv
    Info (12023): Found entity 1: vga_controller
Info (12021): Found 2 design units, including 2 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/fpga/sdram_controller.sv
    Info (12023): Found entity 1: axi4_interface
    Info (12023): Found entity 2: sdram_controller
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/fpga/spi_controller.sv
    Info (12023): Found entity 1: spi_controller
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/fpga/axi_rom.sv
    Info (12023): Found entity 1: axi_rom
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/fpga/axi_interconnect.sv
    Info (12023): Found entity 1: axi_interconnect
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/fpga/uart.sv
    Info (12023): Found entity 1: uart
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/fpga/uart_transmit.sv
    Info (12023): Found entity 1: uart_transmit
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/fpga/uart_receive.sv
    Info (12023): Found entity 1: uart_receive
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/fpga/synchronizer.sv
    Info (12023): Found entity 1: synchronizer
Warning (10090): Verilog HDL syntax warning at fpga_top.sv(148): extra block comment delimiter characters /* within block comment
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/fpga/fpga_top.sv
    Info (12023): Found entity 1: fpga_top
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/fpga/gpio_controller.sv
    Info (12023): Found entity 1: gpio_controller
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/fpga/ps2_controller.sv
    Info (12023): Found entity 1: ps2_controller
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/io_request_queue.sv
    Info (12023): Found entity 1: io_request_queue
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/idx_to_oh.sv
    Info (12023): Found entity 1: idx_to_oh
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/oh_to_idx.sv
    Info (12023): Found entity 1: oh_to_idx
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/writeback_stage.sv
    Info (12023): Found entity 1: writeback_stage
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/thread_select_stage.sv
    Info (12023): Found entity 1: thread_select_stage
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/sync_fifo.sv
    Info (12023): Found entity 1: sync_fifo
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/sram_2r1w.sv
    Info (12023): Found entity 1: sram_2r1w
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/sram_1r1w.sv
    Info (12023): Found entity 1: sram_1r1w
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/int_execute_stage.sv
    Info (12023): Found entity 1: int_execute_stage
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/reciprocal_rom.sv
    Info (12023): Found entity 1: reciprocal_rom
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/performance_counters.sv
    Info (12023): Found entity 1: performance_counters
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/operand_fetch_stage.sv
    Info (12023): Found entity 1: operand_fetch_stage
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/fp_execute_stage5.sv
    Info (12023): Found entity 1: fp_execute_stage5
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/fp_execute_stage4.sv
    Info (12023): Found entity 1: fp_execute_stage4
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/fp_execute_stage3.sv
    Info (12023): Found entity 1: fp_execute_stage3
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/fp_execute_stage2.sv
    Info (12023): Found entity 1: fp_execute_stage2
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/fp_execute_stage1.sv
    Info (12023): Found entity 1: fp_execute_stage1
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/l2_cache_update.sv
    Info (12023): Found entity 1: l2_cache_update
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/l2_cache_tag.sv
    Info (12023): Found entity 1: l2_cache_tag
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/l2_cache_read.sv
    Info (12023): Found entity 1: l2_cache_read
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/l2_cache_pending_miss_cam.sv
    Info (12023): Found entity 1: l2_cache_pending_miss_cam
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/l2_cache_interface.sv
    Info (12023): Found entity 1: l2_cache_interface
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/l2_axi_bus_interface.sv
    Info (12023): Found entity 1: l2_axi_bus_interface
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/l2_cache_arb.sv
    Info (12023): Found entity 1: l2_cache_arb
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/l2_cache.sv
    Info (12023): Found entity 1: l2_cache
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/l1_store_queue.sv
    Info (12023): Found entity 1: l1_store_queue
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/l1_load_miss_queue.sv
    Info (12023): Found entity 1: l1_load_miss_queue
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/instruction_decode_stage.sv
    Info (12023): Found entity 1: instruction_decode_stage
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/ifetch_tag_stage.sv
    Info (12023): Found entity 1: ifetch_tag_stage
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/ifetch_data_stage.sv
    Info (12023): Found entity 1: ifetch_data_stage
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/nyuzi.sv
    Info (12023): Found entity 1: nyuzi
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/dcache_tag_stage.sv
    Info (12023): Found entity 1: dcache_tag_stage
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/dcache_data_stage.sv
    Info (12023): Found entity 1: dcache_data_stage
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/core.sv
    Info (12023): Found entity 1: core
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/control_registers.sv
    Info (12023): Found entity 1: control_registers
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/cam.sv
    Info (12023): Found entity 1: cam
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/cache_lru.sv
    Info (12023): Found entity 1: cache_lru
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/arbiter.sv
    Info (12023): Found entity 1: arbiter
Info (12021): Found 1 design units, including 1 entities, in source file /users/administrator/documents/quatus/nyuzihps/rtl/core/io_arbiter.sv
    Info (12023): Found entity 1: io_arbiter
Warning (10037): Verilog HDL or VHDL warning at defines.sv(250): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at l2_cache_arb.sv(63): conditional expression evaluates to a constant
Warning (10037): Verilog HDL or VHDL warning at io_arbiter.sv(56): conditional expression evaluates to a constant
Info (12127): Elaborating entity "fpga_top" for the top level hierarchy
Warning (10762): Verilog HDL Case Statement warning at fpga_top.sv(263): can't check case statement for completeness because the case expression has too many possible states
Warning (10762): Verilog HDL Case Statement warning at fpga_top.sv(277): can't check case statement for completeness because the case expression has too many possible states
Info (12128): Elaborating entity "axi4_interface" for hierarchy "axi4_interface:axi_bus_m0"
Warning (12158): Entity "axi4_interface" contains only dangling pins
Info (12128): Elaborating entity "nyuzi" for hierarchy "nyuzi:nyuzi"
Info (12128): Elaborating entity "core" for hierarchy "nyuzi:nyuzi|core:core_gen[0].core"
Info (12128): Elaborating entity "ifetch_tag_stage" for hierarchy "nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage"
Warning (10175): Verilog HDL warning at ifetch_tag_stage.sv(215): ignoring unsupported system task
Info (12128): Elaborating entity "arbiter" for hierarchy "nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|arbiter:arbiter_thread_select"
Info (12128): Elaborating entity "oh_to_idx" for hierarchy "nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|oh_to_idx:oh_to_idx_selected_thread"
Info (12128): Elaborating entity "sram_1r1w" for hierarchy "nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[0].sram_tags"
Info (12128): Elaborating entity "ALTSYNCRAM" for hierarchy "nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[0].sram_tags|ALTSYNCRAM:data0"
Info (12130): Elaborated megafunction instantiation "nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[0].sram_tags|ALTSYNCRAM:data0"
Info (12133): Instantiated megafunction "nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[0].sram_tags|ALTSYNCRAM:data0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "20"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "WIDTH_B" = "20"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "READ_DURING_WRITE_MIXED_PORTS" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_u6s.tdf
    Info (12023): Found entity 1: altsyncram_u6s
Info (12128): Elaborating entity "altsyncram_u6s" for hierarchy "nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[0].sram_tags|ALTSYNCRAM:data0|altsyncram_u6s:auto_generated"
Info (12128): Elaborating entity "cache_lru" for hierarchy "nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|cache_lru:cache_lru"
Warning (10036): Verilog HDL or VHDL warning at cache_lru.sv(77): object "was_access" assigned a value but never read
Info (12128): Elaborating entity "sram_1r1w" for hierarchy "nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|cache_lru:cache_lru|sram_1r1w:lru_data"
Info (12128): Elaborating entity "ALTSYNCRAM" for hierarchy "nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|cache_lru:cache_lru|sram_1r1w:lru_data|ALTSYNCRAM:data0"
Info (12130): Elaborated megafunction instantiation "nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|cache_lru:cache_lru|sram_1r1w:lru_data|ALTSYNCRAM:data0"
Info (12133): Instantiated megafunction "nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|cache_lru:cache_lru|sram_1r1w:lru_data|ALTSYNCRAM:data0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "WIDTH_B" = "3"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "READ_DURING_WRITE_MIXED_PORTS" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_04s.tdf
    Info (12023): Found entity 1: altsyncram_04s
Info (12128): Elaborating entity "altsyncram_04s" for hierarchy "nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|cache_lru:cache_lru|sram_1r1w:lru_data|ALTSYNCRAM:data0|altsyncram_04s:auto_generated"
Info (12128): Elaborating entity "idx_to_oh" for hierarchy "nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|idx_to_oh:idx_to_oh_miss_thread"
Info (12128): Elaborating entity "ifetch_data_stage" for hierarchy "nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage"
Info (12128): Elaborating entity "sram_1r1w" for hierarchy "nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data"
Info (12128): Elaborating entity "ALTSYNCRAM" for hierarchy "nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|ALTSYNCRAM:data0"
Info (12130): Elaborated megafunction instantiation "nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|ALTSYNCRAM:data0"
Info (12133): Instantiated megafunction "nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|ALTSYNCRAM:data0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "512"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "512"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "READ_DURING_WRITE_MIXED_PORTS" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_eas.tdf
    Info (12023): Found entity 1: altsyncram_eas
Info (12128): Elaborating entity "altsyncram_eas" for hierarchy "nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|ALTSYNCRAM:data0|altsyncram_eas:auto_generated"
Info (12128): Elaborating entity "instruction_decode_stage" for hierarchy "nyuzi:nyuzi|core:core_gen[0].core|instruction_decode_stage:instruction_decode_stage"
Warning (10230): Verilog HDL assignment warning at instruction_decode_stage.sv(312): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "thread_select_stage" for hierarchy "nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage"
Warning (10230): Verilog HDL assignment warning at thread_select_stage.sv(310): truncated value with size 32 to match size of target (4)
Warning (10270): Verilog HDL Case Statement warning at thread_select_stage.sv(346): incomplete case statement has no default case item
Info (12128): Elaborating entity "sync_fifo" for hierarchy "nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo"
Info (12128): Elaborating entity "SCFIFO" for hierarchy "nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|SCFIFO:scfifo"
Info (12130): Elaborated megafunction instantiation "nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|SCFIFO:scfifo"
Info (12133): Instantiated megafunction "nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|SCFIFO:scfifo" with the following parameter:
    Info (12134): Parameter "almost_empty_value" = "2"
    Info (12134): Parameter "almost_full_value" = "5"
    Info (12134): Parameter "lpm_numwords" = "8"
    Info (12134): Parameter "lpm_width" = "135"
    Info (12134): Parameter "lpm_showahead" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_qhu.tdf
    Info (12023): Found entity 1: scfifo_qhu
Info (12128): Elaborating entity "scfifo_qhu" for hierarchy "nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|SCFIFO:scfifo|scfifo_qhu:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_art.tdf
    Info (12023): Found entity 1: a_dpfifo_art
Info (12128): Elaborating entity "a_dpfifo_art" for hierarchy "nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|SCFIFO:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7e81.tdf
    Info (12023): Found entity 1: altsyncram_7e81
Info (12128): Elaborating entity "altsyncram_7e81" for hierarchy "nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|SCFIFO:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|altsyncram_7e81:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_gs8.tdf
    Info (12023): Found entity 1: cmpr_gs8
Info (12128): Elaborating entity "cmpr_gs8" for hierarchy "nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|SCFIFO:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|cmpr_gs8:almost_full_comparer"
Info (12128): Elaborating entity "cmpr_gs8" for hierarchy "nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|SCFIFO:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|cmpr_gs8:three_comparison"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_tnb.tdf
    Info (12023): Found entity 1: cntr_tnb
Info (12128): Elaborating entity "cntr_tnb" for hierarchy "nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|SCFIFO:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|cntr_tnb:rd_ptr_msb"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ao7.tdf
    Info (12023): Found entity 1: cntr_ao7
Info (12128): Elaborating entity "cntr_ao7" for hierarchy "nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|SCFIFO:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|cntr_ao7:usedw_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_unb.tdf
    Info (12023): Found entity 1: cntr_unb
Info (12128): Elaborating entity "cntr_unb" for hierarchy "nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|SCFIFO:scfifo|scfifo_qhu:auto_generated|a_dpfifo_art:dpfifo|cntr_unb:wr_ptr"
Info (12128): Elaborating entity "operand_fetch_stage" for hierarchy "nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage"
Info (12128): Elaborating entity "sram_2r1w" for hierarchy "nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:scalar_registers"
Info (12128): Elaborating entity "ALTSYNCRAM" for hierarchy "nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:scalar_registers|ALTSYNCRAM:data0"
Info (12130): Elaborated megafunction instantiation "nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:scalar_registers|ALTSYNCRAM:data0"
Info (12133): Instantiated megafunction "nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:scalar_registers|ALTSYNCRAM:data0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "7"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "7"
    Info (12134): Parameter "READ_DURING_WRITE_MIXED_PORTS" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_67s.tdf
    Info (12023): Found entity 1: altsyncram_67s
Info (12128): Elaborating entity "altsyncram_67s" for hierarchy "nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:scalar_registers|ALTSYNCRAM:data0|altsyncram_67s:auto_generated"
Info (12128): Elaborating entity "dcache_data_stage" for hierarchy "nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage"
Info (12128): Elaborating entity "idx_to_oh" for hierarchy "nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|idx_to_oh:idx_to_oh_subcycle"
Info (12128): Elaborating entity "dcache_tag_stage" for hierarchy "nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage"
Info (12128): Elaborating entity "sram_2r1w" for hierarchy "nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[0].sram_tags"
Info (12128): Elaborating entity "int_execute_stage" for hierarchy "nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage"
Warning (10762): Verilog HDL Case Statement warning at int_execute_stage.sv(93): can't check case statement for completeness because the case expression has too many possible states
Warning (10762): Verilog HDL Case Statement warning at int_execute_stage.sv(134): can't check case statement for completeness because the case expression has too many possible states
Warning (10230): Verilog HDL assignment warning at int_execute_stage.sv(174): truncated value with size 64 to match size of target (32)
Info (12128): Elaborating entity "reciprocal_rom" for hierarchy "nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|reciprocal_rom:lane_alu_gen[0].rom"
Info (12128): Elaborating entity "fp_execute_stage1" for hierarchy "nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1"
Warning (10230): Verilog HDL assignment warning at fp_execute_stage1.sv(139): truncated value with size 8 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at fp_execute_stage1.sv(227): truncated value with size 8 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at fp_execute_stage1.sv(234): truncated value with size 8 to match size of target (6)
Info (12128): Elaborating entity "fp_execute_stage2" for hierarchy "nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2"
Info (12128): Elaborating entity "fp_execute_stage3" for hierarchy "nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3"
Warning (10036): Verilog HDL or VHDL warning at fp_execute_stage3.sv(96): object "_ignore" assigned a value but never read
Info (12128): Elaborating entity "fp_execute_stage4" for hierarchy "nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4"
Warning (10762): Verilog HDL Case Statement warning at fp_execute_stage4.sv(93): can't check case statement for completeness because the case expression has too many possible states
Warning (10230): Verilog HDL assignment warning at fp_execute_stage4.sv(134): truncated value with size 32 to match size of target (6)
Info (12128): Elaborating entity "fp_execute_stage5" for hierarchy "nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5"
Warning (10230): Verilog HDL assignment warning at fp_execute_stage5.sv(100): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at fp_execute_stage5.sv(110): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at fp_execute_stage5.sv(167): truncated value with size 32 to match size of target (8)
Info (12128): Elaborating entity "writeback_stage" for hierarchy "nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage"
Warning (10036): Verilog HDL or VHDL warning at writeback_stage.sv(133): object "__debug_wb_pc" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at writeback_stage.sv(134): object "__debug_wb_pipeline" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at writeback_stage.sv(135): object "__debug_is_sync_store" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at writeback_stage.sv(272): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "control_registers" for hierarchy "nyuzi:nyuzi|core:core_gen[0].core|control_registers:control_registers"
Warning (10230): Verilog HDL assignment warning at control_registers.sv(110): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "l2_cache_interface" for hierarchy "nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface"
Warning (10230): Verilog HDL assignment warning at l2_cache_interface.sv(376): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "l1_store_queue" for hierarchy "nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue"
Info (12128): Elaborating entity "l1_load_miss_queue" for hierarchy "nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_dcache"
Warning (10230): Verilog HDL assignment warning at l1_load_miss_queue.sv(85): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "io_request_queue" for hierarchy "nyuzi:nyuzi|core:core_gen[0].core|io_request_queue:io_request_queue"
Warning (10230): Verilog HDL assignment warning at io_request_queue.sv(124): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "l2_cache" for hierarchy "nyuzi:nyuzi|l2_cache:l2_cache"
Info (12128): Elaborating entity "l2_cache_arb" for hierarchy "nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_arb:l2_cache_arb"
Info (12128): Elaborating entity "l2_cache_tag" for hierarchy "nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag"
Info (12128): Elaborating entity "cache_lru" for hierarchy "nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|cache_lru:cache_lru"
Warning (10036): Verilog HDL or VHDL warning at cache_lru.sv(77): object "was_access" assigned a value but never read
Info (12128): Elaborating entity "sram_1r1w" for hierarchy "nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|cache_lru:cache_lru|sram_1r1w:lru_data"
Info (12128): Elaborating entity "ALTSYNCRAM" for hierarchy "nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|cache_lru:cache_lru|sram_1r1w:lru_data|ALTSYNCRAM:data0"
Info (12130): Elaborated megafunction instantiation "nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|cache_lru:cache_lru|sram_1r1w:lru_data|ALTSYNCRAM:data0"
Info (12133): Instantiated megafunction "nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|cache_lru:cache_lru|sram_1r1w:lru_data|ALTSYNCRAM:data0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "7"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "7"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "READ_DURING_WRITE_MIXED_PORTS" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c4s.tdf
    Info (12023): Found entity 1: altsyncram_c4s
Info (12128): Elaborating entity "altsyncram_c4s" for hierarchy "nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|cache_lru:cache_lru|sram_1r1w:lru_data|ALTSYNCRAM:data0|altsyncram_c4s:auto_generated"
Info (12128): Elaborating entity "sram_1r1w" for hierarchy "nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[0].sram_tags"
Info (12128): Elaborating entity "ALTSYNCRAM" for hierarchy "nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[0].sram_tags|ALTSYNCRAM:data0"
Info (12130): Elaborated megafunction instantiation "nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[0].sram_tags|ALTSYNCRAM:data0"
Info (12133): Instantiated megafunction "nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[0].sram_tags|ALTSYNCRAM:data0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "18"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "18"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "READ_DURING_WRITE_MIXED_PORTS" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g7s.tdf
    Info (12023): Found entity 1: altsyncram_g7s
Info (12128): Elaborating entity "altsyncram_g7s" for hierarchy "nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[0].sram_tags|ALTSYNCRAM:data0|altsyncram_g7s:auto_generated"
Info (12128): Elaborating entity "sram_1r1w" for hierarchy "nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[0].sram_dirty_flags"
Info (12128): Elaborating entity "ALTSYNCRAM" for hierarchy "nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[0].sram_dirty_flags|ALTSYNCRAM:data0"
Info (12130): Elaborated megafunction instantiation "nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[0].sram_dirty_flags|ALTSYNCRAM:data0"
Info (12133): Instantiated megafunction "nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[0].sram_dirty_flags|ALTSYNCRAM:data0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "1"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "1"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "READ_DURING_WRITE_MIXED_PORTS" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_14s.tdf
    Info (12023): Found entity 1: altsyncram_14s
Info (12128): Elaborating entity "altsyncram_14s" for hierarchy "nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[0].sram_dirty_flags|ALTSYNCRAM:data0|altsyncram_14s:auto_generated"
Info (12128): Elaborating entity "l2_cache_read" for hierarchy "nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read"
Info (12128): Elaborating entity "oh_to_idx" for hierarchy "nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|oh_to_idx:oh_to_idx_hit_way"
Info (12128): Elaborating entity "sram_1r1w" for hierarchy "nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|sram_1r1w:sram_l2_data"
Info (12128): Elaborating entity "ALTSYNCRAM" for hierarchy "nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|sram_1r1w:sram_l2_data|ALTSYNCRAM:data0"
Info (12130): Elaborated megafunction instantiation "nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|sram_1r1w:sram_l2_data|ALTSYNCRAM:data0"
Info (12133): Instantiated megafunction "nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|sram_1r1w:sram_l2_data|ALTSYNCRAM:data0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "512"
    Info (12134): Parameter "WIDTHAD_A" = "11"
    Info (12134): Parameter "WIDTH_B" = "512"
    Info (12134): Parameter "WIDTHAD_B" = "11"
    Info (12134): Parameter "READ_DURING_WRITE_MIXED_PORTS" = "DONT_CARE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2ds.tdf
    Info (12023): Found entity 1: altsyncram_2ds
Info (12128): Elaborating entity "altsyncram_2ds" for hierarchy "nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|sram_1r1w:sram_l2_data|ALTSYNCRAM:data0|altsyncram_2ds:auto_generated"
Info (12128): Elaborating entity "l2_cache_update" for hierarchy "nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update"
Warning (10230): Verilog HDL assignment warning at l2_cache_update.sv(111): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "l2_axi_bus_interface" for hierarchy "nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface"
Warning (10230): Verilog HDL assignment warning at l2_axi_bus_interface.sv(161): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at l2_axi_bus_interface.sv(162): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at l2_axi_bus_interface.sv(166): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at l2_axi_bus_interface.sv(256): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at l2_axi_bus_interface.sv(274): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "l2_cache_pending_miss_cam" for hierarchy "nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|l2_cache_pending_miss_cam:l2_cache_pending_miss_cam"
Warning (10230): Verilog HDL assignment warning at l2_cache_pending_miss_cam.sv(53): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "oh_to_idx" for hierarchy "nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|l2_cache_pending_miss_cam:l2_cache_pending_miss_cam|oh_to_idx:oh_to_idx_next_empty"
Info (12128): Elaborating entity "cam" for hierarchy "nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|l2_cache_pending_miss_cam:l2_cache_pending_miss_cam|cam:cam_pending_miss"
Info (12128): Elaborating entity "sync_fifo" for hierarchy "nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback"
Info (12128): Elaborating entity "SCFIFO" for hierarchy "nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|SCFIFO:scfifo"
Info (12130): Elaborated megafunction instantiation "nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|SCFIFO:scfifo"
Info (12133): Instantiated megafunction "nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|SCFIFO:scfifo" with the following parameter:
    Info (12134): Parameter "almost_empty_value" = "2"
    Info (12134): Parameter "almost_full_value" = "4"
    Info (12134): Parameter "lpm_numwords" = "8"
    Info (12134): Parameter "lpm_width" = "538"
    Info (12134): Parameter "lpm_showahead" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_0iu.tdf
    Info (12023): Found entity 1: scfifo_0iu
Info (12128): Elaborating entity "scfifo_0iu" for hierarchy "nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|SCFIFO:scfifo|scfifo_0iu:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_hrt.tdf
    Info (12023): Found entity 1: a_dpfifo_hrt
Info (12128): Elaborating entity "a_dpfifo_hrt" for hierarchy "nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|SCFIFO:scfifo|scfifo_0iu:auto_generated|a_dpfifo_hrt:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_le81.tdf
    Info (12023): Found entity 1: altsyncram_le81
Info (12128): Elaborating entity "altsyncram_le81" for hierarchy "nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|SCFIFO:scfifo|scfifo_0iu:auto_generated|a_dpfifo_hrt:dpfifo|altsyncram_le81:FIFOram"
Info (12128): Elaborating entity "sync_fifo" for hierarchy "nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load"
Info (12128): Elaborating entity "SCFIFO" for hierarchy "nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|SCFIFO:scfifo"
Info (12130): Elaborated megafunction instantiation "nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|SCFIFO:scfifo"
Info (12133): Instantiated megafunction "nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|SCFIFO:scfifo" with the following parameter:
    Info (12134): Parameter "almost_empty_value" = "2"
    Info (12134): Parameter "almost_full_value" = "4"
    Info (12134): Parameter "lpm_numwords" = "8"
    Info (12134): Parameter "lpm_width" = "617"
    Info (12134): Parameter "lpm_showahead" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_uhu.tdf
    Info (12023): Found entity 1: scfifo_uhu
Info (12128): Elaborating entity "scfifo_uhu" for hierarchy "nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|SCFIFO:scfifo|scfifo_uhu:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_frt.tdf
    Info (12023): Found entity 1: a_dpfifo_frt
Info (12128): Elaborating entity "a_dpfifo_frt" for hierarchy "nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|SCFIFO:scfifo|scfifo_uhu:auto_generated|a_dpfifo_frt:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_he81.tdf
    Info (12023): Found entity 1: altsyncram_he81
Info (12128): Elaborating entity "altsyncram_he81" for hierarchy "nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|SCFIFO:scfifo|scfifo_uhu:auto_generated|a_dpfifo_frt:dpfifo|altsyncram_he81:FIFOram"
Info (12128): Elaborating entity "io_arbiter" for hierarchy "nyuzi:nyuzi|io_arbiter:io_arbiter"
Info (12128): Elaborating entity "performance_counters" for hierarchy "nyuzi:nyuzi|performance_counters:performance_counters"
Info (12128): Elaborating entity "axi_interconnect" for hierarchy "axi_interconnect:axi_interconnect"
Warning (10230): Verilog HDL assignment warning at axi_interconnect.sv(297): truncated value with size 2 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at axi_interconnect.sv(307): truncated value with size 2 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at axi_interconnect.sv(317): truncated value with size 2 to match size of target (1)
Warning (10199): Verilog HDL Case Statement warning at axi_interconnect.sv(396): case item expression never matches the case expression
Warning (10034): Output port "axi_bus_m0.m_awcache" at axi_interconnect.sv(32) has no driver
Warning (10034): Output port "axi_bus_m0.m_arcache" at axi_interconnect.sv(32) has no driver
Warning (10034): Output port "axi_bus_m1.m_awcache" at axi_interconnect.sv(35) has no driver
Warning (10034): Output port "axi_bus_m1.m_arcache" at axi_interconnect.sv(35) has no driver
Warning (10034): Output port "axi_bus_s2.s_awready" at axi_interconnect.sv(45) has no driver
Warning (10034): Output port "axi_bus_s2.s_wready" at axi_interconnect.sv(45) has no driver
Warning (10034): Output port "axi_bus_s2.s_bvalid" at axi_interconnect.sv(45) has no driver
Info (12128): Elaborating entity "synchronizer" for hierarchy "synchronizer:reset_synchronizer"
Warning (10230): Verilog HDL assignment warning at synchronizer.sv(39): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at synchronizer.sv(40): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at synchronizer.sv(41): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "sdram_controller" for hierarchy "sdram_controller:sdram_controller"
Warning (10230): Verilog HDL assignment warning at sdram_controller.sv(165): truncated value with size 32 to match size of target (25)
Warning (10230): Verilog HDL assignment warning at sdram_controller.sv(166): truncated value with size 32 to match size of target (25)
Warning (10230): Verilog HDL assignment warning at sdram_controller.sv(191): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at sdram_controller.sv(196): truncated value with size 32 to match size of target (15)
Warning (10230): Verilog HDL assignment warning at sdram_controller.sv(203): truncated value with size 32 to match size of target (15)
Warning (10230): Verilog HDL assignment warning at sdram_controller.sv(212): truncated value with size 32 to match size of target (15)
Warning (10230): Verilog HDL assignment warning at sdram_controller.sv(221): truncated value with size 32 to match size of target (15)
Warning (10230): Verilog HDL assignment warning at sdram_controller.sv(229): truncated value with size 32 to match size of target (15)
Warning (10230): Verilog HDL assignment warning at sdram_controller.sv(315): truncated value with size 32 to match size of target (15)
Warning (10230): Verilog HDL assignment warning at sdram_controller.sv(335): truncated value with size 32 to match size of target (15)
Warning (10230): Verilog HDL assignment warning at sdram_controller.sv(343): truncated value with size 32 to match size of target (15)
Warning (10230): Verilog HDL assignment warning at sdram_controller.sv(350): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at sdram_controller.sv(366): truncated value with size 32 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at sdram_controller.sv(376): truncated value with size 32 to match size of target (15)
Warning (10230): Verilog HDL assignment warning at sdram_controller.sv(383): truncated value with size 32 to match size of target (15)
Warning (10230): Verilog HDL assignment warning at sdram_controller.sv(384): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at sdram_controller.sv(402): truncated value with size 32 to match size of target (12)
Warning (10230): Verilog HDL assignment warning at sdram_controller.sv(407): truncated value with size 4 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at sdram_controller.sv(451): truncated value with size 32 to match size of target (8)
Warning (10175): Verilog HDL warning at sdram_controller.sv(466): ignoring unsupported system task
Warning (10230): Verilog HDL assignment warning at sdram_controller.sv(478): truncated value with size 32 to match size of target (8)
Warning (10175): Verilog HDL warning at sdram_controller.sv(493): ignoring unsupported system task
Info (12128): Elaborating entity "sync_fifo" for hierarchy "sdram_controller:sdram_controller|sync_fifo:load_fifo"
Info (12128): Elaborating entity "SCFIFO" for hierarchy "sdram_controller:sdram_controller|sync_fifo:load_fifo|SCFIFO:scfifo"
Info (12130): Elaborated megafunction instantiation "sdram_controller:sdram_controller|sync_fifo:load_fifo|SCFIFO:scfifo"
Info (12133): Instantiated megafunction "sdram_controller:sdram_controller|sync_fifo:load_fifo|SCFIFO:scfifo" with the following parameter:
    Info (12134): Parameter "almost_empty_value" = "2"
    Info (12134): Parameter "almost_full_value" = "8"
    Info (12134): Parameter "lpm_numwords" = "8"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_showahead" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_9gu.tdf
    Info (12023): Found entity 1: scfifo_9gu
Info (12128): Elaborating entity "scfifo_9gu" for hierarchy "sdram_controller:sdram_controller|sync_fifo:load_fifo|SCFIFO:scfifo|scfifo_9gu:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_mpt.tdf
    Info (12023): Found entity 1: a_dpfifo_mpt
Info (12128): Elaborating entity "a_dpfifo_mpt" for hierarchy "sdram_controller:sdram_controller|sync_fifo:load_fifo|SCFIFO:scfifo|scfifo_9gu:auto_generated|a_dpfifo_mpt:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_va81.tdf
    Info (12023): Found entity 1: altsyncram_va81
Info (12128): Elaborating entity "altsyncram_va81" for hierarchy "sdram_controller:sdram_controller|sync_fifo:load_fifo|SCFIFO:scfifo|scfifo_9gu:auto_generated|a_dpfifo_mpt:dpfifo|altsyncram_va81:FIFOram"
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_controller:vga_controller"
Warning (10230): Verilog HDL assignment warning at vga_controller.sv(167): truncated value with size 32 to match size of target (19)
Warning (10230): Verilog HDL assignment warning at vga_controller.sv(171): truncated value with size 32 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at vga_controller.sv(181): truncated value with size 32 to match size of target (8)
Warning (10034): Output port "axi_bus.m_awaddr" at vga_controller.sv(44) has no driver
Warning (10034): Output port "axi_bus.m_awlen" at vga_controller.sv(44) has no driver
Warning (10034): Output port "axi_bus.m_wdata" at vga_controller.sv(44) has no driver
Warning (10034): Output port "axi_bus.m_awvalid" at vga_controller.sv(44) has no driver
Warning (10034): Output port "axi_bus.m_wlast" at vga_controller.sv(44) has no driver
Warning (10034): Output port "axi_bus.m_wvalid" at vga_controller.sv(44) has no driver
Warning (10034): Output port "axi_bus.m_bready" at vga_controller.sv(44) has no driver
Warning (10034): Output port "axi_bus.m_awsize" at vga_controller.sv(44) has no driver
Warning (10034): Output port "axi_bus.m_awburst" at vga_controller.sv(44) has no driver
Warning (10034): Output port "axi_bus.m_wstrb" at vga_controller.sv(44) has no driver
Warning (10034): Output port "axi_bus.m_arsize" at vga_controller.sv(44) has no driver
Warning (10034): Output port "axi_bus.m_arburst" at vga_controller.sv(44) has no driver
Warning (10034): Output port "axi_bus.m_awcache" at vga_controller.sv(44) has no driver
Warning (10034): Output port "axi_bus.m_arcache" at vga_controller.sv(44) has no driver
Info (12128): Elaborating entity "sync_fifo" for hierarchy "vga_controller:vga_controller|sync_fifo:pixel_fifo"
Info (12128): Elaborating entity "SCFIFO" for hierarchy "vga_controller:vga_controller|sync_fifo:pixel_fifo|SCFIFO:scfifo"
Info (12130): Elaborated megafunction instantiation "vga_controller:vga_controller|sync_fifo:pixel_fifo|SCFIFO:scfifo"
Info (12133): Instantiated megafunction "vga_controller:vga_controller|sync_fifo:pixel_fifo|SCFIFO:scfifo" with the following parameter:
    Info (12134): Parameter "almost_empty_value" = "64"
    Info (12134): Parameter "almost_full_value" = "128"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_showahead" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_bou.tdf
    Info (12023): Found entity 1: scfifo_bou
Info (12128): Elaborating entity "scfifo_bou" for hierarchy "vga_controller:vga_controller|sync_fifo:pixel_fifo|SCFIFO:scfifo|scfifo_bou:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_tst.tdf
    Info (12023): Found entity 1: a_dpfifo_tst
Info (12128): Elaborating entity "a_dpfifo_tst" for hierarchy "vga_controller:vga_controller|sync_fifo:pixel_fifo|SCFIFO:scfifo|scfifo_bou:auto_generated|a_dpfifo_tst:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dh81.tdf
    Info (12023): Found entity 1: altsyncram_dh81
Info (12128): Elaborating entity "altsyncram_dh81" for hierarchy "vga_controller:vga_controller|sync_fifo:pixel_fifo|SCFIFO:scfifo|scfifo_bou:auto_generated|a_dpfifo_tst:dpfifo|altsyncram_dh81:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ks8.tdf
    Info (12023): Found entity 1: cmpr_ks8
Info (12128): Elaborating entity "cmpr_ks8" for hierarchy "vga_controller:vga_controller|sync_fifo:pixel_fifo|SCFIFO:scfifo|scfifo_bou:auto_generated|a_dpfifo_tst:dpfifo|cmpr_ks8:almost_full_comparer"
Info (12128): Elaborating entity "cmpr_ks8" for hierarchy "vga_controller:vga_controller|sync_fifo:pixel_fifo|SCFIFO:scfifo|scfifo_bou:auto_generated|a_dpfifo_tst:dpfifo|cmpr_ks8:three_comparison"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf
    Info (12023): Found entity 1: cntr_1ob
Info (12128): Elaborating entity "cntr_1ob" for hierarchy "vga_controller:vga_controller|sync_fifo:pixel_fifo|SCFIFO:scfifo|scfifo_bou:auto_generated|a_dpfifo_tst:dpfifo|cntr_1ob:rd_ptr_msb"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_eo7.tdf
    Info (12023): Found entity 1: cntr_eo7
Info (12128): Elaborating entity "cntr_eo7" for hierarchy "vga_controller:vga_controller|sync_fifo:pixel_fifo|SCFIFO:scfifo|scfifo_bou:auto_generated|a_dpfifo_tst:dpfifo|cntr_eo7:usedw_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_2ob.tdf
    Info (12023): Found entity 1: cntr_2ob
Info (12128): Elaborating entity "cntr_2ob" for hierarchy "vga_controller:vga_controller|sync_fifo:pixel_fifo|SCFIFO:scfifo|scfifo_bou:auto_generated|a_dpfifo_tst:dpfifo|cntr_2ob:wr_ptr"
Info (12128): Elaborating entity "vga_timing_generator" for hierarchy "vga_controller:vga_controller|vga_timing_generator:timing_generator"
Warning (10230): Verilog HDL assignment warning at vga_timing_generator.sv(99): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at vga_timing_generator.sv(102): truncated value with size 32 to match size of target (11)
Info (12128): Elaborating entity "uart" for hierarchy "uart:uart"
Warning (10762): Verilog HDL Case Statement warning at uart.sv(60): can't check case statement for completeness because the case expression has too many possible states
Info (12128): Elaborating entity "uart_transmit" for hierarchy "uart:uart|uart_transmit:uart_transmit"
Warning (10230): Verilog HDL assignment warning at uart_transmit.sv(61): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "uart_receive" for hierarchy "uart:uart|uart_receive:uart_receive"
Warning (10230): Verilog HDL assignment warning at uart_receive.sv(90): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at uart_receive.sv(94): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at uart_receive.sv(121): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at uart_receive.sv(123): truncated value with size 32 to match size of target (11)
Info (12128): Elaborating entity "synchronizer" for hierarchy "uart:uart|uart_receive:uart_receive|synchronizer:rx_synchronizer"
Warning (10230): Verilog HDL assignment warning at synchronizer.sv(39): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at synchronizer.sv(40): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at synchronizer.sv(41): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "sync_fifo" for hierarchy "uart:uart|sync_fifo:rx_fifo"
Info (12128): Elaborating entity "SCFIFO" for hierarchy "uart:uart|sync_fifo:rx_fifo|SCFIFO:scfifo"
Info (12130): Elaborated megafunction instantiation "uart:uart|sync_fifo:rx_fifo|SCFIFO:scfifo"
Info (12133): Instantiated megafunction "uart:uart|sync_fifo:rx_fifo|SCFIFO:scfifo" with the following parameter:
    Info (12134): Parameter "almost_empty_value" = "2"
    Info (12134): Parameter "almost_full_value" = "8"
    Info (12134): Parameter "lpm_numwords" = "8"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_showahead" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_seu.tdf
    Info (12023): Found entity 1: scfifo_seu
Info (12128): Elaborating entity "scfifo_seu" for hierarchy "uart:uart|sync_fifo:rx_fifo|SCFIFO:scfifo|scfifo_seu:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_9ot.tdf
    Info (12023): Found entity 1: a_dpfifo_9ot
Info (12128): Elaborating entity "a_dpfifo_9ot" for hierarchy "uart:uart|sync_fifo:rx_fifo|SCFIFO:scfifo|scfifo_seu:auto_generated|a_dpfifo_9ot:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5881.tdf
    Info (12023): Found entity 1: altsyncram_5881
Info (12128): Elaborating entity "altsyncram_5881" for hierarchy "uart:uart|sync_fifo:rx_fifo|SCFIFO:scfifo|scfifo_seu:auto_generated|a_dpfifo_9ot:dpfifo|altsyncram_5881:FIFOram"
Info (12128): Elaborating entity "gpio_controller" for hierarchy "gpio_controller:gpio_controller"
Info (12128): Elaborating entity "ps2_controller" for hierarchy "ps2_controller:ps2_controller"
Warning (10230): Verilog HDL assignment warning at ps2_controller.sv(118): truncated value with size 32 to match size of target (3)
Info (12128): Elaborating entity "synchronizer" for hierarchy "ps2_controller:ps2_controller|synchronizer:input_synchronizer"
Info (12128): Elaborating entity "sync_fifo" for hierarchy "ps2_controller:ps2_controller|sync_fifo:input_fifo"
Info (12128): Elaborating entity "SCFIFO" for hierarchy "ps2_controller:ps2_controller|sync_fifo:input_fifo|SCFIFO:scfifo"
Info (12130): Elaborated megafunction instantiation "ps2_controller:ps2_controller|sync_fifo:input_fifo|SCFIFO:scfifo"
Info (12133): Instantiated megafunction "ps2_controller:ps2_controller|sync_fifo:input_fifo|SCFIFO:scfifo" with the following parameter:
    Info (12134): Parameter "almost_empty_value" = "2"
    Info (12134): Parameter "almost_full_value" = "15"
    Info (12134): Parameter "lpm_numwords" = "16"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_showahead" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_rhu.tdf
    Info (12023): Found entity 1: scfifo_rhu
Info (12128): Elaborating entity "scfifo_rhu" for hierarchy "ps2_controller:ps2_controller|sync_fifo:input_fifo|SCFIFO:scfifo|scfifo_rhu:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_ppt.tdf
    Info (12023): Found entity 1: a_dpfifo_ppt
Info (12128): Elaborating entity "a_dpfifo_ppt" for hierarchy "ps2_controller:ps2_controller|sync_fifo:input_fifo|SCFIFO:scfifo|scfifo_rhu:auto_generated|a_dpfifo_ppt:dpfifo"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5b81.tdf
    Info (12023): Found entity 1: altsyncram_5b81
Info (12128): Elaborating entity "altsyncram_5b81" for hierarchy "ps2_controller:ps2_controller|sync_fifo:input_fifo|SCFIFO:scfifo|scfifo_rhu:auto_generated|a_dpfifo_ppt:dpfifo|altsyncram_5b81:FIFOram"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_hs8.tdf
    Info (12023): Found entity 1: cmpr_hs8
Info (12128): Elaborating entity "cmpr_hs8" for hierarchy "ps2_controller:ps2_controller|sync_fifo:input_fifo|SCFIFO:scfifo|scfifo_rhu:auto_generated|a_dpfifo_ppt:dpfifo|cmpr_hs8:almost_full_comparer"
Info (12128): Elaborating entity "cmpr_hs8" for hierarchy "ps2_controller:ps2_controller|sync_fifo:input_fifo|SCFIFO:scfifo|scfifo_rhu:auto_generated|a_dpfifo_ppt:dpfifo|cmpr_hs8:three_comparison"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_bo7.tdf
    Info (12023): Found entity 1: cntr_bo7
Info (12128): Elaborating entity "cntr_bo7" for hierarchy "ps2_controller:ps2_controller|sync_fifo:input_fifo|SCFIFO:scfifo|scfifo_rhu:auto_generated|a_dpfifo_ppt:dpfifo|cntr_bo7:usedw_counter"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vnb.tdf
    Info (12023): Found entity 1: cntr_vnb
Info (12128): Elaborating entity "cntr_vnb" for hierarchy "ps2_controller:ps2_controller|sync_fifo:input_fifo|SCFIFO:scfifo|scfifo_rhu:auto_generated|a_dpfifo_ppt:dpfifo|cntr_vnb:wr_ptr"
Warning (12161): Node "axi4_interface:axi_bus_m1|axi4_interface.s_wready" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "axi4_interface:axi_bus_m1|axi4_interface.s_rvalid" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "axi4_interface:axi_bus_m1|axi4_interface.s_rdata[9]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "axi4_interface:axi_bus_m1|axi4_interface.s_rdata[8]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "axi4_interface:axi_bus_m1|axi4_interface.s_rdata[7]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "axi4_interface:axi_bus_m1|axi4_interface.s_rdata[6]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "axi4_interface:axi_bus_m1|axi4_interface.s_rdata[5]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "axi4_interface:axi_bus_m1|axi4_interface.s_rdata[4]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "axi4_interface:axi_bus_m1|axi4_interface.s_rdata[3]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "axi4_interface:axi_bus_m1|axi4_interface.s_rdata[31]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "axi4_interface:axi_bus_m1|axi4_interface.s_rdata[30]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "axi4_interface:axi_bus_m1|axi4_interface.s_rdata[2]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "axi4_interface:axi_bus_m1|axi4_interface.s_rdata[29]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "axi4_interface:axi_bus_m1|axi4_interface.s_rdata[28]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "axi4_interface:axi_bus_m1|axi4_interface.s_rdata[27]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "axi4_interface:axi_bus_m1|axi4_interface.s_rdata[26]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "axi4_interface:axi_bus_m1|axi4_interface.s_rdata[25]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "axi4_interface:axi_bus_m1|axi4_interface.s_rdata[24]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "axi4_interface:axi_bus_m1|axi4_interface.s_rdata[23]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "axi4_interface:axi_bus_m1|axi4_interface.s_rdata[22]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "axi4_interface:axi_bus_m1|axi4_interface.s_rdata[21]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "axi4_interface:axi_bus_m1|axi4_interface.s_rdata[20]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "axi4_interface:axi_bus_m1|axi4_interface.s_rdata[1]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "axi4_interface:axi_bus_m1|axi4_interface.s_rdata[19]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "axi4_interface:axi_bus_m1|axi4_interface.s_rdata[18]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "axi4_interface:axi_bus_m1|axi4_interface.s_rdata[17]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "axi4_interface:axi_bus_m1|axi4_interface.s_rdata[16]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "axi4_interface:axi_bus_m1|axi4_interface.s_rdata[15]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "axi4_interface:axi_bus_m1|axi4_interface.s_rdata[14]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "axi4_interface:axi_bus_m1|axi4_interface.s_rdata[13]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "axi4_interface:axi_bus_m1|axi4_interface.s_rdata[12]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "axi4_interface:axi_bus_m1|axi4_interface.s_rdata[11]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "axi4_interface:axi_bus_m1|axi4_interface.s_rdata[10]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "axi4_interface:axi_bus_m1|axi4_interface.s_rdata[0]" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "axi4_interface:axi_bus_m1|axi4_interface.s_bvalid" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "axi4_interface:axi_bus_m1|axi4_interface.s_awready" is stuck at GND because node is in wire loop and does not have a source
Warning (12161): Node "axi4_interface:axi_bus_m1|axi4_interface.s_arready" is stuck at GND because node is in wire loop and does not have a source
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|scfifo:scfifo|scfifo_uhu:auto_generated|a_dpfifo_frt:dpfifo|altsyncram_he81:FIFOram|q_b[576]"
        Warning (14320): Synthesized away node "nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|scfifo:scfifo|scfifo_uhu:auto_generated|a_dpfifo_frt:dpfifo|altsyncram_he81:FIFOram|q_b[577]"
        Warning (14320): Synthesized away node "nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|scfifo:scfifo|scfifo_uhu:auto_generated|a_dpfifo_frt:dpfifo|altsyncram_he81:FIFOram|q_b[578]"
        Warning (14320): Synthesized away node "nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|scfifo:scfifo|scfifo_uhu:auto_generated|a_dpfifo_frt:dpfifo|altsyncram_he81:FIFOram|q_b[579]"
        Warning (14320): Synthesized away node "nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|scfifo:scfifo|scfifo_uhu:auto_generated|a_dpfifo_frt:dpfifo|altsyncram_he81:FIFOram|q_b[580]"
        Warning (14320): Synthesized away node "nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|scfifo:scfifo|scfifo_uhu:auto_generated|a_dpfifo_frt:dpfifo|altsyncram_he81:FIFOram|q_b[581]"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "vga_controller:vga_controller|sync_fifo:pixel_fifo|scfifo:scfifo|scfifo_bou:auto_generated|a_dpfifo_tst:dpfifo|altsyncram_dh81:FIFOram|q_b[0]"
        Warning (14320): Synthesized away node "vga_controller:vga_controller|sync_fifo:pixel_fifo|scfifo:scfifo|scfifo_bou:auto_generated|a_dpfifo_tst:dpfifo|altsyncram_dh81:FIFOram|q_b[1]"
        Warning (14320): Synthesized away node "vga_controller:vga_controller|sync_fifo:pixel_fifo|scfifo:scfifo|scfifo_bou:auto_generated|a_dpfifo_tst:dpfifo|altsyncram_dh81:FIFOram|q_b[2]"
        Warning (14320): Synthesized away node "vga_controller:vga_controller|sync_fifo:pixel_fifo|scfifo:scfifo|scfifo_bou:auto_generated|a_dpfifo_tst:dpfifo|altsyncram_dh81:FIFOram|q_b[3]"
        Warning (14320): Synthesized away node "vga_controller:vga_controller|sync_fifo:pixel_fifo|scfifo:scfifo|scfifo_bou:auto_generated|a_dpfifo_tst:dpfifo|altsyncram_dh81:FIFOram|q_b[4]"
        Warning (14320): Synthesized away node "vga_controller:vga_controller|sync_fifo:pixel_fifo|scfifo:scfifo|scfifo_bou:auto_generated|a_dpfifo_tst:dpfifo|altsyncram_dh81:FIFOram|q_b[5]"
        Warning (14320): Synthesized away node "vga_controller:vga_controller|sync_fifo:pixel_fifo|scfifo:scfifo|scfifo_bou:auto_generated|a_dpfifo_tst:dpfifo|altsyncram_dh81:FIFOram|q_b[6]"
        Warning (14320): Synthesized away node "vga_controller:vga_controller|sync_fifo:pixel_fifo|scfifo:scfifo|scfifo_bou:auto_generated|a_dpfifo_tst:dpfifo|altsyncram_dh81:FIFOram|q_b[7]"
Info (276014): Found 17 instances of uninferred RAM logic
    Info (276004): RAM logic "nyuzi:nyuzi|core:core_gen[0].core|control_registers:control_registers|fault_access_addr" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|reciprocal_rom:lane_alu_gen[0].rom|Ram0" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|reciprocal_rom:lane_alu_gen[1].rom|Ram0" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|reciprocal_rom:lane_alu_gen[2].rom|Ram0" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|reciprocal_rom:lane_alu_gen[3].rom|Ram0" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|reciprocal_rom:lane_alu_gen[4].rom|Ram0" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|reciprocal_rom:lane_alu_gen[5].rom|Ram0" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|reciprocal_rom:lane_alu_gen[6].rom|Ram0" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|reciprocal_rom:lane_alu_gen[7].rom|Ram0" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|reciprocal_rom:lane_alu_gen[8].rom|Ram0" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|reciprocal_rom:lane_alu_gen[9].rom|Ram0" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|reciprocal_rom:lane_alu_gen[10].rom|Ram0" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|reciprocal_rom:lane_alu_gen[11].rom|Ram0" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|reciprocal_rom:lane_alu_gen[12].rom|Ram0" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|reciprocal_rom:lane_alu_gen[13].rom|Ram0" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|reciprocal_rom:lane_alu_gen[14].rom|Ram0" is uninferred due to inappropriate RAM size
    Info (276004): RAM logic "nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|reciprocal_rom:lane_alu_gen[15].rom|Ram0" is uninferred due to inappropriate RAM size
Info (19000): Inferred 3 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_result_is_inf_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 4
        Info (286033): Parameter WIDTH set to 192
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|fx3_instruction.has_dest_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 549
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_mul_exponent_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 3
        Info (286033): Parameter WIDTH set to 224
Info (278001): Inferred 16 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|Mult0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|Mult2"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|Mult3"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|Mult4"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|Mult5"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|Mult6"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|Mult7"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|Mult8"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|Mult9"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|Mult10"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|Mult11"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|Mult12"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|Mult13"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|Mult14"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|Mult15"
Info (12130): Elaborated megafunction instantiation "nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|altshift_taps:fx1_result_is_inf_rtl_0"
Info (12133): Instantiated megafunction "nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|altshift_taps:fx1_result_is_inf_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "4"
    Info (12134): Parameter "WIDTH" = "192"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_28m.tdf
    Info (12023): Found entity 1: shift_taps_28m
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8h81.tdf
    Info (12023): Found entity 1: altsyncram_8h81
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4pf.tdf
    Info (12023): Found entity 1: cntr_4pf
Info (12130): Elaborated megafunction instantiation "nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|altshift_taps:fx3_instruction.has_dest_rtl_0"
Info (12133): Instantiated megafunction "nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3|altshift_taps:fx3_instruction.has_dest_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "549"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_9mm.tdf
    Info (12023): Found entity 1: shift_taps_9mm
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_nc61.tdf
    Info (12023): Found entity 1: altsyncram_nc61
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf
    Info (12023): Found entity 1: add_sub_24e
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf
    Info (12023): Found entity 1: cntr_6pf
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf
    Info (12023): Found entity 1: cmpr_ogc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_p8h.tdf
    Info (12023): Found entity 1: cntr_p8h
Info (12130): Elaborated megafunction instantiation "nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|altshift_taps:fx2_mul_exponent_rtl_0"
Info (12133): Instantiated megafunction "nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|altshift_taps:fx2_mul_exponent_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "3"
    Info (12134): Parameter "WIDTH" = "224"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_t7m.tdf
    Info (12023): Found entity 1: shift_taps_t7m
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5o31.tdf
    Info (12023): Found entity 1: altsyncram_5o31
Info (12130): Elaborated megafunction instantiation "nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "33"
    Info (12134): Parameter "LPM_WIDTHB" = "33"
    Info (12134): Parameter "LPM_WIDTHP" = "66"
    Info (12134): Parameter "LPM_WIDTHR" = "66"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_86t.tdf
    Info (12023): Found entity 1: mult_86t
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 3264 buffer(s)
    Info (13019): Ignored 3264 SOFT buffer(s)
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "ps2_clk" has no driver
    Warning (13040): Bidir "ps2_data" has no driver
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "gpio_controller:gpio_controller|gpio_value[5]" to the node "io_read_data[5]" into an OR gate
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "dram_cke" is stuck at VCC
    Warning (13410): Pin "dram_dqm[0]" is stuck at GND
    Warning (13410): Pin "dram_dqm[1]" is stuck at GND
    Warning (13410): Pin "dram_dqm[2]" is stuck at GND
    Warning (13410): Pin "dram_dqm[3]" is stuck at GND
    Warning (13410): Pin "vga_sync_n" is stuck at GND
Info (286030): Timing-Driven Synthesis is running
Info (17049): 322 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/output_files/fpga_target.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 83631 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 111 output pins
    Info (21060): Implemented 39 bidirectional pins
    Info (21061): Implemented 77563 logic cells
    Info (21064): Implemented 5787 RAM segments
    Info (21062): Implemented 128 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 173 warnings
    Info: Peak virtual memory: 1146 megabytes
    Info: Processing ended: Wed Aug 05 11:00:08 2015
    Info: Elapsed time: 00:06:16
    Info: Total CPU time (on all processors): 00:06:14


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Administrator/Documents/Quatus/NyuziHPS/rtl/fpga/de2-115/output_files/fpga_target.map.smsg.


