<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3702" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3702{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_3702{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_3702{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3702{left:69px;bottom:731px;letter-spacing:0.13px;}
#t5_3702{left:151px;bottom:731px;letter-spacing:0.15px;}
#t6_3702{left:69px;bottom:681px;letter-spacing:-0.09px;}
#t7_3702{left:154px;bottom:681px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#t8_3702{left:69px;bottom:659px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t9_3702{left:69px;bottom:636px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ta_3702{left:69px;bottom:619px;letter-spacing:-0.15px;word-spacing:-0.57px;}
#tb_3702{left:69px;bottom:602px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tc_3702{left:69px;bottom:552px;letter-spacing:-0.09px;}
#td_3702{left:155px;bottom:552px;letter-spacing:-0.11px;word-spacing:-0.08px;}
#te_3702{left:69px;bottom:529px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tf_3702{left:69px;bottom:513px;letter-spacing:-0.17px;word-spacing:-0.58px;}
#tg_3702{left:69px;bottom:496px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#th_3702{left:69px;bottom:473px;letter-spacing:-0.14px;word-spacing:-0.9px;}
#ti_3702{left:69px;bottom:456px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tj_3702{left:69px;bottom:433px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tk_3702{left:69px;bottom:410px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tl_3702{left:496px;bottom:408px;}
#tm_3702{left:510px;bottom:410px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tn_3702{left:69px;bottom:393px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#to_3702{left:69px;bottom:371px;letter-spacing:-0.14px;word-spacing:-0.79px;}
#tp_3702{left:770px;bottom:369px;}
#tq_3702{left:784px;bottom:371px;letter-spacing:-0.13px;word-spacing:-0.79px;}
#tr_3702{left:69px;bottom:354px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#ts_3702{left:69px;bottom:304px;letter-spacing:-0.09px;}
#tt_3702{left:154px;bottom:304px;letter-spacing:-0.1px;word-spacing:-0.03px;}
#tu_3702{left:69px;bottom:281px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tv_3702{left:69px;bottom:264px;letter-spacing:-0.16px;word-spacing:-1.03px;}
#tw_3702{left:285px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.03px;}
#tx_3702{left:371px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.04px;}
#ty_3702{left:75px;bottom:1063px;letter-spacing:-0.13px;}
#tz_3702{left:314px;bottom:1063px;letter-spacing:-0.16px;}
#t10_3702{left:584px;bottom:1063px;letter-spacing:-0.13px;}
#t11_3702{left:75px;bottom:1039px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t12_3702{left:155px;bottom:1046px;}
#t13_3702{left:161px;bottom:1039px;letter-spacing:-0.11px;}
#t14_3702{left:75px;bottom:1022px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t15_3702{left:314px;bottom:1039px;letter-spacing:-0.11px;}
#t16_3702{left:584px;bottom:1039px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t17_3702{left:75px;bottom:998px;letter-spacing:-0.11px;}
#t18_3702{left:314px;bottom:998px;letter-spacing:-0.12px;}
#t19_3702{left:584px;bottom:998px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1a_3702{left:75px;bottom:973px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1b_3702{left:314px;bottom:973px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1c_3702{left:584px;bottom:973px;letter-spacing:-0.12px;}
#t1d_3702{left:75px;bottom:949px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1e_3702{left:314px;bottom:949px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1f_3702{left:584px;bottom:949px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1g_3702{left:75px;bottom:924px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1h_3702{left:314px;bottom:924px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1i_3702{left:584px;bottom:924px;letter-spacing:-0.12px;}
#t1j_3702{left:75px;bottom:900px;letter-spacing:-0.2px;}
#t1k_3702{left:101px;bottom:906px;}
#t1l_3702{left:314px;bottom:900px;letter-spacing:-0.12px;}
#t1m_3702{left:584px;bottom:900px;letter-spacing:-0.12px;}
#t1n_3702{left:75px;bottom:875px;letter-spacing:-0.12px;}
#t1o_3702{left:314px;bottom:875px;letter-spacing:-0.16px;}
#t1p_3702{left:584px;bottom:875px;letter-spacing:-0.16px;}
#t1q_3702{left:70px;bottom:848px;letter-spacing:-0.14px;}
#t1r_3702{left:69px;bottom:829px;letter-spacing:-0.16px;word-spacing:-0.13px;}
#t1s_3702{left:84px;bottom:812px;letter-spacing:-0.17px;word-spacing:0.03px;}
#t1t_3702{left:69px;bottom:792px;letter-spacing:-0.15px;word-spacing:0.01px;}

.s1_3702{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3702{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3702{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3702{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3702{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_3702{font-size:18px;font-family:Symbol_b5z;color:#000;}
.s7_3702{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_3702{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s9_3702{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.sa_3702{font-size:11px;font-family:NeoSansIntel_6wv3;color:#000;}
.sb_3702{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3702" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Symbol_b5z;
	src: url("fonts/Symbol_b5z.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3702Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3702" style="-webkit-user-select: none;"><object width="935" height="1210" data="3702/3702.svg" type="image/svg+xml" id="pdf3702" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3702" class="t s1_3702">19-2 </span><span id="t2_3702" class="t s1_3702">Vol. 3B </span>
<span id="t3_3702" class="t s2_3702">LAST BRANCH RECORDS </span>
<span id="t4_3702" class="t s3_3702">19.1.2 </span><span id="t5_3702" class="t s3_3702">Configuration </span>
<span id="t6_3702" class="t s4_3702">19.1.2.1 </span><span id="t7_3702" class="t s4_3702">Enabling and Disabling </span>
<span id="t8_3702" class="t s5_3702">LBRs are enabled by setting IA32_LBR_CTL.LBREn to 1. </span>
<span id="t9_3702" class="t s5_3702">Some operations, such as entry to a secure mode like SMM or Intel SGX, can cause LBRs to be temporarily </span>
<span id="ta_3702" class="t s5_3702">disabled. Other operations, such as debug exceptions or some SMX operations, disable LBRs and require software </span>
<span id="tb_3702" class="t s5_3702">to re-enable them. Details on these interactions can be found in Section 19.1.4. </span>
<span id="tc_3702" class="t s4_3702">19.1.2.2 </span><span id="td_3702" class="t s4_3702">LBR Depth </span>
<span id="te_3702" class="t s5_3702">The number of LBRs used by the processor can be constrained by modifying the IA32_LBR_DEPTH.DEPTH value. </span>
<span id="tf_3702" class="t s5_3702">DEPTH defaults to the maximum number of LBRs supported by the processor. Allowed DEPTH values can be found </span>
<span id="tg_3702" class="t s5_3702">in CPUID.(EAX=01CH, ECX=0):EAX[7:0]. </span>
<span id="th_3702" class="t s5_3702">Reducing the LBR depth can result in improved performance, by reducing the number of LBRs that need to be read </span>
<span id="ti_3702" class="t s5_3702">and/or context switched. </span>
<span id="tj_3702" class="t s5_3702">On a software write to IA32_LBR_DEPTH, all LBR entries are reset to 0. LERs are not impacted. </span>
<span id="tk_3702" class="t s5_3702">A RDMSR or WRMSR to any IA32_LBR_x_* MSRs, such that x </span><span id="tl_3702" class="t s6_3702">≥ </span><span id="tm_3702" class="t s5_3702">DEPTH, will generate a #GP exception. Note that </span>
<span id="tn_3702" class="t s5_3702">the XSAVES and XRSTORS instructions access only the LBRs associated with entries 0 to DEPTH-1. </span>
<span id="to_3702" class="t s5_3702">By clearing the LBR entries on writes to IA32_LBR_DEPTH, and forbidding any software writes to LBRs </span><span id="tp_3702" class="t s6_3702">≥ </span><span id="tq_3702" class="t s5_3702">DEPTH, it </span>
<span id="tr_3702" class="t s5_3702">is thereby guaranteed that any LBR entries equal to or above DEPTH will have value 0. </span>
<span id="ts_3702" class="t s4_3702">19.1.2.3 </span><span id="tt_3702" class="t s4_3702">Branch Type Enabling and Filtering </span>
<span id="tu_3702" class="t s5_3702">Software must opt in to the types of branches that are desired to be recorded. These elections are made in </span>
<span id="tv_3702" class="t s5_3702">IA32_LBR_CTL; see Section 19.2. Branch type options are listed in Table 19-2; only those enabled will be recorded. </span>
<span id="tw_3702" class="t s7_3702">Table 19-1. </span><span id="tx_3702" class="t s7_3702">LBR IP Values for Various Operations </span>
<span id="ty_3702" class="t s8_3702">Operation </span><span id="tz_3702" class="t s8_3702">FROM_IP </span><span id="t10_3702" class="t s8_3702">TO_IP </span>
<span id="t11_3702" class="t s9_3702">Taken Branch </span>
<span id="t12_3702" class="t sa_3702">1 </span>
<span id="t13_3702" class="t s9_3702">, Exception, INT3, INTn, </span>
<span id="t14_3702" class="t s9_3702">INTO, TSX Abort </span>
<span id="t15_3702" class="t s9_3702">Current IP </span><span id="t16_3702" class="t s9_3702">Target IP </span>
<span id="t17_3702" class="t s9_3702">Interrupt </span><span id="t18_3702" class="t s9_3702">Next IP </span><span id="t19_3702" class="t s9_3702">Target IP </span>
<span id="t1a_3702" class="t s9_3702">INIT (BSP) </span><span id="t1b_3702" class="t s9_3702">Next IP </span><span id="t1c_3702" class="t s9_3702">Reset Vector </span>
<span id="t1d_3702" class="t s9_3702">INIT (AP) + SIPI </span><span id="t1e_3702" class="t s9_3702">Next IP </span><span id="t1f_3702" class="t s9_3702">SIPI Vector </span>
<span id="t1g_3702" class="t s9_3702">EENTER/ERESUME + EEXIT/AEX </span><span id="t1h_3702" class="t s9_3702">Current IP </span><span id="t1i_3702" class="t s9_3702">Target or Trampoline IP </span>
<span id="t1j_3702" class="t s9_3702">RSM </span>
<span id="t1k_3702" class="t sa_3702">2 </span>
<span id="t1l_3702" class="t s9_3702">Target IP </span><span id="t1m_3702" class="t s9_3702">Target IP </span>
<span id="t1n_3702" class="t s9_3702">#DB, #SMI, VM exit, VM entry </span><span id="t1o_3702" class="t s9_3702">None </span><span id="t1p_3702" class="t s9_3702">None </span>
<span id="t1q_3702" class="t sb_3702">NOTES: </span>
<span id="t1r_3702" class="t s5_3702">1. Direct CALLs with displacement zero, for which the target is typically the next sequential IP, are not treated as </span>
<span id="t1s_3702" class="t s5_3702">taken branches by LBRs. </span>
<span id="t1t_3702" class="t s5_3702">2. RSM is only recorded in LBRs when IA32_DEBUGCTL.FREEZE_WHILE_SMM is set to 0. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
