/////////////////////////////////////////////////////////////////////
// Design unit: test_controller
//            :
// File name  : test_controller.sv
//            :
// Description: PlayBus level 1 controller testbench
//            :
// Limitations: None
//            :
// System     : SystemVerilog IEEE 1800-2005
//            :
// Author     : Mark Zwolinski
//            : School of Electronics and Computer Science
//            : University of Southampton
//            : Southampton SO17 1BJ, UK
//            : mz@ecs.soton.ac.uk
//
// Revision   : Version 1.0 24/08/17
//            :
/////////////////////////////////////////////////////////////////////


module test_controller;

logic clk;
logic [2:0] address, func;
logic [3:0] switches;
logic [6:0] disp0, disp1, disp2, disp3;

logic ROMO, RAMO, RAMW, SWBEN, LEDLTCH;

full_playbus1 p1 (.disp0(disp0), .disp1(disp1), .disp2(disp2), .disp3(disp3),
				  .sw0(switches), .sw1(address), .sw2(func), .n_clk(clk));
// controller asm (.*);

initial
  begin
  clk = 0;
  func = 5;
  assign switches = 4b'1010;
  #10ns clk = 1;
  func = 2;
  clk = 0;
  #10ns clk = 1;
  end
// initial
 // begin
	// clk = 0;
	// forever #10ns clk = ~clk;
 // end
endmodule