# RISC-V CPU Implementation on FPGA (de0-nano)
This repo is for the implementation of single-cycled unpipelined RISC-V CPU (RV32I ISA) on the Terasic de0-nano FPGA board. The project is build using Intel Quartus Prime Lite (version 20.1).
