/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [6:0] _01_;
  wire [6:0] _02_;
  wire [28:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [6:0] celloutsig_0_16z;
  wire [9:0] celloutsig_0_17z;
  wire [11:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [21:0] celloutsig_0_3z;
  wire [22:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [11:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire [12:0] celloutsig_1_14z;
  wire [12:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [9:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [15:0] celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire [8:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_14z = in_data[62] ? celloutsig_0_5z : _00_;
  assign celloutsig_1_2z = celloutsig_1_0z ? in_data[166] : celloutsig_1_0z;
  assign celloutsig_1_7z = celloutsig_1_0z ? celloutsig_1_2z : celloutsig_1_0z;
  assign celloutsig_1_19z = ~(celloutsig_1_13z ^ celloutsig_1_3z[6]);
  assign celloutsig_0_5z = ~(celloutsig_0_1z ^ celloutsig_0_4z[5]);
  assign celloutsig_0_10z = ~(in_data[11] ^ celloutsig_0_0z[1]);
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _01_ <= 7'h00;
    else _01_ <= { in_data[45:40], celloutsig_0_1z };
  reg [6:0] _10_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[32])
    if (!clkin_data[32]) _10_ <= 7'h00;
    else _10_ <= in_data[64:58];
  assign { _02_[6:4], _00_, _02_[2:0] } = _10_;
  assign celloutsig_1_14z = { celloutsig_1_5z[7:3], celloutsig_1_13z, celloutsig_1_4z } & { celloutsig_1_1z[6:5], celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_11z, celloutsig_1_13z, celloutsig_1_4z };
  assign celloutsig_1_13z = { celloutsig_1_8z[0], celloutsig_1_2z, celloutsig_1_8z } == { celloutsig_1_10z[7:6], celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_2z };
  assign celloutsig_0_19z = { celloutsig_0_17z[9:3], celloutsig_0_1z } == celloutsig_0_3z[21:14];
  assign celloutsig_1_9z = { celloutsig_1_5z[6:5], celloutsig_1_7z, celloutsig_1_8z } >= celloutsig_1_5z[6:1];
  assign celloutsig_0_15z = celloutsig_0_4z[13:7] && { celloutsig_0_11z, celloutsig_0_13z };
  assign celloutsig_1_0z = in_data[104:101] && in_data[170:167];
  assign celloutsig_0_2z = in_data[53:50] || in_data[12:9];
  assign celloutsig_1_6z = { celloutsig_1_3z[7:4], celloutsig_1_4z } || { celloutsig_1_3z[4], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_3z = { in_data[73:53], celloutsig_0_1z } % { 1'h1, celloutsig_0_0z[20:0] };
  assign celloutsig_1_10z = { in_data[145:143], celloutsig_1_5z } % { 1'h1, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_5z[8:1], in_data[96] };
  assign celloutsig_0_4z = { celloutsig_0_0z[28:7], celloutsig_0_2z } % { 1'h1, celloutsig_0_0z[27:6] };
  assign celloutsig_0_11z = { celloutsig_0_4z[14:10], celloutsig_0_2z } % { 1'h1, _01_[4:1], celloutsig_0_9z };
  assign celloutsig_0_12z = in_data[12:9] % { 1'h1, in_data[87:85] };
  assign celloutsig_1_4z = { celloutsig_1_3z[15:10], celloutsig_1_2z } % { 1'h1, celloutsig_1_1z[7:2] };
  assign celloutsig_0_16z = celloutsig_0_15z ? { celloutsig_0_11z[4:0], celloutsig_0_14z, 1'h1 } : in_data[34:28];
  assign celloutsig_0_1z = celloutsig_0_0z[13:10] != celloutsig_0_0z[24:21];
  assign celloutsig_1_11z = celloutsig_1_3z[7:3] !== celloutsig_1_5z[5:1];
  assign celloutsig_0_9z = { celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_1z } !== _02_[6:4];
  assign celloutsig_0_13z = celloutsig_0_11z[3:0] !== celloutsig_0_3z[12:9];
  assign celloutsig_0_0z = in_data[38:10] >> in_data[56:28];
  assign celloutsig_0_17z = celloutsig_0_4z[10:1] >> { celloutsig_0_12z[2:0], celloutsig_0_16z };
  assign celloutsig_1_5z = { celloutsig_1_1z[7:0], celloutsig_1_0z } >> { celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_8z = in_data[104:102] >> { celloutsig_1_5z[1:0], celloutsig_1_6z };
  assign celloutsig_1_18z = celloutsig_1_14z << { celloutsig_1_14z[9], celloutsig_1_10z };
  assign celloutsig_0_18z = { in_data[33], celloutsig_0_17z, celloutsig_0_14z } << { _01_[6:2], celloutsig_0_11z, celloutsig_0_10z };
  assign celloutsig_1_1z = in_data[138:129] << in_data[190:181];
  assign celloutsig_1_3z = { celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z } <<< { in_data[114:103], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z };
  assign _02_[3] = _00_;
  assign { out_data[140:128], out_data[96], out_data[43:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_18z, celloutsig_0_19z };
endmodule
