INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/aditya/vivado_projects/project_sv_udemy_2/project_sv_udemy_2.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/aditya/vivado_projects/project_sv_udemy_2/project_sv_udemy_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
