Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Sep 28 18:16:28 2021
| Host         : FITSERVER2 running 64-bit Ubuntu 20.04.2 LTS
| Command      : report_timing_summary -file impl_1_timing_summary.log
| Design       : FIT_TESTMODULE_v2
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.189       -0.998                     11                32021        0.053        0.000                      0                31909        0.264        0.000                       0                 15562  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                 ------------         ----------      --------------
CLK40_PM                                                                                              {0.000 12.500}       25.000          40.000          
  clk_out1_TCM_PLL320                                                                                 {0.000 1.563}        3.125           320.000         
  clkfbout_TCM_PLL320                                                                                 {0.000 12.500}       25.000          40.000          
FMC_HPC_DATACLK                                                                                       {0.000 12.500}       25.000          40.000          
  CLK320_90_MMCM320_PH                                                                                {0.781 2.344}        3.125           320.000         
  CLK320_MMCM320_PH                                                                                   {0.000 1.563}        3.125           320.000         
  Data_clk_40                                                                                         {0.000 12.500}       25.000          40.000          
  SystemCLK_320                                                                                       {0.000 1.563}        3.125           320.000         
  clkfbout_CDM_Clk_pll                                                                                {0.000 12.500}       25.000          40.000          
  clkfbout_MMCM320_PH                                                                                 {0.000 12.500}       25.000          40.000          
FMC_HPC_REFCLK                                                                                        {0.000 2.500}        5.000           200.000         
PM_sck                                                                                                {0.000 32.000}       64.000          15.625          
RxWordCLK                                                                                             {0.000 4.167}        8.333           120.005         
  RXDataCLK                                                                                           {0.000 12.500}       24.999          40.002          
  clkfbout_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm                                                      {0.000 4.167}        8.333           120.005         
TxWordCLK                                                                                             {0.000 4.167}        8.333           120.005         
USER_CLK_P                                                                                            {0.000 2.500}        5.000           200.000         
eth_refclk                                                                                            {0.000 4.000}        8.000           125.000         
  clk_ipb                                                                                             {0.000 16.000}       32.000          31.250          
  clkfbout_PLL125                                                                                     {0.000 4.000}        8.000           125.000         
  dly_clk                                                                                             {0.000 2.500}        5.000           200.000         
  free_clk                                                                                            {0.000 8.000}        16.000          62.500          
ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK  {0.000 8.000}        16.000          62.500          
ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK  {0.000 8.000}        16.000          62.500          
  clkfbout_MMCM125ETH                                                                                 {0.000 8.000}        16.000          62.500          
  eth_clk_125                                                                                         {0.000 4.000}        8.000           125.000         
  eth_clk_62_5                                                                                        {0.000 8.000}        16.000          62.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK40_PM                                                                                                   24.455        0.000                      0                    1        0.210        0.000                      0                    1        7.500        0.000                       0                     3  
  clk_out1_TCM_PLL320                                                                                       0.668        0.000                      0                  140        0.113        0.000                      0                  140        1.162        0.000                       0                    72  
  clkfbout_TCM_PLL320                                                                                                                                                                                                                                  23.592        0.000                       0                     3  
FMC_HPC_DATACLK                                                                                            23.674        0.000                      0                   19        0.102        0.000                      0                   19        7.500        0.000                       0                    20  
  CLK320_90_MMCM320_PH                                                                                                                                                                                                                                  1.717        0.000                       0                     2  
  CLK320_MMCM320_PH                                                                                         0.175        0.000                      0                  440        0.131        0.000                      0                  440        0.563        0.000                       0                   231  
  Data_clk_40                                                                                              18.082        0.000                      0                 5086        0.068        0.000                      0                 5086       12.100        0.000                       0                  3408  
  SystemCLK_320                                                                                            -0.189       -0.998                     11                 6678        0.065        0.000                      0                 6678        0.920        0.000                       0                  2972  
  clkfbout_CDM_Clk_pll                                                                                                                                                                                                                                 23.592        0.000                       0                     3  
  clkfbout_MMCM320_PH                                                                                                                                                                                                                                  23.929        0.000                       0                     2  
FMC_HPC_REFCLK                                                                                              4.029        0.000                      0                    7        0.172        0.000                      0                    7        1.858        0.000                       0                    12  
PM_sck                                                                                                     61.306        0.000                      0                  122        0.113        0.000                      0                  122       31.600        0.000                       0                    51  
RxWordCLK                                                                                                   1.685        0.000                      0                  760        0.104        0.000                      0                  760        2.166        0.000                       0                   453  
  RXDataCLK                                                                                                11.618        0.000                      0                 2311        0.086        0.000                      0                 2311       12.099        0.000                       0                   993  
  clkfbout_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm                                                                                                                                                                                                        6.925        0.000                       0                     3  
TxWordCLK                                                                                                   5.959        0.000                      0                  130        0.108        0.000                      0                  130        3.766        0.000                       0                    46  
eth_refclk                                                                                                  5.355        0.000                      0                  110        0.101        0.000                      0                  110        2.000        0.000                       0                    69  
  clk_ipb                                                                                                  20.072        0.000                      0                 4706        0.095        0.000                      0                 4706       15.600        0.000                       0                  2176  
  clkfbout_PLL125                                                                                                                                                                                                                                       6.929        0.000                       0                     2  
  dly_clk                                                                                                                                                                                                                                               0.264        0.000                       0                     3  
  free_clk                                                                                                 12.735        0.000                      0                  503        0.112        0.000                      0                  503        7.600        0.000                       0                   280  
ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK       12.979        0.000                      0                  607        0.053        0.000                      0                  607        7.232        0.000                       0                   220  
ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK                                                                                                                                                    5.000        0.000                       0                     3  
  clkfbout_MMCM125ETH                                                                                                                                                                                                                                  14.929        0.000                       0                     2  
  eth_clk_125                                                                                               2.624        0.000                      0                 9256        0.072        0.000                      0                 9256        3.232        0.000                       0                  4468  
  eth_clk_62_5                                                                                             13.816        0.000                      0                   82        0.151        0.000                      0                   82        7.600        0.000                       0                    65  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK40_PM             clk_out1_TCM_PLL320        0.943        0.000                      0                    1        0.314        0.000                      0                    1  
FMC_HPC_DATACLK      Data_clk_40               21.275        0.000                      0                    1        1.189        0.000                      0                    1  
SystemCLK_320        Data_clk_40                0.398        0.000                      0                  251        0.089        0.000                      0                  217  
CLK320_MMCM320_PH    SystemCLK_320              0.299        0.000                      0                   33                                                                        
Data_clk_40          SystemCLK_320              0.066        0.000                      0                  244        0.097        0.000                      0                  210  
RXDataCLK            RxWordCLK                  2.343        0.000                      0                    1        0.458        0.000                      0                    1  
RxWordCLK            RXDataCLK                  4.639        0.000                      0                  167        0.097        0.000                      0                  167  
eth_refclk           clk_ipb                    2.899        0.000                      0                    2        1.345        0.000                      0                    2  
eth_refclk           free_clk                   4.056        0.000                      0                   35        0.933        0.000                      0                   35  
eth_clk_62_5         eth_clk_125                5.942        0.000                      0                    1        0.409        0.000                      0                    1  
eth_clk_125          eth_clk_62_5               6.097        0.000                      0                   22        0.119        0.000                      0                   22  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  Data_clk_40        Data_clk_40             22.748        0.000                      0                  137        0.400        0.000                      0                  137  
**async_default**  RxWordCLK          RXDataCLK                1.593        0.000                      0                   13        4.781        0.000                      0                   13  
**async_default**  RxWordCLK          RxWordCLK                2.924        0.000                      0                   73        0.608        0.000                      0                   73  
**async_default**  TxWordCLK          TxWordCLK                5.316        0.000                      0                    2        1.611        0.000                      0                    2  
**async_default**  clk_ipb            clk_ipb                 29.368        0.000                      0                  123        0.789        0.000                      0                  123  
**async_default**  eth_clk_125        eth_clk_125              5.716        0.000                      0                   19        0.457        0.000                      0                   19  
**async_default**  eth_refclk         eth_refclk               5.445        0.000                      0                   17        0.896        0.000                      0                   17  
**async_default**  eth_refclk         free_clk                 4.357        0.000                      0                   16        1.006        0.000                      0                   16  
**default**        CLK320_MMCM320_PH                          11.037        0.000                      0                    4                                                                        
**default**        FMC_HPC_DATACLK                             8.988        0.000                      0                    2                                                                        
**default**        clk_ipb                                     5.562        0.000                      0                    3                                                                        
**default**        eth_clk_125                                 8.505        0.000                      0                    2                                                                        
**default**        eth_refclk                                  8.897        0.000                      0                    1                                                                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK40_PM
  To Clock:  CLK40_PM

Setup :            0  Failing Endpoints,  Worst Slack       24.455ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.455ns  (required time - arrival time)
  Source:                 t40_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK40_PM  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            t40_reg/D
                            (falling edge-triggered cell FDRE clocked by CLK40_PM  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             CLK40_PM
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (CLK40_PM fall@37.500ns - CLK40_PM fall@12.500ns)
  Data Path Delay:        0.548ns  (logic 0.271ns (49.441%)  route 0.277ns (50.559%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 42.509 - 37.500 ) 
    Source Clock Delay      (SCD):    5.370ns = ( 17.870 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.362ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK40_PM fall edge)
                                                     12.500    12.500 f  
    AE23                                              0.000    12.500 f  CLKPM_P (IN)
                         net (fo=0)                   0.000    12.500    CLKPM_P
    AE23                 IBUFDS (Prop_ibufds_I_O)     0.756    13.256 f  CLKi_buf_1/O
                         net (fo=1, routed)           2.651    15.907    CLK_PMi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    16.000 f  MCLKB1/O
                         net (fo=2, routed)           1.870    17.870    CLK_PM
    SLICE_X4Y7           FDRE                                         r  t40_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.228    18.098 f  t40_reg/Q
                         net (fo=2, routed)           0.277    18.376    t40
    SLICE_X4Y7           LUT1 (Prop_lut1_I0_O)        0.043    18.419 r  t40_i_1/O
                         net (fo=1, routed)           0.000    18.419    t40_i_1_n_0
    SLICE_X4Y7           FDRE                                         r  t40_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK40_PM fall edge)
                                                     37.500    37.500 f  
    AE23                                              0.000    37.500 f  CLKPM_P (IN)
                         net (fo=0)                   0.000    37.500    CLKPM_P
    AE23                 IBUFDS (Prop_ibufds_I_O)     0.680    38.180 f  CLKi_buf_1/O
                         net (fo=1, routed)           2.516    40.696    CLK_PMi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    40.779 f  MCLKB1/O
                         net (fo=2, routed)           1.730    42.509    CLK_PM
    SLICE_X4Y7           FDRE                                         r  t40_reg/C  (IS_INVERTED)
                         clock pessimism              0.362    42.870    
                         clock uncertainty           -0.035    42.835    
    SLICE_X4Y7           FDRE (Setup_fdre_C_D)        0.038    42.873    t40_reg
  -------------------------------------------------------------------
                         required time                         42.873    
                         arrival time                         -18.419    
  -------------------------------------------------------------------
                         slack                                 24.455    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 t40_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK40_PM  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            t40_reg/D
                            (falling edge-triggered cell FDRE clocked by CLK40_PM  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             CLK40_PM
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK40_PM fall@12.500ns - CLK40_PM fall@12.500ns)
  Data Path Delay:        0.278ns  (logic 0.135ns (48.539%)  route 0.143ns (51.461%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.872ns = ( 15.372 - 12.500 ) 
    Source Clock Delay      (SCD):    2.463ns = ( 14.963 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK40_PM fall edge)
                                                     12.500    12.500 f  
    AE23                                              0.000    12.500 f  CLKPM_P (IN)
                         net (fo=0)                   0.000    12.500    CLKPM_P
    AE23                 IBUFDS (Prop_ibufds_I_O)     0.381    12.881 f  CLKi_buf_1/O
                         net (fo=1, routed)           1.278    14.159    CLK_PMi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    14.185 f  MCLKB1/O
                         net (fo=2, routed)           0.778    14.963    CLK_PM
    SLICE_X4Y7           FDRE                                         r  t40_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.107    15.070 f  t40_reg/Q
                         net (fo=2, routed)           0.143    15.213    t40
    SLICE_X4Y7           LUT1 (Prop_lut1_I0_O)        0.028    15.241 r  t40_i_1/O
                         net (fo=1, routed)           0.000    15.241    t40_i_1_n_0
    SLICE_X4Y7           FDRE                                         r  t40_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK40_PM fall edge)
                                                     12.500    12.500 f  
    AE23                                              0.000    12.500 f  CLKPM_P (IN)
                         net (fo=0)                   0.000    12.500    CLKPM_P
    AE23                 IBUFDS (Prop_ibufds_I_O)     0.453    12.953 f  CLKi_buf_1/O
                         net (fo=1, routed)           1.351    14.304    CLK_PMi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    14.334 f  MCLKB1/O
                         net (fo=2, routed)           1.038    15.372    CLK_PM
    SLICE_X4Y7           FDRE                                         r  t40_reg/C  (IS_INVERTED)
                         clock pessimism             -0.410    14.963    
    SLICE_X4Y7           FDRE (Hold_fdre_C_D)         0.068    15.031    t40_reg
  -------------------------------------------------------------------
                         required time                        -15.031    
                         arrival time                          15.241    
  -------------------------------------------------------------------
                         slack                                  0.210    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK40_PM
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { CLKPM_P }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            1.409         25.000      23.592     BUFGCTRL_X0Y3   MCLKB1/I
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        25.000      27.633     PLLE2_ADV_X0Y5  TCM_PLL/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            5.000         12.500      7.500      PLLE2_ADV_X0Y5  TCM_PLL/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            5.000         12.500      7.500      PLLE2_ADV_X0Y5  TCM_PLL/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_TCM_PLL320
  To Clock:  clk_out1_TCM_PLL320

Setup :            0  Failing Endpoints,  Worst Slack        0.668ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.162ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.668ns  (required time - arrival time)
  Source:                 B_cnt_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_TCM_PLL320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            B_cnt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_TCM_PLL320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out1_TCM_PLL320
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out1_TCM_PLL320 rise@3.125ns - clk_out1_TCM_PLL320 rise@0.000ns)
  Data Path Delay:        2.071ns  (logic 0.388ns (18.735%)  route 1.683ns (81.265%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 8.137 - 3.125 ) 
    Source Clock Delay      (SCD):    5.374ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TCM_PLL320 rise edge)
                                                      0.000     0.000 r  
    AE23                                              0.000     0.000 r  CLKPM_P (IN)
                         net (fo=0)                   0.000     0.000    CLKPM_P
    AE23                 IBUFDS (Prop_ibufds_I_O)     0.756     0.756 r  CLKi_buf_1/O
                         net (fo=1, routed)           2.651     3.407    CLK_PMi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     3.500 r  MCLKB1/O
                         net (fo=2, routed)           1.594     5.094    TCM_PLL/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.385     1.709 r  TCM_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.700     3.409    TCM_PLL/inst/clk_out1_TCM_PLL320
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.093     3.502 r  TCM_PLL/inst/clkout1_buf/O
                         net (fo=70, routed)          1.872     5.374    clk320_tcm
    SLICE_X6Y7           FDSE                                         r  B_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDSE (Prop_fdse_C_Q)         0.259     5.633 f  B_cnt_reg[6]/Q
                         net (fo=2, routed)           0.532     6.165    B_cnt_reg[6]
    SLICE_X7Y8           LUT6 (Prop_lut6_I0_O)        0.043     6.208 f  A1[0]_i_3/O
                         net (fo=1, routed)           0.232     6.440    A1[0]_i_3_n_0
    SLICE_X7Y8           LUT6 (Prop_lut6_I0_O)        0.043     6.483 f  A1[0]_i_2/O
                         net (fo=6, routed)           0.425     6.908    A1[0]_i_2_n_0
    SLICE_X3Y9           LUT4 (Prop_lut4_I3_O)        0.043     6.951 r  B_cnt[0]_i_1/O
                         net (fo=17, routed)          0.495     7.445    B_cnt[0]_i_1_n_0
    SLICE_X6Y8           FDRE                                         r  B_cnt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TCM_PLL320 rise edge)
                                                      3.125     3.125 r  
    AE23                                              0.000     3.125 r  CLKPM_P (IN)
                         net (fo=0)                   0.000     3.125    CLKPM_P
    AE23                 IBUFDS (Prop_ibufds_I_O)     0.680     3.805 r  CLKi_buf_1/O
                         net (fo=1, routed)           2.516     6.321    CLK_PMi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.404 r  MCLKB1/O
                         net (fo=2, routed)           1.400     7.804    TCM_PLL/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.049     4.755 r  TCM_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.568     6.323    TCM_PLL/inst/clk_out1_TCM_PLL320
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.083     6.406 r  TCM_PLL/inst/clkout1_buf/O
                         net (fo=70, routed)          1.731     8.137    clk320_tcm
    SLICE_X6Y8           FDRE                                         r  B_cnt_reg[10]/C
                         clock pessimism              0.337     8.473    
                         clock uncertainty           -0.080     8.394    
    SLICE_X6Y8           FDRE (Setup_fdre_C_R)       -0.281     8.113    B_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          8.113    
                         arrival time                          -7.445    
  -------------------------------------------------------------------
                         slack                                  0.668    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 rq_irq0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_TCM_PLL320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            rq_irq1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TCM_PLL320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out1_TCM_PLL320
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TCM_PLL320 rise@0.000ns - clk_out1_TCM_PLL320 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.872ns
    Source Clock Delay      (SCD):    2.464ns
    Clock Pessimism Removal (CPR):    0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_TCM_PLL320 rise edge)
                                                      0.000     0.000 r  
    AE23                                              0.000     0.000 r  CLKPM_P (IN)
                         net (fo=0)                   0.000     0.000    CLKPM_P
    AE23                 IBUFDS (Prop_ibufds_I_O)     0.381     0.381 r  CLKi_buf_1/O
                         net (fo=1, routed)           1.278     1.659    CLK_PMi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.685 r  MCLKB1/O
                         net (fo=2, routed)           0.677     2.362    TCM_PLL/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.490     0.872 r  TCM_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.789     1.661    TCM_PLL/inst/clk_out1_TCM_PLL320
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     1.687 r  TCM_PLL/inst/clkout1_buf/O
                         net (fo=70, routed)          0.777     2.464    clk320_tcm
    SLICE_X4Y13          FDRE                                         r  rq_irq0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.100     2.564 r  rq_irq0_reg/Q
                         net (fo=1, routed)           0.060     2.624    rq_irq0
    SLICE_X4Y13          FDRE                                         r  rq_irq1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TCM_PLL320 rise edge)
                                                      0.000     0.000 r  
    AE23                                              0.000     0.000 r  CLKPM_P (IN)
                         net (fo=0)                   0.000     0.000    CLKPM_P
    AE23                 IBUFDS (Prop_ibufds_I_O)     0.453     0.453 r  CLKi_buf_1/O
                         net (fo=1, routed)           1.351     1.804    CLK_PMi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.834 r  MCLKB1/O
                         net (fo=2, routed)           0.912     2.746    TCM_PLL/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.797     0.949 r  TCM_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.857     1.806    TCM_PLL/inst/clk_out1_TCM_PLL320
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.030     1.836 r  TCM_PLL/inst/clkout1_buf/O
                         net (fo=70, routed)          1.036     2.872    clk320_tcm
    SLICE_X4Y13          FDRE                                         r  rq_irq1_reg/C
                         clock pessimism             -0.409     2.464    
    SLICE_X4Y13          FDRE (Hold_fdre_C_D)         0.047     2.511    rq_irq1_reg
  -------------------------------------------------------------------
                         required time                         -2.511    
                         arrival time                           2.624    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_TCM_PLL320
Waveform(ns):       { 0.000 1.563 }
Period(ns):         3.125
Sources:            { TCM_PLL/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.409         3.125       1.717      BUFGCTRL_X0Y24  TCM_PLL/inst/clkout1_buf/I
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       3.125       156.875    PLLE2_ADV_X0Y5  TCM_PLL/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.400         1.562       1.162      SLICE_X4Y13     rq_irq1_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         1.562       1.212      SLICE_X3Y8      A0_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_TCM_PLL320
  To Clock:  clkfbout_TCM_PLL320

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_TCM_PLL320
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { TCM_PLL/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            1.409         25.000      23.592     BUFGCTRL_X0Y25  TCM_PLL/inst/clkf_buf/I
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633        25.000      27.633     PLLE2_ADV_X0Y5  TCM_PLL/inst/plle2_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  FMC_HPC_DATACLK
  To Clock:  FMC_HPC_DATACLK

Setup :            0  Failing Endpoints,  Worst Slack       23.674ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.674ns  (required time - arrival time)
  Source:                 HDMI0/rstcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by FMC_HPC_DATACLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            HDMI0/rstcount_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by FMC_HPC_DATACLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             FMC_HPC_DATACLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (FMC_HPC_DATACLK rise@25.000ns - FMC_HPC_DATACLK rise@0.000ns)
  Data Path Delay:        1.112ns  (logic 0.302ns (27.151%)  route 0.810ns (72.849%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.702ns = ( 28.702 - 25.000 ) 
    Source Clock Delay      (SCD):    4.037ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FMC_HPC_DATACLK rise edge)
                                                      0.000     0.000 r  
    C25                                               0.000     0.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           1.634     2.471    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.093     2.564 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          1.473     4.037    HDMI0/srst_reg_0
    SLICE_X8Y106         FDCE                                         r  HDMI0/rstcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y106         FDCE (Prop_fdce_C_Q)         0.259     4.296 f  HDMI0/rstcount_reg[1]/Q
                         net (fo=5, routed)           0.500     4.796    HDMI0/rstcount_reg[1]
    SLICE_X8Y105         LUT4 (Prop_lut4_I3_O)        0.043     4.839 r  HDMI0/rstcount[3]_i_1/O
                         net (fo=4, routed)           0.310     5.149    HDMI0/rstcount[3]_i_1_n_0
    SLICE_X8Y106         FDCE                                         r  HDMI0/rstcount_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FMC_HPC_DATACLK rise edge)
                                                     25.000    25.000 r  
    C25                                               0.000    25.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000    25.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.759    25.759 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           1.523    27.282    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.083    27.365 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          1.337    28.702    HDMI0/srst_reg_0
    SLICE_X8Y106         FDCE                                         r  HDMI0/rstcount_reg[0]/C
                         clock pessimism              0.335    29.037    
                         clock uncertainty           -0.035    29.002    
    SLICE_X8Y106         FDCE (Setup_fdce_C_CE)      -0.178    28.824    HDMI0/rstcount_reg[0]
  -------------------------------------------------------------------
                         required time                         28.824    
                         arrival time                          -5.149    
  -------------------------------------------------------------------
                         slack                                 23.674    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 PLL_Reset_Generator_comp/reset_in_reg/C
                            (rising edge-triggered cell FDRE clocked by FMC_HPC_DATACLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            PLL_Reset_Generator_comp/reset_pll_reg/D
                            (rising edge-triggered cell FDRE clocked by FMC_HPC_DATACLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             FMC_HPC_DATACLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FMC_HPC_DATACLK rise@0.000ns - FMC_HPC_DATACLK rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.128ns (64.109%)  route 0.072ns (35.891%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.153ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FMC_HPC_DATACLK rise edge)
                                                      0.000     0.000 r  
    C25                                               0.000     0.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.460     0.460 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           0.717     1.177    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     1.203 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          0.588     1.791    PLL_Reset_Generator_comp/GDataClk_I
    SLICE_X59Y120        FDRE                                         r  PLL_Reset_Generator_comp/reset_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y120        FDRE (Prop_fdre_C_Q)         0.100     1.891 r  PLL_Reset_Generator_comp/reset_in_reg/Q
                         net (fo=5, routed)           0.072     1.963    PLL_Reset_Generator_comp/reset_in
    SLICE_X58Y120        LUT5 (Prop_lut5_I1_O)        0.028     1.991 r  PLL_Reset_Generator_comp/reset_pll_i_1/O
                         net (fo=1, routed)           0.000     1.991    PLL_Reset_Generator_comp/reset_pll_i_1_n_0
    SLICE_X58Y120        FDRE                                         r  PLL_Reset_Generator_comp/reset_pll_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock FMC_HPC_DATACLK rise edge)
                                                      0.000     0.000 r  
    C25                                               0.000     0.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.534     0.534 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           0.784     1.318    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030     1.348 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          0.805     2.153    PLL_Reset_Generator_comp/GDataClk_I
    SLICE_X58Y120        FDRE                                         r  PLL_Reset_Generator_comp/reset_pll_reg/C
                         clock pessimism             -0.351     1.802    
    SLICE_X58Y120        FDRE (Hold_fdre_C_D)         0.087     1.889    PLL_Reset_Generator_comp/reset_pll_reg
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.102    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FMC_HPC_DATACLK
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { FMC_HPC_clk_A_p }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I            n/a            1.409         25.000      23.592     BUFGCTRL_X0Y26  CDM_clk_A_BUFG_inst/I
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        25.000      27.633     PLLE2_ADV_X0Y0  CDMClkpllcomp/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            5.000         12.500      7.500      PLLE2_ADV_X0Y0  CDMClkpllcomp/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            5.000         12.500      7.500      PLLE2_ADV_X0Y0  CDMClkpllcomp/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK320_90_MMCM320_PH
  To Clock:  CLK320_90_MMCM320_PH

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.717ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK320_90_MMCM320_PH
Waveform(ns):       { 0.781 2.344 }
Period(ns):         3.125
Sources:            { HDMI0/PLL1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         3.125       1.717      BUFGCTRL_X0Y2    HDMI0/PLL1/inst/clkout2_buf/I
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       3.125       210.235    MMCME2_ADV_X0Y1  HDMI0/PLL1/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  CLK320_MMCM320_PH
  To Clock:  CLK320_MMCM320_PH

Setup :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.563ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (required time - arrival time)
  Source:                 HDMI0/IDL1N/C
                            (rising edge-triggered cell IDELAYE2 clocked by CLK320_MMCM320_PH  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            HDMI0/sig_stable_cou1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK320_MMCM320_PH  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             CLK320_MMCM320_PH
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (CLK320_MMCM320_PH rise@3.125ns - CLK320_MMCM320_PH rise@0.000ns)
  Data Path Delay:        2.459ns  (logic 0.805ns (32.731%)  route 1.654ns (67.269%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.704ns = ( 10.829 - 3.125 ) 
    Source Clock Delay      (SCD):    8.343ns
    Clock Pessimism Removal (CPR):    0.587ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK320_MMCM320_PH rise edge)
                                                      0.000     0.000 r  
    C25                                               0.000     0.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           1.634     2.471    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.093     2.564 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          1.766     4.330    HDMI0/PLL1/inst/MCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.407 r  HDMI0/PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.143     6.550    HDMI0/PLL1/inst/CLK320_MMCM320_PH
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     6.643 r  HDMI0/PLL1/inst/clkout1_buf/O
                         net (fo=229, routed)         1.700     8.343    HDMI0/CLK
    IDELAY_X0Y59         IDELAYE2                                     r  HDMI0/IDL1N/C
  -------------------------------------------------------------------    -------------------
    IDELAY_X0Y59         IDELAYE2 (Prop_idelaye2_C_CNTVALUEOUT[2])
                                                      0.577     8.920 r  HDMI0/IDL1N/CNTVALUEOUT[2]
                         net (fo=3, routed)           0.738     9.658    HDMI0/dvalue1[2]
    SLICE_X3Y61          LUT5 (Prop_lut5_I1_O)        0.050     9.708 r  HDMI0/dl_ce1_i_4/O
                         net (fo=2, routed)           0.240     9.948    HDMI0/dl_ce1_i_4_n_0
    SLICE_X3Y62          LUT6 (Prop_lut6_I0_O)        0.132    10.080 r  HDMI0/sig_stable_cou1[5]_i_4/O
                         net (fo=1, routed)           0.356    10.436    HDMI0/sig_stable_cou1[5]_i_4_n_0
    SLICE_X2Y62          LUT5 (Prop_lut5_I4_O)        0.046    10.482 r  HDMI0/sig_stable_cou1[5]_i_1/O
                         net (fo=6, routed)           0.320    10.802    HDMI0/sig_stable_cou1[5]_i_1_n_0
    SLICE_X2Y63          FDRE                                         r  HDMI0/sig_stable_cou1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK320_MMCM320_PH rise edge)
                                                      3.125     3.125 r  
    C25                                               0.000     3.125 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     3.125    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.759     3.884 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           1.523     5.407    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.083     5.490 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          1.608     7.098    HDMI0/PLL1/inst/MCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073     7.171 r  HDMI0/PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.017     9.188    HDMI0/PLL1/inst/CLK320_MMCM320_PH
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     9.271 r  HDMI0/PLL1/inst/clkout1_buf/O
                         net (fo=229, routed)         1.558    10.829    HDMI0/CLK
    SLICE_X2Y63          FDRE                                         r  HDMI0/sig_stable_cou1_reg[4]/C
                         clock pessimism              0.587    11.416    
                         clock uncertainty           -0.066    11.350    
    SLICE_X2Y63          FDRE (Setup_fdre_C_R)       -0.372    10.978    HDMI0/sig_stable_cou1_reg[4]
  -------------------------------------------------------------------
                         required time                         10.978    
                         arrival time                         -10.802    
  -------------------------------------------------------------------
                         slack                                  0.175    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 HDMI0/rd_lock0_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK320_MMCM320_PH  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            HDMI0/rd_lock1_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK320_MMCM320_PH  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             CLK320_MMCM320_PH
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK320_MMCM320_PH rise@0.000ns - CLK320_MMCM320_PH rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.260ns
    Source Clock Delay      (SCD):    3.573ns
    Clock Pessimism Removal (CPR):    0.687ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK320_MMCM320_PH rise edge)
                                                      0.000     0.000 r  
    C25                                               0.000     0.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.460     0.460 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           0.717     1.177    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     1.203 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          0.711     1.914    HDMI0/PLL1/inst/MCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.964 r  HDMI0/PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.948     2.912    HDMI0/PLL1/inst/CLK320_MMCM320_PH
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.938 r  HDMI0/PLL1/inst/clkout1_buf/O
                         net (fo=229, routed)         0.635     3.573    HDMI0/CLK
    SLICE_X18Y131        FDRE                                         r  HDMI0/rd_lock0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y131        FDRE (Prop_fdre_C_Q)         0.118     3.691 r  HDMI0/rd_lock0_reg/Q
                         net (fo=1, routed)           0.055     3.746    HDMI0/rd_lock0
    SLICE_X18Y131        FDRE                                         r  HDMI0/rd_lock1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK320_MMCM320_PH rise edge)
                                                      0.000     0.000 r  
    C25                                               0.000     0.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.534     0.534 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           0.784     1.318    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030     1.348 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          0.960     2.308    HDMI0/PLL1/inst/MCLK
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.361 r  HDMI0/PLL1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.015     3.376    HDMI0/PLL1/inst/CLK320_MMCM320_PH
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.406 r  HDMI0/PLL1/inst/clkout1_buf/O
                         net (fo=229, routed)         0.854     4.260    HDMI0/CLK
    SLICE_X18Y131        FDRE                                         r  HDMI0/rd_lock1_reg/C
                         clock pessimism             -0.687     3.573    
    SLICE_X18Y131        FDRE (Hold_fdre_C_D)         0.042     3.615    HDMI0/rd_lock1_reg
  -------------------------------------------------------------------
                         required time                         -3.615    
                         arrival time                           3.746    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK320_MMCM320_PH
Waveform(ns):       { 0.000 1.563 }
Period(ns):         3.125
Sources:            { HDMI0/PLL1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYE2/C          n/a            2.000         3.125       1.125      IDELAY_X0Y59     HDMI0/IDL1N/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       3.125       210.235    MMCME2_ADV_X0Y1  HDMI0/PLL1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/PSCLK    n/a            1.000         1.562       0.563      MMCME2_ADV_X0Y1  HDMI0/PLL1/inst/mmcm_adv_inst/PSCLK
High Pulse Width  Slow    MMCME2_ADV/PSCLK    n/a            1.000         1.563       0.563      MMCME2_ADV_X0Y1  HDMI0/PLL1/inst/mmcm_adv_inst/PSCLK



---------------------------------------------------------------------------------------------------
From Clock:  Data_clk_40
  To Clock:  Data_clk_40

Setup :            0  Failing Endpoints,  Worst Slack       18.082ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.082ns  (required time - arrival time)
  Source:                 ipbus_face_comp/readout_control_reg[trg_data_select][29]/C
                            (rising edge-triggered cell FDRE clocked by Data_clk_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by Data_clk_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Data_clk_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (Data_clk_40 rise@25.000ns - Data_clk_40 rise@0.000ns)
  Data Path Delay:        6.480ns  (logic 0.466ns (7.192%)  route 6.014ns (92.808%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.676ns = ( 28.676 - 25.000 ) 
    Source Clock Delay      (SCD):    3.944ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Data_clk_40 rise edge)
                                                      0.000     0.000 r  
    C25                                               0.000     0.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           1.634     2.471    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.093     2.564 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          1.961     4.525    CDMClkpllcomp/inst/CLK_IN1_40
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.532    -0.007 r  CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.480     2.473    CDMClkpllcomp/inst/CLK_OUT1_40_CDM_Clk_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.566 r  CDMClkpllcomp/inst/clkout1_buf/O
                         net (fo=3407, routed)        1.378     3.944    ipbus_face_comp/FSM_Clocks_I[Data_Clk]
    SLICE_X81Y259        FDRE                                         r  ipbus_face_comp/readout_control_reg[trg_data_select][29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y259        FDRE (Prop_fdre_C_Q)         0.204     4.148 r  ipbus_face_comp/readout_control_reg[trg_data_select][29]/Q
                         net (fo=2, routed)           1.379     5.527    FitGbtPrg/Event_Selector_comp/Control_register_I[trg_data_select][29]
    SLICE_X84Y261        LUT4 (Prop_lut4_I1_O)        0.124     5.651 r  FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c_i_12/O
                         net (fo=1, routed)           0.355     6.005    FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c_i_12_n_0
    SLICE_X84Y261        LUT6 (Prop_lut6_I0_O)        0.043     6.048 r  FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c_i_5/O
                         net (fo=1, routed)           0.532     6.580    FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c_i_5_n_0
    SLICE_X80Y260        LUT6 (Prop_lut6_I2_O)        0.043     6.623 r  FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c_i_1/O
                         net (fo=11, routed)          0.592     7.215    FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/wr_en
    SLICE_X91Y262        LUT2 (Prop_lut2_I0_O)        0.052     7.267 r  FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram_i_4/O
                         net (fo=45, routed)          3.157    10.424    FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/ram_wr_en
    RAMB36_X5Y58         RAMB36E1                                     r  FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock Data_clk_40 rise edge)
                                                     25.000    25.000 r  
    C25                                               0.000    25.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000    25.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.759    25.759 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           1.523    27.282    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.083    27.365 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          1.798    29.163    CDMClkpllcomp/inst/CLK_IN1_40
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.225    24.938 r  CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.346    27.284    CDMClkpllcomp/inst/CLK_OUT1_40_CDM_Clk_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    27.367 r  CDMClkpllcomp/inst/clkout1_buf/O
                         net (fo=3407, routed)        1.309    28.676    FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X5Y58         RAMB36E1                                     r  FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.322    28.998    
                         clock uncertainty           -0.071    28.927    
    RAMB36_X5Y58         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.421    28.506    FitGbtPrg/Event_Selector_comp/trg_fifo_comp_c/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         28.506    
                         arrival time                         -10.424    
  -------------------------------------------------------------------
                         slack                                 18.082    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 FitGbtPrg/TX_Data_Gen_comp/gbt_data_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by Data_clk_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FitGbtPrg/TX_Data_Gen_comp/gbt_data_counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by Data_clk_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Data_clk_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Data_clk_40 rise@0.000ns - Data_clk_40 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.333ns (76.588%)  route 0.102ns (23.412%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.184ns
    Source Clock Delay      (SCD):    1.735ns
    Clock Pessimism Removal (CPR):    0.153ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Data_clk_40 rise edge)
                                                      0.000     0.000 r  
    C25                                               0.000     0.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.460     0.460 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           0.717     1.177    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     1.203 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          0.769     1.972    CDMClkpllcomp/inst/CLK_IN1_40
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.946     0.026 r  CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.153     1.179    CDMClkpllcomp/inst/CLK_OUT1_40_CDM_Clk_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.205 r  CDMClkpllcomp/inst/clkout1_buf/O
                         net (fo=3407, routed)        0.530     1.735    FitGbtPrg/TX_Data_Gen_comp/FSM_Clocks_I[Data_Clk]
    SLICE_X55Y247        FDRE                                         r  FitGbtPrg/TX_Data_Gen_comp/gbt_data_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y247        FDRE (Prop_fdre_C_Q)         0.100     1.835 r  FitGbtPrg/TX_Data_Gen_comp/gbt_data_counter_reg[16]/Q
                         net (fo=2, routed)           0.101     1.937    FitGbtPrg/TX_Data_Gen_comp/gbt_data_counter_o[16]
    SLICE_X55Y247        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.142     2.079 r  FitGbtPrg/TX_Data_Gen_comp/gbt_data_counter_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.079    FitGbtPrg/TX_Data_Gen_comp/gbt_data_counter_reg[19]_i_1_n_0
    SLICE_X55Y248        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.104 r  FitGbtPrg/TX_Data_Gen_comp/gbt_data_counter_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.104    FitGbtPrg/TX_Data_Gen_comp/gbt_data_counter_reg[23]_i_1_n_0
    SLICE_X55Y249        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.129 r  FitGbtPrg/TX_Data_Gen_comp/gbt_data_counter_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.129    FitGbtPrg/TX_Data_Gen_comp/gbt_data_counter_reg[27]_i_1_n_0
    SLICE_X55Y250        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.170 r  FitGbtPrg/TX_Data_Gen_comp/gbt_data_counter_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     2.170    FitGbtPrg/TX_Data_Gen_comp/gbt_data_counter_reg[31]_i_2_n_7
    SLICE_X55Y250        FDRE                                         r  FitGbtPrg/TX_Data_Gen_comp/gbt_data_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock Data_clk_40 rise edge)
                                                      0.000     0.000 r  
    C25                                               0.000     0.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.534     0.534 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           0.784     1.318    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030     1.348 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          1.039     2.387    CDMClkpllcomp/inst/CLK_IN1_40
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.291     0.096 r  CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.224     1.320    CDMClkpllcomp/inst/CLK_OUT1_40_CDM_Clk_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.350 r  CDMClkpllcomp/inst/clkout1_buf/O
                         net (fo=3407, routed)        0.834     2.184    FitGbtPrg/TX_Data_Gen_comp/FSM_Clocks_I[Data_Clk]
    SLICE_X55Y250        FDRE                                         r  FitGbtPrg/TX_Data_Gen_comp/gbt_data_counter_reg[28]/C
                         clock pessimism             -0.153     2.031    
    SLICE_X55Y250        FDRE (Hold_fdre_C_D)         0.071     2.102    FitGbtPrg/TX_Data_Gen_comp/gbt_data_counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.102    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.068    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Data_clk_40
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         25.000      19.286     GTXE2_CHANNEL_X0Y10  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/DRPCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0     n/a            160.000       25.000      135.000    PLLE2_ADV_X0Y0       CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C                n/a            0.400         12.500      12.100     SLICE_X78Y249        ipbus_face_comp/readout_control_reg[Trigger_Gen][trigger_cont_value][5]/C
High Pulse Width  Fast    FDRE/C                n/a            0.350         12.500      12.150     SLICE_X23Y292        FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  SystemCLK_320
  To Clock:  SystemCLK_320

Setup :           11  Failing Endpoints,  Worst Slack       -0.189ns,  Total Violation       -0.998ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.920ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.189ns  (required time - arrival time)
  Source:                 FitGbtPrg/DataConverter_comp/header_pcklen_latch_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SystemCLK_320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            FitGbtPrg/DataConverter_comp/raw_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by SystemCLK_320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             SystemCLK_320
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (SystemCLK_320 rise@3.125ns - SystemCLK_320 rise@0.000ns)
  Data Path Delay:        2.751ns  (logic 0.674ns (24.498%)  route 2.077ns (75.502%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.728ns = ( 6.853 - 3.125 ) 
    Source Clock Delay      (SCD):    4.102ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SystemCLK_320 rise edge)
                                                      0.000     0.000 r  
    C25                                               0.000     0.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           1.634     2.471    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.093     2.564 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          1.961     4.525    CDMClkpllcomp/inst/CLK_IN1_40
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.532    -0.007 r  CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.480     2.473    CDMClkpllcomp/inst/CLK_OUT2_320_CDM_Clk_pll
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     2.566 r  CDMClkpllcomp/inst/clkout2_buf/O
                         net (fo=2970, routed)        1.536     4.102    FitGbtPrg/DataConverter_comp/FSM_Clocks_I[System_Clk]
    SLICE_X81Y311        FDRE                                         r  FitGbtPrg/DataConverter_comp/header_pcklen_latch_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y311        FDRE (Prop_fdre_C_Q)         0.204     4.306 r  FitGbtPrg/DataConverter_comp/header_pcklen_latch_reg[0]/Q
                         net (fo=8, routed)           0.361     4.667    FitGbtPrg/DataConverter_comp/header_pcklen_latch[0]
    SLICE_X80Y311        LUT4 (Prop_lut4_I0_O)        0.125     4.792 r  FitGbtPrg/DataConverter_comp/data_fifo_we_inferred_i_10/O
                         net (fo=1, routed)           0.000     4.792    FitGbtPrg/DataConverter_comp/data_fifo_we_inferred_i_10_n_0
    SLICE_X80Y311        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     5.051 r  FitGbtPrg/DataConverter_comp/data_fifo_we_inferred_i_2/CO[3]
                         net (fo=101, routed)         0.577     5.628    FitGbtPrg/DataConverter_comp/ltOp
    SLICE_X71Y313        LUT5 (Prop_lut5_I3_O)        0.043     5.671 r  FitGbtPrg/DataConverter_comp/data_fifo_we_inferred_i_1/O
                         net (fo=6, routed)           0.127     5.797    FitGbtPrg/DataConverter_comp/raw_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/wr_en
    SLICE_X71Y313        LUT2 (Prop_lut2_I0_O)        0.043     5.840 r  FitGbtPrg/DataConverter_comp/raw_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=55, routed)          1.013     6.853    FitGbtPrg/DataConverter_comp/raw_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ram_wr_en
    RAMB36_X2Y67         RAMB36E1                                     r  FitGbtPrg/DataConverter_comp/raw_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock SystemCLK_320 rise edge)
                                                      3.125     3.125 r  
    C25                                               0.000     3.125 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     3.125    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.759     3.884 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           1.523     5.407    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.083     5.490 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          1.798     7.288    CDMClkpllcomp/inst/CLK_IN1_40
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.225     3.063 r  CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.346     5.409    CDMClkpllcomp/inst/CLK_OUT2_320_CDM_Clk_pll
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     5.492 r  CDMClkpllcomp/inst/clkout2_buf/O
                         net (fo=2970, routed)        1.361     6.853    FitGbtPrg/DataConverter_comp/raw_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y67         RAMB36E1                                     r  FitGbtPrg/DataConverter_comp/raw_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.272     7.125    
                         clock uncertainty           -0.057     7.068    
    RAMB36_X2Y67         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.404     6.664    FitGbtPrg/DataConverter_comp/raw_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          6.664    
                         arrival time                          -6.853    
  -------------------------------------------------------------------
                         slack                                 -0.189    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 FitGbtPrg/DataConverter_comp/data_word_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by SystemCLK_320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            FitGbtPrg/DataConverter_comp/raw_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by SystemCLK_320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             SystemCLK_320
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SystemCLK_320 rise@0.000ns - SystemCLK_320 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.128ns (18.742%)  route 0.555ns (81.258%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SystemCLK_320 rise edge)
                                                      0.000     0.000 r  
    C25                                               0.000     0.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.460     0.460 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           0.717     1.177    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     1.203 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          0.769     1.972    CDMClkpllcomp/inst/CLK_IN1_40
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.946     0.026 r  CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.153     1.179    CDMClkpllcomp/inst/CLK_OUT2_320_CDM_Clk_pll
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.205 r  CDMClkpllcomp/inst/clkout2_buf/O
                         net (fo=2970, routed)        0.607     1.812    FitGbtPrg/DataConverter_comp/FSM_Clocks_I[System_Clk]
    SLICE_X53Y287        FDRE                                         r  FitGbtPrg/DataConverter_comp/data_word_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y287        FDRE (Prop_fdre_C_Q)         0.100     1.912 r  FitGbtPrg/DataConverter_comp/data_word_reg[12]/Q
                         net (fo=1, routed)           0.094     2.006    FitGbtPrg/DataConverter_comp/data_word[12]
    SLICE_X53Y287        LUT1 (Prop_lut1_I0_O)        0.028     2.034 r  FitGbtPrg/DataConverter_comp/data_word_inst__66/O
                         net (fo=1, routed)           0.461     2.495    FitGbtPrg/DataConverter_comp/raw_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/din[3]
    RAMB36_X2Y66         RAMB36E1                                     r  FitGbtPrg/DataConverter_comp/raw_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock SystemCLK_320 rise edge)
                                                      0.000     0.000 r  
    C25                                               0.000     0.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.534     0.534 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           0.784     1.318    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030     1.348 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          1.039     2.387    CDMClkpllcomp/inst/CLK_IN1_40
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.291     0.096 r  CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.224     1.320    CDMClkpllcomp/inst/CLK_OUT2_320_CDM_Clk_pll
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.350 r  CDMClkpllcomp/inst/clkout2_buf/O
                         net (fo=2970, routed)        0.957     2.307    FitGbtPrg/DataConverter_comp/raw_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y66         RAMB36E1                                     r  FitGbtPrg/DataConverter_comp/raw_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.173     2.134    
    RAMB36_X2Y66         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     2.430    FitGbtPrg/DataConverter_comp/raw_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.430    
                         arrival time                           2.495    
  -------------------------------------------------------------------
                         slack                                  0.065    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SystemCLK_320
Waveform(ns):       { 0.000 1.563 }
Period(ns):         3.125
Sources:            { CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         3.125       1.286      RAMB36_X3Y59    FitGbtPrg/DataConverter_comp/raw_header_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       3.125       156.875    PLLE2_ADV_X0Y0  CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         1.562       0.920      SLICE_X52Y262   FitGbtPrg/Module_Data_Gen_comp/Board_data_gen_pipe_reg[13][data_word][11]_srl10___Board_data_gen_pipe_reg_r_8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.562       0.920      SLICE_X52Y259   FitGbtPrg/Module_Data_Gen_comp/Board_data_gen_pipe_reg[13][data_word][0]_srl10___Board_data_gen_pipe_reg_r_8/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_CDM_Clk_pll
  To Clock:  clkfbout_CDM_Clk_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_CDM_Clk_pll
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { CDMClkpllcomp/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            1.409         25.000      23.592     BUFGCTRL_X0Y6   CDMClkpllcomp/inst/clkf_buf/I
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633        25.000      27.633     PLLE2_ADV_X0Y0  CDMClkpllcomp/inst/plle2_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MMCM320_PH
  To Clock:  clkfbout_MMCM320_PH

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MMCM320_PH
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { HDMI0/PLL1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         25.000      23.929     MMCME2_ADV_X0Y1  HDMI0/PLL1/inst/mmcm_adv_inst/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       25.000      75.000     MMCME2_ADV_X0Y1  HDMI0/PLL1/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  FMC_HPC_REFCLK
  To Clock:  FMC_HPC_REFCLK

Setup :            0  Failing Endpoints,  Worst Slack        4.029ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.858ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.029ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by FMC_HPC_REFCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by FMC_HPC_REFCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             FMC_HPC_REFCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (FMC_HPC_REFCLK rise@5.000ns - FMC_HPC_REFCLK rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.705ns = ( 8.705 - 5.000 ) 
    Source Clock Delay      (SCD):    4.886ns
    Clock Pessimism Removal (CPR):    1.181ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FMC_HPC_REFCLK rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  FMC_HPC_clk_200_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_200_p
    C8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  FMC_HPC_clk_200_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    FMC_HPC_clk_200_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  CDM_clk_200_IbufdsGtxe2/O
                         net (fo=2, routed)           1.508     3.863    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/MgtRefClk
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.314     4.177 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/use_bufr_cpll.refclk_buf/O
                         net (fo=9, routed)           0.709     4.886    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/use_bufr_cpll.refclk_buf_n_0
    SLICE_X78Y301        SRLC32E                                      r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y301        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     5.886 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     5.886    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X78Y301        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock FMC_HPC_REFCLK rise edge)
                                                      5.000     5.000 r  
    C8                                                0.000     5.000 r  FMC_HPC_clk_200_p (IN)
                         net (fo=0)                   0.000     5.000    FMC_HPC_clk_200_p
    C8                   IBUF (Prop_ibuf_I_O)         0.000     5.000 r  FMC_HPC_clk_200_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     5.000    FMC_HPC_clk_200_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     6.418 r  CDM_clk_200_IbufdsGtxe2/O
                         net (fo=2, routed)           1.353     7.771    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/MgtRefClk
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.289     8.060 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/use_bufr_cpll.refclk_buf/O
                         net (fo=9, routed)           0.645     8.705    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/use_bufr_cpll.refclk_buf_n_0
    SLICE_X78Y301        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[95]/C
                         clock pessimism              1.181     9.886    
                         clock uncertainty           -0.035     9.850    
    SLICE_X78Y301        FDRE (Setup_fdre_C_D)        0.064     9.914    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                          9.914    
                         arrival time                          -5.886    
  -------------------------------------------------------------------
                         slack                                  4.029    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by FMC_HPC_REFCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by FMC_HPC_REFCLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             FMC_HPC_REFCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FMC_HPC_REFCLK rise@0.000ns - FMC_HPC_REFCLK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.547ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FMC_HPC_REFCLK rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  FMC_HPC_clk_200_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_200_p
    C8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  FMC_HPC_clk_200_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    FMC_HPC_clk_200_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  CDM_clk_200_IbufdsGtxe2/O
                         net (fo=2, routed)           0.581     1.022    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/MgtRefClk
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.090     1.112 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/use_bufr_cpll.refclk_buf/O
                         net (fo=9, routed)           0.352     1.464    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/use_bufr_cpll.refclk_buf_n_0
    SLICE_X78Y301        SRLC32E                                      r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y301        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.735 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.735    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X78Y301        SRLC32E                                      r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock FMC_HPC_REFCLK rise edge)
                                                      0.000     0.000 r  
    C8                                                0.000     0.000 r  FMC_HPC_clk_200_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_200_p
    C8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  FMC_HPC_clk_200_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    FMC_HPC_clk_200_p_IBUF
    IBUFDS_GTE2_X0Y6     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  CDM_clk_200_IbufdsGtxe2/O
                         net (fo=2, routed)           0.792     1.524    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/MgtRefClk
    BUFR_X0Y25           BUFR (Prop_bufr_I_O)         0.093     1.617 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/use_bufr_cpll.refclk_buf/O
                         net (fo=9, routed)           0.394     2.011    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/use_bufr_cpll.refclk_buf_n_0
    SLICE_X78Y301        SRLC32E                                      r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.547     1.464    
    SLICE_X78Y301        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.563    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FMC_HPC_REFCLK
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { FMC_HPC_clk_200_p }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFR/I       n/a            1.851         5.000       3.149      BUFR_X0Y25     FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/use_bufr_cpll.refclk_buf/I
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.642         2.500       1.858      SLICE_X78Y301  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.642         2.500       1.858      SLICE_X78Y301  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/cpll_railing0_i/cpllpd_wait_reg[94]_srl31/CLK



---------------------------------------------------------------------------------------------------
From Clock:  PM_sck
  To Clock:  PM_sck

Setup :            0  Failing Endpoints,  Worst Slack       61.306ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       31.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             61.306ns  (required time - arrival time)
  Source:                 PSPI/spi_bit_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by PM_sck  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            PSPI/spi_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by PM_sck  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             PM_sck
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            64.000ns  (PM_sck rise@64.000ns - PM_sck rise@0.000ns)
  Data Path Delay:        2.319ns  (logic 0.461ns (19.876%)  route 1.858ns (80.124%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.820ns = ( 69.820 - 64.000 ) 
    Source Clock Delay      (SCD):    6.755ns
    Clock Pessimism Removal (CPR):    0.891ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PM_sck rise edge)     0.000     0.000 r  
    AG25                                              0.000     0.000 r  PM_SPI_SCK (IN)
                         net (fo=0)                   0.000     0.000    PM_SPI_SCK
    AG25                 IBUF (Prop_ibuf_I_O)         1.261     1.261 r  Pspi_sck/O
                         net (fo=1, routed)           3.935     5.196    pm_sck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     5.289 r  pm_sck_BUFG_inst/O
                         net (fo=50, routed)          1.466     6.755    PSPI/pm_sck_BUFG
    SLICE_X20Y112        FDCE                                         r  PSPI/spi_bit_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y112        FDCE (Prop_fdce_C_Q)         0.259     7.014 f  PSPI/spi_bit_count_reg[2]/Q
                         net (fo=8, routed)           0.482     7.495    PSPI/spi_bit_count_reg[2]
    SLICE_X21Y112        LUT5 (Prop_lut5_I0_O)        0.054     7.549 r  PSPI/spi_addr[7]_i_4/O
                         net (fo=10, routed)          0.894     8.444    PSPI/spi_addr[7]_i_4_n_0
    SLICE_X21Y106        LUT4 (Prop_lut4_I2_O)        0.148     8.592 r  PSPI/spi_addr[7]_i_1/O
                         net (fo=8, routed)           0.483     9.074    PSPI/spi_addr[7]_i_1_n_0
    SLICE_X23Y104        FDRE                                         r  PSPI/spi_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock PM_sck rise edge)    64.000    64.000 r  
    AG25                                              0.000    64.000 r  PM_SPI_SCK (IN)
                         net (fo=0)                   0.000    64.000    PM_SPI_SCK
    AG25                 IBUF (Prop_ibuf_I_O)         1.148    65.148 r  Pspi_sck/O
                         net (fo=1, routed)           3.255    68.403    pm_sck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    68.486 r  pm_sck_BUFG_inst/O
                         net (fo=50, routed)          1.334    69.820    PSPI/pm_sck_BUFG
    SLICE_X23Y104        FDRE                                         r  PSPI/spi_addr_reg[2]/C
                         clock pessimism              0.891    70.711    
                         clock uncertainty           -0.035    70.676    
    SLICE_X23Y104        FDRE (Setup_fdre_C_CE)      -0.295    70.381    PSPI/spi_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         70.381    
                         arrival time                          -9.074    
  -------------------------------------------------------------------
                         slack                                 61.306    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 PSPI/spi_wr_data_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by PM_sck  {rise@0.000ns fall@32.000ns period=64.000ns})
  Destination:            PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[15]
                            (rising edge-triggered cell RAMB18E1 clocked by PM_sck  {rise@0.000ns fall@32.000ns period=64.000ns})
  Path Group:             PM_sck
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PM_sck rise@0.000ns - PM_sck rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.118ns (26.102%)  route 0.334ns (73.898%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.191ns
    Source Clock Delay      (SCD):    3.352ns
    Clock Pessimism Removal (CPR):    0.795ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PM_sck rise edge)     0.000     0.000 r  
    AG25                                              0.000     0.000 r  PM_SPI_SCK (IN)
                         net (fo=0)                   0.000     0.000    PM_SPI_SCK
    AG25                 IBUF (Prop_ibuf_I_O)         0.651     0.651 r  Pspi_sck/O
                         net (fo=1, routed)           2.035     2.686    pm_sck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.712 r  pm_sck_BUFG_inst/O
                         net (fo=50, routed)          0.640     3.352    PSPI/pm_sck_BUFG
    SLICE_X22Y107        FDRE                                         r  PSPI/spi_wr_data_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y107        FDRE (Prop_fdre_C_Q)         0.118     3.470 r  PSPI/spi_wr_data_reg[15]/Q
                         net (fo=1, routed)           0.334     3.804    PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[15]
    RAMB18_X1Y42         RAMB18E1                                     r  PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock PM_sck rise edge)     0.000     0.000 r  
    AG25                                              0.000     0.000 r  PM_SPI_SCK (IN)
                         net (fo=0)                   0.000     0.000    PM_SPI_SCK
    AG25                 IBUF (Prop_ibuf_I_O)         0.817     0.817 r  Pspi_sck/O
                         net (fo=1, routed)           2.454     3.271    pm_sck
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     3.301 r  pm_sck_BUFG_inst/O
                         net (fo=50, routed)          0.890     4.191    PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y42         RAMB18E1                                     r  PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.795     3.395    
    RAMB18_X1Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[15])
                                                      0.296     3.691    PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -3.691    
                         arrival time                           3.804    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PM_sck
Waveform(ns):       { 0.000 32.000 }
Period(ns):         64.000
Sources:            { PM_SPI_SCK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         64.000      62.161     RAMB18_X1Y42   PSPI/buf/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.400         32.000      31.600     SLICE_X22Y105  PSPI/spi_wr_data_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         32.000      31.650     SLICE_X21Y105  PSPI/SPI_DATA_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  RxWordCLK
  To Clock:  RxWordCLK

Setup :            0  Failing Endpoints,  Worst Slack        1.685ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.685ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/PSCLK
                            (rising edge-triggered cell MMCME2_ADV clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/FSM_onehot_phaseShift_FSM_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             RxWordCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (RxWordCLK rise@8.333ns - RxWordCLK rise@0.000ns)
  Data Path Delay:        5.839ns  (logic 0.762ns (13.051%)  route 5.077ns (86.949%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.807ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.196ns = ( 10.529 - 8.333 ) 
    Source Clock Delay      (SCD):    3.088ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093     1.212 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.876     3.088    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/psclk
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/PSCLK
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_PSCLK_PSDONE)
                                                      0.676     3.764 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/PSDONE
                         net (fo=3, routed)           4.832     8.596    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/psdone
    SLICE_X60Y237        LUT6 (Prop_lut6_I2_O)        0.043     8.639 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/__1/i_/O
                         net (fo=2, routed)           0.244     8.884    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/__1/i__n_0
    SLICE_X60Y238        LUT5 (Prop_lut5_I3_O)        0.043     8.927 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/FSM_onehot_phaseShift_FSM[1]_i_1/O
                         net (fo=1, routed)           0.000     8.927    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/FSM_onehot_phaseShift_FSM[1]_i_1_n_0
    SLICE_X60Y238        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/FSM_onehot_phaseShift_FSM_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock RxWordCLK rise edge)
                                                      8.333     8.333 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.333 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044     9.377    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083     9.460 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.069    10.529    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/from_gbtBank_clks[mgt_clks][rx_wordClk]
    SLICE_X60Y238        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/FSM_onehot_phaseShift_FSM_reg[1]/C
                         clock pessimism              0.085    10.614    
                         clock uncertainty           -0.035    10.579    
    SLICE_X60Y238        FDCE (Setup_fdce_C_D)        0.033    10.612    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/FSM_onehot_phaseShift_FSM_reg[1]
  -------------------------------------------------------------------
                         required time                         10.612    
                         arrival time                          -8.927    
  -------------------------------------------------------------------
                         slack                                  1.685    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rxBitSlipCounter/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rxBitSlipCounter/RX_BITSLIP_OVERFLOW_CMD_O_reg_inv/D
                            (rising edge-triggered cell FDPE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             RxWordCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RxWordCLK rise@0.000ns - RxWordCLK rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.128ns (63.495%)  route 0.074ns (36.505%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.443ns
    Source Clock Delay      (SCD):    1.176ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.567 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.609     1.176    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rxBitSlipCounter/RX_BITSLIP_OVERFLOW_CMD_O_reg_inv_0
    SLICE_X107Y272       FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rxBitSlipCounter/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y272       FDCE (Prop_fdce_C_Q)         0.100     1.276 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rxBitSlipCounter/count_reg[3]/Q
                         net (fo=4, routed)           0.074     1.350    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rxBitSlipCounter/count[3]
    SLICE_X106Y272       LUT4 (Prop_lut4_I0_O)        0.028     1.378 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rxBitSlipCounter/RX_BITSLIP_OVERFLOW_CMD_O_inv_i_1/O
                         net (fo=1, routed)           0.000     1.378    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rxBitSlipCounter/RX_BITSLIP_OVERFLOW_CMD_O_inv_i_1_n_0
    SLICE_X106Y272       FDPE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rxBitSlipCounter/RX_BITSLIP_OVERFLOW_CMD_O_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock RxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.030     0.611 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.832     1.443    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rxBitSlipCounter/RX_BITSLIP_OVERFLOW_CMD_O_reg_inv_0
    SLICE_X106Y272       FDPE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rxBitSlipCounter/RX_BITSLIP_OVERFLOW_CMD_O_reg_inv/C
                         clock pessimism             -0.256     1.187    
    SLICE_X106Y272       FDPE (Hold_fdpe_C_D)         0.087     1.274    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rxBitSlipCounter/RX_BITSLIP_OVERFLOW_CMD_O_reg_inv
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         RxWordCLK
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK  n/a            3.875         8.333       4.458      GTXE2_CHANNEL_X0Y10  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXUSRCLK
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       8.333       91.667     MMCME2_ADV_X0Y0      FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            2.000         4.167       2.167      MMCME2_ADV_X0Y0      FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            2.000         4.166       2.166      MMCME2_ADV_X0Y0      FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  RXDataCLK
  To Clock:  RXDataCLK

Setup :            0  Failing Endpoints,  Worst Slack       11.618ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.099ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.618ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_t_reg/C
                            (rising edge-triggered cell FDRE clocked by RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_tn_reg/D
                            (falling edge-triggered cell FDRE clocked by RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             RXDataCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (RXDataCLK fall@12.500ns - RXDataCLK rise@0.000ns)
  Data Path Delay:        0.749ns  (logic 0.266ns (35.511%)  route 0.483ns (64.489%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.200ns = ( 14.700 - 12.500 ) 
    Source Clock Delay      (SCD):    2.423ns
    Clock Pessimism Removal (CPR):    0.198ns
  Clock Uncertainty:      0.090ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RXDataCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093     1.212 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.938     3.150    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.511    -1.361 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.482     1.121    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.214 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=985, routed)         1.209     2.423    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/RXDataClk
    SLICE_X71Y241        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y241        FDRE (Prop_fdre_C_Q)         0.223     2.646 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_t_reg/Q
                         net (fo=2, routed)           0.367     3.013    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_t
    SLICE_X70Y240        LUT1 (Prop_lut1_I0_O)        0.043     3.056 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_t_i_1/O
                         net (fo=2, routed)           0.116     3.172    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/p_0_in
    SLICE_X71Y240        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_tn_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RXDataCLK fall edge)
                                                     12.500    12.500 f  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    12.500 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    13.543    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083    13.627 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.778    15.405    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.207    11.198 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.348    13.545    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    13.628 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=985, routed)         1.071    14.700    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/RXDataClk
    SLICE_X71Y240        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_tn_reg/C  (IS_INVERTED)
                         clock pessimism              0.198    14.898    
                         clock uncertainty           -0.090    14.808    
    SLICE_X71Y240        FDRE (Setup_fdre_C_D)       -0.018    14.790    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_tn_reg
  -------------------------------------------------------------------
                         required time                         14.790    
                         arrival time                          -3.172    
  -------------------------------------------------------------------
                         slack                                 11.618    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/RX_DATA_O_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             RXDataCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RXDataCLK rise@0.000ns - RXDataCLK rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.128ns (28.959%)  route 0.314ns (71.041%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.453ns
    Source Clock Delay      (SCD):    1.105ns
    Clock Pessimism Removal (CPR):    0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RXDataCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.567 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.763     1.330    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.922    -0.592 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.135     0.543    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.569 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=985, routed)         0.536     1.105    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/RX_FRAMECLK_O
    SLICE_X93Y249        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y249        FDCE (Prop_fdce_C_Q)         0.100     1.205 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/feedbackRegister_reg[14]/Q
                         net (fo=2, routed)           0.314     1.519    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/p_27_in
    SLICE_X93Y250        LUT3 (Prop_lut3_I2_O)        0.028     1.547 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/RX_DATA_O[12]_i_1/O
                         net (fo=1, routed)           0.000     1.547    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/p_40_out[12]
    SLICE_X93Y250        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/RX_DATA_O_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock RXDataCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.030     0.611 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.032     1.643    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.264    -0.621 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.204     0.583    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.613 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=985, routed)         0.840     1.453    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/RX_FRAMECLK_O
    SLICE_X93Y250        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/RX_DATA_O_reg[12]/C
                         clock pessimism             -0.052     1.401    
    SLICE_X93Y250        FDRE (Hold_fdre_C_D)         0.060     1.461    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/gbtFrameOrWideBus_gen.gbtRxDescrambler84bit_gen[0].gbtRxDescrambler21bit/RX_DATA_O_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           1.547    
  -------------------------------------------------------------------
                         slack                                  0.086    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         RXDataCLK
Waveform(ns):       { 0.000 12.500 }
Period(ns):         24.999
Sources:            { FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         24.999      23.160     RAMB36_X2Y34     ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       24.999      188.361    MMCME2_ADV_X0Y0  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.400         12.499      12.099     SLICE_X121Y234   ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/SAFETY_CKT_GEN.RSTA_SHFT_REG_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         12.499      12.149     SLICE_X46Y219    ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
  To Clock:  clkfbout_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.925ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.409         8.333       6.925      BUFGCTRL_X0Y5    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       8.333       91.667     MMCME2_ADV_X0Y0  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  TxWordCLK
  To Clock:  TxWordCLK

Setup :            0  Failing Endpoints,  Worst Slack        5.959ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.766ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.959ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by TxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by TxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             TxWordCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (TxWordCLK rise@8.333ns - TxWordCLK rise@0.000ns)
  Data Path Delay:        2.114ns  (logic 0.395ns (18.689%)  route 1.719ns (81.311%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.348ns = ( 10.681 - 8.333 ) 
    Source Clock Delay      (SCD):    2.601ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_6
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.093     1.212 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/txWordClkBufg/O
                         net (fo=44, routed)          1.389     2.601    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X113Y285       FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y285       FDRE (Prop_fdre_C_Q)         0.223     2.824 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[15]/Q
                         net (fo=2, routed)           0.547     3.371    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[15]
    SLICE_X114Y285       LUT4 (Prop_lut4_I2_O)        0.043     3.414 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_5/O
                         net (fo=1, routed)           0.191     3.605    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_5_n_0
    SLICE_X114Y284       LUT5 (Prop_lut5_I4_O)        0.043     3.648 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_4/O
                         net (fo=1, routed)           0.522     4.169    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_4_n_0
    SLICE_X112Y282       LUT6 (Prop_lut6_I5_O)        0.043     4.212 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2/O
                         net (fo=2, routed)           0.165     4.378    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_2_n_0
    SLICE_X112Y282       LUT2 (Prop_lut2_I0_O)        0.043     4.421 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=16, routed)          0.294     4.715    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X113Y284       FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock TxWordCLK rise edge)
                                                      8.333     8.333 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.333 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     9.377    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_6
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.083     9.460 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/txWordClkBufg/O
                         net (fo=44, routed)          1.221    10.681    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/data_sync_reg1
    SLICE_X113Y284       FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[10]/C
                         clock pessimism              0.229    10.910    
                         clock uncertainty           -0.035    10.875    
    SLICE_X113Y284       FDRE (Setup_fdre_C_CE)      -0.201    10.674    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[10]
  -------------------------------------------------------------------
                         required time                         10.674    
                         arrival time                          -4.715    
  -------------------------------------------------------------------
                         slack                                  5.959    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by TxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by TxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             TxWordCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TxWordCLK rise@0.000ns - TxWordCLK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.448ns
    Source Clock Delay      (SCD):    1.181ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_6
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     0.567 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/txWordClkBufg/O
                         net (fo=44, routed)          0.614     1.181    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6_0
    SLICE_X111Y281       FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y281       FDRE (Prop_fdre_C_Q)         0.100     1.281 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     1.336    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X111Y281       FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock TxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_6
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.030     0.611 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/txWordClkBufg/O
                         net (fo=44, routed)          0.837     1.448    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6_0
    SLICE_X111Y281       FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.267     1.181    
    SLICE_X111Y281       FDRE (Hold_fdre_C_D)         0.047     1.228    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.228    
                         arrival time                           1.336    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         TxWordCLK
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.333
Sources:            { FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK  n/a            3.875         8.333       4.458      GTXE2_CHANNEL_X0Y10  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXUSRCLK
Low Pulse Width   Fast    FDRE/C                  n/a            0.400         4.167       3.766      SLICE_X112Y281       FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
High Pulse Width  Slow    FDRE/C                  n/a            0.350         4.166       3.816      SLICE_X113Y284       FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/gt0_txresetfsm_i/wait_bypass_count_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  eth_refclk
  To Clock:  eth_refclk

Setup :            0  Failing Endpoints,  Worst Slack        5.355ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.355ns  (required time - arrival time)
  Source:                 ipbus_module/eth/to_cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/eth/to_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_refclk rise@8.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        2.296ns  (logic 0.355ns (15.459%)  route 1.941ns (84.541%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.877ns = ( 11.877 - 8.000 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    1.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           1.120     3.475    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          1.528     5.096    ipbus_module/eth/clk_gt125
    SLICE_X69Y309        FDRE                                         r  ipbus_module/eth/to_cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y309        FDRE (Prop_fdre_C_Q)         0.223     5.319 f  ipbus_module/eth/to_cnt_reg[20]/Q
                         net (fo=2, routed)           0.449     5.768    ipbus_module/eth/to_cnt_reg[20]
    SLICE_X68Y308        LUT5 (Prop_lut5_I2_O)        0.043     5.811 f  ipbus_module/eth/rst_cnt[0]_i_8/O
                         net (fo=1, routed)           0.441     6.252    ipbus_module/eth/rst_cnt[0]_i_8_n_0
    SLICE_X68Y307        LUT4 (Prop_lut4_I3_O)        0.043     6.295 r  ipbus_module/eth/rst_cnt[0]_i_4/O
                         net (fo=8, routed)           0.469     6.764    ipbus_module/eth/rst_cnt[0]_i_4_n_0
    SLICE_X70Y306        LUT3 (Prop_lut3_I2_O)        0.046     6.810 r  ipbus_module/eth/to_cnt[0]_i_2/O
                         net (fo=23, routed)          0.582     7.392    ipbus_module/eth/to_cnt
    SLICE_X69Y304        FDRE                                         r  ipbus_module/eth/to_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           1.045    10.463    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    10.546 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          1.331    11.877    ipbus_module/eth/clk_gt125
    SLICE_X69Y304        FDRE                                         r  ipbus_module/eth/to_cnt_reg[0]/C
                         clock pessimism              1.196    13.073    
                         clock uncertainty           -0.035    13.038    
    SLICE_X69Y304        FDRE (Setup_fdre_C_CE)      -0.290    12.748    ipbus_module/eth/to_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.748    
                         arrival time                          -7.392    
  -------------------------------------------------------------------
                         slack                                  5.355    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 ipbus_module/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/eth/sgmii_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_refclk rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.155ns (34.229%)  route 0.298ns (65.771%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.272ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           0.542     0.983    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          0.608     1.617    ipbus_module/clocks/clk_gt125
    SLICE_X59Y299        FDRE                                         r  ipbus_module/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y299        FDRE (Prop_fdre_C_Q)         0.091     1.708 f  ipbus_module/clocks/rsto_eth_reg/Q
                         net (fo=10, routed)          0.298     2.006    ipbus_module/eth/rst_eth
    SLICE_X73Y307        LUT6 (Prop_lut6_I5_O)        0.064     2.070 r  ipbus_module/eth/sgmii_i_1/O
                         net (fo=1, routed)           0.000     2.070    ipbus_module/eth/sgmii_i_1_n_0
    SLICE_X73Y307        FDRE                                         r  ipbus_module/eth/sgmii_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           0.582     1.314    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.344 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          0.928     2.272    ipbus_module/eth/clk_gt125
    SLICE_X73Y307        FDRE                                         r  ipbus_module/eth/sgmii_reg/C
                         clock pessimism             -0.363     1.909    
    SLICE_X73Y307        FDRE (Hold_fdre_C_D)         0.060     1.969    ipbus_module/eth/sgmii_reg
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.070    
  -------------------------------------------------------------------
                         slack                                  0.101    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_refclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { eth_clk_p }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X0Y12  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/DRPCLK
Max Period        n/a     PLLE2_ADV/CLKIN1      n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y6       ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1      n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y6       ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1      n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y6       ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_ipb
  To Clock:  clk_ipb

Setup :            0  Failing Endpoints,  Worst Slack       20.072ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.072ns  (required time - arrival time)
  Source:                 ipbus_module/ipbus/trans/sm/addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            ipbus_module/ipbus/udp_if/ipbus_tx_ram/ram_reg_7/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_ipb  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb rise@32.000ns - clk_ipb rise@0.000ns)
  Data Path Delay:        11.337ns  (logic 0.772ns (6.809%)  route 10.565ns (93.190%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.442ns = ( 39.442 - 32.000 ) 
    Source Clock Delay      (SCD):    8.863ns
    Clock Pessimism Removal (CPR):    1.457ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           1.120     3.475    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          1.752     5.320    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.397 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.937     7.334    ipbus_module/clocks/pll/inst/clkout1_PLL125
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093     7.427 r  ipbus_module/clocks/pll/inst/clkout1_buf/O
                         net (fo=2174, routed)        1.436     8.863    ipbus_module/ipbus/trans/sm/clkout1
    SLICE_X35Y261        FDRE                                         r  ipbus_module/ipbus/trans/sm/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y261        FDRE (Prop_fdre_C_Q)         0.223     9.086 f  ipbus_module/ipbus/trans/sm/addr_reg[0]/Q
                         net (fo=58, routed)          1.027    10.113    ipbus_face_comp/debug_ipb_addr[0]
    SLICE_X41Y255        LUT2 (Prop_lut2_I0_O)        0.043    10.156 r  ipbus_face_comp/ipbus_addr_int_inferred_i_15/O
                         net (fo=1, routed)           0.000    10.156    ipbus_face_comp/ipbus_addr_int_inferred_i_15_n_0
    SLICE_X41Y255        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.124    10.280 r  ipbus_face_comp/ipbus_addr_int_inferred_i_3/O[0]
                         net (fo=179, routed)         3.580    13.860    ipbus_face_comp/ipbus_addr_int[0]
    SLICE_X87Y248        LUT6 (Prop_lut6_I4_O)        0.124    13.984 r  ipbus_face_comp/IPBUS_data_out_O[28]_INST_0_i_5/O
                         net (fo=1, routed)           0.667    14.651    ipbus_face_comp/IPBUS_data_out_O[28]_INST_0_i_5_n_0
    SLICE_X79Y253        LUT6 (Prop_lut6_I3_O)        0.043    14.694 r  ipbus_face_comp/IPBUS_data_out_O[28]_INST_0_i_2/O
                         net (fo=1, routed)           0.772    15.466    ipbus_face_comp/ctrl_reg[0]__0[28]
    SLICE_X62Y249        LUT5 (Prop_lut5_I0_O)        0.043    15.509 r  ipbus_face_comp/IPBUS_data_out_O[28]_INST_0_i_1/O
                         net (fo=1, routed)           0.851    16.361    ipbus_face_comp/IPBUS_data_out_O[28]_INST_0_i_1_n_0
    SLICE_X43Y249        LUT5 (Prop_lut5_I2_O)        0.043    16.404 r  ipbus_face_comp/IPBUS_data_out_O[28]_INST_0/O
                         net (fo=1, routed)           0.356    16.760    ipbus_module/ipbus/trans/sm/IPBUS_data_out_O[28]
    SLICE_X35Y248        LUT6 (Prop_lut6_I2_O)        0.043    16.803 r  ipbus_module/ipbus/trans/sm/rmw_input[28]_i_4/O
                         net (fo=1, routed)           0.362    17.165    ipbus_module/ipbus/trans/sm/rmw_input[28]_i_4_n_0
    SLICE_X34Y248        LUT5 (Prop_lut5_I4_O)        0.043    17.208 r  ipbus_module/ipbus/trans/sm/rmw_input[28]_i_1/O
                         net (fo=2, routed)           0.968    18.176    ipbus_module/ipbus/trans/sm/rmw_input[28]_i_1_n_0
    SLICE_X34Y265        LUT6 (Prop_lut6_I1_O)        0.043    18.219 r  ipbus_module/ipbus/trans/sm/ram_reg_7_i_4/O
                         net (fo=1, routed)           1.981    20.200    ipbus_module/ipbus/udp_if/ipbus_tx_ram/tx_dia[28]
    RAMB36_X1Y66         RAMB36E1                                     r  ipbus_module/ipbus/udp_if/ipbus_tx_ram/ram_reg_7/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb rise edge)   32.000    32.000 r  
    G8                                                0.000    32.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000    32.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           1.045    34.463    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    34.546 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          1.528    36.074    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.147 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.783    37.930    ipbus_module/clocks/pll/inst/clkout1_PLL125
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083    38.013 r  ipbus_module/clocks/pll/inst/clkout1_buf/O
                         net (fo=2174, routed)        1.430    39.442    ipbus_module/ipbus/udp_if/ipbus_tx_ram/clkout1
    RAMB36_X1Y66         RAMB36E1                                     r  ipbus_module/ipbus/udp_if/ipbus_tx_ram/ram_reg_7/CLKARDCLK
                         clock pessimism              1.457    40.899    
                         clock uncertainty           -0.085    40.815    
    RAMB36_X1Y66         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.543    40.272    ipbus_module/ipbus/udp_if/ipbus_tx_ram/ram_reg_7
  -------------------------------------------------------------------
                         required time                         40.272    
                         arrival time                         -20.200    
  -------------------------------------------------------------------
                         slack                                 20.072    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 pm_sc/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            pm_sc/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb rise@0.000ns - clk_ipb rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.146ns (32.235%)  route 0.307ns (67.765%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.374ns
    Source Clock Delay      (SCD):    3.401ns
    Clock Pessimism Removal (CPR):    0.676ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           0.542     0.983    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          0.755     1.764    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.814 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.986     2.800    ipbus_module/clocks/pll/inst/clkout1_PLL125
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.826 r  ipbus_module/clocks/pll/inst/clkout1_buf/O
                         net (fo=2174, routed)        0.575     3.401    pm_sc/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X20Y248        FDRE                                         r  pm_sc/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y248        FDRE (Prop_fdre_C_Q)         0.118     3.519 r  pm_sc/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/Q
                         net (fo=8, routed)           0.307     3.826    pm_sc/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[1]
    SLICE_X21Y251        LUT5 (Prop_lut5_I2_O)        0.028     3.854 r  pm_sc/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[4]_i_1/O
                         net (fo=1, routed)           0.000     3.854    pm_sc/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/plusOp__0[4]
    SLICE_X21Y251        FDRE                                         r  pm_sc/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           0.582     1.314    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.344 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          1.010     2.354    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.407 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057     3.464    ipbus_module/clocks/pll/inst/clkout1_PLL125
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.494 r  ipbus_module/clocks/pll/inst/clkout1_buf/O
                         net (fo=2174, routed)        0.880     4.374    pm_sc/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X21Y251        FDRE                                         r  pm_sc/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.676     3.698    
    SLICE_X21Y251        FDRE (Hold_fdre_C_D)         0.061     3.759    pm_sc/fifo1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.759    
                         arrival time                           3.854    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_ipb
Waveform(ns):       { 0.000 16.000 }
Period(ns):         32.000
Sources:            { ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK          n/a            4.000         32.000      28.000     XADC_X0Y0       SNS/U0/DCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       32.000      128.000    PLLE2_ADV_X0Y6  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C             n/a            0.400         16.000      15.600     SLICE_X98Y241   ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/SAFETY_CKT_GEN.RSTB_SHFT_REG_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         16.000      15.650     SLICE_X64Y230   ipbus_face_comp/ipbus_data_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/SAFETY_CKT_GEN.ENB_NO_REG.ENB_dly_D_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_PLL125
  To Clock:  clkfbout_PLL125

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_PLL125
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         8.000       6.929      PLLE2_ADV_X0Y6  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y6  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  dly_clk
  To Clock:  dly_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dly_clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK  n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y1  IDL1/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y1  IDL1/REFCLK



---------------------------------------------------------------------------------------------------
From Clock:  free_clk
  To Clock:  free_clk

Setup :            0  Failing Endpoints,  Worst Slack       12.735ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.735ns  (required time - arrival time)
  Source:                 ipbus_module/eth/phy/U0/transceiver_inst/reset_wtd_timer/counter_stg3_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by free_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by free_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             free_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (free_clk rise@16.000ns - free_clk rise@0.000ns)
  Data Path Delay:        2.884ns  (logic 0.388ns (13.455%)  route 2.496ns (86.545%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.820ns = ( 21.820 - 16.000 ) 
    Source Clock Delay      (SCD):    7.264ns
    Clock Pessimism Removal (CPR):    1.420ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock free_clk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           1.120     3.475    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          1.752     5.320    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.397 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.168     6.565    ipbus_module/clocks/pll/inst/clkout2_PLL125
    BUFHCE_X1Y73         BUFH (Prop_bufh_I_O)         0.103     6.668 r  ipbus_module/clocks/pll/inst/clkout2_buf/O
                         net (fo=278, routed)         0.596     7.264    ipbus_module/eth/phy/U0/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X82Y310        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/reset_wtd_timer/counter_stg3_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y310        FDRE (Prop_fdre_C_Q)         0.259     7.523 f  ipbus_module/eth/phy/U0/transceiver_inst/reset_wtd_timer/counter_stg3_reg[9]/Q
                         net (fo=2, routed)           0.901     8.424    ipbus_module/eth/phy/U0/transceiver_inst/reset_wtd_timer/counter_stg3_reg[9]
    SLICE_X84Y308        LUT4 (Prop_lut4_I1_O)        0.043     8.467 f  ipbus_module/eth/phy/U0/transceiver_inst/reset_wtd_timer/reset_i_4/O
                         net (fo=1, routed)           0.530     8.997    ipbus_module/eth/phy/U0/transceiver_inst/reset_wtd_timer/reset_i_4_n_0
    SLICE_X85Y310        LUT6 (Prop_lut6_I1_O)        0.043     9.040 f  ipbus_module/eth/phy/U0/transceiver_inst/reset_wtd_timer/reset_i_2/O
                         net (fo=2, routed)           0.381     9.421    ipbus_module/eth/phy/U0/transceiver_inst/reset_wtd_timer/reset_i_2_n_0
    SLICE_X82Y311        LUT3 (Prop_lut3_I1_O)        0.043     9.464 r  ipbus_module/eth/phy/U0/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1/O
                         net (fo=30, routed)          0.684    10.148    ipbus_module/eth/phy/U0/transceiver_inst/reset_wtd_timer/counter_stg1[5]_i_1_n_0
    SLICE_X82Y308        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock free_clk rise edge)
                                                     16.000    16.000 r  
    G8                                                0.000    16.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000    16.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    16.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    16.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    17.418 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           1.045    18.463    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    18.546 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          1.528    20.074    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    20.147 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.055    21.202    ipbus_module/clocks/pll/inst/clkout2_PLL125
    BUFHCE_X1Y73         BUFH (Prop_bufh_I_O)         0.066    21.268 r  ipbus_module/clocks/pll/inst/clkout2_buf/O
                         net (fo=278, routed)         0.552    21.820    ipbus_module/eth/phy/U0/transceiver_inst/reset_wtd_timer/independent_clock_bufg
    SLICE_X82Y308        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]/C
                         clock pessimism              1.420    23.240    
                         clock uncertainty           -0.076    23.164    
    SLICE_X82Y308        FDRE (Setup_fdre_C_R)       -0.281    22.883    ipbus_module/eth/phy/U0/transceiver_inst/reset_wtd_timer/counter_stg3_reg[0]
  -------------------------------------------------------------------
                         required time                         22.883    
                         arrival time                         -10.148    
  -------------------------------------------------------------------
                         slack                                 12.735    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by free_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by free_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             free_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (free_clk rise@0.000ns - free_clk rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.128ns (60.897%)  route 0.082ns (39.103%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.353ns
    Source Clock Delay      (SCD):    2.529ns
    Clock Pessimism Removal (CPR):    0.813ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock free_clk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           0.542     0.983    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          0.755     1.764    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.814 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.393     2.207    ipbus_module/clocks/pll/inst/clkout2_PLL125
    BUFHCE_X1Y73         BUFH (Prop_bufh_I_O)         0.023     2.230 r  ipbus_module/clocks/pll/inst/clkout2_buf/O
                         net (fo=278, routed)         0.299     2.529    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X99Y300        FDCE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y300        FDCE (Prop_fdce_C_Q)         0.100     2.629 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[3]/Q
                         net (fo=6, routed)           0.082     2.711    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[3]
    SLICE_X98Y300        LUT5 (Prop_lut5_I3_O)        0.028     2.739 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count[6]_i_2/O
                         net (fo=1, routed)           0.000     2.739    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/p_0_in[6]
    SLICE_X98Y300        FDCE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock free_clk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           0.582     1.314    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.344 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          1.010     2.354    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.407 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.451     2.858    ipbus_module/clocks/pll/inst/clkout2_PLL125
    BUFHCE_X1Y73         BUFH (Prop_bufh_I_O)         0.045     2.903 r  ipbus_module/clocks/pll/inst/clkout2_buf/O
                         net (fo=278, routed)         0.450     3.353    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X98Y300        FDCE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism             -0.813     2.540    
    SLICE_X98Y300        FDCE (Hold_fdce_C_D)         0.087     2.627    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.627    
                         arrival time                           2.739    
  -------------------------------------------------------------------
                         slack                                  0.112    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         free_clk
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/CPLLLOCKDETCLK  n/a            1.538         16.000      14.462     GTXE2_CHANNEL_X0Y12  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/CPLLLOCKDETCLK
Max Period        n/a     PLLE2_ADV/CLKOUT1             n/a            160.000       16.000      144.000    PLLE2_ADV_X0Y6       ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C                        n/a            0.400         8.000       7.600      SLICE_X83Y313        ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_data_valid/data_sync_reg1/C
High Pulse Width  Fast    FDRE/C                        n/a            0.350         8.000       7.650      SLICE_X91Y303        ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rx_cdrlock_counter_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK
  To Clock:  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack       12.979ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.979ns  (required time - arrival time)
  Source:                 ipbus_module/eth/phy/U0/transceiver_inst/reclock_rxreset/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK rise@16.000ns - ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        2.564ns  (logic 0.336ns (13.105%)  route 2.228ns (86.895%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.163ns = ( 17.163 - 16.000 ) 
    Source Clock Delay      (SCD):    1.281ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.587     0.587    ipbus_module/eth/rxoutclk_ub
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.103     0.690 r  ipbus_module/eth/bufh_rx/O
                         net (fo=218, routed)         0.591     1.281    ipbus_module/eth/phy/U0/transceiver_inst/reclock_rxreset/rxuserclk2
    SLICE_X81Y315        FDPE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/reclock_rxreset/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y315        FDPE (Prop_fdpe_C_Q)         0.204     1.485 r  ipbus_module/eth/phy/U0/transceiver_inst/reclock_rxreset/reset_sync6/Q
                         net (fo=23, routed)          1.002     2.487    ipbus_module/eth/phy/U0/transceiver_inst/reclock_rxreset/reset_out
    SLICE_X88Y317        LUT2 (Prop_lut2_I0_O)        0.132     2.619 r  ipbus_module/eth/phy/U0/transceiver_inst/reclock_rxreset/wr_data_reg[28]_i_1/O
                         net (fo=55, routed)          1.226     3.845    ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg_reg[0]_0[0]
    SLICE_X111Y313       FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000    16.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.531    16.531    ipbus_module/eth/rxoutclk_ub
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.066    16.597 r  ipbus_module/eth/bufh_rx/O
                         net (fo=218, routed)         0.566    17.163    ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/rxuserclk2
    SLICE_X111Y313       FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[0]/C
                         clock pessimism              0.093    17.256    
                         clock uncertainty           -0.035    17.221    
    SLICE_X111Y313       FDRE (Setup_fdre_C_R)       -0.397    16.824    ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/wr_data_reg[0]
  -------------------------------------------------------------------
                         required time                         16.824    
                         arrival time                          -3.845    
  -------------------------------------------------------------------
                         slack                                 12.979    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_3_5/RAMA/WADR5
                            (rising edge-triggered cell RAMD64E clocked by ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK rise@0.000ns - ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.100ns (45.024%)  route 0.122ns (54.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.653ns
    Source Clock Delay      (SCD):    0.451ns
    Clock Pessimism Removal (CPR):    0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.145     0.145    ipbus_module/eth/rxoutclk_ub
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.023     0.168 r  ipbus_module/eth/bufh_rx/O
                         net (fo=218, routed)         0.283     0.451    ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/rxuserclk2
    SLICE_X83Y318        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y318        FDRE (Prop_fdre_C_Q)         0.100     0.551 r  ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/wr_addr_reg[5]/Q
                         net (fo=52, routed)          0.122     0.673    ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_3_5/ADDRD5
    SLICE_X82Y317        RAMD64E                                      r  ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_3_5/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.175     0.175    ipbus_module/eth/rxoutclk_ub
    BUFHCE_X1Y72         BUFH (Prop_bufh_I_O)         0.045     0.220 r  ipbus_module/eth/bufh_rx/O
                         net (fo=218, routed)         0.433     0.653    ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_3_5/WCLK
    SLICE_X82Y317        RAMD64E                                      r  ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_3_5/RAMA/CLK
                         clock pessimism             -0.189     0.464    
    SLICE_X82Y317        RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.156     0.620    ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.620    
                         arrival time                           0.673    
  -------------------------------------------------------------------
                         slack                                  0.053    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK  n/a            3.030         16.000      12.970     GTXE2_CHANNEL_X0Y12  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXUSRCLK
Low Pulse Width   Slow    RAMD64E/CLK             n/a            0.768         8.000       7.232      SLICE_X86Y318        ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK             n/a            0.768         8.000       7.232      SLICE_X86Y318        ipbus_module/eth/phy/U0/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_0_2/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
  To Clock:  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/TXOUTCLK  n/a            2.424         16.000      13.576     GTXE2_CHANNEL_X0Y12  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y6      ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y6      ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y6      ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_MMCM125ETH
  To Clock:  clkfbout_MMCM125ETH

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_MMCM125ETH
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         16.000      14.929     MMCME2_ADV_X0Y6  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y6  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  eth_clk_125
  To Clock:  eth_clk_125

Setup :            0  Failing Endpoints,  Worst Slack        2.624ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.624ns  (required time - arrival time)
  Source:                 ipbus_module/ipbus/udp_if/my_rx_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/ipbus/udp_if/payload/ipbus_in_hdr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by eth_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_clk_125 rise@8.000ns - eth_clk_125 rise@0.000ns)
  Data Path Delay:        5.212ns  (logic 0.394ns (7.559%)  route 4.818ns (92.441%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.114ns = ( 11.114 - 8.000 ) 
    Source Clock Delay      (SCD):    3.415ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_125 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    ipbus_module/eth/I
    BUFHCE_X0Y72         BUFH (Prop_bufh_I_O)         0.103     0.690 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.557 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.170     2.727    ipbus_module/eth/mmcm/inst/clkout2_MMCM125ETH
    BUFHCE_X0Y73         BUFH (Prop_bufh_I_O)         0.103     2.830 r  ipbus_module/eth/mmcm/inst/clkout2_buf/O
                         net (fo=4466, routed)        0.585     3.415    ipbus_module/ipbus/udp_if/clkout2
    SLICE_X54Y314        FDRE                                         r  ipbus_module/ipbus/udp_if/my_rx_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y314        FDRE (Prop_fdre_C_Q)         0.259     3.674 r  ipbus_module/ipbus/udp_if/my_rx_valid_reg/Q
                         net (fo=258, routed)         0.508     4.182    ipbus_module/ipbus/udp_if/rx_reset_block/E[0]
    SLICE_X56Y320        LUT2 (Prop_lut2_I1_O)        0.043     4.225 f  ipbus_module/ipbus/udp_if/rx_reset_block/set_addr_i_1__3/O
                         net (fo=828, routed)         2.696     6.921    ipbus_module/ipbus/udp_if/payload/payload_len_reg[0]__0_0
    SLICE_X34Y326        LUT6 (Prop_lut6_I5_O)        0.043     6.964 r  ipbus_module/ipbus/udp_if/payload/ipbus_hdr_int[31]_i_3/O
                         net (fo=32, routed)          1.143     8.107    ipbus_module/ipbus/udp_if/payload/ipbus_hdr_int[31]_i_3_n_0
    SLICE_X44Y318        LUT4 (Prop_lut4_I3_O)        0.049     8.156 r  ipbus_module/ipbus/udp_if/payload/ipbus_hdr_int[8]_i_1/O
                         net (fo=2, routed)           0.471     8.627    ipbus_module/ipbus/udp_if/payload/ipbus_hdr_int[8]_i_1_n_0
    SLICE_X44Y318        FDRE                                         r  ipbus_module/ipbus/udp_if/payload/ipbus_in_hdr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_125 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     8.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     8.531    ipbus_module/eth/I
    BUFHCE_X0Y72         BUFH (Prop_bufh_I_O)         0.066     8.597 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     9.319    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.392 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.057    10.449    ipbus_module/eth/mmcm/inst/clkout2_MMCM125ETH
    BUFHCE_X0Y73         BUFH (Prop_bufh_I_O)         0.066    10.515 r  ipbus_module/eth/mmcm/inst/clkout2_buf/O
                         net (fo=4466, routed)        0.599    11.114    ipbus_module/ipbus/udp_if/payload/clkout2
    SLICE_X44Y318        FDRE                                         r  ipbus_module/ipbus/udp_if/payload/ipbus_in_hdr_reg[8]/C
                         clock pessimism              0.315    11.429    
                         clock uncertainty           -0.077    11.352    
    SLICE_X44Y318        FDRE (Setup_fdre_C_D)       -0.101    11.251    ipbus_module/ipbus/udp_if/payload/ipbus_in_hdr_reg[8]
  -------------------------------------------------------------------
                         required time                         11.251    
                         arrival time                          -8.627    
  -------------------------------------------------------------------
                         slack                                  2.624    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 ipbus_module/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[14]__0/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[35]__0_srl21____ipbus_module_ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_73/D
                            (rising edge-triggered cell SRLC32E clocked by eth_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_clk_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_125 rise@0.000ns - eth_clk_125 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.404%)  route 0.102ns (50.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.687ns
    Source Clock Delay      (SCD):    1.245ns
    Clock Pessimism Removal (CPR):    0.414ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_125 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    ipbus_module/eth/I
    BUFHCE_X0Y72         BUFH (Prop_bufh_I_O)         0.023     0.168 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.570 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.375     0.945    ipbus_module/eth/mmcm/inst/clkout2_MMCM125ETH
    BUFHCE_X0Y73         BUFH (Prop_bufh_I_O)         0.023     0.968 r  ipbus_module/eth/mmcm/inst/clkout2_buf/O
                         net (fo=4466, routed)        0.277     1.245    ipbus_module/ipbus/udp_if/rx_packet_parser/clkout2
    SLICE_X55Y324        FDRE                                         r  ipbus_module/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[14]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y324        FDRE (Prop_fdre_C_Q)         0.100     1.345 r  ipbus_module/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[14]__0/Q
                         net (fo=1, routed)           0.102     1.447    ipbus_module/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[14]__0_n_0
    SLICE_X58Y324        SRLC32E                                      r  ipbus_module/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[35]__0_srl21____ipbus_module_ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_73/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_125 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    ipbus_module/eth/I
    BUFHCE_X0Y72         BUFH (Prop_bufh_I_O)         0.045     0.220 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.786 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.431     1.217    ipbus_module/eth/mmcm/inst/clkout2_MMCM125ETH
    BUFHCE_X0Y73         BUFH (Prop_bufh_I_O)         0.045     1.262 r  ipbus_module/eth/mmcm/inst/clkout2_buf/O
                         net (fo=4466, routed)        0.425     1.687    ipbus_module/ipbus/udp_if/rx_packet_parser/clkout2
    SLICE_X58Y324        SRLC32E                                      r  ipbus_module/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[35]__0_srl21____ipbus_module_ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_73/CLK
                         clock pessimism             -0.414     1.273    
    SLICE_X58Y324        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     1.375    ipbus_module/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[35]__0_srl21____ipbus_module_ipbus_udp_if_rx_packet_parser_pkt_mask_reg_s_73
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.072    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clk_125
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         8.000       5.905      RAMB36_X1Y63     ipbus_module/ipbus/udp_if/internal_ram/ram_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y6  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X66Y320    ipbus_module/eth/mac/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768         4.000       3.232      SLICE_X66Y320    ipbus_module/eth/mac/U0/tri_mode_ethernet_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  eth_clk_62_5
  To Clock:  eth_clk_62_5

Setup :            0  Failing Endpoints,  Worst Slack       13.816ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.816ns  (required time - arrival time)
  Source:                 ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_62_5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by eth_clk_62_5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             eth_clk_62_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (eth_clk_62_5 rise@16.000ns - eth_clk_62_5 rise@0.000ns)
  Data Path Delay:        1.653ns  (logic 0.310ns (18.754%)  route 1.343ns (81.246%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.069ns = ( 19.069 - 16.000 ) 
    Source Clock Delay      (SCD):    3.431ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_62_5 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    ipbus_module/eth/I
    BUFHCE_X0Y72         BUFH (Prop_bufh_I_O)         0.103     0.690 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.557 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.170     2.727    ipbus_module/eth/mmcm/inst/clkout1_MMCM125ETH
    BUFHCE_X1Y74         BUFH (Prop_bufh_I_O)         0.103     2.830 r  ipbus_module/eth/mmcm/inst/clkout1_buf/O
                         net (fo=63, routed)          0.601     3.431    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/userclk
    SLICE_X86Y304        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y304        FDRE (Prop_fdre_C_Q)         0.259     3.690 f  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/Q
                         net (fo=2, routed)           0.764     4.454    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3
    SLICE_X82Y301        LUT1 (Prop_lut1_I0_O)        0.051     4.505 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_1/O
                         net (fo=17, routed)          0.579     5.084    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/clear
    SLICE_X83Y301        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_62_5 rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000    16.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531    16.531    ipbus_module/eth/I
    BUFHCE_X0Y72         BUFH (Prop_bufh_I_O)         0.066    16.597 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.722    17.319    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.392 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057    18.449    ipbus_module/eth/mmcm/inst/clkout1_MMCM125ETH
    BUFHCE_X1Y74         BUFH (Prop_bufh_I_O)         0.066    18.515 r  ipbus_module/eth/mmcm/inst/clkout1_buf/O
                         net (fo=63, routed)          0.554    19.069    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/userclk
    SLICE_X83Y301        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]/C
                         clock pessimism              0.315    19.384    
                         clock uncertainty           -0.085    19.299    
    SLICE_X83Y301        FDRE (Setup_fdre_C_R)       -0.399    18.900    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]
  -------------------------------------------------------------------
                         required time                         18.900    
                         arrival time                          -5.084    
  -------------------------------------------------------------------
                         slack                                 13.816    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_62_5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_clk_62_5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             eth_clk_62_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_62_5 rise@0.000ns - eth_clk_62_5 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.155ns (72.981%)  route 0.057ns (27.019%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.704ns
    Source Clock Delay      (SCD):    1.259ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_62_5 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    ipbus_module/eth/I
    BUFHCE_X0Y72         BUFH (Prop_bufh_I_O)         0.023     0.168 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.570 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.375     0.945    ipbus_module/eth/mmcm/inst/clkout1_MMCM125ETH
    BUFHCE_X1Y74         BUFH (Prop_bufh_I_O)         0.023     0.968 r  ipbus_module/eth/mmcm/inst/clkout1_buf/O
                         net (fo=63, routed)          0.291     1.259    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/userclk
    SLICE_X81Y301        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y301        FDRE (Prop_fdre_C_Q)         0.091     1.350 f  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/Q
                         net (fo=2, routed)           0.057     1.407    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3
    SLICE_X81Y301        LUT4 (Prop_lut4_I2_O)        0.064     1.471 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_1/O
                         net (fo=1, routed)           0.000     1.471    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_1_n_0
    SLICE_X81Y301        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_62_5 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    ipbus_module/eth/I
    BUFHCE_X0Y72         BUFH (Prop_bufh_I_O)         0.045     0.220 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.786 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.431     1.217    ipbus_module/eth/mmcm/inst/clkout1_MMCM125ETH
    BUFHCE_X1Y74         BUFH (Prop_bufh_I_O)         0.045     1.262 r  ipbus_module/eth/mmcm/inst/clkout1_buf/O
                         net (fo=63, routed)          0.442     1.704    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/userclk
    SLICE_X81Y301        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_reg/C
                         clock pessimism             -0.445     1.259    
    SLICE_X81Y301        FDRE (Hold_fdre_C_D)         0.061     1.320    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_reg
  -------------------------------------------------------------------
                         required time                         -1.320    
                         arrival time                           1.471    
  -------------------------------------------------------------------
                         slack                                  0.151    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_clk_62_5
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK  n/a            3.030         16.000      12.970     GTXE2_CHANNEL_X0Y12  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXUSRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0      n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y6      ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C                  n/a            0.400         8.000       7.600      SLICE_X86Y304        ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
High Pulse Width  Fast    FDRE/C                  n/a            0.350         8.000       7.650      SLICE_X83Y303        ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK40_PM
  To Clock:  clk_out1_TCM_PLL320

Setup :            0  Failing Endpoints,  Worst Slack        0.943ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.314ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.943ns  (required time - arrival time)
  Source:                 t40_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK40_PM  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            t40_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TCM_PLL320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out1_TCM_PLL320
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (clk_out1_TCM_PLL320 rise@15.625ns - CLK40_PM fall@12.500ns)
  Data Path Delay:        1.668ns  (logic 0.277ns (16.611%)  route 1.391ns (83.389%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 20.639 - 15.625 ) 
    Source Clock Delay      (SCD):    5.370ns = ( 17.870 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.222ns
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK40_PM fall edge)
                                                     12.500    12.500 f  
    AE23                                              0.000    12.500 f  CLKPM_P (IN)
                         net (fo=0)                   0.000    12.500    CLKPM_P
    AE23                 IBUFDS (Prop_ibufds_I_O)     0.756    13.256 f  CLKi_buf_1/O
                         net (fo=1, routed)           2.651    15.907    CLK_PMi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093    16.000 f  MCLKB1/O
                         net (fo=2, routed)           1.870    17.870    CLK_PM
    SLICE_X4Y7           FDRE                                         r  t40_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.228    18.098 r  t40_reg/Q
                         net (fo=2, routed)           0.711    18.809    t40
    SLICE_X3Y23          LUT1 (Prop_lut1_I0_O)        0.049    18.858 r  t40_hold_fix/O
                         net (fo=1, routed)           0.680    19.538    t40_hold_fix_1
    SLICE_X3Y7           FDRE                                         r  t40_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TCM_PLL320 rise edge)
                                                     15.625    15.625 r  
    AE23                                              0.000    15.625 r  CLKPM_P (IN)
                         net (fo=0)                   0.000    15.625    CLKPM_P
    AE23                 IBUFDS (Prop_ibufds_I_O)     0.680    16.305 r  CLKi_buf_1/O
                         net (fo=1, routed)           2.516    18.821    CLK_PMi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    18.904 r  MCLKB1/O
                         net (fo=2, routed)           1.400    20.304    TCM_PLL/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.049    17.255 r  TCM_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.568    18.823    TCM_PLL/inst/clk_out1_TCM_PLL320
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.083    18.906 r  TCM_PLL/inst/clkout1_buf/O
                         net (fo=70, routed)          1.733    20.639    clk320_tcm
    SLICE_X3Y7           FDRE                                         r  t40_0_reg/C
                         clock pessimism              0.222    20.860    
                         clock uncertainty           -0.277    20.584    
    SLICE_X3Y7           FDRE (Setup_fdre_C_D)       -0.103    20.481    t40_0_reg
  -------------------------------------------------------------------
                         required time                         20.481    
                         arrival time                         -19.538    
  -------------------------------------------------------------------
                         slack                                  0.943    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 t40_reg/C
                            (falling edge-triggered cell FDRE clocked by CLK40_PM  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            t40_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_TCM_PLL320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             clk_out1_TCM_PLL320
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_TCM_PLL320 rise@12.500ns - CLK40_PM fall@12.500ns)
  Data Path Delay:        0.862ns  (logic 0.137ns (15.901%)  route 0.725ns (84.099%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 15.377 - 12.500 ) 
    Source Clock Delay      (SCD):    2.463ns = ( 14.963 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.277ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.197ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK40_PM fall edge)
                                                     12.500    12.500 f  
    AE23                                              0.000    12.500 f  CLKPM_P (IN)
                         net (fo=0)                   0.000    12.500    CLKPM_P
    AE23                 IBUFDS (Prop_ibufds_I_O)     0.381    12.881 f  CLKi_buf_1/O
                         net (fo=1, routed)           1.278    14.159    CLK_PMi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    14.185 f  MCLKB1/O
                         net (fo=2, routed)           0.778    14.963    CLK_PM
    SLICE_X4Y7           FDRE                                         r  t40_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y7           FDRE (Prop_fdre_C_Q)         0.107    15.070 r  t40_reg/Q
                         net (fo=2, routed)           0.374    15.444    t40
    SLICE_X3Y23          LUT1 (Prop_lut1_I0_O)        0.030    15.474 r  t40_hold_fix/O
                         net (fo=1, routed)           0.351    15.824    t40_hold_fix_1
    SLICE_X3Y7           FDRE                                         r  t40_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_TCM_PLL320 rise edge)
                                                     12.500    12.500 r  
    AE23                                              0.000    12.500 r  CLKPM_P (IN)
                         net (fo=0)                   0.000    12.500    CLKPM_P
    AE23                 IBUFDS (Prop_ibufds_I_O)     0.453    12.953 r  CLKi_buf_1/O
                         net (fo=1, routed)           1.351    14.304    CLK_PMi
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030    14.334 r  MCLKB1/O
                         net (fo=2, routed)           0.912    15.246    TCM_PLL/inst/clk_in1
    PLLE2_ADV_X0Y5       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.797    13.449 r  TCM_PLL/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.857    14.306    TCM_PLL/inst/clk_out1_TCM_PLL320
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.030    14.336 r  TCM_PLL/inst/clkout1_buf/O
                         net (fo=70, routed)          1.041    15.377    clk320_tcm
    SLICE_X3Y7           FDRE                                         r  t40_0_reg/C
                         clock pessimism             -0.150    15.228    
                         clock uncertainty            0.277    15.504    
    SLICE_X3Y7           FDRE (Hold_fdre_C_D)         0.006    15.510    t40_0_reg
  -------------------------------------------------------------------
                         required time                        -15.510    
                         arrival time                          15.824    
  -------------------------------------------------------------------
                         slack                                  0.314    





---------------------------------------------------------------------------------------------------
From Clock:  FMC_HPC_DATACLK
  To Clock:  Data_clk_40

Setup :            0  Failing Endpoints,  Worst Slack       21.275ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.189ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.275ns  (required time - arrival time)
  Source:                 PLL_Reset_Generator_comp/reset_lgc_o_reg/C
                            (rising edge-triggered cell FDRE clocked by FMC_HPC_DATACLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FitGbtPrg/Reset_Generator_comp/reset_in_reg/D
                            (rising edge-triggered cell FDRE clocked by Data_clk_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Data_clk_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (Data_clk_40 rise@25.000ns - FMC_HPC_DATACLK rise@0.000ns)
  Data Path Delay:        3.310ns  (logic 0.223ns (6.737%)  route 3.087ns (93.263%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.567ns = ( 28.567 - 25.000 ) 
    Source Clock Delay      (SCD):    3.947ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FMC_HPC_DATACLK rise edge)
                                                      0.000     0.000 r  
    C25                                               0.000     0.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           1.634     2.471    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.093     2.564 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          1.383     3.947    PLL_Reset_Generator_comp/GDataClk_I
    SLICE_X59Y120        FDRE                                         r  PLL_Reset_Generator_comp/reset_lgc_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y120        FDRE (Prop_fdre_C_Q)         0.223     4.170 r  PLL_Reset_Generator_comp/reset_lgc_o_reg/Q
                         net (fo=4, routed)           3.087     7.257    FitGbtPrg/Reset_Generator_comp/RESET40_I
    SLICE_X65Y263        FDRE                                         r  FitGbtPrg/Reset_Generator_comp/reset_in_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Data_clk_40 rise edge)
                                                     25.000    25.000 r  
    C25                                               0.000    25.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000    25.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.759    25.759 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           1.523    27.282    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.083    27.365 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          1.798    29.163    CDMClkpllcomp/inst/CLK_IN1_40
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.225    24.938 r  CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.346    27.284    CDMClkpllcomp/inst/CLK_OUT1_40_CDM_Clk_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    27.367 r  CDMClkpllcomp/inst/clkout1_buf/O
                         net (fo=3407, routed)        1.200    28.567    FitGbtPrg/Reset_Generator_comp/DataClk_I
    SLICE_X65Y263        FDRE                                         r  FitGbtPrg/Reset_Generator_comp/reset_in_reg/C
                         clock pessimism              0.199    28.766    
                         clock uncertainty           -0.203    28.563    
    SLICE_X65Y263        FDRE (Setup_fdre_C_D)       -0.031    28.532    FitGbtPrg/Reset_Generator_comp/reset_in_reg
  -------------------------------------------------------------------
                         required time                         28.532    
                         arrival time                          -7.257    
  -------------------------------------------------------------------
                         slack                                 21.275    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.189ns  (arrival time - required time)
  Source:                 PLL_Reset_Generator_comp/reset_lgc_o_reg/C
                            (rising edge-triggered cell FDRE clocked by FMC_HPC_DATACLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FitGbtPrg/Reset_Generator_comp/reset_in_reg/D
                            (rising edge-triggered cell FDRE clocked by Data_clk_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Data_clk_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Data_clk_40 rise@0.000ns - FMC_HPC_DATACLK rise@0.000ns)
  Data Path Delay:        1.671ns  (logic 0.100ns (5.984%)  route 1.571ns (94.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.177ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.145ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FMC_HPC_DATACLK rise edge)
                                                      0.000     0.000 r  
    C25                                               0.000     0.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.460     0.460 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           0.717     1.177    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     1.203 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          0.588     1.791    PLL_Reset_Generator_comp/GDataClk_I
    SLICE_X59Y120        FDRE                                         r  PLL_Reset_Generator_comp/reset_lgc_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y120        FDRE (Prop_fdre_C_Q)         0.100     1.891 r  PLL_Reset_Generator_comp/reset_lgc_o_reg/Q
                         net (fo=4, routed)           1.571     3.462    FitGbtPrg/Reset_Generator_comp/RESET40_I
    SLICE_X65Y263        FDRE                                         r  FitGbtPrg/Reset_Generator_comp/reset_in_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Data_clk_40 rise edge)
                                                      0.000     0.000 r  
    C25                                               0.000     0.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.534     0.534 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           0.784     1.318    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030     1.348 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          1.039     2.387    CDMClkpllcomp/inst/CLK_IN1_40
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.291     0.096 r  CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.224     1.320    CDMClkpllcomp/inst/CLK_OUT1_40_CDM_Clk_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.350 r  CDMClkpllcomp/inst/clkout1_buf/O
                         net (fo=3407, routed)        0.827     2.177    FitGbtPrg/Reset_Generator_comp/DataClk_I
    SLICE_X65Y263        FDRE                                         r  FitGbtPrg/Reset_Generator_comp/reset_in_reg/C
                         clock pessimism             -0.145     2.032    
                         clock uncertainty            0.203     2.235    
    SLICE_X65Y263        FDRE (Hold_fdre_C_D)         0.038     2.273    FitGbtPrg/Reset_Generator_comp/reset_in_reg
  -------------------------------------------------------------------
                         required time                         -2.273    
                         arrival time                           3.462    
  -------------------------------------------------------------------
                         slack                                  1.189    





---------------------------------------------------------------------------------------------------
From Clock:  SystemCLK_320
  To Clock:  Data_clk_40

Setup :            0  Failing Endpoints,  Worst Slack        0.398ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.398ns  (required time - arrival time)
  Source:                 FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc1.wdcext/wr_data_count_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by SystemCLK_320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            FitGbtPrg/Event_Selector_comp/fifo_cnt_max_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by Data_clk_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Data_clk_40
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (Data_clk_40 rise@25.000ns - SystemCLK_320 rise@21.875ns)
  Data Path Delay:        2.149ns  (logic 0.550ns (25.596%)  route 1.599ns (74.404%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.570ns = ( 28.570 - 25.000 ) 
    Source Clock Delay      (SCD):    3.931ns = ( 25.806 - 21.875 ) 
    Clock Pessimism Removal (CPR):    0.055ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SystemCLK_320 rise edge)
                                                     21.875    21.875 r  
    C25                                               0.000    21.875 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000    21.875    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.837    22.712 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           1.634    24.346    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.093    24.439 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          1.961    26.400    CDMClkpllcomp/inst/CLK_IN1_40
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.532    21.868 r  CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.480    24.348    CDMClkpllcomp/inst/CLK_OUT2_320_CDM_Clk_pll
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093    24.441 r  CDMClkpllcomp/inst/clkout2_buf/O
                         net (fo=2970, routed)        1.365    25.806    FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc1.wdcext/wr_clk
    SLICE_X54Y265        FDRE                                         r  FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc1.wdcext/wr_data_count_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y265        FDRE (Prop_fdre_C_Q)         0.259    26.065 r  FitGbtPrg/Event_Selector_comp/slct_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.gwdc1.wdcext/wr_data_count_i_reg[4]/Q
                         net (fo=3, routed)           1.090    27.155    FitGbtPrg/Event_Selector_comp/slct_fifo_comp_n_107
    SLICE_X53Y259        LUT4 (Prop_lut4_I0_O)        0.043    27.198 r  FitGbtPrg/Event_Selector_comp/fifo_cnt_max[14]_i_17/O
                         net (fo=1, routed)           0.000    27.198    FitGbtPrg/Event_Selector_comp/fifo_cnt_max[14]_i_17_n_0
    SLICE_X53Y259        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195    27.393 r  FitGbtPrg/Event_Selector_comp/fifo_cnt_max_reg[14]_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.393    FitGbtPrg/Event_Selector_comp/fifo_cnt_max_reg[14]_i_3_n_0
    SLICE_X53Y260        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053    27.446 r  FitGbtPrg/Event_Selector_comp/fifo_cnt_max_reg[14]_i_2/CO[3]
                         net (fo=15, routed)          0.509    27.955    FitGbtPrg/Event_Selector_comp/ltOp
    SLICE_X52Y260        FDRE                                         r  FitGbtPrg/Event_Selector_comp/fifo_cnt_max_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock Data_clk_40 rise edge)
                                                     25.000    25.000 r  
    C25                                               0.000    25.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000    25.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.759    25.759 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           1.523    27.282    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.083    27.365 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          1.798    29.163    CDMClkpllcomp/inst/CLK_IN1_40
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.225    24.938 r  CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.346    27.284    CDMClkpllcomp/inst/CLK_OUT1_40_CDM_Clk_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    27.367 r  CDMClkpllcomp/inst/clkout1_buf/O
                         net (fo=3407, routed)        1.203    28.570    FitGbtPrg/Event_Selector_comp/FSM_Clocks_I[Data_Clk]
    SLICE_X52Y260        FDRE                                         r  FitGbtPrg/Event_Selector_comp/fifo_cnt_max_reg[0]/C
                         clock pessimism              0.055    28.625    
                         clock uncertainty           -0.191    28.434    
    SLICE_X52Y260        FDRE (Setup_fdre_C_CE)      -0.081    28.353    FitGbtPrg/Event_Selector_comp/fifo_cnt_max_reg[0]
  -------------------------------------------------------------------
                         required time                         28.353    
                         arrival time                         -27.955    
  -------------------------------------------------------------------
                         slack                                  0.398    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 FitGbtPrg/RxData_ClkSync_comp/RX_DATA_DATACLK_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by SystemCLK_320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            FitGbtPrg/RxData_ClkSync_comp/RX_DATA_DATACLK_O_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by Data_clk_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             Data_clk_40
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Data_clk_40 rise@0.000ns - SystemCLK_320 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.100ns (16.202%)  route 0.517ns (83.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.181ns
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SystemCLK_320 rise edge)
                                                      0.000     0.000 r  
    C25                                               0.000     0.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.460     0.460 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           0.717     1.177    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     1.203 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          0.769     1.972    CDMClkpllcomp/inst/CLK_IN1_40
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.946     0.026 r  CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.153     1.179    CDMClkpllcomp/inst/CLK_OUT2_320_CDM_Clk_pll
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.205 r  CDMClkpllcomp/inst/clkout2_buf/O
                         net (fo=2970, routed)        0.605     1.810    FitGbtPrg/RxData_ClkSync_comp/FSM_Clocks_I[System_Clk]
    SLICE_X80Y263        FDRE                                         r  FitGbtPrg/RxData_ClkSync_comp/RX_DATA_DATACLK_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y263        FDRE (Prop_fdre_C_Q)         0.100     1.910 r  FitGbtPrg/RxData_ClkSync_comp/RX_DATA_DATACLK_reg[42]/Q
                         net (fo=2, routed)           0.517     2.428    FitGbtPrg/RxData_ClkSync_comp/RX_DATA_DATACLK[42]
    SLICE_X80Y261        FDRE                                         r  FitGbtPrg/RxData_ClkSync_comp/RX_DATA_DATACLK_O_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock Data_clk_40 rise edge)
                                                      0.000     0.000 r  
    C25                                               0.000     0.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.534     0.534 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           0.784     1.318    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030     1.348 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          1.039     2.387    CDMClkpllcomp/inst/CLK_IN1_40
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.291     0.096 r  CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.224     1.320    CDMClkpllcomp/inst/CLK_OUT1_40_CDM_Clk_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.350 r  CDMClkpllcomp/inst/clkout1_buf/O
                         net (fo=3407, routed)        0.831     2.181    FitGbtPrg/RxData_ClkSync_comp/FSM_Clocks_I[Data_Clk]
    SLICE_X80Y261        FDRE                                         r  FitGbtPrg/RxData_ClkSync_comp/RX_DATA_DATACLK_O_reg[42]/C
                         clock pessimism             -0.070     2.111    
                         clock uncertainty            0.191     2.302    
    SLICE_X80Y261        FDRE (Hold_fdre_C_D)         0.036     2.338    FitGbtPrg/RxData_ClkSync_comp/RX_DATA_DATACLK_O_reg[42]
  -------------------------------------------------------------------
                         required time                         -2.338    
                         arrival time                           2.428    
  -------------------------------------------------------------------
                         slack                                  0.089    





---------------------------------------------------------------------------------------------------
From Clock:  CLK320_MMCM320_PH
  To Clock:  SystemCLK_320

Setup :            0  Failing Endpoints,  Worst Slack        0.299ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.299ns  (required time - arrival time)
  Source:                 HDMI0/DValid_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK320_MMCM320_PH  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            hdmi_ready0_reg/D
                            (rising edge-triggered cell FDRE clocked by SystemCLK_320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             SystemCLK_320
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (MaxDelay Path 1.000ns)
  Data Path Delay:        0.692ns  (logic 0.223ns (32.241%)  route 0.469ns (67.759%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 1.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y135                                     0.000     0.000 r  HDMI0/DValid_reg/C
    SLICE_X36Y135        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  HDMI0/DValid_reg/Q
                         net (fo=2, routed)           0.469     0.692    hdmi_ready
    SLICE_X37Y147        FDRE                                         r  hdmi_ready0_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    1.000     1.000    
    SLICE_X37Y147        FDRE (Setup_fdre_C_D)       -0.009     0.991    hdmi_ready0_reg
  -------------------------------------------------------------------
                         required time                          0.991    
                         arrival time                          -0.692    
  -------------------------------------------------------------------
                         slack                                  0.299    





---------------------------------------------------------------------------------------------------
From Clock:  Data_clk_40
  To Clock:  SystemCLK_320

Setup :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (required time - arrival time)
  Source:                 FitGbtPrg/ltu_rx_decoder_comp/ORBC_ID_from_CRU_O_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by Data_clk_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by SystemCLK_320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             SystemCLK_320
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.125ns  (SystemCLK_320 rise@3.125ns - Data_clk_40 rise@0.000ns)
  Data Path Delay:        1.998ns  (logic 0.270ns (13.516%)  route 1.728ns (86.484%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.557ns = ( 6.682 - 3.125 ) 
    Source Clock Delay      (SCD):    3.848ns
    Clock Pessimism Removal (CPR):    0.055ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Data_clk_40 rise edge)
                                                      0.000     0.000 r  
    C25                                               0.000     0.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           1.634     2.471    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.093     2.564 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          1.961     4.525    CDMClkpllcomp/inst/CLK_IN1_40
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.532    -0.007 r  CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.480     2.473    CDMClkpllcomp/inst/CLK_OUT1_40_CDM_Clk_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.566 r  CDMClkpllcomp/inst/clkout1_buf/O
                         net (fo=3407, routed)        1.282     3.848    FitGbtPrg/ltu_rx_decoder_comp/FSM_Clocks_I[Data_Clk]
    SLICE_X34Y200        FDRE                                         r  FitGbtPrg/ltu_rx_decoder_comp/ORBC_ID_from_CRU_O_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y200        FDRE (Prop_fdre_C_Q)         0.223     4.071 r  FitGbtPrg/ltu_rx_decoder_comp/ORBC_ID_from_CRU_O_reg[40]/Q
                         net (fo=5, routed)           1.002     5.073    FitGbtPrg/ltu_rx_decoder_comp/ORBC_ID_from_CRU_O[40]
    SLICE_X10Y185        LUT1 (Prop_lut1_I0_O)        0.047     5.120 r  FitGbtPrg/ltu_rx_decoder_comp/ORBC_ID_from_CRU_O[40]_hold_fix/O
                         net (fo=1, routed)           0.726     5.846    ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/ORBC_ID_from_CRU_O[40]_hold_fix_1_alias
    RAMB36_X1Y37         RAMB36E1                                     r  ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock SystemCLK_320 rise edge)
                                                      3.125     3.125 r  
    C25                                               0.000     3.125 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     3.125    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.759     3.884 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           1.523     5.407    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.083     5.490 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          1.798     7.288    CDMClkpllcomp/inst/CLK_IN1_40
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -4.225     3.063 r  CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.346     5.409    CDMClkpllcomp/inst/CLK_OUT2_320_CDM_Clk_pll
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.083     5.492 r  CDMClkpllcomp/inst/clkout2_buf/O
                         net (fo=2970, routed)        1.190     6.682    ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X1Y37         RAMB36E1                                     r  ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.055     6.737    
                         clock uncertainty           -0.191     6.546    
    RAMB36_X1Y37         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.634     5.912    ipbus_face_comp/hdmi_fifo_comp/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.912    
                         arrival time                          -5.846    
  -------------------------------------------------------------------
                         slack                                  0.066    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 ipbus_face_comp/readout_control_reg[Data_Gen][usage_generator][1]/C
                            (rising edge-triggered cell FDRE clocked by Data_clk_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FitGbtPrg/Module_Data_Gen_comp/using_generator_sc_reg/D
                            (rising edge-triggered cell FDRE clocked by SystemCLK_320  {rise@0.000ns fall@1.562ns period=3.125ns})
  Path Group:             SystemCLK_320
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SystemCLK_320 rise@0.000ns - Data_clk_40 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.128ns (20.077%)  route 0.510ns (79.923%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.812ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.191ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Data_clk_40 rise edge)
                                                      0.000     0.000 r  
    C25                                               0.000     0.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.460     0.460 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           0.717     1.177    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     1.203 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          0.769     1.972    CDMClkpllcomp/inst/CLK_IN1_40
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.946     0.026 r  CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.153     1.179    CDMClkpllcomp/inst/CLK_OUT1_40_CDM_Clk_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.205 r  CDMClkpllcomp/inst/clkout1_buf/O
                         net (fo=3407, routed)        0.607     1.812    ipbus_face_comp/FSM_Clocks_I[Data_Clk]
    SLICE_X67Y256        FDRE                                         r  ipbus_face_comp/readout_control_reg[Data_Gen][usage_generator][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y256        FDRE (Prop_fdre_C_Q)         0.100     1.912 f  ipbus_face_comp/readout_control_reg[Data_Gen][usage_generator][1]/Q
                         net (fo=83, routed)          0.510     2.422    FitGbtPrg/Module_Data_Gen_comp/Control_register_I[Data_Gen][usage_generator][1]
    SLICE_X67Y269        LUT2 (Prop_lut2_I1_O)        0.028     2.450 r  FitGbtPrg/Module_Data_Gen_comp/using_generator_sc_i_1/O
                         net (fo=1, routed)           0.000     2.450    FitGbtPrg/Module_Data_Gen_comp/using_generator_sc_i_1_n_0
    SLICE_X67Y269        FDRE                                         r  FitGbtPrg/Module_Data_Gen_comp/using_generator_sc_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SystemCLK_320 rise edge)
                                                      0.000     0.000 r  
    C25                                               0.000     0.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.534     0.534 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           0.784     1.318    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030     1.348 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          1.039     2.387    CDMClkpllcomp/inst/CLK_IN1_40
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.291     0.096 r  CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.224     1.320    CDMClkpllcomp/inst/CLK_OUT2_320_CDM_Clk_pll
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.350 r  CDMClkpllcomp/inst/clkout2_buf/O
                         net (fo=2970, routed)        0.822     2.172    FitGbtPrg/Module_Data_Gen_comp/FSM_Clocks_I[System_Clk]
    SLICE_X67Y269        FDRE                                         r  FitGbtPrg/Module_Data_Gen_comp/using_generator_sc_reg/C
                         clock pessimism             -0.070     2.102    
                         clock uncertainty            0.191     2.293    
    SLICE_X67Y269        FDRE (Hold_fdre_C_D)         0.060     2.353    FitGbtPrg/Module_Data_Gen_comp/using_generator_sc_reg
  -------------------------------------------------------------------
                         required time                         -2.353    
                         arrival time                           2.450    
  -------------------------------------------------------------------
                         slack                                  0.097    





---------------------------------------------------------------------------------------------------
From Clock:  RXDataCLK
  To Clock:  RxWordCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.343ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.343ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_t_reg/C
                            (rising edge-triggered cell FDRE clocked by RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             RxWordCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (RxWordCLK fall@4.167ns - RXDataCLK rise@0.000ns)
  Data Path Delay:        1.398ns  (logic 0.317ns (22.669%)  route 1.081ns (77.331%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.196ns = ( 6.363 - 4.167 ) 
    Source Clock Delay      (SCD):    2.423ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.126ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RXDataCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     1.119    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093     1.212 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.938     3.150    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.511    -1.361 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.482     1.121    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     1.214 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=985, routed)         1.209     2.423    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/RXDataClk
    SLICE_X71Y241        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_t_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y241        FDRE (Prop_fdre_C_Q)         0.223     2.646 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_t_reg/Q
                         net (fo=2, routed)           0.168     2.814    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_t
    SLICE_X70Y241        LUT2 (Prop_lut2_I1_O)        0.043     2.857 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel[0]_i_1/O
                         net (fo=1, routed)           0.463     3.321    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/p_1_out[0]
    SLICE_X81Y241        LUT1 (Prop_lut1_I0_O)        0.051     3.372 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/p_1_out[0]_hold_fix/O
                         net (fo=1, routed)           0.450     3.821    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/p_1_out[0]_hold_fix_1
    SLICE_X70Y241        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock RxWordCLK fall edge)
                                                      4.167     4.167 f  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     4.167 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044     5.211    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083     5.294 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.069     6.363    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/from_gbtBank_clks[mgt_clks][rx_wordClk]
    SLICE_X70Y241        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.085     6.448    
                         clock uncertainty           -0.215     6.232    
    SLICE_X70Y241        FDCE (Setup_fdce_C_D)       -0.068     6.164    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_reg[0]
  -------------------------------------------------------------------
                         required time                          6.164    
                         arrival time                          -3.821    
  -------------------------------------------------------------------
                         slack                                  2.343    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_tn_reg/C
                            (falling edge-triggered cell FDRE clocked by RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             RxWordCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RxWordCLK fall@12.500ns - RXDataCLK fall@12.500ns)
  Data Path Delay:        0.903ns  (logic 0.164ns (18.162%)  route 0.739ns (81.838%))
  Logic Levels:           2  (LUT1=1 LUT2=1)
  Clock Path Skew:        0.201ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.339ns = ( 13.839 - 12.500 ) 
    Source Clock Delay      (SCD):    1.094ns = ( 13.593 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.126ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RXDataCLK fall edge)
                                                     12.500    12.500 f  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    12.500 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541    13.041    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026    13.067 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.763    13.830    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.922    11.908 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.135    13.043    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    13.069 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=985, routed)         0.525    13.594    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/RXDataClk
    SLICE_X71Y240        FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_tn_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y240        FDRE (Prop_fdre_C_Q)         0.107    13.701 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_tn_reg/Q
                         net (fo=1, routed)           0.278    13.978    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/rx_clock_tn
    SLICE_X70Y241        LUT2 (Prop_lut2_I0_O)        0.028    14.006 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel[0]_i_1/O
                         net (fo=1, routed)           0.233    14.240    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/p_1_out[0]
    SLICE_X81Y241        LUT1 (Prop_lut1_I0_O)        0.029    14.269 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/p_1_out[0]_hold_fix/O
                         net (fo=1, routed)           0.228    14.496    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/p_1_out[0]_hold_fix_1
    SLICE_X70Y241        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock RxWordCLK fall edge)
                                                     12.500    12.500 f  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    12.500 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581    13.081    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.030    13.111 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.728    13.839    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/from_gbtBank_clks[mgt_clks][rx_wordClk]
    SLICE_X70Y241        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.044    13.795    
                         clock uncertainty            0.215    14.010    
    SLICE_X70Y241        FDCE (Hold_fdce_C_D)         0.029    14.039    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_computing_inst/serialToParallel_reg[0]
  -------------------------------------------------------------------
                         required time                        -14.039    
                         arrival time                          14.496    
  -------------------------------------------------------------------
                         slack                                  0.458    





---------------------------------------------------------------------------------------------------
From Clock:  RxWordCLK
  To Clock:  RXDataCLK

Setup :            0  Failing Endpoints,  Worst Slack        4.639ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.639ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[41]/C
                            (rising edge-triggered cell FDCE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/ERROR_DETECT_O_reg/D
                            (rising edge-triggered cell FDRE clocked by RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             RXDataCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.333ns  (RXDataCLK rise@24.999ns - RxWordCLK rise@16.666ns)
  Data Path Delay:        3.363ns  (logic 0.474ns (14.094%)  route 2.889ns (85.906%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.340ns = ( 27.339 - 24.999 ) 
    Source Clock Delay      (SCD):    2.575ns = ( 19.241 - 16.666 ) 
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.126ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RxWordCLK rise edge)
                                                     16.666    16.666 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    16.666 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119    17.785    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093    17.878 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.363    19.241    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg1_reg[79]_0
    SLICE_X90Y274        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y274        FDCE (Prop_fdce_C_Q)         0.259    19.500 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[41]/Q
                         net (fo=10, routed)          0.678    20.178    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/syndromes/Q[21]
    SLICE_X90Y271        LUT6 (Prop_lut6_I1_O)        0.043    20.221 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/syndromes/ERROR_DETECT_O_i_91/O
                         net (fo=1, routed)           0.574    20.796    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/syndromes/ERROR_DETECT_O_i_91_n_0
    SLICE_X90Y272        LUT6 (Prop_lut6_I5_O)        0.043    20.839 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/syndromes/ERROR_DETECT_O_i_83/O
                         net (fo=39, routed)          0.756    21.595    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/s1_from_syndromes[3]
    SLICE_X97Y272        LUT4 (Prop_lut4_I0_O)        0.043    21.638 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/ERROR_DETECT_O_i_38/O
                         net (fo=1, routed)           0.434    22.071    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/ERROR_DETECT_O_i_38_n_0
    SLICE_X97Y271        LUT5 (Prop_lut5_I4_O)        0.043    22.114 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/ERROR_DETECT_O_i_7/O
                         net (fo=1, routed)           0.447    22.561    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/ERROR_DETECT_O_i_7_n_0
    SLICE_X101Y270       LUT6 (Prop_lut6_I5_O)        0.043    22.604 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/ERROR_DETECT_O_i_1/O
                         net (fo=1, routed)           0.000    22.604    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/ERROR_DETECT_O_reg_0
    SLICE_X101Y270       FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/ERROR_DETECT_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RXDataCLK rise edge)
                                                     24.999    24.999 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    24.999 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    26.043    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083    26.126 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.778    27.904    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.207    23.697 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.348    26.045    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    26.128 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=985, routed)         1.211    27.339    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/RX_FRAMECLK_O
    SLICE_X101Y270       FDRE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/ERROR_DETECT_O_reg/C
                         clock pessimism              0.085    27.424    
                         clock uncertainty           -0.215    27.209    
    SLICE_X101Y270       FDRE (Setup_fdre_C_D)        0.034    27.243    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/gbtFrame_gen.reedSolomonDecoder60to119/ERROR_DETECT_O_reg
  -------------------------------------------------------------------
                         required time                         27.243    
                         arrival time                         -22.604    
  -------------------------------------------------------------------
                         slack                                  4.639    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/RX_ISDATA_FLAG_O_reg/D
                            (rising edge-triggered cell FDCE clocked by RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             RXDataCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (RXDataCLK rise@0.000ns - RxWordCLK rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.128ns (21.449%)  route 0.469ns (78.551%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.434ns
    Source Clock Delay      (SCD):    1.165ns
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.126ns
  Timing Exception:       MultiCycle Path   Setup -start 3    Hold  -start 2

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.567 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.598     1.165    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg1_reg[79]_0
    SLICE_X91Y274        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y274        FDCE (Prop_fdce_C_Q)         0.100     1.265 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/rxGearbox/rxGearboxLatOpt_gen.rxGearboxLatOpt/gbLatOpt40b_gen.reg2_reg[1]/Q
                         net (fo=6, routed)           0.469     1.734    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/Q[1]
    SLICE_X91Y275        LUT5 (Prop_lut5_I0_O)        0.028     1.762 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/decoder/RX_ISDATA_FLAG_O0/O
                         net (fo=1, routed)           0.000     1.762    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/rxIsDataFlag_from_decoder
    SLICE_X91Y275        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/RX_ISDATA_FLAG_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock RXDataCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.030     0.611 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.032     1.643    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.264    -0.621 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.204     0.583    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.613 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=985, routed)         0.821     1.434    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/RX_FRAMECLK_O
    SLICE_X91Y275        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/RX_ISDATA_FLAG_O_reg/C
                         clock pessimism             -0.044     1.390    
                         clock uncertainty            0.215     1.605    
    SLICE_X91Y275        FDCE (Hold_fdce_C_D)         0.060     1.665    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/descrambler/RX_ISDATA_FLAG_O_reg
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.097    





---------------------------------------------------------------------------------------------------
From Clock:  eth_refclk
  To Clock:  clk_ipb

Setup :            0  Failing Endpoints,  Worst Slack        2.899ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.899ns  (required time - arrival time)
  Source:                 ipbus_module/clocks/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/clocks/rst_ipb_ctrl_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_ipb rise@32.000ns - eth_refclk rise@24.000ns)
  Data Path Delay:        8.164ns  (logic 0.276ns (3.381%)  route 7.888ns (96.619%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.359ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.276ns = ( 39.276 - 32.000 ) 
    Source Clock Delay      (SCD):    4.939ns = ( 28.939 - 24.000 ) 
    Clock Pessimism Removal (CPR):    1.022ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                     24.000    24.000 r  
    G8                                                0.000    24.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000    24.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    24.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    26.355 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           1.120    27.475    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    27.568 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          1.371    28.939    ipbus_module/clocks/clk_gt125
    SLICE_X59Y299        FDRE                                         r  ipbus_module/clocks/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y299        FDRE (Prop_fdre_C_Q)         0.223    29.162 r  ipbus_module/clocks/rst_reg/Q
                         net (fo=4, routed)           3.932    33.093    ipbus_module/clocks/rst_reg_n_0
    SLICE_X59Y121        LUT1 (Prop_lut1_I0_O)        0.053    33.146 r  ipbus_module/clocks/rst_reg_n_0_hold_fix/O
                         net (fo=2, routed)           3.956    37.103    ipbus_module/clocks/rst_reg_n_0_hold_fix_1
    SLICE_X44Y292        FDRE                                         r  ipbus_module/clocks/rst_ipb_ctrl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb rise edge)   32.000    32.000 r  
    G8                                                0.000    32.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000    32.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           1.045    34.463    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    34.546 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          1.528    36.074    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.147 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.783    37.930    ipbus_module/clocks/pll/inst/clkout1_PLL125
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083    38.013 r  ipbus_module/clocks/pll/inst/clkout1_buf/O
                         net (fo=2174, routed)        1.263    39.276    ipbus_module/clocks/clkout1
    SLICE_X44Y292        FDRE                                         r  ipbus_module/clocks/rst_ipb_ctrl_reg/C
                         clock pessimism              1.022    40.298    
                         clock uncertainty           -0.182    40.116    
    SLICE_X44Y292        FDRE (Setup_fdre_C_D)       -0.114    40.002    ipbus_module/clocks/rst_ipb_ctrl_reg
  -------------------------------------------------------------------
                         required time                         40.002    
                         arrival time                         -37.103    
  -------------------------------------------------------------------
                         slack                                  2.899    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.345ns  (arrival time - required time)
  Source:                 ipbus_module/clocks/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/clocks/rst_ipb_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_ipb  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             clk_ipb
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        3.889ns  (logic 0.132ns (3.394%)  route 3.757ns (96.606%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        2.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.318ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           0.542     0.983    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          0.608     1.617    ipbus_module/clocks/clk_gt125
    SLICE_X59Y299        FDRE                                         r  ipbus_module/clocks/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y299        FDRE (Prop_fdre_C_Q)         0.100     1.717 r  ipbus_module/clocks/rst_reg/Q
                         net (fo=4, routed)           1.974     3.690    ipbus_module/clocks/rst_reg_n_0
    SLICE_X59Y121        LUT1 (Prop_lut1_I0_O)        0.032     3.722 r  ipbus_module/clocks/rst_reg_n_0_hold_fix/O
                         net (fo=2, routed)           1.783     5.506    ipbus_module/clocks/rst_reg_n_0_hold_fix_1
    SLICE_X50Y282        FDRE                                         r  ipbus_module/clocks/rst_ipb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           0.582     1.314    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.344 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          1.010     2.354    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.407 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057     3.464    ipbus_module/clocks/pll/inst/clkout1_PLL125
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.494 r  ipbus_module/clocks/pll/inst/clkout1_buf/O
                         net (fo=2174, routed)        0.824     4.318    ipbus_module/clocks/clkout1
    SLICE_X50Y282        FDRE                                         r  ipbus_module/clocks/rst_ipb_reg/C
                         clock pessimism             -0.335     3.983    
                         clock uncertainty            0.182     4.165    
    SLICE_X50Y282        FDRE (Hold_fdre_C_D)        -0.004     4.161    ipbus_module/clocks/rst_ipb_reg
  -------------------------------------------------------------------
                         required time                         -4.161    
                         arrival time                           5.506    
  -------------------------------------------------------------------
                         slack                                  1.345    





---------------------------------------------------------------------------------------------------
From Clock:  eth_refclk
  To Clock:  free_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.056ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.933ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.056ns  (required time - arrival time)
  Source:                 ipbus_module/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_onehot_tx_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by free_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             free_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (free_clk rise@16.000ns - eth_refclk rise@8.000ns)
  Data Path Delay:        5.283ns  (logic 0.335ns (6.341%)  route 4.948ns (93.659%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.826ns = ( 21.826 - 16.000 ) 
    Source Clock Delay      (SCD):    4.939ns = ( 12.939 - 8.000 ) 
    Clock Pessimism Removal (CPR):    1.022ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    10.355 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           1.120    11.475    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    11.568 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          1.371    12.939    ipbus_module/clocks/clk_gt125
    SLICE_X59Y299        FDRE                                         r  ipbus_module/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y299        FDRE (Prop_fdre_C_Q)         0.204    13.143 r  ipbus_module/clocks/rsto_eth_reg/Q
                         net (fo=10, routed)          2.170    15.313    ipbus_module/clocks/rst_eth
    SLICE_X31Y349        LUT1 (Prop_lut1_I0_O)        0.131    15.444 r  ipbus_module/clocks/rst_eth_hold_fix/O
                         net (fo=51, routed)          2.779    18.222    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/rst_eth_hold_fix_1_alias
    SLICE_X88Y302        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_onehot_tx_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock free_clk rise edge)
                                                     16.000    16.000 r  
    G8                                                0.000    16.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000    16.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    16.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    16.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    17.418 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           1.045    18.463    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    18.546 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          1.528    20.074    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    20.147 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.055    21.202    ipbus_module/clocks/pll/inst/clkout2_PLL125
    BUFHCE_X1Y73         BUFH (Prop_bufh_I_O)         0.066    21.268 r  ipbus_module/clocks/pll/inst/clkout2_buf/O
                         net (fo=278, routed)         0.558    21.826    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X88Y302        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_onehot_tx_state_reg[1]/C
                         clock pessimism              1.022    22.848    
                         clock uncertainty           -0.173    22.675    
    SLICE_X88Y302        FDRE (Setup_fdre_C_R)       -0.397    22.278    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_onehot_tx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         22.278    
                         arrival time                         -18.222    
  -------------------------------------------------------------------
                         slack                                  4.056    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.933ns  (arrival time - required time)
  Source:                 ipbus_module/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/CPLL_RESET_reg/R
                            (rising edge-triggered cell FDRE clocked by free_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             free_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (free_clk rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        2.465ns  (logic 0.158ns (6.409%)  route 2.307ns (93.591%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.346ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           0.542     0.983    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          0.608     1.617    ipbus_module/clocks/clk_gt125
    SLICE_X59Y299        FDRE                                         r  ipbus_module/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y299        FDRE (Prop_fdre_C_Q)         0.091     1.708 r  ipbus_module/clocks/rsto_eth_reg/Q
                         net (fo=10, routed)          1.199     2.907    ipbus_module/clocks/rst_eth
    SLICE_X31Y349        LUT1 (Prop_lut1_I0_O)        0.067     2.974 r  ipbus_module/clocks/rst_eth_hold_fix/O
                         net (fo=51, routed)          1.109     4.082    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/rst_eth_hold_fix_1_alias
    SLICE_X86Y303        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/CPLL_RESET_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock free_clk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           0.582     1.314    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.344 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          1.010     2.354    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.407 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.451     2.858    ipbus_module/clocks/pll/inst/clkout2_PLL125
    BUFHCE_X1Y73         BUFH (Prop_bufh_I_O)         0.045     2.903 r  ipbus_module/clocks/pll/inst/clkout2_buf/O
                         net (fo=278, routed)         0.443     3.346    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X86Y303        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/CPLL_RESET_reg/C
                         clock pessimism             -0.335     3.011    
                         clock uncertainty            0.173     3.184    
    SLICE_X86Y303        FDRE (Hold_fdre_C_R)        -0.035     3.149    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/CPLL_RESET_reg
  -------------------------------------------------------------------
                         required time                         -3.149    
                         arrival time                           4.082    
  -------------------------------------------------------------------
                         slack                                  0.933    





---------------------------------------------------------------------------------------------------
From Clock:  eth_clk_62_5
  To Clock:  eth_clk_125

Setup :            0  Failing Endpoints,  Worst Slack        5.942ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.409ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.942ns  (required time - arrival time)
  Source:                 ipbus_module/eth/phy/U0/transceiver_inst/txbufstatus_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_62_5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/txbuferr_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_clk_125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_clk_125 rise@8.000ns - eth_clk_62_5 rise@0.000ns)
  Data Path Delay:        1.570ns  (logic 0.259ns (16.492%)  route 1.311ns (83.508%))
  Logic Levels:           0  
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.057ns = ( 11.057 - 8.000 ) 
    Source Clock Delay      (SCD):    3.497ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_62_5 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    ipbus_module/eth/I
    BUFHCE_X0Y72         BUFH (Prop_bufh_I_O)         0.103     0.690 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     1.557 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.170     2.727    ipbus_module/eth/mmcm/inst/clkout1_MMCM125ETH
    BUFHCE_X1Y74         BUFH (Prop_bufh_I_O)         0.103     2.830 r  ipbus_module/eth/mmcm/inst/clkout1_buf/O
                         net (fo=63, routed)          0.667     3.497    ipbus_module/eth/phy/U0/transceiver_inst/userclk
    SLICE_X130Y303       FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/txbufstatus_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y303       FDRE (Prop_fdre_C_Q)         0.259     3.756 r  ipbus_module/eth/phy/U0/transceiver_inst/txbufstatus_reg_reg[1]/Q
                         net (fo=1, routed)           1.311     5.067    ipbus_module/eth/phy/U0/transceiver_inst/txbufstatus_reg[1]
    SLICE_X79Y304        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/txbuferr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_125 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     8.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     8.531    ipbus_module/eth/I
    BUFHCE_X0Y72         BUFH (Prop_bufh_I_O)         0.066     8.597 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     9.319    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.392 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.057    10.449    ipbus_module/eth/mmcm/inst/clkout2_MMCM125ETH
    BUFHCE_X0Y73         BUFH (Prop_bufh_I_O)         0.066    10.515 r  ipbus_module/eth/mmcm/inst/clkout2_buf/O
                         net (fo=4466, routed)        0.542    11.057    ipbus_module/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X79Y304        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/txbuferr_reg/C
                         clock pessimism              0.165    11.222    
                         clock uncertainty           -0.205    11.017    
    SLICE_X79Y304        FDRE (Setup_fdre_C_D)       -0.008    11.009    ipbus_module/eth/phy/U0/transceiver_inst/txbuferr_reg
  -------------------------------------------------------------------
                         required time                         11.009    
                         arrival time                          -5.067    
  -------------------------------------------------------------------
                         slack                                  5.942    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 ipbus_module/eth/phy/U0/transceiver_inst/txbufstatus_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_62_5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/txbuferr_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_clk_125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_125 rise@0.000ns - eth_clk_62_5 rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.118ns (14.007%)  route 0.724ns (85.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.699ns
    Source Clock Delay      (SCD):    1.303ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_62_5 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    ipbus_module/eth/I
    BUFHCE_X0Y72         BUFH (Prop_bufh_I_O)         0.023     0.168 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.570 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.375     0.945    ipbus_module/eth/mmcm/inst/clkout1_MMCM125ETH
    BUFHCE_X1Y74         BUFH (Prop_bufh_I_O)         0.023     0.968 r  ipbus_module/eth/mmcm/inst/clkout1_buf/O
                         net (fo=63, routed)          0.335     1.303    ipbus_module/eth/phy/U0/transceiver_inst/userclk
    SLICE_X130Y303       FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/txbufstatus_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y303       FDRE (Prop_fdre_C_Q)         0.118     1.421 r  ipbus_module/eth/phy/U0/transceiver_inst/txbufstatus_reg_reg[1]/Q
                         net (fo=1, routed)           0.724     2.145    ipbus_module/eth/phy/U0/transceiver_inst/txbufstatus_reg[1]
    SLICE_X79Y304        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/txbuferr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_125 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    ipbus_module/eth/I
    BUFHCE_X0Y72         BUFH (Prop_bufh_I_O)         0.045     0.220 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.786 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.431     1.217    ipbus_module/eth/mmcm/inst/clkout2_MMCM125ETH
    BUFHCE_X0Y73         BUFH (Prop_bufh_I_O)         0.045     1.262 r  ipbus_module/eth/mmcm/inst/clkout2_buf/O
                         net (fo=4466, routed)        0.437     1.699    ipbus_module/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X79Y304        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/txbuferr_reg/C
                         clock pessimism             -0.216     1.483    
                         clock uncertainty            0.205     1.688    
    SLICE_X79Y304        FDRE (Hold_fdre_C_D)         0.049     1.737    ipbus_module/eth/phy/U0/transceiver_inst/txbuferr_reg
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           2.145    
  -------------------------------------------------------------------
                         slack                                  0.409    





---------------------------------------------------------------------------------------------------
From Clock:  eth_clk_125
  To Clock:  eth_clk_62_5

Setup :            0  Failing Endpoints,  Worst Slack        6.097ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.119ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.097ns  (required time - arrival time)
  Source:                 ipbus_module/eth/phy/U0/transceiver_inst/txdata_double_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/txdata_int_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by eth_clk_62_5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             eth_clk_62_5
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_clk_62_5 rise@16.000ns - eth_clk_125 rise@8.000ns)
  Data Path Delay:        1.509ns  (logic 0.259ns (17.160%)  route 1.250ns (82.840%))
  Logic Levels:           0  
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.086ns = ( 19.086 - 16.000 ) 
    Source Clock Delay      (SCD):    3.418ns = ( 11.418 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_125 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     8.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     8.587    ipbus_module/eth/I
    BUFHCE_X0Y72         BUFH (Prop_bufh_I_O)         0.103     8.690 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     9.480    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     9.557 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.170    10.727    ipbus_module/eth/mmcm/inst/clkout2_MMCM125ETH
    BUFHCE_X0Y73         BUFH (Prop_bufh_I_O)         0.103    10.830 r  ipbus_module/eth/mmcm/inst/clkout2_buf/O
                         net (fo=4466, routed)        0.588    11.418    ipbus_module/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X78Y304        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/txdata_double_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y304        FDRE (Prop_fdre_C_Q)         0.259    11.677 r  ipbus_module/eth/phy/U0/transceiver_inst/txdata_double_reg[13]/Q
                         net (fo=1, routed)           1.250    12.927    ipbus_module/eth/phy/U0/transceiver_inst/txdata_double[13]
    SLICE_X112Y304       FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/txdata_int_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_62_5 rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000    16.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531    16.531    ipbus_module/eth/I
    BUFHCE_X0Y72         BUFH (Prop_bufh_I_O)         0.066    16.597 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.722    17.319    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    17.392 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057    18.449    ipbus_module/eth/mmcm/inst/clkout1_MMCM125ETH
    BUFHCE_X1Y74         BUFH (Prop_bufh_I_O)         0.066    18.515 r  ipbus_module/eth/mmcm/inst/clkout1_buf/O
                         net (fo=63, routed)          0.571    19.086    ipbus_module/eth/phy/U0/transceiver_inst/userclk
    SLICE_X112Y304       FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/txdata_int_reg[13]/C
                         clock pessimism              0.165    19.251    
                         clock uncertainty           -0.205    19.046    
    SLICE_X112Y304       FDRE (Setup_fdre_C_D)       -0.022    19.024    ipbus_module/eth/phy/U0/transceiver_inst/txdata_int_reg[13]
  -------------------------------------------------------------------
                         required time                         19.024    
                         arrival time                         -12.927    
  -------------------------------------------------------------------
                         slack                                  6.097    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 ipbus_module/eth/phy/U0/transceiver_inst/txdata_double_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/txdata_int_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by eth_clk_62_5  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             eth_clk_62_5
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_62_5 rise@0.000ns - eth_clk_125 rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.118ns (19.163%)  route 0.498ns (80.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.249ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.718ns
    Source Clock Delay      (SCD):    1.253ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.205ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_125 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    ipbus_module/eth/I
    BUFHCE_X0Y72         BUFH (Prop_bufh_I_O)         0.023     0.168 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.570 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.375     0.945    ipbus_module/eth/mmcm/inst/clkout2_MMCM125ETH
    BUFHCE_X0Y73         BUFH (Prop_bufh_I_O)         0.023     0.968 r  ipbus_module/eth/mmcm/inst/clkout2_buf/O
                         net (fo=4466, routed)        0.285     1.253    ipbus_module/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X78Y305        FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/txdata_double_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y305        FDRE (Prop_fdre_C_Q)         0.118     1.371 r  ipbus_module/eth/phy/U0/transceiver_inst/txdata_double_reg[10]/Q
                         net (fo=1, routed)           0.498     1.869    ipbus_module/eth/phy/U0/transceiver_inst/txdata_double[10]
    SLICE_X111Y305       FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/txdata_int_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_62_5 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    ipbus_module/eth/I
    BUFHCE_X0Y72         BUFH (Prop_bufh_I_O)         0.045     0.220 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.786 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.431     1.217    ipbus_module/eth/mmcm/inst/clkout1_MMCM125ETH
    BUFHCE_X1Y74         BUFH (Prop_bufh_I_O)         0.045     1.262 r  ipbus_module/eth/mmcm/inst/clkout1_buf/O
                         net (fo=63, routed)          0.456     1.718    ipbus_module/eth/phy/U0/transceiver_inst/userclk
    SLICE_X111Y305       FDRE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/txdata_int_reg[10]/C
                         clock pessimism             -0.216     1.502    
                         clock uncertainty            0.205     1.707    
    SLICE_X111Y305       FDRE (Hold_fdre_C_D)         0.043     1.750    ipbus_module/eth/phy/U0/transceiver_inst/txdata_int_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.119    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  Data_clk_40
  To Clock:  Data_clk_40

Setup :            0  Failing Endpoints,  Worst Slack       22.748ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.748ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/gbtResetTx_from_generalRstFsm_reg/C
                            (rising edge-triggered cell FDPE clocked by Data_clk_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit/feedbackRegister_reg[10]/PRE
                            (recovery check against rising-edge clock Data_clk_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            25.000ns  (Data_clk_40 rise@25.000ns - Data_clk_40 rise@0.000ns)
  Data Path Delay:        1.948ns  (logic 0.259ns (13.299%)  route 1.689ns (86.701%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.566ns = ( 28.566 - 25.000 ) 
    Source Clock Delay      (SCD):    3.935ns
    Clock Pessimism Removal (CPR):    0.322ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Data_clk_40 rise edge)
                                                      0.000     0.000 r  
    C25                                               0.000     0.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           1.634     2.471    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.093     2.564 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          1.961     4.525    CDMClkpllcomp/inst/CLK_IN1_40
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.532    -0.007 r  CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.480     2.473    CDMClkpllcomp/inst/CLK_OUT1_40_CDM_Clk_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.566 r  CDMClkpllcomp/inst/clkout1_buf/O
                         net (fo=3407, routed)        1.369     3.935    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/TXDataClk
    SLICE_X90Y278        FDPE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/gbtResetTx_from_generalRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y278        FDPE (Prop_fdpe_C_Q)         0.259     4.194 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/gbtResetTx_from_generalRstFsm_reg/Q
                         net (fo=89, routed)          1.689     5.883    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit/feedbackRegister_reg[2]_0
    SLICE_X86Y274        FDPE                                         f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit/feedbackRegister_reg[10]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock Data_clk_40 rise edge)
                                                     25.000    25.000 r  
    C25                                               0.000    25.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000    25.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.759    25.759 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           1.523    27.282    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.083    27.365 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          1.798    29.163    CDMClkpllcomp/inst/CLK_IN1_40
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -4.225    24.938 r  CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.346    27.284    CDMClkpllcomp/inst/CLK_OUT1_40_CDM_Clk_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    27.367 r  CDMClkpllcomp/inst/clkout1_buf/O
                         net (fo=3407, routed)        1.199    28.566    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit/TXDataClk
    SLICE_X86Y274        FDPE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit/feedbackRegister_reg[10]/C
                         clock pessimism              0.322    28.888    
                         clock uncertainty           -0.071    28.817    
    SLICE_X86Y274        FDPE (Recov_fdpe_C_PRE)     -0.187    28.630    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[2].gbtTxScrambler21bit/feedbackRegister_reg[10]
  -------------------------------------------------------------------
                         required time                         28.630    
                         arrival time                          -5.883    
  -------------------------------------------------------------------
                         slack                                 22.748    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/gbtResetTx_from_generalRstFsm_reg/C
                            (rising edge-triggered cell FDPE clocked by Data_clk_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit/feedbackRegister_reg[2]/CLR
                            (removal check against rising-edge clock Data_clk_40  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (Data_clk_40 rise@0.000ns - Data_clk_40 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.118ns (32.395%)  route 0.246ns (67.605%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.179ns
    Source Clock Delay      (SCD):    1.808ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Data_clk_40 rise edge)
                                                      0.000     0.000 r  
    C25                                               0.000     0.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.460     0.460 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           0.717     1.177    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     1.203 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          0.769     1.972    CDMClkpllcomp/inst/CLK_IN1_40
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.946     0.026 r  CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.153     1.179    CDMClkpllcomp/inst/CLK_OUT1_40_CDM_Clk_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     1.205 r  CDMClkpllcomp/inst/clkout1_buf/O
                         net (fo=3407, routed)        0.603     1.808    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/TXDataClk
    SLICE_X90Y278        FDPE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/gbtResetTx_from_generalRstFsm_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y278        FDPE (Prop_fdpe_C_Q)         0.118     1.926 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/gbtResetTx_from_generalRstFsm_reg/Q
                         net (fo=89, routed)          0.246     2.173    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit/feedbackRegister_reg[0]_0
    SLICE_X97Y278        FDCE                                         f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit/feedbackRegister_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock Data_clk_40 rise edge)
                                                      0.000     0.000 r  
    C25                                               0.000     0.000 r  FMC_HPC_clk_A_p (IN)
                         net (fo=0)                   0.000     0.000    FMC_HPC_clk_A_p
    C25                  IBUFDS (Prop_ibufds_I_O)     0.534     0.534 r  CDM_clk_A_Ibufgds/O
                         net (fo=1, routed)           0.784     1.318    CDM_clk_A
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.030     1.348 r  CDM_clk_A_BUFG_inst/O
                         net (fo=19, routed)          1.039     2.387    CDMClkpllcomp/inst/CLK_IN1_40
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.291     0.096 r  CDMClkpllcomp/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.224     1.320    CDMClkpllcomp/inst/CLK_OUT1_40_CDM_Clk_pll
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.350 r  CDMClkpllcomp/inst/clkout1_buf/O
                         net (fo=3407, routed)        0.829     2.179    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit/TXDataClk
    SLICE_X97Y278        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit/feedbackRegister_reg[2]/C
                         clock pessimism             -0.338     1.841    
    SLICE_X97Y278        FDCE (Remov_fdce_C_CLR)     -0.069     1.772    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtTx_param_pacakge_src_gen.gbtTx_gen[1].gbtTx/scrambler/gbtFrameOrWideBus_gen.gbtTxScrambler84bit_gen[3].gbtTxScrambler21bit/feedbackRegister_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           2.173    
  -------------------------------------------------------------------
                         slack                                  0.400    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  RxWordCLK
  To Clock:  RXDataCLK

Setup :            0  Failing Endpoints,  Worst Slack        1.593ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.781ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.593ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/ph_aligned_buf_reg/C
                            (falling edge-triggered cell FDCE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/statusLatOpt_gen.timer_reg[0]/CLR
                            (recovery check against rising-edge clock RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (RXDataCLK rise@24.999ns - RxWordCLK fall@20.833ns)
  Data Path Delay:        2.143ns  (logic 0.271ns (12.646%)  route 1.872ns (87.354%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.332ns = ( 27.331 - 24.999 ) 
    Source Clock Delay      (SCD):    2.420ns = ( 23.253 - 20.833 ) 
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.126ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RxWordCLK fall edge)
                                                     20.833    20.833 f  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    20.833 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119    21.951    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093    22.045 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.208    23.253    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/from_gbtBank_clks[mgt_clks][rx_wordClk]
    SLICE_X67Y241        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/ph_aligned_buf_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y241        FDCE (Prop_fdce_C_Q)         0.228    23.481 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/ph_aligned_buf_reg/Q
                         net (fo=3, routed)           1.148    24.629    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/phaseAlignDone_from_gbtBank_rxFrmClkPhAlgnr_0
    SLICE_X84Y269        LUT2 (Prop_lut2_I1_O)        0.043    24.672 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/FSM_onehot_statusLatOpt_gen.state[2]_i_2/O
                         net (fo=13, routed)          0.724    25.396    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/statusLatOpt_gen.timer_reg[0]_0
    SLICE_X91Y277        FDCE                                         f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/statusLatOpt_gen.timer_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RXDataCLK rise edge)
                                                     24.999    24.999 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    24.999 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044    26.043    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083    26.126 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.778    27.904    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.207    23.697 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           2.348    26.045    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    26.128 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=985, routed)         1.203    27.331    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/RX_FRAMECLK_O
    SLICE_X91Y277        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/statusLatOpt_gen.timer_reg[0]/C
                         clock pessimism              0.085    27.416    
                         clock uncertainty           -0.215    27.201    
    SLICE_X91Y277        FDCE (Recov_fdce_C_CLR)     -0.212    26.989    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/statusLatOpt_gen.timer_reg[0]
  -------------------------------------------------------------------
                         required time                         26.989    
                         arrival time                         -25.396    
  -------------------------------------------------------------------
                         slack                                  1.593    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.781ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/ph_aligned_buf_reg/C
                            (falling edge-triggered cell FDCE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/statusLatOpt_gen.rxWordClkAligned_r2_reg/CLR
                            (removal check against rising-edge clock RXDataCLK  {rise@0.000ns fall@12.500ns period=24.999ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -4.167ns  (RXDataCLK rise@0.000ns - RxWordCLK fall@4.167ns)
  Data Path Delay:        1.081ns  (logic 0.135ns (12.483%)  route 0.946ns (87.517%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.437ns
    Source Clock Delay      (SCD):    1.091ns = ( 5.258 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.044ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.165ns
    Phase Error              (PE):    0.126ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RxWordCLK fall edge)
                                                      4.167     4.167 f  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     4.167 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     4.707    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     4.734 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.524     5.257    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/from_gbtBank_clks[mgt_clks][rx_wordClk]
    SLICE_X67Y241        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/ph_aligned_buf_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y241        FDCE (Prop_fdce_C_Q)         0.107     5.364 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/ph_aligned_buf_reg/Q
                         net (fo=3, routed)           0.610     5.975    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/phaseAlignDone_from_gbtBank_rxFrmClkPhAlgnr_0
    SLICE_X84Y269        LUT2 (Prop_lut2_I1_O)        0.028     6.003 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/FSM_onehot_statusLatOpt_gen.state[2]_i_2/O
                         net (fo=13, routed)          0.336     6.339    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/statusLatOpt_gen.timer_reg[0]_0
    SLICE_X94Y276        FDCE                                         f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/statusLatOpt_gen.rxWordClkAligned_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RXDataCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.030     0.611 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.032     1.643    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.264    -0.621 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.204     0.583    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clk_out1_xlx_k7v7_gbt_rx_frameclk_phalgnr_mmcm
    BUFGCTRL_X0Y4        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     0.613 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmcm_inst/pll/inst/clkout1_buf/O
                         net (fo=985, routed)         0.824     1.437    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/RX_FRAMECLK_O
    SLICE_X94Y276        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/statusLatOpt_gen.rxWordClkAligned_r2_reg/C
                         clock pessimism             -0.044     1.393    
                         clock uncertainty            0.215     1.608    
    SLICE_X94Y276        FDCE (Remov_fdce_C_CLR)     -0.050     1.558    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/status/statusLatOpt_gen.rxWordClkAligned_r2_reg
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           6.339    
  -------------------------------------------------------------------
                         slack                                  4.781    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  RxWordCLK
  To Clock:  RxWordCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.924ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.608ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.924ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL_reg/C
                            (falling edge-triggered cell FDPE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/FSM_onehot_phaseShift_FSM_reg[2]/CLR
                            (recovery check against rising-edge clock RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.167ns  (RxWordCLK rise@8.333ns - RxWordCLK fall@4.167ns)
  Data Path Delay:        0.949ns  (logic 0.263ns (27.719%)  route 0.686ns (72.281%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.196ns = ( 10.529 - 8.333 ) 
    Source Clock Delay      (SCD):    2.420ns = ( 6.587 - 4.167 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RxWordCLK fall edge)
                                                      4.167     4.167 f  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     4.167 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.119     5.286    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.093     5.378 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.208     6.587    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/from_gbtBank_clks[mgt_clks][rx_wordClk]
    SLICE_X66Y240        FDPE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y240        FDPE (Prop_fdpe_C_Q)         0.263     6.850 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.phase_comp_inst/RESET_MMCM_CTRL_reg/Q
                         net (fo=40, routed)          0.686     7.535    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/reset_phaseshift_fsm
    SLICE_X60Y237        FDCE                                         f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/FSM_onehot_phaseShift_FSM_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RxWordCLK rise edge)
                                                      8.333     8.333 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.333 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           1.044     9.377    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.083     9.460 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         1.069    10.529    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/from_gbtBank_clks[mgt_clks][rx_wordClk]
    SLICE_X60Y237        FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/FSM_onehot_phaseShift_FSM_reg[2]/C
                         clock pessimism              0.178    10.707    
                         clock uncertainty           -0.035    10.672    
    SLICE_X60Y237        FDCE (Recov_fdce_C_CLR)     -0.212    10.460    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_rxFrmClkPhAlgnr/latOpt_phalgnr_gen.mmc_ctrl_inst/FSM_onehot_phaseShift_FSM_reg[2]
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -7.535    
  -------------------------------------------------------------------
                         slack                                  2.924    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rightShifter/rightShifter40b_gen.READY_O_reg/C
                            (rising edge-triggered cell FDCE clocked by RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/RX_BITSLIP_CMD_O_pre_reg/CLR
                            (removal check against rising-edge clock RxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (RxWordCLK rise@0.000ns - RxWordCLK rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.146ns (25.989%)  route 0.416ns (74.011%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.440ns
    Source Clock Delay      (SCD):    1.180ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.541     0.541    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.026     0.567 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.613     1.180    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rightShifter/rightShifter40b_gen.rxMgtRdy_r_reg_0
    SLICE_X108Y280       FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rightShifter/rightShifter40b_gen.READY_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y280       FDCE (Prop_fdce_C_Q)         0.118     1.298 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/rightShifter/rightShifter40b_gen.READY_O_reg/Q
                         net (fo=1, routed)           0.139     1.437    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/ready_from_rightShifter
    SLICE_X108Y280       LUT2 (Prop_lut2_I1_O)        0.028     1.465 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank_gbtBankRst/FSM_onehot_state[4]_i_3/O
                         net (fo=26, routed)          0.277     1.742    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_pre_reg_1
    SLICE_X105Y275       FDCE                                         f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/RX_BITSLIP_CMD_O_pre_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock RxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/RXOUTCLK
                         net (fo=1, routed)           0.581     0.581    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/I
    BUFGCTRL_X0Y28       BUFG (Prop_bufg_I_O)         0.030     0.611 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].rxWordClkBufg/O
                         net (fo=451, routed)         0.829     1.440    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/RX_GB_WRITE_ADDRESS_RST_O_now_reg_1
    SLICE_X105Y275       FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/RX_BITSLIP_CMD_O_pre_reg/C
                         clock pessimism             -0.237     1.203    
    SLICE_X105Y275       FDCE (Remov_fdce_C_CLR)     -0.069     1.134    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/gbtRx_param_package_src_gen.gbtRx_gen[1].gbtRx/frameAligner/patternSearch/RX_BITSLIP_CMD_O_pre_reg
  -------------------------------------------------------------------
                         required time                         -1.134    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.608    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  TxWordCLK
  To Clock:  TxWordCLK

Setup :            0  Failing Endpoints,  Worst Slack        5.316ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.611ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.316ns  (required time - arrival time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by TxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r2_reg[1]/CLR
                            (recovery check against rising-edge clock TxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.333ns  (TxWordCLK rise@8.333ns - TxWordCLK rise@0.000ns)
  Data Path Delay:        2.498ns  (logic 0.987ns (39.517%)  route 1.511ns (60.483%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.345ns = ( 10.678 - 8.333 ) 
    Source Clock Delay      (SCD):    2.824ns
    Clock Pessimism Removal (CPR):    0.208ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.119     1.119    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_6
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.093     1.212 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/txWordClkBufg/O
                         net (fo=44, routed)          1.612     2.824    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/data_sync_reg1_0
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                                r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL (Prop_gtxe2_channel_TXUSRCLK2_TXRESETDONE)
                                                      0.944     3.768 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXRESETDONE
                         net (fo=3, routed)           1.194     4.962    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/cpllpd_wait_reg[95]_5
    SLICE_X119Y279       LUT1 (Prop_lut1_I0_O)        0.043     5.005 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxLatOpt_gen[1].txResetDone_r[1]_i_1/O
                         net (fo=2, routed)           0.317     5.322    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_78
    SLICE_X119Y279       FDCE                                         f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TxWordCLK rise edge)
                                                      8.333     8.333 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.333 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.044     9.377    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_6
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.083     9.460 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/txWordClkBufg/O
                         net (fo=44, routed)          1.218    10.678    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/cpllpd_wait_reg[95]_5
    SLICE_X119Y279       FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r2_reg[1]/C
                         clock pessimism              0.208    10.886    
                         clock uncertainty           -0.035    10.851    
    SLICE_X119Y279       FDCE (Recov_fdce_C_CLR)     -0.212    10.639    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r2_reg[1]
  -------------------------------------------------------------------
                         required time                         10.639    
                         arrival time                          -5.322    
  -------------------------------------------------------------------
                         slack                                  5.316    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.611ns  (arrival time - required time)
  Source:                 FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXUSRCLK2
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by TxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Destination:            FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r2_reg[1]/CLR
                            (removal check against rising-edge clock TxWordCLK  {rise@0.000ns fall@4.167ns period=8.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (TxWordCLK rise@0.000ns - TxWordCLK rise@0.000ns)
  Data Path Delay:        1.365ns  (logic 0.557ns (40.815%)  route 0.808ns (59.185%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.177ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.448ns
    Source Clock Delay      (SCD):    1.388ns
    Clock Pessimism Removal (CPR):    0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.541     0.541    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_6
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     0.567 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/txWordClkBufg/O
                         net (fo=44, routed)          0.821     1.388    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/data_sync_reg1_0
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                                r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL (Prop_gtxe2_channel_TXUSRCLK2_TXRESETDONE)
                                                      0.529     1.917 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXRESETDONE
                         net (fo=3, routed)           0.665     2.582    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/cpllpd_wait_reg[95]_5
    SLICE_X119Y279       LUT1 (Prop_lut1_I0_O)        0.028     2.610 f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxLatOpt_gen[1].txResetDone_r[1]_i_1/O
                         net (fo=2, routed)           0.143     2.753    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_78
    SLICE_X119Y279       FDCE                                         f  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock TxWordCLK rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i/U0/xlx_k7v7_mgt_ip_i/gt0_xlx_k7v7_mgt_ip_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.581     0.581    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].xlx_k7v7_mgt_std_i_n_6
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.030     0.611 r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/txWordClkBufg/O
                         net (fo=44, routed)          0.837     1.448    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/cpllpd_wait_reg[95]_5
    SLICE_X119Y279       FDCE                                         r  FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r2_reg[1]/C
                         clock pessimism             -0.237     1.211    
    SLICE_X119Y279       FDCE (Remov_fdce_C_CLR)     -0.069     1.142    FitGbtPrg/gbt_bank_gen.gbtBankDsgn/gbtBank/mgt_param_package_src_gen.mgt/mgtLatOpt_gen.mgtLatOpt/gtxLatOpt_gen[1].txResetDone_r2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.142    
                         arrival time                           2.753    
  -------------------------------------------------------------------
                         slack                                  1.611    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_ipb
  To Clock:  clk_ipb

Setup :            0  Failing Endpoints,  Worst Slack       29.368ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.789ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.368ns  (required time - arrival time)
  Source:                 ipbus_module/clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slave_spi/spi/shift/data_reg[10]/CLR
                            (recovery check against rising-edge clock clk_ipb  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.000ns  (clk_ipb rise@32.000ns - clk_ipb rise@0.000ns)
  Data Path Delay:        2.369ns  (logic 0.259ns (10.935%)  route 2.110ns (89.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.284ns = ( 39.284 - 32.000 ) 
    Source Clock Delay      (SCD):    8.788ns
    Clock Pessimism Removal (CPR):    1.537ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           1.120     3.475    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          1.752     5.320    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.077     5.397 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.937     7.334    ipbus_module/clocks/pll/inst/clkout1_PLL125
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093     7.427 r  ipbus_module/clocks/pll/inst/clkout1_buf/O
                         net (fo=2174, routed)        1.361     8.788    ipbus_module/clocks/clkout1
    SLICE_X50Y282        FDRE                                         r  ipbus_module/clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y282        FDRE (Prop_fdre_C_Q)         0.259     9.047 f  ipbus_module/clocks/rst_ipb_reg/Q
                         net (fo=228, routed)         2.110    11.156    slave_spi/spi/shift/AR[0]
    SLICE_X34Y252        FDCE                                         f  slave_spi/spi/shift/data_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb rise edge)   32.000    32.000 r  
    G8                                                0.000    32.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000    32.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           1.045    34.463    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    34.546 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          1.528    36.074    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.073    36.147 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.783    37.930    ipbus_module/clocks/pll/inst/clkout1_PLL125
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083    38.013 r  ipbus_module/clocks/pll/inst/clkout1_buf/O
                         net (fo=2174, routed)        1.271    39.284    slave_spi/spi/shift/CLK
    SLICE_X34Y252        FDCE                                         r  slave_spi/spi/shift/data_reg[10]/C
                         clock pessimism              1.537    40.821    
                         clock uncertainty           -0.085    40.736    
    SLICE_X34Y252        FDCE (Recov_fdce_C_CLR)     -0.212    40.524    slave_spi/spi/shift/data_reg[10]
  -------------------------------------------------------------------
                         required time                         40.524    
                         arrival time                         -11.156    
  -------------------------------------------------------------------
                         slack                                 29.368    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.789ns  (arrival time - required time)
  Source:                 ipbus_module/clocks/rst_ipb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slave_spi/spi/divider_reg[9]/CLR
                            (removal check against rising-edge clock clk_ipb  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ipb rise@0.000ns - clk_ipb rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.118ns (14.837%)  route 0.677ns (85.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.364ns
    Source Clock Delay      (SCD):    3.428ns
    Clock Pessimism Removal (CPR):    0.861ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ipb rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           0.542     0.983    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          0.755     1.764    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.814 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.986     2.800    ipbus_module/clocks/pll/inst/clkout1_PLL125
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.826 r  ipbus_module/clocks/pll/inst/clkout1_buf/O
                         net (fo=2174, routed)        0.602     3.428    ipbus_module/clocks/clkout1
    SLICE_X50Y282        FDRE                                         r  ipbus_module/clocks/rst_ipb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y282        FDRE (Prop_fdre_C_Q)         0.118     3.546 f  ipbus_module/clocks/rst_ipb_reg/Q
                         net (fo=228, routed)         0.677     4.223    slave_spi/spi/AR[0]
    SLICE_X37Y255        FDCE                                         f  slave_spi/spi/divider_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ipb rise edge)    0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           0.582     1.314    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.344 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          1.010     2.354    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.407 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057     3.464    ipbus_module/clocks/pll/inst/clkout1_PLL125
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.494 r  ipbus_module/clocks/pll/inst/clkout1_buf/O
                         net (fo=2174, routed)        0.870     4.364    slave_spi/spi/CLK
    SLICE_X37Y255        FDCE                                         r  slave_spi/spi/divider_reg[9]/C
                         clock pessimism             -0.861     3.503    
    SLICE_X37Y255        FDCE (Remov_fdce_C_CLR)     -0.069     3.434    slave_spi/spi/divider_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.434    
                         arrival time                           4.223    
  -------------------------------------------------------------------
                         slack                                  0.789    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  eth_clk_125
  To Clock:  eth_clk_125

Setup :            0  Failing Endpoints,  Worst Slack        5.716ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.457ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.716ns  (required time - arrival time)
  Source:                 ipbus_module/stretch/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by eth_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/stretch/clkdiv/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock eth_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_clk_125 rise@8.000ns - eth_clk_125 rise@0.000ns)
  Data Path Delay:        1.957ns  (logic 1.043ns (53.301%)  route 0.914ns (46.699%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.131ns = ( 11.131 - 8.000 ) 
    Source Clock Delay      (SCD):    3.485ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.077ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_125 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    ipbus_module/eth/I
    BUFHCE_X0Y72         BUFH (Prop_bufh_I_O)         0.103     0.690 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.557 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.170     2.727    ipbus_module/eth/mmcm/inst/clkout2_MMCM125ETH
    BUFHCE_X0Y73         BUFH (Prop_bufh_I_O)         0.103     2.830 r  ipbus_module/eth/mmcm/inst/clkout2_buf/O
                         net (fo=4466, routed)        0.655     3.485    ipbus_module/stretch/clkdiv/CLK
    SLICE_X42Y301        SRL16E                                       r  ipbus_module/stretch/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y301        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     4.485 r  ipbus_module/stretch/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.396     4.881    ipbus_module/stretch/clkdiv/rst_b
    SLICE_X32Y301        LUT1 (Prop_lut1_I0_O)        0.043     4.924 f  ipbus_module/stretch/clkdiv/cnt[0]_i_2__0/O
                         net (fo=17, routed)          0.517     5.442    ipbus_module/stretch/clkdiv/cnt[0]_i_2__0_n_0
    SLICE_X31Y300        FDCE                                         f  ipbus_module/stretch/clkdiv/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_125 rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     8.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     8.531    ipbus_module/eth/I
    BUFHCE_X0Y72         BUFH (Prop_bufh_I_O)         0.066     8.597 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     9.319    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     9.392 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.057    10.449    ipbus_module/eth/mmcm/inst/clkout2_MMCM125ETH
    BUFHCE_X0Y73         BUFH (Prop_bufh_I_O)         0.066    10.515 r  ipbus_module/eth/mmcm/inst/clkout2_buf/O
                         net (fo=4466, routed)        0.616    11.131    ipbus_module/stretch/clkdiv/CLK
    SLICE_X31Y300        FDCE                                         r  ipbus_module/stretch/clkdiv/cnt_reg[0]/C
                         clock pessimism              0.315    11.446    
                         clock uncertainty           -0.077    11.369    
    SLICE_X31Y300        FDCE (Recov_fdce_C_CLR)     -0.212    11.157    ipbus_module/stretch/clkdiv/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         11.157    
                         arrival time                          -5.442    
  -------------------------------------------------------------------
                         slack                                  5.716    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
                            (rising edge-triggered cell FDPE clocked by eth_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
                            (removal check against rising-edge clock eth_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_clk_125 rise@0.000ns - eth_clk_125 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.157ns (39.603%)  route 0.239ns (60.397%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.701ns
    Source Clock Delay      (SCD):    1.255ns
    Clock Pessimism Removal (CPR):    0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_clk_125 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    ipbus_module/eth/I
    BUFHCE_X0Y72         BUFH (Prop_bufh_I_O)         0.023     0.168 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.570 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.375     0.945    ipbus_module/eth/mmcm/inst/clkout2_MMCM125ETH
    BUFHCE_X0Y73         BUFH (Prop_bufh_I_O)         0.023     0.968 r  ipbus_module/eth/mmcm/inst/clkout2_buf/O
                         net (fo=4466, routed)        0.287     1.255    ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/userclk2
    SLICE_X73Y305        FDPE                                         r  ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y305        FDPE (Prop_fdpe_C_Q)         0.091     1.346 f  ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_sync6/Q
                         net (fo=1, routed)           0.052     1.398    ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/reset_out
    SLICE_X73Y305        LUT2 (Prop_lut2_I0_O)        0.066     1.464 f  ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/MGT_RESET.RESET_INT_PIPE_i_1/O
                         net (fo=2, routed)           0.188     1.651    ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET_n_0
    SLICE_X72Y305        FDPE                                         f  ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock eth_clk_125 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y12  GTXE2_CHANNEL                0.000     0.000 r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    ipbus_module/eth/I
    BUFHCE_X0Y72         BUFH (Prop_bufh_I_O)         0.045     0.220 r  ipbus_module/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    ipbus_module/eth/mmcm/inst/clkin1
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.786 r  ipbus_module/eth/mmcm/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.431     1.217    ipbus_module/eth/mmcm/inst/clkout2_MMCM125ETH
    BUFHCE_X0Y73         BUFH (Prop_bufh_I_O)         0.045     1.262 r  ipbus_module/eth/mmcm/inst/clkout2_buf/O
                         net (fo=4466, routed)        0.439     1.701    ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/userclk2
    SLICE_X72Y305        FDPE                                         r  ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/C
                         clock pessimism             -0.435     1.266    
    SLICE_X72Y305        FDPE (Remov_fdpe_C_PRE)     -0.072     1.194    ipbus_module/eth/phy/U0/gig_ethernet_pcs_pma_0_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.651    
  -------------------------------------------------------------------
                         slack                                  0.457    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  eth_refclk
  To Clock:  eth_refclk

Setup :            0  Failing Endpoints,  Worst Slack        5.445ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.896ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.445ns  (required time - arrival time)
  Source:                 ipbus_module/clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/clocks/clkdiv/cnt_reg[12]/CLR
                            (recovery check against rising-edge clock eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_refclk rise@8.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        2.170ns  (logic 1.054ns (48.571%)  route 1.116ns (51.429%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.749ns = ( 11.749 - 8.000 ) 
    Source Clock Delay      (SCD):    4.938ns
    Clock Pessimism Removal (CPR):    1.145ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           1.120     3.475    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          1.370     4.938    ipbus_module/clocks/clkdiv/clk_gt125
    SLICE_X62Y299        SRL16E                                       r  ipbus_module/clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y299        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     5.938 r  ipbus_module/clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.450     6.388    ipbus_module/clocks/clkdiv/rst_b
    SLICE_X60Y298        LUT1 (Prop_lut1_I0_O)        0.054     6.442 f  ipbus_module/clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.666     7.108    ipbus_module/clocks/clkdiv/clear
    SLICE_X61Y298        FDCE                                         f  ipbus_module/clocks/clkdiv/cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           1.045    10.463    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    10.546 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          1.203    11.749    ipbus_module/clocks/clkdiv/clk_gt125
    SLICE_X61Y298        FDCE                                         r  ipbus_module/clocks/clkdiv/cnt_reg[12]/C
                         clock pessimism              1.145    12.894    
                         clock uncertainty           -0.035    12.859    
    SLICE_X61Y298        FDCE (Recov_fdce_C_CLR)     -0.306    12.553    ipbus_module/clocks/clkdiv/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         12.553    
                         arrival time                          -7.108    
  -------------------------------------------------------------------
                         slack                                  5.445    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.896ns  (arrival time - required time)
  Source:                 ipbus_module/clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/clocks/clkdiv/cnt_reg[16]/CLR
                            (removal check against rising-edge clock eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_refclk rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.431ns (52.686%)  route 0.387ns (47.314%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.176ns
    Source Clock Delay      (SCD):    1.616ns
    Clock Pessimism Removal (CPR):    0.528ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           0.542     0.983    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          0.607     1.616    ipbus_module/clocks/clkdiv/clk_gt125
    SLICE_X62Y299        SRL16E                                       r  ipbus_module/clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y299        SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.014 r  ipbus_module/clocks/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.235     2.249    ipbus_module/clocks/clkdiv/rst_b
    SLICE_X60Y298        LUT1 (Prop_lut1_I0_O)        0.033     2.282 f  ipbus_module/clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.152     2.434    ipbus_module/clocks/clkdiv/clear
    SLICE_X61Y299        FDCE                                         f  ipbus_module/clocks/clkdiv/cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           0.582     1.314    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.344 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          0.832     2.176    ipbus_module/clocks/clkdiv/clk_gt125
    SLICE_X61Y299        FDCE                                         r  ipbus_module/clocks/clkdiv/cnt_reg[16]/C
                         clock pessimism             -0.528     1.648    
    SLICE_X61Y299        FDCE (Remov_fdce_C_CLR)     -0.110     1.538    ipbus_module/clocks/clkdiv/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           2.434    
  -------------------------------------------------------------------
                         slack                                  0.896    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  eth_refclk
  To Clock:  free_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.357ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.006ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.357ns  (required time - arrival time)
  Source:                 ipbus_module/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg/CLR
                            (recovery check against rising-edge clock free_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (free_clk rise@16.000ns - eth_refclk rise@8.000ns)
  Data Path Delay:        5.135ns  (logic 0.335ns (6.524%)  route 4.800ns (93.476%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.829ns = ( 21.829 - 16.000 ) 
    Source Clock Delay      (SCD):    4.939ns = ( 12.939 - 8.000 ) 
    Clock Pessimism Removal (CPR):    1.022ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    10.355 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           1.120    11.475    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    11.568 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          1.371    12.939    ipbus_module/clocks/clk_gt125
    SLICE_X59Y299        FDRE                                         r  ipbus_module/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y299        FDRE (Prop_fdre_C_Q)         0.204    13.143 f  ipbus_module/clocks/rsto_eth_reg/Q
                         net (fo=10, routed)          2.170    15.313    ipbus_module/clocks/rst_eth
    SLICE_X31Y349        LUT1 (Prop_lut1_I0_O)        0.131    15.444 f  ipbus_module/clocks/rst_eth_hold_fix/O
                         net (fo=51, routed)          2.630    18.074    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/rst_eth_hold_fix_1_alias
    SLICE_X98Y301        FDCE                                         f  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock free_clk rise edge)
                                                     16.000    16.000 r  
    G8                                                0.000    16.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000    16.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    16.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    16.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    17.418 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           1.045    18.463    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    18.546 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          1.528    20.074    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.073    20.147 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.055    21.202    ipbus_module/clocks/pll/inst/clkout2_PLL125
    BUFHCE_X1Y73         BUFH (Prop_bufh_I_O)         0.066    21.268 r  ipbus_module/clocks/pll/inst/clkout2_buf/O
                         net (fo=278, routed)         0.561    21.829    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X98Y301        FDCE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg/C
                         clock pessimism              1.022    22.851    
                         clock uncertainty           -0.173    22.678    
    SLICE_X98Y301        FDCE (Recov_fdce_C_CLR)     -0.247    22.431    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                         22.431    
                         arrival time                         -18.074    
  -------------------------------------------------------------------
                         slack                                  4.357    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.006ns  (arrival time - required time)
  Source:                 ipbus_module/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[0]/CLR
                            (removal check against rising-edge clock free_clk  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (free_clk rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        2.464ns  (logic 0.158ns (6.411%)  route 2.306ns (93.589%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.395ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.347ns
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           0.542     0.983    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          0.608     1.617    ipbus_module/clocks/clk_gt125
    SLICE_X59Y299        FDRE                                         r  ipbus_module/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y299        FDRE (Prop_fdre_C_Q)         0.091     1.708 f  ipbus_module/clocks/rsto_eth_reg/Q
                         net (fo=10, routed)          1.199     2.907    ipbus_module/clocks/rst_eth
    SLICE_X31Y349        LUT1 (Prop_lut1_I0_O)        0.067     2.974 f  ipbus_module/clocks/rst_eth_hold_fix/O
                         net (fo=51, routed)          1.108     4.081    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rst_eth_hold_fix_1_alias
    SLICE_X91Y307        FDCE                                         f  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock free_clk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    ipbus_module/eth_clk_p_IBUF
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  ipbus_module/ibuf0/O
                         net (fo=2, routed)           0.582     1.314    ipbus_module/gt_clkin
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.344 r  ipbus_module/gtgen1.bufg_gt/O
                         net (fo=66, routed)          1.010     2.354    ipbus_module/clocks/pll/inst/clkin1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.407 r  ipbus_module/clocks/pll/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.451     2.858    ipbus_module/clocks/pll/inst/clkout2_PLL125
    BUFHCE_X1Y73         BUFH (Prop_bufh_I_O)         0.045     2.903 r  ipbus_module/clocks/pll/inst/clkout2_buf/O
                         net (fo=278, routed)         0.444     3.347    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X91Y307        FDCE                                         r  ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism             -0.335     3.012    
                         clock uncertainty            0.173     3.185    
    SLICE_X91Y307        FDCE (Remov_fdce_C_CLR)     -0.110     3.075    ipbus_module/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.075    
                         arrival time                           4.081    
  -------------------------------------------------------------------
                         slack                                  1.006    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  CLK320_MMCM320_PH
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack       11.037ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.037ns  (required time - arrival time)
  Source:                 LAI_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK320_MMCM320_PH  {rise@0.000ns fall@1.562ns period=3.125ns})
  Destination:            LA[1]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            15.000ns  (MaxDelay Path 15.000ns)
  Data Path Delay:        3.963ns  (logic 2.652ns (66.912%)  route 1.311ns (33.088%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 15.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60                                       0.000     0.000 r  LAI_reg[1]/C
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.223     0.223 r  LAI_reg[1]/Q
                         net (fo=1, routed)           1.311     1.534    LAI[1]
    AE30                 OBUF (Prop_obuf_I_O)         2.429     3.963 r  ILA[1].ILA0/O
                         net (fo=0)                   0.000     3.963    LA[1]
    AE30                                                              r  LA[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   15.000    15.000    
                         output delay                -0.000    15.000    
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                          -3.963    
  -------------------------------------------------------------------
                         slack                                 11.037    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  FMC_HPC_DATACLK
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        8.988ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.988ns  (required time - arrival time)
  Source:                 PLL_Reset_Generator_comp/reset_lgc_o_reg/C
                            (rising edge-triggered cell FDRE clocked by FMC_HPC_DATACLK  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            LA[8]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            15.000ns  (MaxDelay Path 15.000ns)
  Data Path Delay:        6.012ns  (logic 2.663ns (44.287%)  route 3.350ns (55.713%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 15.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y120                                     0.000     0.000 r  PLL_Reset_Generator_comp/reset_lgc_o_reg/C
    SLICE_X59Y120        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  PLL_Reset_Generator_comp/reset_lgc_o_reg/Q
                         net (fo=4, routed)           3.350     3.573    GPIO_LED_1_OBUF
    AK30                 OBUF (Prop_obuf_I_O)         2.440     6.012 r  ILA[8].ILA0/O
                         net (fo=0)                   0.000     6.012    LA[8]
    AK30                                                              r  LA[8] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   15.000    15.000    
                         output delay                -0.000    15.000    
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                          -6.012    
  -------------------------------------------------------------------
                         slack                                  8.988    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  clk_ipb
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        5.562ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.562ns  (required time - arrival time)
  Source:                 ipbus_module/ipbus/trans/sm/addr_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_ipb  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            LA[6]
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            15.000ns  (MaxDelay Path 15.000ns)
  Data Path Delay:        9.438ns  (logic 3.030ns (32.109%)  route 6.407ns (67.891%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 15.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y265                                     0.000     0.000 r  ipbus_module/ipbus/trans/sm/addr_reg[25]/C
    SLICE_X39Y265        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  ipbus_module/ipbus/trans/sm/addr_reg[25]/Q
                         net (fo=2, routed)           0.451     0.674    ipbus_module/ipbus/trans/sm/ipb_addr[25]
    SLICE_X39Y264        LUT6 (Prop_lut6_I0_O)        0.043     0.717 f  ipbus_module/ipbus/trans/sm/wb_ack_o_i_8/O
                         net (fo=4, routed)           0.516     1.233    ipbus_module/ipbus/trans/sm/wb_ack_o_i_8_n_0
    SLICE_X36Y262        LUT5 (Prop_lut5_I3_O)        0.043     1.276 f  ipbus_module/ipbus/trans/sm/rmw_input[9]_i_8/O
                         net (fo=2, routed)           0.321     1.598    ipbus_module/ipbus/trans/sm/rmw_input[9]_i_8_n_0
    SLICE_X35Y262        LUT4 (Prop_lut4_I0_O)        0.048     1.646 f  ipbus_module/ipbus/trans/sm/rmw_input[9]_i_3/O
                         net (fo=20, routed)          0.343     1.989    ipbus_module/ipbus/trans/sm/cs
    SLICE_X32Y258        LUT6 (Prop_lut6_I2_O)        0.132     2.121 f  ipbus_module/ipbus/trans/sm/Tspi_sck_i_2/O
                         net (fo=23, routed)          0.572     2.693    pm_sc/Dreg_reg[47]_1
    SLICE_X26Y260        LUT3 (Prop_lut3_I0_O)        0.054     2.747 r  pm_sc/Tspi_sck_i_1/O
                         net (fo=2, routed)           4.204     6.950    LAI[6]
    AC26                 OBUF (Prop_obuf_I_O)         2.487     9.438 r  ILA[6].ILA0/O
                         net (fo=0)                   0.000     9.438    LA[6]
    AC26                                                              r  LA[6] (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   15.000    15.000    
                         output delay                -0.000    15.000    
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                          -9.438    
  -------------------------------------------------------------------
                         slack                                  5.562    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  eth_clk_125
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        8.505ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.505ns  (required time - arrival time)
  Source:                 ipbus_module/stretch/lgen[0].scnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by eth_clk_125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GPIO_LED_6
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            15.000ns  (MaxDelay Path 15.000ns)
  Data Path Delay:        6.495ns  (logic 3.022ns (46.529%)  route 3.473ns (53.471%))
  Logic Levels:           3  (LUT4=2 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 15.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y300                                     0.000     0.000 r  ipbus_module/stretch/lgen[0].scnt_reg[3]/C
    SLICE_X26Y300        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  ipbus_module/stretch/lgen[0].scnt_reg[3]/Q
                         net (fo=5, routed)           0.550     0.773    ipbus_module/stretch/lgen[0].scnt_reg[3]
    SLICE_X25Y300        LUT4 (Prop_lut4_I1_O)        0.043     0.816 r  ipbus_module/stretch/GPIO_LED_6_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.273     1.089    ipbus_module/stretch/GPIO_LED_6_OBUF_inst_i_2_n_0
    SLICE_X25Y299        LUT4 (Prop_lut4_I0_O)        0.043     1.132 r  ipbus_module/stretch/GPIO_LED_6_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.650     3.782    GPIO_LED_6_OBUF
    E18                  OBUF (Prop_obuf_I_O)         2.713     6.495 r  GPIO_LED_6_OBUF_inst/O
                         net (fo=0)                   0.000     6.495    GPIO_LED_6
    E18                                                               r  GPIO_LED_6 (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   15.000    15.000    
                         output delay                -0.000    15.000    
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                          -6.495    
  -------------------------------------------------------------------
                         slack                                  8.505    





---------------------------------------------------------------------------------------------------
Path Group:  **default**
From Clock:  eth_refclk
  To Clock:  

Setup :            0  Failing Endpoints,  Worst Slack        8.897ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.897ns  (required time - arrival time)
  Source:                 ipbus_module/eth/sgmii_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            GPIO_LED_5
  Path Group:             **default**
  Path Type:              Max at Slow Process Corner
  Requirement:            15.000ns  (MaxDelay Path 15.000ns)
  Data Path Delay:        6.103ns  (logic 2.993ns (49.044%)  route 3.110ns (50.956%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Output Delay:           0.000ns
  Timing Exception:       MaxDelay Path 15.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y307                                     0.000     0.000 r  ipbus_module/eth/sgmii_reg/C
    SLICE_X73Y307        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  ipbus_module/eth/sgmii_reg/Q
                         net (fo=7, routed)           0.447     0.670    ipbus_module/eth/sgmii_reg_n_0
    SLICE_X68Y309        LUT3 (Prop_lut3_I1_O)        0.049     0.719 r  ipbus_module/eth/GPIO_LED_5_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.663     3.382    GPIO_LED_5_OBUF
    G19                  OBUF (Prop_obuf_I_O)         2.721     6.103 r  GPIO_LED_5_OBUF_inst/O
                         net (fo=0)                   0.000     6.103    GPIO_LED_5
    G19                                                               r  GPIO_LED_5 (OUT)
  -------------------------------------------------------------------    -------------------

                         max delay                   15.000    15.000    
                         output delay                -0.000    15.000    
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                          -6.103    
  -------------------------------------------------------------------
                         slack                                  8.897    





