$date
	Tue Oct 18 15:08:17 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module mode $end
$var wire 1 ! clk $end
$upscope $end
$scope module mode $end
$var wire 1 " reset $end
$upscope $end
$scope module mode $end
$var wire 1 # p $end
$upscope $end
$scope module mode $end
$var wire 1 $ r $end
$upscope $end
$scope module mode $end
$var wire 1 % m $end
$upscope $end
$scope module mode $end
$var reg 1 & state $end
$upscope $end
$scope module mode $end
$var reg 1 ' nextstate $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
0&
0%
z$
z#
z"
1!
$end
#5000000
0$
0#
1"
0!
#10000000
1!
#15000000
1$
0"
0!
#20000000
1!
#25000000
0$
0!
#30000000
1!
#35000000
0!
#40000000
1!
#45000000
1$
0!
#50000000
1!
#55000000
1'
1#
0!
#60000000
0'
1%
1&
1!
#65000000
1'
0$
0!
#70000000
1!
#75000000
0!
#80000000
1!
#85000000
0'
1$
0!
#90000000
1'
0%
0&
1!
#95000000
0!
#100000000
0'
1%
1&
1!
#105000000
1'
0$
0!
#110000000
1!
#115000000
0!
#120000000
1!
#125000000
0'
1$
0!
#130000000
1'
0%
0&
1!
#135000000
0'
0#
0!
#140000000
1!
#145000000
0$
0!
#150000000
1!
#155000000
0!
#160000000
1!
#165000000
1$
0!
#170000000
1!
#175000000
0!
#175000001
