Return-Path: <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>
Delivered-To: unknown
Received: from linux.intel.com (10.54.29.200:995) by likexu-workstation with
  POP3-SSL; 11 Dec 2018 08:38:14 -0000
X-Original-To: like.xu@linux.intel.com
Delivered-To: like.xu@linux.intel.com
Received: from orsmga005.jf.intel.com (orsmga005.jf.intel.com [10.7.209.41])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by linux.intel.com (Postfix) with ESMTPS id 4FA2D5807A2
	for <like.xu@linux.intel.com>; Mon, 10 Dec 2018 06:40:03 -0800 (PST)
Received: from orsmga102-1.jf.intel.com (HELO mga09.intel.com) ([10.7.208.27])
  by orsmga005-1.jf.intel.com with ESMTP; 10 Dec 2018 06:40:03 -0800
IronPort-PHdr: =?us-ascii?q?9a23=3APt+jQxIuXkeMzexKFNmcpTZWNBhigK39O0sv0rFi?=
 =?us-ascii?q?tYgXKv35rarrMEGX3/hxlliBBdydt6oUzbKO+4nbGkU4qa6bt34DdJEeHzQksu?=
 =?us-ascii?q?4x2zIaPcieFEfgJ+TrZSFpVO5LVVti4m3peRMNQJW2aFLduGC94iAPERvjKwV1?=
 =?us-ascii?q?Ov71GonPhMiryuy+4ZLebxlLiTanfb9+MAi9oBnMuMURnYZsMLs6xAHTontPde?=
 =?us-ascii?q?RWxGdoKkyWkh3h+Mq+/4Nt/jpJtf45+MFOTav1f6IjTbxFFzsmKHw65NfqtRbY?=
 =?us-ascii?q?UwSC4GYXX3gMnRpJBwjF6wz6Xov0vyDnuOdxxDWWMMvrRr0vRz+s87lkRwPpiC?=
 =?us-ascii?q?cfNj427mfXitBrjKlGpB6tvgFzz5LIbI2QMvd1Y6HTcs4ARWdZUclRWS5ODIOy?=
 =?us-ascii?q?YYUMEeQOIftWr5H/qlUMohayGAehCP/xxT9TnXL2wbE23v49HQ3awAAtHdQDu2?=
 =?us-ascii?q?nUotXvM6cSVPi4wrPWwjXfcfxWwyr25o/SfREhvP6DQ7Zwcc7MwkQoDwPKkEmQ?=
 =?us-ascii?q?ppL/Pz+P0+QCqWia4Pd+WuKrj24qsAVxojmpxsg2kInJgZgZylfe9SV22Ys4I8?=
 =?us-ascii?q?CzRk1jYdO8DpdcqyKXO5FrTs8/QGxkojg2x7MGtJKhYSQHyowrywDeZvCbcYWF?=
 =?us-ascii?q?5xzjWeWKLjtkgX9od7Gyihe9/EWl1OHwSsy53VNUoidKj9XBsG0G2QbJ5cidUP?=
 =?us-ascii?q?R9+1+s2TaR2ADX7eFJOUQ0lavAK5492b48jJUTsULeHiPsn0X2lqCWel0l+uiu?=
 =?us-ascii?q?9evnfq3rqoGAO4J3kA3yL7kil8+lDegmPAUDX3KX9fm+2bH7+E32WrRKjvk4kq?=
 =?us-ascii?q?nDt5DaINwWprenDA9Qz4Yv8guwACm40NsGmXkLNUlKeBWaj4jvJ17BPuv4AfC7?=
 =?us-ascii?q?g1Stkzdk2erKP7L8ApjVKnjDkbHhfaty6kJGyQozy8xf6IxQCr0bPP3zXUrxuc?=
 =?us-ascii?q?feDh8+NQy0zODnCMhn2oMZQ2KPDbeVMLnOvl+Q+uIvP+6MaZcRuDb8KPgq+eTi?=
 =?us-ascii?q?jHAkmVIGeamp3J0XaG23H/h8IkWZZ2bsjckFEWsQogU+S+nq2xW/VyVObSOyQ7?=
 =?us-ascii?q?4k/WN8T4anFpvYAIaqhrOHwWG8BJIRY2lHDlWFFzDvb5mFXPEXLzufJ9IknjEa?=
 =?us-ascii?q?WLzydok6yBv7sQb7z6ZgfPPZ/zBduZ/92dww/eDKiBwp6RRyCMKS1XzLSHt7yX?=
 =?us-ascii?q?gVTT0717wqvEpm112Y2rJ5ifELKdsGxNRvaC4WfbDGwuB3EdH5ElbPZNqFRUyn?=
 =?us-ascii?q?SZOlBjcrR94ZytMHaEFnFpOpiRWVjASwBLpAr7GXCYZ816vN03X1I44p03va2b?=
 =?us-ascii?q?NnilA3TsZLMUWih6h27Q+VAJTGxRbK3522fLgRiXaevFyIynCD6QQBCFZ9?=
X-IronPort-Anti-Spam-Filtered: true
X-IronPort-Anti-Spam-Result: =?us-ascii?q?A0CiFwBUeg5cmBHrdtBjGwEBAQEfAwEBA?=
 =?us-ascii?q?QQBAQGBTAKBL4Jig3qIeIswgg2SVYUQgVwXGBSHbSI3Bg0BAwEBAQEBAQIBEwE?=
 =?us-ascii?q?BAQEBCAsLBhsOIwyCNgUCAxoBBoJcAQIDAQIgHQEBBAopAQIDAQIGAQEKCw0CA?=
 =?us-ascii?q?iIEAgIDAR4SAQUBHAYTBYMcggIBBJoCPIodcIEvgnYBAQWHGggSeYsWgVc/gRG?=
 =?us-ascii?q?DEoRqgxuCV4kXl2AHAoIhBI8qGJE9LJh1DyGBO4F4MxowdAaCNYschT9BMYEHi?=
 =?us-ascii?q?lKBdwEB?=
X-IPAS-Result: =?us-ascii?q?A0CiFwBUeg5cmBHrdtBjGwEBAQEfAwEBAQQBAQGBTAKBL4J?=
 =?us-ascii?q?ig3qIeIswgg2SVYUQgVwXGBSHbSI3Bg0BAwEBAQEBAQIBEwEBAQEBCAsLBhsOI?=
 =?us-ascii?q?wyCNgUCAxoBBoJcAQIDAQIgHQEBBAopAQIDAQIGAQEKCw0CAiIEAgIDAR4SAQU?=
 =?us-ascii?q?BHAYTBYMcggIBBJoCPIodcIEvgnYBAQWHGggSeYsWgVc/gRGDEoRqgxuCV4kXl?=
 =?us-ascii?q?2AHAoIhBI8qGJE9LJh1DyGBO4F4MxowdAaCNYschT9BMYEHilKBdwEB?=
X-IronPort-AV: E=Sophos;i="5.56,338,1539673200"; 
   d="scan'208";a="56825563"
X-Amp-Result: SKIPPED(no attachment in message)
X-Amp-File-Uploaded: False
Received: from lists.gnu.org ([208.118.235.17])
  by mtab.intel.com with ESMTP/TLS/AES256-SHA; 10 Dec 2018 06:40:02 -0800
Received: from localhost ([::1]:33125 helo=lists.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>)
	id 1gWMj3-0000OX-7L
	for like.xu@linux.intel.com; Mon, 10 Dec 2018 09:40:01 -0500
Received: from eggs.gnu.org ([2001:4830:134:3::10]:56184)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <peter.maydell@linaro.org>) id 1gWMit-0000OG-NI
	for qemu-devel@nongnu.org; Mon, 10 Dec 2018 09:39:52 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <peter.maydell@linaro.org>) id 1gWMis-0001IQ-UQ
	for qemu-devel@nongnu.org; Mon, 10 Dec 2018 09:39:51 -0500
Received: from mail-oi1-x241.google.com ([2607:f8b0:4864:20::241]:33500)
	by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_128_CBC_SHA1:16)
	(Exim 4.71) (envelope-from <peter.maydell@linaro.org>)
	id 1gWMis-00015J-NH
	for qemu-devel@nongnu.org; Mon, 10 Dec 2018 09:39:50 -0500
Received: by mail-oi1-x241.google.com with SMTP id c206so9141525oib.0
	for <qemu-devel@nongnu.org>; Mon, 10 Dec 2018 06:39:36 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google;
	h=mime-version:references:in-reply-to:from:date:message-id:subject:to
	:cc; bh=+vOmUL2s+Wv+rE38Gc831ooEHoPG8Kjp1q7mVCAIkiU=;
	b=aYjpBuy1uLTIm7Acg5PLiH71AF966x9IOGMgnjw2f5znJ5ykQWaAATE80PqIGiyA2e
	NghuYv+nxOHJe/fUtabTfurFnbF7Zr+3nt4Z2gCy+DYq29ll454ploRB95ws33m94mBF
	4mAQe+cI2q4dF/yIi5eO8YCSqSOJDMPjLrKbw=
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
	d=1e100.net; s=20161025;
	h=x-gm-message-state:mime-version:references:in-reply-to:from:date
	:message-id:subject:to:cc;
	bh=+vOmUL2s+Wv+rE38Gc831ooEHoPG8Kjp1q7mVCAIkiU=;
	b=TbpusGNYRCutC4vhEidFTmPMjTp9IGN085w4dtAQ7ClO5dq/ZW4I4QW0FvQ2002Bh3
	cdOz2mYIyYvyq0zn6h/iObWctuDO0mq33/iHK/ApS4Ke9LoI1yw2wDRZUgK+sF6ZUG0/
	V316X3z+cA5BDz//xa9uZJ4cMyNO8u3f1RljYnPwiqB+SR7cKWGKP/CrPANMnJs6wGuL
	7N3LDp6YN/yZCRGA07VlrLC41XDaTCEW3bFMTDu9CFwtcKZdW8WgdMobxseaEcvOzSUc
	NE7VsyIv6gVxtm5CuvxmHSB0ePVv6IsUJm+dNGTaa2OLuYHYRc0PMo53JbagTY4o+Kpn
	QuSg==
X-Gm-Message-State: AA+aEWYofL3n4NdnTL30T3YA+nDDQQt07MLbNrQOJudt9qKdYtwsfnhq
	Wtb3H112XbkHfwFFGeyW+X/aMyH3hCxBEYWE0/hkyw==
X-Google-Smtp-Source: AFSGD/WVq2EXZvLPKPkr/9zGb5JoGOz0FifJNIScjxHZGLGtdYpiG2IyqG5bbBlnHP3l4QZgA7QOUnPmf4q3wAojYFk=
X-Received: by 2002:aca:c501:: with SMTP id v1mr7196157oif.48.1544452775531;
	Mon, 10 Dec 2018 06:39:35 -0800 (PST)
MIME-Version: 1.0
References: <20181207155911.12710-1-peter.maydell@linaro.org>
	<c2f3400e-84d9-d380-3259-7e3231ff12f6@adacore.com>
In-Reply-To: <c2f3400e-84d9-d380-3259-7e3231ff12f6@adacore.com>
From: Peter Maydell <peter.maydell@linaro.org>
Date: Mon, 10 Dec 2018 14:39:24 +0000
Message-ID: <CAFEAcA_vuA=P2JDmaWZ3XQrcrjnKpewhgxbMA8YWXxo=vU981A@mail.gmail.com>
To: KONRAD Frederic <frederic.konrad@adacore.com>
Content-Type: text/plain; charset="UTF-8"
X-detected-operating-system: by eggs.gnu.org: Genre and OS details not
	recognized.
X-Received-From: 2607:f8b0:4864:20::241
Subject: Re: [Qemu-devel] [PATCH] cpus.c: Fix race condition in
 cpu_stop_current()
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.21
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel/>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Cc: Paolo Bonzini <pbonzini@redhat.com>, Jaap Crezee <jaap@jcz.nl>,
	QEMU Developers <qemu-devel@nongnu.org>,
	"patches@linaro.org" <patches@linaro.org>
Errors-To: qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>

On Mon, 10 Dec 2018 at 14:30, KONRAD Frederic
<frederic.konrad@adacore.com> wrote:
>
> Hi Peter,
>
> Thanks for that patch!
>
> I'm seeing the same kind of issue when I run 8 qemu in parallel but it doesn't
> seem to be fixed by this patch. Is it supposed to fix the issue when we are
> doing a reset_request through a MMIO device?
>
> It happens (rarely) with this kind of guest code:
>
> exit:
>    write to the register to reset the device
> loop:
>    branch loop
>
> The code after the reset is executed.. can't we exit the loop directly with
> cpu_loop_exit after cpu_exit?

cpu_loop_exit would abort the execution of the store instruction
that writes to the reset register. I'm not sure that's a great
idea. My thought was more that we should just make sure that insn
is the last one in the TB, so effectively we execute that insn and
then reset the system before executing any further insns. Thinking
it over though I'm not sure that we do do anything that could
avoid having more insns following in the same TB, unless you're
using singlestep or icount...

thanks
-- PMM

