// Seed: 4230722703
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  assign id_2 = (id_2);
  tri1 id_3 = 1, id_4;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3
  );
  wire id_5, id_6, id_7;
endmodule
module module_1 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  wire id_3 = id_3, id_4, id_5;
  not primCall (id_1, id_5);
  module_0 modCall_1 (
      id_4,
      id_4
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign module_0.id_3 = 0;
endmodule
