$date
	Thu Oct 22 16:55:55 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 12 ! Q [11:0] $end
$var reg 12 " L [11:0] $end
$var reg 1 # clk $end
$var reg 1 $ clk_en $end
$var reg 1 % load_en $end
$var reg 1 & rst $end
$scope module r1 $end
$var wire 12 ' L [11:0] $end
$var wire 1 # clk $end
$var wire 1 $ clk_en $end
$var wire 1 % load_en $end
$var wire 1 & rst $end
$var reg 12 ( Q [11:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx (
b0 '
0&
0%
0$
1#
b0 "
bx !
$end
#2
0#
#4
b0 !
b0 (
1#
1&
#6
0#
#8
1#
0&
#10
0#
#12
b1 !
b1 (
1#
1$
#14
0#
#16
b10 !
b10 (
1#
#18
0#
#20
b11 !
b11 (
1#
#22
0#
#24
b100 !
b100 (
1#
#26
0#
#28
b101 !
b101 (
1#
#30
0#
#32
b110 !
b110 (
1#
#34
0#
#36
b111 !
b111 (
1#
#38
0#
#40
b1000 !
b1000 (
1#
#42
0#
#44
b1001 !
b1001 (
1#
#46
0#
#48
b1010 !
b1010 (
1#
#50
0#
#52
b1011 !
b1011 (
1#
#54
0#
#56
b1100 !
b1100 (
1#
#58
0#
#60
b1101 !
b1101 (
1#
#62
0#
#64
b1110 !
b1110 (
1#
#66
0#
#68
b0 !
b0 (
1#
1&
#70
0#
#72
1#
1%
0$
0&
#74
0#
#76
b11111 !
b11111 (
1#
b11111 "
b11111 '
#78
0#
#80
1#
#82
0#
#84
1#
#86
0#
#88
1#
#90
0#
#92
1#
#94
0#
#96
b100000 !
b100000 (
1#
0%
1$
#98
0#
#100
b100001 !
b100001 (
1#
#102
0#
#104
b100010 !
b100010 (
1#
#106
0#
1%
#108
b11111 !
b11111 (
1#
#110
0#
#112
1#
#114
0#
#116
1#
#118
0#
#120
1#
#122
0#
#124
1#
#126
0#
#128
1#
#130
0#
#132
1#
#134
0#
#136
1#
#138
0#
#140
1#
#142
0#
#144
1#
#146
0#
#148
1#
#150
0#
#152
1#
#154
0#
#156
1#
#158
0#
#160
1#
#162
0#
#164
1#
#166
0#
#168
1#
#170
0#
#172
1#
#174
0#
#176
1#
#178
0#
#180
1#
#182
0#
#184
1#
#186
0#
#188
1#
#190
0#
#192
1#
#194
0#
#196
1#
#198
0#
#200
1#
