
Cyphal_CAN_implementation_with_IRQ_final.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b9d4  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002158  0800bba8  0800bba8  0001bba8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800dd00  0800dd00  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  0800dd00  0800dd00  0001dd00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800dd08  0800dd08  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800dd08  0800dd08  0001dd08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800dd0c  0800dd0c  0001dd0c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e4  20000000  0800dd10  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000058c  200001e8  0800def4  000201e8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000774  0800def4  00020774  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY
 13 .debug_info   00011d82  00000000  00000000  00020257  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002756  00000000  00000000  00031fd9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ea0  00000000  00000000  00034730  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000bd1  00000000  00000000  000355d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000236c3  00000000  00000000  000361a1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00012c57  00000000  00000000  00059864  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d29b3  00000000  00000000  0006c4bb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00005028  00000000  00000000  0013ee70  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  00143e98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001e8 	.word	0x200001e8
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800bb8c 	.word	0x0800bb8c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001ec 	.word	0x200001ec
 800020c:	0800bb8c 	.word	0x0800bb8c

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b970 	b.w	8000ee0 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9e08      	ldr	r6, [sp, #32]
 8000c1e:	460d      	mov	r5, r1
 8000c20:	4604      	mov	r4, r0
 8000c22:	460f      	mov	r7, r1
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d14a      	bne.n	8000cbe <__udivmoddi4+0xa6>
 8000c28:	428a      	cmp	r2, r1
 8000c2a:	4694      	mov	ip, r2
 8000c2c:	d965      	bls.n	8000cfa <__udivmoddi4+0xe2>
 8000c2e:	fab2 f382 	clz	r3, r2
 8000c32:	b143      	cbz	r3, 8000c46 <__udivmoddi4+0x2e>
 8000c34:	fa02 fc03 	lsl.w	ip, r2, r3
 8000c38:	f1c3 0220 	rsb	r2, r3, #32
 8000c3c:	409f      	lsls	r7, r3
 8000c3e:	fa20 f202 	lsr.w	r2, r0, r2
 8000c42:	4317      	orrs	r7, r2
 8000c44:	409c      	lsls	r4, r3
 8000c46:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000c4a:	fa1f f58c 	uxth.w	r5, ip
 8000c4e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000c52:	0c22      	lsrs	r2, r4, #16
 8000c54:	fb0e 7711 	mls	r7, lr, r1, r7
 8000c58:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000c5c:	fb01 f005 	mul.w	r0, r1, r5
 8000c60:	4290      	cmp	r0, r2
 8000c62:	d90a      	bls.n	8000c7a <__udivmoddi4+0x62>
 8000c64:	eb1c 0202 	adds.w	r2, ip, r2
 8000c68:	f101 37ff 	add.w	r7, r1, #4294967295
 8000c6c:	f080 811c 	bcs.w	8000ea8 <__udivmoddi4+0x290>
 8000c70:	4290      	cmp	r0, r2
 8000c72:	f240 8119 	bls.w	8000ea8 <__udivmoddi4+0x290>
 8000c76:	3902      	subs	r1, #2
 8000c78:	4462      	add	r2, ip
 8000c7a:	1a12      	subs	r2, r2, r0
 8000c7c:	b2a4      	uxth	r4, r4
 8000c7e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c82:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c86:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000c8a:	fb00 f505 	mul.w	r5, r0, r5
 8000c8e:	42a5      	cmp	r5, r4
 8000c90:	d90a      	bls.n	8000ca8 <__udivmoddi4+0x90>
 8000c92:	eb1c 0404 	adds.w	r4, ip, r4
 8000c96:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c9a:	f080 8107 	bcs.w	8000eac <__udivmoddi4+0x294>
 8000c9e:	42a5      	cmp	r5, r4
 8000ca0:	f240 8104 	bls.w	8000eac <__udivmoddi4+0x294>
 8000ca4:	4464      	add	r4, ip
 8000ca6:	3802      	subs	r0, #2
 8000ca8:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cac:	1b64      	subs	r4, r4, r5
 8000cae:	2100      	movs	r1, #0
 8000cb0:	b11e      	cbz	r6, 8000cba <__udivmoddi4+0xa2>
 8000cb2:	40dc      	lsrs	r4, r3
 8000cb4:	2300      	movs	r3, #0
 8000cb6:	e9c6 4300 	strd	r4, r3, [r6]
 8000cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cbe:	428b      	cmp	r3, r1
 8000cc0:	d908      	bls.n	8000cd4 <__udivmoddi4+0xbc>
 8000cc2:	2e00      	cmp	r6, #0
 8000cc4:	f000 80ed 	beq.w	8000ea2 <__udivmoddi4+0x28a>
 8000cc8:	2100      	movs	r1, #0
 8000cca:	e9c6 0500 	strd	r0, r5, [r6]
 8000cce:	4608      	mov	r0, r1
 8000cd0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cd4:	fab3 f183 	clz	r1, r3
 8000cd8:	2900      	cmp	r1, #0
 8000cda:	d149      	bne.n	8000d70 <__udivmoddi4+0x158>
 8000cdc:	42ab      	cmp	r3, r5
 8000cde:	d302      	bcc.n	8000ce6 <__udivmoddi4+0xce>
 8000ce0:	4282      	cmp	r2, r0
 8000ce2:	f200 80f8 	bhi.w	8000ed6 <__udivmoddi4+0x2be>
 8000ce6:	1a84      	subs	r4, r0, r2
 8000ce8:	eb65 0203 	sbc.w	r2, r5, r3
 8000cec:	2001      	movs	r0, #1
 8000cee:	4617      	mov	r7, r2
 8000cf0:	2e00      	cmp	r6, #0
 8000cf2:	d0e2      	beq.n	8000cba <__udivmoddi4+0xa2>
 8000cf4:	e9c6 4700 	strd	r4, r7, [r6]
 8000cf8:	e7df      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cfa:	b902      	cbnz	r2, 8000cfe <__udivmoddi4+0xe6>
 8000cfc:	deff      	udf	#255	; 0xff
 8000cfe:	fab2 f382 	clz	r3, r2
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	f040 8090 	bne.w	8000e28 <__udivmoddi4+0x210>
 8000d08:	1a8a      	subs	r2, r1, r2
 8000d0a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d0e:	fa1f fe8c 	uxth.w	lr, ip
 8000d12:	2101      	movs	r1, #1
 8000d14:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d18:	fb07 2015 	mls	r0, r7, r5, r2
 8000d1c:	0c22      	lsrs	r2, r4, #16
 8000d1e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d22:	fb0e f005 	mul.w	r0, lr, r5
 8000d26:	4290      	cmp	r0, r2
 8000d28:	d908      	bls.n	8000d3c <__udivmoddi4+0x124>
 8000d2a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d2e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000d32:	d202      	bcs.n	8000d3a <__udivmoddi4+0x122>
 8000d34:	4290      	cmp	r0, r2
 8000d36:	f200 80cb 	bhi.w	8000ed0 <__udivmoddi4+0x2b8>
 8000d3a:	4645      	mov	r5, r8
 8000d3c:	1a12      	subs	r2, r2, r0
 8000d3e:	b2a4      	uxth	r4, r4
 8000d40:	fbb2 f0f7 	udiv	r0, r2, r7
 8000d44:	fb07 2210 	mls	r2, r7, r0, r2
 8000d48:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d4c:	fb0e fe00 	mul.w	lr, lr, r0
 8000d50:	45a6      	cmp	lr, r4
 8000d52:	d908      	bls.n	8000d66 <__udivmoddi4+0x14e>
 8000d54:	eb1c 0404 	adds.w	r4, ip, r4
 8000d58:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d5c:	d202      	bcs.n	8000d64 <__udivmoddi4+0x14c>
 8000d5e:	45a6      	cmp	lr, r4
 8000d60:	f200 80bb 	bhi.w	8000eda <__udivmoddi4+0x2c2>
 8000d64:	4610      	mov	r0, r2
 8000d66:	eba4 040e 	sub.w	r4, r4, lr
 8000d6a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000d6e:	e79f      	b.n	8000cb0 <__udivmoddi4+0x98>
 8000d70:	f1c1 0720 	rsb	r7, r1, #32
 8000d74:	408b      	lsls	r3, r1
 8000d76:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d7a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d7e:	fa05 f401 	lsl.w	r4, r5, r1
 8000d82:	fa20 f307 	lsr.w	r3, r0, r7
 8000d86:	40fd      	lsrs	r5, r7
 8000d88:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d8c:	4323      	orrs	r3, r4
 8000d8e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000d92:	fa1f fe8c 	uxth.w	lr, ip
 8000d96:	fb09 5518 	mls	r5, r9, r8, r5
 8000d9a:	0c1c      	lsrs	r4, r3, #16
 8000d9c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000da0:	fb08 f50e 	mul.w	r5, r8, lr
 8000da4:	42a5      	cmp	r5, r4
 8000da6:	fa02 f201 	lsl.w	r2, r2, r1
 8000daa:	fa00 f001 	lsl.w	r0, r0, r1
 8000dae:	d90b      	bls.n	8000dc8 <__udivmoddi4+0x1b0>
 8000db0:	eb1c 0404 	adds.w	r4, ip, r4
 8000db4:	f108 3aff 	add.w	sl, r8, #4294967295
 8000db8:	f080 8088 	bcs.w	8000ecc <__udivmoddi4+0x2b4>
 8000dbc:	42a5      	cmp	r5, r4
 8000dbe:	f240 8085 	bls.w	8000ecc <__udivmoddi4+0x2b4>
 8000dc2:	f1a8 0802 	sub.w	r8, r8, #2
 8000dc6:	4464      	add	r4, ip
 8000dc8:	1b64      	subs	r4, r4, r5
 8000dca:	b29d      	uxth	r5, r3
 8000dcc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dd0:	fb09 4413 	mls	r4, r9, r3, r4
 8000dd4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000dd8:	fb03 fe0e 	mul.w	lr, r3, lr
 8000ddc:	45a6      	cmp	lr, r4
 8000dde:	d908      	bls.n	8000df2 <__udivmoddi4+0x1da>
 8000de0:	eb1c 0404 	adds.w	r4, ip, r4
 8000de4:	f103 35ff 	add.w	r5, r3, #4294967295
 8000de8:	d26c      	bcs.n	8000ec4 <__udivmoddi4+0x2ac>
 8000dea:	45a6      	cmp	lr, r4
 8000dec:	d96a      	bls.n	8000ec4 <__udivmoddi4+0x2ac>
 8000dee:	3b02      	subs	r3, #2
 8000df0:	4464      	add	r4, ip
 8000df2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000df6:	fba3 9502 	umull	r9, r5, r3, r2
 8000dfa:	eba4 040e 	sub.w	r4, r4, lr
 8000dfe:	42ac      	cmp	r4, r5
 8000e00:	46c8      	mov	r8, r9
 8000e02:	46ae      	mov	lr, r5
 8000e04:	d356      	bcc.n	8000eb4 <__udivmoddi4+0x29c>
 8000e06:	d053      	beq.n	8000eb0 <__udivmoddi4+0x298>
 8000e08:	b156      	cbz	r6, 8000e20 <__udivmoddi4+0x208>
 8000e0a:	ebb0 0208 	subs.w	r2, r0, r8
 8000e0e:	eb64 040e 	sbc.w	r4, r4, lr
 8000e12:	fa04 f707 	lsl.w	r7, r4, r7
 8000e16:	40ca      	lsrs	r2, r1
 8000e18:	40cc      	lsrs	r4, r1
 8000e1a:	4317      	orrs	r7, r2
 8000e1c:	e9c6 7400 	strd	r7, r4, [r6]
 8000e20:	4618      	mov	r0, r3
 8000e22:	2100      	movs	r1, #0
 8000e24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e28:	f1c3 0120 	rsb	r1, r3, #32
 8000e2c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000e30:	fa20 f201 	lsr.w	r2, r0, r1
 8000e34:	fa25 f101 	lsr.w	r1, r5, r1
 8000e38:	409d      	lsls	r5, r3
 8000e3a:	432a      	orrs	r2, r5
 8000e3c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e40:	fa1f fe8c 	uxth.w	lr, ip
 8000e44:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e48:	fb07 1510 	mls	r5, r7, r0, r1
 8000e4c:	0c11      	lsrs	r1, r2, #16
 8000e4e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000e52:	fb00 f50e 	mul.w	r5, r0, lr
 8000e56:	428d      	cmp	r5, r1
 8000e58:	fa04 f403 	lsl.w	r4, r4, r3
 8000e5c:	d908      	bls.n	8000e70 <__udivmoddi4+0x258>
 8000e5e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e62:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e66:	d22f      	bcs.n	8000ec8 <__udivmoddi4+0x2b0>
 8000e68:	428d      	cmp	r5, r1
 8000e6a:	d92d      	bls.n	8000ec8 <__udivmoddi4+0x2b0>
 8000e6c:	3802      	subs	r0, #2
 8000e6e:	4461      	add	r1, ip
 8000e70:	1b49      	subs	r1, r1, r5
 8000e72:	b292      	uxth	r2, r2
 8000e74:	fbb1 f5f7 	udiv	r5, r1, r7
 8000e78:	fb07 1115 	mls	r1, r7, r5, r1
 8000e7c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e80:	fb05 f10e 	mul.w	r1, r5, lr
 8000e84:	4291      	cmp	r1, r2
 8000e86:	d908      	bls.n	8000e9a <__udivmoddi4+0x282>
 8000e88:	eb1c 0202 	adds.w	r2, ip, r2
 8000e8c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e90:	d216      	bcs.n	8000ec0 <__udivmoddi4+0x2a8>
 8000e92:	4291      	cmp	r1, r2
 8000e94:	d914      	bls.n	8000ec0 <__udivmoddi4+0x2a8>
 8000e96:	3d02      	subs	r5, #2
 8000e98:	4462      	add	r2, ip
 8000e9a:	1a52      	subs	r2, r2, r1
 8000e9c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000ea0:	e738      	b.n	8000d14 <__udivmoddi4+0xfc>
 8000ea2:	4631      	mov	r1, r6
 8000ea4:	4630      	mov	r0, r6
 8000ea6:	e708      	b.n	8000cba <__udivmoddi4+0xa2>
 8000ea8:	4639      	mov	r1, r7
 8000eaa:	e6e6      	b.n	8000c7a <__udivmoddi4+0x62>
 8000eac:	4610      	mov	r0, r2
 8000eae:	e6fb      	b.n	8000ca8 <__udivmoddi4+0x90>
 8000eb0:	4548      	cmp	r0, r9
 8000eb2:	d2a9      	bcs.n	8000e08 <__udivmoddi4+0x1f0>
 8000eb4:	ebb9 0802 	subs.w	r8, r9, r2
 8000eb8:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000ebc:	3b01      	subs	r3, #1
 8000ebe:	e7a3      	b.n	8000e08 <__udivmoddi4+0x1f0>
 8000ec0:	4645      	mov	r5, r8
 8000ec2:	e7ea      	b.n	8000e9a <__udivmoddi4+0x282>
 8000ec4:	462b      	mov	r3, r5
 8000ec6:	e794      	b.n	8000df2 <__udivmoddi4+0x1da>
 8000ec8:	4640      	mov	r0, r8
 8000eca:	e7d1      	b.n	8000e70 <__udivmoddi4+0x258>
 8000ecc:	46d0      	mov	r8, sl
 8000ece:	e77b      	b.n	8000dc8 <__udivmoddi4+0x1b0>
 8000ed0:	3d02      	subs	r5, #2
 8000ed2:	4462      	add	r2, ip
 8000ed4:	e732      	b.n	8000d3c <__udivmoddi4+0x124>
 8000ed6:	4608      	mov	r0, r1
 8000ed8:	e70a      	b.n	8000cf0 <__udivmoddi4+0xd8>
 8000eda:	4464      	add	r4, ip
 8000edc:	3802      	subs	r0, #2
 8000ede:	e742      	b.n	8000d66 <__udivmoddi4+0x14e>

08000ee0 <__aeabi_idiv0>:
 8000ee0:	4770      	bx	lr
 8000ee2:	bf00      	nop

08000ee4 <nunavutChooseMin>:

// ---------------------------------------------------- HELPERS ----------------------------------------------------

/// Returns the smallest value.
static inline size_t nunavutChooseMin(const size_t a, const size_t b)
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	b083      	sub	sp, #12
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
 8000eec:	6039      	str	r1, [r7, #0]
    return (a < b) ? a : b;
 8000eee:	683a      	ldr	r2, [r7, #0]
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	4293      	cmp	r3, r2
 8000ef4:	bf28      	it	cs
 8000ef6:	4613      	movcs	r3, r2
}
 8000ef8:	4618      	mov	r0, r3
 8000efa:	370c      	adds	r7, #12
 8000efc:	46bd      	mov	sp, r7
 8000efe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f02:	4770      	bx	lr

08000f04 <nunavutSaturateBufferFragmentBitLength>:
///         [--------------- fragment_offset_bits ---------------][--- fragment_length_bits ---]
///                                                               [-- out bits --]
///
static inline size_t nunavutSaturateBufferFragmentBitLength(
    const size_t buffer_size_bytes, const size_t fragment_offset_bits, const size_t fragment_length_bits)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b086      	sub	sp, #24
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	60f8      	str	r0, [r7, #12]
 8000f0c:	60b9      	str	r1, [r7, #8]
 8000f0e:	607a      	str	r2, [r7, #4]
    const size_t size_bits = (size_t)buffer_size_bytes * 8U;
 8000f10:	68fb      	ldr	r3, [r7, #12]
 8000f12:	00db      	lsls	r3, r3, #3
 8000f14:	617b      	str	r3, [r7, #20]
    const size_t tail_bits = size_bits - nunavutChooseMin(size_bits, fragment_offset_bits);
 8000f16:	68b9      	ldr	r1, [r7, #8]
 8000f18:	6978      	ldr	r0, [r7, #20]
 8000f1a:	f7ff ffe3 	bl	8000ee4 <nunavutChooseMin>
 8000f1e:	4602      	mov	r2, r0
 8000f20:	697b      	ldr	r3, [r7, #20]
 8000f22:	1a9b      	subs	r3, r3, r2
 8000f24:	613b      	str	r3, [r7, #16]
    return nunavutChooseMin(fragment_length_bits, tail_bits);
 8000f26:	6939      	ldr	r1, [r7, #16]
 8000f28:	6878      	ldr	r0, [r7, #4]
 8000f2a:	f7ff ffdb 	bl	8000ee4 <nunavutChooseMin>
 8000f2e:	4603      	mov	r3, r0
}
 8000f30:	4618      	mov	r0, r3
 8000f32:	3718      	adds	r7, #24
 8000f34:	46bd      	mov	sp, r7
 8000f36:	bd80      	pop	{r7, pc}

08000f38 <nunavutCopyBits>:
static inline void nunavutCopyBits(void* const dst,
                                   const size_t dst_offset_bits,
                                   const size_t length_bits,
                                   const void* const src,
                                   const size_t src_offset_bits)
{
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b092      	sub	sp, #72	; 0x48
 8000f3c:	af00      	add	r7, sp, #0
 8000f3e:	60f8      	str	r0, [r7, #12]
 8000f40:	60b9      	str	r1, [r7, #8]
 8000f42:	607a      	str	r2, [r7, #4]
 8000f44:	603b      	str	r3, [r7, #0]
    NUNAVUT_ASSERT(src != NULL);
 8000f46:	683b      	ldr	r3, [r7, #0]
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d105      	bne.n	8000f58 <nunavutCopyBits+0x20>
 8000f4c:	4b91      	ldr	r3, [pc, #580]	; (8001194 <nunavutCopyBits+0x25c>)
 8000f4e:	4a92      	ldr	r2, [pc, #584]	; (8001198 <nunavutCopyBits+0x260>)
 8000f50:	217f      	movs	r1, #127	; 0x7f
 8000f52:	4892      	ldr	r0, [pc, #584]	; (800119c <nunavutCopyBits+0x264>)
 8000f54:	f007 ff5a 	bl	8008e0c <__assert_func>
    NUNAVUT_ASSERT(dst != NULL);
 8000f58:	68fb      	ldr	r3, [r7, #12]
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d105      	bne.n	8000f6a <nunavutCopyBits+0x32>
 8000f5e:	4b90      	ldr	r3, [pc, #576]	; (80011a0 <nunavutCopyBits+0x268>)
 8000f60:	4a8d      	ldr	r2, [pc, #564]	; (8001198 <nunavutCopyBits+0x260>)
 8000f62:	2180      	movs	r1, #128	; 0x80
 8000f64:	488d      	ldr	r0, [pc, #564]	; (800119c <nunavutCopyBits+0x264>)
 8000f66:	f007 ff51 	bl	8008e0c <__assert_func>
    NUNAVUT_ASSERT(src != dst);
 8000f6a:	683a      	ldr	r2, [r7, #0]
 8000f6c:	68fb      	ldr	r3, [r7, #12]
 8000f6e:	429a      	cmp	r2, r3
 8000f70:	d105      	bne.n	8000f7e <nunavutCopyBits+0x46>
 8000f72:	4b8c      	ldr	r3, [pc, #560]	; (80011a4 <nunavutCopyBits+0x26c>)
 8000f74:	4a88      	ldr	r2, [pc, #544]	; (8001198 <nunavutCopyBits+0x260>)
 8000f76:	2181      	movs	r1, #129	; 0x81
 8000f78:	4888      	ldr	r0, [pc, #544]	; (800119c <nunavutCopyBits+0x264>)
 8000f7a:	f007 ff47 	bl	8008e0c <__assert_func>
    if ((0U == (src_offset_bits % 8U)) && (0U == (dst_offset_bits % 8U)))  // Aligned copy, optimized, most common case.
 8000f7e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000f80:	f003 0307 	and.w	r3, r3, #7
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d14f      	bne.n	8001028 <nunavutCopyBits+0xf0>
 8000f88:	68bb      	ldr	r3, [r7, #8]
 8000f8a:	f003 0307 	and.w	r3, r3, #7
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d14a      	bne.n	8001028 <nunavutCopyBits+0xf0>
    {
        const size_t length_bytes = (size_t)(length_bits / 8U);
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	08db      	lsrs	r3, r3, #3
 8000f96:	63fb      	str	r3, [r7, #60]	; 0x3c
        // Intentional violation of MISRA: Pointer arithmetics. This is done to remove the API constraint that
        // offsets be under 8 bits. Fewer constraints reduce the chance of API misuse.
        const uint8_t* const psrc = (src_offset_bits / 8U) + (const uint8_t*) src;  // NOSONAR NOLINT
 8000f98:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8000f9a:	08db      	lsrs	r3, r3, #3
 8000f9c:	683a      	ldr	r2, [r7, #0]
 8000f9e:	4413      	add	r3, r2
 8000fa0:	63bb      	str	r3, [r7, #56]	; 0x38
        uint8_t*       const pdst = (dst_offset_bits / 8U) +       (uint8_t*) dst;  // NOSONAR NOLINT
 8000fa2:	68bb      	ldr	r3, [r7, #8]
 8000fa4:	08db      	lsrs	r3, r3, #3
 8000fa6:	68fa      	ldr	r2, [r7, #12]
 8000fa8:	4413      	add	r3, r2
 8000faa:	637b      	str	r3, [r7, #52]	; 0x34
        (void) memmove(pdst, psrc, length_bytes);
 8000fac:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8000fae:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8000fb0:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8000fb2:	f008 fdc8 	bl	8009b46 <memmove>
        const uint8_t length_mod = (uint8_t)(length_bits % 8U);
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	b2db      	uxtb	r3, r3
 8000fba:	f003 0307 	and.w	r3, r3, #7
 8000fbe:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
        if (0U != length_mod)  // If the length is unaligned, the last byte requires special treatment.
 8000fc2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	f000 80df 	beq.w	800118a <nunavutCopyBits+0x252>
        {
            // Intentional violation of MISRA: Pointer arithmetics. It is unavoidable in this context.
            const uint8_t* const last_src = psrc + length_bytes;  // NOLINT NOSONAR
 8000fcc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8000fce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000fd0:	4413      	add	r3, r2
 8000fd2:	62fb      	str	r3, [r7, #44]	; 0x2c
            uint8_t* const last_dst       = pdst + length_bytes;  // NOLINT NOSONAR
 8000fd4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8000fd6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000fd8:	4413      	add	r3, r2
 8000fda:	62bb      	str	r3, [r7, #40]	; 0x28
            NUNAVUT_ASSERT(length_mod < 8U);
 8000fdc:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000fe0:	2b07      	cmp	r3, #7
 8000fe2:	d905      	bls.n	8000ff0 <nunavutCopyBits+0xb8>
 8000fe4:	4b70      	ldr	r3, [pc, #448]	; (80011a8 <nunavutCopyBits+0x270>)
 8000fe6:	4a6c      	ldr	r2, [pc, #432]	; (8001198 <nunavutCopyBits+0x260>)
 8000fe8:	2190      	movs	r1, #144	; 0x90
 8000fea:	486c      	ldr	r0, [pc, #432]	; (800119c <nunavutCopyBits+0x264>)
 8000fec:	f007 ff0e 	bl	8008e0c <__assert_func>
            const uint8_t mask = (uint8_t)((1U << length_mod) - 1U);
 8000ff0:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8000ff4:	2201      	movs	r2, #1
 8000ff6:	fa02 f303 	lsl.w	r3, r2, r3
 8000ffa:	b2db      	uxtb	r3, r3
 8000ffc:	3b01      	subs	r3, #1
 8000ffe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            *last_dst = (*last_dst & (uint8_t)~mask) | (*last_src & mask);
 8001002:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001004:	781a      	ldrb	r2, [r3, #0]
 8001006:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800100a:	43db      	mvns	r3, r3
 800100c:	b2db      	uxtb	r3, r3
 800100e:	4013      	ands	r3, r2
 8001010:	b2da      	uxtb	r2, r3
 8001012:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001014:	7819      	ldrb	r1, [r3, #0]
 8001016:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800101a:	400b      	ands	r3, r1
 800101c:	b2db      	uxtb	r3, r3
 800101e:	4313      	orrs	r3, r2
 8001020:	b2da      	uxtb	r2, r3
 8001022:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001024:	701a      	strb	r2, [r3, #0]
    {
 8001026:	e0b0      	b.n	800118a <nunavutCopyBits+0x252>
    else
    {
        // The algorithm was originally designed by Ben Dyer for Libuavcan v0:
        // https://github.com/OpenCyphal/libuavcan/blob/legacy-v0/libuavcan/src/marshal/uc_bit_array_copy.cpp
        // This version is modified for v1 where the bit order is the opposite.
        const uint8_t* const psrc = (const uint8_t*) src;
 8001028:	683b      	ldr	r3, [r7, #0]
 800102a:	623b      	str	r3, [r7, #32]
        uint8_t*       const pdst =       (uint8_t*) dst;
 800102c:	68fb      	ldr	r3, [r7, #12]
 800102e:	61fb      	str	r3, [r7, #28]
        size_t       src_off  = src_offset_bits;
 8001030:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001032:	647b      	str	r3, [r7, #68]	; 0x44
        size_t       dst_off  = dst_offset_bits;
 8001034:	68bb      	ldr	r3, [r7, #8]
 8001036:	643b      	str	r3, [r7, #64]	; 0x40
        const size_t last_bit = src_off + length_bits;
 8001038:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	4413      	add	r3, r2
 800103e:	61bb      	str	r3, [r7, #24]
        NUNAVUT_ASSERT(((psrc < pdst) ? ((uintptr_t)(psrc + ((src_offset_bits + length_bits + 8U) / 8U)) <= (uintptr_t)pdst) : 1));
 8001040:	6a3a      	ldr	r2, [r7, #32]
 8001042:	69fb      	ldr	r3, [r7, #28]
 8001044:	429a      	cmp	r2, r3
 8001046:	d210      	bcs.n	800106a <nunavutCopyBits+0x132>
 8001048:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	4413      	add	r3, r2
 800104e:	3308      	adds	r3, #8
 8001050:	08db      	lsrs	r3, r3, #3
 8001052:	6a3a      	ldr	r2, [r7, #32]
 8001054:	4413      	add	r3, r2
 8001056:	461a      	mov	r2, r3
 8001058:	69fb      	ldr	r3, [r7, #28]
 800105a:	429a      	cmp	r2, r3
 800105c:	d905      	bls.n	800106a <nunavutCopyBits+0x132>
 800105e:	4b53      	ldr	r3, [pc, #332]	; (80011ac <nunavutCopyBits+0x274>)
 8001060:	4a4d      	ldr	r2, [pc, #308]	; (8001198 <nunavutCopyBits+0x260>)
 8001062:	219f      	movs	r1, #159	; 0x9f
 8001064:	484d      	ldr	r0, [pc, #308]	; (800119c <nunavutCopyBits+0x264>)
 8001066:	f007 fed1 	bl	8008e0c <__assert_func>
        NUNAVUT_ASSERT(((psrc > pdst) ? ((uintptr_t)(pdst + ((dst_offset_bits + length_bits + 8U) / 8U)) <= (uintptr_t)psrc) : 1));
 800106a:	6a3a      	ldr	r2, [r7, #32]
 800106c:	69fb      	ldr	r3, [r7, #28]
 800106e:	429a      	cmp	r2, r3
 8001070:	d97d      	bls.n	800116e <nunavutCopyBits+0x236>
 8001072:	68ba      	ldr	r2, [r7, #8]
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	4413      	add	r3, r2
 8001078:	3308      	adds	r3, #8
 800107a:	08db      	lsrs	r3, r3, #3
 800107c:	69fa      	ldr	r2, [r7, #28]
 800107e:	4413      	add	r3, r2
 8001080:	461a      	mov	r2, r3
 8001082:	6a3b      	ldr	r3, [r7, #32]
 8001084:	429a      	cmp	r2, r3
 8001086:	d972      	bls.n	800116e <nunavutCopyBits+0x236>
 8001088:	4b49      	ldr	r3, [pc, #292]	; (80011b0 <nunavutCopyBits+0x278>)
 800108a:	4a43      	ldr	r2, [pc, #268]	; (8001198 <nunavutCopyBits+0x260>)
 800108c:	21a0      	movs	r1, #160	; 0xa0
 800108e:	4843      	ldr	r0, [pc, #268]	; (800119c <nunavutCopyBits+0x264>)
 8001090:	f007 febc 	bl	8008e0c <__assert_func>
        while (last_bit > src_off)
        {
            const uint8_t src_mod = (uint8_t)(src_off % 8U);
 8001094:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001096:	b2db      	uxtb	r3, r3
 8001098:	f003 0307 	and.w	r3, r3, #7
 800109c:	75fb      	strb	r3, [r7, #23]
            const uint8_t dst_mod = (uint8_t)(dst_off % 8U);
 800109e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80010a0:	b2db      	uxtb	r3, r3
 80010a2:	f003 0307 	and.w	r3, r3, #7
 80010a6:	75bb      	strb	r3, [r7, #22]
            const uint8_t max_mod = (src_mod > dst_mod) ? src_mod : dst_mod;
 80010a8:	7dba      	ldrb	r2, [r7, #22]
 80010aa:	7dfb      	ldrb	r3, [r7, #23]
 80010ac:	4293      	cmp	r3, r2
 80010ae:	bf38      	it	cc
 80010b0:	4613      	movcc	r3, r2
 80010b2:	757b      	strb	r3, [r7, #21]
            const uint8_t size = (uint8_t) nunavutChooseMin(8U - max_mod, last_bit - src_off);
 80010b4:	7d7b      	ldrb	r3, [r7, #21]
 80010b6:	f1c3 0008 	rsb	r0, r3, #8
 80010ba:	69ba      	ldr	r2, [r7, #24]
 80010bc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80010be:	1ad3      	subs	r3, r2, r3
 80010c0:	4619      	mov	r1, r3
 80010c2:	f7ff ff0f 	bl	8000ee4 <nunavutChooseMin>
 80010c6:	4603      	mov	r3, r0
 80010c8:	753b      	strb	r3, [r7, #20]
            NUNAVUT_ASSERT(size > 0U);
 80010ca:	7d3b      	ldrb	r3, [r7, #20]
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d105      	bne.n	80010dc <nunavutCopyBits+0x1a4>
 80010d0:	4b38      	ldr	r3, [pc, #224]	; (80011b4 <nunavutCopyBits+0x27c>)
 80010d2:	4a31      	ldr	r2, [pc, #196]	; (8001198 <nunavutCopyBits+0x260>)
 80010d4:	21a7      	movs	r1, #167	; 0xa7
 80010d6:	4831      	ldr	r0, [pc, #196]	; (800119c <nunavutCopyBits+0x264>)
 80010d8:	f007 fe98 	bl	8008e0c <__assert_func>
            NUNAVUT_ASSERT(size <= 8U);
 80010dc:	7d3b      	ldrb	r3, [r7, #20]
 80010de:	2b08      	cmp	r3, #8
 80010e0:	d905      	bls.n	80010ee <nunavutCopyBits+0x1b6>
 80010e2:	4b35      	ldr	r3, [pc, #212]	; (80011b8 <nunavutCopyBits+0x280>)
 80010e4:	4a2c      	ldr	r2, [pc, #176]	; (8001198 <nunavutCopyBits+0x260>)
 80010e6:	21a8      	movs	r1, #168	; 0xa8
 80010e8:	482c      	ldr	r0, [pc, #176]	; (800119c <nunavutCopyBits+0x264>)
 80010ea:	f007 fe8f 	bl	8008e0c <__assert_func>
            // Suppress a false warning from Clang-Tidy & Sonar that size is being over-shifted. It's not.
            const uint8_t mask = (uint8_t)((((1U << size) - 1U) << dst_mod) & 0xFFU);  // NOLINT NOSONAR
 80010ee:	7d3b      	ldrb	r3, [r7, #20]
 80010f0:	2201      	movs	r2, #1
 80010f2:	fa02 f303 	lsl.w	r3, r2, r3
 80010f6:	1e5a      	subs	r2, r3, #1
 80010f8:	7dbb      	ldrb	r3, [r7, #22]
 80010fa:	fa02 f303 	lsl.w	r3, r2, r3
 80010fe:	74fb      	strb	r3, [r7, #19]
            NUNAVUT_ASSERT(mask > 0U);
 8001100:	7cfb      	ldrb	r3, [r7, #19]
 8001102:	2b00      	cmp	r3, #0
 8001104:	d105      	bne.n	8001112 <nunavutCopyBits+0x1da>
 8001106:	4b2d      	ldr	r3, [pc, #180]	; (80011bc <nunavutCopyBits+0x284>)
 8001108:	4a23      	ldr	r2, [pc, #140]	; (8001198 <nunavutCopyBits+0x260>)
 800110a:	21ab      	movs	r1, #171	; 0xab
 800110c:	4823      	ldr	r0, [pc, #140]	; (800119c <nunavutCopyBits+0x264>)
 800110e:	f007 fe7d 	bl	8008e0c <__assert_func>
            // Intentional violation of MISRA: indexing on a pointer.
            // This simplifies the implementation greatly and avoids pointer arithmetics.
            const uint8_t in = (uint8_t)((uint8_t)(psrc[src_off / 8U] >> src_mod) << dst_mod) & 0xFFU;  // NOSONAR
 8001112:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001114:	08db      	lsrs	r3, r3, #3
 8001116:	6a3a      	ldr	r2, [r7, #32]
 8001118:	4413      	add	r3, r2
 800111a:	781b      	ldrb	r3, [r3, #0]
 800111c:	461a      	mov	r2, r3
 800111e:	7dfb      	ldrb	r3, [r7, #23]
 8001120:	fa42 f303 	asr.w	r3, r2, r3
 8001124:	b2db      	uxtb	r3, r3
 8001126:	461a      	mov	r2, r3
 8001128:	7dbb      	ldrb	r3, [r7, #22]
 800112a:	fa02 f303 	lsl.w	r3, r2, r3
 800112e:	74bb      	strb	r3, [r7, #18]
            // Intentional violation of MISRA: indexing on a pointer.
            // This simplifies the implementation greatly and avoids pointer arithmetics.
            const uint8_t a = pdst[dst_off / 8U] & ((uint8_t) ~mask);  // NOSONAR
 8001130:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001132:	08db      	lsrs	r3, r3, #3
 8001134:	69fa      	ldr	r2, [r7, #28]
 8001136:	4413      	add	r3, r2
 8001138:	781a      	ldrb	r2, [r3, #0]
 800113a:	7cfb      	ldrb	r3, [r7, #19]
 800113c:	43db      	mvns	r3, r3
 800113e:	b2db      	uxtb	r3, r3
 8001140:	4013      	ands	r3, r2
 8001142:	747b      	strb	r3, [r7, #17]
            const uint8_t b = in & mask;
 8001144:	7cba      	ldrb	r2, [r7, #18]
 8001146:	7cfb      	ldrb	r3, [r7, #19]
 8001148:	4013      	ands	r3, r2
 800114a:	743b      	strb	r3, [r7, #16]
            // Intentional violation of MISRA: indexing on a pointer.
            // This simplifies the implementation greatly and avoids pointer arithmetics.
            pdst[dst_off / 8U] = a | b;  // NOSONAR
 800114c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800114e:	08db      	lsrs	r3, r3, #3
 8001150:	69fa      	ldr	r2, [r7, #28]
 8001152:	4413      	add	r3, r2
 8001154:	7c79      	ldrb	r1, [r7, #17]
 8001156:	7c3a      	ldrb	r2, [r7, #16]
 8001158:	430a      	orrs	r2, r1
 800115a:	b2d2      	uxtb	r2, r2
 800115c:	701a      	strb	r2, [r3, #0]
            src_off += size;
 800115e:	7d3b      	ldrb	r3, [r7, #20]
 8001160:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8001162:	4413      	add	r3, r2
 8001164:	647b      	str	r3, [r7, #68]	; 0x44
            dst_off += size;
 8001166:	7d3b      	ldrb	r3, [r7, #20]
 8001168:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800116a:	4413      	add	r3, r2
 800116c:	643b      	str	r3, [r7, #64]	; 0x40
        while (last_bit > src_off)
 800116e:	69ba      	ldr	r2, [r7, #24]
 8001170:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001172:	429a      	cmp	r2, r3
 8001174:	d88e      	bhi.n	8001094 <nunavutCopyBits+0x15c>
        }
        NUNAVUT_ASSERT(last_bit == src_off);
 8001176:	69ba      	ldr	r2, [r7, #24]
 8001178:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800117a:	429a      	cmp	r2, r3
 800117c:	d006      	beq.n	800118c <nunavutCopyBits+0x254>
 800117e:	4b10      	ldr	r3, [pc, #64]	; (80011c0 <nunavutCopyBits+0x288>)
 8001180:	4a05      	ldr	r2, [pc, #20]	; (8001198 <nunavutCopyBits+0x260>)
 8001182:	21b9      	movs	r1, #185	; 0xb9
 8001184:	4805      	ldr	r0, [pc, #20]	; (800119c <nunavutCopyBits+0x264>)
 8001186:	f007 fe41 	bl	8008e0c <__assert_func>
    {
 800118a:	bf00      	nop
    }
}
 800118c:	bf00      	nop
 800118e:	3748      	adds	r7, #72	; 0x48
 8001190:	46bd      	mov	sp, r7
 8001192:	bd80      	pop	{r7, pc}
 8001194:	0800bba8 	.word	0x0800bba8
 8001198:	0800cde4 	.word	0x0800cde4
 800119c:	0800bbbc 	.word	0x0800bbbc
 80011a0:	0800bc28 	.word	0x0800bc28
 80011a4:	0800bc3c 	.word	0x0800bc3c
 80011a8:	0800bc48 	.word	0x0800bc48
 80011ac:	0800bc58 	.word	0x0800bc58
 80011b0:	0800bcc4 	.word	0x0800bcc4
 80011b4:	0800bd30 	.word	0x0800bd30
 80011b8:	0800bd3c 	.word	0x0800bd3c
 80011bc:	0800bd48 	.word	0x0800bd48
 80011c0:	0800bd54 	.word	0x0800bd54

080011c4 <nunavutSetUxx>:
    uint8_t* const buf,
    const size_t buf_size_bytes,
    const size_t off_bits,
    const uint64_t value,
    const uint8_t len_bits)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b08a      	sub	sp, #40	; 0x28
 80011c8:	af02      	add	r7, sp, #8
 80011ca:	60f8      	str	r0, [r7, #12]
 80011cc:	60b9      	str	r1, [r7, #8]
 80011ce:	607a      	str	r2, [r7, #4]
    static_assert(64U == (sizeof(uint64_t) * 8U), "Unexpected size of uint64_t");
    NUNAVUT_ASSERT(buf != NULL);
 80011d0:	68fb      	ldr	r3, [r7, #12]
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d105      	bne.n	80011e2 <nunavutSetUxx+0x1e>
 80011d6:	4b3a      	ldr	r3, [pc, #232]	; (80012c0 <nunavutSetUxx+0xfc>)
 80011d8:	4a3a      	ldr	r2, [pc, #232]	; (80012c4 <nunavutSetUxx+0x100>)
 80011da:	21f7      	movs	r1, #247	; 0xf7
 80011dc:	483a      	ldr	r0, [pc, #232]	; (80012c8 <nunavutSetUxx+0x104>)
 80011de:	f007 fe15 	bl	8008e0c <__assert_func>
    if ((buf_size_bytes * 8) < (off_bits + len_bits))
 80011e2:	68bb      	ldr	r3, [r7, #8]
 80011e4:	00da      	lsls	r2, r3, #3
 80011e6:	f897 1030 	ldrb.w	r1, [r7, #48]	; 0x30
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	440b      	add	r3, r1
 80011ee:	429a      	cmp	r2, r3
 80011f0:	d202      	bcs.n	80011f8 <nunavutSetUxx+0x34>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 80011f2:	f06f 0302 	mvn.w	r3, #2
 80011f6:	e05f      	b.n	80012b8 <nunavutSetUxx+0xf4>
    }
    const size_t saturated_len_bits = nunavutChooseMin(len_bits, 64U);
 80011f8:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80011fc:	2140      	movs	r1, #64	; 0x40
 80011fe:	4618      	mov	r0, r3
 8001200:	f7ff fe70 	bl	8000ee4 <nunavutChooseMin>
 8001204:	61f8      	str	r0, [r7, #28]
    const uint8_t tmp[sizeof(uint64_t)] = {
        (uint8_t)((value >> 0U) & 0xFFU),
 8001206:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
    const uint8_t tmp[sizeof(uint64_t)] = {
 800120a:	753b      	strb	r3, [r7, #20]
        (uint8_t)((value >> 8U) & 0xFFU),
 800120c:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001210:	f04f 0200 	mov.w	r2, #0
 8001214:	f04f 0300 	mov.w	r3, #0
 8001218:	0a02      	lsrs	r2, r0, #8
 800121a:	ea42 6201 	orr.w	r2, r2, r1, lsl #24
 800121e:	0a0b      	lsrs	r3, r1, #8
 8001220:	b2d3      	uxtb	r3, r2
    const uint8_t tmp[sizeof(uint64_t)] = {
 8001222:	757b      	strb	r3, [r7, #21]
        (uint8_t)((value >> 16U) & 0xFFU),
 8001224:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001228:	f04f 0200 	mov.w	r2, #0
 800122c:	f04f 0300 	mov.w	r3, #0
 8001230:	0c02      	lsrs	r2, r0, #16
 8001232:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001236:	0c0b      	lsrs	r3, r1, #16
 8001238:	b2d3      	uxtb	r3, r2
    const uint8_t tmp[sizeof(uint64_t)] = {
 800123a:	75bb      	strb	r3, [r7, #22]
        (uint8_t)((value >> 24U) & 0xFFU),
 800123c:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001240:	f04f 0200 	mov.w	r2, #0
 8001244:	f04f 0300 	mov.w	r3, #0
 8001248:	0e02      	lsrs	r2, r0, #24
 800124a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800124e:	0e0b      	lsrs	r3, r1, #24
 8001250:	b2d3      	uxtb	r3, r2
    const uint8_t tmp[sizeof(uint64_t)] = {
 8001252:	75fb      	strb	r3, [r7, #23]
        (uint8_t)((value >> 32U) & 0xFFU),
 8001254:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001258:	f04f 0200 	mov.w	r2, #0
 800125c:	f04f 0300 	mov.w	r3, #0
 8001260:	000a      	movs	r2, r1
 8001262:	2300      	movs	r3, #0
 8001264:	b2d3      	uxtb	r3, r2
    const uint8_t tmp[sizeof(uint64_t)] = {
 8001266:	763b      	strb	r3, [r7, #24]
        (uint8_t)((value >> 40U) & 0xFFU),
 8001268:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800126c:	f04f 0200 	mov.w	r2, #0
 8001270:	f04f 0300 	mov.w	r3, #0
 8001274:	0a0a      	lsrs	r2, r1, #8
 8001276:	2300      	movs	r3, #0
 8001278:	b2d3      	uxtb	r3, r2
    const uint8_t tmp[sizeof(uint64_t)] = {
 800127a:	767b      	strb	r3, [r7, #25]
        (uint8_t)((value >> 48U) & 0xFFU),
 800127c:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001280:	f04f 0200 	mov.w	r2, #0
 8001284:	f04f 0300 	mov.w	r3, #0
 8001288:	0c0a      	lsrs	r2, r1, #16
 800128a:	2300      	movs	r3, #0
 800128c:	b2d3      	uxtb	r3, r2
    const uint8_t tmp[sizeof(uint64_t)] = {
 800128e:	76bb      	strb	r3, [r7, #26]
        (uint8_t)((value >> 56U) & 0xFFU),
 8001290:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8001294:	f04f 0200 	mov.w	r2, #0
 8001298:	f04f 0300 	mov.w	r3, #0
 800129c:	0e0a      	lsrs	r2, r1, #24
 800129e:	2300      	movs	r3, #0
 80012a0:	b2d3      	uxtb	r3, r2
    const uint8_t tmp[sizeof(uint64_t)] = {
 80012a2:	76fb      	strb	r3, [r7, #27]
    };
    nunavutCopyBits(buf, off_bits, saturated_len_bits, &tmp[0], 0U);
 80012a4:	f107 0314 	add.w	r3, r7, #20
 80012a8:	2200      	movs	r2, #0
 80012aa:	9200      	str	r2, [sp, #0]
 80012ac:	69fa      	ldr	r2, [r7, #28]
 80012ae:	6879      	ldr	r1, [r7, #4]
 80012b0:	68f8      	ldr	r0, [r7, #12]
 80012b2:	f7ff fe41 	bl	8000f38 <nunavutCopyBits>
    return NUNAVUT_SUCCESS;
 80012b6:	2300      	movs	r3, #0
}
 80012b8:	4618      	mov	r0, r3
 80012ba:	3720      	adds	r7, #32
 80012bc:	46bd      	mov	sp, r7
 80012be:	bd80      	pop	{r7, pc}
 80012c0:	0800bd68 	.word	0x0800bd68
 80012c4:	0800cdd4 	.word	0x0800cdd4
 80012c8:	0800bbbc 	.word	0x0800bbbc

080012cc <nunavutGetU16>:

static inline uint16_t nunavutGetU16(const uint8_t* const buf,
                                     const size_t buf_size_bytes,
                                     const size_t off_bits,
                                     const uint8_t len_bits)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	b088      	sub	sp, #32
 80012d0:	af02      	add	r7, sp, #8
 80012d2:	60f8      	str	r0, [r7, #12]
 80012d4:	60b9      	str	r1, [r7, #8]
 80012d6:	607a      	str	r2, [r7, #4]
 80012d8:	70fb      	strb	r3, [r7, #3]
    NUNAVUT_ASSERT(buf != NULL);
 80012da:	68fb      	ldr	r3, [r7, #12]
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d106      	bne.n	80012ee <nunavutGetU16+0x22>
 80012e0:	4b19      	ldr	r3, [pc, #100]	; (8001348 <nunavutGetU16+0x7c>)
 80012e2:	4a1a      	ldr	r2, [pc, #104]	; (800134c <nunavutGetU16+0x80>)
 80012e4:	f44f 71a4 	mov.w	r1, #328	; 0x148
 80012e8:	4819      	ldr	r0, [pc, #100]	; (8001350 <nunavutGetU16+0x84>)
 80012ea:	f007 fd8f 	bl	8008e0c <__assert_func>
    const size_t bits = nunavutSaturateBufferFragmentBitLength(buf_size_bytes, off_bits, nunavutChooseMin(len_bits, 16U));
 80012ee:	78fb      	ldrb	r3, [r7, #3]
 80012f0:	2110      	movs	r1, #16
 80012f2:	4618      	mov	r0, r3
 80012f4:	f7ff fdf6 	bl	8000ee4 <nunavutChooseMin>
 80012f8:	4603      	mov	r3, r0
 80012fa:	461a      	mov	r2, r3
 80012fc:	6879      	ldr	r1, [r7, #4]
 80012fe:	68b8      	ldr	r0, [r7, #8]
 8001300:	f7ff fe00 	bl	8000f04 <nunavutSaturateBufferFragmentBitLength>
 8001304:	6178      	str	r0, [r7, #20]
    NUNAVUT_ASSERT(bits <= (sizeof(uint16_t) * 8U));
 8001306:	697b      	ldr	r3, [r7, #20]
 8001308:	2b10      	cmp	r3, #16
 800130a:	d906      	bls.n	800131a <nunavutGetU16+0x4e>
 800130c:	4b11      	ldr	r3, [pc, #68]	; (8001354 <nunavutGetU16+0x88>)
 800130e:	4a0f      	ldr	r2, [pc, #60]	; (800134c <nunavutGetU16+0x80>)
 8001310:	f44f 71a5 	mov.w	r1, #330	; 0x14a
 8001314:	480e      	ldr	r0, [pc, #56]	; (8001350 <nunavutGetU16+0x84>)
 8001316:	f007 fd79 	bl	8008e0c <__assert_func>
    uint8_t tmp[sizeof(uint16_t)] = {0};
 800131a:	2300      	movs	r3, #0
 800131c:	823b      	strh	r3, [r7, #16]
    nunavutCopyBits(&tmp[0], 0U, bits, buf, off_bits);
 800131e:	f107 0010 	add.w	r0, r7, #16
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	9300      	str	r3, [sp, #0]
 8001326:	68fb      	ldr	r3, [r7, #12]
 8001328:	697a      	ldr	r2, [r7, #20]
 800132a:	2100      	movs	r1, #0
 800132c:	f7ff fe04 	bl	8000f38 <nunavutCopyBits>
    return (uint16_t)(tmp[0] | (uint16_t)(((uint16_t) tmp[1]) << 8U));
 8001330:	7c3b      	ldrb	r3, [r7, #16]
 8001332:	b29a      	uxth	r2, r3
 8001334:	7c7b      	ldrb	r3, [r7, #17]
 8001336:	b29b      	uxth	r3, r3
 8001338:	021b      	lsls	r3, r3, #8
 800133a:	b29b      	uxth	r3, r3
 800133c:	4313      	orrs	r3, r2
 800133e:	b29b      	uxth	r3, r3
}
 8001340:	4618      	mov	r0, r3
 8001342:	3718      	adds	r7, #24
 8001344:	46bd      	mov	sp, r7
 8001346:	bd80      	pop	{r7, pc}
 8001348:	0800bd68 	.word	0x0800bd68
 800134c:	0800ce48 	.word	0x0800ce48
 8001350:	0800bbbc 	.word	0x0800bbbc
 8001354:	0800bd7c 	.word	0x0800bd7c

08001358 <nunavutGetU64>:

static inline uint64_t nunavutGetU64(const uint8_t* const buf,
                                     const size_t buf_size_bytes,
                                     const size_t off_bits,
                                     const uint8_t len_bits)
{
 8001358:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800135c:	b0a4      	sub	sp, #144	; 0x90
 800135e:	af02      	add	r7, sp, #8
 8001360:	6778      	str	r0, [r7, #116]	; 0x74
 8001362:	6739      	str	r1, [r7, #112]	; 0x70
 8001364:	66fa      	str	r2, [r7, #108]	; 0x6c
 8001366:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
    NUNAVUT_ASSERT(buf != NULL);
 800136a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800136c:	2b00      	cmp	r3, #0
 800136e:	d106      	bne.n	800137e <nunavutGetU64+0x26>
 8001370:	4b6b      	ldr	r3, [pc, #428]	; (8001520 <nunavutGetU64+0x1c8>)
 8001372:	4a6c      	ldr	r2, [pc, #432]	; (8001524 <nunavutGetU64+0x1cc>)
 8001374:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8001378:	486b      	ldr	r0, [pc, #428]	; (8001528 <nunavutGetU64+0x1d0>)
 800137a:	f007 fd47 	bl	8008e0c <__assert_func>
    const size_t bits = nunavutSaturateBufferFragmentBitLength(buf_size_bytes, off_bits, nunavutChooseMin(len_bits, 64U));
 800137e:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 8001382:	2140      	movs	r1, #64	; 0x40
 8001384:	4618      	mov	r0, r3
 8001386:	f7ff fdad 	bl	8000ee4 <nunavutChooseMin>
 800138a:	4603      	mov	r3, r0
 800138c:	461a      	mov	r2, r3
 800138e:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8001390:	6f38      	ldr	r0, [r7, #112]	; 0x70
 8001392:	f7ff fdb7 	bl	8000f04 <nunavutSaturateBufferFragmentBitLength>
 8001396:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84
    NUNAVUT_ASSERT(bits <= (sizeof(uint64_t) * 8U));
 800139a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800139e:	2b40      	cmp	r3, #64	; 0x40
 80013a0:	d906      	bls.n	80013b0 <nunavutGetU64+0x58>
 80013a2:	4b62      	ldr	r3, [pc, #392]	; (800152c <nunavutGetU64+0x1d4>)
 80013a4:	4a5f      	ldr	r2, [pc, #380]	; (8001524 <nunavutGetU64+0x1cc>)
 80013a6:	f44f 71b2 	mov.w	r1, #356	; 0x164
 80013aa:	485f      	ldr	r0, [pc, #380]	; (8001528 <nunavutGetU64+0x1d0>)
 80013ac:	f007 fd2e 	bl	8008e0c <__assert_func>
    uint8_t tmp[sizeof(uint64_t)] = {0};
 80013b0:	2300      	movs	r3, #0
 80013b2:	67fb      	str	r3, [r7, #124]	; 0x7c
 80013b4:	2300      	movs	r3, #0
 80013b6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    nunavutCopyBits(&tmp[0], 0U, bits, buf, off_bits);
 80013ba:	f107 007c 	add.w	r0, r7, #124	; 0x7c
 80013be:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80013c0:	9300      	str	r3, [sp, #0]
 80013c2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80013c4:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 80013c8:	2100      	movs	r1, #0
 80013ca:	f7ff fdb5 	bl	8000f38 <nunavutCopyBits>
    return (uint64_t)(tmp[0] |
 80013ce:	f897 307c 	ldrb.w	r3, [r7, #124]	; 0x7c
 80013d2:	b2db      	uxtb	r3, r3
 80013d4:	2200      	movs	r2, #0
 80013d6:	663b      	str	r3, [r7, #96]	; 0x60
 80013d8:	667a      	str	r2, [r7, #100]	; 0x64
                      ((uint64_t) tmp[1] << 8U) |
 80013da:	f897 307d 	ldrb.w	r3, [r7, #125]	; 0x7d
 80013de:	b2db      	uxtb	r3, r3
 80013e0:	2200      	movs	r2, #0
 80013e2:	461c      	mov	r4, r3
 80013e4:	4615      	mov	r5, r2
 80013e6:	f04f 0200 	mov.w	r2, #0
 80013ea:	f04f 0300 	mov.w	r3, #0
 80013ee:	022b      	lsls	r3, r5, #8
 80013f0:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80013f4:	0222      	lsls	r2, r4, #8
    return (uint64_t)(tmp[0] |
 80013f6:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 80013fa:	4621      	mov	r1, r4
 80013fc:	ea41 0a02 	orr.w	sl, r1, r2
 8001400:	4629      	mov	r1, r5
 8001402:	ea41 0b03 	orr.w	fp, r1, r3
                      ((uint64_t) tmp[2] << 16U) |
 8001406:	f897 307e 	ldrb.w	r3, [r7, #126]	; 0x7e
 800140a:	b2db      	uxtb	r3, r3
 800140c:	2200      	movs	r2, #0
 800140e:	65bb      	str	r3, [r7, #88]	; 0x58
 8001410:	65fa      	str	r2, [r7, #92]	; 0x5c
 8001412:	f04f 0200 	mov.w	r2, #0
 8001416:	f04f 0300 	mov.w	r3, #0
 800141a:	e9d7 4516 	ldrd	r4, r5, [r7, #88]	; 0x58
 800141e:	4629      	mov	r1, r5
 8001420:	040b      	lsls	r3, r1, #16
 8001422:	4621      	mov	r1, r4
 8001424:	ea43 4311 	orr.w	r3, r3, r1, lsr #16
 8001428:	4621      	mov	r1, r4
 800142a:	040a      	lsls	r2, r1, #16
                      ((uint64_t) tmp[1] << 8U) |
 800142c:	ea4a 0102 	orr.w	r1, sl, r2
 8001430:	6539      	str	r1, [r7, #80]	; 0x50
 8001432:	ea4b 0303 	orr.w	r3, fp, r3
 8001436:	657b      	str	r3, [r7, #84]	; 0x54
                      ((uint64_t) tmp[3] << 24U) |
 8001438:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800143c:	b2db      	uxtb	r3, r3
 800143e:	2200      	movs	r2, #0
 8001440:	64bb      	str	r3, [r7, #72]	; 0x48
 8001442:	64fa      	str	r2, [r7, #76]	; 0x4c
 8001444:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 8001448:	460b      	mov	r3, r1
 800144a:	ea4f 2913 	mov.w	r9, r3, lsr #8
 800144e:	460b      	mov	r3, r1
 8001450:	ea4f 6803 	mov.w	r8, r3, lsl #24
                      ((uint64_t) tmp[2] << 16U) |
 8001454:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
 8001458:	460b      	mov	r3, r1
 800145a:	ea43 0308 	orr.w	r3, r3, r8
 800145e:	643b      	str	r3, [r7, #64]	; 0x40
 8001460:	4613      	mov	r3, r2
 8001462:	ea43 0309 	orr.w	r3, r3, r9
 8001466:	647b      	str	r3, [r7, #68]	; 0x44
                      ((uint64_t) tmp[4] << 32U) |
 8001468:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 800146c:	b2db      	uxtb	r3, r3
 800146e:	2200      	movs	r2, #0
 8001470:	63bb      	str	r3, [r7, #56]	; 0x38
 8001472:	63fa      	str	r2, [r7, #60]	; 0x3c
 8001474:	f04f 0200 	mov.w	r2, #0
 8001478:	f04f 0300 	mov.w	r3, #0
 800147c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800147e:	000b      	movs	r3, r1
 8001480:	2200      	movs	r2, #0
                      ((uint64_t) tmp[3] << 24U) |
 8001482:	e9d7 4510 	ldrd	r4, r5, [r7, #64]	; 0x40
 8001486:	4621      	mov	r1, r4
 8001488:	4311      	orrs	r1, r2
 800148a:	6339      	str	r1, [r7, #48]	; 0x30
 800148c:	4629      	mov	r1, r5
 800148e:	4319      	orrs	r1, r3
 8001490:	6379      	str	r1, [r7, #52]	; 0x34
                      ((uint64_t) tmp[5] << 40U) |
 8001492:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 8001496:	b2db      	uxtb	r3, r3
 8001498:	2200      	movs	r2, #0
 800149a:	62bb      	str	r3, [r7, #40]	; 0x28
 800149c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800149e:	f04f 0200 	mov.w	r2, #0
 80014a2:	f04f 0300 	mov.w	r3, #0
 80014a6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80014a8:	020b      	lsls	r3, r1, #8
 80014aa:	2200      	movs	r2, #0
                      ((uint64_t) tmp[4] << 32U) |
 80014ac:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80014b0:	4621      	mov	r1, r4
 80014b2:	4311      	orrs	r1, r2
 80014b4:	6239      	str	r1, [r7, #32]
 80014b6:	4629      	mov	r1, r5
 80014b8:	4319      	orrs	r1, r3
 80014ba:	6279      	str	r1, [r7, #36]	; 0x24
                      ((uint64_t) tmp[6] << 48U) |
 80014bc:	f897 3082 	ldrb.w	r3, [r7, #130]	; 0x82
 80014c0:	b2db      	uxtb	r3, r3
 80014c2:	2200      	movs	r2, #0
 80014c4:	61bb      	str	r3, [r7, #24]
 80014c6:	61fa      	str	r2, [r7, #28]
 80014c8:	f04f 0200 	mov.w	r2, #0
 80014cc:	f04f 0300 	mov.w	r3, #0
 80014d0:	69b9      	ldr	r1, [r7, #24]
 80014d2:	040b      	lsls	r3, r1, #16
 80014d4:	2200      	movs	r2, #0
                      ((uint64_t) tmp[5] << 40U) |
 80014d6:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80014da:	4621      	mov	r1, r4
 80014dc:	4311      	orrs	r1, r2
 80014de:	6139      	str	r1, [r7, #16]
 80014e0:	4629      	mov	r1, r5
 80014e2:	4319      	orrs	r1, r3
 80014e4:	6179      	str	r1, [r7, #20]
                      ((uint64_t) tmp[7] << 56U));
 80014e6:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 80014ea:	b2db      	uxtb	r3, r3
 80014ec:	2200      	movs	r2, #0
 80014ee:	60bb      	str	r3, [r7, #8]
 80014f0:	60fa      	str	r2, [r7, #12]
 80014f2:	f04f 0200 	mov.w	r2, #0
 80014f6:	f04f 0300 	mov.w	r3, #0
 80014fa:	68b9      	ldr	r1, [r7, #8]
 80014fc:	060b      	lsls	r3, r1, #24
 80014fe:	2200      	movs	r2, #0
    return (uint64_t)(tmp[0] |
 8001500:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8001504:	4621      	mov	r1, r4
 8001506:	4311      	orrs	r1, r2
 8001508:	6039      	str	r1, [r7, #0]
 800150a:	4629      	mov	r1, r5
 800150c:	4319      	orrs	r1, r3
 800150e:	6079      	str	r1, [r7, #4]
 8001510:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 8001514:	4610      	mov	r0, r2
 8001516:	4619      	mov	r1, r3
 8001518:	3788      	adds	r7, #136	; 0x88
 800151a:	46bd      	mov	sp, r7
 800151c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001520:	0800bd68 	.word	0x0800bd68
 8001524:	0800ceb0 	.word	0x0800ceb0
 8001528:	0800bbbc 	.word	0x0800bbbc
 800152c:	0800bd9c 	.word	0x0800bd9c

08001530 <nunavutGetF64>:

static inline double nunavutGetF64(
    const uint8_t* const buf,
    const size_t buf_size_bytes,
    const size_t off_bits)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	b086      	sub	sp, #24
 8001534:	af00      	add	r7, sp, #0
 8001536:	60f8      	str	r0, [r7, #12]
 8001538:	60b9      	str	r1, [r7, #8]
 800153a:	607a      	str	r2, [r7, #4]
    // clear. In the future we may add a more generic conversion that is platform-invariant.
    union  // NOSONAR
    {
        uint64_t in;
        double fl;
    } const tmp = {nunavutGetU64(buf, buf_size_bytes, off_bits, 64U)};
 800153c:	2340      	movs	r3, #64	; 0x40
 800153e:	687a      	ldr	r2, [r7, #4]
 8001540:	68b9      	ldr	r1, [r7, #8]
 8001542:	68f8      	ldr	r0, [r7, #12]
 8001544:	f7ff ff08 	bl	8001358 <nunavutGetU64>
 8001548:	4602      	mov	r2, r0
 800154a:	460b      	mov	r3, r1
 800154c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    return tmp.fl;
 8001550:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
}
 8001554:	4610      	mov	r0, r2
 8001556:	4619      	mov	r1, r3
 8001558:	3718      	adds	r7, #24
 800155a:	46bd      	mov	sp, r7
 800155c:	bd80      	pop	{r7, pc}
	...

08001560 <uavcan_node_Health_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_node_Health_1_0_serialize_(
    const uavcan_node_Health_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8001560:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001564:	b08c      	sub	sp, #48	; 0x30
 8001566:	af04      	add	r7, sp, #16
 8001568:	60f8      	str	r0, [r7, #12]
 800156a:	60b9      	str	r1, [r7, #8]
 800156c:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	2b00      	cmp	r3, #0
 8001572:	d005      	beq.n	8001580 <uavcan_node_Health_1_0_serialize_+0x20>
 8001574:	68bb      	ldr	r3, [r7, #8]
 8001576:	2b00      	cmp	r3, #0
 8001578:	d002      	beq.n	8001580 <uavcan_node_Health_1_0_serialize_+0x20>
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	2b00      	cmp	r3, #0
 800157e:	d102      	bne.n	8001586 <uavcan_node_Health_1_0_serialize_+0x26>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8001580:	f06f 0301 	mvn.w	r3, #1
 8001584:	e092      	b.n	80016ac <uavcan_node_Health_1_0_serialize_+0x14c>
    }
    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	617b      	str	r3, [r7, #20]
    if ((8U * (size_t) capacity_bytes) < 8UL)
 800158c:	697b      	ldr	r3, [r7, #20]
 800158e:	00db      	lsls	r3, r3, #3
 8001590:	2b07      	cmp	r3, #7
 8001592:	d802      	bhi.n	800159a <uavcan_node_Health_1_0_serialize_+0x3a>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8001594:	f06f 0302 	mvn.w	r3, #2
 8001598:	e088      	b.n	80016ac <uavcan_node_Health_1_0_serialize_+0x14c>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 800159a:	2300      	movs	r3, #0
 800159c:	61fb      	str	r3, [r7, #28]
    {   // saturated uint2 value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 800159e:	69fb      	ldr	r3, [r7, #28]
 80015a0:	f003 0307 	and.w	r3, r3, #7
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d005      	beq.n	80015b4 <uavcan_node_Health_1_0_serialize_+0x54>
 80015a8:	4b43      	ldr	r3, [pc, #268]	; (80016b8 <uavcan_node_Health_1_0_serialize_+0x158>)
 80015aa:	4a44      	ldr	r2, [pc, #272]	; (80016bc <uavcan_node_Health_1_0_serialize_+0x15c>)
 80015ac:	2185      	movs	r1, #133	; 0x85
 80015ae:	4844      	ldr	r0, [pc, #272]	; (80016c0 <uavcan_node_Health_1_0_serialize_+0x160>)
 80015b0:	f007 fc2c 	bl	8008e0c <__assert_func>
        NUNAVUT_ASSERT((offset_bits + 2ULL) <= (capacity_bytes * 8U));
 80015b4:	69fb      	ldr	r3, [r7, #28]
 80015b6:	2200      	movs	r2, #0
 80015b8:	469a      	mov	sl, r3
 80015ba:	4693      	mov	fp, r2
 80015bc:	f11a 0402 	adds.w	r4, sl, #2
 80015c0:	f14b 0500 	adc.w	r5, fp, #0
 80015c4:	697b      	ldr	r3, [r7, #20]
 80015c6:	00db      	lsls	r3, r3, #3
 80015c8:	2200      	movs	r2, #0
 80015ca:	4698      	mov	r8, r3
 80015cc:	4691      	mov	r9, r2
 80015ce:	45a0      	cmp	r8, r4
 80015d0:	eb79 0305 	sbcs.w	r3, r9, r5
 80015d4:	d205      	bcs.n	80015e2 <uavcan_node_Health_1_0_serialize_+0x82>
 80015d6:	4b3b      	ldr	r3, [pc, #236]	; (80016c4 <uavcan_node_Health_1_0_serialize_+0x164>)
 80015d8:	4a38      	ldr	r2, [pc, #224]	; (80016bc <uavcan_node_Health_1_0_serialize_+0x15c>)
 80015da:	2186      	movs	r1, #134	; 0x86
 80015dc:	4838      	ldr	r0, [pc, #224]	; (80016c0 <uavcan_node_Health_1_0_serialize_+0x160>)
 80015de:	f007 fc15 	bl	8008e0c <__assert_func>
        uint8_t _sat0_ = obj->value;
 80015e2:	68fb      	ldr	r3, [r7, #12]
 80015e4:	781b      	ldrb	r3, [r3, #0]
 80015e6:	76fb      	strb	r3, [r7, #27]
        if (_sat0_ > 3U)
 80015e8:	7efb      	ldrb	r3, [r7, #27]
 80015ea:	2b03      	cmp	r3, #3
 80015ec:	d901      	bls.n	80015f2 <uavcan_node_Health_1_0_serialize_+0x92>
        {
            _sat0_ = 3U;
 80015ee:	2303      	movs	r3, #3
 80015f0:	76fb      	strb	r3, [r7, #27]
        }
        buffer[offset_bits / 8U] = (uint8_t)(_sat0_);  // C std, 6.3.1.3 Signed and unsigned integers
 80015f2:	69fb      	ldr	r3, [r7, #28]
 80015f4:	08db      	lsrs	r3, r3, #3
 80015f6:	68ba      	ldr	r2, [r7, #8]
 80015f8:	4413      	add	r3, r2
 80015fa:	7efa      	ldrb	r2, [r7, #27]
 80015fc:	701a      	strb	r2, [r3, #0]
        offset_bits += 2U;
 80015fe:	69fb      	ldr	r3, [r7, #28]
 8001600:	3302      	adds	r3, #2
 8001602:	61fb      	str	r3, [r7, #28]
    }
    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8001604:	69fb      	ldr	r3, [r7, #28]
 8001606:	f003 0307 	and.w	r3, r3, #7
 800160a:	2b00      	cmp	r3, #0
 800160c:	d035      	beq.n	800167a <uavcan_node_Health_1_0_serialize_+0x11a>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 800160e:	69fb      	ldr	r3, [r7, #28]
 8001610:	b2db      	uxtb	r3, r3
 8001612:	f003 0307 	and.w	r3, r3, #7
 8001616:	b2db      	uxtb	r3, r3
 8001618:	f1c3 0308 	rsb	r3, r3, #8
 800161c:	74fb      	strb	r3, [r7, #19]
        NUNAVUT_ASSERT(_pad0_ > 0);
 800161e:	7cfb      	ldrb	r3, [r7, #19]
 8001620:	2b00      	cmp	r3, #0
 8001622:	d105      	bne.n	8001630 <uavcan_node_Health_1_0_serialize_+0xd0>
 8001624:	4b28      	ldr	r3, [pc, #160]	; (80016c8 <uavcan_node_Health_1_0_serialize_+0x168>)
 8001626:	4a25      	ldr	r2, [pc, #148]	; (80016bc <uavcan_node_Health_1_0_serialize_+0x15c>)
 8001628:	2192      	movs	r1, #146	; 0x92
 800162a:	4825      	ldr	r0, [pc, #148]	; (80016c0 <uavcan_node_Health_1_0_serialize_+0x160>)
 800162c:	f007 fbee 	bl	8008e0c <__assert_func>
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 8001630:	7cfb      	ldrb	r3, [r7, #19]
 8001632:	9302      	str	r3, [sp, #8]
 8001634:	f04f 0200 	mov.w	r2, #0
 8001638:	f04f 0300 	mov.w	r3, #0
 800163c:	e9cd 2300 	strd	r2, r3, [sp]
 8001640:	69fa      	ldr	r2, [r7, #28]
 8001642:	6979      	ldr	r1, [r7, #20]
 8001644:	68b8      	ldr	r0, [r7, #8]
 8001646:	f7ff fdbd 	bl	80011c4 <nunavutSetUxx>
 800164a:	4603      	mov	r3, r0
 800164c:	74bb      	strb	r3, [r7, #18]
        if (_err0_ < 0)
 800164e:	f997 3012 	ldrsb.w	r3, [r7, #18]
 8001652:	2b00      	cmp	r3, #0
 8001654:	da02      	bge.n	800165c <uavcan_node_Health_1_0_serialize_+0xfc>
        {
            return _err0_;
 8001656:	f997 3012 	ldrsb.w	r3, [r7, #18]
 800165a:	e027      	b.n	80016ac <uavcan_node_Health_1_0_serialize_+0x14c>
        }
        offset_bits += _pad0_;
 800165c:	7cfb      	ldrb	r3, [r7, #19]
 800165e:	69fa      	ldr	r2, [r7, #28]
 8001660:	4413      	add	r3, r2
 8001662:	61fb      	str	r3, [r7, #28]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8001664:	69fb      	ldr	r3, [r7, #28]
 8001666:	f003 0307 	and.w	r3, r3, #7
 800166a:	2b00      	cmp	r3, #0
 800166c:	d005      	beq.n	800167a <uavcan_node_Health_1_0_serialize_+0x11a>
 800166e:	4b12      	ldr	r3, [pc, #72]	; (80016b8 <uavcan_node_Health_1_0_serialize_+0x158>)
 8001670:	4a12      	ldr	r2, [pc, #72]	; (80016bc <uavcan_node_Health_1_0_serialize_+0x15c>)
 8001672:	2199      	movs	r1, #153	; 0x99
 8001674:	4812      	ldr	r0, [pc, #72]	; (80016c0 <uavcan_node_Health_1_0_serialize_+0x160>)
 8001676:	f007 fbc9 	bl	8008e0c <__assert_func>
    }
    // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
    NUNAVUT_ASSERT(offset_bits == 8ULL);
 800167a:	69fb      	ldr	r3, [r7, #28]
 800167c:	2b08      	cmp	r3, #8
 800167e:	d005      	beq.n	800168c <uavcan_node_Health_1_0_serialize_+0x12c>
 8001680:	4b12      	ldr	r3, [pc, #72]	; (80016cc <uavcan_node_Health_1_0_serialize_+0x16c>)
 8001682:	4a0e      	ldr	r2, [pc, #56]	; (80016bc <uavcan_node_Health_1_0_serialize_+0x15c>)
 8001684:	219c      	movs	r1, #156	; 0x9c
 8001686:	480e      	ldr	r0, [pc, #56]	; (80016c0 <uavcan_node_Health_1_0_serialize_+0x160>)
 8001688:	f007 fbc0 	bl	8008e0c <__assert_func>
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 800168c:	69fb      	ldr	r3, [r7, #28]
 800168e:	f003 0307 	and.w	r3, r3, #7
 8001692:	2b00      	cmp	r3, #0
 8001694:	d005      	beq.n	80016a2 <uavcan_node_Health_1_0_serialize_+0x142>
 8001696:	4b08      	ldr	r3, [pc, #32]	; (80016b8 <uavcan_node_Health_1_0_serialize_+0x158>)
 8001698:	4a08      	ldr	r2, [pc, #32]	; (80016bc <uavcan_node_Health_1_0_serialize_+0x15c>)
 800169a:	219d      	movs	r1, #157	; 0x9d
 800169c:	4808      	ldr	r0, [pc, #32]	; (80016c0 <uavcan_node_Health_1_0_serialize_+0x160>)
 800169e:	f007 fbb5 	bl	8008e0c <__assert_func>
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 80016a2:	69fb      	ldr	r3, [r7, #28]
 80016a4:	08da      	lsrs	r2, r3, #3
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	601a      	str	r2, [r3, #0]
    return NUNAVUT_SUCCESS;
 80016aa:	2300      	movs	r3, #0
}
 80016ac:	4618      	mov	r0, r3
 80016ae:	3720      	adds	r7, #32
 80016b0:	46bd      	mov	sp, r7
 80016b2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80016b6:	bf00      	nop
 80016b8:	0800bdbc 	.word	0x0800bdbc
 80016bc:	0800cd90 	.word	0x0800cd90
 80016c0:	0800bdd4 	.word	0x0800bdd4
 80016c4:	0800be38 	.word	0x0800be38
 80016c8:	0800be68 	.word	0x0800be68
 80016cc:	0800be74 	.word	0x0800be74

080016d0 <uavcan_node_Mode_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_node_Mode_1_0_serialize_(
    const uavcan_node_Mode_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 80016d0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80016d4:	b08c      	sub	sp, #48	; 0x30
 80016d6:	af04      	add	r7, sp, #16
 80016d8:	60f8      	str	r0, [r7, #12]
 80016da:	60b9      	str	r1, [r7, #8]
 80016dc:	607a      	str	r2, [r7, #4]
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 80016de:	68fb      	ldr	r3, [r7, #12]
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	d005      	beq.n	80016f0 <uavcan_node_Mode_1_0_serialize_+0x20>
 80016e4:	68bb      	ldr	r3, [r7, #8]
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d002      	beq.n	80016f0 <uavcan_node_Mode_1_0_serialize_+0x20>
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d102      	bne.n	80016f6 <uavcan_node_Mode_1_0_serialize_+0x26>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 80016f0:	f06f 0301 	mvn.w	r3, #1
 80016f4:	e092      	b.n	800181c <uavcan_node_Mode_1_0_serialize_+0x14c>
    }
    const size_t capacity_bytes = *inout_buffer_size_bytes;
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	617b      	str	r3, [r7, #20]
    if ((8U * (size_t) capacity_bytes) < 8UL)
 80016fc:	697b      	ldr	r3, [r7, #20]
 80016fe:	00db      	lsls	r3, r3, #3
 8001700:	2b07      	cmp	r3, #7
 8001702:	d802      	bhi.n	800170a <uavcan_node_Mode_1_0_serialize_+0x3a>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8001704:	f06f 0302 	mvn.w	r3, #2
 8001708:	e088      	b.n	800181c <uavcan_node_Mode_1_0_serialize_+0x14c>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 800170a:	2300      	movs	r3, #0
 800170c:	61fb      	str	r3, [r7, #28]
    {   // saturated uint3 value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 800170e:	69fb      	ldr	r3, [r7, #28]
 8001710:	f003 0307 	and.w	r3, r3, #7
 8001714:	2b00      	cmp	r3, #0
 8001716:	d005      	beq.n	8001724 <uavcan_node_Mode_1_0_serialize_+0x54>
 8001718:	4b43      	ldr	r3, [pc, #268]	; (8001828 <uavcan_node_Mode_1_0_serialize_+0x158>)
 800171a:	4a44      	ldr	r2, [pc, #272]	; (800182c <uavcan_node_Mode_1_0_serialize_+0x15c>)
 800171c:	2185      	movs	r1, #133	; 0x85
 800171e:	4844      	ldr	r0, [pc, #272]	; (8001830 <uavcan_node_Mode_1_0_serialize_+0x160>)
 8001720:	f007 fb74 	bl	8008e0c <__assert_func>
        NUNAVUT_ASSERT((offset_bits + 3ULL) <= (capacity_bytes * 8U));
 8001724:	69fb      	ldr	r3, [r7, #28]
 8001726:	2200      	movs	r2, #0
 8001728:	469a      	mov	sl, r3
 800172a:	4693      	mov	fp, r2
 800172c:	f11a 0403 	adds.w	r4, sl, #3
 8001730:	f14b 0500 	adc.w	r5, fp, #0
 8001734:	697b      	ldr	r3, [r7, #20]
 8001736:	00db      	lsls	r3, r3, #3
 8001738:	2200      	movs	r2, #0
 800173a:	4698      	mov	r8, r3
 800173c:	4691      	mov	r9, r2
 800173e:	45a0      	cmp	r8, r4
 8001740:	eb79 0305 	sbcs.w	r3, r9, r5
 8001744:	d205      	bcs.n	8001752 <uavcan_node_Mode_1_0_serialize_+0x82>
 8001746:	4b3b      	ldr	r3, [pc, #236]	; (8001834 <uavcan_node_Mode_1_0_serialize_+0x164>)
 8001748:	4a38      	ldr	r2, [pc, #224]	; (800182c <uavcan_node_Mode_1_0_serialize_+0x15c>)
 800174a:	2186      	movs	r1, #134	; 0x86
 800174c:	4838      	ldr	r0, [pc, #224]	; (8001830 <uavcan_node_Mode_1_0_serialize_+0x160>)
 800174e:	f007 fb5d 	bl	8008e0c <__assert_func>
        uint8_t _sat0_ = obj->value;
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	781b      	ldrb	r3, [r3, #0]
 8001756:	76fb      	strb	r3, [r7, #27]
        if (_sat0_ > 7U)
 8001758:	7efb      	ldrb	r3, [r7, #27]
 800175a:	2b07      	cmp	r3, #7
 800175c:	d901      	bls.n	8001762 <uavcan_node_Mode_1_0_serialize_+0x92>
        {
            _sat0_ = 7U;
 800175e:	2307      	movs	r3, #7
 8001760:	76fb      	strb	r3, [r7, #27]
        }
        buffer[offset_bits / 8U] = (uint8_t)(_sat0_);  // C std, 6.3.1.3 Signed and unsigned integers
 8001762:	69fb      	ldr	r3, [r7, #28]
 8001764:	08db      	lsrs	r3, r3, #3
 8001766:	68ba      	ldr	r2, [r7, #8]
 8001768:	4413      	add	r3, r2
 800176a:	7efa      	ldrb	r2, [r7, #27]
 800176c:	701a      	strb	r2, [r3, #0]
        offset_bits += 3U;
 800176e:	69fb      	ldr	r3, [r7, #28]
 8001770:	3303      	adds	r3, #3
 8001772:	61fb      	str	r3, [r7, #28]
    }
    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8001774:	69fb      	ldr	r3, [r7, #28]
 8001776:	f003 0307 	and.w	r3, r3, #7
 800177a:	2b00      	cmp	r3, #0
 800177c:	d035      	beq.n	80017ea <uavcan_node_Mode_1_0_serialize_+0x11a>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 800177e:	69fb      	ldr	r3, [r7, #28]
 8001780:	b2db      	uxtb	r3, r3
 8001782:	f003 0307 	and.w	r3, r3, #7
 8001786:	b2db      	uxtb	r3, r3
 8001788:	f1c3 0308 	rsb	r3, r3, #8
 800178c:	74fb      	strb	r3, [r7, #19]
        NUNAVUT_ASSERT(_pad0_ > 0);
 800178e:	7cfb      	ldrb	r3, [r7, #19]
 8001790:	2b00      	cmp	r3, #0
 8001792:	d105      	bne.n	80017a0 <uavcan_node_Mode_1_0_serialize_+0xd0>
 8001794:	4b28      	ldr	r3, [pc, #160]	; (8001838 <uavcan_node_Mode_1_0_serialize_+0x168>)
 8001796:	4a25      	ldr	r2, [pc, #148]	; (800182c <uavcan_node_Mode_1_0_serialize_+0x15c>)
 8001798:	2192      	movs	r1, #146	; 0x92
 800179a:	4825      	ldr	r0, [pc, #148]	; (8001830 <uavcan_node_Mode_1_0_serialize_+0x160>)
 800179c:	f007 fb36 	bl	8008e0c <__assert_func>
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 80017a0:	7cfb      	ldrb	r3, [r7, #19]
 80017a2:	9302      	str	r3, [sp, #8]
 80017a4:	f04f 0200 	mov.w	r2, #0
 80017a8:	f04f 0300 	mov.w	r3, #0
 80017ac:	e9cd 2300 	strd	r2, r3, [sp]
 80017b0:	69fa      	ldr	r2, [r7, #28]
 80017b2:	6979      	ldr	r1, [r7, #20]
 80017b4:	68b8      	ldr	r0, [r7, #8]
 80017b6:	f7ff fd05 	bl	80011c4 <nunavutSetUxx>
 80017ba:	4603      	mov	r3, r0
 80017bc:	74bb      	strb	r3, [r7, #18]
        if (_err0_ < 0)
 80017be:	f997 3012 	ldrsb.w	r3, [r7, #18]
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	da02      	bge.n	80017cc <uavcan_node_Mode_1_0_serialize_+0xfc>
        {
            return _err0_;
 80017c6:	f997 3012 	ldrsb.w	r3, [r7, #18]
 80017ca:	e027      	b.n	800181c <uavcan_node_Mode_1_0_serialize_+0x14c>
        }
        offset_bits += _pad0_;
 80017cc:	7cfb      	ldrb	r3, [r7, #19]
 80017ce:	69fa      	ldr	r2, [r7, #28]
 80017d0:	4413      	add	r3, r2
 80017d2:	61fb      	str	r3, [r7, #28]
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 80017d4:	69fb      	ldr	r3, [r7, #28]
 80017d6:	f003 0307 	and.w	r3, r3, #7
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d005      	beq.n	80017ea <uavcan_node_Mode_1_0_serialize_+0x11a>
 80017de:	4b12      	ldr	r3, [pc, #72]	; (8001828 <uavcan_node_Mode_1_0_serialize_+0x158>)
 80017e0:	4a12      	ldr	r2, [pc, #72]	; (800182c <uavcan_node_Mode_1_0_serialize_+0x15c>)
 80017e2:	2199      	movs	r1, #153	; 0x99
 80017e4:	4812      	ldr	r0, [pc, #72]	; (8001830 <uavcan_node_Mode_1_0_serialize_+0x160>)
 80017e6:	f007 fb11 	bl	8008e0c <__assert_func>
    }
    // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
    NUNAVUT_ASSERT(offset_bits == 8ULL);
 80017ea:	69fb      	ldr	r3, [r7, #28]
 80017ec:	2b08      	cmp	r3, #8
 80017ee:	d005      	beq.n	80017fc <uavcan_node_Mode_1_0_serialize_+0x12c>
 80017f0:	4b12      	ldr	r3, [pc, #72]	; (800183c <uavcan_node_Mode_1_0_serialize_+0x16c>)
 80017f2:	4a0e      	ldr	r2, [pc, #56]	; (800182c <uavcan_node_Mode_1_0_serialize_+0x15c>)
 80017f4:	219c      	movs	r1, #156	; 0x9c
 80017f6:	480e      	ldr	r0, [pc, #56]	; (8001830 <uavcan_node_Mode_1_0_serialize_+0x160>)
 80017f8:	f007 fb08 	bl	8008e0c <__assert_func>
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 80017fc:	69fb      	ldr	r3, [r7, #28]
 80017fe:	f003 0307 	and.w	r3, r3, #7
 8001802:	2b00      	cmp	r3, #0
 8001804:	d005      	beq.n	8001812 <uavcan_node_Mode_1_0_serialize_+0x142>
 8001806:	4b08      	ldr	r3, [pc, #32]	; (8001828 <uavcan_node_Mode_1_0_serialize_+0x158>)
 8001808:	4a08      	ldr	r2, [pc, #32]	; (800182c <uavcan_node_Mode_1_0_serialize_+0x15c>)
 800180a:	219d      	movs	r1, #157	; 0x9d
 800180c:	4808      	ldr	r0, [pc, #32]	; (8001830 <uavcan_node_Mode_1_0_serialize_+0x160>)
 800180e:	f007 fafd 	bl	8008e0c <__assert_func>
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8001812:	69fb      	ldr	r3, [r7, #28]
 8001814:	08da      	lsrs	r2, r3, #3
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	601a      	str	r2, [r3, #0]
    return NUNAVUT_SUCCESS;
 800181a:	2300      	movs	r3, #0
}
 800181c:	4618      	mov	r0, r3
 800181e:	3720      	adds	r7, #32
 8001820:	46bd      	mov	sp, r7
 8001822:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001826:	bf00      	nop
 8001828:	0800bdbc 	.word	0x0800bdbc
 800182c:	0800cdb4 	.word	0x0800cdb4
 8001830:	0800be88 	.word	0x0800be88
 8001834:	0800beec 	.word	0x0800beec
 8001838:	0800be68 	.word	0x0800be68
 800183c:	0800be74 	.word	0x0800be74

08001840 <uavcan_node_Heartbeat_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_node_Heartbeat_1_0_serialize_(
    const uavcan_node_Heartbeat_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8001840:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001844:	b0a4      	sub	sp, #144	; 0x90
 8001846:	af04      	add	r7, sp, #16
 8001848:	65f8      	str	r0, [r7, #92]	; 0x5c
 800184a:	65b9      	str	r1, [r7, #88]	; 0x58
 800184c:	657a      	str	r2, [r7, #84]	; 0x54
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 800184e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001850:	2b00      	cmp	r3, #0
 8001852:	d005      	beq.n	8001860 <uavcan_node_Heartbeat_1_0_serialize_+0x20>
 8001854:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001856:	2b00      	cmp	r3, #0
 8001858:	d002      	beq.n	8001860 <uavcan_node_Heartbeat_1_0_serialize_+0x20>
 800185a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800185c:	2b00      	cmp	r3, #0
 800185e:	d102      	bne.n	8001866 <uavcan_node_Heartbeat_1_0_serialize_+0x26>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8001860:	f06f 0301 	mvn.w	r3, #1
 8001864:	e273      	b.n	8001d4e <uavcan_node_Heartbeat_1_0_serialize_+0x50e>
    }
    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8001866:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	67bb      	str	r3, [r7, #120]	; 0x78
    if ((8U * (size_t) capacity_bytes) < 56UL)
 800186c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800186e:	00db      	lsls	r3, r3, #3
 8001870:	2b37      	cmp	r3, #55	; 0x37
 8001872:	d802      	bhi.n	800187a <uavcan_node_Heartbeat_1_0_serialize_+0x3a>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8001874:	f06f 0302 	mvn.w	r3, #2
 8001878:	e269      	b.n	8001d4e <uavcan_node_Heartbeat_1_0_serialize_+0x50e>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 800187a:	2300      	movs	r3, #0
 800187c:	67fb      	str	r3, [r7, #124]	; 0x7c
    {   // saturated uint32 uptime
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 800187e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001880:	f003 0307 	and.w	r3, r3, #7
 8001884:	2b00      	cmp	r3, #0
 8001886:	d005      	beq.n	8001894 <uavcan_node_Heartbeat_1_0_serialize_+0x54>
 8001888:	4ba8      	ldr	r3, [pc, #672]	; (8001b2c <uavcan_node_Heartbeat_1_0_serialize_+0x2ec>)
 800188a:	4aa9      	ldr	r2, [pc, #676]	; (8001b30 <uavcan_node_Heartbeat_1_0_serialize_+0x2f0>)
 800188c:	218a      	movs	r1, #138	; 0x8a
 800188e:	48a9      	ldr	r0, [pc, #676]	; (8001b34 <uavcan_node_Heartbeat_1_0_serialize_+0x2f4>)
 8001890:	f007 fabc 	bl	8008e0c <__assert_func>
        NUNAVUT_ASSERT((offset_bits + 32ULL) <= (capacity_bytes * 8U));
 8001894:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001896:	2200      	movs	r2, #0
 8001898:	4698      	mov	r8, r3
 800189a:	4691      	mov	r9, r2
 800189c:	f118 0420 	adds.w	r4, r8, #32
 80018a0:	f149 0500 	adc.w	r5, r9, #0
 80018a4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80018a6:	00db      	lsls	r3, r3, #3
 80018a8:	2200      	movs	r2, #0
 80018aa:	469a      	mov	sl, r3
 80018ac:	4693      	mov	fp, r2
 80018ae:	45a2      	cmp	sl, r4
 80018b0:	eb7b 0305 	sbcs.w	r3, fp, r5
 80018b4:	d205      	bcs.n	80018c2 <uavcan_node_Heartbeat_1_0_serialize_+0x82>
 80018b6:	4ba0      	ldr	r3, [pc, #640]	; (8001b38 <uavcan_node_Heartbeat_1_0_serialize_+0x2f8>)
 80018b8:	4a9d      	ldr	r2, [pc, #628]	; (8001b30 <uavcan_node_Heartbeat_1_0_serialize_+0x2f0>)
 80018ba:	218b      	movs	r1, #139	; 0x8b
 80018bc:	489d      	ldr	r0, [pc, #628]	; (8001b34 <uavcan_node_Heartbeat_1_0_serialize_+0x2f4>)
 80018be:	f007 faa5 	bl	8008e0c <__assert_func>
        // Saturation code not emitted -- native representation matches the serialized representation.
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, obj->uptime, 32U);
 80018c2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	2200      	movs	r2, #0
 80018c8:	64bb      	str	r3, [r7, #72]	; 0x48
 80018ca:	64fa      	str	r2, [r7, #76]	; 0x4c
 80018cc:	2320      	movs	r3, #32
 80018ce:	9302      	str	r3, [sp, #8]
 80018d0:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	; 0x48
 80018d4:	e9cd 3400 	strd	r3, r4, [sp]
 80018d8:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 80018da:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 80018dc:	6db8      	ldr	r0, [r7, #88]	; 0x58
 80018de:	f7ff fc71 	bl	80011c4 <nunavutSetUxx>
 80018e2:	4603      	mov	r3, r0
 80018e4:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
        if (_err0_ < 0)
 80018e8:	f997 3077 	ldrsb.w	r3, [r7, #119]	; 0x77
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	da02      	bge.n	80018f6 <uavcan_node_Heartbeat_1_0_serialize_+0xb6>
        {
            return _err0_;
 80018f0:	f997 3077 	ldrsb.w	r3, [r7, #119]	; 0x77
 80018f4:	e22b      	b.n	8001d4e <uavcan_node_Heartbeat_1_0_serialize_+0x50e>
        }
        offset_bits += 32U;
 80018f6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80018f8:	3320      	adds	r3, #32
 80018fa:	67fb      	str	r3, [r7, #124]	; 0x7c
    }
    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 80018fc:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80018fe:	f003 0307 	and.w	r3, r3, #7
 8001902:	2b00      	cmp	r3, #0
 8001904:	d03a      	beq.n	800197c <uavcan_node_Heartbeat_1_0_serialize_+0x13c>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 8001906:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001908:	b2db      	uxtb	r3, r3
 800190a:	f003 0307 	and.w	r3, r3, #7
 800190e:	b2db      	uxtb	r3, r3
 8001910:	f1c3 0308 	rsb	r3, r3, #8
 8001914:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76
        NUNAVUT_ASSERT(_pad0_ > 0);
 8001918:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 800191c:	2b00      	cmp	r3, #0
 800191e:	d105      	bne.n	800192c <uavcan_node_Heartbeat_1_0_serialize_+0xec>
 8001920:	4b86      	ldr	r3, [pc, #536]	; (8001b3c <uavcan_node_Heartbeat_1_0_serialize_+0x2fc>)
 8001922:	4a83      	ldr	r2, [pc, #524]	; (8001b30 <uavcan_node_Heartbeat_1_0_serialize_+0x2f0>)
 8001924:	2197      	movs	r1, #151	; 0x97
 8001926:	4883      	ldr	r0, [pc, #524]	; (8001b34 <uavcan_node_Heartbeat_1_0_serialize_+0x2f4>)
 8001928:	f007 fa70 	bl	8008e0c <__assert_func>
        const int8_t _err1_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 800192c:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 8001930:	9302      	str	r3, [sp, #8]
 8001932:	f04f 0200 	mov.w	r2, #0
 8001936:	f04f 0300 	mov.w	r3, #0
 800193a:	e9cd 2300 	strd	r2, r3, [sp]
 800193e:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8001940:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8001942:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8001944:	f7ff fc3e 	bl	80011c4 <nunavutSetUxx>
 8001948:	4603      	mov	r3, r0
 800194a:	f887 3075 	strb.w	r3, [r7, #117]	; 0x75
        if (_err1_ < 0)
 800194e:	f997 3075 	ldrsb.w	r3, [r7, #117]	; 0x75
 8001952:	2b00      	cmp	r3, #0
 8001954:	da02      	bge.n	800195c <uavcan_node_Heartbeat_1_0_serialize_+0x11c>
        {
            return _err1_;
 8001956:	f997 3075 	ldrsb.w	r3, [r7, #117]	; 0x75
 800195a:	e1f8      	b.n	8001d4e <uavcan_node_Heartbeat_1_0_serialize_+0x50e>
        }
        offset_bits += _pad0_;
 800195c:	f897 2076 	ldrb.w	r2, [r7, #118]	; 0x76
 8001960:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001962:	4413      	add	r3, r2
 8001964:	67fb      	str	r3, [r7, #124]	; 0x7c
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8001966:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001968:	f003 0307 	and.w	r3, r3, #7
 800196c:	2b00      	cmp	r3, #0
 800196e:	d005      	beq.n	800197c <uavcan_node_Heartbeat_1_0_serialize_+0x13c>
 8001970:	4b6e      	ldr	r3, [pc, #440]	; (8001b2c <uavcan_node_Heartbeat_1_0_serialize_+0x2ec>)
 8001972:	4a6f      	ldr	r2, [pc, #444]	; (8001b30 <uavcan_node_Heartbeat_1_0_serialize_+0x2f0>)
 8001974:	219e      	movs	r1, #158	; 0x9e
 8001976:	486f      	ldr	r0, [pc, #444]	; (8001b34 <uavcan_node_Heartbeat_1_0_serialize_+0x2f4>)
 8001978:	f007 fa48 	bl	8008e0c <__assert_func>
    }
    {   // uavcan.node.Health.1.0 health
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 800197c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800197e:	f003 0307 	and.w	r3, r3, #7
 8001982:	2b00      	cmp	r3, #0
 8001984:	d005      	beq.n	8001992 <uavcan_node_Heartbeat_1_0_serialize_+0x152>
 8001986:	4b69      	ldr	r3, [pc, #420]	; (8001b2c <uavcan_node_Heartbeat_1_0_serialize_+0x2ec>)
 8001988:	4a69      	ldr	r2, [pc, #420]	; (8001b30 <uavcan_node_Heartbeat_1_0_serialize_+0x2f0>)
 800198a:	21a1      	movs	r1, #161	; 0xa1
 800198c:	4869      	ldr	r0, [pc, #420]	; (8001b34 <uavcan_node_Heartbeat_1_0_serialize_+0x2f4>)
 800198e:	f007 fa3d 	bl	8008e0c <__assert_func>
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8001992:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001994:	f003 0307 	and.w	r3, r3, #7
 8001998:	2b00      	cmp	r3, #0
 800199a:	d005      	beq.n	80019a8 <uavcan_node_Heartbeat_1_0_serialize_+0x168>
 800199c:	4b63      	ldr	r3, [pc, #396]	; (8001b2c <uavcan_node_Heartbeat_1_0_serialize_+0x2ec>)
 800199e:	4a64      	ldr	r2, [pc, #400]	; (8001b30 <uavcan_node_Heartbeat_1_0_serialize_+0x2f0>)
 80019a0:	21a2      	movs	r1, #162	; 0xa2
 80019a2:	4864      	ldr	r0, [pc, #400]	; (8001b34 <uavcan_node_Heartbeat_1_0_serialize_+0x2f4>)
 80019a4:	f007 fa32 	bl	8008e0c <__assert_func>
        NUNAVUT_ASSERT((offset_bits + 8ULL) <= (capacity_bytes * 8U));
 80019a8:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80019aa:	2200      	movs	r2, #0
 80019ac:	643b      	str	r3, [r7, #64]	; 0x40
 80019ae:	647a      	str	r2, [r7, #68]	; 0x44
 80019b0:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	; 0x40
 80019b4:	460b      	mov	r3, r1
 80019b6:	3308      	adds	r3, #8
 80019b8:	63bb      	str	r3, [r7, #56]	; 0x38
 80019ba:	4613      	mov	r3, r2
 80019bc:	f143 0300 	adc.w	r3, r3, #0
 80019c0:	63fb      	str	r3, [r7, #60]	; 0x3c
 80019c2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80019c4:	00db      	lsls	r3, r3, #3
 80019c6:	2200      	movs	r2, #0
 80019c8:	633b      	str	r3, [r7, #48]	; 0x30
 80019ca:	637a      	str	r2, [r7, #52]	; 0x34
 80019cc:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80019d0:	4623      	mov	r3, r4
 80019d2:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 80019d6:	4602      	mov	r2, r0
 80019d8:	4293      	cmp	r3, r2
 80019da:	462b      	mov	r3, r5
 80019dc:	460a      	mov	r2, r1
 80019de:	4193      	sbcs	r3, r2
 80019e0:	d205      	bcs.n	80019ee <uavcan_node_Heartbeat_1_0_serialize_+0x1ae>
 80019e2:	4b57      	ldr	r3, [pc, #348]	; (8001b40 <uavcan_node_Heartbeat_1_0_serialize_+0x300>)
 80019e4:	4a52      	ldr	r2, [pc, #328]	; (8001b30 <uavcan_node_Heartbeat_1_0_serialize_+0x2f0>)
 80019e6:	21a3      	movs	r1, #163	; 0xa3
 80019e8:	4852      	ldr	r0, [pc, #328]	; (8001b34 <uavcan_node_Heartbeat_1_0_serialize_+0x2f4>)
 80019ea:	f007 fa0f 	bl	8008e0c <__assert_func>
        size_t _size_bytes0_ = 1UL;  // Nested object (max) size, in bytes.
 80019ee:	2301      	movs	r3, #1
 80019f0:	66bb      	str	r3, [r7, #104]	; 0x68
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 80019f2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80019f4:	f003 0307 	and.w	r3, r3, #7
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d005      	beq.n	8001a08 <uavcan_node_Heartbeat_1_0_serialize_+0x1c8>
 80019fc:	4b4b      	ldr	r3, [pc, #300]	; (8001b2c <uavcan_node_Heartbeat_1_0_serialize_+0x2ec>)
 80019fe:	4a4c      	ldr	r2, [pc, #304]	; (8001b30 <uavcan_node_Heartbeat_1_0_serialize_+0x2f0>)
 8001a00:	21a5      	movs	r1, #165	; 0xa5
 8001a02:	484c      	ldr	r0, [pc, #304]	; (8001b34 <uavcan_node_Heartbeat_1_0_serialize_+0x2f4>)
 8001a04:	f007 fa02 	bl	8008e0c <__assert_func>
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes0_) <= capacity_bytes);
 8001a08:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001a0a:	08da      	lsrs	r2, r3, #3
 8001a0c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001a0e:	4413      	add	r3, r2
 8001a10:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8001a12:	429a      	cmp	r2, r3
 8001a14:	d205      	bcs.n	8001a22 <uavcan_node_Heartbeat_1_0_serialize_+0x1e2>
 8001a16:	4b4b      	ldr	r3, [pc, #300]	; (8001b44 <uavcan_node_Heartbeat_1_0_serialize_+0x304>)
 8001a18:	4a45      	ldr	r2, [pc, #276]	; (8001b30 <uavcan_node_Heartbeat_1_0_serialize_+0x2f0>)
 8001a1a:	21a6      	movs	r1, #166	; 0xa6
 8001a1c:	4845      	ldr	r0, [pc, #276]	; (8001b34 <uavcan_node_Heartbeat_1_0_serialize_+0x2f4>)
 8001a1e:	f007 f9f5 	bl	8008e0c <__assert_func>
        int8_t _err2_ = uavcan_node_Health_1_0_serialize_(
 8001a22:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001a24:	1d18      	adds	r0, r3, #4
            &obj->health, &buffer[offset_bits / 8U], &_size_bytes0_);
 8001a26:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001a28:	08da      	lsrs	r2, r3, #3
 8001a2a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001a2c:	1899      	adds	r1, r3, r2
        int8_t _err2_ = uavcan_node_Health_1_0_serialize_(
 8001a2e:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001a32:	461a      	mov	r2, r3
 8001a34:	f7ff fd94 	bl	8001560 <uavcan_node_Health_1_0_serialize_>
 8001a38:	4603      	mov	r3, r0
 8001a3a:	f887 3074 	strb.w	r3, [r7, #116]	; 0x74
        if (_err2_ < 0)
 8001a3e:	f997 3074 	ldrsb.w	r3, [r7, #116]	; 0x74
 8001a42:	2b00      	cmp	r3, #0
 8001a44:	da02      	bge.n	8001a4c <uavcan_node_Heartbeat_1_0_serialize_+0x20c>
        {
            return _err2_;
 8001a46:	f997 3074 	ldrsb.w	r3, [r7, #116]	; 0x74
 8001a4a:	e180      	b.n	8001d4e <uavcan_node_Heartbeat_1_0_serialize_+0x50e>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes0_ * 8U) == 8ULL);
 8001a4c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001a4e:	00db      	lsls	r3, r3, #3
 8001a50:	2b08      	cmp	r3, #8
 8001a52:	d005      	beq.n	8001a60 <uavcan_node_Heartbeat_1_0_serialize_+0x220>
 8001a54:	4b3c      	ldr	r3, [pc, #240]	; (8001b48 <uavcan_node_Heartbeat_1_0_serialize_+0x308>)
 8001a56:	4a36      	ldr	r2, [pc, #216]	; (8001b30 <uavcan_node_Heartbeat_1_0_serialize_+0x2f0>)
 8001a58:	21ae      	movs	r1, #174	; 0xae
 8001a5a:	4836      	ldr	r0, [pc, #216]	; (8001b34 <uavcan_node_Heartbeat_1_0_serialize_+0x2f4>)
 8001a5c:	f007 f9d6 	bl	8008e0c <__assert_func>
        offset_bits += _size_bytes0_ * 8U;  // Advance by the size of the nested object.
 8001a60:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001a62:	00db      	lsls	r3, r3, #3
 8001a64:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8001a66:	4413      	add	r3, r2
 8001a68:	67fb      	str	r3, [r7, #124]	; 0x7c
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
 8001a6a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001a6c:	00db      	lsls	r3, r3, #3
 8001a6e:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8001a70:	429a      	cmp	r2, r3
 8001a72:	d905      	bls.n	8001a80 <uavcan_node_Heartbeat_1_0_serialize_+0x240>
 8001a74:	4b35      	ldr	r3, [pc, #212]	; (8001b4c <uavcan_node_Heartbeat_1_0_serialize_+0x30c>)
 8001a76:	4a2e      	ldr	r2, [pc, #184]	; (8001b30 <uavcan_node_Heartbeat_1_0_serialize_+0x2f0>)
 8001a78:	21b0      	movs	r1, #176	; 0xb0
 8001a7a:	482e      	ldr	r0, [pc, #184]	; (8001b34 <uavcan_node_Heartbeat_1_0_serialize_+0x2f4>)
 8001a7c:	f007 f9c6 	bl	8008e0c <__assert_func>
    }
    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8001a80:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001a82:	f003 0307 	and.w	r3, r3, #7
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d03a      	beq.n	8001b00 <uavcan_node_Heartbeat_1_0_serialize_+0x2c0>
    {
        const uint8_t _pad1_ = (uint8_t)(8U - offset_bits % 8U);
 8001a8a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001a8c:	b2db      	uxtb	r3, r3
 8001a8e:	f003 0307 	and.w	r3, r3, #7
 8001a92:	b2db      	uxtb	r3, r3
 8001a94:	f1c3 0308 	rsb	r3, r3, #8
 8001a98:	f887 3073 	strb.w	r3, [r7, #115]	; 0x73
        NUNAVUT_ASSERT(_pad1_ > 0);
 8001a9c:	f897 3073 	ldrb.w	r3, [r7, #115]	; 0x73
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d105      	bne.n	8001ab0 <uavcan_node_Heartbeat_1_0_serialize_+0x270>
 8001aa4:	4b2a      	ldr	r3, [pc, #168]	; (8001b50 <uavcan_node_Heartbeat_1_0_serialize_+0x310>)
 8001aa6:	4a22      	ldr	r2, [pc, #136]	; (8001b30 <uavcan_node_Heartbeat_1_0_serialize_+0x2f0>)
 8001aa8:	21b5      	movs	r1, #181	; 0xb5
 8001aaa:	4822      	ldr	r0, [pc, #136]	; (8001b34 <uavcan_node_Heartbeat_1_0_serialize_+0x2f4>)
 8001aac:	f007 f9ae 	bl	8008e0c <__assert_func>
        const int8_t _err3_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad1_);  // Optimize?
 8001ab0:	f897 3073 	ldrb.w	r3, [r7, #115]	; 0x73
 8001ab4:	9302      	str	r3, [sp, #8]
 8001ab6:	f04f 0200 	mov.w	r2, #0
 8001aba:	f04f 0300 	mov.w	r3, #0
 8001abe:	e9cd 2300 	strd	r2, r3, [sp]
 8001ac2:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8001ac4:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8001ac6:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8001ac8:	f7ff fb7c 	bl	80011c4 <nunavutSetUxx>
 8001acc:	4603      	mov	r3, r0
 8001ace:	f887 3072 	strb.w	r3, [r7, #114]	; 0x72
        if (_err3_ < 0)
 8001ad2:	f997 3072 	ldrsb.w	r3, [r7, #114]	; 0x72
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	da02      	bge.n	8001ae0 <uavcan_node_Heartbeat_1_0_serialize_+0x2a0>
        {
            return _err3_;
 8001ada:	f997 3072 	ldrsb.w	r3, [r7, #114]	; 0x72
 8001ade:	e136      	b.n	8001d4e <uavcan_node_Heartbeat_1_0_serialize_+0x50e>
        }
        offset_bits += _pad1_;
 8001ae0:	f897 3073 	ldrb.w	r3, [r7, #115]	; 0x73
 8001ae4:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8001ae6:	4413      	add	r3, r2
 8001ae8:	67fb      	str	r3, [r7, #124]	; 0x7c
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8001aea:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001aec:	f003 0307 	and.w	r3, r3, #7
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d005      	beq.n	8001b00 <uavcan_node_Heartbeat_1_0_serialize_+0x2c0>
 8001af4:	4b0d      	ldr	r3, [pc, #52]	; (8001b2c <uavcan_node_Heartbeat_1_0_serialize_+0x2ec>)
 8001af6:	4a0e      	ldr	r2, [pc, #56]	; (8001b30 <uavcan_node_Heartbeat_1_0_serialize_+0x2f0>)
 8001af8:	21bc      	movs	r1, #188	; 0xbc
 8001afa:	480e      	ldr	r0, [pc, #56]	; (8001b34 <uavcan_node_Heartbeat_1_0_serialize_+0x2f4>)
 8001afc:	f007 f986 	bl	8008e0c <__assert_func>
    }
    {   // uavcan.node.Mode.1.0 mode
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8001b00:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001b02:	f003 0307 	and.w	r3, r3, #7
 8001b06:	2b00      	cmp	r3, #0
 8001b08:	d005      	beq.n	8001b16 <uavcan_node_Heartbeat_1_0_serialize_+0x2d6>
 8001b0a:	4b08      	ldr	r3, [pc, #32]	; (8001b2c <uavcan_node_Heartbeat_1_0_serialize_+0x2ec>)
 8001b0c:	4a08      	ldr	r2, [pc, #32]	; (8001b30 <uavcan_node_Heartbeat_1_0_serialize_+0x2f0>)
 8001b0e:	21bf      	movs	r1, #191	; 0xbf
 8001b10:	4808      	ldr	r0, [pc, #32]	; (8001b34 <uavcan_node_Heartbeat_1_0_serialize_+0x2f4>)
 8001b12:	f007 f97b 	bl	8008e0c <__assert_func>
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8001b16:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001b18:	f003 0307 	and.w	r3, r3, #7
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d019      	beq.n	8001b54 <uavcan_node_Heartbeat_1_0_serialize_+0x314>
 8001b20:	4b02      	ldr	r3, [pc, #8]	; (8001b2c <uavcan_node_Heartbeat_1_0_serialize_+0x2ec>)
 8001b22:	4a03      	ldr	r2, [pc, #12]	; (8001b30 <uavcan_node_Heartbeat_1_0_serialize_+0x2f0>)
 8001b24:	21c0      	movs	r1, #192	; 0xc0
 8001b26:	4803      	ldr	r0, [pc, #12]	; (8001b34 <uavcan_node_Heartbeat_1_0_serialize_+0x2f4>)
 8001b28:	f007 f970 	bl	8008e0c <__assert_func>
 8001b2c:	0800bdbc 	.word	0x0800bdbc
 8001b30:	0800cd68 	.word	0x0800cd68
 8001b34:	0800bf1c 	.word	0x0800bf1c
 8001b38:	0800bf84 	.word	0x0800bf84
 8001b3c:	0800be68 	.word	0x0800be68
 8001b40:	0800bfb4 	.word	0x0800bfb4
 8001b44:	0800bfe4 	.word	0x0800bfe4
 8001b48:	0800c01c 	.word	0x0800c01c
 8001b4c:	0800c03c 	.word	0x0800c03c
 8001b50:	0800c064 	.word	0x0800c064
        NUNAVUT_ASSERT((offset_bits + 8ULL) <= (capacity_bytes * 8U));
 8001b54:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001b56:	2200      	movs	r2, #0
 8001b58:	62bb      	str	r3, [r7, #40]	; 0x28
 8001b5a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001b5c:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
 8001b60:	460b      	mov	r3, r1
 8001b62:	3308      	adds	r3, #8
 8001b64:	623b      	str	r3, [r7, #32]
 8001b66:	4613      	mov	r3, r2
 8001b68:	f143 0300 	adc.w	r3, r3, #0
 8001b6c:	627b      	str	r3, [r7, #36]	; 0x24
 8001b6e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001b70:	00db      	lsls	r3, r3, #3
 8001b72:	2200      	movs	r2, #0
 8001b74:	61bb      	str	r3, [r7, #24]
 8001b76:	61fa      	str	r2, [r7, #28]
 8001b78:	e9d7 4506 	ldrd	r4, r5, [r7, #24]
 8001b7c:	4623      	mov	r3, r4
 8001b7e:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001b82:	4602      	mov	r2, r0
 8001b84:	4293      	cmp	r3, r2
 8001b86:	462b      	mov	r3, r5
 8001b88:	460a      	mov	r2, r1
 8001b8a:	4193      	sbcs	r3, r2
 8001b8c:	d205      	bcs.n	8001b9a <uavcan_node_Heartbeat_1_0_serialize_+0x35a>
 8001b8e:	4b72      	ldr	r3, [pc, #456]	; (8001d58 <uavcan_node_Heartbeat_1_0_serialize_+0x518>)
 8001b90:	4a72      	ldr	r2, [pc, #456]	; (8001d5c <uavcan_node_Heartbeat_1_0_serialize_+0x51c>)
 8001b92:	21c1      	movs	r1, #193	; 0xc1
 8001b94:	4872      	ldr	r0, [pc, #456]	; (8001d60 <uavcan_node_Heartbeat_1_0_serialize_+0x520>)
 8001b96:	f007 f939 	bl	8008e0c <__assert_func>
        size_t _size_bytes1_ = 1UL;  // Nested object (max) size, in bytes.
 8001b9a:	2301      	movs	r3, #1
 8001b9c:	667b      	str	r3, [r7, #100]	; 0x64
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8001b9e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001ba0:	f003 0307 	and.w	r3, r3, #7
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d005      	beq.n	8001bb4 <uavcan_node_Heartbeat_1_0_serialize_+0x374>
 8001ba8:	4b6e      	ldr	r3, [pc, #440]	; (8001d64 <uavcan_node_Heartbeat_1_0_serialize_+0x524>)
 8001baa:	4a6c      	ldr	r2, [pc, #432]	; (8001d5c <uavcan_node_Heartbeat_1_0_serialize_+0x51c>)
 8001bac:	21c3      	movs	r1, #195	; 0xc3
 8001bae:	486c      	ldr	r0, [pc, #432]	; (8001d60 <uavcan_node_Heartbeat_1_0_serialize_+0x520>)
 8001bb0:	f007 f92c 	bl	8008e0c <__assert_func>
        NUNAVUT_ASSERT((offset_bits / 8U + _size_bytes1_) <= capacity_bytes);
 8001bb4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001bb6:	08da      	lsrs	r2, r3, #3
 8001bb8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001bba:	4413      	add	r3, r2
 8001bbc:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8001bbe:	429a      	cmp	r2, r3
 8001bc0:	d205      	bcs.n	8001bce <uavcan_node_Heartbeat_1_0_serialize_+0x38e>
 8001bc2:	4b69      	ldr	r3, [pc, #420]	; (8001d68 <uavcan_node_Heartbeat_1_0_serialize_+0x528>)
 8001bc4:	4a65      	ldr	r2, [pc, #404]	; (8001d5c <uavcan_node_Heartbeat_1_0_serialize_+0x51c>)
 8001bc6:	21c4      	movs	r1, #196	; 0xc4
 8001bc8:	4865      	ldr	r0, [pc, #404]	; (8001d60 <uavcan_node_Heartbeat_1_0_serialize_+0x520>)
 8001bca:	f007 f91f 	bl	8008e0c <__assert_func>
        int8_t _err4_ = uavcan_node_Mode_1_0_serialize_(
 8001bce:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001bd0:	1d58      	adds	r0, r3, #5
            &obj->mode, &buffer[offset_bits / 8U], &_size_bytes1_);
 8001bd2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001bd4:	08db      	lsrs	r3, r3, #3
 8001bd6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001bd8:	4413      	add	r3, r2
        int8_t _err4_ = uavcan_node_Mode_1_0_serialize_(
 8001bda:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8001bde:	4619      	mov	r1, r3
 8001be0:	f7ff fd76 	bl	80016d0 <uavcan_node_Mode_1_0_serialize_>
 8001be4:	4603      	mov	r3, r0
 8001be6:	f887 3071 	strb.w	r3, [r7, #113]	; 0x71
        if (_err4_ < 0)
 8001bea:	f997 3071 	ldrsb.w	r3, [r7, #113]	; 0x71
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	da02      	bge.n	8001bf8 <uavcan_node_Heartbeat_1_0_serialize_+0x3b8>
        {
            return _err4_;
 8001bf2:	f997 3071 	ldrsb.w	r3, [r7, #113]	; 0x71
 8001bf6:	e0aa      	b.n	8001d4e <uavcan_node_Heartbeat_1_0_serialize_+0x50e>
        }
        // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
        NUNAVUT_ASSERT((_size_bytes1_ * 8U) == 8ULL);
 8001bf8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001bfa:	00db      	lsls	r3, r3, #3
 8001bfc:	2b08      	cmp	r3, #8
 8001bfe:	d005      	beq.n	8001c0c <uavcan_node_Heartbeat_1_0_serialize_+0x3cc>
 8001c00:	4b5a      	ldr	r3, [pc, #360]	; (8001d6c <uavcan_node_Heartbeat_1_0_serialize_+0x52c>)
 8001c02:	4a56      	ldr	r2, [pc, #344]	; (8001d5c <uavcan_node_Heartbeat_1_0_serialize_+0x51c>)
 8001c04:	21cc      	movs	r1, #204	; 0xcc
 8001c06:	4856      	ldr	r0, [pc, #344]	; (8001d60 <uavcan_node_Heartbeat_1_0_serialize_+0x520>)
 8001c08:	f007 f900 	bl	8008e0c <__assert_func>
        offset_bits += _size_bytes1_ * 8U;  // Advance by the size of the nested object.
 8001c0c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001c0e:	00db      	lsls	r3, r3, #3
 8001c10:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8001c12:	4413      	add	r3, r2
 8001c14:	67fb      	str	r3, [r7, #124]	; 0x7c
        NUNAVUT_ASSERT(offset_bits <= (capacity_bytes * 8U));
 8001c16:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001c18:	00db      	lsls	r3, r3, #3
 8001c1a:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8001c1c:	429a      	cmp	r2, r3
 8001c1e:	d905      	bls.n	8001c2c <uavcan_node_Heartbeat_1_0_serialize_+0x3ec>
 8001c20:	4b53      	ldr	r3, [pc, #332]	; (8001d70 <uavcan_node_Heartbeat_1_0_serialize_+0x530>)
 8001c22:	4a4e      	ldr	r2, [pc, #312]	; (8001d5c <uavcan_node_Heartbeat_1_0_serialize_+0x51c>)
 8001c24:	21ce      	movs	r1, #206	; 0xce
 8001c26:	484e      	ldr	r0, [pc, #312]	; (8001d60 <uavcan_node_Heartbeat_1_0_serialize_+0x520>)
 8001c28:	f007 f8f0 	bl	8008e0c <__assert_func>
    }
    {   // saturated uint8 vendor_specific_status_code
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8001c2c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001c2e:	f003 0307 	and.w	r3, r3, #7
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d005      	beq.n	8001c42 <uavcan_node_Heartbeat_1_0_serialize_+0x402>
 8001c36:	4b4b      	ldr	r3, [pc, #300]	; (8001d64 <uavcan_node_Heartbeat_1_0_serialize_+0x524>)
 8001c38:	4a48      	ldr	r2, [pc, #288]	; (8001d5c <uavcan_node_Heartbeat_1_0_serialize_+0x51c>)
 8001c3a:	21d1      	movs	r1, #209	; 0xd1
 8001c3c:	4848      	ldr	r0, [pc, #288]	; (8001d60 <uavcan_node_Heartbeat_1_0_serialize_+0x520>)
 8001c3e:	f007 f8e5 	bl	8008e0c <__assert_func>
        NUNAVUT_ASSERT((offset_bits + 8ULL) <= (capacity_bytes * 8U));
 8001c42:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001c44:	2200      	movs	r2, #0
 8001c46:	613b      	str	r3, [r7, #16]
 8001c48:	617a      	str	r2, [r7, #20]
 8001c4a:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8001c4e:	460b      	mov	r3, r1
 8001c50:	3308      	adds	r3, #8
 8001c52:	60bb      	str	r3, [r7, #8]
 8001c54:	4613      	mov	r3, r2
 8001c56:	f143 0300 	adc.w	r3, r3, #0
 8001c5a:	60fb      	str	r3, [r7, #12]
 8001c5c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001c5e:	00db      	lsls	r3, r3, #3
 8001c60:	2200      	movs	r2, #0
 8001c62:	603b      	str	r3, [r7, #0]
 8001c64:	607a      	str	r2, [r7, #4]
 8001c66:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001c6a:	4623      	mov	r3, r4
 8001c6c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001c70:	4602      	mov	r2, r0
 8001c72:	4293      	cmp	r3, r2
 8001c74:	462b      	mov	r3, r5
 8001c76:	460a      	mov	r2, r1
 8001c78:	4193      	sbcs	r3, r2
 8001c7a:	d205      	bcs.n	8001c88 <uavcan_node_Heartbeat_1_0_serialize_+0x448>
 8001c7c:	4b36      	ldr	r3, [pc, #216]	; (8001d58 <uavcan_node_Heartbeat_1_0_serialize_+0x518>)
 8001c7e:	4a37      	ldr	r2, [pc, #220]	; (8001d5c <uavcan_node_Heartbeat_1_0_serialize_+0x51c>)
 8001c80:	21d2      	movs	r1, #210	; 0xd2
 8001c82:	4837      	ldr	r0, [pc, #220]	; (8001d60 <uavcan_node_Heartbeat_1_0_serialize_+0x520>)
 8001c84:	f007 f8c2 	bl	8008e0c <__assert_func>
        // Saturation code not emitted -- native representation matches the serialized representation.
        buffer[offset_bits / 8U] = (uint8_t)(obj->vendor_specific_status_code);  // C std, 6.3.1.3 Signed and unsigned integers
 8001c88:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001c8a:	08db      	lsrs	r3, r3, #3
 8001c8c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001c8e:	4413      	add	r3, r2
 8001c90:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8001c92:	7992      	ldrb	r2, [r2, #6]
 8001c94:	701a      	strb	r2, [r3, #0]
        offset_bits += 8U;
 8001c96:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001c98:	3308      	adds	r3, #8
 8001c9a:	67fb      	str	r3, [r7, #124]	; 0x7c
    }
    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 8001c9c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001c9e:	f003 0307 	and.w	r3, r3, #7
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d03a      	beq.n	8001d1c <uavcan_node_Heartbeat_1_0_serialize_+0x4dc>
    {
        const uint8_t _pad2_ = (uint8_t)(8U - offset_bits % 8U);
 8001ca6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001ca8:	b2db      	uxtb	r3, r3
 8001caa:	f003 0307 	and.w	r3, r3, #7
 8001cae:	b2db      	uxtb	r3, r3
 8001cb0:	f1c3 0308 	rsb	r3, r3, #8
 8001cb4:	f887 3070 	strb.w	r3, [r7, #112]	; 0x70
        NUNAVUT_ASSERT(_pad2_ > 0);
 8001cb8:	f897 3070 	ldrb.w	r3, [r7, #112]	; 0x70
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d105      	bne.n	8001ccc <uavcan_node_Heartbeat_1_0_serialize_+0x48c>
 8001cc0:	4b2c      	ldr	r3, [pc, #176]	; (8001d74 <uavcan_node_Heartbeat_1_0_serialize_+0x534>)
 8001cc2:	4a26      	ldr	r2, [pc, #152]	; (8001d5c <uavcan_node_Heartbeat_1_0_serialize_+0x51c>)
 8001cc4:	21da      	movs	r1, #218	; 0xda
 8001cc6:	4826      	ldr	r0, [pc, #152]	; (8001d60 <uavcan_node_Heartbeat_1_0_serialize_+0x520>)
 8001cc8:	f007 f8a0 	bl	8008e0c <__assert_func>
        const int8_t _err5_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad2_);  // Optimize?
 8001ccc:	f897 3070 	ldrb.w	r3, [r7, #112]	; 0x70
 8001cd0:	9302      	str	r3, [sp, #8]
 8001cd2:	f04f 0200 	mov.w	r2, #0
 8001cd6:	f04f 0300 	mov.w	r3, #0
 8001cda:	e9cd 2300 	strd	r2, r3, [sp]
 8001cde:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8001ce0:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8001ce2:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8001ce4:	f7ff fa6e 	bl	80011c4 <nunavutSetUxx>
 8001ce8:	4603      	mov	r3, r0
 8001cea:	f887 306f 	strb.w	r3, [r7, #111]	; 0x6f
        if (_err5_ < 0)
 8001cee:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	da02      	bge.n	8001cfc <uavcan_node_Heartbeat_1_0_serialize_+0x4bc>
        {
            return _err5_;
 8001cf6:	f997 306f 	ldrsb.w	r3, [r7, #111]	; 0x6f
 8001cfa:	e028      	b.n	8001d4e <uavcan_node_Heartbeat_1_0_serialize_+0x50e>
        }
        offset_bits += _pad2_;
 8001cfc:	f897 3070 	ldrb.w	r3, [r7, #112]	; 0x70
 8001d00:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8001d02:	4413      	add	r3, r2
 8001d04:	67fb      	str	r3, [r7, #124]	; 0x7c
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8001d06:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001d08:	f003 0307 	and.w	r3, r3, #7
 8001d0c:	2b00      	cmp	r3, #0
 8001d0e:	d005      	beq.n	8001d1c <uavcan_node_Heartbeat_1_0_serialize_+0x4dc>
 8001d10:	4b14      	ldr	r3, [pc, #80]	; (8001d64 <uavcan_node_Heartbeat_1_0_serialize_+0x524>)
 8001d12:	4a12      	ldr	r2, [pc, #72]	; (8001d5c <uavcan_node_Heartbeat_1_0_serialize_+0x51c>)
 8001d14:	21e1      	movs	r1, #225	; 0xe1
 8001d16:	4812      	ldr	r0, [pc, #72]	; (8001d60 <uavcan_node_Heartbeat_1_0_serialize_+0x520>)
 8001d18:	f007 f878 	bl	8008e0c <__assert_func>
    }
    // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
    NUNAVUT_ASSERT(offset_bits == 56ULL);
 8001d1c:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001d1e:	2b38      	cmp	r3, #56	; 0x38
 8001d20:	d005      	beq.n	8001d2e <uavcan_node_Heartbeat_1_0_serialize_+0x4ee>
 8001d22:	4b15      	ldr	r3, [pc, #84]	; (8001d78 <uavcan_node_Heartbeat_1_0_serialize_+0x538>)
 8001d24:	4a0d      	ldr	r2, [pc, #52]	; (8001d5c <uavcan_node_Heartbeat_1_0_serialize_+0x51c>)
 8001d26:	21e4      	movs	r1, #228	; 0xe4
 8001d28:	480d      	ldr	r0, [pc, #52]	; (8001d60 <uavcan_node_Heartbeat_1_0_serialize_+0x520>)
 8001d2a:	f007 f86f 	bl	8008e0c <__assert_func>
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8001d2e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001d30:	f003 0307 	and.w	r3, r3, #7
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d005      	beq.n	8001d44 <uavcan_node_Heartbeat_1_0_serialize_+0x504>
 8001d38:	4b0a      	ldr	r3, [pc, #40]	; (8001d64 <uavcan_node_Heartbeat_1_0_serialize_+0x524>)
 8001d3a:	4a08      	ldr	r2, [pc, #32]	; (8001d5c <uavcan_node_Heartbeat_1_0_serialize_+0x51c>)
 8001d3c:	21e5      	movs	r1, #229	; 0xe5
 8001d3e:	4808      	ldr	r0, [pc, #32]	; (8001d60 <uavcan_node_Heartbeat_1_0_serialize_+0x520>)
 8001d40:	f007 f864 	bl	8008e0c <__assert_func>
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 8001d44:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001d46:	08da      	lsrs	r2, r3, #3
 8001d48:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001d4a:	601a      	str	r2, [r3, #0]
    return NUNAVUT_SUCCESS;
 8001d4c:	2300      	movs	r3, #0
}
 8001d4e:	4618      	mov	r0, r3
 8001d50:	3780      	adds	r7, #128	; 0x80
 8001d52:	46bd      	mov	sp, r7
 8001d54:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001d58:	0800bfb4 	.word	0x0800bfb4
 8001d5c:	0800cd68 	.word	0x0800cd68
 8001d60:	0800bf1c 	.word	0x0800bf1c
 8001d64:	0800bdbc 	.word	0x0800bdbc
 8001d68:	0800c070 	.word	0x0800c070
 8001d6c:	0800c0a8 	.word	0x0800c0a8
 8001d70:	0800c03c 	.word	0x0800c03c
 8001d74:	0800c0c8 	.word	0x0800c0c8
 8001d78:	0800c0d4 	.word	0x0800c0d4

08001d7c <uavcan_primitive_array_Real64_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_array_Real64_1_0_deserialize_(
    uavcan_primitive_array_Real64_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8001d7c:	b580      	push	{r7, lr}
 8001d7e:	b088      	sub	sp, #32
 8001d80:	af00      	add	r7, sp, #0
 8001d82:	60f8      	str	r0, [r7, #12]
 8001d84:	60b9      	str	r1, [r7, #8]
 8001d86:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d009      	beq.n	8001da2 <uavcan_primitive_array_Real64_1_0_deserialize_+0x26>
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d006      	beq.n	8001da2 <uavcan_primitive_array_Real64_1_0_deserialize_+0x26>
 8001d94:	68bb      	ldr	r3, [r7, #8]
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d106      	bne.n	8001da8 <uavcan_primitive_array_Real64_1_0_deserialize_+0x2c>
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d002      	beq.n	8001da8 <uavcan_primitive_array_Real64_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8001da2:	f06f 0301 	mvn.w	r3, #1
 8001da6:	e08b      	b.n	8001ec0 <uavcan_primitive_array_Real64_1_0_deserialize_+0x144>
    }
    if (buffer == NULL)
 8001da8:	68bb      	ldr	r3, [r7, #8]
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d101      	bne.n	8001db2 <uavcan_primitive_array_Real64_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 8001dae:	4b46      	ldr	r3, [pc, #280]	; (8001ec8 <uavcan_primitive_array_Real64_1_0_deserialize_+0x14c>)
 8001db0:	60bb      	str	r3, [r7, #8]
    }
    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	617b      	str	r3, [r7, #20]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 8001db8:	697b      	ldr	r3, [r7, #20]
 8001dba:	00db      	lsls	r3, r3, #3
 8001dbc:	613b      	str	r3, [r7, #16]
    size_t offset_bits = 0U;
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	61fb      	str	r3, [r7, #28]
    // saturated float64[<=32] value
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8001dc2:	69fb      	ldr	r3, [r7, #28]
 8001dc4:	f003 0307 	and.w	r3, r3, #7
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d005      	beq.n	8001dd8 <uavcan_primitive_array_Real64_1_0_deserialize_+0x5c>
 8001dcc:	4b3f      	ldr	r3, [pc, #252]	; (8001ecc <uavcan_primitive_array_Real64_1_0_deserialize_+0x150>)
 8001dce:	4a40      	ldr	r2, [pc, #256]	; (8001ed0 <uavcan_primitive_array_Real64_1_0_deserialize_+0x154>)
 8001dd0:	21ce      	movs	r1, #206	; 0xce
 8001dd2:	4840      	ldr	r0, [pc, #256]	; (8001ed4 <uavcan_primitive_array_Real64_1_0_deserialize_+0x158>)
 8001dd4:	f007 f81a 	bl	8008e0c <__assert_func>
    // Array length prefix: truncated uint8
    if ((offset_bits + 8U) <= capacity_bits)
 8001dd8:	69fb      	ldr	r3, [r7, #28]
 8001dda:	3308      	adds	r3, #8
 8001ddc:	693a      	ldr	r2, [r7, #16]
 8001dde:	429a      	cmp	r2, r3
 8001de0:	d309      	bcc.n	8001df6 <uavcan_primitive_array_Real64_1_0_deserialize_+0x7a>
    {
        out_obj->value.count = buffer[offset_bits / 8U] & 255U;
 8001de2:	69fb      	ldr	r3, [r7, #28]
 8001de4:	08db      	lsrs	r3, r3, #3
 8001de6:	68ba      	ldr	r2, [r7, #8]
 8001de8:	4413      	add	r3, r2
 8001dea:	781b      	ldrb	r3, [r3, #0]
 8001dec:	461a      	mov	r2, r3
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 8001df4:	e003      	b.n	8001dfe <uavcan_primitive_array_Real64_1_0_deserialize_+0x82>
    }
    else
    {
        out_obj->value.count = 0U;
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	2200      	movs	r2, #0
 8001dfa:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    }
    offset_bits += 8U;
 8001dfe:	69fb      	ldr	r3, [r7, #28]
 8001e00:	3308      	adds	r3, #8
 8001e02:	61fb      	str	r3, [r7, #28]
    if (out_obj->value.count > 32U)
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8001e0a:	2b20      	cmp	r3, #32
 8001e0c:	d902      	bls.n	8001e14 <uavcan_primitive_array_Real64_1_0_deserialize_+0x98>
    {
        return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8001e0e:	f06f 0309 	mvn.w	r3, #9
 8001e12:	e055      	b.n	8001ec0 <uavcan_primitive_array_Real64_1_0_deserialize_+0x144>
    }
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8001e14:	69fb      	ldr	r3, [r7, #28]
 8001e16:	f003 0307 	and.w	r3, r3, #7
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d005      	beq.n	8001e2a <uavcan_primitive_array_Real64_1_0_deserialize_+0xae>
 8001e1e:	4b2b      	ldr	r3, [pc, #172]	; (8001ecc <uavcan_primitive_array_Real64_1_0_deserialize_+0x150>)
 8001e20:	4a2b      	ldr	r2, [pc, #172]	; (8001ed0 <uavcan_primitive_array_Real64_1_0_deserialize_+0x154>)
 8001e22:	21dd      	movs	r1, #221	; 0xdd
 8001e24:	482b      	ldr	r0, [pc, #172]	; (8001ed4 <uavcan_primitive_array_Real64_1_0_deserialize_+0x158>)
 8001e26:	f006 fff1 	bl	8008e0c <__assert_func>
    for (size_t _index1_ = 0U; _index1_ < out_obj->value.count; ++_index1_)
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	61bb      	str	r3, [r7, #24]
 8001e2e:	e01d      	b.n	8001e6c <uavcan_primitive_array_Real64_1_0_deserialize_+0xf0>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8001e30:	69fb      	ldr	r3, [r7, #28]
 8001e32:	f003 0307 	and.w	r3, r3, #7
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d005      	beq.n	8001e46 <uavcan_primitive_array_Real64_1_0_deserialize_+0xca>
 8001e3a:	4b24      	ldr	r3, [pc, #144]	; (8001ecc <uavcan_primitive_array_Real64_1_0_deserialize_+0x150>)
 8001e3c:	4a24      	ldr	r2, [pc, #144]	; (8001ed0 <uavcan_primitive_array_Real64_1_0_deserialize_+0x154>)
 8001e3e:	21e0      	movs	r1, #224	; 0xe0
 8001e40:	4824      	ldr	r0, [pc, #144]	; (8001ed4 <uavcan_primitive_array_Real64_1_0_deserialize_+0x158>)
 8001e42:	f006 ffe3 	bl	8008e0c <__assert_func>
        out_obj->value.elements[_index1_] = nunavutGetF64(&buffer[0], capacity_bytes, offset_bits);
 8001e46:	69fa      	ldr	r2, [r7, #28]
 8001e48:	6979      	ldr	r1, [r7, #20]
 8001e4a:	68b8      	ldr	r0, [r7, #8]
 8001e4c:	f7ff fb70 	bl	8001530 <nunavutGetF64>
 8001e50:	4602      	mov	r2, r0
 8001e52:	460b      	mov	r3, r1
 8001e54:	68f8      	ldr	r0, [r7, #12]
 8001e56:	69b9      	ldr	r1, [r7, #24]
 8001e58:	00c9      	lsls	r1, r1, #3
 8001e5a:	4401      	add	r1, r0
 8001e5c:	e9c1 2300 	strd	r2, r3, [r1]
        offset_bits += 64U;
 8001e60:	69fb      	ldr	r3, [r7, #28]
 8001e62:	3340      	adds	r3, #64	; 0x40
 8001e64:	61fb      	str	r3, [r7, #28]
    for (size_t _index1_ = 0U; _index1_ < out_obj->value.count; ++_index1_)
 8001e66:	69bb      	ldr	r3, [r7, #24]
 8001e68:	3301      	adds	r3, #1
 8001e6a:	61bb      	str	r3, [r7, #24]
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8001e72:	69ba      	ldr	r2, [r7, #24]
 8001e74:	429a      	cmp	r2, r3
 8001e76:	d3db      	bcc.n	8001e30 <uavcan_primitive_array_Real64_1_0_deserialize_+0xb4>
    }
    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 8001e78:	69fb      	ldr	r3, [r7, #28]
 8001e7a:	3307      	adds	r3, #7
 8001e7c:	f023 0307 	bic.w	r3, r3, #7
 8001e80:	61fb      	str	r3, [r7, #28]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8001e82:	69fb      	ldr	r3, [r7, #28]
 8001e84:	f003 0307 	and.w	r3, r3, #7
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d005      	beq.n	8001e98 <uavcan_primitive_array_Real64_1_0_deserialize_+0x11c>
 8001e8c:	4b0f      	ldr	r3, [pc, #60]	; (8001ecc <uavcan_primitive_array_Real64_1_0_deserialize_+0x150>)
 8001e8e:	4a10      	ldr	r2, [pc, #64]	; (8001ed0 <uavcan_primitive_array_Real64_1_0_deserialize_+0x154>)
 8001e90:	21e5      	movs	r1, #229	; 0xe5
 8001e92:	4810      	ldr	r0, [pc, #64]	; (8001ed4 <uavcan_primitive_array_Real64_1_0_deserialize_+0x158>)
 8001e94:	f006 ffba 	bl	8008e0c <__assert_func>
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 8001e98:	6939      	ldr	r1, [r7, #16]
 8001e9a:	69f8      	ldr	r0, [r7, #28]
 8001e9c:	f7ff f822 	bl	8000ee4 <nunavutChooseMin>
 8001ea0:	4603      	mov	r3, r0
 8001ea2:	08da      	lsrs	r2, r3, #3
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	697a      	ldr	r2, [r7, #20]
 8001eae:	429a      	cmp	r2, r3
 8001eb0:	d205      	bcs.n	8001ebe <uavcan_primitive_array_Real64_1_0_deserialize_+0x142>
 8001eb2:	4b09      	ldr	r3, [pc, #36]	; (8001ed8 <uavcan_primitive_array_Real64_1_0_deserialize_+0x15c>)
 8001eb4:	4a06      	ldr	r2, [pc, #24]	; (8001ed0 <uavcan_primitive_array_Real64_1_0_deserialize_+0x154>)
 8001eb6:	21e7      	movs	r1, #231	; 0xe7
 8001eb8:	4806      	ldr	r0, [pc, #24]	; (8001ed4 <uavcan_primitive_array_Real64_1_0_deserialize_+0x158>)
 8001eba:	f006 ffa7 	bl	8008e0c <__assert_func>
    return NUNAVUT_SUCCESS;
 8001ebe:	2300      	movs	r3, #0
}
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	3720      	adds	r7, #32
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	bd80      	pop	{r7, pc}
 8001ec8:	0800c0ec 	.word	0x0800c0ec
 8001ecc:	0800bdbc 	.word	0x0800bdbc
 8001ed0:	0800ce80 	.word	0x0800ce80
 8001ed4:	0800c0f0 	.word	0x0800c0f0
 8001ed8:	0800c160 	.word	0x0800c160

08001edc <uavcan_primitive_String_1_0_serialize_>:
///                                 layer. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_String_1_0_serialize_(
    const uavcan_primitive_String_1_0* const obj, uint8_t* const buffer,  size_t* const inout_buffer_size_bytes)
{
 8001edc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001ee0:	b094      	sub	sp, #80	; 0x50
 8001ee2:	af04      	add	r7, sp, #16
 8001ee4:	62f8      	str	r0, [r7, #44]	; 0x2c
 8001ee6:	62b9      	str	r1, [r7, #40]	; 0x28
 8001ee8:	627a      	str	r2, [r7, #36]	; 0x24
    if ((obj == NULL) || (buffer == NULL) || (inout_buffer_size_bytes == NULL))
 8001eea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d005      	beq.n	8001efc <uavcan_primitive_String_1_0_serialize_+0x20>
 8001ef0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d002      	beq.n	8001efc <uavcan_primitive_String_1_0_serialize_+0x20>
 8001ef6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d102      	bne.n	8001f02 <uavcan_primitive_String_1_0_serialize_+0x26>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8001efc:	f06f 0301 	mvn.w	r3, #1
 8001f00:	e108      	b.n	8002114 <uavcan_primitive_String_1_0_serialize_+0x238>
    }
    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8001f02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	637b      	str	r3, [r7, #52]	; 0x34
    if ((8U * (size_t) capacity_bytes) < 2064UL)
 8001f08:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001f0a:	00db      	lsls	r3, r3, #3
 8001f0c:	f5b3 6f01 	cmp.w	r3, #2064	; 0x810
 8001f10:	d202      	bcs.n	8001f18 <uavcan_primitive_String_1_0_serialize_+0x3c>
    {
        return -NUNAVUT_ERROR_SERIALIZATION_BUFFER_TOO_SMALL;
 8001f12:	f06f 0302 	mvn.w	r3, #2
 8001f16:	e0fd      	b.n	8002114 <uavcan_primitive_String_1_0_serialize_+0x238>
    }
    // Notice that fields that are not an integer number of bytes long may overrun the space allocated for them
    // in the serialization buffer up to the next byte boundary. This is by design and is guaranteed to be safe.
    size_t offset_bits = 0U;
 8001f18:	2300      	movs	r3, #0
 8001f1a:	63fb      	str	r3, [r7, #60]	; 0x3c
    {   // saturated uint8[<=256] value
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8001f1c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001f1e:	f003 0307 	and.w	r3, r3, #7
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d005      	beq.n	8001f32 <uavcan_primitive_String_1_0_serialize_+0x56>
 8001f26:	4b7e      	ldr	r3, [pc, #504]	; (8002120 <uavcan_primitive_String_1_0_serialize_+0x244>)
 8001f28:	4a7e      	ldr	r2, [pc, #504]	; (8002124 <uavcan_primitive_String_1_0_serialize_+0x248>)
 8001f2a:	2181      	movs	r1, #129	; 0x81
 8001f2c:	487e      	ldr	r0, [pc, #504]	; (8002128 <uavcan_primitive_String_1_0_serialize_+0x24c>)
 8001f2e:	f006 ff6d 	bl	8008e0c <__assert_func>
        NUNAVUT_ASSERT((offset_bits + 2064ULL) <= (capacity_bytes * 8U));
 8001f32:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001f34:	2200      	movs	r2, #0
 8001f36:	469a      	mov	sl, r3
 8001f38:	4693      	mov	fp, r2
 8001f3a:	f51a 6801 	adds.w	r8, sl, #2064	; 0x810
 8001f3e:	f14b 0900 	adc.w	r9, fp, #0
 8001f42:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001f44:	00db      	lsls	r3, r3, #3
 8001f46:	2200      	movs	r2, #0
 8001f48:	61bb      	str	r3, [r7, #24]
 8001f4a:	61fa      	str	r2, [r7, #28]
 8001f4c:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8001f50:	460b      	mov	r3, r1
 8001f52:	4543      	cmp	r3, r8
 8001f54:	4613      	mov	r3, r2
 8001f56:	eb73 0309 	sbcs.w	r3, r3, r9
 8001f5a:	d205      	bcs.n	8001f68 <uavcan_primitive_String_1_0_serialize_+0x8c>
 8001f5c:	4b73      	ldr	r3, [pc, #460]	; (800212c <uavcan_primitive_String_1_0_serialize_+0x250>)
 8001f5e:	4a71      	ldr	r2, [pc, #452]	; (8002124 <uavcan_primitive_String_1_0_serialize_+0x248>)
 8001f60:	2182      	movs	r1, #130	; 0x82
 8001f62:	4871      	ldr	r0, [pc, #452]	; (8002128 <uavcan_primitive_String_1_0_serialize_+0x24c>)
 8001f64:	f006 ff52 	bl	8008e0c <__assert_func>
        if (obj->value.count > 256)
 8001f68:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f6a:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8001f6e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001f72:	d902      	bls.n	8001f7a <uavcan_primitive_String_1_0_serialize_+0x9e>
        {
            return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 8001f74:	f06f 0309 	mvn.w	r3, #9
 8001f78:	e0cc      	b.n	8002114 <uavcan_primitive_String_1_0_serialize_+0x238>
        }
        // Array length prefix: truncated uint16
        const int8_t _err0_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, obj->value.count, 16U);
 8001f7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f7c:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8001f80:	2200      	movs	r2, #0
 8001f82:	613b      	str	r3, [r7, #16]
 8001f84:	617a      	str	r2, [r7, #20]
 8001f86:	2310      	movs	r3, #16
 8001f88:	9302      	str	r3, [sp, #8]
 8001f8a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001f8e:	e9cd 2300 	strd	r2, r3, [sp]
 8001f92:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8001f94:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8001f96:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001f98:	f7ff f914 	bl	80011c4 <nunavutSetUxx>
 8001f9c:	4603      	mov	r3, r0
 8001f9e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
        if (_err0_ < 0)
 8001fa2:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	da02      	bge.n	8001fb0 <uavcan_primitive_String_1_0_serialize_+0xd4>
        {
            return _err0_;
 8001faa:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8001fae:	e0b1      	b.n	8002114 <uavcan_primitive_String_1_0_serialize_+0x238>
        }
        offset_bits += 16U;
 8001fb0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001fb2:	3310      	adds	r3, #16
 8001fb4:	63fb      	str	r3, [r7, #60]	; 0x3c
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8001fb6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001fb8:	f003 0307 	and.w	r3, r3, #7
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d005      	beq.n	8001fcc <uavcan_primitive_String_1_0_serialize_+0xf0>
 8001fc0:	4b57      	ldr	r3, [pc, #348]	; (8002120 <uavcan_primitive_String_1_0_serialize_+0x244>)
 8001fc2:	4a58      	ldr	r2, [pc, #352]	; (8002124 <uavcan_primitive_String_1_0_serialize_+0x248>)
 8001fc4:	218e      	movs	r1, #142	; 0x8e
 8001fc6:	4858      	ldr	r0, [pc, #352]	; (8002128 <uavcan_primitive_String_1_0_serialize_+0x24c>)
 8001fc8:	f006 ff20 	bl	8008e0c <__assert_func>
        for (size_t _index0_ = 0U; _index0_ < obj->value.count; ++_index0_)
 8001fcc:	2300      	movs	r3, #0
 8001fce:	63bb      	str	r3, [r7, #56]	; 0x38
 8001fd0:	e037      	b.n	8002042 <uavcan_primitive_String_1_0_serialize_+0x166>
        {
            NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8001fd2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001fd4:	f003 0307 	and.w	r3, r3, #7
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d005      	beq.n	8001fe8 <uavcan_primitive_String_1_0_serialize_+0x10c>
 8001fdc:	4b50      	ldr	r3, [pc, #320]	; (8002120 <uavcan_primitive_String_1_0_serialize_+0x244>)
 8001fde:	4a51      	ldr	r2, [pc, #324]	; (8002124 <uavcan_primitive_String_1_0_serialize_+0x248>)
 8001fe0:	2191      	movs	r1, #145	; 0x91
 8001fe2:	4851      	ldr	r0, [pc, #324]	; (8002128 <uavcan_primitive_String_1_0_serialize_+0x24c>)
 8001fe4:	f006 ff12 	bl	8008e0c <__assert_func>
            NUNAVUT_ASSERT((offset_bits + 8ULL) <= (capacity_bytes * 8U));
 8001fe8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001fea:	2200      	movs	r2, #0
 8001fec:	60bb      	str	r3, [r7, #8]
 8001fee:	60fa      	str	r2, [r7, #12]
 8001ff0:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8001ff4:	460b      	mov	r3, r1
 8001ff6:	f113 0408 	adds.w	r4, r3, #8
 8001ffa:	4613      	mov	r3, r2
 8001ffc:	f143 0500 	adc.w	r5, r3, #0
 8002000:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002002:	00db      	lsls	r3, r3, #3
 8002004:	2200      	movs	r2, #0
 8002006:	603b      	str	r3, [r7, #0]
 8002008:	607a      	str	r2, [r7, #4]
 800200a:	e9d7 1200 	ldrd	r1, r2, [r7]
 800200e:	460b      	mov	r3, r1
 8002010:	42a3      	cmp	r3, r4
 8002012:	4613      	mov	r3, r2
 8002014:	41ab      	sbcs	r3, r5
 8002016:	d205      	bcs.n	8002024 <uavcan_primitive_String_1_0_serialize_+0x148>
 8002018:	4b45      	ldr	r3, [pc, #276]	; (8002130 <uavcan_primitive_String_1_0_serialize_+0x254>)
 800201a:	4a42      	ldr	r2, [pc, #264]	; (8002124 <uavcan_primitive_String_1_0_serialize_+0x248>)
 800201c:	2192      	movs	r1, #146	; 0x92
 800201e:	4842      	ldr	r0, [pc, #264]	; (8002128 <uavcan_primitive_String_1_0_serialize_+0x24c>)
 8002020:	f006 fef4 	bl	8008e0c <__assert_func>
            // Saturation code not emitted -- native representation matches the serialized representation.
            buffer[offset_bits / 8U] = (uint8_t)(obj->value.elements[_index0_]);  // C std, 6.3.1.3 Signed and unsigned integers
 8002024:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002026:	08db      	lsrs	r3, r3, #3
 8002028:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800202a:	4413      	add	r3, r2
 800202c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800202e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002030:	440a      	add	r2, r1
 8002032:	7812      	ldrb	r2, [r2, #0]
 8002034:	701a      	strb	r2, [r3, #0]
            offset_bits += 8U;
 8002036:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002038:	3308      	adds	r3, #8
 800203a:	63fb      	str	r3, [r7, #60]	; 0x3c
        for (size_t _index0_ = 0U; _index0_ < obj->value.count; ++_index0_)
 800203c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800203e:	3301      	adds	r3, #1
 8002040:	63bb      	str	r3, [r7, #56]	; 0x38
 8002042:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002044:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8002048:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800204a:	429a      	cmp	r2, r3
 800204c:	d3c1      	bcc.n	8001fd2 <uavcan_primitive_String_1_0_serialize_+0xf6>
        }
    }
    if (offset_bits % 8U != 0U)  // Pad to 8 bits. TODO: Eliminate redundant padding checks.
 800204e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002050:	f003 0307 	and.w	r3, r3, #7
 8002054:	2b00      	cmp	r3, #0
 8002056:	d03a      	beq.n	80020ce <uavcan_primitive_String_1_0_serialize_+0x1f2>
    {
        const uint8_t _pad0_ = (uint8_t)(8U - offset_bits % 8U);
 8002058:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800205a:	b2db      	uxtb	r3, r3
 800205c:	f003 0307 	and.w	r3, r3, #7
 8002060:	b2db      	uxtb	r3, r3
 8002062:	f1c3 0308 	rsb	r3, r3, #8
 8002066:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
        NUNAVUT_ASSERT(_pad0_ > 0);
 800206a:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 800206e:	2b00      	cmp	r3, #0
 8002070:	d105      	bne.n	800207e <uavcan_primitive_String_1_0_serialize_+0x1a2>
 8002072:	4b30      	ldr	r3, [pc, #192]	; (8002134 <uavcan_primitive_String_1_0_serialize_+0x258>)
 8002074:	4a2b      	ldr	r2, [pc, #172]	; (8002124 <uavcan_primitive_String_1_0_serialize_+0x248>)
 8002076:	219b      	movs	r1, #155	; 0x9b
 8002078:	482b      	ldr	r0, [pc, #172]	; (8002128 <uavcan_primitive_String_1_0_serialize_+0x24c>)
 800207a:	f006 fec7 	bl	8008e0c <__assert_func>
        const int8_t _err1_ = nunavutSetUxx(&buffer[0], capacity_bytes, offset_bits, 0U, _pad0_);  // Optimize?
 800207e:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8002082:	9302      	str	r3, [sp, #8]
 8002084:	f04f 0200 	mov.w	r2, #0
 8002088:	f04f 0300 	mov.w	r3, #0
 800208c:	e9cd 2300 	strd	r2, r3, [sp]
 8002090:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002092:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8002094:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8002096:	f7ff f895 	bl	80011c4 <nunavutSetUxx>
 800209a:	4603      	mov	r3, r0
 800209c:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
        if (_err1_ < 0)
 80020a0:	f997 3031 	ldrsb.w	r3, [r7, #49]	; 0x31
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	da02      	bge.n	80020ae <uavcan_primitive_String_1_0_serialize_+0x1d2>
        {
            return _err1_;
 80020a8:	f997 3031 	ldrsb.w	r3, [r7, #49]	; 0x31
 80020ac:	e032      	b.n	8002114 <uavcan_primitive_String_1_0_serialize_+0x238>
        }
        offset_bits += _pad0_;
 80020ae:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 80020b2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80020b4:	4413      	add	r3, r2
 80020b6:	63fb      	str	r3, [r7, #60]	; 0x3c
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 80020b8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80020ba:	f003 0307 	and.w	r3, r3, #7
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d005      	beq.n	80020ce <uavcan_primitive_String_1_0_serialize_+0x1f2>
 80020c2:	4b17      	ldr	r3, [pc, #92]	; (8002120 <uavcan_primitive_String_1_0_serialize_+0x244>)
 80020c4:	4a17      	ldr	r2, [pc, #92]	; (8002124 <uavcan_primitive_String_1_0_serialize_+0x248>)
 80020c6:	21a2      	movs	r1, #162	; 0xa2
 80020c8:	4817      	ldr	r0, [pc, #92]	; (8002128 <uavcan_primitive_String_1_0_serialize_+0x24c>)
 80020ca:	f006 fe9f 	bl	8008e0c <__assert_func>
    }
    // It is assumed that we know the exact type of the serialized entity, hence we expect the size to match.
    NUNAVUT_ASSERT(offset_bits >= 16ULL);
 80020ce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80020d0:	2b0f      	cmp	r3, #15
 80020d2:	d805      	bhi.n	80020e0 <uavcan_primitive_String_1_0_serialize_+0x204>
 80020d4:	4b18      	ldr	r3, [pc, #96]	; (8002138 <uavcan_primitive_String_1_0_serialize_+0x25c>)
 80020d6:	4a13      	ldr	r2, [pc, #76]	; (8002124 <uavcan_primitive_String_1_0_serialize_+0x248>)
 80020d8:	21a5      	movs	r1, #165	; 0xa5
 80020da:	4813      	ldr	r0, [pc, #76]	; (8002128 <uavcan_primitive_String_1_0_serialize_+0x24c>)
 80020dc:	f006 fe96 	bl	8008e0c <__assert_func>
    NUNAVUT_ASSERT(offset_bits <= 2064ULL);
 80020e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80020e2:	f5b3 6f01 	cmp.w	r3, #2064	; 0x810
 80020e6:	d905      	bls.n	80020f4 <uavcan_primitive_String_1_0_serialize_+0x218>
 80020e8:	4b14      	ldr	r3, [pc, #80]	; (800213c <uavcan_primitive_String_1_0_serialize_+0x260>)
 80020ea:	4a0e      	ldr	r2, [pc, #56]	; (8002124 <uavcan_primitive_String_1_0_serialize_+0x248>)
 80020ec:	21a6      	movs	r1, #166	; 0xa6
 80020ee:	480e      	ldr	r0, [pc, #56]	; (8002128 <uavcan_primitive_String_1_0_serialize_+0x24c>)
 80020f0:	f006 fe8c 	bl	8008e0c <__assert_func>
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 80020f4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80020f6:	f003 0307 	and.w	r3, r3, #7
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d005      	beq.n	800210a <uavcan_primitive_String_1_0_serialize_+0x22e>
 80020fe:	4b08      	ldr	r3, [pc, #32]	; (8002120 <uavcan_primitive_String_1_0_serialize_+0x244>)
 8002100:	4a08      	ldr	r2, [pc, #32]	; (8002124 <uavcan_primitive_String_1_0_serialize_+0x248>)
 8002102:	21a7      	movs	r1, #167	; 0xa7
 8002104:	4808      	ldr	r0, [pc, #32]	; (8002128 <uavcan_primitive_String_1_0_serialize_+0x24c>)
 8002106:	f006 fe81 	bl	8008e0c <__assert_func>
    *inout_buffer_size_bytes = (size_t) (offset_bits / 8U);
 800210a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800210c:	08da      	lsrs	r2, r3, #3
 800210e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002110:	601a      	str	r2, [r3, #0]
    return NUNAVUT_SUCCESS;
 8002112:	2300      	movs	r3, #0
}
 8002114:	4618      	mov	r0, r3
 8002116:	3740      	adds	r7, #64	; 0x40
 8002118:	46bd      	mov	sp, r7
 800211a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800211e:	bf00      	nop
 8002120:	0800bdbc 	.word	0x0800bdbc
 8002124:	0800ce58 	.word	0x0800ce58
 8002128:	0800c18c 	.word	0x0800c18c
 800212c:	0800c1f4 	.word	0x0800c1f4
 8002130:	0800bfb4 	.word	0x0800bfb4
 8002134:	0800be68 	.word	0x0800be68
 8002138:	0800c228 	.word	0x0800c228
 800213c:	0800c240 	.word	0x0800c240

08002140 <uavcan_primitive_String_1_0_deserialize_>:
///                                 was activated. In case of error this value is undefined.
///
/// @returns Negative on error, zero on success.
static inline int8_t uavcan_primitive_String_1_0_deserialize_(
    uavcan_primitive_String_1_0* const out_obj, const uint8_t* buffer, size_t* const inout_buffer_size_bytes)
{
 8002140:	b580      	push	{r7, lr}
 8002142:	b088      	sub	sp, #32
 8002144:	af00      	add	r7, sp, #0
 8002146:	60f8      	str	r0, [r7, #12]
 8002148:	60b9      	str	r1, [r7, #8]
 800214a:	607a      	str	r2, [r7, #4]
    if ((out_obj == NULL) || (inout_buffer_size_bytes == NULL) || ((buffer == NULL) && (0 != *inout_buffer_size_bytes)))
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	2b00      	cmp	r3, #0
 8002150:	d009      	beq.n	8002166 <uavcan_primitive_String_1_0_deserialize_+0x26>
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	2b00      	cmp	r3, #0
 8002156:	d006      	beq.n	8002166 <uavcan_primitive_String_1_0_deserialize_+0x26>
 8002158:	68bb      	ldr	r3, [r7, #8]
 800215a:	2b00      	cmp	r3, #0
 800215c:	d106      	bne.n	800216c <uavcan_primitive_String_1_0_deserialize_+0x2c>
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	2b00      	cmp	r3, #0
 8002164:	d002      	beq.n	800216c <uavcan_primitive_String_1_0_deserialize_+0x2c>
    {
        return -NUNAVUT_ERROR_INVALID_ARGUMENT;
 8002166:	f06f 0301 	mvn.w	r3, #1
 800216a:	e08c      	b.n	8002286 <uavcan_primitive_String_1_0_deserialize_+0x146>
    }
    if (buffer == NULL)
 800216c:	68bb      	ldr	r3, [r7, #8]
 800216e:	2b00      	cmp	r3, #0
 8002170:	d101      	bne.n	8002176 <uavcan_primitive_String_1_0_deserialize_+0x36>
    {
        buffer = (const uint8_t*)"";
 8002172:	4b47      	ldr	r3, [pc, #284]	; (8002290 <uavcan_primitive_String_1_0_deserialize_+0x150>)
 8002174:	60bb      	str	r3, [r7, #8]
    }
    const size_t capacity_bytes = *inout_buffer_size_bytes;
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	617b      	str	r3, [r7, #20]
    const size_t capacity_bits = capacity_bytes * (size_t) 8U;
 800217c:	697b      	ldr	r3, [r7, #20]
 800217e:	00db      	lsls	r3, r3, #3
 8002180:	613b      	str	r3, [r7, #16]
    size_t offset_bits = 0U;
 8002182:	2300      	movs	r3, #0
 8002184:	61fb      	str	r3, [r7, #28]
    // saturated uint8[<=256] value
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8002186:	69fb      	ldr	r3, [r7, #28]
 8002188:	f003 0307 	and.w	r3, r3, #7
 800218c:	2b00      	cmp	r3, #0
 800218e:	d005      	beq.n	800219c <uavcan_primitive_String_1_0_deserialize_+0x5c>
 8002190:	4b40      	ldr	r3, [pc, #256]	; (8002294 <uavcan_primitive_String_1_0_deserialize_+0x154>)
 8002192:	4a41      	ldr	r2, [pc, #260]	; (8002298 <uavcan_primitive_String_1_0_deserialize_+0x158>)
 8002194:	21ce      	movs	r1, #206	; 0xce
 8002196:	4841      	ldr	r0, [pc, #260]	; (800229c <uavcan_primitive_String_1_0_deserialize_+0x15c>)
 8002198:	f006 fe38 	bl	8008e0c <__assert_func>
    // Array length prefix: truncated uint16
    out_obj->value.count = nunavutGetU16(&buffer[0], capacity_bytes, offset_bits, 16);
 800219c:	2310      	movs	r3, #16
 800219e:	69fa      	ldr	r2, [r7, #28]
 80021a0:	6979      	ldr	r1, [r7, #20]
 80021a2:	68b8      	ldr	r0, [r7, #8]
 80021a4:	f7ff f892 	bl	80012cc <nunavutGetU16>
 80021a8:	4603      	mov	r3, r0
 80021aa:	461a      	mov	r2, r3
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
    offset_bits += 16U;
 80021b2:	69fb      	ldr	r3, [r7, #28]
 80021b4:	3310      	adds	r3, #16
 80021b6:	61fb      	str	r3, [r7, #28]
    if (out_obj->value.count > 256U)
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 80021be:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80021c2:	d902      	bls.n	80021ca <uavcan_primitive_String_1_0_deserialize_+0x8a>
    {
        return -NUNAVUT_ERROR_REPRESENTATION_BAD_ARRAY_LENGTH;
 80021c4:	f06f 0309 	mvn.w	r3, #9
 80021c8:	e05d      	b.n	8002286 <uavcan_primitive_String_1_0_deserialize_+0x146>
    }
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 80021ca:	69fb      	ldr	r3, [r7, #28]
 80021cc:	f003 0307 	and.w	r3, r3, #7
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d005      	beq.n	80021e0 <uavcan_primitive_String_1_0_deserialize_+0xa0>
 80021d4:	4b2f      	ldr	r3, [pc, #188]	; (8002294 <uavcan_primitive_String_1_0_deserialize_+0x154>)
 80021d6:	4a30      	ldr	r2, [pc, #192]	; (8002298 <uavcan_primitive_String_1_0_deserialize_+0x158>)
 80021d8:	21d6      	movs	r1, #214	; 0xd6
 80021da:	4830      	ldr	r0, [pc, #192]	; (800229c <uavcan_primitive_String_1_0_deserialize_+0x15c>)
 80021dc:	f006 fe16 	bl	8008e0c <__assert_func>
    for (size_t _index1_ = 0U; _index1_ < out_obj->value.count; ++_index1_)
 80021e0:	2300      	movs	r3, #0
 80021e2:	61bb      	str	r3, [r7, #24]
 80021e4:	e025      	b.n	8002232 <uavcan_primitive_String_1_0_deserialize_+0xf2>
    {
        NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 80021e6:	69fb      	ldr	r3, [r7, #28]
 80021e8:	f003 0307 	and.w	r3, r3, #7
 80021ec:	2b00      	cmp	r3, #0
 80021ee:	d005      	beq.n	80021fc <uavcan_primitive_String_1_0_deserialize_+0xbc>
 80021f0:	4b28      	ldr	r3, [pc, #160]	; (8002294 <uavcan_primitive_String_1_0_deserialize_+0x154>)
 80021f2:	4a29      	ldr	r2, [pc, #164]	; (8002298 <uavcan_primitive_String_1_0_deserialize_+0x158>)
 80021f4:	21d9      	movs	r1, #217	; 0xd9
 80021f6:	4829      	ldr	r0, [pc, #164]	; (800229c <uavcan_primitive_String_1_0_deserialize_+0x15c>)
 80021f8:	f006 fe08 	bl	8008e0c <__assert_func>
        if ((offset_bits + 8U) <= capacity_bits)
 80021fc:	69fb      	ldr	r3, [r7, #28]
 80021fe:	3308      	adds	r3, #8
 8002200:	693a      	ldr	r2, [r7, #16]
 8002202:	429a      	cmp	r2, r3
 8002204:	d30a      	bcc.n	800221c <uavcan_primitive_String_1_0_deserialize_+0xdc>
        {
            out_obj->value.elements[_index1_] = buffer[offset_bits / 8U] & 255U;
 8002206:	69fb      	ldr	r3, [r7, #28]
 8002208:	08db      	lsrs	r3, r3, #3
 800220a:	68ba      	ldr	r2, [r7, #8]
 800220c:	4413      	add	r3, r2
 800220e:	7819      	ldrb	r1, [r3, #0]
 8002210:	68fa      	ldr	r2, [r7, #12]
 8002212:	69bb      	ldr	r3, [r7, #24]
 8002214:	4413      	add	r3, r2
 8002216:	460a      	mov	r2, r1
 8002218:	701a      	strb	r2, [r3, #0]
 800221a:	e004      	b.n	8002226 <uavcan_primitive_String_1_0_deserialize_+0xe6>
        }
        else
        {
            out_obj->value.elements[_index1_] = 0U;
 800221c:	68fa      	ldr	r2, [r7, #12]
 800221e:	69bb      	ldr	r3, [r7, #24]
 8002220:	4413      	add	r3, r2
 8002222:	2200      	movs	r2, #0
 8002224:	701a      	strb	r2, [r3, #0]
        }
        offset_bits += 8U;
 8002226:	69fb      	ldr	r3, [r7, #28]
 8002228:	3308      	adds	r3, #8
 800222a:	61fb      	str	r3, [r7, #28]
    for (size_t _index1_ = 0U; _index1_ < out_obj->value.count; ++_index1_)
 800222c:	69bb      	ldr	r3, [r7, #24]
 800222e:	3301      	adds	r3, #1
 8002230:	61bb      	str	r3, [r7, #24]
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8002238:	69ba      	ldr	r2, [r7, #24]
 800223a:	429a      	cmp	r2, r3
 800223c:	d3d3      	bcc.n	80021e6 <uavcan_primitive_String_1_0_deserialize_+0xa6>
    }
    offset_bits = (offset_bits + 7U) & ~(size_t) 7U;  // Align on 8 bits.
 800223e:	69fb      	ldr	r3, [r7, #28]
 8002240:	3307      	adds	r3, #7
 8002242:	f023 0307 	bic.w	r3, r3, #7
 8002246:	61fb      	str	r3, [r7, #28]
    NUNAVUT_ASSERT(offset_bits % 8U == 0U);
 8002248:	69fb      	ldr	r3, [r7, #28]
 800224a:	f003 0307 	and.w	r3, r3, #7
 800224e:	2b00      	cmp	r3, #0
 8002250:	d005      	beq.n	800225e <uavcan_primitive_String_1_0_deserialize_+0x11e>
 8002252:	4b10      	ldr	r3, [pc, #64]	; (8002294 <uavcan_primitive_String_1_0_deserialize_+0x154>)
 8002254:	4a10      	ldr	r2, [pc, #64]	; (8002298 <uavcan_primitive_String_1_0_deserialize_+0x158>)
 8002256:	21e5      	movs	r1, #229	; 0xe5
 8002258:	4810      	ldr	r0, [pc, #64]	; (800229c <uavcan_primitive_String_1_0_deserialize_+0x15c>)
 800225a:	f006 fdd7 	bl	8008e0c <__assert_func>
    *inout_buffer_size_bytes = (size_t) (nunavutChooseMin(offset_bits, capacity_bits) / 8U);
 800225e:	6939      	ldr	r1, [r7, #16]
 8002260:	69f8      	ldr	r0, [r7, #28]
 8002262:	f7fe fe3f 	bl	8000ee4 <nunavutChooseMin>
 8002266:	4603      	mov	r3, r0
 8002268:	08da      	lsrs	r2, r3, #3
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	601a      	str	r2, [r3, #0]
    NUNAVUT_ASSERT(capacity_bytes >= *inout_buffer_size_bytes);
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	697a      	ldr	r2, [r7, #20]
 8002274:	429a      	cmp	r2, r3
 8002276:	d205      	bcs.n	8002284 <uavcan_primitive_String_1_0_deserialize_+0x144>
 8002278:	4b09      	ldr	r3, [pc, #36]	; (80022a0 <uavcan_primitive_String_1_0_deserialize_+0x160>)
 800227a:	4a07      	ldr	r2, [pc, #28]	; (8002298 <uavcan_primitive_String_1_0_deserialize_+0x158>)
 800227c:	21e7      	movs	r1, #231	; 0xe7
 800227e:	4807      	ldr	r0, [pc, #28]	; (800229c <uavcan_primitive_String_1_0_deserialize_+0x15c>)
 8002280:	f006 fdc4 	bl	8008e0c <__assert_func>
    return NUNAVUT_SUCCESS;
 8002284:	2300      	movs	r3, #0
}
 8002286:	4618      	mov	r0, r3
 8002288:	3720      	adds	r7, #32
 800228a:	46bd      	mov	sp, r7
 800228c:	bd80      	pop	{r7, pc}
 800228e:	bf00      	nop
 8002290:	0800c0ec 	.word	0x0800c0ec
 8002294:	0800bdbc 	.word	0x0800bdbc
 8002298:	0800ce1c 	.word	0x0800ce1c
 800229c:	0800c18c 	.word	0x0800c18c
 80022a0:	0800c160 	.word	0x0800c160

080022a4 <uavcan_primitive_String_1_0_initialize_>:
/// Initialize an instance to default values. Does nothing if @param out_obj is NULL.
/// This function intentionally leaves inactive elements uninitialized; for example, members of a variable-length
/// array beyond its length are left uninitialized; aliased union memory that is not used by the first union field
/// is left uninitialized, etc. If full zero-initialization is desired, just use memset(&obj, 0, sizeof(obj)).
static inline void uavcan_primitive_String_1_0_initialize_(uavcan_primitive_String_1_0* const out_obj)
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b086      	sub	sp, #24
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
    if (out_obj != NULL)
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d017      	beq.n	80022e2 <uavcan_primitive_String_1_0_initialize_+0x3e>
    {
        size_t size_bytes = 0;
 80022b2:	2300      	movs	r3, #0
 80022b4:	613b      	str	r3, [r7, #16]
        const uint8_t buf = 0;
 80022b6:	2300      	movs	r3, #0
 80022b8:	73fb      	strb	r3, [r7, #15]
        const int8_t err = uavcan_primitive_String_1_0_deserialize_(out_obj, &buf, &size_bytes);
 80022ba:	f107 0210 	add.w	r2, r7, #16
 80022be:	f107 030f 	add.w	r3, r7, #15
 80022c2:	4619      	mov	r1, r3
 80022c4:	6878      	ldr	r0, [r7, #4]
 80022c6:	f7ff ff3b 	bl	8002140 <uavcan_primitive_String_1_0_deserialize_>
 80022ca:	4603      	mov	r3, r0
 80022cc:	75fb      	strb	r3, [r7, #23]
        NUNAVUT_ASSERT(err >= 0);
 80022ce:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	da05      	bge.n	80022e2 <uavcan_primitive_String_1_0_initialize_+0x3e>
 80022d6:	4b05      	ldr	r3, [pc, #20]	; (80022ec <uavcan_primitive_String_1_0_initialize_+0x48>)
 80022d8:	4a05      	ldr	r2, [pc, #20]	; (80022f0 <uavcan_primitive_String_1_0_initialize_+0x4c>)
 80022da:	21f6      	movs	r1, #246	; 0xf6
 80022dc:	4805      	ldr	r0, [pc, #20]	; (80022f4 <uavcan_primitive_String_1_0_initialize_+0x50>)
 80022de:	f006 fd95 	bl	8008e0c <__assert_func>
        (void) err;
    }
}
 80022e2:	bf00      	nop
 80022e4:	3718      	adds	r7, #24
 80022e6:	46bd      	mov	sp, r7
 80022e8:	bd80      	pop	{r7, pc}
 80022ea:	bf00      	nop
 80022ec:	0800c258 	.word	0x0800c258
 80022f0:	0800cdf4 	.word	0x0800cdf4
 80022f4:	0800c18c 	.word	0x0800c18c

080022f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80022f8:	b5b0      	push	{r4, r5, r7, lr}
 80022fa:	f5ad 7d18 	sub.w	sp, sp, #608	; 0x260
 80022fe:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002300:	f003 fd0a 	bl	8005d18 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002304:	f000 fcc2 	bl	8002c8c <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  ssd1306_Init();
 8002308:	f003 fb10 	bl	800592c <ssd1306_Init>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800230c:	f000 fc50 	bl	8002bb0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8002310:	f000 fc24 	bl	8002b5c <MX_USART2_UART_Init>
  MX_CAN1_Init();
 8002314:	f000 fd26 	bl	8002d64 <MX_CAN1_Init>
  MX_I2C1_Init();
 8002318:	f000 fbf2 	bl	8002b00 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  CAN_Filter_Config();
 800231c:	f000 fd58 	bl	8002dd0 <CAN_Filter_Config>
  /* USER CODE END 2 */

  if(HAL_CAN_Start(&hcan1) != HAL_OK) //Starts CAN1
 8002320:	483d      	ldr	r0, [pc, #244]	; (8002418 <main+0x120>)
 8002322:	f003 ff6b 	bl	80061fc <HAL_CAN_Start>
 8002326:	4603      	mov	r3, r0
 8002328:	2b00      	cmp	r3, #0
 800232a:	d001      	beq.n	8002330 <main+0x38>
      {
          Error_Handler();
 800232c:	f000 fd76 	bl	8002e1c <Error_Handler>
      }

  HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING); // Enable CAN1 interrupt call backs for the respective interrupt notifications flags
 8002330:	2102      	movs	r1, #2
 8002332:	4839      	ldr	r0, [pc, #228]	; (8002418 <main+0x120>)
 8002334:	f004 f998 	bl	8006668 <HAL_CAN_ActivateNotification>



// Very first step: Initialization of canard instance and memory for queue
   canard = canardInit(&memAllocate, &memFree);
 8002338:	4c38      	ldr	r4, [pc, #224]	; (800241c <main+0x124>)
 800233a:	463b      	mov	r3, r7
 800233c:	4a38      	ldr	r2, [pc, #224]	; (8002420 <main+0x128>)
 800233e:	4939      	ldr	r1, [pc, #228]	; (8002424 <main+0x12c>)
 8002340:	4618      	mov	r0, r3
 8002342:	f003 f823 	bl	800538c <canardInit>
 8002346:	f507 7314 	add.w	r3, r7, #592	; 0x250
 800234a:	f5a3 7314 	sub.w	r3, r3, #592	; 0x250
 800234e:	461d      	mov	r5, r3
 8002350:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002352:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002354:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002358:	e884 0007 	stmia.w	r4, {r0, r1, r2}
   canard.node_id = 17;
 800235c:	4b2f      	ldr	r3, [pc, #188]	; (800241c <main+0x124>)
 800235e:	2211      	movs	r2, #17
 8002360:	711a      	strb	r2, [r3, #4]

   txqueue = canardTxInit( 100,                 		  // Limit the size of the queue at 100 frames.
 8002362:	4c31      	ldr	r4, [pc, #196]	; (8002428 <main+0x130>)
 8002364:	463b      	mov	r3, r7
 8002366:	2208      	movs	r2, #8
 8002368:	2164      	movs	r1, #100	; 0x64
 800236a:	4618      	mov	r0, r3
 800236c:	f003 f84c 	bl	8005408 <canardTxInit>
 8002370:	f507 7314 	add.w	r3, r7, #592	; 0x250
 8002374:	f5a3 7314 	sub.w	r3, r3, #592	; 0x250
 8002378:	461d      	mov	r5, r3
 800237a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800237c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800237e:	682b      	ldr	r3, [r5, #0]
 8002380:	6023      	str	r3, [r4, #0]
//because it doesnt know that we are interested in them .

//To tell which type of message it should subscribe
   CanardRxSubscription subscription; // Transfer subscription state. Structure that will hold the subscription state for one subject.

     if( canardRxSubscribe((CanardInstance *const)&canard,
 8002382:	f44f 6196 	mov.w	r1, #1200	; 0x4b0
 8002386:	f107 0320 	add.w	r3, r7, #32
 800238a:	9302      	str	r3, [sp, #8]
 800238c:	4a27      	ldr	r2, [pc, #156]	; (800242c <main+0x134>)
 800238e:	f04f 0300 	mov.w	r3, #0
 8002392:	e9cd 2300 	strd	r2, r3, [sp]
 8002396:	f240 1301 	movw	r3, #257	; 0x101
 800239a:	460a      	mov	r2, r1
 800239c:	2100      	movs	r1, #0
 800239e:	481f      	ldr	r0, [pc, #124]	; (800241c <main+0x124>)
 80023a0:	f003 f9a0 	bl	80056e4 <canardRxSubscribe>
 80023a4:	4603      	mov	r3, r0
 80023a6:	2b01      	cmp	r3, #1
 80023a8:	d001      	beq.n	80023ae <main+0xb6>
                           REAL_MSG_PORT_ID,
                           uavcan_primitive_array_Real64_1_0_EXTENT_BYTES_,
                           CANARD_DEFAULT_TRANSFER_ID_TIMEOUT_USEC,
                           &subscription) != 1 )
                           {
                             Error_Handler();
 80023aa:	f000 fd37 	bl	8002e1c <Error_Handler>
                           }


     uint32_t last_heartbeat_ms = 0;
 80023ae:	2300      	movs	r3, #0
 80023b0:	f8c7 324c 	str.w	r3, [r7, #588]	; 0x24c
     uint32_t last_string_ms    = 0;
 80023b4:	2300      	movs	r3, #0
 80023b6:	f8c7 3248 	str.w	r3, [r7, #584]	; 0x248
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  // 1) Publish heartbeat every 1 second
	          if (HAL_GetTick() - last_heartbeat_ms >= 1000)
 80023ba:	f003 fd13 	bl	8005de4 <HAL_GetTick>
 80023be:	4602      	mov	r2, r0
 80023c0:	f8d7 324c 	ldr.w	r3, [r7, #588]	; 0x24c
 80023c4:	1ad3      	subs	r3, r2, r3
 80023c6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80023ca:	d30a      	bcc.n	80023e2 <main+0xea>
	          {
	        	  last_heartbeat_ms = HAL_GetTick();
 80023cc:	f003 fd0a 	bl	8005de4 <HAL_GetTick>
 80023d0:	f8c7 024c 	str.w	r0, [r7, #588]	; 0x24c
	              publishHeartbeat();
 80023d4:	f000 f832 	bl	800243c <publishHeartbeat>
	              uptime_s++; // increment for next heartbeat
 80023d8:	4b15      	ldr	r3, [pc, #84]	; (8002430 <main+0x138>)
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	3301      	adds	r3, #1
 80023de:	4a14      	ldr	r2, [pc, #80]	; (8002430 <main+0x138>)
 80023e0:	6013      	str	r3, [r2, #0]
	          }

	          // 2) If you want to publish a string every 2 seconds
	          if (HAL_GetTick() - last_string_ms >= 1000)
 80023e2:	f003 fcff 	bl	8005de4 <HAL_GetTick>
 80023e6:	4602      	mov	r2, r0
 80023e8:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 80023ec:	1ad3      	subs	r3, r2, r3
 80023ee:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80023f2:	d30b      	bcc.n	800240c <main+0x114>
	          {
	              last_string_ms = HAL_GetTick();
 80023f4:	f003 fcf6 	bl	8005de4 <HAL_GetTick>
 80023f8:	f8c7 0248 	str.w	r0, [r7, #584]	; 0x248
	              publishStringMessage("Hello from STM32!");
 80023fc:	480d      	ldr	r0, [pc, #52]	; (8002434 <main+0x13c>)
 80023fe:	f000 f86b 	bl	80024d8 <publishStringMessage>
	              HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 8002402:	2201      	movs	r2, #1
 8002404:	2120      	movs	r1, #32
 8002406:	480c      	ldr	r0, [pc, #48]	; (8002438 <main+0x140>)
 8002408:	f004 fe2a 	bl	8007060 <HAL_GPIO_WritePin>
	          }

	          // 3) Process TX queue
	          canard_TX_queue_process_func();
 800240c:	f000 f8fa 	bl	8002604 <canard_TX_queue_process_func>

	          // 4) Wait a bit
	          HAL_Delay(10);
 8002410:	200a      	movs	r0, #10
 8002412:	f003 fcf3 	bl	8005dfc <HAL_Delay>
	          if (HAL_GetTick() - last_heartbeat_ms >= 1000)
 8002416:	e7d0      	b.n	80023ba <main+0xc2>
 8002418:	20000204 	.word	0x20000204
 800241c:	200002c8 	.word	0x200002c8
 8002420:	08002adb 	.word	0x08002adb
 8002424:	08002ac1 	.word	0x08002ac1
 8002428:	200002e4 	.word	0x200002e4
 800242c:	001e8480 	.word	0x001e8480
 8002430:	200002fc 	.word	0x200002fc
 8002434:	0800c264 	.word	0x0800c264
 8002438:	40020000 	.word	0x40020000

0800243c <publishHeartbeat>:


	      }
	      /* USER CODE END 3 */

 void publishHeartbeat(void){
 800243c:	b580      	push	{r7, lr}
 800243e:	b088      	sub	sp, #32
 8002440:	af04      	add	r7, sp, #16

	  //For hbeat message transmission

	  	  // 1. Create a heartbeat message
	  	  uavcan_node_Heartbeat_1_0 hbeat_message = { .uptime = uptime_s,
 8002442:	f107 0308 	add.w	r3, r7, #8
 8002446:	2200      	movs	r2, #0
 8002448:	601a      	str	r2, [r3, #0]
 800244a:	605a      	str	r2, [r3, #4]
 800244c:	4b1c      	ldr	r3, [pc, #112]	; (80024c0 <publishHeartbeat+0x84>)
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	60bb      	str	r3, [r7, #8]
	  	  											  .health = {uavcan_node_Health_1_0_NOMINAL},
	  	  											  .mode   = {uavcan_node_Mode_1_0_OPERATIONAL}
	  	      };

	  	  // 2. Serialize the heartbeat
	  	      if (uavcan_node_Heartbeat_1_0_serialize_(&hbeat_message, hbeat_buf, &hbeat_buf_size) < 0)
 8002452:	f107 0308 	add.w	r3, r7, #8
 8002456:	4a1b      	ldr	r2, [pc, #108]	; (80024c4 <publishHeartbeat+0x88>)
 8002458:	491b      	ldr	r1, [pc, #108]	; (80024c8 <publishHeartbeat+0x8c>)
 800245a:	4618      	mov	r0, r3
 800245c:	f7ff f9f0 	bl	8001840 <uavcan_node_Heartbeat_1_0_serialize_>
 8002460:	4603      	mov	r3, r0
 8002462:	2b00      	cmp	r3, #0
 8002464:	da01      	bge.n	800246a <publishHeartbeat+0x2e>
	  	      {
	  	        Error_Handler();
 8002466:	f000 fcd9 	bl	8002e1c <Error_Handler>
	  	      }

	  	  // 3. Create metadata describing this message transfer
	  	      const CanardTransferMetadata transfer_metadata = {  .priority       = CanardPriorityNominal,
 800246a:	2304      	movs	r3, #4
 800246c:	703b      	strb	r3, [r7, #0]
 800246e:	2300      	movs	r3, #0
 8002470:	707b      	strb	r3, [r7, #1]
 8002472:	f641 5355 	movw	r3, #7509	; 0x1d55
 8002476:	807b      	strh	r3, [r7, #2]
 8002478:	23ff      	movs	r3, #255	; 0xff
 800247a:	713b      	strb	r3, [r7, #4]
 800247c:	4b13      	ldr	r3, [pc, #76]	; (80024cc <publishHeartbeat+0x90>)
 800247e:	781b      	ldrb	r3, [r3, #0]
 8002480:	717b      	strb	r3, [r7, #5]
	  															  .remote_node_id = CANARD_NODE_ID_UNSET,
	  															  .transfer_id    = hbeat_message_transfer_id,
	  	      };

	  	  // 4. Enqueue the message transfer into the TX queue
	  	        if (canardTxPush(&txqueue,
 8002482:	4b10      	ldr	r3, [pc, #64]	; (80024c4 <publishHeartbeat+0x88>)
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	4a10      	ldr	r2, [pc, #64]	; (80024c8 <publishHeartbeat+0x8c>)
 8002488:	9202      	str	r2, [sp, #8]
 800248a:	9301      	str	r3, [sp, #4]
 800248c:	463b      	mov	r3, r7
 800248e:	9300      	str	r3, [sp, #0]
 8002490:	f04f 0200 	mov.w	r2, #0
 8002494:	f04f 0300 	mov.w	r3, #0
 8002498:	490d      	ldr	r1, [pc, #52]	; (80024d0 <publishHeartbeat+0x94>)
 800249a:	480e      	ldr	r0, [pc, #56]	; (80024d4 <publishHeartbeat+0x98>)
 800249c:	f002 ffd2 	bl	8005444 <canardTxPush>
 80024a0:	4603      	mov	r3, r0
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	da01      	bge.n	80024aa <publishHeartbeat+0x6e>
	  	                         0,                  // No specific deadline
	  	                         &transfer_metadata,
	  	                         hbeat_buf_size,
	  	                         hbeat_buf) < 0)
	  	        {
	  	          Error_Handler();
 80024a6:	f000 fcb9 	bl	8002e1c <Error_Handler>
	  	        }

		        hbeat_message_transfer_id ++;        // transfer increments for hbeat message
 80024aa:	4b08      	ldr	r3, [pc, #32]	; (80024cc <publishHeartbeat+0x90>)
 80024ac:	781b      	ldrb	r3, [r3, #0]
 80024ae:	3301      	adds	r3, #1
 80024b0:	b2da      	uxtb	r2, r3
 80024b2:	4b06      	ldr	r3, [pc, #24]	; (80024cc <publishHeartbeat+0x90>)
 80024b4:	701a      	strb	r2, [r3, #0]



  }
 80024b6:	bf00      	nop
 80024b8:	3710      	adds	r7, #16
 80024ba:	46bd      	mov	sp, r7
 80024bc:	bd80      	pop	{r7, pc}
 80024be:	bf00      	nop
 80024c0:	200002fc 	.word	0x200002fc
 80024c4:	20000000 	.word	0x20000000
 80024c8:	20000304 	.word	0x20000304
 80024cc:	200002f8 	.word	0x200002f8
 80024d0:	200002c8 	.word	0x200002c8
 80024d4:	200002e4 	.word	0x200002e4

080024d8 <publishStringMessage>:
  // Implementation of publishStringMessage
  void publishStringMessage(const char* text)
  {
 80024d8:	b580      	push	{r7, lr}
 80024da:	f5ad 7d0c 	sub.w	sp, sp, #560	; 0x230
 80024de:	af04      	add	r7, sp, #16
 80024e0:	f507 7308 	add.w	r3, r7, #544	; 0x220
 80024e4:	f5a3 7307 	sub.w	r3, r3, #540	; 0x21c
 80024e8:	6018      	str	r0, [r3, #0]
     uavcan_primitive_String_1_0 msg;
     uavcan_primitive_String_1_0_initialize_(&msg);
 80024ea:	f507 738c 	add.w	r3, r7, #280	; 0x118
 80024ee:	4618      	mov	r0, r3
 80024f0:	f7ff fed8 	bl	80022a4 <uavcan_primitive_String_1_0_initialize_>

     size_t length = strlen(text);
 80024f4:	f507 7308 	add.w	r3, r7, #544	; 0x220
 80024f8:	f5a3 7307 	sub.w	r3, r3, #540	; 0x21c
 80024fc:	6818      	ldr	r0, [r3, #0]
 80024fe:	f7fd fed7 	bl	80002b0 <strlen>
 8002502:	f8c7 021c 	str.w	r0, [r7, #540]	; 0x21c
     if (length > uavcan_primitive_String_1_0_value_ARRAY_CAPACITY_)
 8002506:	f8d7 321c 	ldr.w	r3, [r7, #540]	; 0x21c
 800250a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800250e:	d903      	bls.n	8002518 <publishStringMessage+0x40>
     {
         length = uavcan_primitive_String_1_0_value_ARRAY_CAPACITY_;
 8002510:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002514:	f8c7 321c 	str.w	r3, [r7, #540]	; 0x21c
     }
     memcpy(msg.value.elements, text, length);
 8002518:	f507 7308 	add.w	r3, r7, #544	; 0x220
 800251c:	f5a3 7307 	sub.w	r3, r3, #540	; 0x21c
 8002520:	f507 708c 	add.w	r0, r7, #280	; 0x118
 8002524:	f8d7 221c 	ldr.w	r2, [r7, #540]	; 0x21c
 8002528:	6819      	ldr	r1, [r3, #0]
 800252a:	f007 fbc4 	bl	8009cb6 <memcpy>
     msg.value.count = length;
 800252e:	f507 7308 	add.w	r3, r7, #544	; 0x220
 8002532:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8002536:	f8d7 221c 	ldr.w	r2, [r7, #540]	; 0x21c
 800253a:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100

     uint8_t ser_buf[uavcan_primitive_String_1_0_SERIALIZATION_BUFFER_SIZE_BYTES_] = {0};
 800253e:	f507 7308 	add.w	r3, r7, #544	; 0x220
 8002542:	f5a3 7303 	sub.w	r3, r3, #524	; 0x20c
 8002546:	2200      	movs	r2, #0
 8002548:	601a      	str	r2, [r3, #0]
 800254a:	3304      	adds	r3, #4
 800254c:	22fe      	movs	r2, #254	; 0xfe
 800254e:	2100      	movs	r1, #0
 8002550:	4618      	mov	r0, r3
 8002552:	f007 fb12 	bl	8009b7a <memset>
     size_t  ser_size = sizeof(ser_buf);
 8002556:	f507 7308 	add.w	r3, r7, #544	; 0x220
 800255a:	f5a3 7304 	sub.w	r3, r3, #528	; 0x210
 800255e:	f44f 7281 	mov.w	r2, #258	; 0x102
 8002562:	601a      	str	r2, [r3, #0]

     if (uavcan_primitive_String_1_0_serialize_(&msg, ser_buf, &ser_size) < 0)
 8002564:	f107 0210 	add.w	r2, r7, #16
 8002568:	f107 0114 	add.w	r1, r7, #20
 800256c:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8002570:	4618      	mov	r0, r3
 8002572:	f7ff fcb3 	bl	8001edc <uavcan_primitive_String_1_0_serialize_>
 8002576:	4603      	mov	r3, r0
 8002578:	2b00      	cmp	r3, #0
 800257a:	db38      	blt.n	80025ee <publishStringMessage+0x116>
     {
         return; // or Error_Handler();
     }

     const CanardTransferMetadata metadata = {
 800257c:	f507 7308 	add.w	r3, r7, #544	; 0x220
 8002580:	f5a3 7306 	sub.w	r3, r3, #536	; 0x218
 8002584:	2204      	movs	r2, #4
 8002586:	701a      	strb	r2, [r3, #0]
 8002588:	f507 7308 	add.w	r3, r7, #544	; 0x220
 800258c:	f5a3 7306 	sub.w	r3, r3, #536	; 0x218
 8002590:	2200      	movs	r2, #0
 8002592:	705a      	strb	r2, [r3, #1]
 8002594:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8002598:	f507 7308 	add.w	r3, r7, #544	; 0x220
 800259c:	f5a3 7306 	sub.w	r3, r3, #536	; 0x218
 80025a0:	805a      	strh	r2, [r3, #2]
 80025a2:	f507 7308 	add.w	r3, r7, #544	; 0x220
 80025a6:	f5a3 7306 	sub.w	r3, r3, #536	; 0x218
 80025aa:	22ff      	movs	r2, #255	; 0xff
 80025ac:	711a      	strb	r2, [r3, #4]
         .priority       = CanardPriorityNominal,
         .transfer_kind  = CanardTransferKindMessage,
         .port_id        = STRING_MSG_PORT_ID,
         .remote_node_id = CANARD_NODE_ID_UNSET,
         .transfer_id    = string_transfer_id++,
 80025ae:	4b12      	ldr	r3, [pc, #72]	; (80025f8 <publishStringMessage+0x120>)
 80025b0:	781b      	ldrb	r3, [r3, #0]
 80025b2:	1c5a      	adds	r2, r3, #1
 80025b4:	b2d1      	uxtb	r1, r2
 80025b6:	4a10      	ldr	r2, [pc, #64]	; (80025f8 <publishStringMessage+0x120>)
 80025b8:	7011      	strb	r1, [r2, #0]
     const CanardTransferMetadata metadata = {
 80025ba:	f507 7208 	add.w	r2, r7, #544	; 0x220
 80025be:	f5a2 7206 	sub.w	r2, r2, #536	; 0x218
 80025c2:	7153      	strb	r3, [r2, #5]
     };

     if (canardTxPush(&txqueue, &canard, 0, &metadata, ser_size, ser_buf) < 0)
 80025c4:	f507 7308 	add.w	r3, r7, #544	; 0x220
 80025c8:	f5a3 7304 	sub.w	r3, r3, #528	; 0x210
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	f107 0214 	add.w	r2, r7, #20
 80025d2:	9202      	str	r2, [sp, #8]
 80025d4:	9301      	str	r3, [sp, #4]
 80025d6:	f107 0308 	add.w	r3, r7, #8
 80025da:	9300      	str	r3, [sp, #0]
 80025dc:	f04f 0200 	mov.w	r2, #0
 80025e0:	f04f 0300 	mov.w	r3, #0
 80025e4:	4905      	ldr	r1, [pc, #20]	; (80025fc <publishStringMessage+0x124>)
 80025e6:	4806      	ldr	r0, [pc, #24]	; (8002600 <publishStringMessage+0x128>)
 80025e8:	f002 ff2c 	bl	8005444 <canardTxPush>
 80025ec:	e000      	b.n	80025f0 <publishStringMessage+0x118>
         return; // or Error_Handler();
 80025ee:	bf00      	nop
     {
         // handle error
     }


}
 80025f0:	f507 7708 	add.w	r7, r7, #544	; 0x220
 80025f4:	46bd      	mov	sp, r7
 80025f6:	bd80      	pop	{r7, pc}
 80025f8:	20000300 	.word	0x20000300
 80025fc:	200002c8 	.word	0x200002c8
 8002600:	200002e4 	.word	0x200002e4

08002604 <canard_TX_queue_process_func>:


void canard_TX_queue_process_func ()
{
 8002604:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002608:	b08b      	sub	sp, #44	; 0x2c
 800260a:	af00      	add	r7, sp, #0
	// Look at the top of the TX queue
	  for (const CanardTxQueueItem* ti = NULL; (ti = canardTxPeek(&txqueue)) != NULL;)
 800260c:	2300      	movs	r3, #0
 800260e:	627b      	str	r3, [r7, #36]	; 0x24
 8002610:	e039      	b.n	8002686 <canard_TX_queue_process_func+0x82>
	  {
	    // 1. Check if the TX deadline has not passed
	    if ((0U == ti->tx_deadline_usec) || (ti->tx_deadline_usec > timer_ms()))
 8002612:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002614:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8002618:	4313      	orrs	r3, r2
 800261a:	d00c      	beq.n	8002636 <canard_TX_queue_process_func+0x32>
 800261c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800261e:	e9d3 8906 	ldrd	r8, r9, [r3, #24]
 8002622:	f000 fa66 	bl	8002af2 <timer_ms>
 8002626:	4603      	mov	r3, r0
 8002628:	2200      	movs	r2, #0
 800262a:	461c      	mov	r4, r3
 800262c:	4615      	mov	r5, r2
 800262e:	4544      	cmp	r4, r8
 8002630:	eb75 0309 	sbcs.w	r3, r5, r9
 8002634:	d21d      	bcs.n	8002672 <canard_TX_queue_process_func+0x6e>
	    {
	      // 2. Prepare the CAN header for transmission

	      CAN_TxHeaderTypeDef TxHeader;
	      TxHeader.IDE = CAN_ID_EXT;             // Use extended CAN ID
 8002636:	2304      	movs	r3, #4
 8002638:	617b      	str	r3, [r7, #20]
	      TxHeader.RTR = CAN_RTR_DATA;           // Data frame
 800263a:	2300      	movs	r3, #0
 800263c:	61bb      	str	r3, [r7, #24]
	      TxHeader.DLC = ti->frame.payload_size; // Number of bytes in payload
 800263e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002640:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002642:	61fb      	str	r3, [r7, #28]
	      TxHeader.ExtId = ti->frame.extended_can_id;
 8002644:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002646:	6a1b      	ldr	r3, [r3, #32]
 8002648:	613b      	str	r3, [r7, #16]

	      uint8_t TxData[8];
	      uint32_t TxMailbox;

	      // 3. Copy the payload into a temporary buffer
	      memcpy(TxData, (uint8_t *)ti->frame.payload, ti->frame.payload_size);
 800264a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800264c:	6a99      	ldr	r1, [r3, #40]	; 0x28
 800264e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002650:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002652:	1d3b      	adds	r3, r7, #4
 8002654:	4618      	mov	r0, r3
 8002656:	f007 fb2e 	bl	8009cb6 <memcpy>

	      // 4. Transmit using the HAL driver

	      if (HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox) != HAL_OK)
 800265a:	463b      	mov	r3, r7
 800265c:	1d3a      	adds	r2, r7, #4
 800265e:	f107 010c 	add.w	r1, r7, #12
 8002662:	480f      	ldr	r0, [pc, #60]	; (80026a0 <canard_TX_queue_process_func+0x9c>)
 8002664:	f003 fe0e 	bl	8006284 <HAL_CAN_AddTxMessage>
 8002668:	4603      	mov	r3, r0
 800266a:	2b00      	cmp	r3, #0
 800266c:	d001      	beq.n	8002672 <canard_TX_queue_process_func+0x6e>
	      {
	        // If transmission fails (for example, no empty mailbox), break and try again later
	        break;
 800266e:	bf00      	nop
	    }

	    // 5. Whether sent or expired, pop from the queue and free memory
	    canard.memory_free(&canard, canardTxPop(&txqueue, ti));
	  }
}
 8002670:	e010      	b.n	8002694 <canard_TX_queue_process_func+0x90>
	    canard.memory_free(&canard, canardTxPop(&txqueue, ti));
 8002672:	4b0c      	ldr	r3, [pc, #48]	; (80026a4 <canard_TX_queue_process_func+0xa0>)
 8002674:	68de      	ldr	r6, [r3, #12]
 8002676:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002678:	480b      	ldr	r0, [pc, #44]	; (80026a8 <canard_TX_queue_process_func+0xa4>)
 800267a:	f002 ff82 	bl	8005582 <canardTxPop>
 800267e:	4603      	mov	r3, r0
 8002680:	4619      	mov	r1, r3
 8002682:	4808      	ldr	r0, [pc, #32]	; (80026a4 <canard_TX_queue_process_func+0xa0>)
 8002684:	47b0      	blx	r6
	  for (const CanardTxQueueItem* ti = NULL; (ti = canardTxPeek(&txqueue)) != NULL;)
 8002686:	4808      	ldr	r0, [pc, #32]	; (80026a8 <canard_TX_queue_process_func+0xa4>)
 8002688:	f002 ff66 	bl	8005558 <canardTxPeek>
 800268c:	6278      	str	r0, [r7, #36]	; 0x24
 800268e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002690:	2b00      	cmp	r3, #0
 8002692:	d1be      	bne.n	8002612 <canard_TX_queue_process_func+0xe>
}
 8002694:	bf00      	nop
 8002696:	372c      	adds	r7, #44	; 0x2c
 8002698:	46bd      	mov	sp, r7
 800269a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800269e:	bf00      	nop
 80026a0:	20000204 	.word	0x20000204
 80026a4:	200002c8 	.word	0x200002c8
 80026a8:	200002e4 	.word	0x200002e4
 80026ac:	00000000 	.word	0x00000000

080026b0 <HAL_CAN_RxFifo0MsgPendingCallback>:

//Callback function for each CAN message receiption in fifo0
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80026b0:	b5b0      	push	{r4, r5, r7, lr}
 80026b2:	b0da      	sub	sp, #360	; 0x168
 80026b4:	af04      	add	r7, sp, #16
 80026b6:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 80026ba:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 80026be:	6018      	str	r0, [r3, #0]
  // 1. Read the CAN frame from FIFO0
  CAN_RxHeaderTypeDef RxHeader;
  uint8_t RxData[8] = {0};
 80026c0:	2300      	movs	r3, #0
 80026c2:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 80026c6:	2300      	movs	r3, #0
 80026c8:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
  uint32_t RxFifo0Index = CAN_RX_FIFO0;  // or 0
 80026cc:	2300      	movs	r3, #0
 80026ce:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  HAL_CAN_GetRxMessage(&hcan1, RxFifo0Index, &RxHeader, RxData);
 80026d2:	f507 738a 	add.w	r3, r7, #276	; 0x114
 80026d6:	f507 728e 	add.w	r2, r7, #284	; 0x11c
 80026da:	f8d7 1138 	ldr.w	r1, [r7, #312]	; 0x138
 80026de:	48bc      	ldr	r0, [pc, #752]	; (80029d0 <HAL_CAN_RxFifo0MsgPendingCallback+0x320>)
 80026e0:	f003 fea0 	bl	8006424 <HAL_CAN_GetRxMessage>

  // 2. Construct a CanardFrame
  CanardFrame frame;
  frame.extended_can_id = RxHeader.ExtId;
 80026e4:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80026e8:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
  frame.payload_size = (size_t)RxHeader.DLC;
 80026ec:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80026f0:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  frame.payload = (void*)RxData;
 80026f4:	f507 738a 	add.w	r3, r7, #276	; 0x114
 80026f8:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110

  // 3. Attempt to accept and reassemble the transfer
  CanardRxTransfer transfer;

  if( canardRxAccept(   (CanardInstance *const)&canard,
                        timer_ms(),
 80026fc:	f000 f9f9 	bl	8002af2 <timer_ms>
 8002700:	4603      	mov	r3, r0
  if( canardRxAccept(   (CanardInstance *const)&canard,
 8002702:	2200      	movs	r2, #0
 8002704:	461c      	mov	r4, r3
 8002706:	4615      	mov	r5, r2
 8002708:	2300      	movs	r3, #0
 800270a:	9303      	str	r3, [sp, #12]
 800270c:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 8002710:	9302      	str	r3, [sp, #8]
 8002712:	2300      	movs	r3, #0
 8002714:	9301      	str	r3, [sp, #4]
 8002716:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800271a:	9300      	str	r3, [sp, #0]
 800271c:	4622      	mov	r2, r4
 800271e:	462b      	mov	r3, r5
 8002720:	48ac      	ldr	r0, [pc, #688]	; (80029d4 <HAL_CAN_RxFifo0MsgPendingCallback+0x324>)
 8002722:	f002 ff4f 	bl	80055c4 <canardRxAccept>
 8002726:	4603      	mov	r3, r0
 8002728:	2b01      	cmp	r3, #1
 800272a:	f040 81bb 	bne.w	8002aa4 <HAL_CAN_RxFifo0MsgPendingCallback+0x3f4>
  //When canardRxAccept() returned a 1, signaling that a valid UAVCAN transfer was pieced together from one or more CAN frames.
  //Means successfully reassembled the subscriptions message.

  //4. Successfully reassembled the subscriptions message; deserialize the payload. (

  if ( uavcan_primitive_array_Real64_1_0_deserialize_( &array, transfer.payload, &array_buf_size) < 0)
 800272e:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8002732:	4aa9      	ldr	r2, [pc, #676]	; (80029d8 <HAL_CAN_RxFifo0MsgPendingCallback+0x328>)
 8002734:	4619      	mov	r1, r3
 8002736:	48a9      	ldr	r0, [pc, #676]	; (80029dc <HAL_CAN_RxFifo0MsgPendingCallback+0x32c>)
 8002738:	f7ff fb20 	bl	8001d7c <uavcan_primitive_array_Real64_1_0_deserialize_>
 800273c:	4603      	mov	r3, r0
 800273e:	2b00      	cmp	r3, #0
 8002740:	da01      	bge.n	8002746 <HAL_CAN_RxFifo0MsgPendingCallback+0x96>
  {
    Error_Handler();
 8002742:	f000 fb6b 	bl	8002e1c <Error_Handler>
  }

  // 5. Free memory allocated by libcanard

  canard.memory_free(&canard, transfer.payload);
 8002746:	4ba3      	ldr	r3, [pc, #652]	; (80029d4 <HAL_CAN_RxFifo0MsgPendingCallback+0x324>)
 8002748:	68db      	ldr	r3, [r3, #12]
 800274a:	f8d7 2104 	ldr.w	r2, [r7, #260]	; 0x104
 800274e:	4611      	mov	r1, r2
 8002750:	48a0      	ldr	r0, [pc, #640]	; (80029d4 <HAL_CAN_RxFifo0MsgPendingCallback+0x324>)
 8002752:	4798      	blx	r3

 // For UART and OLED
  // Debug array content
     for (size_t i = 0; i < array.value.count; i++) {
 8002754:	2300      	movs	r3, #0
 8002756:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 800275a:	e010      	b.n	800277e <HAL_CAN_RxFifo0MsgPendingCallback+0xce>
         printf("Element %d: %.2f\n", (int)i, array.value.elements[i]);
 800275c:	f8d7 1154 	ldr.w	r1, [r7, #340]	; 0x154
 8002760:	4a9e      	ldr	r2, [pc, #632]	; (80029dc <HAL_CAN_RxFifo0MsgPendingCallback+0x32c>)
 8002762:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8002766:	00db      	lsls	r3, r3, #3
 8002768:	4413      	add	r3, r2
 800276a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800276e:	489c      	ldr	r0, [pc, #624]	; (80029e0 <HAL_CAN_RxFifo0MsgPendingCallback+0x330>)
 8002770:	f007 f960 	bl	8009a34 <iprintf>
     for (size_t i = 0; i < array.value.count; i++) {
 8002774:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8002778:	3301      	adds	r3, #1
 800277a:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 800277e:	4b97      	ldr	r3, [pc, #604]	; (80029dc <HAL_CAN_RxFifo0MsgPendingCallback+0x32c>)
 8002780:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8002784:	f8d7 2154 	ldr.w	r2, [r7, #340]	; 0x154
 8002788:	429a      	cmp	r2, r3
 800278a:	d3e7      	bcc.n	800275c <HAL_CAN_RxFifo0MsgPendingCallback+0xac>
     }

     // Prepare message for UART
     char msg[128] = {0};
 800278c:	2300      	movs	r3, #0
 800278e:	673b      	str	r3, [r7, #112]	; 0x70
 8002790:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002794:	227c      	movs	r2, #124	; 0x7c
 8002796:	2100      	movs	r1, #0
 8002798:	4618      	mov	r0, r3
 800279a:	f007 f9ee 	bl	8009b7a <memset>
     size_t len = 0;
 800279e:	2300      	movs	r3, #0
 80027a0:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150

     len += snprintf(msg + len, sizeof(msg) - len, "Message Received: ");
 80027a4:	f107 0270 	add.w	r2, r7, #112	; 0x70
 80027a8:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 80027ac:	18d0      	adds	r0, r2, r3
 80027ae:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 80027b2:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 80027b6:	4a8b      	ldr	r2, [pc, #556]	; (80029e4 <HAL_CAN_RxFifo0MsgPendingCallback+0x334>)
 80027b8:	4619      	mov	r1, r3
 80027ba:	f007 f94d 	bl	8009a58 <sniprintf>
 80027be:	4603      	mov	r3, r0
 80027c0:	461a      	mov	r2, r3
 80027c2:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 80027c6:	4413      	add	r3, r2
 80027c8:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
     for (size_t i = 0; i < array.value.count; i++) {
 80027cc:	2300      	movs	r3, #0
 80027ce:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 80027d2:	e024      	b.n	800281e <HAL_CAN_RxFifo0MsgPendingCallback+0x16e>
         len += snprintf(msg + len, sizeof(msg) - len, "%.2f ", array.value.elements[i]);
 80027d4:	f107 0270 	add.w	r2, r7, #112	; 0x70
 80027d8:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 80027dc:	18d0      	adds	r0, r2, r3
 80027de:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 80027e2:	f1c3 0180 	rsb	r1, r3, #128	; 0x80
 80027e6:	4a7d      	ldr	r2, [pc, #500]	; (80029dc <HAL_CAN_RxFifo0MsgPendingCallback+0x32c>)
 80027e8:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 80027ec:	00db      	lsls	r3, r3, #3
 80027ee:	4413      	add	r3, r2
 80027f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027f4:	e9cd 2300 	strd	r2, r3, [sp]
 80027f8:	4a7b      	ldr	r2, [pc, #492]	; (80029e8 <HAL_CAN_RxFifo0MsgPendingCallback+0x338>)
 80027fa:	f007 f92d 	bl	8009a58 <sniprintf>
 80027fe:	4603      	mov	r3, r0
 8002800:	461a      	mov	r2, r3
 8002802:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8002806:	4413      	add	r3, r2
 8002808:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
         if (len >= sizeof(msg)) break; // Prevent buffer overflow
 800280c:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8002810:	2b7f      	cmp	r3, #127	; 0x7f
 8002812:	d80c      	bhi.n	800282e <HAL_CAN_RxFifo0MsgPendingCallback+0x17e>
     for (size_t i = 0; i < array.value.count; i++) {
 8002814:	f8d7 314c 	ldr.w	r3, [r7, #332]	; 0x14c
 8002818:	3301      	adds	r3, #1
 800281a:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 800281e:	4b6f      	ldr	r3, [pc, #444]	; (80029dc <HAL_CAN_RxFifo0MsgPendingCallback+0x32c>)
 8002820:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8002824:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8002828:	429a      	cmp	r2, r3
 800282a:	d3d3      	bcc.n	80027d4 <HAL_CAN_RxFifo0MsgPendingCallback+0x124>
 800282c:	e000      	b.n	8002830 <HAL_CAN_RxFifo0MsgPendingCallback+0x180>
         if (len >= sizeof(msg)) break; // Prevent buffer overflow
 800282e:	bf00      	nop
     }
     len += snprintf(msg + len, sizeof(msg) - len, "\r\n");
 8002830:	f107 0270 	add.w	r2, r7, #112	; 0x70
 8002834:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8002838:	18d0      	adds	r0, r2, r3
 800283a:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 800283e:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8002842:	4a6a      	ldr	r2, [pc, #424]	; (80029ec <HAL_CAN_RxFifo0MsgPendingCallback+0x33c>)
 8002844:	4619      	mov	r1, r3
 8002846:	f007 f907 	bl	8009a58 <sniprintf>
 800284a:	4603      	mov	r3, r0
 800284c:	461a      	mov	r2, r3
 800284e:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8002852:	4413      	add	r3, r2
 8002854:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150

     HAL_UART_Transmit(&huart2, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8002858:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800285c:	4618      	mov	r0, r3
 800285e:	f7fd fd27 	bl	80002b0 <strlen>
 8002862:	4603      	mov	r3, r0
 8002864:	b29a      	uxth	r2, r3
 8002866:	f107 0170 	add.w	r1, r7, #112	; 0x70
 800286a:	f04f 33ff 	mov.w	r3, #4294967295
 800286e:	4860      	ldr	r0, [pc, #384]	; (80029f0 <HAL_CAN_RxFifo0MsgPendingCallback+0x340>)
 8002870:	f005 ff10 	bl	8008694 <HAL_UART_Transmit>

     // Prepare message for OLED
     #define MAX_OLED_WIDTH 21 // Characters per line for 128-pixel-wide display with Font_6x8
     #define MAX_LINES 4       // Adjust based on OLED height and font size

     char lines[MAX_LINES][MAX_OLED_WIDTH + 1] = {0}; // Buffer for multiple lines
 8002874:	f507 73ac 	add.w	r3, r7, #344	; 0x158
 8002878:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 800287c:	4618      	mov	r0, r3
 800287e:	2358      	movs	r3, #88	; 0x58
 8002880:	461a      	mov	r2, r3
 8002882:	2100      	movs	r1, #0
 8002884:	f007 f979 	bl	8009b7a <memset>

     // Split data into multiple lines and check for special values
     size_t index = 0;
 8002888:	2300      	movs	r3, #0
 800288a:	f8c7 3148 	str.w	r3, [r7, #328]	; 0x148
     bool motor_on = false, motor_off = false; // Flags for Motor On/Off
 800288e:	2300      	movs	r3, #0
 8002890:	f887 3147 	strb.w	r3, [r7, #327]	; 0x147
 8002894:	2300      	movs	r3, #0
 8002896:	f887 3146 	strb.w	r3, [r7, #326]	; 0x146

     for (size_t i = 0; i < array.value.count; i++) {
 800289a:	2300      	movs	r3, #0
 800289c:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
 80028a0:	e073      	b.n	800298a <HAL_CAN_RxFifo0MsgPendingCallback+0x2da>
         char temp[16];
         snprintf(temp, sizeof(temp), "%.1f ", array.value.elements[i]); // Format each value
 80028a2:	4a4e      	ldr	r2, [pc, #312]	; (80029dc <HAL_CAN_RxFifo0MsgPendingCallback+0x32c>)
 80028a4:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 80028a8:	00db      	lsls	r3, r3, #3
 80028aa:	4413      	add	r3, r2
 80028ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028b0:	f107 0008 	add.w	r0, r7, #8
 80028b4:	e9cd 2300 	strd	r2, r3, [sp]
 80028b8:	4a4e      	ldr	r2, [pc, #312]	; (80029f4 <HAL_CAN_RxFifo0MsgPendingCallback+0x344>)
 80028ba:	2110      	movs	r1, #16
 80028bc:	f007 f8cc 	bl	8009a58 <sniprintf>
         if (array.value.elements[i] == 1.1) {
 80028c0:	4a46      	ldr	r2, [pc, #280]	; (80029dc <HAL_CAN_RxFifo0MsgPendingCallback+0x32c>)
 80028c2:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 80028c6:	00db      	lsls	r3, r3, #3
 80028c8:	4413      	add	r3, r2
 80028ca:	e9d3 0100 	ldrd	r0, r1, [r3]
 80028ce:	a33c      	add	r3, pc, #240	; (adr r3, 80029c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x310>)
 80028d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028d4:	f7fe f918 	bl	8000b08 <__aeabi_dcmpeq>
 80028d8:	4603      	mov	r3, r0
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d003      	beq.n	80028e6 <HAL_CAN_RxFifo0MsgPendingCallback+0x236>
             motor_on = true; // Set Motor On flag
 80028de:	2301      	movs	r3, #1
 80028e0:	f887 3147 	strb.w	r3, [r7, #327]	; 0x147
 80028e4:	e011      	b.n	800290a <HAL_CAN_RxFifo0MsgPendingCallback+0x25a>
         } else if (array.value.elements[i] == 2.2) {
 80028e6:	4a3d      	ldr	r2, [pc, #244]	; (80029dc <HAL_CAN_RxFifo0MsgPendingCallback+0x32c>)
 80028e8:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 80028ec:	00db      	lsls	r3, r3, #3
 80028ee:	4413      	add	r3, r2
 80028f0:	e9d3 0100 	ldrd	r0, r1, [r3]
 80028f4:	a334      	add	r3, pc, #208	; (adr r3, 80029c8 <HAL_CAN_RxFifo0MsgPendingCallback+0x318>)
 80028f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028fa:	f7fe f905 	bl	8000b08 <__aeabi_dcmpeq>
 80028fe:	4603      	mov	r3, r0
 8002900:	2b00      	cmp	r3, #0
 8002902:	d002      	beq.n	800290a <HAL_CAN_RxFifo0MsgPendingCallback+0x25a>
             motor_off = true; // Set Motor Off flag
 8002904:	2301      	movs	r3, #1
 8002906:	f887 3146 	strb.w	r3, [r7, #326]	; 0x146
         }

         if (strlen(lines[index]) + strlen(temp) < MAX_OLED_WIDTH) {
 800290a:	f107 0218 	add.w	r2, r7, #24
 800290e:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 8002912:	2116      	movs	r1, #22
 8002914:	fb01 f303 	mul.w	r3, r1, r3
 8002918:	4413      	add	r3, r2
 800291a:	4618      	mov	r0, r3
 800291c:	f7fd fcc8 	bl	80002b0 <strlen>
 8002920:	4604      	mov	r4, r0
 8002922:	f107 0308 	add.w	r3, r7, #8
 8002926:	4618      	mov	r0, r3
 8002928:	f7fd fcc2 	bl	80002b0 <strlen>
 800292c:	4603      	mov	r3, r0
 800292e:	4423      	add	r3, r4
 8002930:	2b14      	cmp	r3, #20
 8002932:	d80e      	bhi.n	8002952 <HAL_CAN_RxFifo0MsgPendingCallback+0x2a2>
             strcat(lines[index], temp); // Add to current line
 8002934:	f107 0218 	add.w	r2, r7, #24
 8002938:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 800293c:	2116      	movs	r1, #22
 800293e:	fb01 f303 	mul.w	r3, r1, r3
 8002942:	4413      	add	r3, r2
 8002944:	f107 0208 	add.w	r2, r7, #8
 8002948:	4611      	mov	r1, r2
 800294a:	4618      	mov	r0, r3
 800294c:	f007 f91d 	bl	8009b8a <strcat>
 8002950:	e016      	b.n	8002980 <HAL_CAN_RxFifo0MsgPendingCallback+0x2d0>
         } else if (index < MAX_LINES - 1) {
 8002952:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 8002956:	2b02      	cmp	r3, #2
 8002958:	d81f      	bhi.n	800299a <HAL_CAN_RxFifo0MsgPendingCallback+0x2ea>
             index++; // Move to next line
 800295a:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 800295e:	3301      	adds	r3, #1
 8002960:	f8c7 3148 	str.w	r3, [r7, #328]	; 0x148
             strcat(lines[index], temp); // Start new line
 8002964:	f107 0218 	add.w	r2, r7, #24
 8002968:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 800296c:	2116      	movs	r1, #22
 800296e:	fb01 f303 	mul.w	r3, r1, r3
 8002972:	4413      	add	r3, r2
 8002974:	f107 0208 	add.w	r2, r7, #8
 8002978:	4611      	mov	r1, r2
 800297a:	4618      	mov	r0, r3
 800297c:	f007 f905 	bl	8009b8a <strcat>
     for (size_t i = 0; i < array.value.count; i++) {
 8002980:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 8002984:	3301      	adds	r3, #1
 8002986:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
 800298a:	4b14      	ldr	r3, [pc, #80]	; (80029dc <HAL_CAN_RxFifo0MsgPendingCallback+0x32c>)
 800298c:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8002990:	f8d7 2140 	ldr.w	r2, [r7, #320]	; 0x140
 8002994:	429a      	cmp	r2, r3
 8002996:	d384      	bcc.n	80028a2 <HAL_CAN_RxFifo0MsgPendingCallback+0x1f2>
 8002998:	e000      	b.n	800299c <HAL_CAN_RxFifo0MsgPendingCallback+0x2ec>
         } else {
             break; // Stop if no more lines are available
 800299a:	bf00      	nop
         }
     }

     // Display on OLED
     ssd1306_Fill(Black);
 800299c:	2000      	movs	r0, #0
 800299e:	f003 f82f 	bl	8005a00 <ssd1306_Fill>
     ssd1306_SetCursor(0, 0);
 80029a2:	2100      	movs	r1, #0
 80029a4:	2000      	movs	r0, #0
 80029a6:	f003 f96d 	bl	8005c84 <ssd1306_SetCursor>
     ssd1306_WriteString("Message Received:", Font_6x8, White);
 80029aa:	4a13      	ldr	r2, [pc, #76]	; (80029f8 <HAL_CAN_RxFifo0MsgPendingCallback+0x348>)
 80029ac:	2301      	movs	r3, #1
 80029ae:	ca06      	ldmia	r2, {r1, r2}
 80029b0:	4812      	ldr	r0, [pc, #72]	; (80029fc <HAL_CAN_RxFifo0MsgPendingCallback+0x34c>)
 80029b2:	f003 f941 	bl	8005c38 <ssd1306_WriteString>

     for (size_t i = 0; i <= index; i++) {
 80029b6:	2300      	movs	r3, #0
 80029b8:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
 80029bc:	e03c      	b.n	8002a38 <HAL_CAN_RxFifo0MsgPendingCallback+0x388>
 80029be:	bf00      	nop
 80029c0:	9999999a 	.word	0x9999999a
 80029c4:	3ff19999 	.word	0x3ff19999
 80029c8:	9999999a 	.word	0x9999999a
 80029cc:	40019999 	.word	0x40019999
 80029d0:	20000204 	.word	0x20000204
 80029d4:	200002c8 	.word	0x200002c8
 80029d8:	20000004 	.word	0x20000004
 80029dc:	20000310 	.word	0x20000310
 80029e0:	0800c278 	.word	0x0800c278
 80029e4:	0800c28c 	.word	0x0800c28c
 80029e8:	0800c2a0 	.word	0x0800c2a0
 80029ec:	0800c2a8 	.word	0x0800c2a8
 80029f0:	20000280 	.word	0x20000280
 80029f4:	0800c2ac 	.word	0x0800c2ac
 80029f8:	2000000c 	.word	0x2000000c
 80029fc:	0800c2b4 	.word	0x0800c2b4
         ssd1306_SetCursor(0, 16 + (i * 8)); // Moved to next line (adjusted line height as needed)
 8002a00:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8002a04:	3302      	adds	r3, #2
 8002a06:	b2db      	uxtb	r3, r3
 8002a08:	00db      	lsls	r3, r3, #3
 8002a0a:	b2db      	uxtb	r3, r3
 8002a0c:	4619      	mov	r1, r3
 8002a0e:	2000      	movs	r0, #0
 8002a10:	f003 f938 	bl	8005c84 <ssd1306_SetCursor>
         ssd1306_WriteString(lines[i], Font_6x8, White);
 8002a14:	f107 0218 	add.w	r2, r7, #24
 8002a18:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8002a1c:	2116      	movs	r1, #22
 8002a1e:	fb01 f303 	mul.w	r3, r1, r3
 8002a22:	18d0      	adds	r0, r2, r3
 8002a24:	4a22      	ldr	r2, [pc, #136]	; (8002ab0 <HAL_CAN_RxFifo0MsgPendingCallback+0x400>)
 8002a26:	2301      	movs	r3, #1
 8002a28:	ca06      	ldmia	r2, {r1, r2}
 8002a2a:	f003 f905 	bl	8005c38 <ssd1306_WriteString>
     for (size_t i = 0; i <= index; i++) {
 8002a2e:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8002a32:	3301      	adds	r3, #1
 8002a34:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
 8002a38:	f8d7 213c 	ldr.w	r2, [r7, #316]	; 0x13c
 8002a3c:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 8002a40:	429a      	cmp	r2, r3
 8002a42:	d9dd      	bls.n	8002a00 <HAL_CAN_RxFifo0MsgPendingCallback+0x350>
     }

     // Add Motor On/Off message if flags are set
     if (motor_on) {
 8002a44:	f897 3147 	ldrb.w	r3, [r7, #327]	; 0x147
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d010      	beq.n	8002a6e <HAL_CAN_RxFifo0MsgPendingCallback+0x3be>
         ssd1306_SetCursor(0, 16 + ((index + 1) * 8)); //  extra line for Motor On
 8002a4c:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 8002a50:	3303      	adds	r3, #3
 8002a52:	b2db      	uxtb	r3, r3
 8002a54:	00db      	lsls	r3, r3, #3
 8002a56:	b2db      	uxtb	r3, r3
 8002a58:	4619      	mov	r1, r3
 8002a5a:	2000      	movs	r0, #0
 8002a5c:	f003 f912 	bl	8005c84 <ssd1306_SetCursor>
         ssd1306_WriteString("Motor On", Font_6x8, White);
 8002a60:	4a13      	ldr	r2, [pc, #76]	; (8002ab0 <HAL_CAN_RxFifo0MsgPendingCallback+0x400>)
 8002a62:	2301      	movs	r3, #1
 8002a64:	ca06      	ldmia	r2, {r1, r2}
 8002a66:	4813      	ldr	r0, [pc, #76]	; (8002ab4 <HAL_CAN_RxFifo0MsgPendingCallback+0x404>)
 8002a68:	f003 f8e6 	bl	8005c38 <ssd1306_WriteString>
 8002a6c:	e013      	b.n	8002a96 <HAL_CAN_RxFifo0MsgPendingCallback+0x3e6>
     } else if (motor_off) {
 8002a6e:	f897 3146 	ldrb.w	r3, [r7, #326]	; 0x146
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d00f      	beq.n	8002a96 <HAL_CAN_RxFifo0MsgPendingCallback+0x3e6>
         ssd1306_SetCursor(0, 16 + ((index + 1) * 8)); //  extra line for Motor Off
 8002a76:	f8d7 3148 	ldr.w	r3, [r7, #328]	; 0x148
 8002a7a:	3303      	adds	r3, #3
 8002a7c:	b2db      	uxtb	r3, r3
 8002a7e:	00db      	lsls	r3, r3, #3
 8002a80:	b2db      	uxtb	r3, r3
 8002a82:	4619      	mov	r1, r3
 8002a84:	2000      	movs	r0, #0
 8002a86:	f003 f8fd 	bl	8005c84 <ssd1306_SetCursor>
         ssd1306_WriteString("Motor Off", Font_6x8, White);
 8002a8a:	4a09      	ldr	r2, [pc, #36]	; (8002ab0 <HAL_CAN_RxFifo0MsgPendingCallback+0x400>)
 8002a8c:	2301      	movs	r3, #1
 8002a8e:	ca06      	ldmia	r2, {r1, r2}
 8002a90:	4809      	ldr	r0, [pc, #36]	; (8002ab8 <HAL_CAN_RxFifo0MsgPendingCallback+0x408>)
 8002a92:	f003 f8d1 	bl	8005c38 <ssd1306_WriteString>
     }

     ssd1306_UpdateScreen();
 8002a96:	f002 ffcb 	bl	8005a30 <ssd1306_UpdateScreen>

     HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5); // Toggle LED to indicate success
 8002a9a:	2120      	movs	r1, #32
 8002a9c:	4807      	ldr	r0, [pc, #28]	; (8002abc <HAL_CAN_RxFifo0MsgPendingCallback+0x40c>)
 8002a9e:	f004 faf8 	bl	8007092 <HAL_GPIO_TogglePin>


  return ;
 8002aa2:	e000      	b.n	8002aa6 <HAL_CAN_RxFifo0MsgPendingCallback+0x3f6>
                          return ; // the frame received is not a valid transfer
 8002aa4:	bf00      	nop
}
 8002aa6:	f507 77ac 	add.w	r7, r7, #344	; 0x158
 8002aaa:	46bd      	mov	sp, r7
 8002aac:	bdb0      	pop	{r4, r5, r7, pc}
 8002aae:	bf00      	nop
 8002ab0:	2000000c 	.word	0x2000000c
 8002ab4:	0800c2c8 	.word	0x0800c2c8
 8002ab8:	0800c2d4 	.word	0x0800c2d4
 8002abc:	40020000 	.word	0x40020000

08002ac0 <memAllocate>:


//Wrappers from standard C (malloc and calloc) for using it 01heap allocator with canard

static void* memAllocate(CanardInstance* const abc, const size_t amount)
{
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	b082      	sub	sp, #8
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	6078      	str	r0, [r7, #4]
 8002ac8:	6039      	str	r1, [r7, #0]
  (void) abc;
  return malloc(amount);
 8002aca:	6838      	ldr	r0, [r7, #0]
 8002acc:	f006 f9bc 	bl	8008e48 <malloc>
 8002ad0:	4603      	mov	r3, r0
}
 8002ad2:	4618      	mov	r0, r3
 8002ad4:	3708      	adds	r7, #8
 8002ad6:	46bd      	mov	sp, r7
 8002ad8:	bd80      	pop	{r7, pc}

08002ada <memFree>:

static void memFree(CanardInstance* const abc, void* const pointer)
{
 8002ada:	b580      	push	{r7, lr}
 8002adc:	b082      	sub	sp, #8
 8002ade:	af00      	add	r7, sp, #0
 8002ae0:	6078      	str	r0, [r7, #4]
 8002ae2:	6039      	str	r1, [r7, #0]
  (void) abc;
  free( pointer );
 8002ae4:	6838      	ldr	r0, [r7, #0]
 8002ae6:	f006 f9b7 	bl	8008e58 <free>
}
 8002aea:	bf00      	nop
 8002aec:	3708      	adds	r7, #8
 8002aee:	46bd      	mov	sp, r7
 8002af0:	bd80      	pop	{r7, pc}

08002af2 <timer_ms>:


uint32_t timer_ms(void) // Need to set up timer peripheral, based on the microsecond precision requirements
{
 8002af2:	b580      	push	{r7, lr}
 8002af4:	af00      	add	r7, sp, #0
	return HAL_GetTick();
 8002af6:	f003 f975 	bl	8005de4 <HAL_GetTick>
 8002afa:	4603      	mov	r3, r0
	//return 0;
}
 8002afc:	4618      	mov	r0, r3
 8002afe:	bd80      	pop	{r7, pc}

08002b00 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002b00:	b580      	push	{r7, lr}
 8002b02:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002b04:	4b12      	ldr	r3, [pc, #72]	; (8002b50 <MX_I2C1_Init+0x50>)
 8002b06:	4a13      	ldr	r2, [pc, #76]	; (8002b54 <MX_I2C1_Init+0x54>)
 8002b08:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8002b0a:	4b11      	ldr	r3, [pc, #68]	; (8002b50 <MX_I2C1_Init+0x50>)
 8002b0c:	4a12      	ldr	r2, [pc, #72]	; (8002b58 <MX_I2C1_Init+0x58>)
 8002b0e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002b10:	4b0f      	ldr	r3, [pc, #60]	; (8002b50 <MX_I2C1_Init+0x50>)
 8002b12:	2200      	movs	r2, #0
 8002b14:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002b16:	4b0e      	ldr	r3, [pc, #56]	; (8002b50 <MX_I2C1_Init+0x50>)
 8002b18:	2200      	movs	r2, #0
 8002b1a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002b1c:	4b0c      	ldr	r3, [pc, #48]	; (8002b50 <MX_I2C1_Init+0x50>)
 8002b1e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002b22:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002b24:	4b0a      	ldr	r3, [pc, #40]	; (8002b50 <MX_I2C1_Init+0x50>)
 8002b26:	2200      	movs	r2, #0
 8002b28:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002b2a:	4b09      	ldr	r3, [pc, #36]	; (8002b50 <MX_I2C1_Init+0x50>)
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002b30:	4b07      	ldr	r3, [pc, #28]	; (8002b50 <MX_I2C1_Init+0x50>)
 8002b32:	2200      	movs	r2, #0
 8002b34:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002b36:	4b06      	ldr	r3, [pc, #24]	; (8002b50 <MX_I2C1_Init+0x50>)
 8002b38:	2200      	movs	r2, #0
 8002b3a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002b3c:	4804      	ldr	r0, [pc, #16]	; (8002b50 <MX_I2C1_Init+0x50>)
 8002b3e:	f004 fac3 	bl	80070c8 <HAL_I2C_Init>
 8002b42:	4603      	mov	r3, r0
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d001      	beq.n	8002b4c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002b48:	f000 f968 	bl	8002e1c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002b4c:	bf00      	nop
 8002b4e:	bd80      	pop	{r7, pc}
 8002b50:	2000022c 	.word	0x2000022c
 8002b54:	40005400 	.word	0x40005400
 8002b58:	000186a0 	.word	0x000186a0

08002b5c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002b60:	4b11      	ldr	r3, [pc, #68]	; (8002ba8 <MX_USART2_UART_Init+0x4c>)
 8002b62:	4a12      	ldr	r2, [pc, #72]	; (8002bac <MX_USART2_UART_Init+0x50>)
 8002b64:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002b66:	4b10      	ldr	r3, [pc, #64]	; (8002ba8 <MX_USART2_UART_Init+0x4c>)
 8002b68:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002b6c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002b6e:	4b0e      	ldr	r3, [pc, #56]	; (8002ba8 <MX_USART2_UART_Init+0x4c>)
 8002b70:	2200      	movs	r2, #0
 8002b72:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002b74:	4b0c      	ldr	r3, [pc, #48]	; (8002ba8 <MX_USART2_UART_Init+0x4c>)
 8002b76:	2200      	movs	r2, #0
 8002b78:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002b7a:	4b0b      	ldr	r3, [pc, #44]	; (8002ba8 <MX_USART2_UART_Init+0x4c>)
 8002b7c:	2200      	movs	r2, #0
 8002b7e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002b80:	4b09      	ldr	r3, [pc, #36]	; (8002ba8 <MX_USART2_UART_Init+0x4c>)
 8002b82:	220c      	movs	r2, #12
 8002b84:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002b86:	4b08      	ldr	r3, [pc, #32]	; (8002ba8 <MX_USART2_UART_Init+0x4c>)
 8002b88:	2200      	movs	r2, #0
 8002b8a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002b8c:	4b06      	ldr	r3, [pc, #24]	; (8002ba8 <MX_USART2_UART_Init+0x4c>)
 8002b8e:	2200      	movs	r2, #0
 8002b90:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002b92:	4805      	ldr	r0, [pc, #20]	; (8002ba8 <MX_USART2_UART_Init+0x4c>)
 8002b94:	f005 fd2e 	bl	80085f4 <HAL_UART_Init>
 8002b98:	4603      	mov	r3, r0
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d001      	beq.n	8002ba2 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002b9e:	f000 f93d 	bl	8002e1c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002ba2:	bf00      	nop
 8002ba4:	bd80      	pop	{r7, pc}
 8002ba6:	bf00      	nop
 8002ba8:	20000280 	.word	0x20000280
 8002bac:	40004400 	.word	0x40004400

08002bb0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	b08a      	sub	sp, #40	; 0x28
 8002bb4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002bb6:	f107 0314 	add.w	r3, r7, #20
 8002bba:	2200      	movs	r2, #0
 8002bbc:	601a      	str	r2, [r3, #0]
 8002bbe:	605a      	str	r2, [r3, #4]
 8002bc0:	609a      	str	r2, [r3, #8]
 8002bc2:	60da      	str	r2, [r3, #12]
 8002bc4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002bc6:	2300      	movs	r3, #0
 8002bc8:	613b      	str	r3, [r7, #16]
 8002bca:	4b2d      	ldr	r3, [pc, #180]	; (8002c80 <MX_GPIO_Init+0xd0>)
 8002bcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bce:	4a2c      	ldr	r2, [pc, #176]	; (8002c80 <MX_GPIO_Init+0xd0>)
 8002bd0:	f043 0304 	orr.w	r3, r3, #4
 8002bd4:	6313      	str	r3, [r2, #48]	; 0x30
 8002bd6:	4b2a      	ldr	r3, [pc, #168]	; (8002c80 <MX_GPIO_Init+0xd0>)
 8002bd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bda:	f003 0304 	and.w	r3, r3, #4
 8002bde:	613b      	str	r3, [r7, #16]
 8002be0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002be2:	2300      	movs	r3, #0
 8002be4:	60fb      	str	r3, [r7, #12]
 8002be6:	4b26      	ldr	r3, [pc, #152]	; (8002c80 <MX_GPIO_Init+0xd0>)
 8002be8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bea:	4a25      	ldr	r2, [pc, #148]	; (8002c80 <MX_GPIO_Init+0xd0>)
 8002bec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002bf0:	6313      	str	r3, [r2, #48]	; 0x30
 8002bf2:	4b23      	ldr	r3, [pc, #140]	; (8002c80 <MX_GPIO_Init+0xd0>)
 8002bf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bf6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002bfa:	60fb      	str	r3, [r7, #12]
 8002bfc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002bfe:	2300      	movs	r3, #0
 8002c00:	60bb      	str	r3, [r7, #8]
 8002c02:	4b1f      	ldr	r3, [pc, #124]	; (8002c80 <MX_GPIO_Init+0xd0>)
 8002c04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c06:	4a1e      	ldr	r2, [pc, #120]	; (8002c80 <MX_GPIO_Init+0xd0>)
 8002c08:	f043 0301 	orr.w	r3, r3, #1
 8002c0c:	6313      	str	r3, [r2, #48]	; 0x30
 8002c0e:	4b1c      	ldr	r3, [pc, #112]	; (8002c80 <MX_GPIO_Init+0xd0>)
 8002c10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c12:	f003 0301 	and.w	r3, r3, #1
 8002c16:	60bb      	str	r3, [r7, #8]
 8002c18:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	607b      	str	r3, [r7, #4]
 8002c1e:	4b18      	ldr	r3, [pc, #96]	; (8002c80 <MX_GPIO_Init+0xd0>)
 8002c20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c22:	4a17      	ldr	r2, [pc, #92]	; (8002c80 <MX_GPIO_Init+0xd0>)
 8002c24:	f043 0302 	orr.w	r3, r3, #2
 8002c28:	6313      	str	r3, [r2, #48]	; 0x30
 8002c2a:	4b15      	ldr	r3, [pc, #84]	; (8002c80 <MX_GPIO_Init+0xd0>)
 8002c2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c2e:	f003 0302 	and.w	r3, r3, #2
 8002c32:	607b      	str	r3, [r7, #4]
 8002c34:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8002c36:	2200      	movs	r2, #0
 8002c38:	2120      	movs	r1, #32
 8002c3a:	4812      	ldr	r0, [pc, #72]	; (8002c84 <MX_GPIO_Init+0xd4>)
 8002c3c:	f004 fa10 	bl	8007060 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8002c40:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002c44:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002c46:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8002c4a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c4c:	2300      	movs	r3, #0
 8002c4e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002c50:	f107 0314 	add.w	r3, r7, #20
 8002c54:	4619      	mov	r1, r3
 8002c56:	480c      	ldr	r0, [pc, #48]	; (8002c88 <MX_GPIO_Init+0xd8>)
 8002c58:	f004 f86e 	bl	8006d38 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8002c5c:	2320      	movs	r3, #32
 8002c5e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c60:	2301      	movs	r3, #1
 8002c62:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c64:	2300      	movs	r3, #0
 8002c66:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c68:	2300      	movs	r3, #0
 8002c6a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8002c6c:	f107 0314 	add.w	r3, r7, #20
 8002c70:	4619      	mov	r1, r3
 8002c72:	4804      	ldr	r0, [pc, #16]	; (8002c84 <MX_GPIO_Init+0xd4>)
 8002c74:	f004 f860 	bl	8006d38 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002c78:	bf00      	nop
 8002c7a:	3728      	adds	r7, #40	; 0x28
 8002c7c:	46bd      	mov	sp, r7
 8002c7e:	bd80      	pop	{r7, pc}
 8002c80:	40023800 	.word	0x40023800
 8002c84:	40020000 	.word	0x40020000
 8002c88:	40020800 	.word	0x40020800

08002c8c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b094      	sub	sp, #80	; 0x50
 8002c90:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002c92:	f107 031c 	add.w	r3, r7, #28
 8002c96:	2234      	movs	r2, #52	; 0x34
 8002c98:	2100      	movs	r1, #0
 8002c9a:	4618      	mov	r0, r3
 8002c9c:	f006 ff6d 	bl	8009b7a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002ca0:	f107 0308 	add.w	r3, r7, #8
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	601a      	str	r2, [r3, #0]
 8002ca8:	605a      	str	r2, [r3, #4]
 8002caa:	609a      	str	r2, [r3, #8]
 8002cac:	60da      	str	r2, [r3, #12]
 8002cae:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */

  __HAL_RCC_PWR_CLK_ENABLE();
 8002cb0:	2300      	movs	r3, #0
 8002cb2:	607b      	str	r3, [r7, #4]
 8002cb4:	4b29      	ldr	r3, [pc, #164]	; (8002d5c <SystemClock_Config+0xd0>)
 8002cb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cb8:	4a28      	ldr	r2, [pc, #160]	; (8002d5c <SystemClock_Config+0xd0>)
 8002cba:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002cbe:	6413      	str	r3, [r2, #64]	; 0x40
 8002cc0:	4b26      	ldr	r3, [pc, #152]	; (8002d5c <SystemClock_Config+0xd0>)
 8002cc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cc4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cc8:	607b      	str	r3, [r7, #4]
 8002cca:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8002ccc:	2300      	movs	r3, #0
 8002cce:	603b      	str	r3, [r7, #0]
 8002cd0:	4b23      	ldr	r3, [pc, #140]	; (8002d60 <SystemClock_Config+0xd4>)
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8002cd8:	4a21      	ldr	r2, [pc, #132]	; (8002d60 <SystemClock_Config+0xd4>)
 8002cda:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002cde:	6013      	str	r3, [r2, #0]
 8002ce0:	4b1f      	ldr	r3, [pc, #124]	; (8002d60 <SystemClock_Config+0xd4>)
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002ce8:	603b      	str	r3, [r7, #0]
 8002cea:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002cec:	2301      	movs	r3, #1
 8002cee:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002cf0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002cf4:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002cf6:	2302      	movs	r3, #2
 8002cf8:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002cfa:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002cfe:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002d00:	2304      	movs	r3, #4
 8002d02:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 84;
 8002d04:	2354      	movs	r3, #84	; 0x54
 8002d06:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002d08:	2302      	movs	r3, #2
 8002d0a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8002d0c:	2302      	movs	r3, #2
 8002d0e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8002d10:	2302      	movs	r3, #2
 8002d12:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002d14:	f107 031c 	add.w	r3, r7, #28
 8002d18:	4618      	mov	r0, r3
 8002d1a:	f005 f9cd 	bl	80080b8 <HAL_RCC_OscConfig>
 8002d1e:	4603      	mov	r3, r0
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d001      	beq.n	8002d28 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8002d24:	f000 f87a 	bl	8002e1c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002d28:	230f      	movs	r3, #15
 8002d2a:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002d2c:	2302      	movs	r3, #2
 8002d2e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002d30:	2300      	movs	r3, #0
 8002d32:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002d34:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002d38:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002d3a:	2300      	movs	r3, #0
 8002d3c:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002d3e:	f107 0308 	add.w	r3, r7, #8
 8002d42:	2102      	movs	r1, #2
 8002d44:	4618      	mov	r0, r3
 8002d46:	f004 fe6d 	bl	8007a24 <HAL_RCC_ClockConfig>
 8002d4a:	4603      	mov	r3, r0
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d001      	beq.n	8002d54 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8002d50:	f000 f864 	bl	8002e1c <Error_Handler>
  }
}
 8002d54:	bf00      	nop
 8002d56:	3750      	adds	r7, #80	; 0x50
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	bd80      	pop	{r7, pc}
 8002d5c:	40023800 	.word	0x40023800
 8002d60:	40007000 	.word	0x40007000

08002d64 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8002d64:	b580      	push	{r7, lr}
 8002d66:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8002d68:	4b17      	ldr	r3, [pc, #92]	; (8002dc8 <MX_CAN1_Init+0x64>)
 8002d6a:	4a18      	ldr	r2, [pc, #96]	; (8002dcc <MX_CAN1_Init+0x68>)
 8002d6c:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 3;
 8002d6e:	4b16      	ldr	r3, [pc, #88]	; (8002dc8 <MX_CAN1_Init+0x64>)
 8002d70:	2203      	movs	r2, #3
 8002d72:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8002d74:	4b14      	ldr	r3, [pc, #80]	; (8002dc8 <MX_CAN1_Init+0x64>)
 8002d76:	2200      	movs	r2, #0
 8002d78:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8002d7a:	4b13      	ldr	r3, [pc, #76]	; (8002dc8 <MX_CAN1_Init+0x64>)
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_11TQ;
 8002d80:	4b11      	ldr	r3, [pc, #68]	; (8002dc8 <MX_CAN1_Init+0x64>)
 8002d82:	f44f 2220 	mov.w	r2, #655360	; 0xa0000
 8002d86:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8002d88:	4b0f      	ldr	r3, [pc, #60]	; (8002dc8 <MX_CAN1_Init+0x64>)
 8002d8a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8002d8e:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8002d90:	4b0d      	ldr	r3, [pc, #52]	; (8002dc8 <MX_CAN1_Init+0x64>)
 8002d92:	2200      	movs	r2, #0
 8002d94:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8002d96:	4b0c      	ldr	r3, [pc, #48]	; (8002dc8 <MX_CAN1_Init+0x64>)
 8002d98:	2200      	movs	r2, #0
 8002d9a:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8002d9c:	4b0a      	ldr	r3, [pc, #40]	; (8002dc8 <MX_CAN1_Init+0x64>)
 8002d9e:	2200      	movs	r2, #0
 8002da0:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8002da2:	4b09      	ldr	r3, [pc, #36]	; (8002dc8 <MX_CAN1_Init+0x64>)
 8002da4:	2200      	movs	r2, #0
 8002da6:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8002da8:	4b07      	ldr	r3, [pc, #28]	; (8002dc8 <MX_CAN1_Init+0x64>)
 8002daa:	2200      	movs	r2, #0
 8002dac:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8002dae:	4b06      	ldr	r3, [pc, #24]	; (8002dc8 <MX_CAN1_Init+0x64>)
 8002db0:	2200      	movs	r2, #0
 8002db2:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8002db4:	4804      	ldr	r0, [pc, #16]	; (8002dc8 <MX_CAN1_Init+0x64>)
 8002db6:	f003 f845 	bl	8005e44 <HAL_CAN_Init>
 8002dba:	4603      	mov	r3, r0
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d001      	beq.n	8002dc4 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8002dc0:	f000 f82c 	bl	8002e1c <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8002dc4:	bf00      	nop
 8002dc6:	bd80      	pop	{r7, pc}
 8002dc8:	20000204 	.word	0x20000204
 8002dcc:	40006400 	.word	0x40006400

08002dd0 <CAN_Filter_Config>:

void CAN_Filter_Config(void)
{
 8002dd0:	b580      	push	{r7, lr}
 8002dd2:	b08a      	sub	sp, #40	; 0x28
 8002dd4:	af00      	add	r7, sp, #0

	 	CAN_FilterTypeDef can1_filter_init;

	 	can1_filter_init.FilterActivation = ENABLE;
 8002dd6:	2301      	movs	r3, #1
 8002dd8:	623b      	str	r3, [r7, #32]
	 	can1_filter_init.FilterBank  = 0;
 8002dda:	2300      	movs	r3, #0
 8002ddc:	617b      	str	r3, [r7, #20]
	 	can1_filter_init.FilterFIFOAssignment = CAN_RX_FIFO0;
 8002dde:	2300      	movs	r3, #0
 8002de0:	613b      	str	r3, [r7, #16]
	 	can1_filter_init.FilterIdHigh = 0x0000;
 8002de2:	2300      	movs	r3, #0
 8002de4:	603b      	str	r3, [r7, #0]
	 	can1_filter_init.FilterIdLow = 0x0000;
 8002de6:	2300      	movs	r3, #0
 8002de8:	607b      	str	r3, [r7, #4]
	 	can1_filter_init.FilterMaskIdHigh = 0X0000;
 8002dea:	2300      	movs	r3, #0
 8002dec:	60bb      	str	r3, [r7, #8]
	 	can1_filter_init.FilterMaskIdLow = 0x0000;
 8002dee:	2300      	movs	r3, #0
 8002df0:	60fb      	str	r3, [r7, #12]
	 	can1_filter_init.FilterMode = CAN_FILTERMODE_IDMASK;
 8002df2:	2300      	movs	r3, #0
 8002df4:	61bb      	str	r3, [r7, #24]
	 	can1_filter_init.FilterScale = CAN_FILTERSCALE_32BIT;
 8002df6:	2301      	movs	r3, #1
 8002df8:	61fb      	str	r3, [r7, #28]

	 	if( HAL_CAN_ConfigFilter(&hcan1,&can1_filter_init) != HAL_OK)
 8002dfa:	463b      	mov	r3, r7
 8002dfc:	4619      	mov	r1, r3
 8002dfe:	4806      	ldr	r0, [pc, #24]	; (8002e18 <CAN_Filter_Config+0x48>)
 8002e00:	f003 f91c 	bl	800603c <HAL_CAN_ConfigFilter>
 8002e04:	4603      	mov	r3, r0
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d001      	beq.n	8002e0e <CAN_Filter_Config+0x3e>
	 	{
	 		Error_Handler();
 8002e0a:	f000 f807 	bl	8002e1c <Error_Handler>

	 }

}
 8002e0e:	bf00      	nop
 8002e10:	3728      	adds	r7, #40	; 0x28
 8002e12:	46bd      	mov	sp, r7
 8002e14:	bd80      	pop	{r7, pc}
 8002e16:	bf00      	nop
 8002e18:	20000204 	.word	0x20000204

08002e1c <Error_Handler>:

void Error_Handler(void)
{
 8002e1c:	b480      	push	{r7}
 8002e1e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002e20:	b672      	cpsid	i
}
 8002e22:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002e24:	e7fe      	b.n	8002e24 <Error_Handler+0x8>
	...

08002e28 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	b082      	sub	sp, #8
 8002e2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e2e:	2300      	movs	r3, #0
 8002e30:	607b      	str	r3, [r7, #4]
 8002e32:	4b10      	ldr	r3, [pc, #64]	; (8002e74 <HAL_MspInit+0x4c>)
 8002e34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e36:	4a0f      	ldr	r2, [pc, #60]	; (8002e74 <HAL_MspInit+0x4c>)
 8002e38:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002e3c:	6453      	str	r3, [r2, #68]	; 0x44
 8002e3e:	4b0d      	ldr	r3, [pc, #52]	; (8002e74 <HAL_MspInit+0x4c>)
 8002e40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e42:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002e46:	607b      	str	r3, [r7, #4]
 8002e48:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002e4a:	2300      	movs	r3, #0
 8002e4c:	603b      	str	r3, [r7, #0]
 8002e4e:	4b09      	ldr	r3, [pc, #36]	; (8002e74 <HAL_MspInit+0x4c>)
 8002e50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e52:	4a08      	ldr	r2, [pc, #32]	; (8002e74 <HAL_MspInit+0x4c>)
 8002e54:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e58:	6413      	str	r3, [r2, #64]	; 0x40
 8002e5a:	4b06      	ldr	r3, [pc, #24]	; (8002e74 <HAL_MspInit+0x4c>)
 8002e5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e5e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e62:	603b      	str	r3, [r7, #0]
 8002e64:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002e66:	2007      	movs	r0, #7
 8002e68:	f003 ff24 	bl	8006cb4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002e6c:	bf00      	nop
 8002e6e:	3708      	adds	r7, #8
 8002e70:	46bd      	mov	sp, r7
 8002e72:	bd80      	pop	{r7, pc}
 8002e74:	40023800 	.word	0x40023800

08002e78 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8002e78:	b580      	push	{r7, lr}
 8002e7a:	b08a      	sub	sp, #40	; 0x28
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e80:	f107 0314 	add.w	r3, r7, #20
 8002e84:	2200      	movs	r2, #0
 8002e86:	601a      	str	r2, [r3, #0]
 8002e88:	605a      	str	r2, [r3, #4]
 8002e8a:	609a      	str	r2, [r3, #8]
 8002e8c:	60da      	str	r2, [r3, #12]
 8002e8e:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	4a1d      	ldr	r2, [pc, #116]	; (8002f0c <HAL_CAN_MspInit+0x94>)
 8002e96:	4293      	cmp	r3, r2
 8002e98:	d134      	bne.n	8002f04 <HAL_CAN_MspInit+0x8c>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8002e9a:	2300      	movs	r3, #0
 8002e9c:	613b      	str	r3, [r7, #16]
 8002e9e:	4b1c      	ldr	r3, [pc, #112]	; (8002f10 <HAL_CAN_MspInit+0x98>)
 8002ea0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ea2:	4a1b      	ldr	r2, [pc, #108]	; (8002f10 <HAL_CAN_MspInit+0x98>)
 8002ea4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002ea8:	6413      	str	r3, [r2, #64]	; 0x40
 8002eaa:	4b19      	ldr	r3, [pc, #100]	; (8002f10 <HAL_CAN_MspInit+0x98>)
 8002eac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002eb2:	613b      	str	r3, [r7, #16]
 8002eb4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002eb6:	2300      	movs	r3, #0
 8002eb8:	60fb      	str	r3, [r7, #12]
 8002eba:	4b15      	ldr	r3, [pc, #84]	; (8002f10 <HAL_CAN_MspInit+0x98>)
 8002ebc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ebe:	4a14      	ldr	r2, [pc, #80]	; (8002f10 <HAL_CAN_MspInit+0x98>)
 8002ec0:	f043 0301 	orr.w	r3, r3, #1
 8002ec4:	6313      	str	r3, [r2, #48]	; 0x30
 8002ec6:	4b12      	ldr	r3, [pc, #72]	; (8002f10 <HAL_CAN_MspInit+0x98>)
 8002ec8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002eca:	f003 0301 	and.w	r3, r3, #1
 8002ece:	60fb      	str	r3, [r7, #12]
 8002ed0:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8002ed2:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8002ed6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ed8:	2302      	movs	r3, #2
 8002eda:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002edc:	2300      	movs	r3, #0
 8002ede:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ee0:	2303      	movs	r3, #3
 8002ee2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8002ee4:	2309      	movs	r3, #9
 8002ee6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002ee8:	f107 0314 	add.w	r3, r7, #20
 8002eec:	4619      	mov	r1, r3
 8002eee:	4809      	ldr	r0, [pc, #36]	; (8002f14 <HAL_CAN_MspInit+0x9c>)
 8002ef0:	f003 ff22 	bl	8006d38 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	2100      	movs	r1, #0
 8002ef8:	2014      	movs	r0, #20
 8002efa:	f003 fee6 	bl	8006cca <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8002efe:	2014      	movs	r0, #20
 8002f00:	f003 feff 	bl	8006d02 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8002f04:	bf00      	nop
 8002f06:	3728      	adds	r7, #40	; 0x28
 8002f08:	46bd      	mov	sp, r7
 8002f0a:	bd80      	pop	{r7, pc}
 8002f0c:	40006400 	.word	0x40006400
 8002f10:	40023800 	.word	0x40023800
 8002f14:	40020000 	.word	0x40020000

08002f18 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	b08a      	sub	sp, #40	; 0x28
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f20:	f107 0314 	add.w	r3, r7, #20
 8002f24:	2200      	movs	r2, #0
 8002f26:	601a      	str	r2, [r3, #0]
 8002f28:	605a      	str	r2, [r3, #4]
 8002f2a:	609a      	str	r2, [r3, #8]
 8002f2c:	60da      	str	r2, [r3, #12]
 8002f2e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	4a19      	ldr	r2, [pc, #100]	; (8002f9c <HAL_I2C_MspInit+0x84>)
 8002f36:	4293      	cmp	r3, r2
 8002f38:	d12c      	bne.n	8002f94 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f3a:	2300      	movs	r3, #0
 8002f3c:	613b      	str	r3, [r7, #16]
 8002f3e:	4b18      	ldr	r3, [pc, #96]	; (8002fa0 <HAL_I2C_MspInit+0x88>)
 8002f40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f42:	4a17      	ldr	r2, [pc, #92]	; (8002fa0 <HAL_I2C_MspInit+0x88>)
 8002f44:	f043 0302 	orr.w	r3, r3, #2
 8002f48:	6313      	str	r3, [r2, #48]	; 0x30
 8002f4a:	4b15      	ldr	r3, [pc, #84]	; (8002fa0 <HAL_I2C_MspInit+0x88>)
 8002f4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f4e:	f003 0302 	and.w	r3, r3, #2
 8002f52:	613b      	str	r3, [r7, #16]
 8002f54:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002f56:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002f5a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002f5c:	2312      	movs	r3, #18
 8002f5e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f60:	2300      	movs	r3, #0
 8002f62:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f64:	2303      	movs	r3, #3
 8002f66:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002f68:	2304      	movs	r3, #4
 8002f6a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f6c:	f107 0314 	add.w	r3, r7, #20
 8002f70:	4619      	mov	r1, r3
 8002f72:	480c      	ldr	r0, [pc, #48]	; (8002fa4 <HAL_I2C_MspInit+0x8c>)
 8002f74:	f003 fee0 	bl	8006d38 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002f78:	2300      	movs	r3, #0
 8002f7a:	60fb      	str	r3, [r7, #12]
 8002f7c:	4b08      	ldr	r3, [pc, #32]	; (8002fa0 <HAL_I2C_MspInit+0x88>)
 8002f7e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f80:	4a07      	ldr	r2, [pc, #28]	; (8002fa0 <HAL_I2C_MspInit+0x88>)
 8002f82:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002f86:	6413      	str	r3, [r2, #64]	; 0x40
 8002f88:	4b05      	ldr	r3, [pc, #20]	; (8002fa0 <HAL_I2C_MspInit+0x88>)
 8002f8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f8c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002f90:	60fb      	str	r3, [r7, #12]
 8002f92:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002f94:	bf00      	nop
 8002f96:	3728      	adds	r7, #40	; 0x28
 8002f98:	46bd      	mov	sp, r7
 8002f9a:	bd80      	pop	{r7, pc}
 8002f9c:	40005400 	.word	0x40005400
 8002fa0:	40023800 	.word	0x40023800
 8002fa4:	40020400 	.word	0x40020400

08002fa8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002fa8:	b580      	push	{r7, lr}
 8002faa:	b08a      	sub	sp, #40	; 0x28
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fb0:	f107 0314 	add.w	r3, r7, #20
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	601a      	str	r2, [r3, #0]
 8002fb8:	605a      	str	r2, [r3, #4]
 8002fba:	609a      	str	r2, [r3, #8]
 8002fbc:	60da      	str	r2, [r3, #12]
 8002fbe:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	4a19      	ldr	r2, [pc, #100]	; (800302c <HAL_UART_MspInit+0x84>)
 8002fc6:	4293      	cmp	r3, r2
 8002fc8:	d12b      	bne.n	8003022 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002fca:	2300      	movs	r3, #0
 8002fcc:	613b      	str	r3, [r7, #16]
 8002fce:	4b18      	ldr	r3, [pc, #96]	; (8003030 <HAL_UART_MspInit+0x88>)
 8002fd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fd2:	4a17      	ldr	r2, [pc, #92]	; (8003030 <HAL_UART_MspInit+0x88>)
 8002fd4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002fd8:	6413      	str	r3, [r2, #64]	; 0x40
 8002fda:	4b15      	ldr	r3, [pc, #84]	; (8003030 <HAL_UART_MspInit+0x88>)
 8002fdc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fde:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fe2:	613b      	str	r3, [r7, #16]
 8002fe4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002fe6:	2300      	movs	r3, #0
 8002fe8:	60fb      	str	r3, [r7, #12]
 8002fea:	4b11      	ldr	r3, [pc, #68]	; (8003030 <HAL_UART_MspInit+0x88>)
 8002fec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fee:	4a10      	ldr	r2, [pc, #64]	; (8003030 <HAL_UART_MspInit+0x88>)
 8002ff0:	f043 0301 	orr.w	r3, r3, #1
 8002ff4:	6313      	str	r3, [r2, #48]	; 0x30
 8002ff6:	4b0e      	ldr	r3, [pc, #56]	; (8003030 <HAL_UART_MspInit+0x88>)
 8002ff8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ffa:	f003 0301 	and.w	r3, r3, #1
 8002ffe:	60fb      	str	r3, [r7, #12]
 8003000:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8003002:	230c      	movs	r3, #12
 8003004:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003006:	2302      	movs	r3, #2
 8003008:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800300a:	2300      	movs	r3, #0
 800300c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800300e:	2303      	movs	r3, #3
 8003010:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8003012:	2307      	movs	r3, #7
 8003014:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003016:	f107 0314 	add.w	r3, r7, #20
 800301a:	4619      	mov	r1, r3
 800301c:	4805      	ldr	r0, [pc, #20]	; (8003034 <HAL_UART_MspInit+0x8c>)
 800301e:	f003 fe8b 	bl	8006d38 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8003022:	bf00      	nop
 8003024:	3728      	adds	r7, #40	; 0x28
 8003026:	46bd      	mov	sp, r7
 8003028:	bd80      	pop	{r7, pc}
 800302a:	bf00      	nop
 800302c:	40004400 	.word	0x40004400
 8003030:	40023800 	.word	0x40023800
 8003034:	40020000 	.word	0x40020000

08003038 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003038:	b480      	push	{r7}
 800303a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800303c:	e7fe      	b.n	800303c <NMI_Handler+0x4>

0800303e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800303e:	b480      	push	{r7}
 8003040:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003042:	e7fe      	b.n	8003042 <HardFault_Handler+0x4>

08003044 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003044:	b480      	push	{r7}
 8003046:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003048:	e7fe      	b.n	8003048 <MemManage_Handler+0x4>

0800304a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800304a:	b480      	push	{r7}
 800304c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800304e:	e7fe      	b.n	800304e <BusFault_Handler+0x4>

08003050 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003050:	b480      	push	{r7}
 8003052:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003054:	e7fe      	b.n	8003054 <UsageFault_Handler+0x4>

08003056 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003056:	b480      	push	{r7}
 8003058:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800305a:	bf00      	nop
 800305c:	46bd      	mov	sp, r7
 800305e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003062:	4770      	bx	lr

08003064 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003064:	b480      	push	{r7}
 8003066:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003068:	bf00      	nop
 800306a:	46bd      	mov	sp, r7
 800306c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003070:	4770      	bx	lr

08003072 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003072:	b480      	push	{r7}
 8003074:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003076:	bf00      	nop
 8003078:	46bd      	mov	sp, r7
 800307a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800307e:	4770      	bx	lr

08003080 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003080:	b580      	push	{r7, lr}
 8003082:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003084:	f002 fe9a 	bl	8005dbc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003088:	bf00      	nop
 800308a:	bd80      	pop	{r7, pc}

0800308c <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 800308c:	b580      	push	{r7, lr}
 800308e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8003090:	4802      	ldr	r0, [pc, #8]	; (800309c <CAN1_RX0_IRQHandler+0x10>)
 8003092:	f003 fb0f 	bl	80066b4 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8003096:	bf00      	nop
 8003098:	bd80      	pop	{r7, pc}
 800309a:	bf00      	nop
 800309c:	20000204 	.word	0x20000204

080030a0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80030a0:	b480      	push	{r7}
 80030a2:	af00      	add	r7, sp, #0
  return 1;
 80030a4:	2301      	movs	r3, #1
}
 80030a6:	4618      	mov	r0, r3
 80030a8:	46bd      	mov	sp, r7
 80030aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ae:	4770      	bx	lr

080030b0 <_kill>:

int _kill(int pid, int sig)
{
 80030b0:	b580      	push	{r7, lr}
 80030b2:	b082      	sub	sp, #8
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]
 80030b8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80030ba:	f006 fdcf 	bl	8009c5c <__errno>
 80030be:	4603      	mov	r3, r0
 80030c0:	2216      	movs	r2, #22
 80030c2:	601a      	str	r2, [r3, #0]
  return -1;
 80030c4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80030c8:	4618      	mov	r0, r3
 80030ca:	3708      	adds	r7, #8
 80030cc:	46bd      	mov	sp, r7
 80030ce:	bd80      	pop	{r7, pc}

080030d0 <_exit>:

void _exit (int status)
{
 80030d0:	b580      	push	{r7, lr}
 80030d2:	b082      	sub	sp, #8
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80030d8:	f04f 31ff 	mov.w	r1, #4294967295
 80030dc:	6878      	ldr	r0, [r7, #4]
 80030de:	f7ff ffe7 	bl	80030b0 <_kill>
  while (1) {}    /* Make sure we hang here */
 80030e2:	e7fe      	b.n	80030e2 <_exit+0x12>

080030e4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	b086      	sub	sp, #24
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	60f8      	str	r0, [r7, #12]
 80030ec:	60b9      	str	r1, [r7, #8]
 80030ee:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80030f0:	2300      	movs	r3, #0
 80030f2:	617b      	str	r3, [r7, #20]
 80030f4:	e00a      	b.n	800310c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80030f6:	f3af 8000 	nop.w
 80030fa:	4601      	mov	r1, r0
 80030fc:	68bb      	ldr	r3, [r7, #8]
 80030fe:	1c5a      	adds	r2, r3, #1
 8003100:	60ba      	str	r2, [r7, #8]
 8003102:	b2ca      	uxtb	r2, r1
 8003104:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003106:	697b      	ldr	r3, [r7, #20]
 8003108:	3301      	adds	r3, #1
 800310a:	617b      	str	r3, [r7, #20]
 800310c:	697a      	ldr	r2, [r7, #20]
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	429a      	cmp	r2, r3
 8003112:	dbf0      	blt.n	80030f6 <_read+0x12>
  }

  return len;
 8003114:	687b      	ldr	r3, [r7, #4]
}
 8003116:	4618      	mov	r0, r3
 8003118:	3718      	adds	r7, #24
 800311a:	46bd      	mov	sp, r7
 800311c:	bd80      	pop	{r7, pc}

0800311e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800311e:	b580      	push	{r7, lr}
 8003120:	b086      	sub	sp, #24
 8003122:	af00      	add	r7, sp, #0
 8003124:	60f8      	str	r0, [r7, #12]
 8003126:	60b9      	str	r1, [r7, #8]
 8003128:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800312a:	2300      	movs	r3, #0
 800312c:	617b      	str	r3, [r7, #20]
 800312e:	e009      	b.n	8003144 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003130:	68bb      	ldr	r3, [r7, #8]
 8003132:	1c5a      	adds	r2, r3, #1
 8003134:	60ba      	str	r2, [r7, #8]
 8003136:	781b      	ldrb	r3, [r3, #0]
 8003138:	4618      	mov	r0, r3
 800313a:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800313e:	697b      	ldr	r3, [r7, #20]
 8003140:	3301      	adds	r3, #1
 8003142:	617b      	str	r3, [r7, #20]
 8003144:	697a      	ldr	r2, [r7, #20]
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	429a      	cmp	r2, r3
 800314a:	dbf1      	blt.n	8003130 <_write+0x12>
  }
  return len;
 800314c:	687b      	ldr	r3, [r7, #4]
}
 800314e:	4618      	mov	r0, r3
 8003150:	3718      	adds	r7, #24
 8003152:	46bd      	mov	sp, r7
 8003154:	bd80      	pop	{r7, pc}

08003156 <_close>:

int _close(int file)
{
 8003156:	b480      	push	{r7}
 8003158:	b083      	sub	sp, #12
 800315a:	af00      	add	r7, sp, #0
 800315c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800315e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003162:	4618      	mov	r0, r3
 8003164:	370c      	adds	r7, #12
 8003166:	46bd      	mov	sp, r7
 8003168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800316c:	4770      	bx	lr

0800316e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800316e:	b480      	push	{r7}
 8003170:	b083      	sub	sp, #12
 8003172:	af00      	add	r7, sp, #0
 8003174:	6078      	str	r0, [r7, #4]
 8003176:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003178:	683b      	ldr	r3, [r7, #0]
 800317a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800317e:	605a      	str	r2, [r3, #4]
  return 0;
 8003180:	2300      	movs	r3, #0
}
 8003182:	4618      	mov	r0, r3
 8003184:	370c      	adds	r7, #12
 8003186:	46bd      	mov	sp, r7
 8003188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800318c:	4770      	bx	lr

0800318e <_isatty>:

int _isatty(int file)
{
 800318e:	b480      	push	{r7}
 8003190:	b083      	sub	sp, #12
 8003192:	af00      	add	r7, sp, #0
 8003194:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003196:	2301      	movs	r3, #1
}
 8003198:	4618      	mov	r0, r3
 800319a:	370c      	adds	r7, #12
 800319c:	46bd      	mov	sp, r7
 800319e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a2:	4770      	bx	lr

080031a4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80031a4:	b480      	push	{r7}
 80031a6:	b085      	sub	sp, #20
 80031a8:	af00      	add	r7, sp, #0
 80031aa:	60f8      	str	r0, [r7, #12]
 80031ac:	60b9      	str	r1, [r7, #8]
 80031ae:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80031b0:	2300      	movs	r3, #0
}
 80031b2:	4618      	mov	r0, r3
 80031b4:	3714      	adds	r7, #20
 80031b6:	46bd      	mov	sp, r7
 80031b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031bc:	4770      	bx	lr
	...

080031c0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80031c0:	b580      	push	{r7, lr}
 80031c2:	b086      	sub	sp, #24
 80031c4:	af00      	add	r7, sp, #0
 80031c6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80031c8:	4a14      	ldr	r2, [pc, #80]	; (800321c <_sbrk+0x5c>)
 80031ca:	4b15      	ldr	r3, [pc, #84]	; (8003220 <_sbrk+0x60>)
 80031cc:	1ad3      	subs	r3, r2, r3
 80031ce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80031d0:	697b      	ldr	r3, [r7, #20]
 80031d2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80031d4:	4b13      	ldr	r3, [pc, #76]	; (8003224 <_sbrk+0x64>)
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d102      	bne.n	80031e2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80031dc:	4b11      	ldr	r3, [pc, #68]	; (8003224 <_sbrk+0x64>)
 80031de:	4a12      	ldr	r2, [pc, #72]	; (8003228 <_sbrk+0x68>)
 80031e0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80031e2:	4b10      	ldr	r3, [pc, #64]	; (8003224 <_sbrk+0x64>)
 80031e4:	681a      	ldr	r2, [r3, #0]
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	4413      	add	r3, r2
 80031ea:	693a      	ldr	r2, [r7, #16]
 80031ec:	429a      	cmp	r2, r3
 80031ee:	d207      	bcs.n	8003200 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80031f0:	f006 fd34 	bl	8009c5c <__errno>
 80031f4:	4603      	mov	r3, r0
 80031f6:	220c      	movs	r2, #12
 80031f8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80031fa:	f04f 33ff 	mov.w	r3, #4294967295
 80031fe:	e009      	b.n	8003214 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003200:	4b08      	ldr	r3, [pc, #32]	; (8003224 <_sbrk+0x64>)
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003206:	4b07      	ldr	r3, [pc, #28]	; (8003224 <_sbrk+0x64>)
 8003208:	681a      	ldr	r2, [r3, #0]
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	4413      	add	r3, r2
 800320e:	4a05      	ldr	r2, [pc, #20]	; (8003224 <_sbrk+0x64>)
 8003210:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003212:	68fb      	ldr	r3, [r7, #12]
}
 8003214:	4618      	mov	r0, r3
 8003216:	3718      	adds	r7, #24
 8003218:	46bd      	mov	sp, r7
 800321a:	bd80      	pop	{r7, pc}
 800321c:	20020000 	.word	0x20020000
 8003220:	00000400 	.word	0x00000400
 8003224:	20000418 	.word	0x20000418
 8003228:	20000778 	.word	0x20000778

0800322c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800322c:	b480      	push	{r7}
 800322e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003230:	4b06      	ldr	r3, [pc, #24]	; (800324c <SystemInit+0x20>)
 8003232:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003236:	4a05      	ldr	r2, [pc, #20]	; (800324c <SystemInit+0x20>)
 8003238:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800323c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003240:	bf00      	nop
 8003242:	46bd      	mov	sp, r7
 8003244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003248:	4770      	bx	lr
 800324a:	bf00      	nop
 800324c:	e000ed00 	.word	0xe000ed00

08003250 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8003250:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003288 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8003254:	f7ff ffea 	bl	800322c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003258:	480c      	ldr	r0, [pc, #48]	; (800328c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800325a:	490d      	ldr	r1, [pc, #52]	; (8003290 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800325c:	4a0d      	ldr	r2, [pc, #52]	; (8003294 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800325e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003260:	e002      	b.n	8003268 <LoopCopyDataInit>

08003262 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003262:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003264:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003266:	3304      	adds	r3, #4

08003268 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003268:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800326a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800326c:	d3f9      	bcc.n	8003262 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800326e:	4a0a      	ldr	r2, [pc, #40]	; (8003298 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003270:	4c0a      	ldr	r4, [pc, #40]	; (800329c <LoopFillZerobss+0x22>)
  movs r3, #0
 8003272:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003274:	e001      	b.n	800327a <LoopFillZerobss>

08003276 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003276:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003278:	3204      	adds	r2, #4

0800327a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800327a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800327c:	d3fb      	bcc.n	8003276 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800327e:	f006 fcf3 	bl	8009c68 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003282:	f7ff f839 	bl	80022f8 <main>
  bx  lr    
 8003286:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8003288:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800328c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003290:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8003294:	0800dd10 	.word	0x0800dd10
  ldr r2, =_sbss
 8003298:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 800329c:	20000774 	.word	0x20000774

080032a0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80032a0:	e7fe      	b.n	80032a0 <ADC_IRQHandler>

080032a2 <cavlFindExtremum>:
static inline void cavlRemove(Cavl** const root, const Cavl* const node);

/// Return the min-/max-valued node stored in the tree, depending on the flag. This is an extremely fast query.
/// Returns NULL iff the argument is NULL (i.e., the tree is empty). The worst-case complexity is O(log n).
static inline Cavl* cavlFindExtremum(Cavl* const root, const bool maximum)
{
 80032a2:	b480      	push	{r7}
 80032a4:	b085      	sub	sp, #20
 80032a6:	af00      	add	r7, sp, #0
 80032a8:	6078      	str	r0, [r7, #4]
 80032aa:	460b      	mov	r3, r1
 80032ac:	70fb      	strb	r3, [r7, #3]
    Cavl* result = NULL;
 80032ae:	2300      	movs	r3, #0
 80032b0:	60fb      	str	r3, [r7, #12]
    Cavl* c      = root;
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	60bb      	str	r3, [r7, #8]
    while (c != NULL)
 80032b6:	e007      	b.n	80032c8 <cavlFindExtremum+0x26>
    {
        result = c;
 80032b8:	68bb      	ldr	r3, [r7, #8]
 80032ba:	60fb      	str	r3, [r7, #12]
        c      = c->lr[maximum];
 80032bc:	78fb      	ldrb	r3, [r7, #3]
 80032be:	68ba      	ldr	r2, [r7, #8]
 80032c0:	009b      	lsls	r3, r3, #2
 80032c2:	4413      	add	r3, r2
 80032c4:	685b      	ldr	r3, [r3, #4]
 80032c6:	60bb      	str	r3, [r7, #8]
    while (c != NULL)
 80032c8:	68bb      	ldr	r3, [r7, #8]
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d1f4      	bne.n	80032b8 <cavlFindExtremum+0x16>
    }
    return result;
 80032ce:	68fb      	ldr	r3, [r7, #12]
}
 80032d0:	4618      	mov	r0, r3
 80032d2:	3714      	adds	r7, #20
 80032d4:	46bd      	mov	sp, r7
 80032d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032da:	4770      	bx	lr

080032dc <cavlPrivateRotate>:
// ----------------------------------------     END OF PUBLIC API SECTION      ----------------------------------------
// ----------------------------------------      POLICE LINE DO NOT CROSS      ----------------------------------------

/// INTERNAL USE ONLY. Makes the '!r' child of node 'x' its parent; i.e., rotates 'x' toward 'r'.
static inline void cavlPrivateRotate(Cavl* const x, const bool r)
{
 80032dc:	b580      	push	{r7, lr}
 80032de:	b084      	sub	sp, #16
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	6078      	str	r0, [r7, #4]
 80032e4:	460b      	mov	r3, r1
 80032e6:	70fb      	strb	r3, [r7, #3]
    CAVL_ASSERT((x != NULL) && (x->lr[!r] != NULL) && ((x->bf >= -1) && (x->bf <= +1)));
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d014      	beq.n	8003318 <cavlPrivateRotate+0x3c>
 80032ee:	78fb      	ldrb	r3, [r7, #3]
 80032f0:	f083 0301 	eor.w	r3, r3, #1
 80032f4:	b2db      	uxtb	r3, r3
 80032f6:	687a      	ldr	r2, [r7, #4]
 80032f8:	009b      	lsls	r3, r3, #2
 80032fa:	4413      	add	r3, r2
 80032fc:	685b      	ldr	r3, [r3, #4]
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d00a      	beq.n	8003318 <cavlPrivateRotate+0x3c>
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8003308:	f1b3 3fff 	cmp.w	r3, #4294967295
 800330c:	db04      	blt.n	8003318 <cavlPrivateRotate+0x3c>
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8003314:	2b01      	cmp	r3, #1
 8003316:	dd05      	ble.n	8003324 <cavlPrivateRotate+0x48>
 8003318:	4b2a      	ldr	r3, [pc, #168]	; (80033c4 <cavlPrivateRotate+0xe8>)
 800331a:	4a2b      	ldr	r2, [pc, #172]	; (80033c8 <cavlPrivateRotate+0xec>)
 800331c:	2162      	movs	r1, #98	; 0x62
 800331e:	482b      	ldr	r0, [pc, #172]	; (80033cc <cavlPrivateRotate+0xf0>)
 8003320:	f005 fd74 	bl	8008e0c <__assert_func>
    Cavl* const z = x->lr[!r];
 8003324:	78fb      	ldrb	r3, [r7, #3]
 8003326:	f083 0301 	eor.w	r3, r3, #1
 800332a:	b2db      	uxtb	r3, r3
 800332c:	687a      	ldr	r2, [r7, #4]
 800332e:	009b      	lsls	r3, r3, #2
 8003330:	4413      	add	r3, r2
 8003332:	685b      	ldr	r3, [r3, #4]
 8003334:	60fb      	str	r3, [r7, #12]
    if (x->up != NULL)
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	2b00      	cmp	r3, #0
 800333c:	d00e      	beq.n	800335c <cavlPrivateRotate+0x80>
    {
        x->up->lr[x->up->lr[1] == x] = z;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	681a      	ldr	r2, [r3, #0]
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	689b      	ldr	r3, [r3, #8]
 8003348:	6879      	ldr	r1, [r7, #4]
 800334a:	4299      	cmp	r1, r3
 800334c:	bf0c      	ite	eq
 800334e:	2301      	moveq	r3, #1
 8003350:	2300      	movne	r3, #0
 8003352:	b2db      	uxtb	r3, r3
 8003354:	009b      	lsls	r3, r3, #2
 8003356:	4413      	add	r3, r2
 8003358:	68fa      	ldr	r2, [r7, #12]
 800335a:	605a      	str	r2, [r3, #4]
    }
    z->up     = x->up;
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681a      	ldr	r2, [r3, #0]
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	601a      	str	r2, [r3, #0]
    x->up     = z;
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	68fa      	ldr	r2, [r7, #12]
 8003368:	601a      	str	r2, [r3, #0]
    x->lr[!r] = z->lr[r];
 800336a:	78fb      	ldrb	r3, [r7, #3]
 800336c:	78fa      	ldrb	r2, [r7, #3]
 800336e:	f082 0201 	eor.w	r2, r2, #1
 8003372:	b2d2      	uxtb	r2, r2
 8003374:	4610      	mov	r0, r2
 8003376:	68fa      	ldr	r2, [r7, #12]
 8003378:	009b      	lsls	r3, r3, #2
 800337a:	4413      	add	r3, r2
 800337c:	685a      	ldr	r2, [r3, #4]
 800337e:	6879      	ldr	r1, [r7, #4]
 8003380:	0083      	lsls	r3, r0, #2
 8003382:	440b      	add	r3, r1
 8003384:	605a      	str	r2, [r3, #4]
    if (x->lr[!r] != NULL)
 8003386:	78fb      	ldrb	r3, [r7, #3]
 8003388:	f083 0301 	eor.w	r3, r3, #1
 800338c:	b2db      	uxtb	r3, r3
 800338e:	687a      	ldr	r2, [r7, #4]
 8003390:	009b      	lsls	r3, r3, #2
 8003392:	4413      	add	r3, r2
 8003394:	685b      	ldr	r3, [r3, #4]
 8003396:	2b00      	cmp	r3, #0
 8003398:	d009      	beq.n	80033ae <cavlPrivateRotate+0xd2>
    {
        x->lr[!r]->up = x;
 800339a:	78fb      	ldrb	r3, [r7, #3]
 800339c:	f083 0301 	eor.w	r3, r3, #1
 80033a0:	b2db      	uxtb	r3, r3
 80033a2:	687a      	ldr	r2, [r7, #4]
 80033a4:	009b      	lsls	r3, r3, #2
 80033a6:	4413      	add	r3, r2
 80033a8:	685b      	ldr	r3, [r3, #4]
 80033aa:	687a      	ldr	r2, [r7, #4]
 80033ac:	601a      	str	r2, [r3, #0]
    }
    z->lr[r] = x;
 80033ae:	78fb      	ldrb	r3, [r7, #3]
 80033b0:	68fa      	ldr	r2, [r7, #12]
 80033b2:	009b      	lsls	r3, r3, #2
 80033b4:	4413      	add	r3, r2
 80033b6:	687a      	ldr	r2, [r7, #4]
 80033b8:	605a      	str	r2, [r3, #4]
}
 80033ba:	bf00      	nop
 80033bc:	3710      	adds	r7, #16
 80033be:	46bd      	mov	sp, r7
 80033c0:	bd80      	pop	{r7, pc}
 80033c2:	bf00      	nop
 80033c4:	0800c2e0 	.word	0x0800c2e0
 80033c8:	0800d244 	.word	0x0800d244
 80033cc:	0800c338 	.word	0x0800c338

080033d0 <cavlPrivateAdjustBalance>:

/// INTERNAL USE ONLY.
/// Accepts a node and how its balance factor needs to be changed -- either +1 or -1.
/// Returns the new node to replace the old one if tree rotation took place, same node otherwise.
static inline Cavl* cavlPrivateAdjustBalance(Cavl* const x, const bool increment)
{
 80033d0:	b580      	push	{r7, lr}
 80033d2:	b086      	sub	sp, #24
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	6078      	str	r0, [r7, #4]
 80033d8:	460b      	mov	r3, r1
 80033da:	70fb      	strb	r3, [r7, #3]
    CAVL_ASSERT((x != NULL) && ((x->bf >= -1) && (x->bf <= +1)));
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d00a      	beq.n	80033f8 <cavlPrivateAdjustBalance+0x28>
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	f993 300c 	ldrsb.w	r3, [r3, #12]
 80033e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033ec:	db04      	blt.n	80033f8 <cavlPrivateAdjustBalance+0x28>
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	f993 300c 	ldrsb.w	r3, [r3, #12]
 80033f4:	2b01      	cmp	r3, #1
 80033f6:	dd05      	ble.n	8003404 <cavlPrivateAdjustBalance+0x34>
 80033f8:	4b61      	ldr	r3, [pc, #388]	; (8003580 <cavlPrivateAdjustBalance+0x1b0>)
 80033fa:	4a62      	ldr	r2, [pc, #392]	; (8003584 <cavlPrivateAdjustBalance+0x1b4>)
 80033fc:	2177      	movs	r1, #119	; 0x77
 80033fe:	4862      	ldr	r0, [pc, #392]	; (8003588 <cavlPrivateAdjustBalance+0x1b8>)
 8003400:	f005 fd04 	bl	8008e0c <__assert_func>
    Cavl*        out    = x;
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	617b      	str	r3, [r7, #20]
    const int8_t new_bf = (int8_t) (x->bf + (increment ? +1 : -1));
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	f993 300c 	ldrsb.w	r3, [r3, #12]
 800340e:	b2db      	uxtb	r3, r3
 8003410:	78fa      	ldrb	r2, [r7, #3]
 8003412:	2a00      	cmp	r2, #0
 8003414:	d001      	beq.n	800341a <cavlPrivateAdjustBalance+0x4a>
 8003416:	2201      	movs	r2, #1
 8003418:	e000      	b.n	800341c <cavlPrivateAdjustBalance+0x4c>
 800341a:	22ff      	movs	r2, #255	; 0xff
 800341c:	4413      	add	r3, r2
 800341e:	b2db      	uxtb	r3, r3
 8003420:	74fb      	strb	r3, [r7, #19]
    if ((new_bf < -1) || (new_bf > 1))
 8003422:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8003426:	f1b3 3fff 	cmp.w	r3, #4294967295
 800342a:	db04      	blt.n	8003436 <cavlPrivateAdjustBalance+0x66>
 800342c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8003430:	2b01      	cmp	r3, #1
 8003432:	f340 809c 	ble.w	800356e <cavlPrivateAdjustBalance+0x19e>
    {
        const bool   r    = new_bf < 0;   // bf<0 if left-heavy --> right rotation is needed.
 8003436:	7cfb      	ldrb	r3, [r7, #19]
 8003438:	09db      	lsrs	r3, r3, #7
 800343a:	74bb      	strb	r3, [r7, #18]
        const int8_t sign = r ? +1 : -1;  // Positive if we are rotating right.
 800343c:	7cbb      	ldrb	r3, [r7, #18]
 800343e:	2b00      	cmp	r3, #0
 8003440:	d001      	beq.n	8003446 <cavlPrivateAdjustBalance+0x76>
 8003442:	2301      	movs	r3, #1
 8003444:	e001      	b.n	800344a <cavlPrivateAdjustBalance+0x7a>
 8003446:	f04f 33ff 	mov.w	r3, #4294967295
 800344a:	747b      	strb	r3, [r7, #17]
        Cavl* const  z    = x->lr[!r];
 800344c:	7cbb      	ldrb	r3, [r7, #18]
 800344e:	f083 0301 	eor.w	r3, r3, #1
 8003452:	b2db      	uxtb	r3, r3
 8003454:	687a      	ldr	r2, [r7, #4]
 8003456:	009b      	lsls	r3, r3, #2
 8003458:	4413      	add	r3, r2
 800345a:	685b      	ldr	r3, [r3, #4]
 800345c:	60fb      	str	r3, [r7, #12]
        CAVL_ASSERT(z != NULL);   // Heavy side cannot be empty.
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	2b00      	cmp	r3, #0
 8003462:	d105      	bne.n	8003470 <cavlPrivateAdjustBalance+0xa0>
 8003464:	4b49      	ldr	r3, [pc, #292]	; (800358c <cavlPrivateAdjustBalance+0x1bc>)
 8003466:	4a47      	ldr	r2, [pc, #284]	; (8003584 <cavlPrivateAdjustBalance+0x1b4>)
 8003468:	217f      	movs	r1, #127	; 0x7f
 800346a:	4847      	ldr	r0, [pc, #284]	; (8003588 <cavlPrivateAdjustBalance+0x1b8>)
 800346c:	f005 fcce 	bl	8008e0c <__assert_func>
        if ((z->bf * sign) <= 0)  // Parent and child are heavy on the same side or the child is balanced.
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8003476:	461a      	mov	r2, r3
 8003478:	f997 3011 	ldrsb.w	r3, [r7, #17]
 800347c:	fb02 f303 	mul.w	r3, r2, r3
 8003480:	2b00      	cmp	r3, #0
 8003482:	dc1c      	bgt.n	80034be <cavlPrivateAdjustBalance+0xee>
        {
            out = z;
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	617b      	str	r3, [r7, #20]
            cavlPrivateRotate(x, r);
 8003488:	7cbb      	ldrb	r3, [r7, #18]
 800348a:	4619      	mov	r1, r3
 800348c:	6878      	ldr	r0, [r7, #4]
 800348e:	f7ff ff25 	bl	80032dc <cavlPrivateRotate>
            if (0 == z->bf)
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8003498:	2b00      	cmp	r3, #0
 800349a:	d109      	bne.n	80034b0 <cavlPrivateAdjustBalance+0xe0>
            {
                x->bf = (int8_t) (-sign);
 800349c:	7c7b      	ldrb	r3, [r7, #17]
 800349e:	425b      	negs	r3, r3
 80034a0:	b2db      	uxtb	r3, r3
 80034a2:	b25a      	sxtb	r2, r3
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	731a      	strb	r2, [r3, #12]
                z->bf = (int8_t) (+sign);
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	7c7a      	ldrb	r2, [r7, #17]
 80034ac:	731a      	strb	r2, [r3, #12]
    {
 80034ae:	e061      	b.n	8003574 <cavlPrivateAdjustBalance+0x1a4>
            }
            else
            {
                x->bf = 0;
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	2200      	movs	r2, #0
 80034b4:	731a      	strb	r2, [r3, #12]
                z->bf = 0;
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	2200      	movs	r2, #0
 80034ba:	731a      	strb	r2, [r3, #12]
    {
 80034bc:	e05a      	b.n	8003574 <cavlPrivateAdjustBalance+0x1a4>
            }
        }
        else  // Otherwise, the child needs to be rotated in the opposite direction first.
        {
            Cavl* const y = z->lr[r];
 80034be:	7cbb      	ldrb	r3, [r7, #18]
 80034c0:	68fa      	ldr	r2, [r7, #12]
 80034c2:	009b      	lsls	r3, r3, #2
 80034c4:	4413      	add	r3, r2
 80034c6:	685b      	ldr	r3, [r3, #4]
 80034c8:	60bb      	str	r3, [r7, #8]
            CAVL_ASSERT(y != NULL);  // Heavy side cannot be empty.
 80034ca:	68bb      	ldr	r3, [r7, #8]
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d105      	bne.n	80034dc <cavlPrivateAdjustBalance+0x10c>
 80034d0:	4b2f      	ldr	r3, [pc, #188]	; (8003590 <cavlPrivateAdjustBalance+0x1c0>)
 80034d2:	4a2c      	ldr	r2, [pc, #176]	; (8003584 <cavlPrivateAdjustBalance+0x1b4>)
 80034d4:	2192      	movs	r1, #146	; 0x92
 80034d6:	482c      	ldr	r0, [pc, #176]	; (8003588 <cavlPrivateAdjustBalance+0x1b8>)
 80034d8:	f005 fc98 	bl	8008e0c <__assert_func>
            out = y;
 80034dc:	68bb      	ldr	r3, [r7, #8]
 80034de:	617b      	str	r3, [r7, #20]
            cavlPrivateRotate(z, !r);
 80034e0:	7cbb      	ldrb	r3, [r7, #18]
 80034e2:	2b00      	cmp	r3, #0
 80034e4:	bf14      	ite	ne
 80034e6:	2301      	movne	r3, #1
 80034e8:	2300      	moveq	r3, #0
 80034ea:	b2db      	uxtb	r3, r3
 80034ec:	f083 0301 	eor.w	r3, r3, #1
 80034f0:	b2db      	uxtb	r3, r3
 80034f2:	f003 0301 	and.w	r3, r3, #1
 80034f6:	b2db      	uxtb	r3, r3
 80034f8:	4619      	mov	r1, r3
 80034fa:	68f8      	ldr	r0, [r7, #12]
 80034fc:	f7ff feee 	bl	80032dc <cavlPrivateRotate>
            cavlPrivateRotate(x, r);
 8003500:	7cbb      	ldrb	r3, [r7, #18]
 8003502:	4619      	mov	r1, r3
 8003504:	6878      	ldr	r0, [r7, #4]
 8003506:	f7ff fee9 	bl	80032dc <cavlPrivateRotate>
            if ((y->bf * sign) < 0)
 800350a:	68bb      	ldr	r3, [r7, #8]
 800350c:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8003510:	461a      	mov	r2, r3
 8003512:	f997 3011 	ldrsb.w	r3, [r7, #17]
 8003516:	fb02 f303 	mul.w	r3, r2, r3
 800351a:	2b00      	cmp	r3, #0
 800351c:	da09      	bge.n	8003532 <cavlPrivateAdjustBalance+0x162>
            {
                x->bf = (int8_t) (+sign);
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	7c7a      	ldrb	r2, [r7, #17]
 8003522:	731a      	strb	r2, [r3, #12]
                y->bf = 0;
 8003524:	68bb      	ldr	r3, [r7, #8]
 8003526:	2200      	movs	r2, #0
 8003528:	731a      	strb	r2, [r3, #12]
                z->bf = 0;
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	2200      	movs	r2, #0
 800352e:	731a      	strb	r2, [r3, #12]
    {
 8003530:	e020      	b.n	8003574 <cavlPrivateAdjustBalance+0x1a4>
            }
            else if ((y->bf * sign) > 0)
 8003532:	68bb      	ldr	r3, [r7, #8]
 8003534:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8003538:	461a      	mov	r2, r3
 800353a:	f997 3011 	ldrsb.w	r3, [r7, #17]
 800353e:	fb02 f303 	mul.w	r3, r2, r3
 8003542:	2b00      	cmp	r3, #0
 8003544:	dd0c      	ble.n	8003560 <cavlPrivateAdjustBalance+0x190>
            {
                x->bf = 0;
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	2200      	movs	r2, #0
 800354a:	731a      	strb	r2, [r3, #12]
                y->bf = 0;
 800354c:	68bb      	ldr	r3, [r7, #8]
 800354e:	2200      	movs	r2, #0
 8003550:	731a      	strb	r2, [r3, #12]
                z->bf = (int8_t) (-sign);
 8003552:	7c7b      	ldrb	r3, [r7, #17]
 8003554:	425b      	negs	r3, r3
 8003556:	b2db      	uxtb	r3, r3
 8003558:	b25a      	sxtb	r2, r3
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	731a      	strb	r2, [r3, #12]
    {
 800355e:	e009      	b.n	8003574 <cavlPrivateAdjustBalance+0x1a4>
            }
            else
            {
                x->bf = 0;
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	2200      	movs	r2, #0
 8003564:	731a      	strb	r2, [r3, #12]
                z->bf = 0;
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	2200      	movs	r2, #0
 800356a:	731a      	strb	r2, [r3, #12]
    {
 800356c:	e002      	b.n	8003574 <cavlPrivateAdjustBalance+0x1a4>
            }
        }
    }
    else
    {
        x->bf = new_bf;  // Balancing not needed, just update the balance factor and call it a day.
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	7cfa      	ldrb	r2, [r7, #19]
 8003572:	731a      	strb	r2, [r3, #12]
    }
    return out;
 8003574:	697b      	ldr	r3, [r7, #20]
}
 8003576:	4618      	mov	r0, r3
 8003578:	3718      	adds	r7, #24
 800357a:	46bd      	mov	sp, r7
 800357c:	bd80      	pop	{r7, pc}
 800357e:	bf00      	nop
 8003580:	0800c36c 	.word	0x0800c36c
 8003584:	0800d228 	.word	0x0800d228
 8003588:	0800c338 	.word	0x0800c338
 800358c:	0800c3a4 	.word	0x0800c3a4
 8003590:	0800c3b8 	.word	0x0800c3b8

08003594 <cavlPrivateRetraceOnGrowth>:

/// INTERNAL USE ONLY.
/// Takes the culprit node (the one that is added); returns NULL or the root of the tree (possibly new one).
/// When adding a new node, set its balance factor to zero and call this function to propagate the changes upward.
static inline Cavl* cavlPrivateRetraceOnGrowth(Cavl* const added)
{
 8003594:	b580      	push	{r7, lr}
 8003596:	b086      	sub	sp, #24
 8003598:	af00      	add	r7, sp, #0
 800359a:	6078      	str	r0, [r7, #4]
    CAVL_ASSERT((added != NULL) && (0 == added->bf));
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d004      	beq.n	80035ac <cavlPrivateRetraceOnGrowth+0x18>
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	f993 300c 	ldrsb.w	r3, [r3, #12]
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d005      	beq.n	80035b8 <cavlPrivateRetraceOnGrowth+0x24>
 80035ac:	4b23      	ldr	r3, [pc, #140]	; (800363c <cavlPrivateRetraceOnGrowth+0xa8>)
 80035ae:	4a24      	ldr	r2, [pc, #144]	; (8003640 <cavlPrivateRetraceOnGrowth+0xac>)
 80035b0:	21b5      	movs	r1, #181	; 0xb5
 80035b2:	4824      	ldr	r0, [pc, #144]	; (8003644 <cavlPrivateRetraceOnGrowth+0xb0>)
 80035b4:	f005 fc2a 	bl	8008e0c <__assert_func>
    Cavl* c = added;      // Child
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	617b      	str	r3, [r7, #20]
    Cavl* p = added->up;  // Parent
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	613b      	str	r3, [r7, #16]
    while (p != NULL)
 80035c2:	e023      	b.n	800360c <cavlPrivateRetraceOnGrowth+0x78>
    {
        const bool r = p->lr[1] == c;  // c is the right child of parent
 80035c4:	693b      	ldr	r3, [r7, #16]
 80035c6:	689b      	ldr	r3, [r3, #8]
 80035c8:	697a      	ldr	r2, [r7, #20]
 80035ca:	429a      	cmp	r2, r3
 80035cc:	bf0c      	ite	eq
 80035ce:	2301      	moveq	r3, #1
 80035d0:	2300      	movne	r3, #0
 80035d2:	73fb      	strb	r3, [r7, #15]
        CAVL_ASSERT(p->lr[r] == c);
 80035d4:	7bfb      	ldrb	r3, [r7, #15]
 80035d6:	693a      	ldr	r2, [r7, #16]
 80035d8:	009b      	lsls	r3, r3, #2
 80035da:	4413      	add	r3, r2
 80035dc:	685b      	ldr	r3, [r3, #4]
 80035de:	697a      	ldr	r2, [r7, #20]
 80035e0:	429a      	cmp	r2, r3
 80035e2:	d005      	beq.n	80035f0 <cavlPrivateRetraceOnGrowth+0x5c>
 80035e4:	4b18      	ldr	r3, [pc, #96]	; (8003648 <cavlPrivateRetraceOnGrowth+0xb4>)
 80035e6:	4a16      	ldr	r2, [pc, #88]	; (8003640 <cavlPrivateRetraceOnGrowth+0xac>)
 80035e8:	21bb      	movs	r1, #187	; 0xbb
 80035ea:	4816      	ldr	r0, [pc, #88]	; (8003644 <cavlPrivateRetraceOnGrowth+0xb0>)
 80035ec:	f005 fc0e 	bl	8008e0c <__assert_func>
        c = cavlPrivateAdjustBalance(p, r);
 80035f0:	7bfb      	ldrb	r3, [r7, #15]
 80035f2:	4619      	mov	r1, r3
 80035f4:	6938      	ldr	r0, [r7, #16]
 80035f6:	f7ff feeb 	bl	80033d0 <cavlPrivateAdjustBalance>
 80035fa:	6178      	str	r0, [r7, #20]
        p = c->up;
 80035fc:	697b      	ldr	r3, [r7, #20]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	613b      	str	r3, [r7, #16]
        if (0 == c->bf)
 8003602:	697b      	ldr	r3, [r7, #20]
 8003604:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8003608:	2b00      	cmp	r3, #0
 800360a:	d003      	beq.n	8003614 <cavlPrivateRetraceOnGrowth+0x80>
    while (p != NULL)
 800360c:	693b      	ldr	r3, [r7, #16]
 800360e:	2b00      	cmp	r3, #0
 8003610:	d1d8      	bne.n	80035c4 <cavlPrivateRetraceOnGrowth+0x30>
 8003612:	e000      	b.n	8003616 <cavlPrivateRetraceOnGrowth+0x82>
        {           // The height change of the subtree made this parent perfectly balanced (as all things should be),
            break;  // hence, the height of the outer subtree is unchanged, so upper balance factors are unchanged.
 8003614:	bf00      	nop
        }
    }
    CAVL_ASSERT(c != NULL);
 8003616:	697b      	ldr	r3, [r7, #20]
 8003618:	2b00      	cmp	r3, #0
 800361a:	d105      	bne.n	8003628 <cavlPrivateRetraceOnGrowth+0x94>
 800361c:	4b0b      	ldr	r3, [pc, #44]	; (800364c <cavlPrivateRetraceOnGrowth+0xb8>)
 800361e:	4a08      	ldr	r2, [pc, #32]	; (8003640 <cavlPrivateRetraceOnGrowth+0xac>)
 8003620:	21c3      	movs	r1, #195	; 0xc3
 8003622:	4808      	ldr	r0, [pc, #32]	; (8003644 <cavlPrivateRetraceOnGrowth+0xb0>)
 8003624:	f005 fbf2 	bl	8008e0c <__assert_func>
    return (NULL == p) ? c : NULL;  // New root or nothing.
 8003628:	693b      	ldr	r3, [r7, #16]
 800362a:	2b00      	cmp	r3, #0
 800362c:	d101      	bne.n	8003632 <cavlPrivateRetraceOnGrowth+0x9e>
 800362e:	697b      	ldr	r3, [r7, #20]
 8003630:	e000      	b.n	8003634 <cavlPrivateRetraceOnGrowth+0xa0>
 8003632:	2300      	movs	r3, #0
}
 8003634:	4618      	mov	r0, r3
 8003636:	3718      	adds	r7, #24
 8003638:	46bd      	mov	sp, r7
 800363a:	bd80      	pop	{r7, pc}
 800363c:	0800c3cc 	.word	0x0800c3cc
 8003640:	0800d20c 	.word	0x0800d20c
 8003644:	0800c338 	.word	0x0800c338
 8003648:	0800c3f8 	.word	0x0800c3f8
 800364c:	0800c408 	.word	0x0800c408

08003650 <cavlSearch>:

static inline Cavl* cavlSearch(Cavl** const        root,
                               void* const         user_reference,
                               const CavlPredicate predicate,
                               const CavlFactory   factory)
{
 8003650:	b580      	push	{r7, lr}
 8003652:	b08a      	sub	sp, #40	; 0x28
 8003654:	af00      	add	r7, sp, #0
 8003656:	60f8      	str	r0, [r7, #12]
 8003658:	60b9      	str	r1, [r7, #8]
 800365a:	607a      	str	r2, [r7, #4]
 800365c:	603b      	str	r3, [r7, #0]
    Cavl* out = NULL;
 800365e:	2300      	movs	r3, #0
 8003660:	627b      	str	r3, [r7, #36]	; 0x24
    if ((root != NULL) && (predicate != NULL))
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	2b00      	cmp	r3, #0
 8003666:	d065      	beq.n	8003734 <cavlSearch+0xe4>
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	2b00      	cmp	r3, #0
 800366c:	d062      	beq.n	8003734 <cavlSearch+0xe4>
    {
        Cavl*  up = *root;
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	623b      	str	r3, [r7, #32]
        Cavl** n  = root;
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	61fb      	str	r3, [r7, #28]
        while (*n != NULL)
 8003678:	e02f      	b.n	80036da <cavlSearch+0x8a>
        {
            const int8_t cmp = predicate(user_reference, *n);
 800367a:	69fb      	ldr	r3, [r7, #28]
 800367c:	681a      	ldr	r2, [r3, #0]
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	4611      	mov	r1, r2
 8003682:	68b8      	ldr	r0, [r7, #8]
 8003684:	4798      	blx	r3
 8003686:	4603      	mov	r3, r0
 8003688:	76fb      	strb	r3, [r7, #27]
            if (0 == cmp)
 800368a:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800368e:	2b00      	cmp	r3, #0
 8003690:	d103      	bne.n	800369a <cavlSearch+0x4a>
            {
                out = *n;
 8003692:	69fb      	ldr	r3, [r7, #28]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	627b      	str	r3, [r7, #36]	; 0x24
                break;
 8003698:	e023      	b.n	80036e2 <cavlSearch+0x92>
            }
            up = *n;
 800369a:	69fb      	ldr	r3, [r7, #28]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	623b      	str	r3, [r7, #32]
            n  = &(*n)->lr[cmp > 0];
 80036a0:	69fb      	ldr	r3, [r7, #28]
 80036a2:	681a      	ldr	r2, [r3, #0]
 80036a4:	f997 301b 	ldrsb.w	r3, [r7, #27]
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	bfcc      	ite	gt
 80036ac:	2301      	movgt	r3, #1
 80036ae:	2300      	movle	r3, #0
 80036b0:	b2db      	uxtb	r3, r3
 80036b2:	009b      	lsls	r3, r3, #2
 80036b4:	4413      	add	r3, r2
 80036b6:	3304      	adds	r3, #4
 80036b8:	61fb      	str	r3, [r7, #28]
            CAVL_ASSERT((NULL == *n) || ((*n)->up == up));
 80036ba:	69fb      	ldr	r3, [r7, #28]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d00b      	beq.n	80036da <cavlSearch+0x8a>
 80036c2:	69fb      	ldr	r3, [r7, #28]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	6a3a      	ldr	r2, [r7, #32]
 80036ca:	429a      	cmp	r2, r3
 80036cc:	d005      	beq.n	80036da <cavlSearch+0x8a>
 80036ce:	4b1c      	ldr	r3, [pc, #112]	; (8003740 <cavlSearch+0xf0>)
 80036d0:	4a1c      	ldr	r2, [pc, #112]	; (8003744 <cavlSearch+0xf4>)
 80036d2:	21db      	movs	r1, #219	; 0xdb
 80036d4:	481c      	ldr	r0, [pc, #112]	; (8003748 <cavlSearch+0xf8>)
 80036d6:	f005 fb99 	bl	8008e0c <__assert_func>
        while (*n != NULL)
 80036da:	69fb      	ldr	r3, [r7, #28]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d1cb      	bne.n	800367a <cavlSearch+0x2a>
        }
        if (NULL == out)
 80036e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d125      	bne.n	8003734 <cavlSearch+0xe4>
        {
            out = (NULL == factory) ? NULL : factory(user_reference);
 80036e8:	683b      	ldr	r3, [r7, #0]
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d004      	beq.n	80036f8 <cavlSearch+0xa8>
 80036ee:	683b      	ldr	r3, [r7, #0]
 80036f0:	68b8      	ldr	r0, [r7, #8]
 80036f2:	4798      	blx	r3
 80036f4:	4603      	mov	r3, r0
 80036f6:	e000      	b.n	80036fa <cavlSearch+0xaa>
 80036f8:	2300      	movs	r3, #0
 80036fa:	627b      	str	r3, [r7, #36]	; 0x24
            if (out != NULL)
 80036fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036fe:	2b00      	cmp	r3, #0
 8003700:	d018      	beq.n	8003734 <cavlSearch+0xe4>
            {
                *n             = out;  // Overwrite the pointer to the new node in the parent node.
 8003702:	69fb      	ldr	r3, [r7, #28]
 8003704:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003706:	601a      	str	r2, [r3, #0]
                out->lr[0]     = NULL;
 8003708:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800370a:	2200      	movs	r2, #0
 800370c:	605a      	str	r2, [r3, #4]
                out->lr[1]     = NULL;
 800370e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003710:	2200      	movs	r2, #0
 8003712:	609a      	str	r2, [r3, #8]
                out->up        = up;
 8003714:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003716:	6a3a      	ldr	r2, [r7, #32]
 8003718:	601a      	str	r2, [r3, #0]
                out->bf        = 0;
 800371a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800371c:	2200      	movs	r2, #0
 800371e:	731a      	strb	r2, [r3, #12]
                Cavl* const rt = cavlPrivateRetraceOnGrowth(out);
 8003720:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003722:	f7ff ff37 	bl	8003594 <cavlPrivateRetraceOnGrowth>
 8003726:	6178      	str	r0, [r7, #20]
                if (rt != NULL)
 8003728:	697b      	ldr	r3, [r7, #20]
 800372a:	2b00      	cmp	r3, #0
 800372c:	d002      	beq.n	8003734 <cavlSearch+0xe4>
                {
                    *root = rt;
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	697a      	ldr	r2, [r7, #20]
 8003732:	601a      	str	r2, [r3, #0]
                }
            }
        }
    }
    return out;
 8003734:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8003736:	4618      	mov	r0, r3
 8003738:	3728      	adds	r7, #40	; 0x28
 800373a:	46bd      	mov	sp, r7
 800373c:	bd80      	pop	{r7, pc}
 800373e:	bf00      	nop
 8003740:	0800c41c 	.word	0x0800c41c
 8003744:	0800d200 	.word	0x0800d200
 8003748:	0800c338 	.word	0x0800c338

0800374c <cavlRemove>:

static inline void cavlRemove(Cavl** const root, const Cavl* const node)
{
 800374c:	b580      	push	{r7, lr}
 800374e:	b088      	sub	sp, #32
 8003750:	af00      	add	r7, sp, #0
 8003752:	6078      	str	r0, [r7, #4]
 8003754:	6039      	str	r1, [r7, #0]
    if ((root != NULL) && (node != NULL))
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	2b00      	cmp	r3, #0
 800375a:	f000 8116 	beq.w	800398a <cavlRemove+0x23e>
 800375e:	683b      	ldr	r3, [r7, #0]
 8003760:	2b00      	cmp	r3, #0
 8003762:	f000 8112 	beq.w	800398a <cavlRemove+0x23e>
    {
        CAVL_ASSERT(*root != NULL);  // Otherwise, the node would have to be NULL.
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	2b00      	cmp	r3, #0
 800376c:	d105      	bne.n	800377a <cavlRemove+0x2e>
 800376e:	4b89      	ldr	r3, [pc, #548]	; (8003994 <cavlRemove+0x248>)
 8003770:	4a89      	ldr	r2, [pc, #548]	; (8003998 <cavlRemove+0x24c>)
 8003772:	21f6      	movs	r1, #246	; 0xf6
 8003774:	4889      	ldr	r0, [pc, #548]	; (800399c <cavlRemove+0x250>)
 8003776:	f005 fb49 	bl	8008e0c <__assert_func>
        CAVL_ASSERT((node->up != NULL) || (node == *root));
 800377a:	683b      	ldr	r3, [r7, #0]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	2b00      	cmp	r3, #0
 8003780:	d10a      	bne.n	8003798 <cavlRemove+0x4c>
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	683a      	ldr	r2, [r7, #0]
 8003788:	429a      	cmp	r2, r3
 800378a:	d005      	beq.n	8003798 <cavlRemove+0x4c>
 800378c:	4b84      	ldr	r3, [pc, #528]	; (80039a0 <cavlRemove+0x254>)
 800378e:	4a82      	ldr	r2, [pc, #520]	; (8003998 <cavlRemove+0x24c>)
 8003790:	21f7      	movs	r1, #247	; 0xf7
 8003792:	4882      	ldr	r0, [pc, #520]	; (800399c <cavlRemove+0x250>)
 8003794:	f005 fb3a 	bl	8008e0c <__assert_func>
        Cavl* p = NULL;   // The lowest parent node that suffered a shortening of its subtree.
 8003798:	2300      	movs	r3, #0
 800379a:	61fb      	str	r3, [r7, #28]
        bool  r = false;  // Which side of the above was shortened.
 800379c:	2300      	movs	r3, #0
 800379e:	76fb      	strb	r3, [r7, #27]
        // The first step is to update the topology and remember the node where to start the retracing from later.
        // Balancing is not performed yet so we may end up with an unbalanced tree.
        if ((node->lr[0] != NULL) && (node->lr[1] != NULL))
 80037a0:	683b      	ldr	r3, [r7, #0]
 80037a2:	685b      	ldr	r3, [r3, #4]
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d073      	beq.n	8003890 <cavlRemove+0x144>
 80037a8:	683b      	ldr	r3, [r7, #0]
 80037aa:	689b      	ldr	r3, [r3, #8]
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d06f      	beq.n	8003890 <cavlRemove+0x144>
        {
            Cavl* const re = cavlFindExtremum(node->lr[1], false);
 80037b0:	683b      	ldr	r3, [r7, #0]
 80037b2:	689b      	ldr	r3, [r3, #8]
 80037b4:	2100      	movs	r1, #0
 80037b6:	4618      	mov	r0, r3
 80037b8:	f7ff fd73 	bl	80032a2 <cavlFindExtremum>
 80037bc:	6178      	str	r0, [r7, #20]
            CAVL_ASSERT((re != NULL) && (NULL == re->lr[0]) && (re->up != NULL));
 80037be:	697b      	ldr	r3, [r7, #20]
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d007      	beq.n	80037d4 <cavlRemove+0x88>
 80037c4:	697b      	ldr	r3, [r7, #20]
 80037c6:	685b      	ldr	r3, [r3, #4]
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d103      	bne.n	80037d4 <cavlRemove+0x88>
 80037cc:	697b      	ldr	r3, [r7, #20]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d105      	bne.n	80037e0 <cavlRemove+0x94>
 80037d4:	4b73      	ldr	r3, [pc, #460]	; (80039a4 <cavlRemove+0x258>)
 80037d6:	4a70      	ldr	r2, [pc, #448]	; (8003998 <cavlRemove+0x24c>)
 80037d8:	21ff      	movs	r1, #255	; 0xff
 80037da:	4870      	ldr	r0, [pc, #448]	; (800399c <cavlRemove+0x250>)
 80037dc:	f005 fb16 	bl	8008e0c <__assert_func>
            re->bf        = node->bf;
 80037e0:	683b      	ldr	r3, [r7, #0]
 80037e2:	f993 200c 	ldrsb.w	r2, [r3, #12]
 80037e6:	697b      	ldr	r3, [r7, #20]
 80037e8:	731a      	strb	r2, [r3, #12]
            re->lr[0]     = node->lr[0];
 80037ea:	683b      	ldr	r3, [r7, #0]
 80037ec:	685a      	ldr	r2, [r3, #4]
 80037ee:	697b      	ldr	r3, [r7, #20]
 80037f0:	605a      	str	r2, [r3, #4]
            re->lr[0]->up = re;
 80037f2:	697b      	ldr	r3, [r7, #20]
 80037f4:	685b      	ldr	r3, [r3, #4]
 80037f6:	697a      	ldr	r2, [r7, #20]
 80037f8:	601a      	str	r2, [r3, #0]
            if (re->up != node)
 80037fa:	697b      	ldr	r3, [r7, #20]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	683a      	ldr	r2, [r7, #0]
 8003800:	429a      	cmp	r2, r3
 8003802:	d025      	beq.n	8003850 <cavlRemove+0x104>
            {
                p = re->up;  // Retracing starts with the ex-parent of our replacement node.
 8003804:	697b      	ldr	r3, [r7, #20]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	61fb      	str	r3, [r7, #28]
                CAVL_ASSERT(p->lr[0] == re);
 800380a:	69fb      	ldr	r3, [r7, #28]
 800380c:	685b      	ldr	r3, [r3, #4]
 800380e:	697a      	ldr	r2, [r7, #20]
 8003810:	429a      	cmp	r2, r3
 8003812:	d006      	beq.n	8003822 <cavlRemove+0xd6>
 8003814:	4b64      	ldr	r3, [pc, #400]	; (80039a8 <cavlRemove+0x25c>)
 8003816:	4a60      	ldr	r2, [pc, #384]	; (8003998 <cavlRemove+0x24c>)
 8003818:	f44f 7183 	mov.w	r1, #262	; 0x106
 800381c:	485f      	ldr	r0, [pc, #380]	; (800399c <cavlRemove+0x250>)
 800381e:	f005 faf5 	bl	8008e0c <__assert_func>
                p->lr[0] = re->lr[1];  // Reducing the height of the left subtree here.
 8003822:	697b      	ldr	r3, [r7, #20]
 8003824:	689a      	ldr	r2, [r3, #8]
 8003826:	69fb      	ldr	r3, [r7, #28]
 8003828:	605a      	str	r2, [r3, #4]
                if (p->lr[0] != NULL)
 800382a:	69fb      	ldr	r3, [r7, #28]
 800382c:	685b      	ldr	r3, [r3, #4]
 800382e:	2b00      	cmp	r3, #0
 8003830:	d003      	beq.n	800383a <cavlRemove+0xee>
                {
                    p->lr[0]->up = p;
 8003832:	69fb      	ldr	r3, [r7, #28]
 8003834:	685b      	ldr	r3, [r3, #4]
 8003836:	69fa      	ldr	r2, [r7, #28]
 8003838:	601a      	str	r2, [r3, #0]
                }
                re->lr[1]     = node->lr[1];
 800383a:	683b      	ldr	r3, [r7, #0]
 800383c:	689a      	ldr	r2, [r3, #8]
 800383e:	697b      	ldr	r3, [r7, #20]
 8003840:	609a      	str	r2, [r3, #8]
                re->lr[1]->up = re;
 8003842:	697b      	ldr	r3, [r7, #20]
 8003844:	689b      	ldr	r3, [r3, #8]
 8003846:	697a      	ldr	r2, [r7, #20]
 8003848:	601a      	str	r2, [r3, #0]
                r             = false;
 800384a:	2300      	movs	r3, #0
 800384c:	76fb      	strb	r3, [r7, #27]
 800384e:	e003      	b.n	8003858 <cavlRemove+0x10c>
            }
            else  // In this case, we are reducing the height of the right subtree, so r=1.
            {
                p = re;    // Retracing starts with the replacement node itself as we are deleting its parent.
 8003850:	697b      	ldr	r3, [r7, #20]
 8003852:	61fb      	str	r3, [r7, #28]
                r = true;  // The right child of the replacement node remains the same so we don't bother relinking it.
 8003854:	2301      	movs	r3, #1
 8003856:	76fb      	strb	r3, [r7, #27]
            }
            re->up = node->up;
 8003858:	683b      	ldr	r3, [r7, #0]
 800385a:	681a      	ldr	r2, [r3, #0]
 800385c:	697b      	ldr	r3, [r7, #20]
 800385e:	601a      	str	r2, [r3, #0]
            if (re->up != NULL)
 8003860:	697b      	ldr	r3, [r7, #20]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	2b00      	cmp	r3, #0
 8003866:	d00f      	beq.n	8003888 <cavlRemove+0x13c>
            {
                re->up->lr[re->up->lr[1] == node] = re;  // Replace link in the parent of node.
 8003868:	697b      	ldr	r3, [r7, #20]
 800386a:	681a      	ldr	r2, [r3, #0]
 800386c:	697b      	ldr	r3, [r7, #20]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	689b      	ldr	r3, [r3, #8]
 8003872:	6839      	ldr	r1, [r7, #0]
 8003874:	4299      	cmp	r1, r3
 8003876:	bf0c      	ite	eq
 8003878:	2301      	moveq	r3, #1
 800387a:	2300      	movne	r3, #0
 800387c:	b2db      	uxtb	r3, r3
 800387e:	009b      	lsls	r3, r3, #2
 8003880:	4413      	add	r3, r2
 8003882:	697a      	ldr	r2, [r7, #20]
 8003884:	605a      	str	r2, [r3, #4]
        {
 8003886:	e046      	b.n	8003916 <cavlRemove+0x1ca>
            }
            else
            {
                *root = re;
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	697a      	ldr	r2, [r7, #20]
 800388c:	601a      	str	r2, [r3, #0]
        {
 800388e:	e042      	b.n	8003916 <cavlRemove+0x1ca>
            }
        }
        else  // Either or both of the children are NULL.
        {
            p             = node->up;
 8003890:	683b      	ldr	r3, [r7, #0]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	61fb      	str	r3, [r7, #28]
            const bool rr = node->lr[1] != NULL;
 8003896:	683b      	ldr	r3, [r7, #0]
 8003898:	689b      	ldr	r3, [r3, #8]
 800389a:	2b00      	cmp	r3, #0
 800389c:	bf14      	ite	ne
 800389e:	2301      	movne	r3, #1
 80038a0:	2300      	moveq	r3, #0
 80038a2:	74fb      	strb	r3, [r7, #19]
            if (node->lr[rr] != NULL)
 80038a4:	7cfb      	ldrb	r3, [r7, #19]
 80038a6:	683a      	ldr	r2, [r7, #0]
 80038a8:	009b      	lsls	r3, r3, #2
 80038aa:	4413      	add	r3, r2
 80038ac:	685b      	ldr	r3, [r3, #4]
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d006      	beq.n	80038c0 <cavlRemove+0x174>
            {
                node->lr[rr]->up = p;
 80038b2:	7cfb      	ldrb	r3, [r7, #19]
 80038b4:	683a      	ldr	r2, [r7, #0]
 80038b6:	009b      	lsls	r3, r3, #2
 80038b8:	4413      	add	r3, r2
 80038ba:	685b      	ldr	r3, [r3, #4]
 80038bc:	69fa      	ldr	r2, [r7, #28]
 80038be:	601a      	str	r2, [r3, #0]
            }
            if (p != NULL)
 80038c0:	69fb      	ldr	r3, [r7, #28]
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d020      	beq.n	8003908 <cavlRemove+0x1bc>
            {
                r        = p->lr[1] == node;
 80038c6:	69fb      	ldr	r3, [r7, #28]
 80038c8:	689b      	ldr	r3, [r3, #8]
 80038ca:	683a      	ldr	r2, [r7, #0]
 80038cc:	429a      	cmp	r2, r3
 80038ce:	bf0c      	ite	eq
 80038d0:	2301      	moveq	r3, #1
 80038d2:	2300      	movne	r3, #0
 80038d4:	76fb      	strb	r3, [r7, #27]
                p->lr[r] = node->lr[rr];
 80038d6:	7cfb      	ldrb	r3, [r7, #19]
 80038d8:	7ef8      	ldrb	r0, [r7, #27]
 80038da:	683a      	ldr	r2, [r7, #0]
 80038dc:	009b      	lsls	r3, r3, #2
 80038de:	4413      	add	r3, r2
 80038e0:	685a      	ldr	r2, [r3, #4]
 80038e2:	69f9      	ldr	r1, [r7, #28]
 80038e4:	0083      	lsls	r3, r0, #2
 80038e6:	440b      	add	r3, r1
 80038e8:	605a      	str	r2, [r3, #4]
                if (p->lr[r] != NULL)
 80038ea:	7efb      	ldrb	r3, [r7, #27]
 80038ec:	69fa      	ldr	r2, [r7, #28]
 80038ee:	009b      	lsls	r3, r3, #2
 80038f0:	4413      	add	r3, r2
 80038f2:	685b      	ldr	r3, [r3, #4]
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d00e      	beq.n	8003916 <cavlRemove+0x1ca>
                {
                    p->lr[r]->up = p;
 80038f8:	7efb      	ldrb	r3, [r7, #27]
 80038fa:	69fa      	ldr	r2, [r7, #28]
 80038fc:	009b      	lsls	r3, r3, #2
 80038fe:	4413      	add	r3, r2
 8003900:	685b      	ldr	r3, [r3, #4]
 8003902:	69fa      	ldr	r2, [r7, #28]
 8003904:	601a      	str	r2, [r3, #0]
 8003906:	e006      	b.n	8003916 <cavlRemove+0x1ca>
                }
            }
            else
            {
                *root = node->lr[rr];
 8003908:	7cfb      	ldrb	r3, [r7, #19]
 800390a:	683a      	ldr	r2, [r7, #0]
 800390c:	009b      	lsls	r3, r3, #2
 800390e:	4413      	add	r3, r2
 8003910:	685a      	ldr	r2, [r3, #4]
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	601a      	str	r2, [r3, #0]
        }
        // Now that the topology is updated, perform the retracing to restore balance. We climb up adjusting the
        // balance factors until we reach the root or a parent whose balance factor becomes plus/minus one, which
        // means that that parent was able to absorb the balance delta; in other words, the height of the outer
        // subtree is unchanged, so upper balance factors shall be kept unchanged.
        if (p != NULL)
 8003916:	69fb      	ldr	r3, [r7, #28]
 8003918:	2b00      	cmp	r3, #0
 800391a:	d036      	beq.n	800398a <cavlRemove+0x23e>
        {
            Cavl* c = NULL;
 800391c:	2300      	movs	r3, #0
 800391e:	60fb      	str	r3, [r7, #12]
            for (;;)
            {
                c = cavlPrivateAdjustBalance(p, !r);
 8003920:	7efb      	ldrb	r3, [r7, #27]
 8003922:	2b00      	cmp	r3, #0
 8003924:	bf14      	ite	ne
 8003926:	2301      	movne	r3, #1
 8003928:	2300      	moveq	r3, #0
 800392a:	b2db      	uxtb	r3, r3
 800392c:	f083 0301 	eor.w	r3, r3, #1
 8003930:	b2db      	uxtb	r3, r3
 8003932:	f003 0301 	and.w	r3, r3, #1
 8003936:	b2db      	uxtb	r3, r3
 8003938:	4619      	mov	r1, r3
 800393a:	69f8      	ldr	r0, [r7, #28]
 800393c:	f7ff fd48 	bl	80033d0 <cavlPrivateAdjustBalance>
 8003940:	60f8      	str	r0, [r7, #12]
                p = c->up;
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	61fb      	str	r3, [r7, #28]
                if ((c->bf != 0) || (NULL == p))  // Reached the root or the height difference is absorbed by c.
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	f993 300c 	ldrsb.w	r3, [r3, #12]
 800394e:	2b00      	cmp	r3, #0
 8003950:	d10b      	bne.n	800396a <cavlRemove+0x21e>
 8003952:	69fb      	ldr	r3, [r7, #28]
 8003954:	2b00      	cmp	r3, #0
 8003956:	d008      	beq.n	800396a <cavlRemove+0x21e>
                {
                    break;
                }
                r = p->lr[1] == c;
 8003958:	69fb      	ldr	r3, [r7, #28]
 800395a:	689b      	ldr	r3, [r3, #8]
 800395c:	68fa      	ldr	r2, [r7, #12]
 800395e:	429a      	cmp	r2, r3
 8003960:	bf0c      	ite	eq
 8003962:	2301      	moveq	r3, #1
 8003964:	2300      	movne	r3, #0
 8003966:	76fb      	strb	r3, [r7, #27]
                c = cavlPrivateAdjustBalance(p, !r);
 8003968:	e7da      	b.n	8003920 <cavlRemove+0x1d4>
            }
            if (NULL == p)
 800396a:	69fb      	ldr	r3, [r7, #28]
 800396c:	2b00      	cmp	r3, #0
 800396e:	d10c      	bne.n	800398a <cavlRemove+0x23e>
            {
                CAVL_ASSERT(c != NULL);
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	2b00      	cmp	r3, #0
 8003974:	d106      	bne.n	8003984 <cavlRemove+0x238>
 8003976:	4b0d      	ldr	r3, [pc, #52]	; (80039ac <cavlRemove+0x260>)
 8003978:	4a07      	ldr	r2, [pc, #28]	; (8003998 <cavlRemove+0x24c>)
 800397a:	f44f 71a4 	mov.w	r1, #328	; 0x148
 800397e:	4807      	ldr	r0, [pc, #28]	; (800399c <cavlRemove+0x250>)
 8003980:	f005 fa44 	bl	8008e0c <__assert_func>
                *root = c;
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	68fa      	ldr	r2, [r7, #12]
 8003988:	601a      	str	r2, [r3, #0]
            }
        }
    }
}
 800398a:	bf00      	nop
 800398c:	3720      	adds	r7, #32
 800398e:	46bd      	mov	sp, r7
 8003990:	bd80      	pop	{r7, pc}
 8003992:	bf00      	nop
 8003994:	0800c444 	.word	0x0800c444
 8003998:	0800d288 	.word	0x0800d288
 800399c:	0800c338 	.word	0x0800c338
 80039a0:	0800c45c 	.word	0x0800c45c
 80039a4:	0800c48c 	.word	0x0800c48c
 80039a8:	0800c4dc 	.word	0x0800c4dc
 80039ac:	0800c408 	.word	0x0800c408

080039b0 <avlTrivialFactory>:

#define INITIAL_TOGGLE_STATE true

/// Used for inserting new items into AVL trees.
CANARD_PRIVATE CanardTreeNode* avlTrivialFactory(void* const user_reference)
{
 80039b0:	b480      	push	{r7}
 80039b2:	b083      	sub	sp, #12
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	6078      	str	r0, [r7, #4]
    return (CanardTreeNode*) user_reference;
 80039b8:	687b      	ldr	r3, [r7, #4]
}
 80039ba:	4618      	mov	r0, r3
 80039bc:	370c      	adds	r7, #12
 80039be:	46bd      	mov	sp, r7
 80039c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c4:	4770      	bx	lr
	...

080039c8 <crcAddByte>:
    0x9FF8U, 0x6E17U, 0x7E36U, 0x4E55U, 0x5E74U, 0x2E93U, 0x3EB2U, 0x0ED1U, 0x1EF0U,
};
#endif

CANARD_PRIVATE TransferCRC crcAddByte(const TransferCRC crc, const uint8_t byte)
{
 80039c8:	b480      	push	{r7}
 80039ca:	b083      	sub	sp, #12
 80039cc:	af00      	add	r7, sp, #0
 80039ce:	4603      	mov	r3, r0
 80039d0:	460a      	mov	r2, r1
 80039d2:	80fb      	strh	r3, [r7, #6]
 80039d4:	4613      	mov	r3, r2
 80039d6:	717b      	strb	r3, [r7, #5]
#if (CANARD_CRC_TABLE != 0)
    return (uint16_t) ((uint16_t) (crc << BITS_PER_BYTE) ^
 80039d8:	88fb      	ldrh	r3, [r7, #6]
 80039da:	021b      	lsls	r3, r3, #8
 80039dc:	b29a      	uxth	r2, r3
                       CRCTable[(uint16_t) ((uint16_t) (crc >> BITS_PER_BYTE) ^ byte) & BYTE_MAX]);
 80039de:	88fb      	ldrh	r3, [r7, #6]
 80039e0:	0a1b      	lsrs	r3, r3, #8
 80039e2:	b299      	uxth	r1, r3
 80039e4:	797b      	ldrb	r3, [r7, #5]
 80039e6:	b29b      	uxth	r3, r3
 80039e8:	404b      	eors	r3, r1
 80039ea:	b29b      	uxth	r3, r3
 80039ec:	b2db      	uxtb	r3, r3
 80039ee:	4905      	ldr	r1, [pc, #20]	; (8003a04 <crcAddByte+0x3c>)
 80039f0:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
    return (uint16_t) ((uint16_t) (crc << BITS_PER_BYTE) ^
 80039f4:	4053      	eors	r3, r2
 80039f6:	b29b      	uxth	r3, r3
    out = (uint16_t) ((uint16_t) (out << 1U) ^ (((out & Top) != 0U) ? Poly : 0U));
    out = (uint16_t) ((uint16_t) (out << 1U) ^ (((out & Top) != 0U) ? Poly : 0U));
    out = (uint16_t) ((uint16_t) (out << 1U) ^ (((out & Top) != 0U) ? Poly : 0U));
    return out;
#endif
}
 80039f8:	4618      	mov	r0, r3
 80039fa:	370c      	adds	r7, #12
 80039fc:	46bd      	mov	sp, r7
 80039fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a02:	4770      	bx	lr
 8003a04:	0800ced8 	.word	0x0800ced8

08003a08 <crcAdd>:

CANARD_PRIVATE TransferCRC crcAdd(const TransferCRC crc, const size_t size, const void* const data)
{
 8003a08:	b580      	push	{r7, lr}
 8003a0a:	b088      	sub	sp, #32
 8003a0c:	af00      	add	r7, sp, #0
 8003a0e:	4603      	mov	r3, r0
 8003a10:	60b9      	str	r1, [r7, #8]
 8003a12:	607a      	str	r2, [r7, #4]
 8003a14:	81fb      	strh	r3, [r7, #14]
    CANARD_ASSERT((data != NULL) || (size == 0U));
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d108      	bne.n	8003a2e <crcAdd+0x26>
 8003a1c:	68bb      	ldr	r3, [r7, #8]
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d005      	beq.n	8003a2e <crcAdd+0x26>
 8003a22:	4b12      	ldr	r3, [pc, #72]	; (8003a6c <crcAdd+0x64>)
 8003a24:	4a12      	ldr	r2, [pc, #72]	; (8003a70 <crcAdd+0x68>)
 8003a26:	2189      	movs	r1, #137	; 0x89
 8003a28:	4812      	ldr	r0, [pc, #72]	; (8003a74 <crcAdd+0x6c>)
 8003a2a:	f005 f9ef 	bl	8008e0c <__assert_func>
    TransferCRC    out = crc;
 8003a2e:	89fb      	ldrh	r3, [r7, #14]
 8003a30:	83fb      	strh	r3, [r7, #30]
    const uint8_t* p   = (const uint8_t*) data;
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	61bb      	str	r3, [r7, #24]
    for (size_t i = 0; i < size; i++)
 8003a36:	2300      	movs	r3, #0
 8003a38:	617b      	str	r3, [r7, #20]
 8003a3a:	e00e      	b.n	8003a5a <crcAdd+0x52>
    {
        out = crcAddByte(out, *p);
 8003a3c:	69bb      	ldr	r3, [r7, #24]
 8003a3e:	781a      	ldrb	r2, [r3, #0]
 8003a40:	8bfb      	ldrh	r3, [r7, #30]
 8003a42:	4611      	mov	r1, r2
 8003a44:	4618      	mov	r0, r3
 8003a46:	f7ff ffbf 	bl	80039c8 <crcAddByte>
 8003a4a:	4603      	mov	r3, r0
 8003a4c:	83fb      	strh	r3, [r7, #30]
        ++p;
 8003a4e:	69bb      	ldr	r3, [r7, #24]
 8003a50:	3301      	adds	r3, #1
 8003a52:	61bb      	str	r3, [r7, #24]
    for (size_t i = 0; i < size; i++)
 8003a54:	697b      	ldr	r3, [r7, #20]
 8003a56:	3301      	adds	r3, #1
 8003a58:	617b      	str	r3, [r7, #20]
 8003a5a:	697a      	ldr	r2, [r7, #20]
 8003a5c:	68bb      	ldr	r3, [r7, #8]
 8003a5e:	429a      	cmp	r2, r3
 8003a60:	d3ec      	bcc.n	8003a3c <crcAdd+0x34>
    }
    return out;
 8003a62:	8bfb      	ldrh	r3, [r7, #30]
}
 8003a64:	4618      	mov	r0, r3
 8003a66:	3720      	adds	r7, #32
 8003a68:	46bd      	mov	sp, r7
 8003a6a:	bd80      	pop	{r7, pc}
 8003a6c:	0800c4ec 	.word	0x0800c4ec
 8003a70:	0800d154 	.word	0x0800d154
 8003a74:	0800c514 	.word	0x0800c514

08003a78 <txMakeMessageSessionSpecifier>:
    TxItem* tail;
    size_t  size;
} TxChain;

CANARD_PRIVATE uint32_t txMakeMessageSessionSpecifier(const CanardPortID subject_id, const CanardNodeID src_node_id)
{
 8003a78:	b580      	push	{r7, lr}
 8003a7a:	b084      	sub	sp, #16
 8003a7c:	af00      	add	r7, sp, #0
 8003a7e:	4603      	mov	r3, r0
 8003a80:	460a      	mov	r2, r1
 8003a82:	80fb      	strh	r3, [r7, #6]
 8003a84:	4613      	mov	r3, r2
 8003a86:	717b      	strb	r3, [r7, #5]
    CANARD_ASSERT(src_node_id <= CANARD_NODE_ID_MAX);
 8003a88:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	da05      	bge.n	8003a9c <txMakeMessageSessionSpecifier+0x24>
 8003a90:	4b0e      	ldr	r3, [pc, #56]	; (8003acc <txMakeMessageSessionSpecifier+0x54>)
 8003a92:	4a0f      	ldr	r2, [pc, #60]	; (8003ad0 <txMakeMessageSessionSpecifier+0x58>)
 8003a94:	21ab      	movs	r1, #171	; 0xab
 8003a96:	480f      	ldr	r0, [pc, #60]	; (8003ad4 <txMakeMessageSessionSpecifier+0x5c>)
 8003a98:	f005 f9b8 	bl	8008e0c <__assert_func>
    CANARD_ASSERT(subject_id <= CANARD_SUBJECT_ID_MAX);
 8003a9c:	88fb      	ldrh	r3, [r7, #6]
 8003a9e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003aa2:	d305      	bcc.n	8003ab0 <txMakeMessageSessionSpecifier+0x38>
 8003aa4:	4b0c      	ldr	r3, [pc, #48]	; (8003ad8 <txMakeMessageSessionSpecifier+0x60>)
 8003aa6:	4a0a      	ldr	r2, [pc, #40]	; (8003ad0 <txMakeMessageSessionSpecifier+0x58>)
 8003aa8:	21ac      	movs	r1, #172	; 0xac
 8003aaa:	480a      	ldr	r0, [pc, #40]	; (8003ad4 <txMakeMessageSessionSpecifier+0x5c>)
 8003aac:	f005 f9ae 	bl	8008e0c <__assert_func>
    const uint32_t tmp = subject_id | (CANARD_SUBJECT_ID_MAX + 1) | ((CANARD_SUBJECT_ID_MAX + 1) * 2);
 8003ab0:	88fb      	ldrh	r3, [r7, #6]
 8003ab2:	f443 43c0 	orr.w	r3, r3, #24576	; 0x6000
 8003ab6:	b29b      	uxth	r3, r3
 8003ab8:	60fb      	str	r3, [r7, #12]
    return src_node_id | (tmp << OFFSET_SUBJECT_ID);
 8003aba:	797a      	ldrb	r2, [r7, #5]
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	021b      	lsls	r3, r3, #8
 8003ac0:	4313      	orrs	r3, r2
}
 8003ac2:	4618      	mov	r0, r3
 8003ac4:	3710      	adds	r7, #16
 8003ac6:	46bd      	mov	sp, r7
 8003ac8:	bd80      	pop	{r7, pc}
 8003aca:	bf00      	nop
 8003acc:	0800c544 	.word	0x0800c544
 8003ad0:	0800d15c 	.word	0x0800d15c
 8003ad4:	0800c514 	.word	0x0800c514
 8003ad8:	0800c558 	.word	0x0800c558

08003adc <txMakeServiceSessionSpecifier>:

CANARD_PRIVATE uint32_t txMakeServiceSessionSpecifier(const CanardPortID service_id,
                                                      const bool         request_not_response,
                                                      const CanardNodeID src_node_id,
                                                      const CanardNodeID dst_node_id)
{
 8003adc:	b590      	push	{r4, r7, lr}
 8003ade:	b083      	sub	sp, #12
 8003ae0:	af00      	add	r7, sp, #0
 8003ae2:	4604      	mov	r4, r0
 8003ae4:	4608      	mov	r0, r1
 8003ae6:	4611      	mov	r1, r2
 8003ae8:	461a      	mov	r2, r3
 8003aea:	4623      	mov	r3, r4
 8003aec:	80fb      	strh	r3, [r7, #6]
 8003aee:	4603      	mov	r3, r0
 8003af0:	717b      	strb	r3, [r7, #5]
 8003af2:	460b      	mov	r3, r1
 8003af4:	713b      	strb	r3, [r7, #4]
 8003af6:	4613      	mov	r3, r2
 8003af8:	70fb      	strb	r3, [r7, #3]
    CANARD_ASSERT(src_node_id <= CANARD_NODE_ID_MAX);
 8003afa:	f997 3004 	ldrsb.w	r3, [r7, #4]
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	da05      	bge.n	8003b0e <txMakeServiceSessionSpecifier+0x32>
 8003b02:	4b17      	ldr	r3, [pc, #92]	; (8003b60 <txMakeServiceSessionSpecifier+0x84>)
 8003b04:	4a17      	ldr	r2, [pc, #92]	; (8003b64 <txMakeServiceSessionSpecifier+0x88>)
 8003b06:	21b6      	movs	r1, #182	; 0xb6
 8003b08:	4817      	ldr	r0, [pc, #92]	; (8003b68 <txMakeServiceSessionSpecifier+0x8c>)
 8003b0a:	f005 f97f 	bl	8008e0c <__assert_func>
    CANARD_ASSERT(dst_node_id <= CANARD_NODE_ID_MAX);
 8003b0e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	da05      	bge.n	8003b22 <txMakeServiceSessionSpecifier+0x46>
 8003b16:	4b15      	ldr	r3, [pc, #84]	; (8003b6c <txMakeServiceSessionSpecifier+0x90>)
 8003b18:	4a12      	ldr	r2, [pc, #72]	; (8003b64 <txMakeServiceSessionSpecifier+0x88>)
 8003b1a:	21b7      	movs	r1, #183	; 0xb7
 8003b1c:	4812      	ldr	r0, [pc, #72]	; (8003b68 <txMakeServiceSessionSpecifier+0x8c>)
 8003b1e:	f005 f975 	bl	8008e0c <__assert_func>
    CANARD_ASSERT(service_id <= CANARD_SERVICE_ID_MAX);
 8003b22:	88fb      	ldrh	r3, [r7, #6]
 8003b24:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003b28:	d305      	bcc.n	8003b36 <txMakeServiceSessionSpecifier+0x5a>
 8003b2a:	4b11      	ldr	r3, [pc, #68]	; (8003b70 <txMakeServiceSessionSpecifier+0x94>)
 8003b2c:	4a0d      	ldr	r2, [pc, #52]	; (8003b64 <txMakeServiceSessionSpecifier+0x88>)
 8003b2e:	21b8      	movs	r1, #184	; 0xb8
 8003b30:	480d      	ldr	r0, [pc, #52]	; (8003b68 <txMakeServiceSessionSpecifier+0x8c>)
 8003b32:	f005 f96b 	bl	8008e0c <__assert_func>
    return src_node_id | (((uint32_t) dst_node_id) << OFFSET_DST_NODE_ID) |  //
 8003b36:	793a      	ldrb	r2, [r7, #4]
 8003b38:	78fb      	ldrb	r3, [r7, #3]
 8003b3a:	01db      	lsls	r3, r3, #7
 8003b3c:	431a      	orrs	r2, r3
           (((uint32_t) service_id) << OFFSET_SERVICE_ID) |                  //
 8003b3e:	88fb      	ldrh	r3, [r7, #6]
 8003b40:	039b      	lsls	r3, r3, #14
    return src_node_id | (((uint32_t) dst_node_id) << OFFSET_DST_NODE_ID) |  //
 8003b42:	4313      	orrs	r3, r2
           (request_not_response ? FLAG_REQUEST_NOT_RESPONSE : 0U) | FLAG_SERVICE_NOT_MESSAGE;
 8003b44:	797a      	ldrb	r2, [r7, #5]
 8003b46:	2a00      	cmp	r2, #0
 8003b48:	d002      	beq.n	8003b50 <txMakeServiceSessionSpecifier+0x74>
 8003b4a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003b4e:	e000      	b.n	8003b52 <txMakeServiceSessionSpecifier+0x76>
 8003b50:	2200      	movs	r2, #0
           (((uint32_t) service_id) << OFFSET_SERVICE_ID) |                  //
 8003b52:	4313      	orrs	r3, r2
           (request_not_response ? FLAG_REQUEST_NOT_RESPONSE : 0U) | FLAG_SERVICE_NOT_MESSAGE;
 8003b54:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
}
 8003b58:	4618      	mov	r0, r3
 8003b5a:	370c      	adds	r7, #12
 8003b5c:	46bd      	mov	sp, r7
 8003b5e:	bd90      	pop	{r4, r7, pc}
 8003b60:	0800c544 	.word	0x0800c544
 8003b64:	0800d17c 	.word	0x0800d17c
 8003b68:	0800c514 	.word	0x0800c514
 8003b6c:	0800c56c 	.word	0x0800c56c
 8003b70:	0800c580 	.word	0x0800c580

08003b74 <adjustPresentationLayerMTU>:

/// This is the transport MTU rounded up to next full DLC minus the tail byte.
CANARD_PRIVATE size_t adjustPresentationLayerMTU(const size_t mtu_bytes)
{
 8003b74:	b480      	push	{r7}
 8003b76:	b085      	sub	sp, #20
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	6078      	str	r0, [r7, #4]
    const size_t max_index = (sizeof(CanardCANLengthToDLC) / sizeof(CanardCANLengthToDLC[0])) - 1U;
 8003b7c:	2340      	movs	r3, #64	; 0x40
 8003b7e:	60bb      	str	r3, [r7, #8]
    size_t       mtu       = 0U;
 8003b80:	2300      	movs	r3, #0
 8003b82:	60fb      	str	r3, [r7, #12]
    if (mtu_bytes < CANARD_MTU_CAN_CLASSIC)
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	2b07      	cmp	r3, #7
 8003b88:	d802      	bhi.n	8003b90 <adjustPresentationLayerMTU+0x1c>
    {
        mtu = CANARD_MTU_CAN_CLASSIC;
 8003b8a:	2308      	movs	r3, #8
 8003b8c:	60fb      	str	r3, [r7, #12]
 8003b8e:	e014      	b.n	8003bba <adjustPresentationLayerMTU+0x46>
    }
    else if (mtu_bytes <= max_index)
 8003b90:	687a      	ldr	r2, [r7, #4]
 8003b92:	68bb      	ldr	r3, [r7, #8]
 8003b94:	429a      	cmp	r2, r3
 8003b96:	d808      	bhi.n	8003baa <adjustPresentationLayerMTU+0x36>
    {
        mtu = CanardCANDLCToLength[CanardCANLengthToDLC[mtu_bytes]];  // Round up to nearest valid length.
 8003b98:	4a0c      	ldr	r2, [pc, #48]	; (8003bcc <adjustPresentationLayerMTU+0x58>)
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	4413      	add	r3, r2
 8003b9e:	781b      	ldrb	r3, [r3, #0]
 8003ba0:	461a      	mov	r2, r3
 8003ba2:	4b0b      	ldr	r3, [pc, #44]	; (8003bd0 <adjustPresentationLayerMTU+0x5c>)
 8003ba4:	5c9b      	ldrb	r3, [r3, r2]
 8003ba6:	60fb      	str	r3, [r7, #12]
 8003ba8:	e007      	b.n	8003bba <adjustPresentationLayerMTU+0x46>
    }
    else
    {
        mtu = CanardCANDLCToLength[CanardCANLengthToDLC[max_index]];
 8003baa:	4a08      	ldr	r2, [pc, #32]	; (8003bcc <adjustPresentationLayerMTU+0x58>)
 8003bac:	68bb      	ldr	r3, [r7, #8]
 8003bae:	4413      	add	r3, r2
 8003bb0:	781b      	ldrb	r3, [r3, #0]
 8003bb2:	461a      	mov	r2, r3
 8003bb4:	4b06      	ldr	r3, [pc, #24]	; (8003bd0 <adjustPresentationLayerMTU+0x5c>)
 8003bb6:	5c9b      	ldrb	r3, [r3, r2]
 8003bb8:	60fb      	str	r3, [r7, #12]
    }
    return mtu - 1U;
 8003bba:	68fb      	ldr	r3, [r7, #12]
 8003bbc:	3b01      	subs	r3, #1
}
 8003bbe:	4618      	mov	r0, r3
 8003bc0:	3714      	adds	r7, #20
 8003bc2:	46bd      	mov	sp, r7
 8003bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc8:	4770      	bx	lr
 8003bca:	bf00      	nop
 8003bcc:	0800d0e8 	.word	0x0800d0e8
 8003bd0:	0800d0d8 	.word	0x0800d0d8

08003bd4 <txMakeCANID>:
CANARD_PRIVATE int32_t txMakeCANID(const CanardTransferMetadata* const tr,
                                   const size_t                        payload_size,
                                   const void* const                   payload,
                                   const CanardNodeID                  local_node_id,
                                   const size_t                        presentation_layer_mtu)
{
 8003bd4:	b580      	push	{r7, lr}
 8003bd6:	b08a      	sub	sp, #40	; 0x28
 8003bd8:	af00      	add	r7, sp, #0
 8003bda:	60f8      	str	r0, [r7, #12]
 8003bdc:	60b9      	str	r1, [r7, #8]
 8003bde:	607a      	str	r2, [r7, #4]
 8003be0:	70fb      	strb	r3, [r7, #3]
    CANARD_ASSERT(tr != NULL);
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d105      	bne.n	8003bf4 <txMakeCANID+0x20>
 8003be8:	4b60      	ldr	r3, [pc, #384]	; (8003d6c <txMakeCANID+0x198>)
 8003bea:	4a61      	ldr	r2, [pc, #388]	; (8003d70 <txMakeCANID+0x19c>)
 8003bec:	21d8      	movs	r1, #216	; 0xd8
 8003bee:	4861      	ldr	r0, [pc, #388]	; (8003d74 <txMakeCANID+0x1a0>)
 8003bf0:	f005 f90c 	bl	8008e0c <__assert_func>
    CANARD_ASSERT(presentation_layer_mtu > 0);
 8003bf4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d105      	bne.n	8003c06 <txMakeCANID+0x32>
 8003bfa:	4b5f      	ldr	r3, [pc, #380]	; (8003d78 <txMakeCANID+0x1a4>)
 8003bfc:	4a5c      	ldr	r2, [pc, #368]	; (8003d70 <txMakeCANID+0x19c>)
 8003bfe:	21d9      	movs	r1, #217	; 0xd9
 8003c00:	485c      	ldr	r0, [pc, #368]	; (8003d74 <txMakeCANID+0x1a0>)
 8003c02:	f005 f903 	bl	8008e0c <__assert_func>
    int32_t out = -CANARD_ERROR_INVALID_ARGUMENT;
 8003c06:	f06f 0301 	mvn.w	r3, #1
 8003c0a:	627b      	str	r3, [r7, #36]	; 0x24
    if ((tr->transfer_kind == CanardTransferKindMessage) && (CANARD_NODE_ID_UNSET == tr->remote_node_id) &&
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	785b      	ldrb	r3, [r3, #1]
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d157      	bne.n	8003cc4 <txMakeCANID+0xf0>
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	791b      	ldrb	r3, [r3, #4]
 8003c18:	2bff      	cmp	r3, #255	; 0xff
 8003c1a:	d153      	bne.n	8003cc4 <txMakeCANID+0xf0>
        (tr->port_id <= CANARD_SUBJECT_ID_MAX))
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	885b      	ldrh	r3, [r3, #2]
    if ((tr->transfer_kind == CanardTransferKindMessage) && (CANARD_NODE_ID_UNSET == tr->remote_node_id) &&
 8003c20:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003c24:	d24e      	bcs.n	8003cc4 <txMakeCANID+0xf0>
    {
        if (local_node_id <= CANARD_NODE_ID_MAX)
 8003c26:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	db11      	blt.n	8003c52 <txMakeCANID+0x7e>
        {
            out = (int32_t) txMakeMessageSessionSpecifier(tr->port_id, local_node_id);
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	885b      	ldrh	r3, [r3, #2]
 8003c32:	78fa      	ldrb	r2, [r7, #3]
 8003c34:	4611      	mov	r1, r2
 8003c36:	4618      	mov	r0, r3
 8003c38:	f7ff ff1e 	bl	8003a78 <txMakeMessageSessionSpecifier>
 8003c3c:	4603      	mov	r3, r0
 8003c3e:	627b      	str	r3, [r7, #36]	; 0x24
            CANARD_ASSERT(out >= 0);
 8003c40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	da75      	bge.n	8003d32 <txMakeCANID+0x15e>
 8003c46:	4b4d      	ldr	r3, [pc, #308]	; (8003d7c <txMakeCANID+0x1a8>)
 8003c48:	4a49      	ldr	r2, [pc, #292]	; (8003d70 <txMakeCANID+0x19c>)
 8003c4a:	21e1      	movs	r1, #225	; 0xe1
 8003c4c:	4849      	ldr	r0, [pc, #292]	; (8003d74 <txMakeCANID+0x1a0>)
 8003c4e:	f005 f8dd 	bl	8008e0c <__assert_func>
        }
        else if (payload_size <= presentation_layer_mtu)
 8003c52:	68ba      	ldr	r2, [r7, #8]
 8003c54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c56:	429a      	cmp	r2, r3
 8003c58:	d830      	bhi.n	8003cbc <txMakeCANID+0xe8>
        {
            CANARD_ASSERT((payload != NULL) || (payload_size == 0U));
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d108      	bne.n	8003c72 <txMakeCANID+0x9e>
 8003c60:	68bb      	ldr	r3, [r7, #8]
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d005      	beq.n	8003c72 <txMakeCANID+0x9e>
 8003c66:	4b46      	ldr	r3, [pc, #280]	; (8003d80 <txMakeCANID+0x1ac>)
 8003c68:	4a41      	ldr	r2, [pc, #260]	; (8003d70 <txMakeCANID+0x19c>)
 8003c6a:	21e5      	movs	r1, #229	; 0xe5
 8003c6c:	4841      	ldr	r0, [pc, #260]	; (8003d74 <txMakeCANID+0x1a0>)
 8003c6e:	f005 f8cd 	bl	8008e0c <__assert_func>
            const CanardNodeID c    = (CanardNodeID) (crcAdd(CRC_INITIAL, payload_size, payload) & CANARD_NODE_ID_MAX);
 8003c72:	687a      	ldr	r2, [r7, #4]
 8003c74:	68b9      	ldr	r1, [r7, #8]
 8003c76:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8003c7a:	f7ff fec5 	bl	8003a08 <crcAdd>
 8003c7e:	4603      	mov	r3, r0
 8003c80:	b2db      	uxtb	r3, r3
 8003c82:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003c86:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
            const uint32_t     spec = txMakeMessageSessionSpecifier(tr->port_id, c) | FLAG_ANONYMOUS_MESSAGE;
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	885b      	ldrh	r3, [r3, #2]
 8003c8e:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 8003c92:	4611      	mov	r1, r2
 8003c94:	4618      	mov	r0, r3
 8003c96:	f7ff feef 	bl	8003a78 <txMakeMessageSessionSpecifier>
 8003c9a:	4603      	mov	r3, r0
 8003c9c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003ca0:	61fb      	str	r3, [r7, #28]
            CANARD_ASSERT(spec <= CAN_EXT_ID_MASK);
 8003ca2:	69fb      	ldr	r3, [r7, #28]
 8003ca4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003ca8:	d305      	bcc.n	8003cb6 <txMakeCANID+0xe2>
 8003caa:	4b36      	ldr	r3, [pc, #216]	; (8003d84 <txMakeCANID+0x1b0>)
 8003cac:	4a30      	ldr	r2, [pc, #192]	; (8003d70 <txMakeCANID+0x19c>)
 8003cae:	21e8      	movs	r1, #232	; 0xe8
 8003cb0:	4830      	ldr	r0, [pc, #192]	; (8003d74 <txMakeCANID+0x1a0>)
 8003cb2:	f005 f8ab 	bl	8008e0c <__assert_func>
            out = (int32_t) spec;
 8003cb6:	69fb      	ldr	r3, [r7, #28]
 8003cb8:	627b      	str	r3, [r7, #36]	; 0x24
        if (local_node_id <= CANARD_NODE_ID_MAX)
 8003cba:	e03a      	b.n	8003d32 <txMakeCANID+0x15e>
        }
        else
        {
            out = -CANARD_ERROR_INVALID_ARGUMENT;  // Anonymous multi-frame message trs are not allowed.
 8003cbc:	f06f 0301 	mvn.w	r3, #1
 8003cc0:	627b      	str	r3, [r7, #36]	; 0x24
        if (local_node_id <= CANARD_NODE_ID_MAX)
 8003cc2:	e036      	b.n	8003d32 <txMakeCANID+0x15e>
        }
    }
    else if (((tr->transfer_kind == CanardTransferKindRequest) || (tr->transfer_kind == CanardTransferKindResponse)) &&
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	785b      	ldrb	r3, [r3, #1]
 8003cc8:	2b02      	cmp	r3, #2
 8003cca:	d003      	beq.n	8003cd4 <txMakeCANID+0x100>
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	785b      	ldrb	r3, [r3, #1]
 8003cd0:	2b01      	cmp	r3, #1
 8003cd2:	d12a      	bne.n	8003d2a <txMakeCANID+0x156>
             (tr->remote_node_id <= CANARD_NODE_ID_MAX) && (tr->port_id <= CANARD_SERVICE_ID_MAX))
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	791b      	ldrb	r3, [r3, #4]
 8003cd8:	b25b      	sxtb	r3, r3
    else if (((tr->transfer_kind == CanardTransferKindRequest) || (tr->transfer_kind == CanardTransferKindResponse)) &&
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	db25      	blt.n	8003d2a <txMakeCANID+0x156>
             (tr->remote_node_id <= CANARD_NODE_ID_MAX) && (tr->port_id <= CANARD_SERVICE_ID_MAX))
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	885b      	ldrh	r3, [r3, #2]
 8003ce2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003ce6:	d220      	bcs.n	8003d2a <txMakeCANID+0x156>
    {
        if (local_node_id <= CANARD_NODE_ID_MAX)
 8003ce8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	db18      	blt.n	8003d22 <txMakeCANID+0x14e>
        {
            out = (int32_t) txMakeServiceSessionSpecifier(tr->port_id,
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	8858      	ldrh	r0, [r3, #2]
                                                          tr->transfer_kind == CanardTransferKindRequest,
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	785b      	ldrb	r3, [r3, #1]
            out = (int32_t) txMakeServiceSessionSpecifier(tr->port_id,
 8003cf8:	2b02      	cmp	r3, #2
 8003cfa:	bf0c      	ite	eq
 8003cfc:	2301      	moveq	r3, #1
 8003cfe:	2300      	movne	r3, #0
 8003d00:	b2d9      	uxtb	r1, r3
                                                          local_node_id,
                                                          tr->remote_node_id);
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	791b      	ldrb	r3, [r3, #4]
            out = (int32_t) txMakeServiceSessionSpecifier(tr->port_id,
 8003d06:	78fa      	ldrb	r2, [r7, #3]
 8003d08:	f7ff fee8 	bl	8003adc <txMakeServiceSessionSpecifier>
 8003d0c:	4603      	mov	r3, r0
 8003d0e:	627b      	str	r3, [r7, #36]	; 0x24
            CANARD_ASSERT(out >= 0);
 8003d10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	da0f      	bge.n	8003d36 <txMakeCANID+0x162>
 8003d16:	4b19      	ldr	r3, [pc, #100]	; (8003d7c <txMakeCANID+0x1a8>)
 8003d18:	4a15      	ldr	r2, [pc, #84]	; (8003d70 <txMakeCANID+0x19c>)
 8003d1a:	21f9      	movs	r1, #249	; 0xf9
 8003d1c:	4815      	ldr	r0, [pc, #84]	; (8003d74 <txMakeCANID+0x1a0>)
 8003d1e:	f005 f875 	bl	8008e0c <__assert_func>
        }
        else
        {
            out = -CANARD_ERROR_INVALID_ARGUMENT;  // Anonymous service transfers are not allowed.
 8003d22:	f06f 0301 	mvn.w	r3, #1
 8003d26:	627b      	str	r3, [r7, #36]	; 0x24
        if (local_node_id <= CANARD_NODE_ID_MAX)
 8003d28:	e005      	b.n	8003d36 <txMakeCANID+0x162>
        }
    }
    else
    {
        out = -CANARD_ERROR_INVALID_ARGUMENT;
 8003d2a:	f06f 0301 	mvn.w	r3, #1
 8003d2e:	627b      	str	r3, [r7, #36]	; 0x24
 8003d30:	e002      	b.n	8003d38 <txMakeCANID+0x164>
        if (local_node_id <= CANARD_NODE_ID_MAX)
 8003d32:	bf00      	nop
 8003d34:	e000      	b.n	8003d38 <txMakeCANID+0x164>
        if (local_node_id <= CANARD_NODE_ID_MAX)
 8003d36:	bf00      	nop
    }

    if (out >= 0)
 8003d38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	db10      	blt.n	8003d60 <txMakeCANID+0x18c>
    {
        const uint32_t prio = (uint32_t) tr->priority;
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	781b      	ldrb	r3, [r3, #0]
 8003d42:	61bb      	str	r3, [r7, #24]
        if (prio <= CANARD_PRIORITY_MAX)
 8003d44:	69bb      	ldr	r3, [r7, #24]
 8003d46:	2b07      	cmp	r3, #7
 8003d48:	d807      	bhi.n	8003d5a <txMakeCANID+0x186>
        {
            const uint32_t id = ((uint32_t) out) | (prio << OFFSET_PRIORITY);
 8003d4a:	69bb      	ldr	r3, [r7, #24]
 8003d4c:	069a      	lsls	r2, r3, #26
 8003d4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d50:	4313      	orrs	r3, r2
 8003d52:	617b      	str	r3, [r7, #20]
            out               = (int32_t) id;
 8003d54:	697b      	ldr	r3, [r7, #20]
 8003d56:	627b      	str	r3, [r7, #36]	; 0x24
 8003d58:	e002      	b.n	8003d60 <txMakeCANID+0x18c>
        }
        else
        {
            out = -CANARD_ERROR_INVALID_ARGUMENT;
 8003d5a:	f06f 0301 	mvn.w	r3, #1
 8003d5e:	627b      	str	r3, [r7, #36]	; 0x24
        }
    }
    return out;
 8003d60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8003d62:	4618      	mov	r0, r3
 8003d64:	3728      	adds	r7, #40	; 0x28
 8003d66:	46bd      	mov	sp, r7
 8003d68:	bd80      	pop	{r7, pc}
 8003d6a:	bf00      	nop
 8003d6c:	0800c594 	.word	0x0800c594
 8003d70:	0800d148 	.word	0x0800d148
 8003d74:	0800c514 	.word	0x0800c514
 8003d78:	0800c5a8 	.word	0x0800c5a8
 8003d7c:	0800c5c4 	.word	0x0800c5c4
 8003d80:	0800c5d0 	.word	0x0800c5d0
 8003d84:	0800c604 	.word	0x0800c604

08003d88 <txMakeTailByte>:

CANARD_PRIVATE uint8_t txMakeTailByte(const bool             start_of_transfer,
                                      const bool             end_of_transfer,
                                      const bool             toggle,
                                      const CanardTransferID transfer_id)
{
 8003d88:	b590      	push	{r4, r7, lr}
 8003d8a:	b083      	sub	sp, #12
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	4604      	mov	r4, r0
 8003d90:	4608      	mov	r0, r1
 8003d92:	4611      	mov	r1, r2
 8003d94:	461a      	mov	r2, r3
 8003d96:	4623      	mov	r3, r4
 8003d98:	71fb      	strb	r3, [r7, #7]
 8003d9a:	4603      	mov	r3, r0
 8003d9c:	71bb      	strb	r3, [r7, #6]
 8003d9e:	460b      	mov	r3, r1
 8003da0:	717b      	strb	r3, [r7, #5]
 8003da2:	4613      	mov	r3, r2
 8003da4:	713b      	strb	r3, [r7, #4]
    CANARD_ASSERT(start_of_transfer ? (toggle == INITIAL_TOGGLE_STATE) : true);
 8003da6:	79fb      	ldrb	r3, [r7, #7]
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d009      	beq.n	8003dc0 <txMakeTailByte+0x38>
 8003dac:	797b      	ldrb	r3, [r7, #5]
 8003dae:	2b01      	cmp	r3, #1
 8003db0:	d006      	beq.n	8003dc0 <txMakeTailByte+0x38>
 8003db2:	4b13      	ldr	r3, [pc, #76]	; (8003e00 <txMakeTailByte+0x78>)
 8003db4:	4a13      	ldr	r2, [pc, #76]	; (8003e04 <txMakeTailByte+0x7c>)
 8003db6:	f44f 718d 	mov.w	r1, #282	; 0x11a
 8003dba:	4813      	ldr	r0, [pc, #76]	; (8003e08 <txMakeTailByte+0x80>)
 8003dbc:	f005 f826 	bl	8008e0c <__assert_func>
    return (uint8_t) ((start_of_transfer ? TAIL_START_OF_TRANSFER : 0U) |
 8003dc0:	79fb      	ldrb	r3, [r7, #7]
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d001      	beq.n	8003dca <txMakeTailByte+0x42>
 8003dc6:	2280      	movs	r2, #128	; 0x80
 8003dc8:	e000      	b.n	8003dcc <txMakeTailByte+0x44>
 8003dca:	2200      	movs	r2, #0
 8003dcc:	79bb      	ldrb	r3, [r7, #6]
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d001      	beq.n	8003dd6 <txMakeTailByte+0x4e>
 8003dd2:	2340      	movs	r3, #64	; 0x40
 8003dd4:	e000      	b.n	8003dd8 <txMakeTailByte+0x50>
 8003dd6:	2300      	movs	r3, #0
 8003dd8:	4313      	orrs	r3, r2
 8003dda:	b2db      	uxtb	r3, r3
                      (end_of_transfer ? TAIL_END_OF_TRANSFER : 0U) | (toggle ? TAIL_TOGGLE : 0U) |
 8003ddc:	797a      	ldrb	r2, [r7, #5]
 8003dde:	2a00      	cmp	r2, #0
 8003de0:	d001      	beq.n	8003de6 <txMakeTailByte+0x5e>
 8003de2:	2220      	movs	r2, #32
 8003de4:	e000      	b.n	8003de8 <txMakeTailByte+0x60>
 8003de6:	2200      	movs	r2, #0
 8003de8:	4313      	orrs	r3, r2
 8003dea:	b2da      	uxtb	r2, r3
                      (transfer_id & CANARD_TRANSFER_ID_MAX));
 8003dec:	793b      	ldrb	r3, [r7, #4]
 8003dee:	f003 031f 	and.w	r3, r3, #31
 8003df2:	b2db      	uxtb	r3, r3
    return (uint8_t) ((start_of_transfer ? TAIL_START_OF_TRANSFER : 0U) |
 8003df4:	4313      	orrs	r3, r2
 8003df6:	b2db      	uxtb	r3, r3
}
 8003df8:	4618      	mov	r0, r3
 8003dfa:	370c      	adds	r7, #12
 8003dfc:	46bd      	mov	sp, r7
 8003dfe:	bd90      	pop	{r4, r7, pc}
 8003e00:	0800c620 	.word	0x0800c620
 8003e04:	0800d1f0 	.word	0x0800d1f0
 8003e08:	0800c514 	.word	0x0800c514

08003e0c <txRoundFramePayloadSizeUp>:

/// Takes a frame payload size, returns a new size that is >=x and is rounded up to the nearest valid DLC.
CANARD_PRIVATE size_t txRoundFramePayloadSizeUp(const size_t x)
{
 8003e0c:	b580      	push	{r7, lr}
 8003e0e:	b084      	sub	sp, #16
 8003e10:	af00      	add	r7, sp, #0
 8003e12:	6078      	str	r0, [r7, #4]
    CANARD_ASSERT(x < (sizeof(CanardCANLengthToDLC) / sizeof(CanardCANLengthToDLC[0])));
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	2b40      	cmp	r3, #64	; 0x40
 8003e18:	d906      	bls.n	8003e28 <txRoundFramePayloadSizeUp+0x1c>
 8003e1a:	4b0f      	ldr	r3, [pc, #60]	; (8003e58 <txRoundFramePayloadSizeUp+0x4c>)
 8003e1c:	4a0f      	ldr	r2, [pc, #60]	; (8003e5c <txRoundFramePayloadSizeUp+0x50>)
 8003e1e:	f240 1123 	movw	r1, #291	; 0x123
 8003e22:	480f      	ldr	r0, [pc, #60]	; (8003e60 <txRoundFramePayloadSizeUp+0x54>)
 8003e24:	f004 fff2 	bl	8008e0c <__assert_func>
    // Suppressing a false-positive out-of-bounds access error from Sonar. Its control flow analyser is misbehaving.
    const size_t y = CanardCANLengthToDLC[x];  // NOSONAR
 8003e28:	4a0e      	ldr	r2, [pc, #56]	; (8003e64 <txRoundFramePayloadSizeUp+0x58>)
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	4413      	add	r3, r2
 8003e2e:	781b      	ldrb	r3, [r3, #0]
 8003e30:	60fb      	str	r3, [r7, #12]
    CANARD_ASSERT(y < (sizeof(CanardCANDLCToLength) / sizeof(CanardCANDLCToLength[0])));
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	2b0f      	cmp	r3, #15
 8003e36:	d906      	bls.n	8003e46 <txRoundFramePayloadSizeUp+0x3a>
 8003e38:	4b0b      	ldr	r3, [pc, #44]	; (8003e68 <txRoundFramePayloadSizeUp+0x5c>)
 8003e3a:	4a08      	ldr	r2, [pc, #32]	; (8003e5c <txRoundFramePayloadSizeUp+0x50>)
 8003e3c:	f44f 7193 	mov.w	r1, #294	; 0x126
 8003e40:	4807      	ldr	r0, [pc, #28]	; (8003e60 <txRoundFramePayloadSizeUp+0x54>)
 8003e42:	f004 ffe3 	bl	8008e0c <__assert_func>
    return CanardCANDLCToLength[y];
 8003e46:	4a09      	ldr	r2, [pc, #36]	; (8003e6c <txRoundFramePayloadSizeUp+0x60>)
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	4413      	add	r3, r2
 8003e4c:	781b      	ldrb	r3, [r3, #0]
}
 8003e4e:	4618      	mov	r0, r3
 8003e50:	3710      	adds	r7, #16
 8003e52:	46bd      	mov	sp, r7
 8003e54:	bd80      	pop	{r7, pc}
 8003e56:	bf00      	nop
 8003e58:	0800c648 	.word	0x0800c648
 8003e5c:	0800d1c0 	.word	0x0800d1c0
 8003e60:	0800c514 	.word	0x0800c514
 8003e64:	0800d0e8 	.word	0x0800d0e8
 8003e68:	0800c690 	.word	0x0800c690
 8003e6c:	0800d0d8 	.word	0x0800d0d8

08003e70 <txAllocateQueueItem>:
/// The item is only allocated and initialized, but NOT included into the queue! The caller needs to do that.
CANARD_PRIVATE TxItem* txAllocateQueueItem(CanardInstance* const   ins,
                                           const uint32_t          id,
                                           const CanardMicrosecond deadline_usec,
                                           const size_t            payload_size)
{
 8003e70:	b580      	push	{r7, lr}
 8003e72:	b086      	sub	sp, #24
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	60f8      	str	r0, [r7, #12]
 8003e78:	60b9      	str	r1, [r7, #8]
 8003e7a:	e9c7 2300 	strd	r2, r3, [r7]
    CANARD_ASSERT(ins != NULL);
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d106      	bne.n	8003e92 <txAllocateQueueItem+0x22>
 8003e84:	4b1f      	ldr	r3, [pc, #124]	; (8003f04 <txAllocateQueueItem+0x94>)
 8003e86:	4a20      	ldr	r2, [pc, #128]	; (8003f08 <txAllocateQueueItem+0x98>)
 8003e88:	f44f 7198 	mov.w	r1, #304	; 0x130
 8003e8c:	481f      	ldr	r0, [pc, #124]	; (8003f0c <txAllocateQueueItem+0x9c>)
 8003e8e:	f004 ffbd 	bl	8008e0c <__assert_func>
    CANARD_ASSERT(payload_size > 0U);
 8003e92:	6a3b      	ldr	r3, [r7, #32]
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d106      	bne.n	8003ea6 <txAllocateQueueItem+0x36>
 8003e98:	4b1d      	ldr	r3, [pc, #116]	; (8003f10 <txAllocateQueueItem+0xa0>)
 8003e9a:	4a1b      	ldr	r2, [pc, #108]	; (8003f08 <txAllocateQueueItem+0x98>)
 8003e9c:	f240 1131 	movw	r1, #305	; 0x131
 8003ea0:	481a      	ldr	r0, [pc, #104]	; (8003f0c <txAllocateQueueItem+0x9c>)
 8003ea2:	f004 ffb3 	bl	8008e0c <__assert_func>
    TxItem* const out = (TxItem*) ins->memory_allocate(ins, (sizeof(TxItem) - CANARD_MTU_MAX) + payload_size);
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	689b      	ldr	r3, [r3, #8]
 8003eaa:	6a3a      	ldr	r2, [r7, #32]
 8003eac:	3230      	adds	r2, #48	; 0x30
 8003eae:	4611      	mov	r1, r2
 8003eb0:	68f8      	ldr	r0, [r7, #12]
 8003eb2:	4798      	blx	r3
 8003eb4:	6178      	str	r0, [r7, #20]
    if (out != NULL)
 8003eb6:	697b      	ldr	r3, [r7, #20]
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d01e      	beq.n	8003efa <txAllocateQueueItem+0x8a>
    {
        out->base.base.up    = NULL;
 8003ebc:	697b      	ldr	r3, [r7, #20]
 8003ebe:	2200      	movs	r2, #0
 8003ec0:	601a      	str	r2, [r3, #0]
        out->base.base.lr[0] = NULL;
 8003ec2:	697b      	ldr	r3, [r7, #20]
 8003ec4:	2200      	movs	r2, #0
 8003ec6:	605a      	str	r2, [r3, #4]
        out->base.base.lr[1] = NULL;
 8003ec8:	697b      	ldr	r3, [r7, #20]
 8003eca:	2200      	movs	r2, #0
 8003ecc:	609a      	str	r2, [r3, #8]
        out->base.base.bf    = 0;
 8003ece:	697b      	ldr	r3, [r7, #20]
 8003ed0:	2200      	movs	r2, #0
 8003ed2:	731a      	strb	r2, [r3, #12]

        out->base.next_in_transfer = NULL;  // Last by default.
 8003ed4:	697b      	ldr	r3, [r7, #20]
 8003ed6:	2200      	movs	r2, #0
 8003ed8:	611a      	str	r2, [r3, #16]
        out->base.tx_deadline_usec = deadline_usec;
 8003eda:	6979      	ldr	r1, [r7, #20]
 8003edc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003ee0:	e9c1 2306 	strd	r2, r3, [r1, #24]

        out->base.frame.payload_size    = payload_size;
 8003ee4:	697b      	ldr	r3, [r7, #20]
 8003ee6:	6a3a      	ldr	r2, [r7, #32]
 8003ee8:	625a      	str	r2, [r3, #36]	; 0x24
        out->base.frame.payload         = out->payload_buffer;
 8003eea:	697b      	ldr	r3, [r7, #20]
 8003eec:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8003ef0:	697b      	ldr	r3, [r7, #20]
 8003ef2:	629a      	str	r2, [r3, #40]	; 0x28
        out->base.frame.extended_can_id = id;
 8003ef4:	697b      	ldr	r3, [r7, #20]
 8003ef6:	68ba      	ldr	r2, [r7, #8]
 8003ef8:	621a      	str	r2, [r3, #32]
    }
    return out;
 8003efa:	697b      	ldr	r3, [r7, #20]
}
 8003efc:	4618      	mov	r0, r3
 8003efe:	3718      	adds	r7, #24
 8003f00:	46bd      	mov	sp, r7
 8003f02:	bd80      	pop	{r7, pc}
 8003f04:	0800c6d8 	.word	0x0800c6d8
 8003f08:	0800d1dc 	.word	0x0800d1dc
 8003f0c:	0800c514 	.word	0x0800c514
 8003f10:	0800c6ec 	.word	0x0800c6ec

08003f14 <txAVLPredicate>:
/// Frames with identical CAN ID that are added later always compare greater than their counterparts with same CAN ID.
/// This ensures that CAN frames with the same CAN ID are transmitted in the FIFO order.
/// Frames that should be transmitted earlier compare smaller (i.e., put on the left side of the tree).
CANARD_PRIVATE int8_t txAVLPredicate(void* const user_reference,  // NOSONAR Cavl API requires pointer to non-const.
                                     const CanardTreeNode* const node)
{
 8003f14:	b580      	push	{r7, lr}
 8003f16:	b084      	sub	sp, #16
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	6078      	str	r0, [r7, #4]
 8003f1c:	6039      	str	r1, [r7, #0]
    const CanardTxQueueItem* const target = (const CanardTxQueueItem*) user_reference;
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	60fb      	str	r3, [r7, #12]
    const CanardTxQueueItem* const other  = (const CanardTxQueueItem*) (const void*) node;
 8003f22:	683b      	ldr	r3, [r7, #0]
 8003f24:	60bb      	str	r3, [r7, #8]
    CANARD_ASSERT((target != NULL) && (other != NULL));
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d002      	beq.n	8003f32 <txAVLPredicate+0x1e>
 8003f2c:	68bb      	ldr	r3, [r7, #8]
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d106      	bne.n	8003f40 <txAVLPredicate+0x2c>
 8003f32:	4b0a      	ldr	r3, [pc, #40]	; (8003f5c <txAVLPredicate+0x48>)
 8003f34:	4a0a      	ldr	r2, [pc, #40]	; (8003f60 <txAVLPredicate+0x4c>)
 8003f36:	f44f 71a6 	mov.w	r1, #332	; 0x14c
 8003f3a:	480a      	ldr	r0, [pc, #40]	; (8003f64 <txAVLPredicate+0x50>)
 8003f3c:	f004 ff66 	bl	8008e0c <__assert_func>
    return (target->frame.extended_can_id >= other->frame.extended_can_id) ? +1 : -1;
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	6a1a      	ldr	r2, [r3, #32]
 8003f44:	68bb      	ldr	r3, [r7, #8]
 8003f46:	6a1b      	ldr	r3, [r3, #32]
 8003f48:	429a      	cmp	r2, r3
 8003f4a:	d301      	bcc.n	8003f50 <txAVLPredicate+0x3c>
 8003f4c:	2301      	movs	r3, #1
 8003f4e:	e001      	b.n	8003f54 <txAVLPredicate+0x40>
 8003f50:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003f54:	4618      	mov	r0, r3
 8003f56:	3710      	adds	r7, #16
 8003f58:	46bd      	mov	sp, r7
 8003f5a:	bd80      	pop	{r7, pc}
 8003f5c:	0800c700 	.word	0x0800c700
 8003f60:	0800d1b0 	.word	0x0800d1b0
 8003f64:	0800c514 	.word	0x0800c514

08003f68 <txPushSingleFrame>:
                                         const CanardMicrosecond deadline_usec,
                                         const uint32_t          can_id,
                                         const CanardTransferID  transfer_id,
                                         const size_t            payload_size,
                                         const void* const       payload)
{
 8003f68:	b590      	push	{r4, r7, lr}
 8003f6a:	b08d      	sub	sp, #52	; 0x34
 8003f6c:	af02      	add	r7, sp, #8
 8003f6e:	60f8      	str	r0, [r7, #12]
 8003f70:	60b9      	str	r1, [r7, #8]
 8003f72:	e9c7 2300 	strd	r2, r3, [r7]
    CANARD_ASSERT(ins != NULL);
 8003f76:	68bb      	ldr	r3, [r7, #8]
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	d106      	bne.n	8003f8a <txPushSingleFrame+0x22>
 8003f7c:	4b5c      	ldr	r3, [pc, #368]	; (80040f0 <txPushSingleFrame+0x188>)
 8003f7e:	4a5d      	ldr	r2, [pc, #372]	; (80040f4 <txPushSingleFrame+0x18c>)
 8003f80:	f240 1159 	movw	r1, #345	; 0x159
 8003f84:	485c      	ldr	r0, [pc, #368]	; (80040f8 <txPushSingleFrame+0x190>)
 8003f86:	f004 ff41 	bl	8008e0c <__assert_func>
    CANARD_ASSERT((payload != NULL) || (payload_size == 0));
 8003f8a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d109      	bne.n	8003fa4 <txPushSingleFrame+0x3c>
 8003f90:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d006      	beq.n	8003fa4 <txPushSingleFrame+0x3c>
 8003f96:	4b59      	ldr	r3, [pc, #356]	; (80040fc <txPushSingleFrame+0x194>)
 8003f98:	4a56      	ldr	r2, [pc, #344]	; (80040f4 <txPushSingleFrame+0x18c>)
 8003f9a:	f44f 71ad 	mov.w	r1, #346	; 0x15a
 8003f9e:	4856      	ldr	r0, [pc, #344]	; (80040f8 <txPushSingleFrame+0x190>)
 8003fa0:	f004 ff34 	bl	8008e0c <__assert_func>
    const size_t frame_payload_size = txRoundFramePayloadSizeUp(payload_size + 1U);
 8003fa4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003fa6:	3301      	adds	r3, #1
 8003fa8:	4618      	mov	r0, r3
 8003faa:	f7ff ff2f 	bl	8003e0c <txRoundFramePayloadSizeUp>
 8003fae:	6238      	str	r0, [r7, #32]
    CANARD_ASSERT(frame_payload_size > payload_size);
 8003fb0:	6a3a      	ldr	r2, [r7, #32]
 8003fb2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003fb4:	429a      	cmp	r2, r3
 8003fb6:	d806      	bhi.n	8003fc6 <txPushSingleFrame+0x5e>
 8003fb8:	4b51      	ldr	r3, [pc, #324]	; (8004100 <txPushSingleFrame+0x198>)
 8003fba:	4a4e      	ldr	r2, [pc, #312]	; (80040f4 <txPushSingleFrame+0x18c>)
 8003fbc:	f44f 71ae 	mov.w	r1, #348	; 0x15c
 8003fc0:	484d      	ldr	r0, [pc, #308]	; (80040f8 <txPushSingleFrame+0x190>)
 8003fc2:	f004 ff23 	bl	8008e0c <__assert_func>
    const size_t padding_size = frame_payload_size - payload_size - 1U;
 8003fc6:	6a3a      	ldr	r2, [r7, #32]
 8003fc8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003fca:	1ad3      	subs	r3, r2, r3
 8003fcc:	3b01      	subs	r3, #1
 8003fce:	61fb      	str	r3, [r7, #28]
    CANARD_ASSERT((padding_size + payload_size + 1U) == frame_payload_size);
 8003fd0:	69fa      	ldr	r2, [r7, #28]
 8003fd2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003fd4:	4413      	add	r3, r2
 8003fd6:	3301      	adds	r3, #1
 8003fd8:	6a3a      	ldr	r2, [r7, #32]
 8003fda:	429a      	cmp	r2, r3
 8003fdc:	d006      	beq.n	8003fec <txPushSingleFrame+0x84>
 8003fde:	4b49      	ldr	r3, [pc, #292]	; (8004104 <txPushSingleFrame+0x19c>)
 8003fe0:	4a44      	ldr	r2, [pc, #272]	; (80040f4 <txPushSingleFrame+0x18c>)
 8003fe2:	f44f 71af 	mov.w	r1, #350	; 0x15e
 8003fe6:	4844      	ldr	r0, [pc, #272]	; (80040f8 <txPushSingleFrame+0x190>)
 8003fe8:	f004 ff10 	bl	8008e0c <__assert_func>
    int32_t       out = 0;
 8003fec:	2300      	movs	r3, #0
 8003fee:	627b      	str	r3, [r7, #36]	; 0x24
    TxItem* const tqi =
        (que->size < que->capacity) ? txAllocateQueueItem(ins, can_id, deadline_usec, frame_payload_size) : NULL;
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	689a      	ldr	r2, [r3, #8]
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	429a      	cmp	r2, r3
 8003ffa:	d209      	bcs.n	8004010 <txPushSingleFrame+0xa8>
 8003ffc:	6a3b      	ldr	r3, [r7, #32]
 8003ffe:	9300      	str	r3, [sp, #0]
 8004000:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004004:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004006:	68b8      	ldr	r0, [r7, #8]
 8004008:	f7ff ff32 	bl	8003e70 <txAllocateQueueItem>
 800400c:	4603      	mov	r3, r0
 800400e:	e000      	b.n	8004012 <txPushSingleFrame+0xaa>
 8004010:	2300      	movs	r3, #0
    TxItem* const tqi =
 8004012:	61bb      	str	r3, [r7, #24]
    if (tqi != NULL)
 8004014:	69bb      	ldr	r3, [r7, #24]
 8004016:	2b00      	cmp	r3, #0
 8004018:	d054      	beq.n	80040c4 <txPushSingleFrame+0x15c>
    {
        if (payload_size > 0U)  // The check is needed to avoid calling memcpy() with a NULL pointer, it's an UB.
 800401a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800401c:	2b00      	cmp	r3, #0
 800401e:	d010      	beq.n	8004042 <txPushSingleFrame+0xda>
        {
            CANARD_ASSERT(payload != NULL);
 8004020:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004022:	2b00      	cmp	r3, #0
 8004024:	d106      	bne.n	8004034 <txPushSingleFrame+0xcc>
 8004026:	4b38      	ldr	r3, [pc, #224]	; (8004108 <txPushSingleFrame+0x1a0>)
 8004028:	4a32      	ldr	r2, [pc, #200]	; (80040f4 <txPushSingleFrame+0x18c>)
 800402a:	f44f 71b3 	mov.w	r1, #358	; 0x166
 800402e:	4832      	ldr	r0, [pc, #200]	; (80040f8 <txPushSingleFrame+0x190>)
 8004030:	f004 feec 	bl	8008e0c <__assert_func>
            // Clang-Tidy raises an error recommending the use of memcpy_s() instead.
            // We ignore it because the safe functions are poorly supported; reliance on them may limit the portability.
            (void) memcpy(&tqi->payload_buffer[0], payload, payload_size);  // NOLINT
 8004034:	69bb      	ldr	r3, [r7, #24]
 8004036:	3330      	adds	r3, #48	; 0x30
 8004038:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800403a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800403c:	4618      	mov	r0, r3
 800403e:	f005 fe3a 	bl	8009cb6 <memcpy>
        }
        // Clang-Tidy raises an error recommending the use of memset_s() instead.
        // We ignore it because the safe functions are poorly supported; reliance on them may limit the portability.
        (void) memset(&tqi->payload_buffer[payload_size], PADDING_BYTE_VALUE, padding_size);  // NOLINT
 8004042:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004044:	3330      	adds	r3, #48	; 0x30
 8004046:	69ba      	ldr	r2, [r7, #24]
 8004048:	4413      	add	r3, r2
 800404a:	69fa      	ldr	r2, [r7, #28]
 800404c:	2100      	movs	r1, #0
 800404e:	4618      	mov	r0, r3
 8004050:	f005 fd93 	bl	8009b7a <memset>
        tqi->payload_buffer[frame_payload_size - 1U] = txMakeTailByte(true, true, true, transfer_id);
 8004054:	6a3b      	ldr	r3, [r7, #32]
 8004056:	1e5c      	subs	r4, r3, #1
 8004058:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800405c:	2201      	movs	r2, #1
 800405e:	2101      	movs	r1, #1
 8004060:	2001      	movs	r0, #1
 8004062:	f7ff fe91 	bl	8003d88 <txMakeTailByte>
 8004066:	4603      	mov	r3, r0
 8004068:	461a      	mov	r2, r3
 800406a:	69bb      	ldr	r3, [r7, #24]
 800406c:	4423      	add	r3, r4
 800406e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
        // Insert the newly created TX item into the queue.
        const CanardTreeNode* const res = cavlSearch(&que->root, &tqi->base.base, &txAVLPredicate, &avlTrivialFactory);
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	f103 000c 	add.w	r0, r3, #12
 8004078:	69b9      	ldr	r1, [r7, #24]
 800407a:	4b24      	ldr	r3, [pc, #144]	; (800410c <txPushSingleFrame+0x1a4>)
 800407c:	4a24      	ldr	r2, [pc, #144]	; (8004110 <txPushSingleFrame+0x1a8>)
 800407e:	f7ff fae7 	bl	8003650 <cavlSearch>
 8004082:	6178      	str	r0, [r7, #20]
        (void) res;
        CANARD_ASSERT(res == &tqi->base.base);
 8004084:	69bb      	ldr	r3, [r7, #24]
 8004086:	697a      	ldr	r2, [r7, #20]
 8004088:	429a      	cmp	r2, r3
 800408a:	d006      	beq.n	800409a <txPushSingleFrame+0x132>
 800408c:	4b21      	ldr	r3, [pc, #132]	; (8004114 <txPushSingleFrame+0x1ac>)
 800408e:	4a19      	ldr	r2, [pc, #100]	; (80040f4 <txPushSingleFrame+0x18c>)
 8004090:	f44f 71b9 	mov.w	r1, #370	; 0x172
 8004094:	4818      	ldr	r0, [pc, #96]	; (80040f8 <txPushSingleFrame+0x190>)
 8004096:	f004 feb9 	bl	8008e0c <__assert_func>
        que->size++;
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	689b      	ldr	r3, [r3, #8]
 800409e:	1c5a      	adds	r2, r3, #1
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	609a      	str	r2, [r3, #8]
        CANARD_ASSERT(que->size <= que->capacity);
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	689a      	ldr	r2, [r3, #8]
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	429a      	cmp	r2, r3
 80040ae:	d906      	bls.n	80040be <txPushSingleFrame+0x156>
 80040b0:	4b19      	ldr	r3, [pc, #100]	; (8004118 <txPushSingleFrame+0x1b0>)
 80040b2:	4a10      	ldr	r2, [pc, #64]	; (80040f4 <txPushSingleFrame+0x18c>)
 80040b4:	f44f 71ba 	mov.w	r1, #372	; 0x174
 80040b8:	480f      	ldr	r0, [pc, #60]	; (80040f8 <txPushSingleFrame+0x190>)
 80040ba:	f004 fea7 	bl	8008e0c <__assert_func>
        out = 1;  // One frame enqueued.
 80040be:	2301      	movs	r3, #1
 80040c0:	627b      	str	r3, [r7, #36]	; 0x24
 80040c2:	e002      	b.n	80040ca <txPushSingleFrame+0x162>
    }
    else
    {
        out = -CANARD_ERROR_OUT_OF_MEMORY;
 80040c4:	f06f 0302 	mvn.w	r3, #2
 80040c8:	627b      	str	r3, [r7, #36]	; 0x24
    }
    CANARD_ASSERT((out < 0) || (out == 1));
 80040ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	db09      	blt.n	80040e4 <txPushSingleFrame+0x17c>
 80040d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040d2:	2b01      	cmp	r3, #1
 80040d4:	d006      	beq.n	80040e4 <txPushSingleFrame+0x17c>
 80040d6:	4b11      	ldr	r3, [pc, #68]	; (800411c <txPushSingleFrame+0x1b4>)
 80040d8:	4a06      	ldr	r2, [pc, #24]	; (80040f4 <txPushSingleFrame+0x18c>)
 80040da:	f240 117b 	movw	r1, #379	; 0x17b
 80040de:	4806      	ldr	r0, [pc, #24]	; (80040f8 <txPushSingleFrame+0x190>)
 80040e0:	f004 fe94 	bl	8008e0c <__assert_func>
    return out;
 80040e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80040e6:	4618      	mov	r0, r3
 80040e8:	372c      	adds	r7, #44	; 0x2c
 80040ea:	46bd      	mov	sp, r7
 80040ec:	bd90      	pop	{r4, r7, pc}
 80040ee:	bf00      	nop
 80040f0:	0800c6d8 	.word	0x0800c6d8
 80040f4:	0800d19c 	.word	0x0800d19c
 80040f8:	0800c514 	.word	0x0800c514
 80040fc:	0800c734 	.word	0x0800c734
 8004100:	0800c764 	.word	0x0800c764
 8004104:	0800c788 	.word	0x0800c788
 8004108:	0800c7c4 	.word	0x0800c7c4
 800410c:	080039b1 	.word	0x080039b1
 8004110:	08003f15 	.word	0x08003f15
 8004114:	0800c7dc 	.word	0x0800c7dc
 8004118:	0800c7f4 	.word	0x0800c7f4
 800411c:	0800c810 	.word	0x0800c810

08004120 <txGenerateMultiFrameChain>:
                                                 const CanardMicrosecond deadline_usec,
                                                 const uint32_t          can_id,
                                                 const CanardTransferID  transfer_id,
                                                 const size_t            payload_size,
                                                 const void* const       payload)
{
 8004120:	b590      	push	{r4, r7, lr}
 8004122:	b093      	sub	sp, #76	; 0x4c
 8004124:	af02      	add	r7, sp, #8
 8004126:	60f8      	str	r0, [r7, #12]
 8004128:	60b9      	str	r1, [r7, #8]
 800412a:	607a      	str	r2, [r7, #4]
    CANARD_ASSERT(ins != NULL);
 800412c:	68bb      	ldr	r3, [r7, #8]
 800412e:	2b00      	cmp	r3, #0
 8004130:	d106      	bne.n	8004140 <txGenerateMultiFrameChain+0x20>
 8004132:	4b93      	ldr	r3, [pc, #588]	; (8004380 <txGenerateMultiFrameChain+0x260>)
 8004134:	4a93      	ldr	r2, [pc, #588]	; (8004384 <txGenerateMultiFrameChain+0x264>)
 8004136:	f44f 71c4 	mov.w	r1, #392	; 0x188
 800413a:	4893      	ldr	r0, [pc, #588]	; (8004388 <txGenerateMultiFrameChain+0x268>)
 800413c:	f004 fe66 	bl	8008e0c <__assert_func>
    CANARD_ASSERT(presentation_layer_mtu > 0U);
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	2b00      	cmp	r3, #0
 8004144:	d106      	bne.n	8004154 <txGenerateMultiFrameChain+0x34>
 8004146:	4b91      	ldr	r3, [pc, #580]	; (800438c <txGenerateMultiFrameChain+0x26c>)
 8004148:	4a8e      	ldr	r2, [pc, #568]	; (8004384 <txGenerateMultiFrameChain+0x264>)
 800414a:	f240 1189 	movw	r1, #393	; 0x189
 800414e:	488e      	ldr	r0, [pc, #568]	; (8004388 <txGenerateMultiFrameChain+0x268>)
 8004150:	f004 fe5c 	bl	8008e0c <__assert_func>
    CANARD_ASSERT(payload_size > presentation_layer_mtu);  // Otherwise, a single-frame transfer should be used.
 8004154:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	429a      	cmp	r2, r3
 800415a:	d806      	bhi.n	800416a <txGenerateMultiFrameChain+0x4a>
 800415c:	4b8c      	ldr	r3, [pc, #560]	; (8004390 <txGenerateMultiFrameChain+0x270>)
 800415e:	4a89      	ldr	r2, [pc, #548]	; (8004384 <txGenerateMultiFrameChain+0x264>)
 8004160:	f44f 71c5 	mov.w	r1, #394	; 0x18a
 8004164:	4888      	ldr	r0, [pc, #544]	; (8004388 <txGenerateMultiFrameChain+0x268>)
 8004166:	f004 fe51 	bl	8008e0c <__assert_func>
    CANARD_ASSERT(payload != NULL);
 800416a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800416c:	2b00      	cmp	r3, #0
 800416e:	d106      	bne.n	800417e <txGenerateMultiFrameChain+0x5e>
 8004170:	4b88      	ldr	r3, [pc, #544]	; (8004394 <txGenerateMultiFrameChain+0x274>)
 8004172:	4a84      	ldr	r2, [pc, #528]	; (8004384 <txGenerateMultiFrameChain+0x264>)
 8004174:	f240 118b 	movw	r1, #395	; 0x18b
 8004178:	4883      	ldr	r0, [pc, #524]	; (8004388 <txGenerateMultiFrameChain+0x268>)
 800417a:	f004 fe47 	bl	8008e0c <__assert_func>

    TxChain        out                   = {NULL, NULL, 0};
 800417e:	2300      	movs	r3, #0
 8004180:	613b      	str	r3, [r7, #16]
 8004182:	2300      	movs	r3, #0
 8004184:	617b      	str	r3, [r7, #20]
 8004186:	2300      	movs	r3, #0
 8004188:	61bb      	str	r3, [r7, #24]
    const size_t   payload_size_with_crc = payload_size + CRC_SIZE_BYTES;
 800418a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800418c:	3302      	adds	r3, #2
 800418e:	62bb      	str	r3, [r7, #40]	; 0x28
    size_t         offset                = 0U;
 8004190:	2300      	movs	r3, #0
 8004192:	63fb      	str	r3, [r7, #60]	; 0x3c
    TransferCRC    crc                   = crcAdd(CRC_INITIAL, payload_size, payload);
 8004194:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8004196:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8004198:	f64f 70ff 	movw	r0, #65535	; 0xffff
 800419c:	f7ff fc34 	bl	8003a08 <crcAdd>
 80041a0:	4603      	mov	r3, r0
 80041a2:	877b      	strh	r3, [r7, #58]	; 0x3a
    bool           toggle                = INITIAL_TOGGLE_STATE;
 80041a4:	2301      	movs	r3, #1
 80041a6:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
    const uint8_t* payload_ptr           = (const uint8_t*) payload;
 80041aa:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80041ac:	637b      	str	r3, [r7, #52]	; 0x34
    while (offset < payload_size_with_crc)
 80041ae:	e0d4      	b.n	800435a <txGenerateMultiFrameChain+0x23a>
    {
        out.size++;
 80041b0:	69bb      	ldr	r3, [r7, #24]
 80041b2:	3301      	adds	r3, #1
 80041b4:	61bb      	str	r3, [r7, #24]
        const size_t frame_payload_size_with_tail =
            ((payload_size_with_crc - offset) < presentation_layer_mtu)
 80041b6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80041b8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80041ba:	1ad3      	subs	r3, r2, r3
                ? txRoundFramePayloadSizeUp((payload_size_with_crc - offset) + 1U)  // Padding in the last frame only.
                : (presentation_layer_mtu + 1U);
 80041bc:	687a      	ldr	r2, [r7, #4]
 80041be:	429a      	cmp	r2, r3
 80041c0:	d908      	bls.n	80041d4 <txGenerateMultiFrameChain+0xb4>
                ? txRoundFramePayloadSizeUp((payload_size_with_crc - offset) + 1U)  // Padding in the last frame only.
 80041c2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80041c4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80041c6:	1ad3      	subs	r3, r2, r3
 80041c8:	3301      	adds	r3, #1
 80041ca:	4618      	mov	r0, r3
 80041cc:	f7ff fe1e 	bl	8003e0c <txRoundFramePayloadSizeUp>
 80041d0:	4603      	mov	r3, r0
 80041d2:	e001      	b.n	80041d8 <txGenerateMultiFrameChain+0xb8>
                : (presentation_layer_mtu + 1U);
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	3301      	adds	r3, #1
        const size_t frame_payload_size_with_tail =
 80041d8:	627b      	str	r3, [r7, #36]	; 0x24
        TxItem* const tqi = txAllocateQueueItem(ins, can_id, deadline_usec, frame_payload_size_with_tail);
 80041da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041dc:	9300      	str	r3, [sp, #0]
 80041de:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80041e2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80041e4:	68b8      	ldr	r0, [r7, #8]
 80041e6:	f7ff fe43 	bl	8003e70 <txAllocateQueueItem>
 80041ea:	6238      	str	r0, [r7, #32]
        if (NULL == out.head)
 80041ec:	693b      	ldr	r3, [r7, #16]
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d102      	bne.n	80041f8 <txGenerateMultiFrameChain+0xd8>
        {
            out.head = tqi;
 80041f2:	6a3b      	ldr	r3, [r7, #32]
 80041f4:	613b      	str	r3, [r7, #16]
 80041f6:	e002      	b.n	80041fe <txGenerateMultiFrameChain+0xde>
        }
        else
        {
            // C std, 6.7.2.1.15: A pointer to a structure object <...> points to its initial member, and vice versa.
            // Can't just read tqi->base because tqi may be NULL; https://github.com/OpenCyphal/libcanard/issues/203.
            out.tail->base.next_in_transfer = (CanardTxQueueItem*) tqi;
 80041f8:	697b      	ldr	r3, [r7, #20]
 80041fa:	6a3a      	ldr	r2, [r7, #32]
 80041fc:	611a      	str	r2, [r3, #16]
        }
        out.tail = tqi;
 80041fe:	6a3b      	ldr	r3, [r7, #32]
 8004200:	617b      	str	r3, [r7, #20]
        if (NULL == out.tail)
 8004202:	697b      	ldr	r3, [r7, #20]
 8004204:	2b00      	cmp	r3, #0
 8004206:	f000 80ae 	beq.w	8004366 <txGenerateMultiFrameChain+0x246>
        {
            break;
        }

        // Copy the payload into the frame.
        const size_t frame_payload_size = frame_payload_size_with_tail - 1U;
 800420a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800420c:	3b01      	subs	r3, #1
 800420e:	61fb      	str	r3, [r7, #28]
        size_t       frame_offset       = 0U;
 8004210:	2300      	movs	r3, #0
 8004212:	633b      	str	r3, [r7, #48]	; 0x30
        if (offset < payload_size)
 8004214:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004216:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004218:	429a      	cmp	r2, r3
 800421a:	d21c      	bcs.n	8004256 <txGenerateMultiFrameChain+0x136>
        {
            size_t move_size = payload_size - offset;
 800421c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800421e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004220:	1ad3      	subs	r3, r2, r3
 8004222:	62fb      	str	r3, [r7, #44]	; 0x2c
            if (move_size > frame_payload_size)
 8004224:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004226:	69fb      	ldr	r3, [r7, #28]
 8004228:	429a      	cmp	r2, r3
 800422a:	d901      	bls.n	8004230 <txGenerateMultiFrameChain+0x110>
            {
                move_size = frame_payload_size;
 800422c:	69fb      	ldr	r3, [r7, #28]
 800422e:	62fb      	str	r3, [r7, #44]	; 0x2c
            }
            // Clang-Tidy raises an error recommending the use of memcpy_s() instead.
            // We ignore it because the safe functions are poorly supported; reliance on them may limit the portability.
            // SonarQube incorrectly detects a buffer overflow here.
            (void) memcpy(&out.tail->payload_buffer[0], payload_ptr, move_size);  // NOLINT NOSONAR
 8004230:	697b      	ldr	r3, [r7, #20]
 8004232:	3330      	adds	r3, #48	; 0x30
 8004234:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004236:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8004238:	4618      	mov	r0, r3
 800423a:	f005 fd3c 	bl	8009cb6 <memcpy>
            frame_offset = frame_offset + move_size;
 800423e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004240:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004242:	4413      	add	r3, r2
 8004244:	633b      	str	r3, [r7, #48]	; 0x30
            offset += move_size;
 8004246:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004248:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800424a:	4413      	add	r3, r2
 800424c:	63fb      	str	r3, [r7, #60]	; 0x3c
            payload_ptr += move_size;
 800424e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004250:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004252:	4413      	add	r3, r2
 8004254:	637b      	str	r3, [r7, #52]	; 0x34
        }

        // Handle the last frame of the transfer: it is special because it also contains padding and CRC.
        if (offset >= payload_size)
 8004256:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004258:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800425a:	429a      	cmp	r2, r3
 800425c:	d343      	bcc.n	80042e6 <txGenerateMultiFrameChain+0x1c6>
        {
            // Insert padding -- only in the last frame. Don't forget to include padding into the CRC.
            while ((frame_offset + CRC_SIZE_BYTES) < frame_payload_size)
 800425e:	e00f      	b.n	8004280 <txGenerateMultiFrameChain+0x160>
            {
                out.tail->payload_buffer[frame_offset] = PADDING_BYTE_VALUE;
 8004260:	697a      	ldr	r2, [r7, #20]
 8004262:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004264:	4413      	add	r3, r2
 8004266:	3330      	adds	r3, #48	; 0x30
 8004268:	2200      	movs	r2, #0
 800426a:	701a      	strb	r2, [r3, #0]
                ++frame_offset;
 800426c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800426e:	3301      	adds	r3, #1
 8004270:	633b      	str	r3, [r7, #48]	; 0x30
                crc = crcAddByte(crc, PADDING_BYTE_VALUE);
 8004272:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8004274:	2100      	movs	r1, #0
 8004276:	4618      	mov	r0, r3
 8004278:	f7ff fba6 	bl	80039c8 <crcAddByte>
 800427c:	4603      	mov	r3, r0
 800427e:	877b      	strh	r3, [r7, #58]	; 0x3a
            while ((frame_offset + CRC_SIZE_BYTES) < frame_payload_size)
 8004280:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004282:	3302      	adds	r3, #2
 8004284:	69fa      	ldr	r2, [r7, #28]
 8004286:	429a      	cmp	r2, r3
 8004288:	d8ea      	bhi.n	8004260 <txGenerateMultiFrameChain+0x140>
            }

            // Insert the CRC.
            if ((frame_offset < frame_payload_size) && (offset == payload_size))
 800428a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800428c:	69fb      	ldr	r3, [r7, #28]
 800428e:	429a      	cmp	r2, r3
 8004290:	d213      	bcs.n	80042ba <txGenerateMultiFrameChain+0x19a>
 8004292:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004294:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004296:	429a      	cmp	r2, r3
 8004298:	d10f      	bne.n	80042ba <txGenerateMultiFrameChain+0x19a>
            {
                // SonarQube incorrectly detects a buffer overflow here.
                out.tail->payload_buffer[frame_offset] = (uint8_t) (crc >> BITS_PER_BYTE);  // NOSONAR
 800429a:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 800429c:	0a1b      	lsrs	r3, r3, #8
 800429e:	b29b      	uxth	r3, r3
 80042a0:	697a      	ldr	r2, [r7, #20]
 80042a2:	b2d9      	uxtb	r1, r3
 80042a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042a6:	4413      	add	r3, r2
 80042a8:	3330      	adds	r3, #48	; 0x30
 80042aa:	460a      	mov	r2, r1
 80042ac:	701a      	strb	r2, [r3, #0]
                ++frame_offset;
 80042ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042b0:	3301      	adds	r3, #1
 80042b2:	633b      	str	r3, [r7, #48]	; 0x30
                ++offset;
 80042b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80042b6:	3301      	adds	r3, #1
 80042b8:	63fb      	str	r3, [r7, #60]	; 0x3c
            }
            if ((frame_offset < frame_payload_size) && (offset > payload_size))
 80042ba:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80042bc:	69fb      	ldr	r3, [r7, #28]
 80042be:	429a      	cmp	r2, r3
 80042c0:	d211      	bcs.n	80042e6 <txGenerateMultiFrameChain+0x1c6>
 80042c2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80042c4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80042c6:	429a      	cmp	r2, r3
 80042c8:	d90d      	bls.n	80042e6 <txGenerateMultiFrameChain+0x1c6>
            {
                out.tail->payload_buffer[frame_offset] = (uint8_t) (crc & BYTE_MAX);
 80042ca:	697a      	ldr	r2, [r7, #20]
 80042cc:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80042ce:	b2d9      	uxtb	r1, r3
 80042d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042d2:	4413      	add	r3, r2
 80042d4:	3330      	adds	r3, #48	; 0x30
 80042d6:	460a      	mov	r2, r1
 80042d8:	701a      	strb	r2, [r3, #0]
                ++frame_offset;
 80042da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042dc:	3301      	adds	r3, #1
 80042de:	633b      	str	r3, [r7, #48]	; 0x30
                ++offset;
 80042e0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80042e2:	3301      	adds	r3, #1
 80042e4:	63fb      	str	r3, [r7, #60]	; 0x3c
            }
        }

        // Finalize the frame.
        CANARD_ASSERT((frame_offset + 1U) == out.tail->base.frame.payload_size);
 80042e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042e8:	1c5a      	adds	r2, r3, #1
 80042ea:	697b      	ldr	r3, [r7, #20]
 80042ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042ee:	429a      	cmp	r2, r3
 80042f0:	d006      	beq.n	8004300 <txGenerateMultiFrameChain+0x1e0>
 80042f2:	4b29      	ldr	r3, [pc, #164]	; (8004398 <txGenerateMultiFrameChain+0x278>)
 80042f4:	4a23      	ldr	r2, [pc, #140]	; (8004384 <txGenerateMultiFrameChain+0x264>)
 80042f6:	f44f 71ed 	mov.w	r1, #474	; 0x1da
 80042fa:	4823      	ldr	r0, [pc, #140]	; (8004388 <txGenerateMultiFrameChain+0x268>)
 80042fc:	f004 fd86 	bl	8008e0c <__assert_func>
        // SonarQube incorrectly detects a buffer overflow here.
        out.tail->payload_buffer[frame_offset] =  // NOSONAR
            txMakeTailByte(out.head == out.tail, offset >= payload_size_with_crc, toggle, transfer_id);
 8004300:	693a      	ldr	r2, [r7, #16]
 8004302:	697b      	ldr	r3, [r7, #20]
 8004304:	429a      	cmp	r2, r3
 8004306:	bf0c      	ite	eq
 8004308:	2301      	moveq	r3, #1
 800430a:	2300      	movne	r3, #0
 800430c:	b2d8      	uxtb	r0, r3
 800430e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004310:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004312:	429a      	cmp	r2, r3
 8004314:	bf2c      	ite	cs
 8004316:	2301      	movcs	r3, #1
 8004318:	2300      	movcc	r3, #0
 800431a:	b2d9      	uxtb	r1, r3
        out.tail->payload_buffer[frame_offset] =  // NOSONAR
 800431c:	697c      	ldr	r4, [r7, #20]
            txMakeTailByte(out.head == out.tail, offset >= payload_size_with_crc, toggle, transfer_id);
 800431e:	f897 305c 	ldrb.w	r3, [r7, #92]	; 0x5c
 8004322:	f897 2039 	ldrb.w	r2, [r7, #57]	; 0x39
 8004326:	f7ff fd2f 	bl	8003d88 <txMakeTailByte>
 800432a:	4603      	mov	r3, r0
 800432c:	461a      	mov	r2, r3
        out.tail->payload_buffer[frame_offset] =  // NOSONAR
 800432e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004330:	4423      	add	r3, r4
 8004332:	3330      	adds	r3, #48	; 0x30
 8004334:	701a      	strb	r2, [r3, #0]
        toggle = !toggle;
 8004336:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 800433a:	2b00      	cmp	r3, #0
 800433c:	bf14      	ite	ne
 800433e:	2301      	movne	r3, #1
 8004340:	2300      	moveq	r3, #0
 8004342:	b2db      	uxtb	r3, r3
 8004344:	f083 0301 	eor.w	r3, r3, #1
 8004348:	b2db      	uxtb	r3, r3
 800434a:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
 800434e:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 8004352:	f003 0301 	and.w	r3, r3, #1
 8004356:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
    while (offset < payload_size_with_crc)
 800435a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800435c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800435e:	429a      	cmp	r2, r3
 8004360:	f4ff af26 	bcc.w	80041b0 <txGenerateMultiFrameChain+0x90>
 8004364:	e000      	b.n	8004368 <txGenerateMultiFrameChain+0x248>
            break;
 8004366:	bf00      	nop
    }
    return out;
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	461c      	mov	r4, r3
 800436c:	f107 0310 	add.w	r3, r7, #16
 8004370:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8004374:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8004378:	68f8      	ldr	r0, [r7, #12]
 800437a:	3744      	adds	r7, #68	; 0x44
 800437c:	46bd      	mov	sp, r7
 800437e:	bd90      	pop	{r4, r7, pc}
 8004380:	0800c6d8 	.word	0x0800c6d8
 8004384:	0800d26c 	.word	0x0800d26c
 8004388:	0800c514 	.word	0x0800c514
 800438c:	0800c828 	.word	0x0800c828
 8004390:	0800c844 	.word	0x0800c844
 8004394:	0800c7c4 	.word	0x0800c7c4
 8004398:	0800c86c 	.word	0x0800c86c

0800439c <txPushMultiFrame>:
                                        const CanardMicrosecond deadline_usec,
                                        const uint32_t          can_id,
                                        const CanardTransferID  transfer_id,
                                        const size_t            payload_size,
                                        const void* const       payload)
{
 800439c:	b580      	push	{r7, lr}
 800439e:	b094      	sub	sp, #80	; 0x50
 80043a0:	af06      	add	r7, sp, #24
 80043a2:	60f8      	str	r0, [r7, #12]
 80043a4:	60b9      	str	r1, [r7, #8]
 80043a6:	607a      	str	r2, [r7, #4]
    CANARD_ASSERT((ins != NULL) && (que != NULL));
 80043a8:	68bb      	ldr	r3, [r7, #8]
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d002      	beq.n	80043b4 <txPushMultiFrame+0x18>
 80043ae:	68fb      	ldr	r3, [r7, #12]
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d106      	bne.n	80043c2 <txPushMultiFrame+0x26>
 80043b4:	4b65      	ldr	r3, [pc, #404]	; (800454c <txPushMultiFrame+0x1b0>)
 80043b6:	4a66      	ldr	r2, [pc, #408]	; (8004550 <txPushMultiFrame+0x1b4>)
 80043b8:	f240 11ed 	movw	r1, #493	; 0x1ed
 80043bc:	4865      	ldr	r0, [pc, #404]	; (8004554 <txPushMultiFrame+0x1b8>)
 80043be:	f004 fd25 	bl	8008e0c <__assert_func>
    CANARD_ASSERT(presentation_layer_mtu > 0U);
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d106      	bne.n	80043d6 <txPushMultiFrame+0x3a>
 80043c8:	4b63      	ldr	r3, [pc, #396]	; (8004558 <txPushMultiFrame+0x1bc>)
 80043ca:	4a61      	ldr	r2, [pc, #388]	; (8004550 <txPushMultiFrame+0x1b4>)
 80043cc:	f44f 71f7 	mov.w	r1, #494	; 0x1ee
 80043d0:	4860      	ldr	r0, [pc, #384]	; (8004554 <txPushMultiFrame+0x1b8>)
 80043d2:	f004 fd1b 	bl	8008e0c <__assert_func>
    CANARD_ASSERT(payload_size > presentation_layer_mtu);  // Otherwise, a single-frame transfer should be used.
 80043d6:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	429a      	cmp	r2, r3
 80043dc:	d806      	bhi.n	80043ec <txPushMultiFrame+0x50>
 80043de:	4b5f      	ldr	r3, [pc, #380]	; (800455c <txPushMultiFrame+0x1c0>)
 80043e0:	4a5b      	ldr	r2, [pc, #364]	; (8004550 <txPushMultiFrame+0x1b4>)
 80043e2:	f240 11ef 	movw	r1, #495	; 0x1ef
 80043e6:	485b      	ldr	r0, [pc, #364]	; (8004554 <txPushMultiFrame+0x1b8>)
 80043e8:	f004 fd10 	bl	8008e0c <__assert_func>

    int32_t      out                   = 0;  // The number of frames enqueued or negated error.
 80043ec:	2300      	movs	r3, #0
 80043ee:	637b      	str	r3, [r7, #52]	; 0x34
    const size_t payload_size_with_crc = payload_size + CRC_SIZE_BYTES;
 80043f0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80043f2:	3302      	adds	r3, #2
 80043f4:	62bb      	str	r3, [r7, #40]	; 0x28
    const size_t num_frames = ((payload_size_with_crc + presentation_layer_mtu) - 1U) / presentation_layer_mtu;
 80043f6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	4413      	add	r3, r2
 80043fc:	1e5a      	subs	r2, r3, #1
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	fbb2 f3f3 	udiv	r3, r2, r3
 8004404:	627b      	str	r3, [r7, #36]	; 0x24
    CANARD_ASSERT(num_frames >= 2);
 8004406:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004408:	2b01      	cmp	r3, #1
 800440a:	d806      	bhi.n	800441a <txPushMultiFrame+0x7e>
 800440c:	4b54      	ldr	r3, [pc, #336]	; (8004560 <txPushMultiFrame+0x1c4>)
 800440e:	4a50      	ldr	r2, [pc, #320]	; (8004550 <txPushMultiFrame+0x1b4>)
 8004410:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8004414:	484f      	ldr	r0, [pc, #316]	; (8004554 <txPushMultiFrame+0x1b8>)
 8004416:	f004 fcf9 	bl	8008e0c <__assert_func>
    if ((que->size + num_frames) <= que->capacity)  // Bail early if we can see that we won't fit anyway.
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	689a      	ldr	r2, [r3, #8]
 800441e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004420:	441a      	add	r2, r3
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	429a      	cmp	r2, r3
 8004428:	d87b      	bhi.n	8004522 <txPushMultiFrame+0x186>
    {
        const TxChain sq = txGenerateMultiFrameChain(ins,
 800442a:	f107 0010 	add.w	r0, r7, #16
 800442e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004430:	9305      	str	r3, [sp, #20]
 8004432:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004434:	9304      	str	r3, [sp, #16]
 8004436:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 800443a:	9303      	str	r3, [sp, #12]
 800443c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800443e:	9302      	str	r3, [sp, #8]
 8004440:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004444:	e9cd 2300 	strd	r2, r3, [sp]
 8004448:	687a      	ldr	r2, [r7, #4]
 800444a:	68b9      	ldr	r1, [r7, #8]
 800444c:	f7ff fe68 	bl	8004120 <txGenerateMultiFrameChain>
                                                     deadline_usec,
                                                     can_id,
                                                     transfer_id,
                                                     payload_size,
                                                     payload);
        if (sq.tail != NULL)
 8004450:	697b      	ldr	r3, [r7, #20]
 8004452:	2b00      	cmp	r3, #0
 8004454:	d051      	beq.n	80044fa <txPushMultiFrame+0x15e>
        {
            CanardTxQueueItem* next = &sq.head->base;
 8004456:	693b      	ldr	r3, [r7, #16]
 8004458:	633b      	str	r3, [r7, #48]	; 0x30
            do
            {
                const CanardTreeNode* const res =
                    cavlSearch(&que->root, &next->base, &txAVLPredicate, &avlTrivialFactory);
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	f103 000c 	add.w	r0, r3, #12
 8004460:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004462:	4b40      	ldr	r3, [pc, #256]	; (8004564 <txPushMultiFrame+0x1c8>)
 8004464:	4a40      	ldr	r2, [pc, #256]	; (8004568 <txPushMultiFrame+0x1cc>)
 8004466:	f7ff f8f3 	bl	8003650 <cavlSearch>
 800446a:	61f8      	str	r0, [r7, #28]
                (void) res;
                CANARD_ASSERT(res == &next->base);
 800446c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800446e:	69fa      	ldr	r2, [r7, #28]
 8004470:	429a      	cmp	r2, r3
 8004472:	d006      	beq.n	8004482 <txPushMultiFrame+0xe6>
 8004474:	4b3d      	ldr	r3, [pc, #244]	; (800456c <txPushMultiFrame+0x1d0>)
 8004476:	4a36      	ldr	r2, [pc, #216]	; (8004550 <txPushMultiFrame+0x1b4>)
 8004478:	f240 2106 	movw	r1, #518	; 0x206
 800447c:	4835      	ldr	r0, [pc, #212]	; (8004554 <txPushMultiFrame+0x1b8>)
 800447e:	f004 fcc5 	bl	8008e0c <__assert_func>
                CANARD_ASSERT(que->root != NULL);
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	68db      	ldr	r3, [r3, #12]
 8004486:	2b00      	cmp	r3, #0
 8004488:	d106      	bne.n	8004498 <txPushMultiFrame+0xfc>
 800448a:	4b39      	ldr	r3, [pc, #228]	; (8004570 <txPushMultiFrame+0x1d4>)
 800448c:	4a30      	ldr	r2, [pc, #192]	; (8004550 <txPushMultiFrame+0x1b4>)
 800448e:	f240 2107 	movw	r1, #519	; 0x207
 8004492:	4830      	ldr	r0, [pc, #192]	; (8004554 <txPushMultiFrame+0x1b8>)
 8004494:	f004 fcba 	bl	8008e0c <__assert_func>
                next = next->next_in_transfer;
 8004498:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800449a:	691b      	ldr	r3, [r3, #16]
 800449c:	633b      	str	r3, [r7, #48]	; 0x30
            } while (next != NULL);
 800449e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d1da      	bne.n	800445a <txPushMultiFrame+0xbe>
            CANARD_ASSERT(num_frames == sq.size);
 80044a4:	69bb      	ldr	r3, [r7, #24]
 80044a6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80044a8:	429a      	cmp	r2, r3
 80044aa:	d006      	beq.n	80044ba <txPushMultiFrame+0x11e>
 80044ac:	4b31      	ldr	r3, [pc, #196]	; (8004574 <txPushMultiFrame+0x1d8>)
 80044ae:	4a28      	ldr	r2, [pc, #160]	; (8004550 <txPushMultiFrame+0x1b4>)
 80044b0:	f240 210a 	movw	r1, #522	; 0x20a
 80044b4:	4827      	ldr	r0, [pc, #156]	; (8004554 <txPushMultiFrame+0x1b8>)
 80044b6:	f004 fca9 	bl	8008e0c <__assert_func>
            que->size += sq.size;
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	689a      	ldr	r2, [r3, #8]
 80044be:	69bb      	ldr	r3, [r7, #24]
 80044c0:	441a      	add	r2, r3
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	609a      	str	r2, [r3, #8]
            CANARD_ASSERT(que->size <= que->capacity);
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	689a      	ldr	r2, [r3, #8]
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	429a      	cmp	r2, r3
 80044d0:	d906      	bls.n	80044e0 <txPushMultiFrame+0x144>
 80044d2:	4b29      	ldr	r3, [pc, #164]	; (8004578 <txPushMultiFrame+0x1dc>)
 80044d4:	4a1e      	ldr	r2, [pc, #120]	; (8004550 <txPushMultiFrame+0x1b4>)
 80044d6:	f44f 7103 	mov.w	r1, #524	; 0x20c
 80044da:	481e      	ldr	r0, [pc, #120]	; (8004554 <txPushMultiFrame+0x1b8>)
 80044dc:	f004 fc96 	bl	8008e0c <__assert_func>
            CANARD_ASSERT((sq.size + 0ULL) <= INT32_MAX);  // +0 is to suppress warning.
 80044e0:	69bb      	ldr	r3, [r7, #24]
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	da06      	bge.n	80044f4 <txPushMultiFrame+0x158>
 80044e6:	4b25      	ldr	r3, [pc, #148]	; (800457c <txPushMultiFrame+0x1e0>)
 80044e8:	4a19      	ldr	r2, [pc, #100]	; (8004550 <txPushMultiFrame+0x1b4>)
 80044ea:	f240 210d 	movw	r1, #525	; 0x20d
 80044ee:	4819      	ldr	r0, [pc, #100]	; (8004554 <txPushMultiFrame+0x1b8>)
 80044f0:	f004 fc8c 	bl	8008e0c <__assert_func>
            out = (int32_t) sq.size;
 80044f4:	69bb      	ldr	r3, [r7, #24]
 80044f6:	637b      	str	r3, [r7, #52]	; 0x34
 80044f8:	e016      	b.n	8004528 <txPushMultiFrame+0x18c>
        }
        else
        {
            out                     = -CANARD_ERROR_OUT_OF_MEMORY;
 80044fa:	f06f 0302 	mvn.w	r3, #2
 80044fe:	637b      	str	r3, [r7, #52]	; 0x34
            CanardTxQueueItem* head = &sq.head->base;
 8004500:	693b      	ldr	r3, [r7, #16]
 8004502:	62fb      	str	r3, [r7, #44]	; 0x2c
            while (head != NULL)
 8004504:	e009      	b.n	800451a <txPushMultiFrame+0x17e>
            {
                CanardTxQueueItem* const next = head->next_in_transfer;
 8004506:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004508:	691b      	ldr	r3, [r3, #16]
 800450a:	623b      	str	r3, [r7, #32]
                ins->memory_free(ins, head);
 800450c:	68bb      	ldr	r3, [r7, #8]
 800450e:	68db      	ldr	r3, [r3, #12]
 8004510:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004512:	68b8      	ldr	r0, [r7, #8]
 8004514:	4798      	blx	r3
                head = next;
 8004516:	6a3b      	ldr	r3, [r7, #32]
 8004518:	62fb      	str	r3, [r7, #44]	; 0x2c
            while (head != NULL)
 800451a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800451c:	2b00      	cmp	r3, #0
 800451e:	d1f2      	bne.n	8004506 <txPushMultiFrame+0x16a>
 8004520:	e002      	b.n	8004528 <txPushMultiFrame+0x18c>
            }
        }
    }
    else  // We predict that we're going to run out of queue, don't bother serializing the transfer.
    {
        out = -CANARD_ERROR_OUT_OF_MEMORY;
 8004522:	f06f 0302 	mvn.w	r3, #2
 8004526:	637b      	str	r3, [r7, #52]	; 0x34
    }
    CANARD_ASSERT((out < 0) || (out >= 2));
 8004528:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800452a:	2b00      	cmp	r3, #0
 800452c:	db09      	blt.n	8004542 <txPushMultiFrame+0x1a6>
 800452e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004530:	2b01      	cmp	r3, #1
 8004532:	dc06      	bgt.n	8004542 <txPushMultiFrame+0x1a6>
 8004534:	4b12      	ldr	r3, [pc, #72]	; (8004580 <txPushMultiFrame+0x1e4>)
 8004536:	4a06      	ldr	r2, [pc, #24]	; (8004550 <txPushMultiFrame+0x1b4>)
 8004538:	f44f 7108 	mov.w	r1, #544	; 0x220
 800453c:	4805      	ldr	r0, [pc, #20]	; (8004554 <txPushMultiFrame+0x1b8>)
 800453e:	f004 fc65 	bl	8008e0c <__assert_func>
    return out;
 8004542:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8004544:	4618      	mov	r0, r3
 8004546:	3738      	adds	r7, #56	; 0x38
 8004548:	46bd      	mov	sp, r7
 800454a:	bd80      	pop	{r7, pc}
 800454c:	0800c8a8 	.word	0x0800c8a8
 8004550:	0800d258 	.word	0x0800d258
 8004554:	0800c514 	.word	0x0800c514
 8004558:	0800c828 	.word	0x0800c828
 800455c:	0800c844 	.word	0x0800c844
 8004560:	0800c8d8 	.word	0x0800c8d8
 8004564:	080039b1 	.word	0x080039b1
 8004568:	08003f15 	.word	0x08003f15
 800456c:	0800c8e8 	.word	0x0800c8e8
 8004570:	0800c8fc 	.word	0x0800c8fc
 8004574:	0800c918 	.word	0x0800c918
 8004578:	0800c7f4 	.word	0x0800c7f4
 800457c:	0800c930 	.word	0x0800c930
 8004580:	0800c954 	.word	0x0800c954

08004584 <rxTryParseFrame>:

/// Returns truth if the frame is valid and parsed successfully. False if the frame is not a valid Cyphal/CAN frame.
CANARD_PRIVATE bool rxTryParseFrame(const CanardMicrosecond  timestamp_usec,
                                    const CanardFrame* const frame,
                                    RxFrameModel* const      out)
{
 8004584:	b580      	push	{r7, lr}
 8004586:	b088      	sub	sp, #32
 8004588:	af00      	add	r7, sp, #0
 800458a:	e9c7 0102 	strd	r0, r1, [r7, #8]
 800458e:	607a      	str	r2, [r7, #4]
 8004590:	603b      	str	r3, [r7, #0]
    CANARD_ASSERT(frame != NULL);
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	2b00      	cmp	r3, #0
 8004596:	d106      	bne.n	80045a6 <rxTryParseFrame+0x22>
 8004598:	4b96      	ldr	r3, [pc, #600]	; (80047f4 <rxTryParseFrame+0x270>)
 800459a:	4a97      	ldr	r2, [pc, #604]	; (80047f8 <rxTryParseFrame+0x274>)
 800459c:	f240 214f 	movw	r1, #591	; 0x24f
 80045a0:	4896      	ldr	r0, [pc, #600]	; (80047fc <rxTryParseFrame+0x278>)
 80045a2:	f004 fc33 	bl	8008e0c <__assert_func>
    CANARD_ASSERT(frame->extended_can_id <= CAN_EXT_ID_MASK);
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80045ae:	d306      	bcc.n	80045be <rxTryParseFrame+0x3a>
 80045b0:	4b93      	ldr	r3, [pc, #588]	; (8004800 <rxTryParseFrame+0x27c>)
 80045b2:	4a91      	ldr	r2, [pc, #580]	; (80047f8 <rxTryParseFrame+0x274>)
 80045b4:	f44f 7114 	mov.w	r1, #592	; 0x250
 80045b8:	4890      	ldr	r0, [pc, #576]	; (80047fc <rxTryParseFrame+0x278>)
 80045ba:	f004 fc27 	bl	8008e0c <__assert_func>
    CANARD_ASSERT(out != NULL);
 80045be:	683b      	ldr	r3, [r7, #0]
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d106      	bne.n	80045d2 <rxTryParseFrame+0x4e>
 80045c4:	4b8f      	ldr	r3, [pc, #572]	; (8004804 <rxTryParseFrame+0x280>)
 80045c6:	4a8c      	ldr	r2, [pc, #560]	; (80047f8 <rxTryParseFrame+0x274>)
 80045c8:	f240 2151 	movw	r1, #593	; 0x251
 80045cc:	488b      	ldr	r0, [pc, #556]	; (80047fc <rxTryParseFrame+0x278>)
 80045ce:	f004 fc1d 	bl	8008e0c <__assert_func>
    bool valid = false;
 80045d2:	2300      	movs	r3, #0
 80045d4:	77fb      	strb	r3, [r7, #31]
    if (frame->payload_size > 0)
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	685b      	ldr	r3, [r3, #4]
 80045da:	2b00      	cmp	r3, #0
 80045dc:	f000 8105 	beq.w	80047ea <rxTryParseFrame+0x266>
    {
        CANARD_ASSERT(frame->payload != NULL);
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	689b      	ldr	r3, [r3, #8]
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d106      	bne.n	80045f6 <rxTryParseFrame+0x72>
 80045e8:	4b87      	ldr	r3, [pc, #540]	; (8004808 <rxTryParseFrame+0x284>)
 80045ea:	4a83      	ldr	r2, [pc, #524]	; (80047f8 <rxTryParseFrame+0x274>)
 80045ec:	f240 2155 	movw	r1, #597	; 0x255
 80045f0:	4882      	ldr	r0, [pc, #520]	; (80047fc <rxTryParseFrame+0x278>)
 80045f2:	f004 fc0b 	bl	8008e0c <__assert_func>
        out->timestamp_usec = timestamp_usec;
 80045f6:	6839      	ldr	r1, [r7, #0]
 80045f8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80045fc:	e9c1 2300 	strd	r2, r3, [r1]

        // CAN ID parsing.
        const uint32_t can_id = frame->extended_can_id;
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	61bb      	str	r3, [r7, #24]
        out->priority         = (CanardPriority) ((can_id >> OFFSET_PRIORITY) & CANARD_PRIORITY_MAX);
 8004606:	69bb      	ldr	r3, [r7, #24]
 8004608:	0e9b      	lsrs	r3, r3, #26
 800460a:	b2db      	uxtb	r3, r3
 800460c:	f003 0307 	and.w	r3, r3, #7
 8004610:	b2da      	uxtb	r2, r3
 8004612:	683b      	ldr	r3, [r7, #0]
 8004614:	721a      	strb	r2, [r3, #8]
        out->source_node_id   = (CanardNodeID) (can_id & CANARD_NODE_ID_MAX);
 8004616:	69bb      	ldr	r3, [r7, #24]
 8004618:	b2db      	uxtb	r3, r3
 800461a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800461e:	b2da      	uxtb	r2, r3
 8004620:	683b      	ldr	r3, [r7, #0]
 8004622:	731a      	strb	r2, [r3, #12]
        if (0 == (can_id & FLAG_SERVICE_NOT_MESSAGE))
 8004624:	69bb      	ldr	r3, [r7, #24]
 8004626:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800462a:	2b00      	cmp	r3, #0
 800462c:	d128      	bne.n	8004680 <rxTryParseFrame+0xfc>
        {
            out->transfer_kind = CanardTransferKindMessage;
 800462e:	683b      	ldr	r3, [r7, #0]
 8004630:	2200      	movs	r2, #0
 8004632:	725a      	strb	r2, [r3, #9]
            out->port_id       = (CanardPortID) ((can_id >> OFFSET_SUBJECT_ID) & CANARD_SUBJECT_ID_MAX);
 8004634:	69bb      	ldr	r3, [r7, #24]
 8004636:	0a1b      	lsrs	r3, r3, #8
 8004638:	b29b      	uxth	r3, r3
 800463a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800463e:	b29a      	uxth	r2, r3
 8004640:	683b      	ldr	r3, [r7, #0]
 8004642:	815a      	strh	r2, [r3, #10]
            if ((can_id & FLAG_ANONYMOUS_MESSAGE) != 0)
 8004644:	69bb      	ldr	r3, [r7, #24]
 8004646:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800464a:	2b00      	cmp	r3, #0
 800464c:	d002      	beq.n	8004654 <rxTryParseFrame+0xd0>
            {
                out->source_node_id = CANARD_NODE_ID_UNSET;
 800464e:	683b      	ldr	r3, [r7, #0]
 8004650:	22ff      	movs	r2, #255	; 0xff
 8004652:	731a      	strb	r2, [r3, #12]
            }
            out->destination_node_id = CANARD_NODE_ID_UNSET;
 8004654:	683b      	ldr	r3, [r7, #0]
 8004656:	22ff      	movs	r2, #255	; 0xff
 8004658:	735a      	strb	r2, [r3, #13]
            // Reserved bits may be unreserved in the future.
            valid = (0 == (can_id & FLAG_RESERVED_23)) && (0 == (can_id & FLAG_RESERVED_07));
 800465a:	69bb      	ldr	r3, [r7, #24]
 800465c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004660:	2b00      	cmp	r3, #0
 8004662:	d106      	bne.n	8004672 <rxTryParseFrame+0xee>
 8004664:	69bb      	ldr	r3, [r7, #24]
 8004666:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800466a:	2b00      	cmp	r3, #0
 800466c:	d101      	bne.n	8004672 <rxTryParseFrame+0xee>
 800466e:	2301      	movs	r3, #1
 8004670:	e000      	b.n	8004674 <rxTryParseFrame+0xf0>
 8004672:	2300      	movs	r3, #0
 8004674:	77fb      	strb	r3, [r7, #31]
 8004676:	7ffb      	ldrb	r3, [r7, #31]
 8004678:	f003 0301 	and.w	r3, r3, #1
 800467c:	77fb      	strb	r3, [r7, #31]
 800467e:	e02c      	b.n	80046da <rxTryParseFrame+0x156>
        }
        else
        {
            out->transfer_kind =
                ((can_id & FLAG_REQUEST_NOT_RESPONSE) != 0) ? CanardTransferKindRequest : CanardTransferKindResponse;
 8004680:	69bb      	ldr	r3, [r7, #24]
 8004682:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004686:	2b00      	cmp	r3, #0
 8004688:	d001      	beq.n	800468e <rxTryParseFrame+0x10a>
 800468a:	2202      	movs	r2, #2
 800468c:	e000      	b.n	8004690 <rxTryParseFrame+0x10c>
 800468e:	2201      	movs	r2, #1
            out->transfer_kind =
 8004690:	683b      	ldr	r3, [r7, #0]
 8004692:	725a      	strb	r2, [r3, #9]
            out->port_id             = (CanardPortID) ((can_id >> OFFSET_SERVICE_ID) & CANARD_SERVICE_ID_MAX);
 8004694:	69bb      	ldr	r3, [r7, #24]
 8004696:	0b9b      	lsrs	r3, r3, #14
 8004698:	b29b      	uxth	r3, r3
 800469a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800469e:	b29a      	uxth	r2, r3
 80046a0:	683b      	ldr	r3, [r7, #0]
 80046a2:	815a      	strh	r2, [r3, #10]
            out->destination_node_id = (CanardNodeID) ((can_id >> OFFSET_DST_NODE_ID) & CANARD_NODE_ID_MAX);
 80046a4:	69bb      	ldr	r3, [r7, #24]
 80046a6:	09db      	lsrs	r3, r3, #7
 80046a8:	b2db      	uxtb	r3, r3
 80046aa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80046ae:	b2da      	uxtb	r2, r3
 80046b0:	683b      	ldr	r3, [r7, #0]
 80046b2:	735a      	strb	r2, [r3, #13]
            // The reserved bit may be unreserved in the future. It may be used to extend the service-ID to 10 bits.
            // Per Specification, source cannot be the same as the destination.
            valid = (0 == (can_id & FLAG_RESERVED_23)) && (out->source_node_id != out->destination_node_id);
 80046b4:	69bb      	ldr	r3, [r7, #24]
 80046b6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d107      	bne.n	80046ce <rxTryParseFrame+0x14a>
 80046be:	683b      	ldr	r3, [r7, #0]
 80046c0:	7b1a      	ldrb	r2, [r3, #12]
 80046c2:	683b      	ldr	r3, [r7, #0]
 80046c4:	7b5b      	ldrb	r3, [r3, #13]
 80046c6:	429a      	cmp	r2, r3
 80046c8:	d001      	beq.n	80046ce <rxTryParseFrame+0x14a>
 80046ca:	2301      	movs	r3, #1
 80046cc:	e000      	b.n	80046d0 <rxTryParseFrame+0x14c>
 80046ce:	2300      	movs	r3, #0
 80046d0:	77fb      	strb	r3, [r7, #31]
 80046d2:	7ffb      	ldrb	r3, [r7, #31]
 80046d4:	f003 0301 	and.w	r3, r3, #1
 80046d8:	77fb      	strb	r3, [r7, #31]
        }

        // Payload parsing.
        out->payload_size = frame->payload_size - 1U;  // Cut off the tail byte.
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	685b      	ldr	r3, [r3, #4]
 80046de:	1e5a      	subs	r2, r3, #1
 80046e0:	683b      	ldr	r3, [r7, #0]
 80046e2:	615a      	str	r2, [r3, #20]
        out->payload      = frame->payload;
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	689a      	ldr	r2, [r3, #8]
 80046e8:	683b      	ldr	r3, [r7, #0]
 80046ea:	619a      	str	r2, [r3, #24]

        // Tail byte parsing.
        // Intentional violation of MISRA: pointer arithmetics is required to locate the tail byte. Unavoidable.
        const uint8_t tail     = *(((const uint8_t*) out->payload) + out->payload_size);  // NOSONAR
 80046ec:	683b      	ldr	r3, [r7, #0]
 80046ee:	699a      	ldr	r2, [r3, #24]
 80046f0:	683b      	ldr	r3, [r7, #0]
 80046f2:	695b      	ldr	r3, [r3, #20]
 80046f4:	4413      	add	r3, r2
 80046f6:	781b      	ldrb	r3, [r3, #0]
 80046f8:	75fb      	strb	r3, [r7, #23]
        out->transfer_id       = tail & CANARD_TRANSFER_ID_MAX;
 80046fa:	7dfb      	ldrb	r3, [r7, #23]
 80046fc:	f003 031f 	and.w	r3, r3, #31
 8004700:	b2da      	uxtb	r2, r3
 8004702:	683b      	ldr	r3, [r7, #0]
 8004704:	739a      	strb	r2, [r3, #14]
        out->start_of_transfer = ((tail & TAIL_START_OF_TRANSFER) != 0);
 8004706:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800470a:	b2db      	uxtb	r3, r3
 800470c:	09db      	lsrs	r3, r3, #7
 800470e:	b2da      	uxtb	r2, r3
 8004710:	683b      	ldr	r3, [r7, #0]
 8004712:	73da      	strb	r2, [r3, #15]
        out->end_of_transfer   = ((tail & TAIL_END_OF_TRANSFER) != 0);
 8004714:	7dfb      	ldrb	r3, [r7, #23]
 8004716:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800471a:	2b00      	cmp	r3, #0
 800471c:	bf14      	ite	ne
 800471e:	2301      	movne	r3, #1
 8004720:	2300      	moveq	r3, #0
 8004722:	b2da      	uxtb	r2, r3
 8004724:	683b      	ldr	r3, [r7, #0]
 8004726:	741a      	strb	r2, [r3, #16]
        out->toggle            = ((tail & TAIL_TOGGLE) != 0);
 8004728:	7dfb      	ldrb	r3, [r7, #23]
 800472a:	f003 0320 	and.w	r3, r3, #32
 800472e:	2b00      	cmp	r3, #0
 8004730:	bf14      	ite	ne
 8004732:	2301      	movne	r3, #1
 8004734:	2300      	moveq	r3, #0
 8004736:	b2da      	uxtb	r2, r3
 8004738:	683b      	ldr	r3, [r7, #0]
 800473a:	745a      	strb	r2, [r3, #17]

        // Final validation.
        // Protocol version check: if SOT is set, then the toggle shall also be set.
        valid = valid && ((!out->start_of_transfer) || (INITIAL_TOGGLE_STATE == out->toggle));
 800473c:	7ffb      	ldrb	r3, [r7, #31]
 800473e:	2b00      	cmp	r3, #0
 8004740:	d00c      	beq.n	800475c <rxTryParseFrame+0x1d8>
 8004742:	683b      	ldr	r3, [r7, #0]
 8004744:	7bdb      	ldrb	r3, [r3, #15]
 8004746:	f083 0301 	eor.w	r3, r3, #1
 800474a:	b2db      	uxtb	r3, r3
 800474c:	2b00      	cmp	r3, #0
 800474e:	d103      	bne.n	8004758 <rxTryParseFrame+0x1d4>
 8004750:	683b      	ldr	r3, [r7, #0]
 8004752:	7c5b      	ldrb	r3, [r3, #17]
 8004754:	2b00      	cmp	r3, #0
 8004756:	d001      	beq.n	800475c <rxTryParseFrame+0x1d8>
 8004758:	2301      	movs	r3, #1
 800475a:	e000      	b.n	800475e <rxTryParseFrame+0x1da>
 800475c:	2300      	movs	r3, #0
 800475e:	77fb      	strb	r3, [r7, #31]
 8004760:	7ffb      	ldrb	r3, [r7, #31]
 8004762:	f003 0301 	and.w	r3, r3, #1
 8004766:	77fb      	strb	r3, [r7, #31]
        // Anonymous transfers can be only single-frame transfers.
        valid = valid &&
 8004768:	7ffb      	ldrb	r3, [r7, #31]
 800476a:	2b00      	cmp	r3, #0
 800476c:	d00d      	beq.n	800478a <rxTryParseFrame+0x206>
                ((out->start_of_transfer && out->end_of_transfer) || (CANARD_NODE_ID_UNSET != out->source_node_id));
 800476e:	683b      	ldr	r3, [r7, #0]
 8004770:	7bdb      	ldrb	r3, [r3, #15]
        valid = valid &&
 8004772:	2b00      	cmp	r3, #0
 8004774:	d003      	beq.n	800477e <rxTryParseFrame+0x1fa>
                ((out->start_of_transfer && out->end_of_transfer) || (CANARD_NODE_ID_UNSET != out->source_node_id));
 8004776:	683b      	ldr	r3, [r7, #0]
 8004778:	7c1b      	ldrb	r3, [r3, #16]
 800477a:	2b00      	cmp	r3, #0
 800477c:	d103      	bne.n	8004786 <rxTryParseFrame+0x202>
 800477e:	683b      	ldr	r3, [r7, #0]
 8004780:	7b1b      	ldrb	r3, [r3, #12]
 8004782:	2bff      	cmp	r3, #255	; 0xff
 8004784:	d001      	beq.n	800478a <rxTryParseFrame+0x206>
        valid = valid &&
 8004786:	2301      	movs	r3, #1
 8004788:	e000      	b.n	800478c <rxTryParseFrame+0x208>
 800478a:	2300      	movs	r3, #0
 800478c:	77fb      	strb	r3, [r7, #31]
 800478e:	7ffb      	ldrb	r3, [r7, #31]
 8004790:	f003 0301 	and.w	r3, r3, #1
 8004794:	77fb      	strb	r3, [r7, #31]
        // Non-last frames of a multi-frame transfer shall utilize the MTU fully.
        valid = valid && ((out->payload_size >= MFT_NON_LAST_FRAME_PAYLOAD_MIN) || out->end_of_transfer);
 8004796:	7ffb      	ldrb	r3, [r7, #31]
 8004798:	2b00      	cmp	r3, #0
 800479a:	d009      	beq.n	80047b0 <rxTryParseFrame+0x22c>
 800479c:	683b      	ldr	r3, [r7, #0]
 800479e:	695b      	ldr	r3, [r3, #20]
 80047a0:	2b06      	cmp	r3, #6
 80047a2:	d803      	bhi.n	80047ac <rxTryParseFrame+0x228>
 80047a4:	683b      	ldr	r3, [r7, #0]
 80047a6:	7c1b      	ldrb	r3, [r3, #16]
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d001      	beq.n	80047b0 <rxTryParseFrame+0x22c>
 80047ac:	2301      	movs	r3, #1
 80047ae:	e000      	b.n	80047b2 <rxTryParseFrame+0x22e>
 80047b0:	2300      	movs	r3, #0
 80047b2:	77fb      	strb	r3, [r7, #31]
 80047b4:	7ffb      	ldrb	r3, [r7, #31]
 80047b6:	f003 0301 	and.w	r3, r3, #1
 80047ba:	77fb      	strb	r3, [r7, #31]
        // A frame that is a part of a multi-frame transfer cannot be empty (tail byte not included).
        valid = valid && ((out->payload_size > 0) || (out->start_of_transfer && out->end_of_transfer));
 80047bc:	7ffb      	ldrb	r3, [r7, #31]
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d00d      	beq.n	80047de <rxTryParseFrame+0x25a>
 80047c2:	683b      	ldr	r3, [r7, #0]
 80047c4:	695b      	ldr	r3, [r3, #20]
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d107      	bne.n	80047da <rxTryParseFrame+0x256>
 80047ca:	683b      	ldr	r3, [r7, #0]
 80047cc:	7bdb      	ldrb	r3, [r3, #15]
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d005      	beq.n	80047de <rxTryParseFrame+0x25a>
 80047d2:	683b      	ldr	r3, [r7, #0]
 80047d4:	7c1b      	ldrb	r3, [r3, #16]
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d001      	beq.n	80047de <rxTryParseFrame+0x25a>
 80047da:	2301      	movs	r3, #1
 80047dc:	e000      	b.n	80047e0 <rxTryParseFrame+0x25c>
 80047de:	2300      	movs	r3, #0
 80047e0:	77fb      	strb	r3, [r7, #31]
 80047e2:	7ffb      	ldrb	r3, [r7, #31]
 80047e4:	f003 0301 	and.w	r3, r3, #1
 80047e8:	77fb      	strb	r3, [r7, #31]
    }
    return valid;
 80047ea:	7ffb      	ldrb	r3, [r7, #31]
}
 80047ec:	4618      	mov	r0, r3
 80047ee:	3720      	adds	r7, #32
 80047f0:	46bd      	mov	sp, r7
 80047f2:	bd80      	pop	{r7, pc}
 80047f4:	0800c96c 	.word	0x0800c96c
 80047f8:	0800d2a8 	.word	0x0800d2a8
 80047fc:	0800c514 	.word	0x0800c514
 8004800:	0800c984 	.word	0x0800c984
 8004804:	0800c9b4 	.word	0x0800c9b4
 8004808:	0800c9c8 	.word	0x0800c9c8

0800480c <rxInitTransferMetadataFromFrame>:

CANARD_PRIVATE void rxInitTransferMetadataFromFrame(const RxFrameModel* const     frame,
                                                    CanardTransferMetadata* const out_transfer)
{
 800480c:	b580      	push	{r7, lr}
 800480e:	b082      	sub	sp, #8
 8004810:	af00      	add	r7, sp, #0
 8004812:	6078      	str	r0, [r7, #4]
 8004814:	6039      	str	r1, [r7, #0]
    CANARD_ASSERT(frame != NULL);
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	2b00      	cmp	r3, #0
 800481a:	d106      	bne.n	800482a <rxInitTransferMetadataFromFrame+0x1e>
 800481c:	4b19      	ldr	r3, [pc, #100]	; (8004884 <rxInitTransferMetadataFromFrame+0x78>)
 800481e:	4a1a      	ldr	r2, [pc, #104]	; (8004888 <rxInitTransferMetadataFromFrame+0x7c>)
 8004820:	f44f 7124 	mov.w	r1, #656	; 0x290
 8004824:	4819      	ldr	r0, [pc, #100]	; (800488c <rxInitTransferMetadataFromFrame+0x80>)
 8004826:	f004 faf1 	bl	8008e0c <__assert_func>
    CANARD_ASSERT(frame->payload != NULL);
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	699b      	ldr	r3, [r3, #24]
 800482e:	2b00      	cmp	r3, #0
 8004830:	d106      	bne.n	8004840 <rxInitTransferMetadataFromFrame+0x34>
 8004832:	4b17      	ldr	r3, [pc, #92]	; (8004890 <rxInitTransferMetadataFromFrame+0x84>)
 8004834:	4a14      	ldr	r2, [pc, #80]	; (8004888 <rxInitTransferMetadataFromFrame+0x7c>)
 8004836:	f240 2191 	movw	r1, #657	; 0x291
 800483a:	4814      	ldr	r0, [pc, #80]	; (800488c <rxInitTransferMetadataFromFrame+0x80>)
 800483c:	f004 fae6 	bl	8008e0c <__assert_func>
    CANARD_ASSERT(out_transfer != NULL);
 8004840:	683b      	ldr	r3, [r7, #0]
 8004842:	2b00      	cmp	r3, #0
 8004844:	d106      	bne.n	8004854 <rxInitTransferMetadataFromFrame+0x48>
 8004846:	4b13      	ldr	r3, [pc, #76]	; (8004894 <rxInitTransferMetadataFromFrame+0x88>)
 8004848:	4a0f      	ldr	r2, [pc, #60]	; (8004888 <rxInitTransferMetadataFromFrame+0x7c>)
 800484a:	f240 2192 	movw	r1, #658	; 0x292
 800484e:	480f      	ldr	r0, [pc, #60]	; (800488c <rxInitTransferMetadataFromFrame+0x80>)
 8004850:	f004 fadc 	bl	8008e0c <__assert_func>
    out_transfer->priority       = frame->priority;
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	7a1a      	ldrb	r2, [r3, #8]
 8004858:	683b      	ldr	r3, [r7, #0]
 800485a:	701a      	strb	r2, [r3, #0]
    out_transfer->transfer_kind  = frame->transfer_kind;
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	7a5a      	ldrb	r2, [r3, #9]
 8004860:	683b      	ldr	r3, [r7, #0]
 8004862:	705a      	strb	r2, [r3, #1]
    out_transfer->port_id        = frame->port_id;
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	895a      	ldrh	r2, [r3, #10]
 8004868:	683b      	ldr	r3, [r7, #0]
 800486a:	805a      	strh	r2, [r3, #2]
    out_transfer->remote_node_id = frame->source_node_id;
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	7b1a      	ldrb	r2, [r3, #12]
 8004870:	683b      	ldr	r3, [r7, #0]
 8004872:	711a      	strb	r2, [r3, #4]
    out_transfer->transfer_id    = frame->transfer_id;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	7b9a      	ldrb	r2, [r3, #14]
 8004878:	683b      	ldr	r3, [r7, #0]
 800487a:	715a      	strb	r2, [r3, #5]
}
 800487c:	bf00      	nop
 800487e:	3708      	adds	r7, #8
 8004880:	46bd      	mov	sp, r7
 8004882:	bd80      	pop	{r7, pc}
 8004884:	0800c96c 	.word	0x0800c96c
 8004888:	0800d354 	.word	0x0800d354
 800488c:	0800c514 	.word	0x0800c514
 8004890:	0800c9c8 	.word	0x0800c9c8
 8004894:	0800c9e8 	.word	0x0800c9e8

08004898 <rxComputeTransferIDDifference>:

/// The implementation is borrowed from the Specification.
CANARD_PRIVATE uint8_t rxComputeTransferIDDifference(const uint8_t a, const uint8_t b)
{
 8004898:	b580      	push	{r7, lr}
 800489a:	b084      	sub	sp, #16
 800489c:	af00      	add	r7, sp, #0
 800489e:	4603      	mov	r3, r0
 80048a0:	460a      	mov	r2, r1
 80048a2:	71fb      	strb	r3, [r7, #7]
 80048a4:	4613      	mov	r3, r2
 80048a6:	71bb      	strb	r3, [r7, #6]
    CANARD_ASSERT(a <= CANARD_TRANSFER_ID_MAX);
 80048a8:	79fb      	ldrb	r3, [r7, #7]
 80048aa:	2b1f      	cmp	r3, #31
 80048ac:	d906      	bls.n	80048bc <rxComputeTransferIDDifference+0x24>
 80048ae:	4b15      	ldr	r3, [pc, #84]	; (8004904 <rxComputeTransferIDDifference+0x6c>)
 80048b0:	4a15      	ldr	r2, [pc, #84]	; (8004908 <rxComputeTransferIDDifference+0x70>)
 80048b2:	f240 219d 	movw	r1, #669	; 0x29d
 80048b6:	4815      	ldr	r0, [pc, #84]	; (800490c <rxComputeTransferIDDifference+0x74>)
 80048b8:	f004 faa8 	bl	8008e0c <__assert_func>
    CANARD_ASSERT(b <= CANARD_TRANSFER_ID_MAX);
 80048bc:	79bb      	ldrb	r3, [r7, #6]
 80048be:	2b1f      	cmp	r3, #31
 80048c0:	d906      	bls.n	80048d0 <rxComputeTransferIDDifference+0x38>
 80048c2:	4b13      	ldr	r3, [pc, #76]	; (8004910 <rxComputeTransferIDDifference+0x78>)
 80048c4:	4a10      	ldr	r2, [pc, #64]	; (8004908 <rxComputeTransferIDDifference+0x70>)
 80048c6:	f240 219e 	movw	r1, #670	; 0x29e
 80048ca:	4810      	ldr	r0, [pc, #64]	; (800490c <rxComputeTransferIDDifference+0x74>)
 80048cc:	f004 fa9e 	bl	8008e0c <__assert_func>
    int16_t diff = (int16_t) (((int16_t) a) - ((int16_t) b));
 80048d0:	79fb      	ldrb	r3, [r7, #7]
 80048d2:	b29a      	uxth	r2, r3
 80048d4:	79bb      	ldrb	r3, [r7, #6]
 80048d6:	b29b      	uxth	r3, r3
 80048d8:	1ad3      	subs	r3, r2, r3
 80048da:	b29b      	uxth	r3, r3
 80048dc:	81fb      	strh	r3, [r7, #14]
    if (diff < 0)
 80048de:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	da07      	bge.n	80048f6 <rxComputeTransferIDDifference+0x5e>
    {
        const uint8_t modulo = 1U << CANARD_TRANSFER_ID_BIT_LENGTH;
 80048e6:	2320      	movs	r3, #32
 80048e8:	737b      	strb	r3, [r7, #13]
        diff                 = (int16_t) (diff + (int16_t) modulo);
 80048ea:	7b7b      	ldrb	r3, [r7, #13]
 80048ec:	b29a      	uxth	r2, r3
 80048ee:	89fb      	ldrh	r3, [r7, #14]
 80048f0:	4413      	add	r3, r2
 80048f2:	b29b      	uxth	r3, r3
 80048f4:	81fb      	strh	r3, [r7, #14]
    }
    return (uint8_t) diff;
 80048f6:	89fb      	ldrh	r3, [r7, #14]
 80048f8:	b2db      	uxtb	r3, r3
}
 80048fa:	4618      	mov	r0, r3
 80048fc:	3710      	adds	r7, #16
 80048fe:	46bd      	mov	sp, r7
 8004900:	bd80      	pop	{r7, pc}
 8004902:	bf00      	nop
 8004904:	0800ca04 	.word	0x0800ca04
 8004908:	0800d2f0 	.word	0x0800d2f0
 800490c:	0800c514 	.word	0x0800c514
 8004910:	0800ca1c 	.word	0x0800ca1c

08004914 <rxSessionWritePayload>:
CANARD_PRIVATE int8_t rxSessionWritePayload(CanardInstance* const          ins,
                                            CanardInternalRxSession* const rxs,
                                            const size_t                   extent,
                                            const size_t                   payload_size,
                                            const void* const              payload)
{
 8004914:	b580      	push	{r7, lr}
 8004916:	b086      	sub	sp, #24
 8004918:	af00      	add	r7, sp, #0
 800491a:	60f8      	str	r0, [r7, #12]
 800491c:	60b9      	str	r1, [r7, #8]
 800491e:	607a      	str	r2, [r7, #4]
 8004920:	603b      	str	r3, [r7, #0]
    CANARD_ASSERT(ins != NULL);
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	2b00      	cmp	r3, #0
 8004926:	d106      	bne.n	8004936 <rxSessionWritePayload+0x22>
 8004928:	4b67      	ldr	r3, [pc, #412]	; (8004ac8 <rxSessionWritePayload+0x1b4>)
 800492a:	4a68      	ldr	r2, [pc, #416]	; (8004acc <rxSessionWritePayload+0x1b8>)
 800492c:	f240 21ae 	movw	r1, #686	; 0x2ae
 8004930:	4867      	ldr	r0, [pc, #412]	; (8004ad0 <rxSessionWritePayload+0x1bc>)
 8004932:	f004 fa6b 	bl	8008e0c <__assert_func>
    CANARD_ASSERT(rxs != NULL);
 8004936:	68bb      	ldr	r3, [r7, #8]
 8004938:	2b00      	cmp	r3, #0
 800493a:	d106      	bne.n	800494a <rxSessionWritePayload+0x36>
 800493c:	4b65      	ldr	r3, [pc, #404]	; (8004ad4 <rxSessionWritePayload+0x1c0>)
 800493e:	4a63      	ldr	r2, [pc, #396]	; (8004acc <rxSessionWritePayload+0x1b8>)
 8004940:	f240 21af 	movw	r1, #687	; 0x2af
 8004944:	4862      	ldr	r0, [pc, #392]	; (8004ad0 <rxSessionWritePayload+0x1bc>)
 8004946:	f004 fa61 	bl	8008e0c <__assert_func>
    CANARD_ASSERT((payload != NULL) || (payload_size == 0U));
 800494a:	6a3b      	ldr	r3, [r7, #32]
 800494c:	2b00      	cmp	r3, #0
 800494e:	d109      	bne.n	8004964 <rxSessionWritePayload+0x50>
 8004950:	683b      	ldr	r3, [r7, #0]
 8004952:	2b00      	cmp	r3, #0
 8004954:	d006      	beq.n	8004964 <rxSessionWritePayload+0x50>
 8004956:	4b60      	ldr	r3, [pc, #384]	; (8004ad8 <rxSessionWritePayload+0x1c4>)
 8004958:	4a5c      	ldr	r2, [pc, #368]	; (8004acc <rxSessionWritePayload+0x1b8>)
 800495a:	f44f 712c 	mov.w	r1, #688	; 0x2b0
 800495e:	485c      	ldr	r0, [pc, #368]	; (8004ad0 <rxSessionWritePayload+0x1bc>)
 8004960:	f004 fa54 	bl	8008e0c <__assert_func>
    CANARD_ASSERT(rxs->payload_size <= extent);  // This invariant is enforced by the subscription logic.
 8004964:	68bb      	ldr	r3, [r7, #8]
 8004966:	68db      	ldr	r3, [r3, #12]
 8004968:	687a      	ldr	r2, [r7, #4]
 800496a:	429a      	cmp	r2, r3
 800496c:	d206      	bcs.n	800497c <rxSessionWritePayload+0x68>
 800496e:	4b5b      	ldr	r3, [pc, #364]	; (8004adc <rxSessionWritePayload+0x1c8>)
 8004970:	4a56      	ldr	r2, [pc, #344]	; (8004acc <rxSessionWritePayload+0x1b8>)
 8004972:	f240 21b1 	movw	r1, #689	; 0x2b1
 8004976:	4856      	ldr	r0, [pc, #344]	; (8004ad0 <rxSessionWritePayload+0x1bc>)
 8004978:	f004 fa48 	bl	8008e0c <__assert_func>
    CANARD_ASSERT(rxs->payload_size <= rxs->total_payload_size);
 800497c:	68bb      	ldr	r3, [r7, #8]
 800497e:	68da      	ldr	r2, [r3, #12]
 8004980:	68bb      	ldr	r3, [r7, #8]
 8004982:	689b      	ldr	r3, [r3, #8]
 8004984:	429a      	cmp	r2, r3
 8004986:	d906      	bls.n	8004996 <rxSessionWritePayload+0x82>
 8004988:	4b55      	ldr	r3, [pc, #340]	; (8004ae0 <rxSessionWritePayload+0x1cc>)
 800498a:	4a50      	ldr	r2, [pc, #320]	; (8004acc <rxSessionWritePayload+0x1b8>)
 800498c:	f240 21b2 	movw	r1, #690	; 0x2b2
 8004990:	484f      	ldr	r0, [pc, #316]	; (8004ad0 <rxSessionWritePayload+0x1bc>)
 8004992:	f004 fa3b 	bl	8008e0c <__assert_func>

    rxs->total_payload_size += payload_size;
 8004996:	68bb      	ldr	r3, [r7, #8]
 8004998:	689a      	ldr	r2, [r3, #8]
 800499a:	683b      	ldr	r3, [r7, #0]
 800499c:	441a      	add	r2, r3
 800499e:	68bb      	ldr	r3, [r7, #8]
 80049a0:	609a      	str	r2, [r3, #8]

    // Allocate the payload lazily, as late as possible.
    if ((NULL == rxs->payload) && (extent > 0U))
 80049a2:	68bb      	ldr	r3, [r7, #8]
 80049a4:	691b      	ldr	r3, [r3, #16]
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d115      	bne.n	80049d6 <rxSessionWritePayload+0xc2>
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d012      	beq.n	80049d6 <rxSessionWritePayload+0xc2>
    {
        CANARD_ASSERT(rxs->payload_size == 0);
 80049b0:	68bb      	ldr	r3, [r7, #8]
 80049b2:	68db      	ldr	r3, [r3, #12]
 80049b4:	2b00      	cmp	r3, #0
 80049b6:	d006      	beq.n	80049c6 <rxSessionWritePayload+0xb2>
 80049b8:	4b4a      	ldr	r3, [pc, #296]	; (8004ae4 <rxSessionWritePayload+0x1d0>)
 80049ba:	4a44      	ldr	r2, [pc, #272]	; (8004acc <rxSessionWritePayload+0x1b8>)
 80049bc:	f240 21b9 	movw	r1, #697	; 0x2b9
 80049c0:	4843      	ldr	r0, [pc, #268]	; (8004ad0 <rxSessionWritePayload+0x1bc>)
 80049c2:	f004 fa23 	bl	8008e0c <__assert_func>
        rxs->payload = ins->memory_allocate(ins, extent);
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	689b      	ldr	r3, [r3, #8]
 80049ca:	6879      	ldr	r1, [r7, #4]
 80049cc:	68f8      	ldr	r0, [r7, #12]
 80049ce:	4798      	blx	r3
 80049d0:	4602      	mov	r2, r0
 80049d2:	68bb      	ldr	r3, [r7, #8]
 80049d4:	611a      	str	r2, [r3, #16]
    }

    int8_t out = 0;
 80049d6:	2300      	movs	r3, #0
 80049d8:	75fb      	strb	r3, [r7, #23]
    if (rxs->payload != NULL)
 80049da:	68bb      	ldr	r3, [r7, #8]
 80049dc:	691b      	ldr	r3, [r3, #16]
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d04e      	beq.n	8004a80 <rxSessionWritePayload+0x16c>
    {
        // Copy the payload into the contiguous buffer. Apply the implicit truncation rule if necessary.
        size_t bytes_to_copy = payload_size;
 80049e2:	683b      	ldr	r3, [r7, #0]
 80049e4:	613b      	str	r3, [r7, #16]
        if ((rxs->payload_size + bytes_to_copy) > extent)
 80049e6:	68bb      	ldr	r3, [r7, #8]
 80049e8:	68da      	ldr	r2, [r3, #12]
 80049ea:	693b      	ldr	r3, [r7, #16]
 80049ec:	4413      	add	r3, r2
 80049ee:	687a      	ldr	r2, [r7, #4]
 80049f0:	429a      	cmp	r2, r3
 80049f2:	d229      	bcs.n	8004a48 <rxSessionWritePayload+0x134>
        {
            CANARD_ASSERT(rxs->payload_size <= extent);
 80049f4:	68bb      	ldr	r3, [r7, #8]
 80049f6:	68db      	ldr	r3, [r3, #12]
 80049f8:	687a      	ldr	r2, [r7, #4]
 80049fa:	429a      	cmp	r2, r3
 80049fc:	d206      	bcs.n	8004a0c <rxSessionWritePayload+0xf8>
 80049fe:	4b37      	ldr	r3, [pc, #220]	; (8004adc <rxSessionWritePayload+0x1c8>)
 8004a00:	4a32      	ldr	r2, [pc, #200]	; (8004acc <rxSessionWritePayload+0x1b8>)
 8004a02:	f44f 7131 	mov.w	r1, #708	; 0x2c4
 8004a06:	4832      	ldr	r0, [pc, #200]	; (8004ad0 <rxSessionWritePayload+0x1bc>)
 8004a08:	f004 fa00 	bl	8008e0c <__assert_func>
            bytes_to_copy = extent - rxs->payload_size;
 8004a0c:	68bb      	ldr	r3, [r7, #8]
 8004a0e:	68db      	ldr	r3, [r3, #12]
 8004a10:	687a      	ldr	r2, [r7, #4]
 8004a12:	1ad3      	subs	r3, r2, r3
 8004a14:	613b      	str	r3, [r7, #16]
            CANARD_ASSERT((rxs->payload_size + bytes_to_copy) == extent);
 8004a16:	68bb      	ldr	r3, [r7, #8]
 8004a18:	68da      	ldr	r2, [r3, #12]
 8004a1a:	693b      	ldr	r3, [r7, #16]
 8004a1c:	4413      	add	r3, r2
 8004a1e:	687a      	ldr	r2, [r7, #4]
 8004a20:	429a      	cmp	r2, r3
 8004a22:	d006      	beq.n	8004a32 <rxSessionWritePayload+0x11e>
 8004a24:	4b30      	ldr	r3, [pc, #192]	; (8004ae8 <rxSessionWritePayload+0x1d4>)
 8004a26:	4a29      	ldr	r2, [pc, #164]	; (8004acc <rxSessionWritePayload+0x1b8>)
 8004a28:	f240 21c6 	movw	r1, #710	; 0x2c6
 8004a2c:	4828      	ldr	r0, [pc, #160]	; (8004ad0 <rxSessionWritePayload+0x1bc>)
 8004a2e:	f004 f9ed 	bl	8008e0c <__assert_func>
            CANARD_ASSERT(bytes_to_copy < payload_size);
 8004a32:	693a      	ldr	r2, [r7, #16]
 8004a34:	683b      	ldr	r3, [r7, #0]
 8004a36:	429a      	cmp	r2, r3
 8004a38:	d306      	bcc.n	8004a48 <rxSessionWritePayload+0x134>
 8004a3a:	4b2c      	ldr	r3, [pc, #176]	; (8004aec <rxSessionWritePayload+0x1d8>)
 8004a3c:	4a23      	ldr	r2, [pc, #140]	; (8004acc <rxSessionWritePayload+0x1b8>)
 8004a3e:	f240 21c7 	movw	r1, #711	; 0x2c7
 8004a42:	4823      	ldr	r0, [pc, #140]	; (8004ad0 <rxSessionWritePayload+0x1bc>)
 8004a44:	f004 f9e2 	bl	8008e0c <__assert_func>
        // the other one is the search of the matching subscription state.
        // Excepting these two cases, the entire RX pipeline contains neither loops nor recursion.
        // Intentional violation of MISRA: indexing on a pointer. This is done to avoid pointer arithmetics.
        // Clang-Tidy raises an error recommending the use of memcpy_s() instead.
        // We ignore it because the safe functions are poorly supported; reliance on them may limit the portability.
        (void) memcpy(&rxs->payload[rxs->payload_size], payload, bytes_to_copy);  // NOLINT NOSONAR
 8004a48:	68bb      	ldr	r3, [r7, #8]
 8004a4a:	691a      	ldr	r2, [r3, #16]
 8004a4c:	68bb      	ldr	r3, [r7, #8]
 8004a4e:	68db      	ldr	r3, [r3, #12]
 8004a50:	4413      	add	r3, r2
 8004a52:	693a      	ldr	r2, [r7, #16]
 8004a54:	6a39      	ldr	r1, [r7, #32]
 8004a56:	4618      	mov	r0, r3
 8004a58:	f005 f92d 	bl	8009cb6 <memcpy>
        rxs->payload_size += bytes_to_copy;
 8004a5c:	68bb      	ldr	r3, [r7, #8]
 8004a5e:	68da      	ldr	r2, [r3, #12]
 8004a60:	693b      	ldr	r3, [r7, #16]
 8004a62:	441a      	add	r2, r3
 8004a64:	68bb      	ldr	r3, [r7, #8]
 8004a66:	60da      	str	r2, [r3, #12]
        CANARD_ASSERT(rxs->payload_size <= extent);
 8004a68:	68bb      	ldr	r3, [r7, #8]
 8004a6a:	68db      	ldr	r3, [r3, #12]
 8004a6c:	687a      	ldr	r2, [r7, #4]
 8004a6e:	429a      	cmp	r2, r3
 8004a70:	d219      	bcs.n	8004aa6 <rxSessionWritePayload+0x192>
 8004a72:	4b1a      	ldr	r3, [pc, #104]	; (8004adc <rxSessionWritePayload+0x1c8>)
 8004a74:	4a15      	ldr	r2, [pc, #84]	; (8004acc <rxSessionWritePayload+0x1b8>)
 8004a76:	f240 21d1 	movw	r1, #721	; 0x2d1
 8004a7a:	4815      	ldr	r0, [pc, #84]	; (8004ad0 <rxSessionWritePayload+0x1bc>)
 8004a7c:	f004 f9c6 	bl	8008e0c <__assert_func>
    }
    else
    {
        CANARD_ASSERT(rxs->payload_size == 0);
 8004a80:	68bb      	ldr	r3, [r7, #8]
 8004a82:	68db      	ldr	r3, [r3, #12]
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d006      	beq.n	8004a96 <rxSessionWritePayload+0x182>
 8004a88:	4b16      	ldr	r3, [pc, #88]	; (8004ae4 <rxSessionWritePayload+0x1d0>)
 8004a8a:	4a10      	ldr	r2, [pc, #64]	; (8004acc <rxSessionWritePayload+0x1b8>)
 8004a8c:	f240 21d5 	movw	r1, #725	; 0x2d5
 8004a90:	480f      	ldr	r0, [pc, #60]	; (8004ad0 <rxSessionWritePayload+0x1bc>)
 8004a92:	f004 f9bb 	bl	8008e0c <__assert_func>
        out = (extent > 0U) ? -CANARD_ERROR_OUT_OF_MEMORY : 0;
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	2b00      	cmp	r3, #0
 8004a9a:	d002      	beq.n	8004aa2 <rxSessionWritePayload+0x18e>
 8004a9c:	f06f 0302 	mvn.w	r3, #2
 8004aa0:	e000      	b.n	8004aa4 <rxSessionWritePayload+0x190>
 8004aa2:	2300      	movs	r3, #0
 8004aa4:	75fb      	strb	r3, [r7, #23]
    }
    CANARD_ASSERT(out <= 0);
 8004aa6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	dd06      	ble.n	8004abc <rxSessionWritePayload+0x1a8>
 8004aae:	4b10      	ldr	r3, [pc, #64]	; (8004af0 <rxSessionWritePayload+0x1dc>)
 8004ab0:	4a06      	ldr	r2, [pc, #24]	; (8004acc <rxSessionWritePayload+0x1b8>)
 8004ab2:	f44f 7136 	mov.w	r1, #728	; 0x2d8
 8004ab6:	4806      	ldr	r0, [pc, #24]	; (8004ad0 <rxSessionWritePayload+0x1bc>)
 8004ab8:	f004 f9a8 	bl	8008e0c <__assert_func>
    return out;
 8004abc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004ac0:	4618      	mov	r0, r3
 8004ac2:	3718      	adds	r7, #24
 8004ac4:	46bd      	mov	sp, r7
 8004ac6:	bd80      	pop	{r7, pc}
 8004ac8:	0800c6d8 	.word	0x0800c6d8
 8004acc:	0800d328 	.word	0x0800d328
 8004ad0:	0800c514 	.word	0x0800c514
 8004ad4:	0800ca34 	.word	0x0800ca34
 8004ad8:	0800c5d0 	.word	0x0800c5d0
 8004adc:	0800ca48 	.word	0x0800ca48
 8004ae0:	0800ca64 	.word	0x0800ca64
 8004ae4:	0800ca94 	.word	0x0800ca94
 8004ae8:	0800caac 	.word	0x0800caac
 8004aec:	0800cadc 	.word	0x0800cadc
 8004af0:	0800cafc 	.word	0x0800cafc

08004af4 <rxSessionRestart>:

CANARD_PRIVATE void rxSessionRestart(CanardInstance* const ins, CanardInternalRxSession* const rxs)
{
 8004af4:	b580      	push	{r7, lr}
 8004af6:	b082      	sub	sp, #8
 8004af8:	af00      	add	r7, sp, #0
 8004afa:	6078      	str	r0, [r7, #4]
 8004afc:	6039      	str	r1, [r7, #0]
    CANARD_ASSERT(ins != NULL);
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d106      	bne.n	8004b12 <rxSessionRestart+0x1e>
 8004b04:	4b1a      	ldr	r3, [pc, #104]	; (8004b70 <rxSessionRestart+0x7c>)
 8004b06:	4a1b      	ldr	r2, [pc, #108]	; (8004b74 <rxSessionRestart+0x80>)
 8004b08:	f240 21de 	movw	r1, #734	; 0x2de
 8004b0c:	481a      	ldr	r0, [pc, #104]	; (8004b78 <rxSessionRestart+0x84>)
 8004b0e:	f004 f97d 	bl	8008e0c <__assert_func>
    CANARD_ASSERT(rxs != NULL);
 8004b12:	683b      	ldr	r3, [r7, #0]
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d106      	bne.n	8004b26 <rxSessionRestart+0x32>
 8004b18:	4b18      	ldr	r3, [pc, #96]	; (8004b7c <rxSessionRestart+0x88>)
 8004b1a:	4a16      	ldr	r2, [pc, #88]	; (8004b74 <rxSessionRestart+0x80>)
 8004b1c:	f240 21df 	movw	r1, #735	; 0x2df
 8004b20:	4815      	ldr	r0, [pc, #84]	; (8004b78 <rxSessionRestart+0x84>)
 8004b22:	f004 f973 	bl	8008e0c <__assert_func>
    ins->memory_free(ins, rxs->payload);  // May be NULL, which is OK.
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	68db      	ldr	r3, [r3, #12]
 8004b2a:	683a      	ldr	r2, [r7, #0]
 8004b2c:	6912      	ldr	r2, [r2, #16]
 8004b2e:	4611      	mov	r1, r2
 8004b30:	6878      	ldr	r0, [r7, #4]
 8004b32:	4798      	blx	r3
    rxs->total_payload_size = 0U;
 8004b34:	683b      	ldr	r3, [r7, #0]
 8004b36:	2200      	movs	r2, #0
 8004b38:	609a      	str	r2, [r3, #8]
    rxs->payload_size       = 0U;
 8004b3a:	683b      	ldr	r3, [r7, #0]
 8004b3c:	2200      	movs	r2, #0
 8004b3e:	60da      	str	r2, [r3, #12]
    rxs->payload            = NULL;
 8004b40:	683b      	ldr	r3, [r7, #0]
 8004b42:	2200      	movs	r2, #0
 8004b44:	611a      	str	r2, [r3, #16]
    rxs->calculated_crc     = CRC_INITIAL;
 8004b46:	683b      	ldr	r3, [r7, #0]
 8004b48:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004b4c:	829a      	strh	r2, [r3, #20]
    rxs->transfer_id        = (CanardTransferID) ((rxs->transfer_id + 1U) & CANARD_TRANSFER_ID_MAX);
 8004b4e:	683b      	ldr	r3, [r7, #0]
 8004b50:	7d9b      	ldrb	r3, [r3, #22]
 8004b52:	3301      	adds	r3, #1
 8004b54:	b2db      	uxtb	r3, r3
 8004b56:	f003 031f 	and.w	r3, r3, #31
 8004b5a:	b2da      	uxtb	r2, r3
 8004b5c:	683b      	ldr	r3, [r7, #0]
 8004b5e:	759a      	strb	r2, [r3, #22]
    // The transport index is retained.
    rxs->toggle = INITIAL_TOGGLE_STATE;
 8004b60:	683b      	ldr	r3, [r7, #0]
 8004b62:	2201      	movs	r2, #1
 8004b64:	761a      	strb	r2, [r3, #24]
}
 8004b66:	bf00      	nop
 8004b68:	3708      	adds	r7, #8
 8004b6a:	46bd      	mov	sp, r7
 8004b6c:	bd80      	pop	{r7, pc}
 8004b6e:	bf00      	nop
 8004b70:	0800c6d8 	.word	0x0800c6d8
 8004b74:	0800d340 	.word	0x0800d340
 8004b78:	0800c514 	.word	0x0800c514
 8004b7c:	0800ca34 	.word	0x0800ca34

08004b80 <rxSessionAcceptFrame>:
CANARD_PRIVATE int8_t rxSessionAcceptFrame(CanardInstance* const          ins,
                                           CanardInternalRxSession* const rxs,
                                           const RxFrameModel* const      frame,
                                           const size_t                   extent,
                                           CanardRxTransfer* const        out_transfer)
{
 8004b80:	b580      	push	{r7, lr}
 8004b82:	b088      	sub	sp, #32
 8004b84:	af02      	add	r7, sp, #8
 8004b86:	60f8      	str	r0, [r7, #12]
 8004b88:	60b9      	str	r1, [r7, #8]
 8004b8a:	607a      	str	r2, [r7, #4]
 8004b8c:	603b      	str	r3, [r7, #0]
    CANARD_ASSERT(ins != NULL);
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d106      	bne.n	8004ba2 <rxSessionAcceptFrame+0x22>
 8004b94:	4b81      	ldr	r3, [pc, #516]	; (8004d9c <rxSessionAcceptFrame+0x21c>)
 8004b96:	4a82      	ldr	r2, [pc, #520]	; (8004da0 <rxSessionAcceptFrame+0x220>)
 8004b98:	f44f 713c 	mov.w	r1, #752	; 0x2f0
 8004b9c:	4881      	ldr	r0, [pc, #516]	; (8004da4 <rxSessionAcceptFrame+0x224>)
 8004b9e:	f004 f935 	bl	8008e0c <__assert_func>
    CANARD_ASSERT(rxs != NULL);
 8004ba2:	68bb      	ldr	r3, [r7, #8]
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d106      	bne.n	8004bb6 <rxSessionAcceptFrame+0x36>
 8004ba8:	4b7f      	ldr	r3, [pc, #508]	; (8004da8 <rxSessionAcceptFrame+0x228>)
 8004baa:	4a7d      	ldr	r2, [pc, #500]	; (8004da0 <rxSessionAcceptFrame+0x220>)
 8004bac:	f240 21f1 	movw	r1, #753	; 0x2f1
 8004bb0:	487c      	ldr	r0, [pc, #496]	; (8004da4 <rxSessionAcceptFrame+0x224>)
 8004bb2:	f004 f92b 	bl	8008e0c <__assert_func>
    CANARD_ASSERT(frame != NULL);
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	2b00      	cmp	r3, #0
 8004bba:	d106      	bne.n	8004bca <rxSessionAcceptFrame+0x4a>
 8004bbc:	4b7b      	ldr	r3, [pc, #492]	; (8004dac <rxSessionAcceptFrame+0x22c>)
 8004bbe:	4a78      	ldr	r2, [pc, #480]	; (8004da0 <rxSessionAcceptFrame+0x220>)
 8004bc0:	f240 21f2 	movw	r1, #754	; 0x2f2
 8004bc4:	4877      	ldr	r0, [pc, #476]	; (8004da4 <rxSessionAcceptFrame+0x224>)
 8004bc6:	f004 f921 	bl	8008e0c <__assert_func>
    CANARD_ASSERT(frame->payload != NULL);
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	699b      	ldr	r3, [r3, #24]
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d106      	bne.n	8004be0 <rxSessionAcceptFrame+0x60>
 8004bd2:	4b77      	ldr	r3, [pc, #476]	; (8004db0 <rxSessionAcceptFrame+0x230>)
 8004bd4:	4a72      	ldr	r2, [pc, #456]	; (8004da0 <rxSessionAcceptFrame+0x220>)
 8004bd6:	f240 21f3 	movw	r1, #755	; 0x2f3
 8004bda:	4872      	ldr	r0, [pc, #456]	; (8004da4 <rxSessionAcceptFrame+0x224>)
 8004bdc:	f004 f916 	bl	8008e0c <__assert_func>
    CANARD_ASSERT(frame->transfer_id <= CANARD_TRANSFER_ID_MAX);
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	7b9b      	ldrb	r3, [r3, #14]
 8004be4:	2b1f      	cmp	r3, #31
 8004be6:	d906      	bls.n	8004bf6 <rxSessionAcceptFrame+0x76>
 8004be8:	4b72      	ldr	r3, [pc, #456]	; (8004db4 <rxSessionAcceptFrame+0x234>)
 8004bea:	4a6d      	ldr	r2, [pc, #436]	; (8004da0 <rxSessionAcceptFrame+0x220>)
 8004bec:	f44f 713d 	mov.w	r1, #756	; 0x2f4
 8004bf0:	486c      	ldr	r0, [pc, #432]	; (8004da4 <rxSessionAcceptFrame+0x224>)
 8004bf2:	f004 f90b 	bl	8008e0c <__assert_func>
    CANARD_ASSERT(out_transfer != NULL);
 8004bf6:	6a3b      	ldr	r3, [r7, #32]
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d106      	bne.n	8004c0a <rxSessionAcceptFrame+0x8a>
 8004bfc:	4b6e      	ldr	r3, [pc, #440]	; (8004db8 <rxSessionAcceptFrame+0x238>)
 8004bfe:	4a68      	ldr	r2, [pc, #416]	; (8004da0 <rxSessionAcceptFrame+0x220>)
 8004c00:	f240 21f5 	movw	r1, #757	; 0x2f5
 8004c04:	4867      	ldr	r0, [pc, #412]	; (8004da4 <rxSessionAcceptFrame+0x224>)
 8004c06:	f004 f901 	bl	8008e0c <__assert_func>

    if (frame->start_of_transfer)  // The transfer timestamp is the timestamp of its first frame.
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	7bdb      	ldrb	r3, [r3, #15]
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d005      	beq.n	8004c1e <rxSessionAcceptFrame+0x9e>
    {
        rxs->transfer_timestamp_usec = frame->timestamp_usec;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c18:	68b9      	ldr	r1, [r7, #8]
 8004c1a:	e9c1 2300 	strd	r2, r3, [r1]
    }

    const bool single_frame = frame->start_of_transfer && frame->end_of_transfer;
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	7bdb      	ldrb	r3, [r3, #15]
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d005      	beq.n	8004c32 <rxSessionAcceptFrame+0xb2>
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	7c1b      	ldrb	r3, [r3, #16]
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d001      	beq.n	8004c32 <rxSessionAcceptFrame+0xb2>
 8004c2e:	2301      	movs	r3, #1
 8004c30:	e000      	b.n	8004c34 <rxSessionAcceptFrame+0xb4>
 8004c32:	2300      	movs	r3, #0
 8004c34:	75bb      	strb	r3, [r7, #22]
 8004c36:	7dbb      	ldrb	r3, [r7, #22]
 8004c38:	f003 0301 	and.w	r3, r3, #1
 8004c3c:	75bb      	strb	r3, [r7, #22]
    if (!single_frame)
 8004c3e:	7dbb      	ldrb	r3, [r7, #22]
 8004c40:	f083 0301 	eor.w	r3, r3, #1
 8004c44:	b2db      	uxtb	r3, r3
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d00c      	beq.n	8004c64 <rxSessionAcceptFrame+0xe4>
    {
        // Update the CRC. Observe that the implicit truncation rule may apply here: the payload may be
        // truncated, but its CRC is validated always anyway.
        rxs->calculated_crc = crcAdd(rxs->calculated_crc, frame->payload_size, frame->payload);
 8004c4a:	68bb      	ldr	r3, [r7, #8]
 8004c4c:	8a98      	ldrh	r0, [r3, #20]
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	6959      	ldr	r1, [r3, #20]
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	699b      	ldr	r3, [r3, #24]
 8004c56:	461a      	mov	r2, r3
 8004c58:	f7fe fed6 	bl	8003a08 <crcAdd>
 8004c5c:	4603      	mov	r3, r0
 8004c5e:	461a      	mov	r2, r3
 8004c60:	68bb      	ldr	r3, [r7, #8]
 8004c62:	829a      	strh	r2, [r3, #20]
    }

    int8_t out = rxSessionWritePayload(ins, rxs, extent, frame->payload_size, frame->payload);
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	695a      	ldr	r2, [r3, #20]
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	699b      	ldr	r3, [r3, #24]
 8004c6c:	9300      	str	r3, [sp, #0]
 8004c6e:	4613      	mov	r3, r2
 8004c70:	683a      	ldr	r2, [r7, #0]
 8004c72:	68b9      	ldr	r1, [r7, #8]
 8004c74:	68f8      	ldr	r0, [r7, #12]
 8004c76:	f7ff fe4d 	bl	8004914 <rxSessionWritePayload>
 8004c7a:	4603      	mov	r3, r0
 8004c7c:	75fb      	strb	r3, [r7, #23]
    if (out < 0)
 8004c7e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	da10      	bge.n	8004ca8 <rxSessionAcceptFrame+0x128>
    {
        CANARD_ASSERT(-CANARD_ERROR_OUT_OF_MEMORY == out);
 8004c86:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004c8a:	f113 0f03 	cmn.w	r3, #3
 8004c8e:	d006      	beq.n	8004c9e <rxSessionAcceptFrame+0x11e>
 8004c90:	4b4a      	ldr	r3, [pc, #296]	; (8004dbc <rxSessionAcceptFrame+0x23c>)
 8004c92:	4a43      	ldr	r2, [pc, #268]	; (8004da0 <rxSessionAcceptFrame+0x220>)
 8004c94:	f240 3107 	movw	r1, #775	; 0x307
 8004c98:	4842      	ldr	r0, [pc, #264]	; (8004da4 <rxSessionAcceptFrame+0x224>)
 8004c9a:	f004 f8b7 	bl	8008e0c <__assert_func>
        rxSessionRestart(ins, rxs);  // Out-of-memory.
 8004c9e:	68b9      	ldr	r1, [r7, #8]
 8004ca0:	68f8      	ldr	r0, [r7, #12]
 8004ca2:	f7ff ff27 	bl	8004af4 <rxSessionRestart>
 8004ca6:	e072      	b.n	8004d8e <rxSessionAcceptFrame+0x20e>
    }
    else if (frame->end_of_transfer)
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	7c1b      	ldrb	r3, [r3, #16]
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d05f      	beq.n	8004d70 <rxSessionAcceptFrame+0x1f0>
    {
        CANARD_ASSERT(0 == out);
 8004cb0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d006      	beq.n	8004cc6 <rxSessionAcceptFrame+0x146>
 8004cb8:	4b41      	ldr	r3, [pc, #260]	; (8004dc0 <rxSessionAcceptFrame+0x240>)
 8004cba:	4a39      	ldr	r2, [pc, #228]	; (8004da0 <rxSessionAcceptFrame+0x220>)
 8004cbc:	f44f 7143 	mov.w	r1, #780	; 0x30c
 8004cc0:	4838      	ldr	r0, [pc, #224]	; (8004da4 <rxSessionAcceptFrame+0x224>)
 8004cc2:	f004 f8a3 	bl	8008e0c <__assert_func>
        if (single_frame || (CRC_RESIDUE == rxs->calculated_crc))
 8004cc6:	7dbb      	ldrb	r3, [r7, #22]
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d103      	bne.n	8004cd4 <rxSessionAcceptFrame+0x154>
 8004ccc:	68bb      	ldr	r3, [r7, #8]
 8004cce:	8a9b      	ldrh	r3, [r3, #20]
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d148      	bne.n	8004d66 <rxSessionAcceptFrame+0x1e6>
        {
            out = 1;  // One transfer received, notify the application.
 8004cd4:	2301      	movs	r3, #1
 8004cd6:	75fb      	strb	r3, [r7, #23]
            rxInitTransferMetadataFromFrame(frame, &out_transfer->metadata);
 8004cd8:	6a3b      	ldr	r3, [r7, #32]
 8004cda:	4619      	mov	r1, r3
 8004cdc:	6878      	ldr	r0, [r7, #4]
 8004cde:	f7ff fd95 	bl	800480c <rxInitTransferMetadataFromFrame>
            out_transfer->timestamp_usec = rxs->transfer_timestamp_usec;
 8004ce2:	68bb      	ldr	r3, [r7, #8]
 8004ce4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ce8:	6a39      	ldr	r1, [r7, #32]
 8004cea:	e9c1 2302 	strd	r2, r3, [r1, #8]
            out_transfer->payload_size   = rxs->payload_size;
 8004cee:	68bb      	ldr	r3, [r7, #8]
 8004cf0:	68da      	ldr	r2, [r3, #12]
 8004cf2:	6a3b      	ldr	r3, [r7, #32]
 8004cf4:	611a      	str	r2, [r3, #16]
            out_transfer->payload        = rxs->payload;
 8004cf6:	68bb      	ldr	r3, [r7, #8]
 8004cf8:	691a      	ldr	r2, [r3, #16]
 8004cfa:	6a3b      	ldr	r3, [r7, #32]
 8004cfc:	615a      	str	r2, [r3, #20]

            // Cut off the CRC from the payload if it's there -- we don't want to expose it to the user.
            CANARD_ASSERT(rxs->total_payload_size >= rxs->payload_size);
 8004cfe:	68bb      	ldr	r3, [r7, #8]
 8004d00:	689a      	ldr	r2, [r3, #8]
 8004d02:	68bb      	ldr	r3, [r7, #8]
 8004d04:	68db      	ldr	r3, [r3, #12]
 8004d06:	429a      	cmp	r2, r3
 8004d08:	d206      	bcs.n	8004d18 <rxSessionAcceptFrame+0x198>
 8004d0a:	4b2e      	ldr	r3, [pc, #184]	; (8004dc4 <rxSessionAcceptFrame+0x244>)
 8004d0c:	4a24      	ldr	r2, [pc, #144]	; (8004da0 <rxSessionAcceptFrame+0x220>)
 8004d0e:	f240 3116 	movw	r1, #790	; 0x316
 8004d12:	4824      	ldr	r0, [pc, #144]	; (8004da4 <rxSessionAcceptFrame+0x224>)
 8004d14:	f004 f87a 	bl	8008e0c <__assert_func>
            const size_t truncated_amount = rxs->total_payload_size - rxs->payload_size;
 8004d18:	68bb      	ldr	r3, [r7, #8]
 8004d1a:	689a      	ldr	r2, [r3, #8]
 8004d1c:	68bb      	ldr	r3, [r7, #8]
 8004d1e:	68db      	ldr	r3, [r3, #12]
 8004d20:	1ad3      	subs	r3, r2, r3
 8004d22:	613b      	str	r3, [r7, #16]
            if ((!single_frame) && (CRC_SIZE_BYTES > truncated_amount))  // Single-frame transfers don't have CRC.
 8004d24:	7dbb      	ldrb	r3, [r7, #22]
 8004d26:	f083 0301 	eor.w	r3, r3, #1
 8004d2a:	b2db      	uxtb	r3, r3
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d017      	beq.n	8004d60 <rxSessionAcceptFrame+0x1e0>
 8004d30:	693b      	ldr	r3, [r7, #16]
 8004d32:	2b01      	cmp	r3, #1
 8004d34:	d814      	bhi.n	8004d60 <rxSessionAcceptFrame+0x1e0>
            {
                CANARD_ASSERT(out_transfer->payload_size >= (CRC_SIZE_BYTES - truncated_amount));
 8004d36:	6a3b      	ldr	r3, [r7, #32]
 8004d38:	691a      	ldr	r2, [r3, #16]
 8004d3a:	693b      	ldr	r3, [r7, #16]
 8004d3c:	f1c3 0302 	rsb	r3, r3, #2
 8004d40:	429a      	cmp	r2, r3
 8004d42:	d206      	bcs.n	8004d52 <rxSessionAcceptFrame+0x1d2>
 8004d44:	4b20      	ldr	r3, [pc, #128]	; (8004dc8 <rxSessionAcceptFrame+0x248>)
 8004d46:	4a16      	ldr	r2, [pc, #88]	; (8004da0 <rxSessionAcceptFrame+0x220>)
 8004d48:	f240 311a 	movw	r1, #794	; 0x31a
 8004d4c:	4815      	ldr	r0, [pc, #84]	; (8004da4 <rxSessionAcceptFrame+0x224>)
 8004d4e:	f004 f85d 	bl	8008e0c <__assert_func>
                out_transfer->payload_size -= CRC_SIZE_BYTES - truncated_amount;
 8004d52:	6a3b      	ldr	r3, [r7, #32]
 8004d54:	691a      	ldr	r2, [r3, #16]
 8004d56:	693b      	ldr	r3, [r7, #16]
 8004d58:	4413      	add	r3, r2
 8004d5a:	1e9a      	subs	r2, r3, #2
 8004d5c:	6a3b      	ldr	r3, [r7, #32]
 8004d5e:	611a      	str	r2, [r3, #16]
            }

            rxs->payload = NULL;  // Ownership passed over to the application, nullify to prevent freeing.
 8004d60:	68bb      	ldr	r3, [r7, #8]
 8004d62:	2200      	movs	r2, #0
 8004d64:	611a      	str	r2, [r3, #16]
        }
        rxSessionRestart(ins, rxs);  // Successful completion.
 8004d66:	68b9      	ldr	r1, [r7, #8]
 8004d68:	68f8      	ldr	r0, [r7, #12]
 8004d6a:	f7ff fec3 	bl	8004af4 <rxSessionRestart>
 8004d6e:	e00e      	b.n	8004d8e <rxSessionAcceptFrame+0x20e>
    }
    else
    {
        rxs->toggle = !rxs->toggle;
 8004d70:	68bb      	ldr	r3, [r7, #8]
 8004d72:	7e1b      	ldrb	r3, [r3, #24]
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	bf14      	ite	ne
 8004d78:	2301      	movne	r3, #1
 8004d7a:	2300      	moveq	r3, #0
 8004d7c:	b2db      	uxtb	r3, r3
 8004d7e:	f083 0301 	eor.w	r3, r3, #1
 8004d82:	b2db      	uxtb	r3, r3
 8004d84:	f003 0301 	and.w	r3, r3, #1
 8004d88:	b2da      	uxtb	r2, r3
 8004d8a:	68bb      	ldr	r3, [r7, #8]
 8004d8c:	761a      	strb	r2, [r3, #24]
    }
    return out;
 8004d8e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8004d92:	4618      	mov	r0, r3
 8004d94:	3718      	adds	r7, #24
 8004d96:	46bd      	mov	sp, r7
 8004d98:	bd80      	pop	{r7, pc}
 8004d9a:	bf00      	nop
 8004d9c:	0800c6d8 	.word	0x0800c6d8
 8004da0:	0800d310 	.word	0x0800d310
 8004da4:	0800c514 	.word	0x0800c514
 8004da8:	0800ca34 	.word	0x0800ca34
 8004dac:	0800c96c 	.word	0x0800c96c
 8004db0:	0800c9c8 	.word	0x0800c9c8
 8004db4:	0800cb08 	.word	0x0800cb08
 8004db8:	0800c9e8 	.word	0x0800c9e8
 8004dbc:	0800cb30 	.word	0x0800cb30
 8004dc0:	0800cb3c 	.word	0x0800cb3c
 8004dc4:	0800cb48 	.word	0x0800cb48
 8004dc8:	0800cb78 	.word	0x0800cb78

08004dcc <rxSessionSynchronize>:
/// while this is not visible at the application layer, it may delay the transfer arrival.
CANARD_PRIVATE void rxSessionSynchronize(CanardInternalRxSession* const rxs,
                                         const RxFrameModel* const      frame,
                                         const uint8_t                  redundant_iface_index,
                                         const CanardMicrosecond        transfer_id_timeout_usec)
{
 8004dcc:	b5b0      	push	{r4, r5, r7, lr}
 8004dce:	b086      	sub	sp, #24
 8004dd0:	af00      	add	r7, sp, #0
 8004dd2:	60f8      	str	r0, [r7, #12]
 8004dd4:	60b9      	str	r1, [r7, #8]
 8004dd6:	4613      	mov	r3, r2
 8004dd8:	71fb      	strb	r3, [r7, #7]
    CANARD_ASSERT(rxs != NULL);
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d106      	bne.n	8004dee <rxSessionSynchronize+0x22>
 8004de0:	4b5c      	ldr	r3, [pc, #368]	; (8004f54 <rxSessionSynchronize+0x188>)
 8004de2:	4a5d      	ldr	r2, [pc, #372]	; (8004f58 <rxSessionSynchronize+0x18c>)
 8004de4:	f44f 7150 	mov.w	r1, #832	; 0x340
 8004de8:	485c      	ldr	r0, [pc, #368]	; (8004f5c <rxSessionSynchronize+0x190>)
 8004dea:	f004 f80f 	bl	8008e0c <__assert_func>
    CANARD_ASSERT(frame != NULL);
 8004dee:	68bb      	ldr	r3, [r7, #8]
 8004df0:	2b00      	cmp	r3, #0
 8004df2:	d106      	bne.n	8004e02 <rxSessionSynchronize+0x36>
 8004df4:	4b5a      	ldr	r3, [pc, #360]	; (8004f60 <rxSessionSynchronize+0x194>)
 8004df6:	4a58      	ldr	r2, [pc, #352]	; (8004f58 <rxSessionSynchronize+0x18c>)
 8004df8:	f240 3141 	movw	r1, #833	; 0x341
 8004dfc:	4857      	ldr	r0, [pc, #348]	; (8004f5c <rxSessionSynchronize+0x190>)
 8004dfe:	f004 f805 	bl	8008e0c <__assert_func>
    CANARD_ASSERT(rxs->transfer_id <= CANARD_TRANSFER_ID_MAX);
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	7d9b      	ldrb	r3, [r3, #22]
 8004e06:	2b1f      	cmp	r3, #31
 8004e08:	d906      	bls.n	8004e18 <rxSessionSynchronize+0x4c>
 8004e0a:	4b56      	ldr	r3, [pc, #344]	; (8004f64 <rxSessionSynchronize+0x198>)
 8004e0c:	4a52      	ldr	r2, [pc, #328]	; (8004f58 <rxSessionSynchronize+0x18c>)
 8004e0e:	f240 3142 	movw	r1, #834	; 0x342
 8004e12:	4852      	ldr	r0, [pc, #328]	; (8004f5c <rxSessionSynchronize+0x190>)
 8004e14:	f003 fffa 	bl	8008e0c <__assert_func>
    CANARD_ASSERT(frame->transfer_id <= CANARD_TRANSFER_ID_MAX);
 8004e18:	68bb      	ldr	r3, [r7, #8]
 8004e1a:	7b9b      	ldrb	r3, [r3, #14]
 8004e1c:	2b1f      	cmp	r3, #31
 8004e1e:	d906      	bls.n	8004e2e <rxSessionSynchronize+0x62>
 8004e20:	4b51      	ldr	r3, [pc, #324]	; (8004f68 <rxSessionSynchronize+0x19c>)
 8004e22:	4a4d      	ldr	r2, [pc, #308]	; (8004f58 <rxSessionSynchronize+0x18c>)
 8004e24:	f240 3143 	movw	r1, #835	; 0x343
 8004e28:	484c      	ldr	r0, [pc, #304]	; (8004f5c <rxSessionSynchronize+0x190>)
 8004e2a:	f003 ffef 	bl	8008e0c <__assert_func>

    const bool same_transport = rxs->redundant_iface_index == redundant_iface_index;
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	7ddb      	ldrb	r3, [r3, #23]
 8004e32:	79fa      	ldrb	r2, [r7, #7]
 8004e34:	429a      	cmp	r2, r3
 8004e36:	bf0c      	ite	eq
 8004e38:	2301      	moveq	r3, #1
 8004e3a:	2300      	movne	r3, #0
 8004e3c:	75fb      	strb	r3, [r7, #23]
    // Examples: rxComputeTransferIDDifference(2, 3)==31
    //           rxComputeTransferIDDifference(2, 2)==0
    //           rxComputeTransferIDDifference(2, 1)==1
    const bool tid_match = rxs->transfer_id == frame->transfer_id;
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	7d9a      	ldrb	r2, [r3, #22]
 8004e42:	68bb      	ldr	r3, [r7, #8]
 8004e44:	7b9b      	ldrb	r3, [r3, #14]
 8004e46:	429a      	cmp	r2, r3
 8004e48:	bf0c      	ite	eq
 8004e4a:	2301      	moveq	r3, #1
 8004e4c:	2300      	movne	r3, #0
 8004e4e:	75bb      	strb	r3, [r7, #22]
    const bool tid_new   = rxComputeTransferIDDifference(rxs->transfer_id, frame->transfer_id) > 1;
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	7d9a      	ldrb	r2, [r3, #22]
 8004e54:	68bb      	ldr	r3, [r7, #8]
 8004e56:	7b9b      	ldrb	r3, [r3, #14]
 8004e58:	4619      	mov	r1, r3
 8004e5a:	4610      	mov	r0, r2
 8004e5c:	f7ff fd1c 	bl	8004898 <rxComputeTransferIDDifference>
 8004e60:	4603      	mov	r3, r0
 8004e62:	2b01      	cmp	r3, #1
 8004e64:	bf8c      	ite	hi
 8004e66:	2301      	movhi	r3, #1
 8004e68:	2300      	movls	r3, #0
 8004e6a:	757b      	strb	r3, [r7, #21]
    // The transfer ID timeout is measured relative to the timestamp of the last start-of-transfer frame.
    const bool tid_timeout = (frame->timestamp_usec > rxs->transfer_timestamp_usec) &&
 8004e6c:	68bb      	ldr	r3, [r7, #8]
 8004e6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e72:	68f9      	ldr	r1, [r7, #12]
 8004e74:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004e78:	4290      	cmp	r0, r2
 8004e7a:	eb71 0303 	sbcs.w	r3, r1, r3
 8004e7e:	d20f      	bcs.n	8004ea0 <rxSessionSynchronize+0xd4>
                             ((frame->timestamp_usec - rxs->transfer_timestamp_usec) > transfer_id_timeout_usec);
 8004e80:	68bb      	ldr	r3, [r7, #8]
 8004e82:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e8c:	1a84      	subs	r4, r0, r2
 8004e8e:	eb61 0503 	sbc.w	r5, r1, r3
    const bool tid_timeout = (frame->timestamp_usec > rxs->transfer_timestamp_usec) &&
 8004e92:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004e96:	42a2      	cmp	r2, r4
 8004e98:	41ab      	sbcs	r3, r5
 8004e9a:	d201      	bcs.n	8004ea0 <rxSessionSynchronize+0xd4>
 8004e9c:	2301      	movs	r3, #1
 8004e9e:	e000      	b.n	8004ea2 <rxSessionSynchronize+0xd6>
 8004ea0:	2300      	movs	r3, #0
 8004ea2:	753b      	strb	r3, [r7, #20]
 8004ea4:	7d3b      	ldrb	r3, [r7, #20]
 8004ea6:	f003 0301 	and.w	r3, r3, #1
 8004eaa:	753b      	strb	r3, [r7, #20]
    // The total payload size is zero when a new transfer reassembling has not been started yet, hence the idle.
    const bool idle = 0U == rxs->total_payload_size;
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	689b      	ldr	r3, [r3, #8]
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	bf0c      	ite	eq
 8004eb4:	2301      	moveq	r3, #1
 8004eb6:	2300      	movne	r3, #0
 8004eb8:	74fb      	strb	r3, [r7, #19]

    const bool restartable = (same_transport && tid_new) ||      //
                             (same_transport && tid_timeout) ||  //
                             (tid_timeout && tid_new) ||         //
 8004eba:	7dfb      	ldrb	r3, [r7, #23]
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d002      	beq.n	8004ec6 <rxSessionSynchronize+0xfa>
    const bool restartable = (same_transport && tid_new) ||      //
 8004ec0:	7d7b      	ldrb	r3, [r7, #21]
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d114      	bne.n	8004ef0 <rxSessionSynchronize+0x124>
 8004ec6:	7dfb      	ldrb	r3, [r7, #23]
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d002      	beq.n	8004ed2 <rxSessionSynchronize+0x106>
                             (same_transport && tid_timeout) ||  //
 8004ecc:	7d3b      	ldrb	r3, [r7, #20]
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d10e      	bne.n	8004ef0 <rxSessionSynchronize+0x124>
 8004ed2:	7d3b      	ldrb	r3, [r7, #20]
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d002      	beq.n	8004ede <rxSessionSynchronize+0x112>
                             (tid_timeout && tid_new) ||         //
 8004ed8:	7d7b      	ldrb	r3, [r7, #21]
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d108      	bne.n	8004ef0 <rxSessionSynchronize+0x124>
 8004ede:	7d3b      	ldrb	r3, [r7, #20]
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d007      	beq.n	8004ef4 <rxSessionSynchronize+0x128>
                             (tid_timeout && tid_match && idle);
 8004ee4:	7dbb      	ldrb	r3, [r7, #22]
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d004      	beq.n	8004ef4 <rxSessionSynchronize+0x128>
 8004eea:	7cfb      	ldrb	r3, [r7, #19]
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d001      	beq.n	8004ef4 <rxSessionSynchronize+0x128>
                             (tid_timeout && tid_new) ||         //
 8004ef0:	2301      	movs	r3, #1
 8004ef2:	e000      	b.n	8004ef6 <rxSessionSynchronize+0x12a>
 8004ef4:	2300      	movs	r3, #0
    const bool restartable = (same_transport && tid_new) ||      //
 8004ef6:	74bb      	strb	r3, [r7, #18]
 8004ef8:	7cbb      	ldrb	r3, [r7, #18]
 8004efa:	f003 0301 	and.w	r3, r3, #1
 8004efe:	74bb      	strb	r3, [r7, #18]
    // Restarting the transfer reassembly only makes sense if the new frame is a start of transfer.
    // Otherwise, the new transfer would be impossible to reassemble anyway since the first frame is lost.
    if (frame->start_of_transfer && restartable)
 8004f00:	68bb      	ldr	r3, [r7, #8]
 8004f02:	7bdb      	ldrb	r3, [r3, #15]
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d021      	beq.n	8004f4c <rxSessionSynchronize+0x180>
 8004f08:	7cbb      	ldrb	r3, [r7, #18]
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d01e      	beq.n	8004f4c <rxSessionSynchronize+0x180>
    {
        CANARD_ASSERT(frame->start_of_transfer);
 8004f0e:	68bb      	ldr	r3, [r7, #8]
 8004f10:	7bdb      	ldrb	r3, [r3, #15]
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d106      	bne.n	8004f24 <rxSessionSynchronize+0x158>
 8004f16:	4b15      	ldr	r3, [pc, #84]	; (8004f6c <rxSessionSynchronize+0x1a0>)
 8004f18:	4a0f      	ldr	r2, [pc, #60]	; (8004f58 <rxSessionSynchronize+0x18c>)
 8004f1a:	f240 3159 	movw	r1, #857	; 0x359
 8004f1e:	480f      	ldr	r0, [pc, #60]	; (8004f5c <rxSessionSynchronize+0x190>)
 8004f20:	f003 ff74 	bl	8008e0c <__assert_func>
        rxs->total_payload_size    = 0U;
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	2200      	movs	r2, #0
 8004f28:	609a      	str	r2, [r3, #8]
        rxs->payload_size          = 0U;  // The buffer is not released because we still need it.
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	2200      	movs	r2, #0
 8004f2e:	60da      	str	r2, [r3, #12]
        rxs->calculated_crc        = CRC_INITIAL;
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004f36:	829a      	strh	r2, [r3, #20]
        rxs->transfer_id           = frame->transfer_id;
 8004f38:	68bb      	ldr	r3, [r7, #8]
 8004f3a:	7b9a      	ldrb	r2, [r3, #14]
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	759a      	strb	r2, [r3, #22]
        rxs->toggle                = INITIAL_TOGGLE_STATE;
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	2201      	movs	r2, #1
 8004f44:	761a      	strb	r2, [r3, #24]
        rxs->redundant_iface_index = redundant_iface_index;
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	79fa      	ldrb	r2, [r7, #7]
 8004f4a:	75da      	strb	r2, [r3, #23]
    }
}
 8004f4c:	bf00      	nop
 8004f4e:	3718      	adds	r7, #24
 8004f50:	46bd      	mov	sp, r7
 8004f52:	bdb0      	pop	{r4, r5, r7, pc}
 8004f54:	0800ca34 	.word	0x0800ca34
 8004f58:	0800d2d8 	.word	0x0800d2d8
 8004f5c:	0800c514 	.word	0x0800c514
 8004f60:	0800c96c 	.word	0x0800c96c
 8004f64:	0800cbb0 	.word	0x0800cbb0
 8004f68:	0800cb08 	.word	0x0800cb08
 8004f6c:	0800cbd8 	.word	0x0800cbd8

08004f70 <rxSessionUpdate>:
                                      const RxFrameModel* const      frame,
                                      const uint8_t                  redundant_iface_index,
                                      const CanardMicrosecond        transfer_id_timeout_usec,
                                      const size_t                   extent,
                                      CanardRxTransfer* const        out_transfer)
{
 8004f70:	b580      	push	{r7, lr}
 8004f72:	b088      	sub	sp, #32
 8004f74:	af02      	add	r7, sp, #8
 8004f76:	60f8      	str	r0, [r7, #12]
 8004f78:	60b9      	str	r1, [r7, #8]
 8004f7a:	607a      	str	r2, [r7, #4]
 8004f7c:	70fb      	strb	r3, [r7, #3]
    CANARD_ASSERT(ins != NULL);
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d106      	bne.n	8004f92 <rxSessionUpdate+0x22>
 8004f84:	4b48      	ldr	r3, [pc, #288]	; (80050a8 <rxSessionUpdate+0x138>)
 8004f86:	4a49      	ldr	r2, [pc, #292]	; (80050ac <rxSessionUpdate+0x13c>)
 8004f88:	f240 3172 	movw	r1, #882	; 0x372
 8004f8c:	4848      	ldr	r0, [pc, #288]	; (80050b0 <rxSessionUpdate+0x140>)
 8004f8e:	f003 ff3d 	bl	8008e0c <__assert_func>
    CANARD_ASSERT(rxs != NULL);
 8004f92:	68bb      	ldr	r3, [r7, #8]
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d106      	bne.n	8004fa6 <rxSessionUpdate+0x36>
 8004f98:	4b46      	ldr	r3, [pc, #280]	; (80050b4 <rxSessionUpdate+0x144>)
 8004f9a:	4a44      	ldr	r2, [pc, #272]	; (80050ac <rxSessionUpdate+0x13c>)
 8004f9c:	f240 3173 	movw	r1, #883	; 0x373
 8004fa0:	4843      	ldr	r0, [pc, #268]	; (80050b0 <rxSessionUpdate+0x140>)
 8004fa2:	f003 ff33 	bl	8008e0c <__assert_func>
    CANARD_ASSERT(frame != NULL);
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d106      	bne.n	8004fba <rxSessionUpdate+0x4a>
 8004fac:	4b42      	ldr	r3, [pc, #264]	; (80050b8 <rxSessionUpdate+0x148>)
 8004fae:	4a3f      	ldr	r2, [pc, #252]	; (80050ac <rxSessionUpdate+0x13c>)
 8004fb0:	f44f 715d 	mov.w	r1, #884	; 0x374
 8004fb4:	483e      	ldr	r0, [pc, #248]	; (80050b0 <rxSessionUpdate+0x140>)
 8004fb6:	f003 ff29 	bl	8008e0c <__assert_func>
    CANARD_ASSERT(out_transfer != NULL);
 8004fba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004fbc:	2b00      	cmp	r3, #0
 8004fbe:	d106      	bne.n	8004fce <rxSessionUpdate+0x5e>
 8004fc0:	4b3e      	ldr	r3, [pc, #248]	; (80050bc <rxSessionUpdate+0x14c>)
 8004fc2:	4a3a      	ldr	r2, [pc, #232]	; (80050ac <rxSessionUpdate+0x13c>)
 8004fc4:	f240 3175 	movw	r1, #885	; 0x375
 8004fc8:	4839      	ldr	r0, [pc, #228]	; (80050b0 <rxSessionUpdate+0x140>)
 8004fca:	f003 ff1f 	bl	8008e0c <__assert_func>
    CANARD_ASSERT(rxs->transfer_id <= CANARD_TRANSFER_ID_MAX);
 8004fce:	68bb      	ldr	r3, [r7, #8]
 8004fd0:	7d9b      	ldrb	r3, [r3, #22]
 8004fd2:	2b1f      	cmp	r3, #31
 8004fd4:	d906      	bls.n	8004fe4 <rxSessionUpdate+0x74>
 8004fd6:	4b3a      	ldr	r3, [pc, #232]	; (80050c0 <rxSessionUpdate+0x150>)
 8004fd8:	4a34      	ldr	r2, [pc, #208]	; (80050ac <rxSessionUpdate+0x13c>)
 8004fda:	f240 3176 	movw	r1, #886	; 0x376
 8004fde:	4834      	ldr	r0, [pc, #208]	; (80050b0 <rxSessionUpdate+0x140>)
 8004fe0:	f003 ff14 	bl	8008e0c <__assert_func>
    CANARD_ASSERT(frame->transfer_id <= CANARD_TRANSFER_ID_MAX);
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	7b9b      	ldrb	r3, [r3, #14]
 8004fe8:	2b1f      	cmp	r3, #31
 8004fea:	d906      	bls.n	8004ffa <rxSessionUpdate+0x8a>
 8004fec:	4b35      	ldr	r3, [pc, #212]	; (80050c4 <rxSessionUpdate+0x154>)
 8004fee:	4a2f      	ldr	r2, [pc, #188]	; (80050ac <rxSessionUpdate+0x13c>)
 8004ff0:	f240 3177 	movw	r1, #887	; 0x377
 8004ff4:	482e      	ldr	r0, [pc, #184]	; (80050b0 <rxSessionUpdate+0x140>)
 8004ff6:	f003 ff09 	bl	8008e0c <__assert_func>
    rxSessionSynchronize(rxs, frame, redundant_iface_index, transfer_id_timeout_usec);
 8004ffa:	78f9      	ldrb	r1, [r7, #3]
 8004ffc:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005000:	e9cd 2300 	strd	r2, r3, [sp]
 8005004:	460a      	mov	r2, r1
 8005006:	6879      	ldr	r1, [r7, #4]
 8005008:	68b8      	ldr	r0, [r7, #8]
 800500a:	f7ff fedf 	bl	8004dcc <rxSessionSynchronize>
    int8_t out = 0;
 800500e:	2300      	movs	r3, #0
 8005010:	75fb      	strb	r3, [r7, #23]
    // 3. The CRC of said multi-frame transfer happens to yield the correct residue when applied to the fragment
    //    of the payload contained in the last frame of the transfer (a CRC collision is in effect).
    // 4. The last frame of the multi-frame transfer is erroneously accepted even though it is malformed.
    // The correct_start check eliminates this failure mode by ensuring that the first frame is observed.
    // See https://github.com/OpenCyphal/libcanard/issues/189.
    const bool correct_iface  = (rxs->redundant_iface_index == redundant_iface_index);
 8005012:	68bb      	ldr	r3, [r7, #8]
 8005014:	7ddb      	ldrb	r3, [r3, #23]
 8005016:	78fa      	ldrb	r2, [r7, #3]
 8005018:	429a      	cmp	r2, r3
 800501a:	bf0c      	ite	eq
 800501c:	2301      	moveq	r3, #1
 800501e:	2300      	movne	r3, #0
 8005020:	75bb      	strb	r3, [r7, #22]
    const bool correct_toggle = (frame->toggle == rxs->toggle);
 8005022:	687b      	ldr	r3, [r7, #4]
 8005024:	7c5a      	ldrb	r2, [r3, #17]
 8005026:	68bb      	ldr	r3, [r7, #8]
 8005028:	7e1b      	ldrb	r3, [r3, #24]
 800502a:	429a      	cmp	r2, r3
 800502c:	bf0c      	ite	eq
 800502e:	2301      	moveq	r3, #1
 8005030:	2300      	movne	r3, #0
 8005032:	757b      	strb	r3, [r7, #21]
    const bool correct_tid    = (frame->transfer_id == rxs->transfer_id);
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	7b9a      	ldrb	r2, [r3, #14]
 8005038:	68bb      	ldr	r3, [r7, #8]
 800503a:	7d9b      	ldrb	r3, [r3, #22]
 800503c:	429a      	cmp	r2, r3
 800503e:	bf0c      	ite	eq
 8005040:	2301      	moveq	r3, #1
 8005042:	2300      	movne	r3, #0
 8005044:	753b      	strb	r3, [r7, #20]
    const bool correct_start  = frame->start_of_transfer  //
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	7bdb      	ldrb	r3, [r3, #15]
                                    ? (0 == rxs->total_payload_size)
                                    : (rxs->total_payload_size > 0);
 800504a:	2b00      	cmp	r3, #0
 800504c:	d007      	beq.n	800505e <rxSessionUpdate+0xee>
                                    ? (0 == rxs->total_payload_size)
 800504e:	68bb      	ldr	r3, [r7, #8]
 8005050:	689b      	ldr	r3, [r3, #8]
                                    : (rxs->total_payload_size > 0);
 8005052:	2b00      	cmp	r3, #0
 8005054:	bf0c      	ite	eq
 8005056:	2301      	moveq	r3, #1
 8005058:	2300      	movne	r3, #0
 800505a:	b2db      	uxtb	r3, r3
 800505c:	e006      	b.n	800506c <rxSessionUpdate+0xfc>
 800505e:	68bb      	ldr	r3, [r7, #8]
 8005060:	689b      	ldr	r3, [r3, #8]
 8005062:	2b00      	cmp	r3, #0
 8005064:	bf14      	ite	ne
 8005066:	2301      	movne	r3, #1
 8005068:	2300      	moveq	r3, #0
 800506a:	b2db      	uxtb	r3, r3
    const bool correct_start  = frame->start_of_transfer  //
 800506c:	74fb      	strb	r3, [r7, #19]
    if (correct_iface && correct_toggle && correct_tid && correct_start)
 800506e:	7dbb      	ldrb	r3, [r7, #22]
 8005070:	2b00      	cmp	r3, #0
 8005072:	d012      	beq.n	800509a <rxSessionUpdate+0x12a>
 8005074:	7d7b      	ldrb	r3, [r7, #21]
 8005076:	2b00      	cmp	r3, #0
 8005078:	d00f      	beq.n	800509a <rxSessionUpdate+0x12a>
 800507a:	7d3b      	ldrb	r3, [r7, #20]
 800507c:	2b00      	cmp	r3, #0
 800507e:	d00c      	beq.n	800509a <rxSessionUpdate+0x12a>
 8005080:	7cfb      	ldrb	r3, [r7, #19]
 8005082:	2b00      	cmp	r3, #0
 8005084:	d009      	beq.n	800509a <rxSessionUpdate+0x12a>
    {
        out = rxSessionAcceptFrame(ins, rxs, frame, extent, out_transfer);
 8005086:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005088:	9300      	str	r3, [sp, #0]
 800508a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800508c:	687a      	ldr	r2, [r7, #4]
 800508e:	68b9      	ldr	r1, [r7, #8]
 8005090:	68f8      	ldr	r0, [r7, #12]
 8005092:	f7ff fd75 	bl	8004b80 <rxSessionAcceptFrame>
 8005096:	4603      	mov	r3, r0
 8005098:	75fb      	strb	r3, [r7, #23]
    }
    return out;
 800509a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800509e:	4618      	mov	r0, r3
 80050a0:	3718      	adds	r7, #24
 80050a2:	46bd      	mov	sp, r7
 80050a4:	bd80      	pop	{r7, pc}
 80050a6:	bf00      	nop
 80050a8:	0800c6d8 	.word	0x0800c6d8
 80050ac:	0800d2c8 	.word	0x0800d2c8
 80050b0:	0800c514 	.word	0x0800c514
 80050b4:	0800ca34 	.word	0x0800ca34
 80050b8:	0800c96c 	.word	0x0800c96c
 80050bc:	0800c9e8 	.word	0x0800c9e8
 80050c0:	0800cbb0 	.word	0x0800cbb0
 80050c4:	0800cb08 	.word	0x0800cb08

080050c8 <rxAcceptFrame>:
CANARD_PRIVATE int8_t rxAcceptFrame(CanardInstance* const       ins,
                                    CanardRxSubscription* const subscription,
                                    const RxFrameModel* const   frame,
                                    const uint8_t               redundant_iface_index,
                                    CanardRxTransfer* const     out_transfer)
{
 80050c8:	b5b0      	push	{r4, r5, r7, lr}
 80050ca:	b08c      	sub	sp, #48	; 0x30
 80050cc:	af04      	add	r7, sp, #16
 80050ce:	60f8      	str	r0, [r7, #12]
 80050d0:	60b9      	str	r1, [r7, #8]
 80050d2:	607a      	str	r2, [r7, #4]
 80050d4:	70fb      	strb	r3, [r7, #3]
    CANARD_ASSERT(ins != NULL);
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d106      	bne.n	80050ea <rxAcceptFrame+0x22>
 80050dc:	4b85      	ldr	r3, [pc, #532]	; (80052f4 <rxAcceptFrame+0x22c>)
 80050de:	4a86      	ldr	r2, [pc, #536]	; (80052f8 <rxAcceptFrame+0x230>)
 80050e0:	f240 3196 	movw	r1, #918	; 0x396
 80050e4:	4885      	ldr	r0, [pc, #532]	; (80052fc <rxAcceptFrame+0x234>)
 80050e6:	f003 fe91 	bl	8008e0c <__assert_func>
    CANARD_ASSERT(subscription != NULL);
 80050ea:	68bb      	ldr	r3, [r7, #8]
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d106      	bne.n	80050fe <rxAcceptFrame+0x36>
 80050f0:	4b83      	ldr	r3, [pc, #524]	; (8005300 <rxAcceptFrame+0x238>)
 80050f2:	4a81      	ldr	r2, [pc, #516]	; (80052f8 <rxAcceptFrame+0x230>)
 80050f4:	f240 3197 	movw	r1, #919	; 0x397
 80050f8:	4880      	ldr	r0, [pc, #512]	; (80052fc <rxAcceptFrame+0x234>)
 80050fa:	f003 fe87 	bl	8008e0c <__assert_func>
    CANARD_ASSERT(subscription->port_id == frame->port_id);
 80050fe:	68bb      	ldr	r3, [r7, #8]
 8005100:	8b9a      	ldrh	r2, [r3, #28]
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	895b      	ldrh	r3, [r3, #10]
 8005106:	429a      	cmp	r2, r3
 8005108:	d006      	beq.n	8005118 <rxAcceptFrame+0x50>
 800510a:	4b7e      	ldr	r3, [pc, #504]	; (8005304 <rxAcceptFrame+0x23c>)
 800510c:	4a7a      	ldr	r2, [pc, #488]	; (80052f8 <rxAcceptFrame+0x230>)
 800510e:	f44f 7166 	mov.w	r1, #920	; 0x398
 8005112:	487a      	ldr	r0, [pc, #488]	; (80052fc <rxAcceptFrame+0x234>)
 8005114:	f003 fe7a 	bl	8008e0c <__assert_func>
    CANARD_ASSERT(frame != NULL);
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	2b00      	cmp	r3, #0
 800511c:	d106      	bne.n	800512c <rxAcceptFrame+0x64>
 800511e:	4b7a      	ldr	r3, [pc, #488]	; (8005308 <rxAcceptFrame+0x240>)
 8005120:	4a75      	ldr	r2, [pc, #468]	; (80052f8 <rxAcceptFrame+0x230>)
 8005122:	f240 3199 	movw	r1, #921	; 0x399
 8005126:	4875      	ldr	r0, [pc, #468]	; (80052fc <rxAcceptFrame+0x234>)
 8005128:	f003 fe70 	bl	8008e0c <__assert_func>
    CANARD_ASSERT(frame->payload != NULL);
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	699b      	ldr	r3, [r3, #24]
 8005130:	2b00      	cmp	r3, #0
 8005132:	d106      	bne.n	8005142 <rxAcceptFrame+0x7a>
 8005134:	4b75      	ldr	r3, [pc, #468]	; (800530c <rxAcceptFrame+0x244>)
 8005136:	4a70      	ldr	r2, [pc, #448]	; (80052f8 <rxAcceptFrame+0x230>)
 8005138:	f240 319a 	movw	r1, #922	; 0x39a
 800513c:	486f      	ldr	r0, [pc, #444]	; (80052fc <rxAcceptFrame+0x234>)
 800513e:	f003 fe65 	bl	8008e0c <__assert_func>
    CANARD_ASSERT(frame->transfer_id <= CANARD_TRANSFER_ID_MAX);
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	7b9b      	ldrb	r3, [r3, #14]
 8005146:	2b1f      	cmp	r3, #31
 8005148:	d906      	bls.n	8005158 <rxAcceptFrame+0x90>
 800514a:	4b71      	ldr	r3, [pc, #452]	; (8005310 <rxAcceptFrame+0x248>)
 800514c:	4a6a      	ldr	r2, [pc, #424]	; (80052f8 <rxAcceptFrame+0x230>)
 800514e:	f240 319b 	movw	r1, #923	; 0x39b
 8005152:	486a      	ldr	r0, [pc, #424]	; (80052fc <rxAcceptFrame+0x234>)
 8005154:	f003 fe5a 	bl	8008e0c <__assert_func>
    CANARD_ASSERT((CANARD_NODE_ID_UNSET == frame->destination_node_id) || (ins->node_id == frame->destination_node_id));
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	7b5b      	ldrb	r3, [r3, #13]
 800515c:	2bff      	cmp	r3, #255	; 0xff
 800515e:	d00c      	beq.n	800517a <rxAcceptFrame+0xb2>
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	791a      	ldrb	r2, [r3, #4]
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	7b5b      	ldrb	r3, [r3, #13]
 8005168:	429a      	cmp	r2, r3
 800516a:	d006      	beq.n	800517a <rxAcceptFrame+0xb2>
 800516c:	4b69      	ldr	r3, [pc, #420]	; (8005314 <rxAcceptFrame+0x24c>)
 800516e:	4a62      	ldr	r2, [pc, #392]	; (80052f8 <rxAcceptFrame+0x230>)
 8005170:	f44f 7167 	mov.w	r1, #924	; 0x39c
 8005174:	4861      	ldr	r0, [pc, #388]	; (80052fc <rxAcceptFrame+0x234>)
 8005176:	f003 fe49 	bl	8008e0c <__assert_func>
    CANARD_ASSERT(out_transfer != NULL);
 800517a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800517c:	2b00      	cmp	r3, #0
 800517e:	d106      	bne.n	800518e <rxAcceptFrame+0xc6>
 8005180:	4b65      	ldr	r3, [pc, #404]	; (8005318 <rxAcceptFrame+0x250>)
 8005182:	4a5d      	ldr	r2, [pc, #372]	; (80052f8 <rxAcceptFrame+0x230>)
 8005184:	f240 319d 	movw	r1, #925	; 0x39d
 8005188:	485c      	ldr	r0, [pc, #368]	; (80052fc <rxAcceptFrame+0x234>)
 800518a:	f003 fe3f 	bl	8008e0c <__assert_func>

    int8_t out = 0;
 800518e:	2300      	movs	r3, #0
 8005190:	77fb      	strb	r3, [r7, #31]
    if (frame->source_node_id <= CANARD_NODE_ID_MAX)
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	7b1b      	ldrb	r3, [r3, #12]
 8005196:	b25b      	sxtb	r3, r3
 8005198:	2b00      	cmp	r3, #0
 800519a:	db6c      	blt.n	8005276 <rxAcceptFrame+0x1ae>
    {
        // If such session does not exist, create it. This only makes sense if this is the first frame of a
        // transfer, otherwise, we won't be able to receive the transfer anyway so we don't bother.
        if ((NULL == subscription->sessions[frame->source_node_id]) && frame->start_of_transfer)
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	7b1b      	ldrb	r3, [r3, #12]
 80051a0:	68ba      	ldr	r2, [r7, #8]
 80051a2:	3308      	adds	r3, #8
 80051a4:	009b      	lsls	r3, r3, #2
 80051a6:	4413      	add	r3, r2
 80051a8:	685b      	ldr	r3, [r3, #4]
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d134      	bne.n	8005218 <rxAcceptFrame+0x150>
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	7bdb      	ldrb	r3, [r3, #15]
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d030      	beq.n	8005218 <rxAcceptFrame+0x150>
        {
            CanardInternalRxSession* const rxs =
                (CanardInternalRxSession*) ins->memory_allocate(ins, sizeof(CanardInternalRxSession));
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	689b      	ldr	r3, [r3, #8]
 80051ba:	2120      	movs	r1, #32
 80051bc:	68f8      	ldr	r0, [r7, #12]
 80051be:	4798      	blx	r3
 80051c0:	6138      	str	r0, [r7, #16]
            subscription->sessions[frame->source_node_id] = rxs;
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	7b1b      	ldrb	r3, [r3, #12]
 80051c6:	68ba      	ldr	r2, [r7, #8]
 80051c8:	3308      	adds	r3, #8
 80051ca:	009b      	lsls	r3, r3, #2
 80051cc:	4413      	add	r3, r2
 80051ce:	693a      	ldr	r2, [r7, #16]
 80051d0:	605a      	str	r2, [r3, #4]
            if (rxs != NULL)
 80051d2:	693b      	ldr	r3, [r7, #16]
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d01d      	beq.n	8005214 <rxAcceptFrame+0x14c>
            {
                rxs->transfer_timestamp_usec = frame->timestamp_usec;
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051de:	6939      	ldr	r1, [r7, #16]
 80051e0:	e9c1 2300 	strd	r2, r3, [r1]
                rxs->total_payload_size      = 0U;
 80051e4:	693b      	ldr	r3, [r7, #16]
 80051e6:	2200      	movs	r2, #0
 80051e8:	609a      	str	r2, [r3, #8]
                rxs->payload_size            = 0U;
 80051ea:	693b      	ldr	r3, [r7, #16]
 80051ec:	2200      	movs	r2, #0
 80051ee:	60da      	str	r2, [r3, #12]
                rxs->payload                 = NULL;
 80051f0:	693b      	ldr	r3, [r7, #16]
 80051f2:	2200      	movs	r2, #0
 80051f4:	611a      	str	r2, [r3, #16]
                rxs->calculated_crc          = CRC_INITIAL;
 80051f6:	693b      	ldr	r3, [r7, #16]
 80051f8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80051fc:	829a      	strh	r2, [r3, #20]
                rxs->transfer_id             = frame->transfer_id;
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	7b9a      	ldrb	r2, [r3, #14]
 8005202:	693b      	ldr	r3, [r7, #16]
 8005204:	759a      	strb	r2, [r3, #22]
                rxs->redundant_iface_index   = redundant_iface_index;
 8005206:	693b      	ldr	r3, [r7, #16]
 8005208:	78fa      	ldrb	r2, [r7, #3]
 800520a:	75da      	strb	r2, [r3, #23]
                rxs->toggle                  = INITIAL_TOGGLE_STATE;
 800520c:	693b      	ldr	r3, [r7, #16]
 800520e:	2201      	movs	r2, #1
 8005210:	761a      	strb	r2, [r3, #24]
 8005212:	e001      	b.n	8005218 <rxAcceptFrame+0x150>
            }
            else
            {
                out = -CANARD_ERROR_OUT_OF_MEMORY;
 8005214:	23fd      	movs	r3, #253	; 0xfd
 8005216:	77fb      	strb	r3, [r7, #31]
            }
        }
        // There are two possible reasons why the session may not exist: 1. OOM; 2. SOT-miss.
        if (subscription->sessions[frame->source_node_id] != NULL)
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	7b1b      	ldrb	r3, [r3, #12]
 800521c:	68ba      	ldr	r2, [r7, #8]
 800521e:	3308      	adds	r3, #8
 8005220:	009b      	lsls	r3, r3, #2
 8005222:	4413      	add	r3, r2
 8005224:	685b      	ldr	r3, [r3, #4]
 8005226:	2b00      	cmp	r3, #0
 8005228:	d05e      	beq.n	80052e8 <rxAcceptFrame+0x220>
        {
            CANARD_ASSERT(out == 0);
 800522a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800522e:	2b00      	cmp	r3, #0
 8005230:	d006      	beq.n	8005240 <rxAcceptFrame+0x178>
 8005232:	4b3a      	ldr	r3, [pc, #232]	; (800531c <rxAcceptFrame+0x254>)
 8005234:	4a30      	ldr	r2, [pc, #192]	; (80052f8 <rxAcceptFrame+0x230>)
 8005236:	f44f 716f 	mov.w	r1, #956	; 0x3bc
 800523a:	4830      	ldr	r0, [pc, #192]	; (80052fc <rxAcceptFrame+0x234>)
 800523c:	f003 fde6 	bl	8008e0c <__assert_func>
            out = rxSessionUpdate(ins,
                                  subscription->sessions[frame->source_node_id],
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	7b1b      	ldrb	r3, [r3, #12]
 8005244:	68ba      	ldr	r2, [r7, #8]
 8005246:	3308      	adds	r3, #8
 8005248:	009b      	lsls	r3, r3, #2
 800524a:	4413      	add	r3, r2
 800524c:	685c      	ldr	r4, [r3, #4]
            out = rxSessionUpdate(ins,
 800524e:	68bb      	ldr	r3, [r7, #8]
 8005250:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8005254:	68b9      	ldr	r1, [r7, #8]
 8005256:	6989      	ldr	r1, [r1, #24]
 8005258:	78fd      	ldrb	r5, [r7, #3]
 800525a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800525c:	9003      	str	r0, [sp, #12]
 800525e:	9102      	str	r1, [sp, #8]
 8005260:	e9cd 2300 	strd	r2, r3, [sp]
 8005264:	462b      	mov	r3, r5
 8005266:	687a      	ldr	r2, [r7, #4]
 8005268:	4621      	mov	r1, r4
 800526a:	68f8      	ldr	r0, [r7, #12]
 800526c:	f7ff fe80 	bl	8004f70 <rxSessionUpdate>
 8005270:	4603      	mov	r3, r0
 8005272:	77fb      	strb	r3, [r7, #31]
 8005274:	e038      	b.n	80052e8 <rxAcceptFrame+0x220>
                                  out_transfer);
        }
    }
    else
    {
        CANARD_ASSERT(frame->source_node_id == CANARD_NODE_ID_UNSET);
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	7b1b      	ldrb	r3, [r3, #12]
 800527a:	2bff      	cmp	r3, #255	; 0xff
 800527c:	d006      	beq.n	800528c <rxAcceptFrame+0x1c4>
 800527e:	4b28      	ldr	r3, [pc, #160]	; (8005320 <rxAcceptFrame+0x258>)
 8005280:	4a1d      	ldr	r2, [pc, #116]	; (80052f8 <rxAcceptFrame+0x230>)
 8005282:	f44f 7172 	mov.w	r1, #968	; 0x3c8
 8005286:	481d      	ldr	r0, [pc, #116]	; (80052fc <rxAcceptFrame+0x234>)
 8005288:	f003 fdc0 	bl	8008e0c <__assert_func>
        // Anonymous transfers are stateless. No need to update the state machine, just blindly accept it.
        // We have to copy the data into an allocated storage because the API expects it: the lifetime shall be
        // independent of the input data and the memory shall be free-able.
        const size_t payload_size =
            (subscription->extent < frame->payload_size) ? subscription->extent : frame->payload_size;
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	695a      	ldr	r2, [r3, #20]
 8005290:	68bb      	ldr	r3, [r7, #8]
 8005292:	699b      	ldr	r3, [r3, #24]
        const size_t payload_size =
 8005294:	4293      	cmp	r3, r2
 8005296:	bf28      	it	cs
 8005298:	4613      	movcs	r3, r2
 800529a:	61bb      	str	r3, [r7, #24]
        void* const payload = ins->memory_allocate(ins, payload_size);
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	689b      	ldr	r3, [r3, #8]
 80052a0:	69b9      	ldr	r1, [r7, #24]
 80052a2:	68f8      	ldr	r0, [r7, #12]
 80052a4:	4798      	blx	r3
 80052a6:	6178      	str	r0, [r7, #20]
        if (payload != NULL)
 80052a8:	697b      	ldr	r3, [r7, #20]
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d01a      	beq.n	80052e4 <rxAcceptFrame+0x21c>
        {
            rxInitTransferMetadataFromFrame(frame, &out_transfer->metadata);
 80052ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052b0:	4619      	mov	r1, r3
 80052b2:	6878      	ldr	r0, [r7, #4]
 80052b4:	f7ff faaa 	bl	800480c <rxInitTransferMetadataFromFrame>
            out_transfer->timestamp_usec = frame->timestamp_usec;
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052be:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80052c0:	e9c1 2302 	strd	r2, r3, [r1, #8]
            out_transfer->payload_size   = payload_size;
 80052c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052c6:	69ba      	ldr	r2, [r7, #24]
 80052c8:	611a      	str	r2, [r3, #16]
            out_transfer->payload        = payload;
 80052ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052cc:	697a      	ldr	r2, [r7, #20]
 80052ce:	615a      	str	r2, [r3, #20]
            // Clang-Tidy raises an error recommending the use of memcpy_s() instead.
            // We ignore it because the safe functions are poorly supported; reliance on them may limit the portability.
            (void) memcpy(payload, frame->payload, payload_size);  // NOLINT
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	699b      	ldr	r3, [r3, #24]
 80052d4:	69ba      	ldr	r2, [r7, #24]
 80052d6:	4619      	mov	r1, r3
 80052d8:	6978      	ldr	r0, [r7, #20]
 80052da:	f004 fcec 	bl	8009cb6 <memcpy>
            out = 1;
 80052de:	2301      	movs	r3, #1
 80052e0:	77fb      	strb	r3, [r7, #31]
 80052e2:	e001      	b.n	80052e8 <rxAcceptFrame+0x220>
        }
        else
        {
            out = -CANARD_ERROR_OUT_OF_MEMORY;
 80052e4:	23fd      	movs	r3, #253	; 0xfd
 80052e6:	77fb      	strb	r3, [r7, #31]
        }
    }
    return out;
 80052e8:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80052ec:	4618      	mov	r0, r3
 80052ee:	3720      	adds	r7, #32
 80052f0:	46bd      	mov	sp, r7
 80052f2:	bdb0      	pop	{r4, r5, r7, pc}
 80052f4:	0800c6d8 	.word	0x0800c6d8
 80052f8:	0800d2b8 	.word	0x0800d2b8
 80052fc:	0800c514 	.word	0x0800c514
 8005300:	0800cbf4 	.word	0x0800cbf4
 8005304:	0800cc10 	.word	0x0800cc10
 8005308:	0800c96c 	.word	0x0800c96c
 800530c:	0800c9c8 	.word	0x0800c9c8
 8005310:	0800cb08 	.word	0x0800cb08
 8005314:	0800cc38 	.word	0x0800cc38
 8005318:	0800c9e8 	.word	0x0800c9e8
 800531c:	0800cc90 	.word	0x0800cc90
 8005320:	0800cc9c 	.word	0x0800cc9c

08005324 <rxSubscriptionPredicateOnPortID>:

CANARD_PRIVATE int8_t
rxSubscriptionPredicateOnPortID(void* const user_reference,  // NOSONAR Cavl API requires pointer to non-const.
                                const CanardTreeNode* const node)
{
 8005324:	b480      	push	{r7}
 8005326:	b085      	sub	sp, #20
 8005328:	af00      	add	r7, sp, #0
 800532a:	6078      	str	r0, [r7, #4]
 800532c:	6039      	str	r1, [r7, #0]
    const CanardPortID  sought    = *((const CanardPortID*) user_reference);
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	881b      	ldrh	r3, [r3, #0]
 8005332:	81fb      	strh	r3, [r7, #14]
    const CanardPortID  other     = ((const CanardRxSubscription*) (const void*) node)->port_id;
 8005334:	683b      	ldr	r3, [r7, #0]
 8005336:	8b9b      	ldrh	r3, [r3, #28]
 8005338:	81bb      	strh	r3, [r7, #12]
    static const int8_t NegPos[2] = {-1, +1};
    // Clang-Tidy mistakenly identifies a narrowing cast to int8_t here, which is incorrect.
    return (sought == other) ? 0 : NegPos[sought > other];  // NOLINT no narrowing conversion is taking place here
 800533a:	89fa      	ldrh	r2, [r7, #14]
 800533c:	89bb      	ldrh	r3, [r7, #12]
 800533e:	429a      	cmp	r2, r3
 8005340:	d00a      	beq.n	8005358 <rxSubscriptionPredicateOnPortID+0x34>
 8005342:	89fa      	ldrh	r2, [r7, #14]
 8005344:	89bb      	ldrh	r3, [r7, #12]
 8005346:	429a      	cmp	r2, r3
 8005348:	bf8c      	ite	hi
 800534a:	2301      	movhi	r3, #1
 800534c:	2300      	movls	r3, #0
 800534e:	b2db      	uxtb	r3, r3
 8005350:	461a      	mov	r2, r3
 8005352:	4b05      	ldr	r3, [pc, #20]	; (8005368 <rxSubscriptionPredicateOnPortID+0x44>)
 8005354:	569b      	ldrsb	r3, [r3, r2]
 8005356:	e000      	b.n	800535a <rxSubscriptionPredicateOnPortID+0x36>
 8005358:	2300      	movs	r3, #0
}
 800535a:	4618      	mov	r0, r3
 800535c:	3714      	adds	r7, #20
 800535e:	46bd      	mov	sp, r7
 8005360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005364:	4770      	bx	lr
 8005366:	bf00      	nop
 8005368:	0800d2a4 	.word	0x0800d2a4

0800536c <rxSubscriptionPredicateOnStruct>:

CANARD_PRIVATE int8_t
rxSubscriptionPredicateOnStruct(void* const user_reference,  // NOSONAR Cavl API requires pointer to non-const.
                                const CanardTreeNode* const node)
{
 800536c:	b580      	push	{r7, lr}
 800536e:	b082      	sub	sp, #8
 8005370:	af00      	add	r7, sp, #0
 8005372:	6078      	str	r0, [r7, #4]
 8005374:	6039      	str	r1, [r7, #0]
    return rxSubscriptionPredicateOnPortID(&((CanardRxSubscription*) user_reference)->port_id, node);
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	331c      	adds	r3, #28
 800537a:	6839      	ldr	r1, [r7, #0]
 800537c:	4618      	mov	r0, r3
 800537e:	f7ff ffd1 	bl	8005324 <rxSubscriptionPredicateOnPortID>
 8005382:	4603      	mov	r3, r0
}
 8005384:	4618      	mov	r0, r3
 8005386:	3708      	adds	r7, #8
 8005388:	46bd      	mov	sp, r7
 800538a:	bd80      	pop	{r7, pc}

0800538c <canardInit>:
    14, 14, 14, 14, 14, 14, 14, 14, 14, 14, 14, 14, 14, 14, 14, 14,  // 33-48
    15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15, 15,  // 49-64
};

CanardInstance canardInit(const CanardMemoryAllocate memory_allocate, const CanardMemoryFree memory_free)
{
 800538c:	b5b0      	push	{r4, r5, r7, lr}
 800538e:	b08c      	sub	sp, #48	; 0x30
 8005390:	af00      	add	r7, sp, #0
 8005392:	60f8      	str	r0, [r7, #12]
 8005394:	60b9      	str	r1, [r7, #8]
 8005396:	607a      	str	r2, [r7, #4]
    CANARD_ASSERT(memory_allocate != NULL);
 8005398:	68bb      	ldr	r3, [r7, #8]
 800539a:	2b00      	cmp	r3, #0
 800539c:	d106      	bne.n	80053ac <canardInit+0x20>
 800539e:	4b16      	ldr	r3, [pc, #88]	; (80053f8 <canardInit+0x6c>)
 80053a0:	4a16      	ldr	r2, [pc, #88]	; (80053fc <canardInit+0x70>)
 80053a2:	f240 4104 	movw	r1, #1028	; 0x404
 80053a6:	4816      	ldr	r0, [pc, #88]	; (8005400 <canardInit+0x74>)
 80053a8:	f003 fd30 	bl	8008e0c <__assert_func>
    CANARD_ASSERT(memory_free != NULL);
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	2b00      	cmp	r3, #0
 80053b0:	d106      	bne.n	80053c0 <canardInit+0x34>
 80053b2:	4b14      	ldr	r3, [pc, #80]	; (8005404 <canardInit+0x78>)
 80053b4:	4a11      	ldr	r2, [pc, #68]	; (80053fc <canardInit+0x70>)
 80053b6:	f240 4105 	movw	r1, #1029	; 0x405
 80053ba:	4811      	ldr	r0, [pc, #68]	; (8005400 <canardInit+0x74>)
 80053bc:	f003 fd26 	bl	8008e0c <__assert_func>
    const CanardInstance out = {
 80053c0:	2300      	movs	r3, #0
 80053c2:	617b      	str	r3, [r7, #20]
 80053c4:	23ff      	movs	r3, #255	; 0xff
 80053c6:	763b      	strb	r3, [r7, #24]
 80053c8:	68bb      	ldr	r3, [r7, #8]
 80053ca:	61fb      	str	r3, [r7, #28]
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	623b      	str	r3, [r7, #32]
 80053d0:	2300      	movs	r3, #0
 80053d2:	627b      	str	r3, [r7, #36]	; 0x24
 80053d4:	2300      	movs	r3, #0
 80053d6:	62bb      	str	r3, [r7, #40]	; 0x28
 80053d8:	2300      	movs	r3, #0
 80053da:	62fb      	str	r3, [r7, #44]	; 0x2c
        .node_id          = CANARD_NODE_ID_UNSET,
        .memory_allocate  = memory_allocate,
        .memory_free      = memory_free,
        .rx_subscriptions = {NULL, NULL, NULL},
    };
    return out;
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	461d      	mov	r5, r3
 80053e0:	f107 0414 	add.w	r4, r7, #20
 80053e4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80053e6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80053e8:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 80053ec:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 80053f0:	68f8      	ldr	r0, [r7, #12]
 80053f2:	3730      	adds	r7, #48	; 0x30
 80053f4:	46bd      	mov	sp, r7
 80053f6:	bdb0      	pop	{r4, r5, r7, pc}
 80053f8:	0800ccbc 	.word	0x0800ccbc
 80053fc:	0800d12c 	.word	0x0800d12c
 8005400:	0800c514 	.word	0x0800c514
 8005404:	0800ccdc 	.word	0x0800ccdc

08005408 <canardTxInit>:

CanardTxQueue canardTxInit(const size_t capacity, const size_t mtu_bytes)
{
 8005408:	b4b0      	push	{r4, r5, r7}
 800540a:	b08b      	sub	sp, #44	; 0x2c
 800540c:	af00      	add	r7, sp, #0
 800540e:	60f8      	str	r0, [r7, #12]
 8005410:	60b9      	str	r1, [r7, #8]
 8005412:	607a      	str	r2, [r7, #4]
    CanardTxQueue out = {
 8005414:	68bb      	ldr	r3, [r7, #8]
 8005416:	617b      	str	r3, [r7, #20]
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	61bb      	str	r3, [r7, #24]
 800541c:	2300      	movs	r3, #0
 800541e:	61fb      	str	r3, [r7, #28]
 8005420:	2300      	movs	r3, #0
 8005422:	623b      	str	r3, [r7, #32]
 8005424:	2300      	movs	r3, #0
 8005426:	627b      	str	r3, [r7, #36]	; 0x24
        .mtu_bytes      = mtu_bytes,
        .size           = 0,
        .root           = NULL,
        .user_reference = NULL,
    };
    return out;
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	461d      	mov	r5, r3
 800542c:	f107 0414 	add.w	r4, r7, #20
 8005430:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005432:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005434:	6823      	ldr	r3, [r4, #0]
 8005436:	602b      	str	r3, [r5, #0]
}
 8005438:	68f8      	ldr	r0, [r7, #12]
 800543a:	372c      	adds	r7, #44	; 0x2c
 800543c:	46bd      	mov	sp, r7
 800543e:	bcb0      	pop	{r4, r5, r7}
 8005440:	4770      	bx	lr
	...

08005444 <canardTxPush>:
                     CanardInstance* const               ins,
                     const CanardMicrosecond             tx_deadline_usec,
                     const CanardTransferMetadata* const metadata,
                     const size_t                        payload_size,
                     const void* const                   payload)
{
 8005444:	b580      	push	{r7, lr}
 8005446:	b08e      	sub	sp, #56	; 0x38
 8005448:	af06      	add	r7, sp, #24
 800544a:	60f8      	str	r0, [r7, #12]
 800544c:	60b9      	str	r1, [r7, #8]
 800544e:	e9c7 2300 	strd	r2, r3, [r7]
    int32_t out = -CANARD_ERROR_INVALID_ARGUMENT;
 8005452:	f06f 0301 	mvn.w	r3, #1
 8005456:	61fb      	str	r3, [r7, #28]
    if ((ins != NULL) && (que != NULL) && (metadata != NULL) && ((payload != NULL) || (0U == payload_size)))
 8005458:	68bb      	ldr	r3, [r7, #8]
 800545a:	2b00      	cmp	r3, #0
 800545c:	d062      	beq.n	8005524 <canardTxPush+0xe0>
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	2b00      	cmp	r3, #0
 8005462:	d05f      	beq.n	8005524 <canardTxPush+0xe0>
 8005464:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005466:	2b00      	cmp	r3, #0
 8005468:	d05c      	beq.n	8005524 <canardTxPush+0xe0>
 800546a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800546c:	2b00      	cmp	r3, #0
 800546e:	d102      	bne.n	8005476 <canardTxPush+0x32>
 8005470:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005472:	2b00      	cmp	r3, #0
 8005474:	d156      	bne.n	8005524 <canardTxPush+0xe0>
    {
        const size_t  pl_mtu       = adjustPresentationLayerMTU(que->mtu_bytes);
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	685b      	ldr	r3, [r3, #4]
 800547a:	4618      	mov	r0, r3
 800547c:	f7fe fb7a 	bl	8003b74 <adjustPresentationLayerMTU>
 8005480:	61b8      	str	r0, [r7, #24]
        const int32_t maybe_can_id = txMakeCANID(metadata, payload_size, payload, ins->node_id, pl_mtu);
 8005482:	68bb      	ldr	r3, [r7, #8]
 8005484:	791a      	ldrb	r2, [r3, #4]
 8005486:	69bb      	ldr	r3, [r7, #24]
 8005488:	9300      	str	r3, [sp, #0]
 800548a:	4613      	mov	r3, r2
 800548c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800548e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005490:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005492:	f7fe fb9f 	bl	8003bd4 <txMakeCANID>
 8005496:	6178      	str	r0, [r7, #20]
        if (maybe_can_id >= 0)
 8005498:	697b      	ldr	r3, [r7, #20]
 800549a:	2b00      	cmp	r3, #0
 800549c:	db40      	blt.n	8005520 <canardTxPush+0xdc>
        {
            if (payload_size <= pl_mtu)
 800549e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80054a0:	69bb      	ldr	r3, [r7, #24]
 80054a2:	429a      	cmp	r2, r3
 80054a4:	d81c      	bhi.n	80054e0 <canardTxPush+0x9c>
            {
                out = txPushSingleFrame(que,
 80054a6:	697b      	ldr	r3, [r7, #20]
                                        ins,
                                        tx_deadline_usec,
                                        (uint32_t) maybe_can_id,
                                        metadata->transfer_id,
 80054a8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80054aa:	7952      	ldrb	r2, [r2, #5]
                out = txPushSingleFrame(que,
 80054ac:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80054ae:	9103      	str	r1, [sp, #12]
 80054b0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80054b2:	9102      	str	r1, [sp, #8]
 80054b4:	9201      	str	r2, [sp, #4]
 80054b6:	9300      	str	r3, [sp, #0]
 80054b8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80054bc:	68b9      	ldr	r1, [r7, #8]
 80054be:	68f8      	ldr	r0, [r7, #12]
 80054c0:	f7fe fd52 	bl	8003f68 <txPushSingleFrame>
 80054c4:	61f8      	str	r0, [r7, #28]
                                        payload_size,
                                        payload);
                CANARD_ASSERT((out < 0) || (out == 1));
 80054c6:	69fb      	ldr	r3, [r7, #28]
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	db2b      	blt.n	8005524 <canardTxPush+0xe0>
 80054cc:	69fb      	ldr	r3, [r7, #28]
 80054ce:	2b01      	cmp	r3, #1
 80054d0:	d028      	beq.n	8005524 <canardTxPush+0xe0>
 80054d2:	4b1c      	ldr	r3, [pc, #112]	; (8005544 <canardTxPush+0x100>)
 80054d4:	4a1c      	ldr	r2, [pc, #112]	; (8005548 <canardTxPush+0x104>)
 80054d6:	f240 4133 	movw	r1, #1075	; 0x433
 80054da:	481c      	ldr	r0, [pc, #112]	; (800554c <canardTxPush+0x108>)
 80054dc:	f003 fc96 	bl	8008e0c <__assert_func>
            }
            else
            {
                out = txPushMultiFrame(que,
 80054e0:	697b      	ldr	r3, [r7, #20]
                                       ins,
                                       pl_mtu,
                                       tx_deadline_usec,
                                       (uint32_t) maybe_can_id,
                                       metadata->transfer_id,
 80054e2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80054e4:	7952      	ldrb	r2, [r2, #5]
                out = txPushMultiFrame(que,
 80054e6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80054e8:	9105      	str	r1, [sp, #20]
 80054ea:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80054ec:	9104      	str	r1, [sp, #16]
 80054ee:	9203      	str	r2, [sp, #12]
 80054f0:	9302      	str	r3, [sp, #8]
 80054f2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80054f6:	e9cd 2300 	strd	r2, r3, [sp]
 80054fa:	69ba      	ldr	r2, [r7, #24]
 80054fc:	68b9      	ldr	r1, [r7, #8]
 80054fe:	68f8      	ldr	r0, [r7, #12]
 8005500:	f7fe ff4c 	bl	800439c <txPushMultiFrame>
 8005504:	61f8      	str	r0, [r7, #28]
                                       payload_size,
                                       payload);
                CANARD_ASSERT((out < 0) || (out >= 2));
 8005506:	69fb      	ldr	r3, [r7, #28]
 8005508:	2b00      	cmp	r3, #0
 800550a:	db0b      	blt.n	8005524 <canardTxPush+0xe0>
 800550c:	69fb      	ldr	r3, [r7, #28]
 800550e:	2b01      	cmp	r3, #1
 8005510:	dc08      	bgt.n	8005524 <canardTxPush+0xe0>
 8005512:	4b0f      	ldr	r3, [pc, #60]	; (8005550 <canardTxPush+0x10c>)
 8005514:	4a0c      	ldr	r2, [pc, #48]	; (8005548 <canardTxPush+0x104>)
 8005516:	f240 413f 	movw	r1, #1087	; 0x43f
 800551a:	480c      	ldr	r0, [pc, #48]	; (800554c <canardTxPush+0x108>)
 800551c:	f003 fc76 	bl	8008e0c <__assert_func>
            }
        }
        else
        {
            out = maybe_can_id;
 8005520:	697b      	ldr	r3, [r7, #20]
 8005522:	61fb      	str	r3, [r7, #28]
        }
    }
    CANARD_ASSERT(out != 0);
 8005524:	69fb      	ldr	r3, [r7, #28]
 8005526:	2b00      	cmp	r3, #0
 8005528:	d106      	bne.n	8005538 <canardTxPush+0xf4>
 800552a:	4b0a      	ldr	r3, [pc, #40]	; (8005554 <canardTxPush+0x110>)
 800552c:	4a06      	ldr	r2, [pc, #24]	; (8005548 <canardTxPush+0x104>)
 800552e:	f240 4147 	movw	r1, #1095	; 0x447
 8005532:	4806      	ldr	r0, [pc, #24]	; (800554c <canardTxPush+0x108>)
 8005534:	f003 fc6a 	bl	8008e0c <__assert_func>
    return out;
 8005538:	69fb      	ldr	r3, [r7, #28]
}
 800553a:	4618      	mov	r0, r3
 800553c:	3720      	adds	r7, #32
 800553e:	46bd      	mov	sp, r7
 8005540:	bd80      	pop	{r7, pc}
 8005542:	bf00      	nop
 8005544:	0800c810 	.word	0x0800c810
 8005548:	0800d138 	.word	0x0800d138
 800554c:	0800c514 	.word	0x0800c514
 8005550:	0800c954 	.word	0x0800c954
 8005554:	0800ccf8 	.word	0x0800ccf8

08005558 <canardTxPeek>:

const CanardTxQueueItem* canardTxPeek(const CanardTxQueue* const que)
{
 8005558:	b580      	push	{r7, lr}
 800555a:	b084      	sub	sp, #16
 800555c:	af00      	add	r7, sp, #0
 800555e:	6078      	str	r0, [r7, #4]
    const CanardTxQueueItem* out = NULL;
 8005560:	2300      	movs	r3, #0
 8005562:	60fb      	str	r3, [r7, #12]
    if (que != NULL)
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	2b00      	cmp	r3, #0
 8005568:	d006      	beq.n	8005578 <canardTxPeek+0x20>
    {
        // Paragraph 6.7.2.1.15 of the C standard says:
        //     A pointer to a structure object, suitably converted, points to its initial member, and vice versa.
        out = (const CanardTxQueueItem*) (void*) cavlFindExtremum(que->root, false);
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	68db      	ldr	r3, [r3, #12]
 800556e:	2100      	movs	r1, #0
 8005570:	4618      	mov	r0, r3
 8005572:	f7fd fe96 	bl	80032a2 <cavlFindExtremum>
 8005576:	60f8      	str	r0, [r7, #12]
    }
    return out;
 8005578:	68fb      	ldr	r3, [r7, #12]
}
 800557a:	4618      	mov	r0, r3
 800557c:	3710      	adds	r7, #16
 800557e:	46bd      	mov	sp, r7
 8005580:	bd80      	pop	{r7, pc}

08005582 <canardTxPop>:

CanardTxQueueItem* canardTxPop(CanardTxQueue* const que, const CanardTxQueueItem* const item)
{
 8005582:	b580      	push	{r7, lr}
 8005584:	b084      	sub	sp, #16
 8005586:	af00      	add	r7, sp, #0
 8005588:	6078      	str	r0, [r7, #4]
 800558a:	6039      	str	r1, [r7, #0]
    CanardTxQueueItem* out = NULL;
 800558c:	2300      	movs	r3, #0
 800558e:	60fb      	str	r3, [r7, #12]
    if ((que != NULL) && (item != NULL))
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	2b00      	cmp	r3, #0
 8005594:	d010      	beq.n	80055b8 <canardTxPop+0x36>
 8005596:	683b      	ldr	r3, [r7, #0]
 8005598:	2b00      	cmp	r3, #0
 800559a:	d00d      	beq.n	80055b8 <canardTxPop+0x36>
    {
        // Intentional violation of MISRA: casting away const qualifier. This is considered safe because the API
        // contract dictates that the pointer shall point to a mutable entity in RAM previously allocated by the
        // memory manager. It is difficult to avoid this cast in this context.
        out = (CanardTxQueueItem*) item;  // NOSONAR casting away const qualifier.
 800559c:	683b      	ldr	r3, [r7, #0]
 800559e:	60fb      	str	r3, [r7, #12]
        // Paragraph 6.7.2.1.15 of the C standard says:
        //     A pointer to a structure object, suitably converted, points to its initial member, and vice versa.
        // Note that the highest-priority frame is always a leaf node in the AVL tree, which means that it is very
        // cheap to remove.
        cavlRemove(&que->root, &item->base);
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	330c      	adds	r3, #12
 80055a4:	683a      	ldr	r2, [r7, #0]
 80055a6:	4611      	mov	r1, r2
 80055a8:	4618      	mov	r0, r3
 80055aa:	f7fe f8cf 	bl	800374c <cavlRemove>
        que->size--;
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	689b      	ldr	r3, [r3, #8]
 80055b2:	1e5a      	subs	r2, r3, #1
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	609a      	str	r2, [r3, #8]
    }
    return out;
 80055b8:	68fb      	ldr	r3, [r7, #12]
}
 80055ba:	4618      	mov	r0, r3
 80055bc:	3710      	adds	r7, #16
 80055be:	46bd      	mov	sp, r7
 80055c0:	bd80      	pop	{r7, pc}
	...

080055c4 <canardRxAccept>:
                      const CanardMicrosecond      timestamp_usec,
                      const CanardFrame* const     frame,
                      const uint8_t                redundant_iface_index,
                      CanardRxTransfer* const      out_transfer,
                      CanardRxSubscription** const out_subscription)
{
 80055c4:	b580      	push	{r7, lr}
 80055c6:	b090      	sub	sp, #64	; 0x40
 80055c8:	af02      	add	r7, sp, #8
 80055ca:	60f8      	str	r0, [r7, #12]
 80055cc:	e9c7 2300 	strd	r2, r3, [r7]
    int8_t out = -CANARD_ERROR_INVALID_ARGUMENT;
 80055d0:	23fe      	movs	r3, #254	; 0xfe
 80055d2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    if ((ins != NULL) && (out_transfer != NULL) && (frame != NULL) && (frame->extended_can_id <= CAN_EXT_ID_MASK) &&
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d068      	beq.n	80056ae <canardRxAccept+0xea>
 80055dc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d065      	beq.n	80056ae <canardRxAccept+0xea>
 80055e2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d062      	beq.n	80056ae <canardRxAccept+0xea>
 80055e8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80055f0:	d25d      	bcs.n	80056ae <canardRxAccept+0xea>
        ((frame->payload != NULL) || (0 == frame->payload_size)))
 80055f2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80055f4:	689b      	ldr	r3, [r3, #8]
    if ((ins != NULL) && (out_transfer != NULL) && (frame != NULL) && (frame->extended_can_id <= CAN_EXT_ID_MASK) &&
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d103      	bne.n	8005602 <canardRxAccept+0x3e>
        ((frame->payload != NULL) || (0 == frame->payload_size)))
 80055fa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80055fc:	685b      	ldr	r3, [r3, #4]
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d155      	bne.n	80056ae <canardRxAccept+0xea>
    {
        RxFrameModel model = {0};
 8005602:	f107 0310 	add.w	r3, r7, #16
 8005606:	2220      	movs	r2, #32
 8005608:	2100      	movs	r1, #0
 800560a:	4618      	mov	r0, r3
 800560c:	f004 fab5 	bl	8009b7a <memset>
        if (rxTryParseFrame(timestamp_usec, frame, &model))
 8005610:	f107 0310 	add.w	r3, r7, #16
 8005614:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005616:	e9d7 0100 	ldrd	r0, r1, [r7]
 800561a:	f7fe ffb3 	bl	8004584 <rxTryParseFrame>
 800561e:	4603      	mov	r3, r0
 8005620:	2b00      	cmp	r3, #0
 8005622:	d041      	beq.n	80056a8 <canardRxAccept+0xe4>
        {
            if ((CANARD_NODE_ID_UNSET == model.destination_node_id) || (ins->node_id == model.destination_node_id))
 8005624:	7f7b      	ldrb	r3, [r7, #29]
 8005626:	2bff      	cmp	r3, #255	; 0xff
 8005628:	d004      	beq.n	8005634 <canardRxAccept+0x70>
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	791a      	ldrb	r2, [r3, #4]
 800562e:	7f7b      	ldrb	r3, [r7, #29]
 8005630:	429a      	cmp	r2, r3
 8005632:	d135      	bne.n	80056a0 <canardRxAccept+0xdc>
            {
                // This is the reason the function has a logarithmic time complexity of the number of subscriptions.
                // Note also that this one of the two variable-complexity operations in the RX pipeline; the other one
                // is memcpy(). Excepting these two cases, the entire RX pipeline contains neither loops nor recursion.
                CanardRxSubscription* const sub =
                    (CanardRxSubscription*) (void*) cavlSearch(&ins->rx_subscriptions[(size_t) model.transfer_kind],
 8005634:	7e7b      	ldrb	r3, [r7, #25]
 8005636:	3304      	adds	r3, #4
 8005638:	009b      	lsls	r3, r3, #2
 800563a:	68fa      	ldr	r2, [r7, #12]
 800563c:	18d0      	adds	r0, r2, r3
 800563e:	f107 0310 	add.w	r3, r7, #16
 8005642:	f103 010a 	add.w	r1, r3, #10
 8005646:	2300      	movs	r3, #0
 8005648:	4a21      	ldr	r2, [pc, #132]	; (80056d0 <canardRxAccept+0x10c>)
 800564a:	f7fe f801 	bl	8003650 <cavlSearch>
 800564e:	6338      	str	r0, [r7, #48]	; 0x30
                                                               &model.port_id,
                                                               &rxSubscriptionPredicateOnPortID,
                                                               NULL);
                if (out_subscription != NULL)
 8005650:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005652:	2b00      	cmp	r3, #0
 8005654:	d002      	beq.n	800565c <canardRxAccept+0x98>
                {
                    *out_subscription = sub;  // Expose selected instance to the caller.
 8005656:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005658:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800565a:	601a      	str	r2, [r3, #0]
                }
                if (sub != NULL)
 800565c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800565e:	2b00      	cmp	r3, #0
 8005660:	d01a      	beq.n	8005698 <canardRxAccept+0xd4>
                {
                    CANARD_ASSERT(sub->port_id == model.port_id);
 8005662:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005664:	8b9a      	ldrh	r2, [r3, #28]
 8005666:	8b7b      	ldrh	r3, [r7, #26]
 8005668:	429a      	cmp	r2, r3
 800566a:	d006      	beq.n	800567a <canardRxAccept+0xb6>
 800566c:	4b19      	ldr	r3, [pc, #100]	; (80056d4 <canardRxAccept+0x110>)
 800566e:	4a1a      	ldr	r2, [pc, #104]	; (80056d8 <canardRxAccept+0x114>)
 8005670:	f44f 6191 	mov.w	r1, #1160	; 0x488
 8005674:	4819      	ldr	r0, [pc, #100]	; (80056dc <canardRxAccept+0x118>)
 8005676:	f003 fbc9 	bl	8008e0c <__assert_func>
                    out = rxAcceptFrame(ins, sub, &model, redundant_iface_index, out_transfer);
 800567a:	f897 1044 	ldrb.w	r1, [r7, #68]	; 0x44
 800567e:	f107 0210 	add.w	r2, r7, #16
 8005682:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005684:	9300      	str	r3, [sp, #0]
 8005686:	460b      	mov	r3, r1
 8005688:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800568a:	68f8      	ldr	r0, [r7, #12]
 800568c:	f7ff fd1c 	bl	80050c8 <rxAcceptFrame>
 8005690:	4603      	mov	r3, r0
 8005692:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
            {
 8005696:	e00a      	b.n	80056ae <canardRxAccept+0xea>
                }
                else
                {
                    out = 0;  // No matching subscription.
 8005698:	2300      	movs	r3, #0
 800569a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
            {
 800569e:	e006      	b.n	80056ae <canardRxAccept+0xea>
                }
            }
            else
            {
                out = 0;  // Mis-addressed frame (normally it should be filtered out by the hardware).
 80056a0:	2300      	movs	r3, #0
 80056a2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80056a6:	e002      	b.n	80056ae <canardRxAccept+0xea>
            }
        }
        else
        {
            out = 0;  // A non-Cyphal/CAN input frame.
 80056a8:	2300      	movs	r3, #0
 80056aa:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
        }
    }
    CANARD_ASSERT(out <= 1);
 80056ae:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 80056b2:	2b01      	cmp	r3, #1
 80056b4:	dd06      	ble.n	80056c4 <canardRxAccept+0x100>
 80056b6:	4b0a      	ldr	r3, [pc, #40]	; (80056e0 <canardRxAccept+0x11c>)
 80056b8:	4a07      	ldr	r2, [pc, #28]	; (80056d8 <canardRxAccept+0x114>)
 80056ba:	f240 419a 	movw	r1, #1178	; 0x49a
 80056be:	4807      	ldr	r0, [pc, #28]	; (80056dc <canardRxAccept+0x118>)
 80056c0:	f003 fba4 	bl	8008e0c <__assert_func>
    return out;
 80056c4:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
}
 80056c8:	4618      	mov	r0, r3
 80056ca:	3738      	adds	r7, #56	; 0x38
 80056cc:	46bd      	mov	sp, r7
 80056ce:	bd80      	pop	{r7, pc}
 80056d0:	08005325 	.word	0x08005325
 80056d4:	0800cd04 	.word	0x0800cd04
 80056d8:	0800d294 	.word	0x0800d294
 80056dc:	0800c514 	.word	0x0800c514
 80056e0:	0800cd24 	.word	0x0800cd24

080056e4 <canardRxSubscribe>:
                         const CanardTransferKind    transfer_kind,
                         const CanardPortID          port_id,
                         const size_t                extent,
                         const CanardMicrosecond     transfer_id_timeout_usec,
                         CanardRxSubscription* const out_subscription)
{
 80056e4:	b580      	push	{r7, lr}
 80056e6:	b088      	sub	sp, #32
 80056e8:	af00      	add	r7, sp, #0
 80056ea:	60f8      	str	r0, [r7, #12]
 80056ec:	607b      	str	r3, [r7, #4]
 80056ee:	460b      	mov	r3, r1
 80056f0:	72fb      	strb	r3, [r7, #11]
 80056f2:	4613      	mov	r3, r2
 80056f4:	813b      	strh	r3, [r7, #8]
    int8_t       out = -CANARD_ERROR_INVALID_ARGUMENT;
 80056f6:	23fe      	movs	r3, #254	; 0xfe
 80056f8:	77fb      	strb	r3, [r7, #31]
    const size_t tk  = (size_t) transfer_kind;
 80056fa:	7afb      	ldrb	r3, [r7, #11]
 80056fc:	617b      	str	r3, [r7, #20]
    if ((ins != NULL) && (out_subscription != NULL) && (tk < CANARD_NUM_TRANSFER_KINDS))
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	2b00      	cmp	r3, #0
 8005702:	d04a      	beq.n	800579a <canardRxSubscribe+0xb6>
 8005704:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005706:	2b00      	cmp	r3, #0
 8005708:	d047      	beq.n	800579a <canardRxSubscribe+0xb6>
 800570a:	697b      	ldr	r3, [r7, #20]
 800570c:	2b02      	cmp	r3, #2
 800570e:	d844      	bhi.n	800579a <canardRxSubscribe+0xb6>
    {
        // Reset to the initial state. This is absolutely critical because the new payload size limit may be larger
        // than the old value; if there are any payload buffers allocated, we may overrun them because they are shorter
        // than the new payload limit. So we clear the subscription and thus ensure that no overrun may occur.
        out = canardRxUnsubscribe(ins, transfer_kind, port_id);
 8005710:	893a      	ldrh	r2, [r7, #8]
 8005712:	7afb      	ldrb	r3, [r7, #11]
 8005714:	4619      	mov	r1, r3
 8005716:	68f8      	ldr	r0, [r7, #12]
 8005718:	f000 f850 	bl	80057bc <canardRxUnsubscribe>
 800571c:	4603      	mov	r3, r0
 800571e:	77fb      	strb	r3, [r7, #31]
        if (out >= 0)
 8005720:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8005724:	2b00      	cmp	r3, #0
 8005726:	db38      	blt.n	800579a <canardRxSubscribe+0xb6>
        {
            out_subscription->transfer_id_timeout_usec = transfer_id_timeout_usec;
 8005728:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800572a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800572e:	e9c1 2304 	strd	r2, r3, [r1, #16]
            out_subscription->extent                   = extent;
 8005732:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005734:	687a      	ldr	r2, [r7, #4]
 8005736:	619a      	str	r2, [r3, #24]
            out_subscription->port_id                  = port_id;
 8005738:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800573a:	893a      	ldrh	r2, [r7, #8]
 800573c:	839a      	strh	r2, [r3, #28]
            for (size_t i = 0; i < RX_SESSIONS_PER_SUBSCRIPTION; i++)
 800573e:	2300      	movs	r3, #0
 8005740:	61bb      	str	r3, [r7, #24]
 8005742:	e009      	b.n	8005758 <canardRxSubscribe+0x74>
            {
                // The sessions will be created ad-hoc. Normally, for a low-jitter deterministic system,
                // we could have pre-allocated sessions here, but that requires too much memory to be feasible.
                // We could accept an extra argument that would instruct us to pre-allocate sessions here?
                out_subscription->sessions[i] = NULL;
 8005744:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005746:	69bb      	ldr	r3, [r7, #24]
 8005748:	3308      	adds	r3, #8
 800574a:	009b      	lsls	r3, r3, #2
 800574c:	4413      	add	r3, r2
 800574e:	2200      	movs	r2, #0
 8005750:	605a      	str	r2, [r3, #4]
            for (size_t i = 0; i < RX_SESSIONS_PER_SUBSCRIPTION; i++)
 8005752:	69bb      	ldr	r3, [r7, #24]
 8005754:	3301      	adds	r3, #1
 8005756:	61bb      	str	r3, [r7, #24]
 8005758:	69bb      	ldr	r3, [r7, #24]
 800575a:	2b7f      	cmp	r3, #127	; 0x7f
 800575c:	d9f2      	bls.n	8005744 <canardRxSubscribe+0x60>
            }
            const CanardTreeNode* const res = cavlSearch(&ins->rx_subscriptions[tk],
 800575e:	697b      	ldr	r3, [r7, #20]
 8005760:	3304      	adds	r3, #4
 8005762:	009b      	lsls	r3, r3, #2
 8005764:	68fa      	ldr	r2, [r7, #12]
 8005766:	18d0      	adds	r0, r2, r3
 8005768:	4b0f      	ldr	r3, [pc, #60]	; (80057a8 <canardRxSubscribe+0xc4>)
 800576a:	4a10      	ldr	r2, [pc, #64]	; (80057ac <canardRxSubscribe+0xc8>)
 800576c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800576e:	f7fd ff6f 	bl	8003650 <cavlSearch>
 8005772:	6138      	str	r0, [r7, #16]
                                                         out_subscription,
                                                         &rxSubscriptionPredicateOnStruct,
                                                         &avlTrivialFactory);
            (void) res;
            CANARD_ASSERT(res == &out_subscription->base);
 8005774:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005776:	693a      	ldr	r2, [r7, #16]
 8005778:	429a      	cmp	r2, r3
 800577a:	d006      	beq.n	800578a <canardRxSubscribe+0xa6>
 800577c:	4b0c      	ldr	r3, [pc, #48]	; (80057b0 <canardRxSubscribe+0xcc>)
 800577e:	4a0d      	ldr	r2, [pc, #52]	; (80057b4 <canardRxSubscribe+0xd0>)
 8005780:	f240 41be 	movw	r1, #1214	; 0x4be
 8005784:	480c      	ldr	r0, [pc, #48]	; (80057b8 <canardRxSubscribe+0xd4>)
 8005786:	f003 fb41 	bl	8008e0c <__assert_func>
            out = (out > 0) ? 0 : 1;
 800578a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800578e:	2b00      	cmp	r3, #0
 8005790:	bfd4      	ite	le
 8005792:	2301      	movle	r3, #1
 8005794:	2300      	movgt	r3, #0
 8005796:	b2db      	uxtb	r3, r3
 8005798:	77fb      	strb	r3, [r7, #31]
        }
    }
    return out;
 800579a:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800579e:	4618      	mov	r0, r3
 80057a0:	3720      	adds	r7, #32
 80057a2:	46bd      	mov	sp, r7
 80057a4:	bd80      	pop	{r7, pc}
 80057a6:	bf00      	nop
 80057a8:	080039b1 	.word	0x080039b1
 80057ac:	0800536d 	.word	0x0800536d
 80057b0:	0800cd30 	.word	0x0800cd30
 80057b4:	0800d374 	.word	0x0800d374
 80057b8:	0800c514 	.word	0x0800c514

080057bc <canardRxUnsubscribe>:

int8_t canardRxUnsubscribe(CanardInstance* const    ins,
                           const CanardTransferKind transfer_kind,
                           const CanardPortID       port_id)
{
 80057bc:	b580      	push	{r7, lr}
 80057be:	b088      	sub	sp, #32
 80057c0:	af00      	add	r7, sp, #0
 80057c2:	6078      	str	r0, [r7, #4]
 80057c4:	460b      	mov	r3, r1
 80057c6:	70fb      	strb	r3, [r7, #3]
 80057c8:	4613      	mov	r3, r2
 80057ca:	803b      	strh	r3, [r7, #0]
    int8_t       out = -CANARD_ERROR_INVALID_ARGUMENT;
 80057cc:	23fe      	movs	r3, #254	; 0xfe
 80057ce:	77fb      	strb	r3, [r7, #31]
    const size_t tk  = (size_t) transfer_kind;
 80057d0:	78fb      	ldrb	r3, [r7, #3]
 80057d2:	617b      	str	r3, [r7, #20]
    if ((ins != NULL) && (tk < CANARD_NUM_TRANSFER_KINDS))
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	2b00      	cmp	r3, #0
 80057d8:	d05f      	beq.n	800589a <canardRxUnsubscribe+0xde>
 80057da:	697b      	ldr	r3, [r7, #20]
 80057dc:	2b02      	cmp	r3, #2
 80057de:	d85c      	bhi.n	800589a <canardRxUnsubscribe+0xde>
    {
        CanardPortID                port_id_mutable = port_id;
 80057e0:	883b      	ldrh	r3, [r7, #0]
 80057e2:	81fb      	strh	r3, [r7, #14]
        CanardRxSubscription* const sub             = (CanardRxSubscription*) (void*)
            cavlSearch(&ins->rx_subscriptions[tk], &port_id_mutable, &rxSubscriptionPredicateOnPortID, NULL);
 80057e4:	697b      	ldr	r3, [r7, #20]
 80057e6:	3304      	adds	r3, #4
 80057e8:	009b      	lsls	r3, r3, #2
 80057ea:	687a      	ldr	r2, [r7, #4]
 80057ec:	18d0      	adds	r0, r2, r3
 80057ee:	f107 010e 	add.w	r1, r7, #14
 80057f2:	2300      	movs	r3, #0
 80057f4:	4a2c      	ldr	r2, [pc, #176]	; (80058a8 <canardRxUnsubscribe+0xec>)
 80057f6:	f7fd ff2b 	bl	8003650 <cavlSearch>
 80057fa:	6138      	str	r0, [r7, #16]
        if (sub != NULL)
 80057fc:	693b      	ldr	r3, [r7, #16]
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d049      	beq.n	8005896 <canardRxUnsubscribe+0xda>
        {
            cavlRemove(&ins->rx_subscriptions[tk], &sub->base);
 8005802:	697b      	ldr	r3, [r7, #20]
 8005804:	3304      	adds	r3, #4
 8005806:	009b      	lsls	r3, r3, #2
 8005808:	687a      	ldr	r2, [r7, #4]
 800580a:	4413      	add	r3, r2
 800580c:	693a      	ldr	r2, [r7, #16]
 800580e:	4611      	mov	r1, r2
 8005810:	4618      	mov	r0, r3
 8005812:	f7fd ff9b 	bl	800374c <cavlRemove>
            CANARD_ASSERT(sub->port_id == port_id);
 8005816:	693b      	ldr	r3, [r7, #16]
 8005818:	8b9b      	ldrh	r3, [r3, #28]
 800581a:	883a      	ldrh	r2, [r7, #0]
 800581c:	429a      	cmp	r2, r3
 800581e:	d006      	beq.n	800582e <canardRxUnsubscribe+0x72>
 8005820:	4b22      	ldr	r3, [pc, #136]	; (80058ac <canardRxUnsubscribe+0xf0>)
 8005822:	4a23      	ldr	r2, [pc, #140]	; (80058b0 <canardRxUnsubscribe+0xf4>)
 8005824:	f240 41d3 	movw	r1, #1235	; 0x4d3
 8005828:	4822      	ldr	r0, [pc, #136]	; (80058b4 <canardRxUnsubscribe+0xf8>)
 800582a:	f003 faef 	bl	8008e0c <__assert_func>
            out = 1;
 800582e:	2301      	movs	r3, #1
 8005830:	77fb      	strb	r3, [r7, #31]
            for (size_t i = 0; i < RX_SESSIONS_PER_SUBSCRIPTION; i++)
 8005832:	2300      	movs	r3, #0
 8005834:	61bb      	str	r3, [r7, #24]
 8005836:	e02a      	b.n	800588e <canardRxUnsubscribe+0xd2>
            {
                ins->memory_free(ins, (sub->sessions[i] != NULL) ? sub->sessions[i]->payload : NULL);
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	68da      	ldr	r2, [r3, #12]
 800583c:	6939      	ldr	r1, [r7, #16]
 800583e:	69bb      	ldr	r3, [r7, #24]
 8005840:	3308      	adds	r3, #8
 8005842:	009b      	lsls	r3, r3, #2
 8005844:	440b      	add	r3, r1
 8005846:	685b      	ldr	r3, [r3, #4]
 8005848:	2b00      	cmp	r3, #0
 800584a:	d007      	beq.n	800585c <canardRxUnsubscribe+0xa0>
 800584c:	6939      	ldr	r1, [r7, #16]
 800584e:	69bb      	ldr	r3, [r7, #24]
 8005850:	3308      	adds	r3, #8
 8005852:	009b      	lsls	r3, r3, #2
 8005854:	440b      	add	r3, r1
 8005856:	685b      	ldr	r3, [r3, #4]
 8005858:	691b      	ldr	r3, [r3, #16]
 800585a:	e000      	b.n	800585e <canardRxUnsubscribe+0xa2>
 800585c:	2300      	movs	r3, #0
 800585e:	4619      	mov	r1, r3
 8005860:	6878      	ldr	r0, [r7, #4]
 8005862:	4790      	blx	r2
                ins->memory_free(ins, sub->sessions[i]);
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	68da      	ldr	r2, [r3, #12]
 8005868:	6939      	ldr	r1, [r7, #16]
 800586a:	69bb      	ldr	r3, [r7, #24]
 800586c:	3308      	adds	r3, #8
 800586e:	009b      	lsls	r3, r3, #2
 8005870:	440b      	add	r3, r1
 8005872:	685b      	ldr	r3, [r3, #4]
 8005874:	4619      	mov	r1, r3
 8005876:	6878      	ldr	r0, [r7, #4]
 8005878:	4790      	blx	r2
                sub->sessions[i] = NULL;
 800587a:	693a      	ldr	r2, [r7, #16]
 800587c:	69bb      	ldr	r3, [r7, #24]
 800587e:	3308      	adds	r3, #8
 8005880:	009b      	lsls	r3, r3, #2
 8005882:	4413      	add	r3, r2
 8005884:	2200      	movs	r2, #0
 8005886:	605a      	str	r2, [r3, #4]
            for (size_t i = 0; i < RX_SESSIONS_PER_SUBSCRIPTION; i++)
 8005888:	69bb      	ldr	r3, [r7, #24]
 800588a:	3301      	adds	r3, #1
 800588c:	61bb      	str	r3, [r7, #24]
 800588e:	69bb      	ldr	r3, [r7, #24]
 8005890:	2b7f      	cmp	r3, #127	; 0x7f
 8005892:	d9d1      	bls.n	8005838 <canardRxUnsubscribe+0x7c>
 8005894:	e001      	b.n	800589a <canardRxUnsubscribe+0xde>
            }
        }
        else
        {
            out = 0;
 8005896:	2300      	movs	r3, #0
 8005898:	77fb      	strb	r3, [r7, #31]
        }
    }
    return out;
 800589a:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 800589e:	4618      	mov	r0, r3
 80058a0:	3720      	adds	r7, #32
 80058a2:	46bd      	mov	sp, r7
 80058a4:	bd80      	pop	{r7, pc}
 80058a6:	bf00      	nop
 80058a8:	08005325 	.word	0x08005325
 80058ac:	0800cd50 	.word	0x0800cd50
 80058b0:	0800d388 	.word	0x0800d388
 80058b4:	0800c514 	.word	0x0800c514

080058b8 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 80058b8:	b480      	push	{r7}
 80058ba:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 80058bc:	bf00      	nop
 80058be:	46bd      	mov	sp, r7
 80058c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c4:	4770      	bx	lr
	...

080058c8 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 80058c8:	b580      	push	{r7, lr}
 80058ca:	b086      	sub	sp, #24
 80058cc:	af04      	add	r7, sp, #16
 80058ce:	4603      	mov	r3, r0
 80058d0:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 80058d2:	f04f 33ff 	mov.w	r3, #4294967295
 80058d6:	9302      	str	r3, [sp, #8]
 80058d8:	2301      	movs	r3, #1
 80058da:	9301      	str	r3, [sp, #4]
 80058dc:	1dfb      	adds	r3, r7, #7
 80058de:	9300      	str	r3, [sp, #0]
 80058e0:	2301      	movs	r3, #1
 80058e2:	2200      	movs	r2, #0
 80058e4:	2178      	movs	r1, #120	; 0x78
 80058e6:	4803      	ldr	r0, [pc, #12]	; (80058f4 <ssd1306_WriteCommand+0x2c>)
 80058e8:	f001 fd32 	bl	8007350 <HAL_I2C_Mem_Write>
}
 80058ec:	bf00      	nop
 80058ee:	3708      	adds	r7, #8
 80058f0:	46bd      	mov	sp, r7
 80058f2:	bd80      	pop	{r7, pc}
 80058f4:	2000022c 	.word	0x2000022c

080058f8 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 80058f8:	b580      	push	{r7, lr}
 80058fa:	b086      	sub	sp, #24
 80058fc:	af04      	add	r7, sp, #16
 80058fe:	6078      	str	r0, [r7, #4]
 8005900:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 8005902:	683b      	ldr	r3, [r7, #0]
 8005904:	b29b      	uxth	r3, r3
 8005906:	f04f 32ff 	mov.w	r2, #4294967295
 800590a:	9202      	str	r2, [sp, #8]
 800590c:	9301      	str	r3, [sp, #4]
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	9300      	str	r3, [sp, #0]
 8005912:	2301      	movs	r3, #1
 8005914:	2240      	movs	r2, #64	; 0x40
 8005916:	2178      	movs	r1, #120	; 0x78
 8005918:	4803      	ldr	r0, [pc, #12]	; (8005928 <ssd1306_WriteData+0x30>)
 800591a:	f001 fd19 	bl	8007350 <HAL_I2C_Mem_Write>
}
 800591e:	bf00      	nop
 8005920:	3708      	adds	r7, #8
 8005922:	46bd      	mov	sp, r7
 8005924:	bd80      	pop	{r7, pc}
 8005926:	bf00      	nop
 8005928:	2000022c 	.word	0x2000022c

0800592c <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 800592c:	b580      	push	{r7, lr}
 800592e:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8005930:	f7ff ffc2 	bl	80058b8 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8005934:	2064      	movs	r0, #100	; 0x64
 8005936:	f000 fa61 	bl	8005dfc <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 800593a:	2000      	movs	r0, #0
 800593c:	f000 f9ce 	bl	8005cdc <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8005940:	2020      	movs	r0, #32
 8005942:	f7ff ffc1 	bl	80058c8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8005946:	2000      	movs	r0, #0
 8005948:	f7ff ffbe 	bl	80058c8 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 800594c:	20b0      	movs	r0, #176	; 0xb0
 800594e:	f7ff ffbb 	bl	80058c8 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8005952:	20c8      	movs	r0, #200	; 0xc8
 8005954:	f7ff ffb8 	bl	80058c8 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8005958:	2000      	movs	r0, #0
 800595a:	f7ff ffb5 	bl	80058c8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 800595e:	2010      	movs	r0, #16
 8005960:	f7ff ffb2 	bl	80058c8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8005964:	2040      	movs	r0, #64	; 0x40
 8005966:	f7ff ffaf 	bl	80058c8 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 800596a:	20ff      	movs	r0, #255	; 0xff
 800596c:	f000 f9a2 	bl	8005cb4 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8005970:	20a1      	movs	r0, #161	; 0xa1
 8005972:	f7ff ffa9 	bl	80058c8 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8005976:	20a6      	movs	r0, #166	; 0xa6
 8005978:	f7ff ffa6 	bl	80058c8 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 800597c:	20a8      	movs	r0, #168	; 0xa8
 800597e:	f7ff ffa3 	bl	80058c8 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
 8005982:	201f      	movs	r0, #31
 8005984:	f7ff ffa0 	bl	80058c8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8005988:	20a4      	movs	r0, #164	; 0xa4
 800598a:	f7ff ff9d 	bl	80058c8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 800598e:	20d3      	movs	r0, #211	; 0xd3
 8005990:	f7ff ff9a 	bl	80058c8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8005994:	2000      	movs	r0, #0
 8005996:	f7ff ff97 	bl	80058c8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 800599a:	20d5      	movs	r0, #213	; 0xd5
 800599c:	f7ff ff94 	bl	80058c8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 80059a0:	20f0      	movs	r0, #240	; 0xf0
 80059a2:	f7ff ff91 	bl	80058c8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 80059a6:	20d9      	movs	r0, #217	; 0xd9
 80059a8:	f7ff ff8e 	bl	80058c8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 80059ac:	2022      	movs	r0, #34	; 0x22
 80059ae:	f7ff ff8b 	bl	80058c8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 80059b2:	20da      	movs	r0, #218	; 0xda
 80059b4:	f7ff ff88 	bl	80058c8 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
 80059b8:	2002      	movs	r0, #2
 80059ba:	f7ff ff85 	bl	80058c8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 80059be:	20db      	movs	r0, #219	; 0xdb
 80059c0:	f7ff ff82 	bl	80058c8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 80059c4:	2020      	movs	r0, #32
 80059c6:	f7ff ff7f 	bl	80058c8 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 80059ca:	208d      	movs	r0, #141	; 0x8d
 80059cc:	f7ff ff7c 	bl	80058c8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 80059d0:	2014      	movs	r0, #20
 80059d2:	f7ff ff79 	bl	80058c8 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 80059d6:	2001      	movs	r0, #1
 80059d8:	f000 f980 	bl	8005cdc <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 80059dc:	2000      	movs	r0, #0
 80059de:	f000 f80f 	bl	8005a00 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 80059e2:	f000 f825 	bl	8005a30 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 80059e6:	4b05      	ldr	r3, [pc, #20]	; (80059fc <ssd1306_Init+0xd0>)
 80059e8:	2200      	movs	r2, #0
 80059ea:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 80059ec:	4b03      	ldr	r3, [pc, #12]	; (80059fc <ssd1306_Init+0xd0>)
 80059ee:	2200      	movs	r2, #0
 80059f0:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 80059f2:	4b02      	ldr	r3, [pc, #8]	; (80059fc <ssd1306_Init+0xd0>)
 80059f4:	2201      	movs	r2, #1
 80059f6:	711a      	strb	r2, [r3, #4]
}
 80059f8:	bf00      	nop
 80059fa:	bd80      	pop	{r7, pc}
 80059fc:	2000061c 	.word	0x2000061c

08005a00 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8005a00:	b580      	push	{r7, lr}
 8005a02:	b082      	sub	sp, #8
 8005a04:	af00      	add	r7, sp, #0
 8005a06:	4603      	mov	r3, r0
 8005a08:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8005a0a:	79fb      	ldrb	r3, [r7, #7]
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d101      	bne.n	8005a14 <ssd1306_Fill+0x14>
 8005a10:	2300      	movs	r3, #0
 8005a12:	e000      	b.n	8005a16 <ssd1306_Fill+0x16>
 8005a14:	23ff      	movs	r3, #255	; 0xff
 8005a16:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005a1a:	4619      	mov	r1, r3
 8005a1c:	4803      	ldr	r0, [pc, #12]	; (8005a2c <ssd1306_Fill+0x2c>)
 8005a1e:	f004 f8ac 	bl	8009b7a <memset>
}
 8005a22:	bf00      	nop
 8005a24:	3708      	adds	r7, #8
 8005a26:	46bd      	mov	sp, r7
 8005a28:	bd80      	pop	{r7, pc}
 8005a2a:	bf00      	nop
 8005a2c:	2000041c 	.word	0x2000041c

08005a30 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8005a30:	b580      	push	{r7, lr}
 8005a32:	b082      	sub	sp, #8
 8005a34:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8005a36:	2300      	movs	r3, #0
 8005a38:	71fb      	strb	r3, [r7, #7]
 8005a3a:	e016      	b.n	8005a6a <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8005a3c:	79fb      	ldrb	r3, [r7, #7]
 8005a3e:	3b50      	subs	r3, #80	; 0x50
 8005a40:	b2db      	uxtb	r3, r3
 8005a42:	4618      	mov	r0, r3
 8005a44:	f7ff ff40 	bl	80058c8 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8005a48:	2000      	movs	r0, #0
 8005a4a:	f7ff ff3d 	bl	80058c8 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8005a4e:	2010      	movs	r0, #16
 8005a50:	f7ff ff3a 	bl	80058c8 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8005a54:	79fb      	ldrb	r3, [r7, #7]
 8005a56:	01db      	lsls	r3, r3, #7
 8005a58:	4a08      	ldr	r2, [pc, #32]	; (8005a7c <ssd1306_UpdateScreen+0x4c>)
 8005a5a:	4413      	add	r3, r2
 8005a5c:	2180      	movs	r1, #128	; 0x80
 8005a5e:	4618      	mov	r0, r3
 8005a60:	f7ff ff4a 	bl	80058f8 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8005a64:	79fb      	ldrb	r3, [r7, #7]
 8005a66:	3301      	adds	r3, #1
 8005a68:	71fb      	strb	r3, [r7, #7]
 8005a6a:	79fb      	ldrb	r3, [r7, #7]
 8005a6c:	2b03      	cmp	r3, #3
 8005a6e:	d9e5      	bls.n	8005a3c <ssd1306_UpdateScreen+0xc>
    }
}
 8005a70:	bf00      	nop
 8005a72:	bf00      	nop
 8005a74:	3708      	adds	r7, #8
 8005a76:	46bd      	mov	sp, r7
 8005a78:	bd80      	pop	{r7, pc}
 8005a7a:	bf00      	nop
 8005a7c:	2000041c 	.word	0x2000041c

08005a80 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 8005a80:	b480      	push	{r7}
 8005a82:	b083      	sub	sp, #12
 8005a84:	af00      	add	r7, sp, #0
 8005a86:	4603      	mov	r3, r0
 8005a88:	71fb      	strb	r3, [r7, #7]
 8005a8a:	460b      	mov	r3, r1
 8005a8c:	71bb      	strb	r3, [r7, #6]
 8005a8e:	4613      	mov	r3, r2
 8005a90:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8005a92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	db3d      	blt.n	8005b16 <ssd1306_DrawPixel+0x96>
 8005a9a:	79bb      	ldrb	r3, [r7, #6]
 8005a9c:	2b1f      	cmp	r3, #31
 8005a9e:	d83a      	bhi.n	8005b16 <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 8005aa0:	797b      	ldrb	r3, [r7, #5]
 8005aa2:	2b01      	cmp	r3, #1
 8005aa4:	d11a      	bne.n	8005adc <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8005aa6:	79fa      	ldrb	r2, [r7, #7]
 8005aa8:	79bb      	ldrb	r3, [r7, #6]
 8005aaa:	08db      	lsrs	r3, r3, #3
 8005aac:	b2d8      	uxtb	r0, r3
 8005aae:	4603      	mov	r3, r0
 8005ab0:	01db      	lsls	r3, r3, #7
 8005ab2:	4413      	add	r3, r2
 8005ab4:	4a1b      	ldr	r2, [pc, #108]	; (8005b24 <ssd1306_DrawPixel+0xa4>)
 8005ab6:	5cd3      	ldrb	r3, [r2, r3]
 8005ab8:	b25a      	sxtb	r2, r3
 8005aba:	79bb      	ldrb	r3, [r7, #6]
 8005abc:	f003 0307 	and.w	r3, r3, #7
 8005ac0:	2101      	movs	r1, #1
 8005ac2:	fa01 f303 	lsl.w	r3, r1, r3
 8005ac6:	b25b      	sxtb	r3, r3
 8005ac8:	4313      	orrs	r3, r2
 8005aca:	b259      	sxtb	r1, r3
 8005acc:	79fa      	ldrb	r2, [r7, #7]
 8005ace:	4603      	mov	r3, r0
 8005ad0:	01db      	lsls	r3, r3, #7
 8005ad2:	4413      	add	r3, r2
 8005ad4:	b2c9      	uxtb	r1, r1
 8005ad6:	4a13      	ldr	r2, [pc, #76]	; (8005b24 <ssd1306_DrawPixel+0xa4>)
 8005ad8:	54d1      	strb	r1, [r2, r3]
 8005ada:	e01d      	b.n	8005b18 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8005adc:	79fa      	ldrb	r2, [r7, #7]
 8005ade:	79bb      	ldrb	r3, [r7, #6]
 8005ae0:	08db      	lsrs	r3, r3, #3
 8005ae2:	b2d8      	uxtb	r0, r3
 8005ae4:	4603      	mov	r3, r0
 8005ae6:	01db      	lsls	r3, r3, #7
 8005ae8:	4413      	add	r3, r2
 8005aea:	4a0e      	ldr	r2, [pc, #56]	; (8005b24 <ssd1306_DrawPixel+0xa4>)
 8005aec:	5cd3      	ldrb	r3, [r2, r3]
 8005aee:	b25a      	sxtb	r2, r3
 8005af0:	79bb      	ldrb	r3, [r7, #6]
 8005af2:	f003 0307 	and.w	r3, r3, #7
 8005af6:	2101      	movs	r1, #1
 8005af8:	fa01 f303 	lsl.w	r3, r1, r3
 8005afc:	b25b      	sxtb	r3, r3
 8005afe:	43db      	mvns	r3, r3
 8005b00:	b25b      	sxtb	r3, r3
 8005b02:	4013      	ands	r3, r2
 8005b04:	b259      	sxtb	r1, r3
 8005b06:	79fa      	ldrb	r2, [r7, #7]
 8005b08:	4603      	mov	r3, r0
 8005b0a:	01db      	lsls	r3, r3, #7
 8005b0c:	4413      	add	r3, r2
 8005b0e:	b2c9      	uxtb	r1, r1
 8005b10:	4a04      	ldr	r2, [pc, #16]	; (8005b24 <ssd1306_DrawPixel+0xa4>)
 8005b12:	54d1      	strb	r1, [r2, r3]
 8005b14:	e000      	b.n	8005b18 <ssd1306_DrawPixel+0x98>
        return;
 8005b16:	bf00      	nop
    }
}
 8005b18:	370c      	adds	r7, #12
 8005b1a:	46bd      	mov	sp, r7
 8005b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b20:	4770      	bx	lr
 8005b22:	bf00      	nop
 8005b24:	2000041c 	.word	0x2000041c

08005b28 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color) {
 8005b28:	b590      	push	{r4, r7, lr}
 8005b2a:	b089      	sub	sp, #36	; 0x24
 8005b2c:	af00      	add	r7, sp, #0
 8005b2e:	4604      	mov	r4, r0
 8005b30:	1d38      	adds	r0, r7, #4
 8005b32:	e880 0006 	stmia.w	r0, {r1, r2}
 8005b36:	461a      	mov	r2, r3
 8005b38:	4623      	mov	r3, r4
 8005b3a:	73fb      	strb	r3, [r7, #15]
 8005b3c:	4613      	mov	r3, r2
 8005b3e:	73bb      	strb	r3, [r7, #14]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8005b40:	7bfb      	ldrb	r3, [r7, #15]
 8005b42:	2b1f      	cmp	r3, #31
 8005b44:	d902      	bls.n	8005b4c <ssd1306_WriteChar+0x24>
 8005b46:	7bfb      	ldrb	r3, [r7, #15]
 8005b48:	2b7e      	cmp	r3, #126	; 0x7e
 8005b4a:	d901      	bls.n	8005b50 <ssd1306_WriteChar+0x28>
        return 0;
 8005b4c:	2300      	movs	r3, #0
 8005b4e:	e06d      	b.n	8005c2c <ssd1306_WriteChar+0x104>
    
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8005b50:	4b38      	ldr	r3, [pc, #224]	; (8005c34 <ssd1306_WriteChar+0x10c>)
 8005b52:	881b      	ldrh	r3, [r3, #0]
 8005b54:	461a      	mov	r2, r3
 8005b56:	793b      	ldrb	r3, [r7, #4]
 8005b58:	4413      	add	r3, r2
 8005b5a:	2b80      	cmp	r3, #128	; 0x80
 8005b5c:	dc06      	bgt.n	8005b6c <ssd1306_WriteChar+0x44>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.FontHeight))
 8005b5e:	4b35      	ldr	r3, [pc, #212]	; (8005c34 <ssd1306_WriteChar+0x10c>)
 8005b60:	885b      	ldrh	r3, [r3, #2]
 8005b62:	461a      	mov	r2, r3
 8005b64:	797b      	ldrb	r3, [r7, #5]
 8005b66:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8005b68:	2b20      	cmp	r3, #32
 8005b6a:	dd01      	ble.n	8005b70 <ssd1306_WriteChar+0x48>
    {
        // Not enough space on current line
        return 0;
 8005b6c:	2300      	movs	r3, #0
 8005b6e:	e05d      	b.n	8005c2c <ssd1306_WriteChar+0x104>
    }
    
    // Use the font to write
    for(i = 0; i < Font.FontHeight; i++) {
 8005b70:	2300      	movs	r3, #0
 8005b72:	61fb      	str	r3, [r7, #28]
 8005b74:	e04c      	b.n	8005c10 <ssd1306_WriteChar+0xe8>
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 8005b76:	68ba      	ldr	r2, [r7, #8]
 8005b78:	7bfb      	ldrb	r3, [r7, #15]
 8005b7a:	3b20      	subs	r3, #32
 8005b7c:	7979      	ldrb	r1, [r7, #5]
 8005b7e:	fb01 f303 	mul.w	r3, r1, r3
 8005b82:	4619      	mov	r1, r3
 8005b84:	69fb      	ldr	r3, [r7, #28]
 8005b86:	440b      	add	r3, r1
 8005b88:	005b      	lsls	r3, r3, #1
 8005b8a:	4413      	add	r3, r2
 8005b8c:	881b      	ldrh	r3, [r3, #0]
 8005b8e:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.FontWidth; j++) {
 8005b90:	2300      	movs	r3, #0
 8005b92:	61bb      	str	r3, [r7, #24]
 8005b94:	e034      	b.n	8005c00 <ssd1306_WriteChar+0xd8>
            if((b << j) & 0x8000)  {
 8005b96:	697a      	ldr	r2, [r7, #20]
 8005b98:	69bb      	ldr	r3, [r7, #24]
 8005b9a:	fa02 f303 	lsl.w	r3, r2, r3
 8005b9e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d012      	beq.n	8005bcc <ssd1306_WriteChar+0xa4>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8005ba6:	4b23      	ldr	r3, [pc, #140]	; (8005c34 <ssd1306_WriteChar+0x10c>)
 8005ba8:	881b      	ldrh	r3, [r3, #0]
 8005baa:	b2da      	uxtb	r2, r3
 8005bac:	69bb      	ldr	r3, [r7, #24]
 8005bae:	b2db      	uxtb	r3, r3
 8005bb0:	4413      	add	r3, r2
 8005bb2:	b2d8      	uxtb	r0, r3
 8005bb4:	4b1f      	ldr	r3, [pc, #124]	; (8005c34 <ssd1306_WriteChar+0x10c>)
 8005bb6:	885b      	ldrh	r3, [r3, #2]
 8005bb8:	b2da      	uxtb	r2, r3
 8005bba:	69fb      	ldr	r3, [r7, #28]
 8005bbc:	b2db      	uxtb	r3, r3
 8005bbe:	4413      	add	r3, r2
 8005bc0:	b2db      	uxtb	r3, r3
 8005bc2:	7bba      	ldrb	r2, [r7, #14]
 8005bc4:	4619      	mov	r1, r3
 8005bc6:	f7ff ff5b 	bl	8005a80 <ssd1306_DrawPixel>
 8005bca:	e016      	b.n	8005bfa <ssd1306_WriteChar+0xd2>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8005bcc:	4b19      	ldr	r3, [pc, #100]	; (8005c34 <ssd1306_WriteChar+0x10c>)
 8005bce:	881b      	ldrh	r3, [r3, #0]
 8005bd0:	b2da      	uxtb	r2, r3
 8005bd2:	69bb      	ldr	r3, [r7, #24]
 8005bd4:	b2db      	uxtb	r3, r3
 8005bd6:	4413      	add	r3, r2
 8005bd8:	b2d8      	uxtb	r0, r3
 8005bda:	4b16      	ldr	r3, [pc, #88]	; (8005c34 <ssd1306_WriteChar+0x10c>)
 8005bdc:	885b      	ldrh	r3, [r3, #2]
 8005bde:	b2da      	uxtb	r2, r3
 8005be0:	69fb      	ldr	r3, [r7, #28]
 8005be2:	b2db      	uxtb	r3, r3
 8005be4:	4413      	add	r3, r2
 8005be6:	b2d9      	uxtb	r1, r3
 8005be8:	7bbb      	ldrb	r3, [r7, #14]
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	bf0c      	ite	eq
 8005bee:	2301      	moveq	r3, #1
 8005bf0:	2300      	movne	r3, #0
 8005bf2:	b2db      	uxtb	r3, r3
 8005bf4:	461a      	mov	r2, r3
 8005bf6:	f7ff ff43 	bl	8005a80 <ssd1306_DrawPixel>
        for(j = 0; j < Font.FontWidth; j++) {
 8005bfa:	69bb      	ldr	r3, [r7, #24]
 8005bfc:	3301      	adds	r3, #1
 8005bfe:	61bb      	str	r3, [r7, #24]
 8005c00:	793b      	ldrb	r3, [r7, #4]
 8005c02:	461a      	mov	r2, r3
 8005c04:	69bb      	ldr	r3, [r7, #24]
 8005c06:	4293      	cmp	r3, r2
 8005c08:	d3c5      	bcc.n	8005b96 <ssd1306_WriteChar+0x6e>
    for(i = 0; i < Font.FontHeight; i++) {
 8005c0a:	69fb      	ldr	r3, [r7, #28]
 8005c0c:	3301      	adds	r3, #1
 8005c0e:	61fb      	str	r3, [r7, #28]
 8005c10:	797b      	ldrb	r3, [r7, #5]
 8005c12:	461a      	mov	r2, r3
 8005c14:	69fb      	ldr	r3, [r7, #28]
 8005c16:	4293      	cmp	r3, r2
 8005c18:	d3ad      	bcc.n	8005b76 <ssd1306_WriteChar+0x4e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += Font.FontWidth;
 8005c1a:	4b06      	ldr	r3, [pc, #24]	; (8005c34 <ssd1306_WriteChar+0x10c>)
 8005c1c:	881a      	ldrh	r2, [r3, #0]
 8005c1e:	793b      	ldrb	r3, [r7, #4]
 8005c20:	b29b      	uxth	r3, r3
 8005c22:	4413      	add	r3, r2
 8005c24:	b29a      	uxth	r2, r3
 8005c26:	4b03      	ldr	r3, [pc, #12]	; (8005c34 <ssd1306_WriteChar+0x10c>)
 8005c28:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8005c2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c2c:	4618      	mov	r0, r3
 8005c2e:	3724      	adds	r7, #36	; 0x24
 8005c30:	46bd      	mov	sp, r7
 8005c32:	bd90      	pop	{r4, r7, pc}
 8005c34:	2000061c 	.word	0x2000061c

08005c38 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, FontDef Font, SSD1306_COLOR color) {
 8005c38:	b580      	push	{r7, lr}
 8005c3a:	b084      	sub	sp, #16
 8005c3c:	af00      	add	r7, sp, #0
 8005c3e:	60f8      	str	r0, [r7, #12]
 8005c40:	1d38      	adds	r0, r7, #4
 8005c42:	e880 0006 	stmia.w	r0, {r1, r2}
 8005c46:	70fb      	strb	r3, [r7, #3]
    while (*str) {
 8005c48:	e012      	b.n	8005c70 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	7818      	ldrb	r0, [r3, #0]
 8005c4e:	78fb      	ldrb	r3, [r7, #3]
 8005c50:	1d3a      	adds	r2, r7, #4
 8005c52:	ca06      	ldmia	r2, {r1, r2}
 8005c54:	f7ff ff68 	bl	8005b28 <ssd1306_WriteChar>
 8005c58:	4603      	mov	r3, r0
 8005c5a:	461a      	mov	r2, r3
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	781b      	ldrb	r3, [r3, #0]
 8005c60:	429a      	cmp	r2, r3
 8005c62:	d002      	beq.n	8005c6a <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	781b      	ldrb	r3, [r3, #0]
 8005c68:	e008      	b.n	8005c7c <ssd1306_WriteString+0x44>
        }
        str++;
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	3301      	adds	r3, #1
 8005c6e:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	781b      	ldrb	r3, [r3, #0]
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d1e8      	bne.n	8005c4a <ssd1306_WriteString+0x12>
    }
    
    // Everything ok
    return *str;
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	781b      	ldrb	r3, [r3, #0]
}
 8005c7c:	4618      	mov	r0, r3
 8005c7e:	3710      	adds	r7, #16
 8005c80:	46bd      	mov	sp, r7
 8005c82:	bd80      	pop	{r7, pc}

08005c84 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8005c84:	b480      	push	{r7}
 8005c86:	b083      	sub	sp, #12
 8005c88:	af00      	add	r7, sp, #0
 8005c8a:	4603      	mov	r3, r0
 8005c8c:	460a      	mov	r2, r1
 8005c8e:	71fb      	strb	r3, [r7, #7]
 8005c90:	4613      	mov	r3, r2
 8005c92:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8005c94:	79fb      	ldrb	r3, [r7, #7]
 8005c96:	b29a      	uxth	r2, r3
 8005c98:	4b05      	ldr	r3, [pc, #20]	; (8005cb0 <ssd1306_SetCursor+0x2c>)
 8005c9a:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8005c9c:	79bb      	ldrb	r3, [r7, #6]
 8005c9e:	b29a      	uxth	r2, r3
 8005ca0:	4b03      	ldr	r3, [pc, #12]	; (8005cb0 <ssd1306_SetCursor+0x2c>)
 8005ca2:	805a      	strh	r2, [r3, #2]
}
 8005ca4:	bf00      	nop
 8005ca6:	370c      	adds	r7, #12
 8005ca8:	46bd      	mov	sp, r7
 8005caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cae:	4770      	bx	lr
 8005cb0:	2000061c 	.word	0x2000061c

08005cb4 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8005cb4:	b580      	push	{r7, lr}
 8005cb6:	b084      	sub	sp, #16
 8005cb8:	af00      	add	r7, sp, #0
 8005cba:	4603      	mov	r3, r0
 8005cbc:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8005cbe:	2381      	movs	r3, #129	; 0x81
 8005cc0:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8005cc2:	7bfb      	ldrb	r3, [r7, #15]
 8005cc4:	4618      	mov	r0, r3
 8005cc6:	f7ff fdff 	bl	80058c8 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8005cca:	79fb      	ldrb	r3, [r7, #7]
 8005ccc:	4618      	mov	r0, r3
 8005cce:	f7ff fdfb 	bl	80058c8 <ssd1306_WriteCommand>
}
 8005cd2:	bf00      	nop
 8005cd4:	3710      	adds	r7, #16
 8005cd6:	46bd      	mov	sp, r7
 8005cd8:	bd80      	pop	{r7, pc}
	...

08005cdc <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8005cdc:	b580      	push	{r7, lr}
 8005cde:	b084      	sub	sp, #16
 8005ce0:	af00      	add	r7, sp, #0
 8005ce2:	4603      	mov	r3, r0
 8005ce4:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8005ce6:	79fb      	ldrb	r3, [r7, #7]
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d005      	beq.n	8005cf8 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8005cec:	23af      	movs	r3, #175	; 0xaf
 8005cee:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8005cf0:	4b08      	ldr	r3, [pc, #32]	; (8005d14 <ssd1306_SetDisplayOn+0x38>)
 8005cf2:	2201      	movs	r2, #1
 8005cf4:	715a      	strb	r2, [r3, #5]
 8005cf6:	e004      	b.n	8005d02 <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8005cf8:	23ae      	movs	r3, #174	; 0xae
 8005cfa:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8005cfc:	4b05      	ldr	r3, [pc, #20]	; (8005d14 <ssd1306_SetDisplayOn+0x38>)
 8005cfe:	2200      	movs	r2, #0
 8005d00:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8005d02:	7bfb      	ldrb	r3, [r7, #15]
 8005d04:	4618      	mov	r0, r3
 8005d06:	f7ff fddf 	bl	80058c8 <ssd1306_WriteCommand>
}
 8005d0a:	bf00      	nop
 8005d0c:	3710      	adds	r7, #16
 8005d0e:	46bd      	mov	sp, r7
 8005d10:	bd80      	pop	{r7, pc}
 8005d12:	bf00      	nop
 8005d14:	2000061c 	.word	0x2000061c

08005d18 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005d18:	b580      	push	{r7, lr}
 8005d1a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005d1c:	4b0e      	ldr	r3, [pc, #56]	; (8005d58 <HAL_Init+0x40>)
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	4a0d      	ldr	r2, [pc, #52]	; (8005d58 <HAL_Init+0x40>)
 8005d22:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005d26:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8005d28:	4b0b      	ldr	r3, [pc, #44]	; (8005d58 <HAL_Init+0x40>)
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	4a0a      	ldr	r2, [pc, #40]	; (8005d58 <HAL_Init+0x40>)
 8005d2e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005d32:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005d34:	4b08      	ldr	r3, [pc, #32]	; (8005d58 <HAL_Init+0x40>)
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	4a07      	ldr	r2, [pc, #28]	; (8005d58 <HAL_Init+0x40>)
 8005d3a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005d3e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005d40:	2003      	movs	r0, #3
 8005d42:	f000 ffb7 	bl	8006cb4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8005d46:	2000      	movs	r0, #0
 8005d48:	f000 f808 	bl	8005d5c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005d4c:	f7fd f86c 	bl	8002e28 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005d50:	2300      	movs	r3, #0
}
 8005d52:	4618      	mov	r0, r3
 8005d54:	bd80      	pop	{r7, pc}
 8005d56:	bf00      	nop
 8005d58:	40023c00 	.word	0x40023c00

08005d5c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005d5c:	b580      	push	{r7, lr}
 8005d5e:	b082      	sub	sp, #8
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005d64:	4b12      	ldr	r3, [pc, #72]	; (8005db0 <HAL_InitTick+0x54>)
 8005d66:	681a      	ldr	r2, [r3, #0]
 8005d68:	4b12      	ldr	r3, [pc, #72]	; (8005db4 <HAL_InitTick+0x58>)
 8005d6a:	781b      	ldrb	r3, [r3, #0]
 8005d6c:	4619      	mov	r1, r3
 8005d6e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005d72:	fbb3 f3f1 	udiv	r3, r3, r1
 8005d76:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d7a:	4618      	mov	r0, r3
 8005d7c:	f000 ffcf 	bl	8006d1e <HAL_SYSTICK_Config>
 8005d80:	4603      	mov	r3, r0
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d001      	beq.n	8005d8a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8005d86:	2301      	movs	r3, #1
 8005d88:	e00e      	b.n	8005da8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	2b0f      	cmp	r3, #15
 8005d8e:	d80a      	bhi.n	8005da6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005d90:	2200      	movs	r2, #0
 8005d92:	6879      	ldr	r1, [r7, #4]
 8005d94:	f04f 30ff 	mov.w	r0, #4294967295
 8005d98:	f000 ff97 	bl	8006cca <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8005d9c:	4a06      	ldr	r2, [pc, #24]	; (8005db8 <HAL_InitTick+0x5c>)
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8005da2:	2300      	movs	r3, #0
 8005da4:	e000      	b.n	8005da8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8005da6:	2301      	movs	r3, #1
}
 8005da8:	4618      	mov	r0, r3
 8005daa:	3708      	adds	r7, #8
 8005dac:	46bd      	mov	sp, r7
 8005dae:	bd80      	pop	{r7, pc}
 8005db0:	20000008 	.word	0x20000008
 8005db4:	20000018 	.word	0x20000018
 8005db8:	20000014 	.word	0x20000014

08005dbc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005dbc:	b480      	push	{r7}
 8005dbe:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8005dc0:	4b06      	ldr	r3, [pc, #24]	; (8005ddc <HAL_IncTick+0x20>)
 8005dc2:	781b      	ldrb	r3, [r3, #0]
 8005dc4:	461a      	mov	r2, r3
 8005dc6:	4b06      	ldr	r3, [pc, #24]	; (8005de0 <HAL_IncTick+0x24>)
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	4413      	add	r3, r2
 8005dcc:	4a04      	ldr	r2, [pc, #16]	; (8005de0 <HAL_IncTick+0x24>)
 8005dce:	6013      	str	r3, [r2, #0]
}
 8005dd0:	bf00      	nop
 8005dd2:	46bd      	mov	sp, r7
 8005dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd8:	4770      	bx	lr
 8005dda:	bf00      	nop
 8005ddc:	20000018 	.word	0x20000018
 8005de0:	20000624 	.word	0x20000624

08005de4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005de4:	b480      	push	{r7}
 8005de6:	af00      	add	r7, sp, #0
  return uwTick;
 8005de8:	4b03      	ldr	r3, [pc, #12]	; (8005df8 <HAL_GetTick+0x14>)
 8005dea:	681b      	ldr	r3, [r3, #0]
}
 8005dec:	4618      	mov	r0, r3
 8005dee:	46bd      	mov	sp, r7
 8005df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df4:	4770      	bx	lr
 8005df6:	bf00      	nop
 8005df8:	20000624 	.word	0x20000624

08005dfc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005dfc:	b580      	push	{r7, lr}
 8005dfe:	b084      	sub	sp, #16
 8005e00:	af00      	add	r7, sp, #0
 8005e02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005e04:	f7ff ffee 	bl	8005de4 <HAL_GetTick>
 8005e08:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e14:	d005      	beq.n	8005e22 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005e16:	4b0a      	ldr	r3, [pc, #40]	; (8005e40 <HAL_Delay+0x44>)
 8005e18:	781b      	ldrb	r3, [r3, #0]
 8005e1a:	461a      	mov	r2, r3
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	4413      	add	r3, r2
 8005e20:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8005e22:	bf00      	nop
 8005e24:	f7ff ffde 	bl	8005de4 <HAL_GetTick>
 8005e28:	4602      	mov	r2, r0
 8005e2a:	68bb      	ldr	r3, [r7, #8]
 8005e2c:	1ad3      	subs	r3, r2, r3
 8005e2e:	68fa      	ldr	r2, [r7, #12]
 8005e30:	429a      	cmp	r2, r3
 8005e32:	d8f7      	bhi.n	8005e24 <HAL_Delay+0x28>
  {
  }
}
 8005e34:	bf00      	nop
 8005e36:	bf00      	nop
 8005e38:	3710      	adds	r7, #16
 8005e3a:	46bd      	mov	sp, r7
 8005e3c:	bd80      	pop	{r7, pc}
 8005e3e:	bf00      	nop
 8005e40:	20000018 	.word	0x20000018

08005e44 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8005e44:	b580      	push	{r7, lr}
 8005e46:	b084      	sub	sp, #16
 8005e48:	af00      	add	r7, sp, #0
 8005e4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d101      	bne.n	8005e56 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8005e52:	2301      	movs	r3, #1
 8005e54:	e0ed      	b.n	8006032 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005e5c:	b2db      	uxtb	r3, r3
 8005e5e:	2b00      	cmp	r3, #0
 8005e60:	d102      	bne.n	8005e68 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8005e62:	6878      	ldr	r0, [r7, #4]
 8005e64:	f7fd f808 	bl	8002e78 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	681a      	ldr	r2, [r3, #0]
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	f042 0201 	orr.w	r2, r2, #1
 8005e76:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005e78:	f7ff ffb4 	bl	8005de4 <HAL_GetTick>
 8005e7c:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8005e7e:	e012      	b.n	8005ea6 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8005e80:	f7ff ffb0 	bl	8005de4 <HAL_GetTick>
 8005e84:	4602      	mov	r2, r0
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	1ad3      	subs	r3, r2, r3
 8005e8a:	2b0a      	cmp	r3, #10
 8005e8c:	d90b      	bls.n	8005ea6 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e92:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	2205      	movs	r2, #5
 8005e9e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8005ea2:	2301      	movs	r3, #1
 8005ea4:	e0c5      	b.n	8006032 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	685b      	ldr	r3, [r3, #4]
 8005eac:	f003 0301 	and.w	r3, r3, #1
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d0e5      	beq.n	8005e80 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	681a      	ldr	r2, [r3, #0]
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	f022 0202 	bic.w	r2, r2, #2
 8005ec2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8005ec4:	f7ff ff8e 	bl	8005de4 <HAL_GetTick>
 8005ec8:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8005eca:	e012      	b.n	8005ef2 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8005ecc:	f7ff ff8a 	bl	8005de4 <HAL_GetTick>
 8005ed0:	4602      	mov	r2, r0
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	1ad3      	subs	r3, r2, r3
 8005ed6:	2b0a      	cmp	r3, #10
 8005ed8:	d90b      	bls.n	8005ef2 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ede:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	2205      	movs	r2, #5
 8005eea:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8005eee:	2301      	movs	r3, #1
 8005ef0:	e09f      	b.n	8006032 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	685b      	ldr	r3, [r3, #4]
 8005ef8:	f003 0302 	and.w	r3, r3, #2
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d1e5      	bne.n	8005ecc <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	7e1b      	ldrb	r3, [r3, #24]
 8005f04:	2b01      	cmp	r3, #1
 8005f06:	d108      	bne.n	8005f1a <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	681a      	ldr	r2, [r3, #0]
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005f16:	601a      	str	r2, [r3, #0]
 8005f18:	e007      	b.n	8005f2a <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	681a      	ldr	r2, [r3, #0]
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005f28:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	7e5b      	ldrb	r3, [r3, #25]
 8005f2e:	2b01      	cmp	r3, #1
 8005f30:	d108      	bne.n	8005f44 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	681a      	ldr	r2, [r3, #0]
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005f40:	601a      	str	r2, [r3, #0]
 8005f42:	e007      	b.n	8005f54 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	681a      	ldr	r2, [r3, #0]
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005f52:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	7e9b      	ldrb	r3, [r3, #26]
 8005f58:	2b01      	cmp	r3, #1
 8005f5a:	d108      	bne.n	8005f6e <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	681b      	ldr	r3, [r3, #0]
 8005f60:	681a      	ldr	r2, [r3, #0]
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	f042 0220 	orr.w	r2, r2, #32
 8005f6a:	601a      	str	r2, [r3, #0]
 8005f6c:	e007      	b.n	8005f7e <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	681a      	ldr	r2, [r3, #0]
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	f022 0220 	bic.w	r2, r2, #32
 8005f7c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	7edb      	ldrb	r3, [r3, #27]
 8005f82:	2b01      	cmp	r3, #1
 8005f84:	d108      	bne.n	8005f98 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	681b      	ldr	r3, [r3, #0]
 8005f8a:	681a      	ldr	r2, [r3, #0]
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	f022 0210 	bic.w	r2, r2, #16
 8005f94:	601a      	str	r2, [r3, #0]
 8005f96:	e007      	b.n	8005fa8 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	681a      	ldr	r2, [r3, #0]
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	f042 0210 	orr.w	r2, r2, #16
 8005fa6:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	7f1b      	ldrb	r3, [r3, #28]
 8005fac:	2b01      	cmp	r3, #1
 8005fae:	d108      	bne.n	8005fc2 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	681a      	ldr	r2, [r3, #0]
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	f042 0208 	orr.w	r2, r2, #8
 8005fbe:	601a      	str	r2, [r3, #0]
 8005fc0:	e007      	b.n	8005fd2 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	681a      	ldr	r2, [r3, #0]
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	f022 0208 	bic.w	r2, r2, #8
 8005fd0:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	7f5b      	ldrb	r3, [r3, #29]
 8005fd6:	2b01      	cmp	r3, #1
 8005fd8:	d108      	bne.n	8005fec <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	681b      	ldr	r3, [r3, #0]
 8005fde:	681a      	ldr	r2, [r3, #0]
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	f042 0204 	orr.w	r2, r2, #4
 8005fe8:	601a      	str	r2, [r3, #0]
 8005fea:	e007      	b.n	8005ffc <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	681a      	ldr	r2, [r3, #0]
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	f022 0204 	bic.w	r2, r2, #4
 8005ffa:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	689a      	ldr	r2, [r3, #8]
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	68db      	ldr	r3, [r3, #12]
 8006004:	431a      	orrs	r2, r3
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	691b      	ldr	r3, [r3, #16]
 800600a:	431a      	orrs	r2, r3
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	695b      	ldr	r3, [r3, #20]
 8006010:	ea42 0103 	orr.w	r1, r2, r3
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	685b      	ldr	r3, [r3, #4]
 8006018:	1e5a      	subs	r2, r3, #1
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	430a      	orrs	r2, r1
 8006020:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	2200      	movs	r2, #0
 8006026:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	2201      	movs	r2, #1
 800602c:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8006030:	2300      	movs	r3, #0
}
 8006032:	4618      	mov	r0, r3
 8006034:	3710      	adds	r7, #16
 8006036:	46bd      	mov	sp, r7
 8006038:	bd80      	pop	{r7, pc}
	...

0800603c <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, const CAN_FilterTypeDef *sFilterConfig)
{
 800603c:	b480      	push	{r7}
 800603e:	b087      	sub	sp, #28
 8006040:	af00      	add	r7, sp, #0
 8006042:	6078      	str	r0, [r7, #4]
 8006044:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006052:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8006054:	7cfb      	ldrb	r3, [r7, #19]
 8006056:	2b01      	cmp	r3, #1
 8006058:	d003      	beq.n	8006062 <HAL_CAN_ConfigFilter+0x26>
 800605a:	7cfb      	ldrb	r3, [r7, #19]
 800605c:	2b02      	cmp	r3, #2
 800605e:	f040 80be 	bne.w	80061de <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8006062:	4b65      	ldr	r3, [pc, #404]	; (80061f8 <HAL_CAN_ConfigFilter+0x1bc>)
 8006064:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif /* CAN3 */

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8006066:	697b      	ldr	r3, [r7, #20]
 8006068:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800606c:	f043 0201 	orr.w	r2, r3, #1
 8006070:	697b      	ldr	r3, [r7, #20]
 8006072:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8006076:	697b      	ldr	r3, [r7, #20]
 8006078:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800607c:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8006080:	697b      	ldr	r3, [r7, #20]
 8006082:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8006086:	697b      	ldr	r3, [r7, #20]
 8006088:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800608c:	683b      	ldr	r3, [r7, #0]
 800608e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006090:	021b      	lsls	r3, r3, #8
 8006092:	431a      	orrs	r2, r3
 8006094:	697b      	ldr	r3, [r7, #20]
 8006096:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif /* CAN3 */
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800609a:	683b      	ldr	r3, [r7, #0]
 800609c:	695b      	ldr	r3, [r3, #20]
 800609e:	f003 031f 	and.w	r3, r3, #31
 80060a2:	2201      	movs	r2, #1
 80060a4:	fa02 f303 	lsl.w	r3, r2, r3
 80060a8:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80060aa:	697b      	ldr	r3, [r7, #20]
 80060ac:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	43db      	mvns	r3, r3
 80060b4:	401a      	ands	r2, r3
 80060b6:	697b      	ldr	r3, [r7, #20]
 80060b8:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80060bc:	683b      	ldr	r3, [r7, #0]
 80060be:	69db      	ldr	r3, [r3, #28]
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d123      	bne.n	800610c <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80060c4:	697b      	ldr	r3, [r7, #20]
 80060c6:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	43db      	mvns	r3, r3
 80060ce:	401a      	ands	r2, r3
 80060d0:	697b      	ldr	r3, [r7, #20]
 80060d2:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80060d6:	683b      	ldr	r3, [r7, #0]
 80060d8:	68db      	ldr	r3, [r3, #12]
 80060da:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80060dc:	683b      	ldr	r3, [r7, #0]
 80060de:	685b      	ldr	r3, [r3, #4]
 80060e0:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80060e2:	683a      	ldr	r2, [r7, #0]
 80060e4:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80060e6:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80060e8:	697b      	ldr	r3, [r7, #20]
 80060ea:	3248      	adds	r2, #72	; 0x48
 80060ec:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80060f0:	683b      	ldr	r3, [r7, #0]
 80060f2:	689b      	ldr	r3, [r3, #8]
 80060f4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80060f6:	683b      	ldr	r3, [r7, #0]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80060fc:	683b      	ldr	r3, [r7, #0]
 80060fe:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8006100:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8006102:	6979      	ldr	r1, [r7, #20]
 8006104:	3348      	adds	r3, #72	; 0x48
 8006106:	00db      	lsls	r3, r3, #3
 8006108:	440b      	add	r3, r1
 800610a:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 800610c:	683b      	ldr	r3, [r7, #0]
 800610e:	69db      	ldr	r3, [r3, #28]
 8006110:	2b01      	cmp	r3, #1
 8006112:	d122      	bne.n	800615a <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8006114:	697b      	ldr	r3, [r7, #20]
 8006116:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	431a      	orrs	r2, r3
 800611e:	697b      	ldr	r3, [r7, #20]
 8006120:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8006124:	683b      	ldr	r3, [r7, #0]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 800612a:	683b      	ldr	r3, [r7, #0]
 800612c:	685b      	ldr	r3, [r3, #4]
 800612e:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8006130:	683a      	ldr	r2, [r7, #0]
 8006132:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8006134:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8006136:	697b      	ldr	r3, [r7, #20]
 8006138:	3248      	adds	r2, #72	; 0x48
 800613a:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800613e:	683b      	ldr	r3, [r7, #0]
 8006140:	689b      	ldr	r3, [r3, #8]
 8006142:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8006144:	683b      	ldr	r3, [r7, #0]
 8006146:	68db      	ldr	r3, [r3, #12]
 8006148:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800614a:	683b      	ldr	r3, [r7, #0]
 800614c:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800614e:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8006150:	6979      	ldr	r1, [r7, #20]
 8006152:	3348      	adds	r3, #72	; 0x48
 8006154:	00db      	lsls	r3, r3, #3
 8006156:	440b      	add	r3, r1
 8006158:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 800615a:	683b      	ldr	r3, [r7, #0]
 800615c:	699b      	ldr	r3, [r3, #24]
 800615e:	2b00      	cmp	r3, #0
 8006160:	d109      	bne.n	8006176 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8006162:	697b      	ldr	r3, [r7, #20]
 8006164:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	43db      	mvns	r3, r3
 800616c:	401a      	ands	r2, r3
 800616e:	697b      	ldr	r3, [r7, #20]
 8006170:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8006174:	e007      	b.n	8006186 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8006176:	697b      	ldr	r3, [r7, #20]
 8006178:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	431a      	orrs	r2, r3
 8006180:	697b      	ldr	r3, [r7, #20]
 8006182:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8006186:	683b      	ldr	r3, [r7, #0]
 8006188:	691b      	ldr	r3, [r3, #16]
 800618a:	2b00      	cmp	r3, #0
 800618c:	d109      	bne.n	80061a2 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800618e:	697b      	ldr	r3, [r7, #20]
 8006190:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	43db      	mvns	r3, r3
 8006198:	401a      	ands	r2, r3
 800619a:	697b      	ldr	r3, [r7, #20]
 800619c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 80061a0:	e007      	b.n	80061b2 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80061a2:	697b      	ldr	r3, [r7, #20]
 80061a4:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	431a      	orrs	r2, r3
 80061ac:	697b      	ldr	r3, [r7, #20]
 80061ae:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80061b2:	683b      	ldr	r3, [r7, #0]
 80061b4:	6a1b      	ldr	r3, [r3, #32]
 80061b6:	2b01      	cmp	r3, #1
 80061b8:	d107      	bne.n	80061ca <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80061ba:	697b      	ldr	r3, [r7, #20]
 80061bc:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	431a      	orrs	r2, r3
 80061c4:	697b      	ldr	r3, [r7, #20]
 80061c6:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80061ca:	697b      	ldr	r3, [r7, #20]
 80061cc:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80061d0:	f023 0201 	bic.w	r2, r3, #1
 80061d4:	697b      	ldr	r3, [r7, #20]
 80061d6:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 80061da:	2300      	movs	r3, #0
 80061dc:	e006      	b.n	80061ec <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061e2:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80061ea:	2301      	movs	r3, #1
  }
}
 80061ec:	4618      	mov	r0, r3
 80061ee:	371c      	adds	r7, #28
 80061f0:	46bd      	mov	sp, r7
 80061f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f6:	4770      	bx	lr
 80061f8:	40006400 	.word	0x40006400

080061fc <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80061fc:	b580      	push	{r7, lr}
 80061fe:	b084      	sub	sp, #16
 8006200:	af00      	add	r7, sp, #0
 8006202:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	f893 3020 	ldrb.w	r3, [r3, #32]
 800620a:	b2db      	uxtb	r3, r3
 800620c:	2b01      	cmp	r3, #1
 800620e:	d12e      	bne.n	800626e <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	2202      	movs	r2, #2
 8006214:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	681a      	ldr	r2, [r3, #0]
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	f022 0201 	bic.w	r2, r2, #1
 8006226:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006228:	f7ff fddc 	bl	8005de4 <HAL_GetTick>
 800622c:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800622e:	e012      	b.n	8006256 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8006230:	f7ff fdd8 	bl	8005de4 <HAL_GetTick>
 8006234:	4602      	mov	r2, r0
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	1ad3      	subs	r3, r2, r3
 800623a:	2b0a      	cmp	r3, #10
 800623c:	d90b      	bls.n	8006256 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006242:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	2205      	movs	r2, #5
 800624e:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8006252:	2301      	movs	r3, #1
 8006254:	e012      	b.n	800627c <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	685b      	ldr	r3, [r3, #4]
 800625c:	f003 0301 	and.w	r3, r3, #1
 8006260:	2b00      	cmp	r3, #0
 8006262:	d1e5      	bne.n	8006230 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	2200      	movs	r2, #0
 8006268:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 800626a:	2300      	movs	r3, #0
 800626c:	e006      	b.n	800627c <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006272:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800627a:	2301      	movs	r3, #1
  }
}
 800627c:	4618      	mov	r0, r3
 800627e:	3710      	adds	r7, #16
 8006280:	46bd      	mov	sp, r7
 8006282:	bd80      	pop	{r7, pc}

08006284 <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 8006284:	b480      	push	{r7}
 8006286:	b089      	sub	sp, #36	; 0x24
 8006288:	af00      	add	r7, sp, #0
 800628a:	60f8      	str	r0, [r7, #12]
 800628c:	60b9      	str	r1, [r7, #8]
 800628e:	607a      	str	r2, [r7, #4]
 8006290:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8006292:	68fb      	ldr	r3, [r7, #12]
 8006294:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006298:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	689b      	ldr	r3, [r3, #8]
 80062a0:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80062a2:	7ffb      	ldrb	r3, [r7, #31]
 80062a4:	2b01      	cmp	r3, #1
 80062a6:	d003      	beq.n	80062b0 <HAL_CAN_AddTxMessage+0x2c>
 80062a8:	7ffb      	ldrb	r3, [r7, #31]
 80062aa:	2b02      	cmp	r3, #2
 80062ac:	f040 80ad 	bne.w	800640a <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80062b0:	69bb      	ldr	r3, [r7, #24]
 80062b2:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d10a      	bne.n	80062d0 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80062ba:	69bb      	ldr	r3, [r7, #24]
 80062bc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d105      	bne.n	80062d0 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80062c4:	69bb      	ldr	r3, [r7, #24]
 80062c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80062ca:	2b00      	cmp	r3, #0
 80062cc:	f000 8095 	beq.w	80063fa <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80062d0:	69bb      	ldr	r3, [r7, #24]
 80062d2:	0e1b      	lsrs	r3, r3, #24
 80062d4:	f003 0303 	and.w	r3, r3, #3
 80062d8:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80062da:	2201      	movs	r2, #1
 80062dc:	697b      	ldr	r3, [r7, #20]
 80062de:	409a      	lsls	r2, r3
 80062e0:	683b      	ldr	r3, [r7, #0]
 80062e2:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80062e4:	68bb      	ldr	r3, [r7, #8]
 80062e6:	689b      	ldr	r3, [r3, #8]
 80062e8:	2b00      	cmp	r3, #0
 80062ea:	d10d      	bne.n	8006308 <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80062ec:	68bb      	ldr	r3, [r7, #8]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 80062f2:	68bb      	ldr	r3, [r7, #8]
 80062f4:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80062f6:	68f9      	ldr	r1, [r7, #12]
 80062f8:	6809      	ldr	r1, [r1, #0]
 80062fa:	431a      	orrs	r2, r3
 80062fc:	697b      	ldr	r3, [r7, #20]
 80062fe:	3318      	adds	r3, #24
 8006300:	011b      	lsls	r3, r3, #4
 8006302:	440b      	add	r3, r1
 8006304:	601a      	str	r2, [r3, #0]
 8006306:	e00f      	b.n	8006328 <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8006308:	68bb      	ldr	r3, [r7, #8]
 800630a:	685b      	ldr	r3, [r3, #4]
 800630c:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 800630e:	68bb      	ldr	r3, [r7, #8]
 8006310:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8006312:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8006314:	68bb      	ldr	r3, [r7, #8]
 8006316:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8006318:	68f9      	ldr	r1, [r7, #12]
 800631a:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 800631c:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800631e:	697b      	ldr	r3, [r7, #20]
 8006320:	3318      	adds	r3, #24
 8006322:	011b      	lsls	r3, r3, #4
 8006324:	440b      	add	r3, r1
 8006326:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8006328:	68fb      	ldr	r3, [r7, #12]
 800632a:	6819      	ldr	r1, [r3, #0]
 800632c:	68bb      	ldr	r3, [r7, #8]
 800632e:	691a      	ldr	r2, [r3, #16]
 8006330:	697b      	ldr	r3, [r7, #20]
 8006332:	3318      	adds	r3, #24
 8006334:	011b      	lsls	r3, r3, #4
 8006336:	440b      	add	r3, r1
 8006338:	3304      	adds	r3, #4
 800633a:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 800633c:	68bb      	ldr	r3, [r7, #8]
 800633e:	7d1b      	ldrb	r3, [r3, #20]
 8006340:	2b01      	cmp	r3, #1
 8006342:	d111      	bne.n	8006368 <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	681a      	ldr	r2, [r3, #0]
 8006348:	697b      	ldr	r3, [r7, #20]
 800634a:	3318      	adds	r3, #24
 800634c:	011b      	lsls	r3, r3, #4
 800634e:	4413      	add	r3, r2
 8006350:	3304      	adds	r3, #4
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	68fa      	ldr	r2, [r7, #12]
 8006356:	6811      	ldr	r1, [r2, #0]
 8006358:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800635c:	697b      	ldr	r3, [r7, #20]
 800635e:	3318      	adds	r3, #24
 8006360:	011b      	lsls	r3, r3, #4
 8006362:	440b      	add	r3, r1
 8006364:	3304      	adds	r3, #4
 8006366:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	3307      	adds	r3, #7
 800636c:	781b      	ldrb	r3, [r3, #0]
 800636e:	061a      	lsls	r2, r3, #24
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	3306      	adds	r3, #6
 8006374:	781b      	ldrb	r3, [r3, #0]
 8006376:	041b      	lsls	r3, r3, #16
 8006378:	431a      	orrs	r2, r3
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	3305      	adds	r3, #5
 800637e:	781b      	ldrb	r3, [r3, #0]
 8006380:	021b      	lsls	r3, r3, #8
 8006382:	4313      	orrs	r3, r2
 8006384:	687a      	ldr	r2, [r7, #4]
 8006386:	3204      	adds	r2, #4
 8006388:	7812      	ldrb	r2, [r2, #0]
 800638a:	4610      	mov	r0, r2
 800638c:	68fa      	ldr	r2, [r7, #12]
 800638e:	6811      	ldr	r1, [r2, #0]
 8006390:	ea43 0200 	orr.w	r2, r3, r0
 8006394:	697b      	ldr	r3, [r7, #20]
 8006396:	011b      	lsls	r3, r3, #4
 8006398:	440b      	add	r3, r1
 800639a:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 800639e:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	3303      	adds	r3, #3
 80063a4:	781b      	ldrb	r3, [r3, #0]
 80063a6:	061a      	lsls	r2, r3, #24
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	3302      	adds	r3, #2
 80063ac:	781b      	ldrb	r3, [r3, #0]
 80063ae:	041b      	lsls	r3, r3, #16
 80063b0:	431a      	orrs	r2, r3
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	3301      	adds	r3, #1
 80063b6:	781b      	ldrb	r3, [r3, #0]
 80063b8:	021b      	lsls	r3, r3, #8
 80063ba:	4313      	orrs	r3, r2
 80063bc:	687a      	ldr	r2, [r7, #4]
 80063be:	7812      	ldrb	r2, [r2, #0]
 80063c0:	4610      	mov	r0, r2
 80063c2:	68fa      	ldr	r2, [r7, #12]
 80063c4:	6811      	ldr	r1, [r2, #0]
 80063c6:	ea43 0200 	orr.w	r2, r3, r0
 80063ca:	697b      	ldr	r3, [r7, #20]
 80063cc:	011b      	lsls	r3, r3, #4
 80063ce:	440b      	add	r3, r1
 80063d0:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 80063d4:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	681a      	ldr	r2, [r3, #0]
 80063da:	697b      	ldr	r3, [r7, #20]
 80063dc:	3318      	adds	r3, #24
 80063de:	011b      	lsls	r3, r3, #4
 80063e0:	4413      	add	r3, r2
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	68fa      	ldr	r2, [r7, #12]
 80063e6:	6811      	ldr	r1, [r2, #0]
 80063e8:	f043 0201 	orr.w	r2, r3, #1
 80063ec:	697b      	ldr	r3, [r7, #20]
 80063ee:	3318      	adds	r3, #24
 80063f0:	011b      	lsls	r3, r3, #4
 80063f2:	440b      	add	r3, r1
 80063f4:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80063f6:	2300      	movs	r3, #0
 80063f8:	e00e      	b.n	8006418 <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063fe:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8006406:	2301      	movs	r3, #1
 8006408:	e006      	b.n	8006418 <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800640e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8006416:	2301      	movs	r3, #1
  }
}
 8006418:	4618      	mov	r0, r3
 800641a:	3724      	adds	r7, #36	; 0x24
 800641c:	46bd      	mov	sp, r7
 800641e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006422:	4770      	bx	lr

08006424 <HAL_CAN_GetRxMessage>:
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo,
                                       CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8006424:	b480      	push	{r7}
 8006426:	b087      	sub	sp, #28
 8006428:	af00      	add	r7, sp, #0
 800642a:	60f8      	str	r0, [r7, #12]
 800642c:	60b9      	str	r1, [r7, #8]
 800642e:	607a      	str	r2, [r7, #4]
 8006430:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006438:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 800643a:	7dfb      	ldrb	r3, [r7, #23]
 800643c:	2b01      	cmp	r3, #1
 800643e:	d003      	beq.n	8006448 <HAL_CAN_GetRxMessage+0x24>
 8006440:	7dfb      	ldrb	r3, [r7, #23]
 8006442:	2b02      	cmp	r3, #2
 8006444:	f040 8103 	bne.w	800664e <HAL_CAN_GetRxMessage+0x22a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8006448:	68bb      	ldr	r3, [r7, #8]
 800644a:	2b00      	cmp	r3, #0
 800644c:	d10e      	bne.n	800646c <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	68db      	ldr	r3, [r3, #12]
 8006454:	f003 0303 	and.w	r3, r3, #3
 8006458:	2b00      	cmp	r3, #0
 800645a:	d116      	bne.n	800648a <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006460:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8006468:	2301      	movs	r3, #1
 800646a:	e0f7      	b.n	800665c <HAL_CAN_GetRxMessage+0x238>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 800646c:	68fb      	ldr	r3, [r7, #12]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	691b      	ldr	r3, [r3, #16]
 8006472:	f003 0303 	and.w	r3, r3, #3
 8006476:	2b00      	cmp	r3, #0
 8006478:	d107      	bne.n	800648a <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800647e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8006482:	68fb      	ldr	r3, [r7, #12]
 8006484:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8006486:	2301      	movs	r3, #1
 8006488:	e0e8      	b.n	800665c <HAL_CAN_GetRxMessage+0x238>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	681a      	ldr	r2, [r3, #0]
 800648e:	68bb      	ldr	r3, [r7, #8]
 8006490:	331b      	adds	r3, #27
 8006492:	011b      	lsls	r3, r3, #4
 8006494:	4413      	add	r3, r2
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	f003 0204 	and.w	r2, r3, #4
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	689b      	ldr	r3, [r3, #8]
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d10c      	bne.n	80064c2 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	681a      	ldr	r2, [r3, #0]
 80064ac:	68bb      	ldr	r3, [r7, #8]
 80064ae:	331b      	adds	r3, #27
 80064b0:	011b      	lsls	r3, r3, #4
 80064b2:	4413      	add	r3, r2
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	0d5b      	lsrs	r3, r3, #21
 80064b8:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	601a      	str	r2, [r3, #0]
 80064c0:	e00b      	b.n	80064da <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
                        hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	681a      	ldr	r2, [r3, #0]
 80064c6:	68bb      	ldr	r3, [r7, #8]
 80064c8:	331b      	adds	r3, #27
 80064ca:	011b      	lsls	r3, r3, #4
 80064cc:	4413      	add	r3, r2
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	08db      	lsrs	r3, r3, #3
 80064d2:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) &
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80064da:	68fb      	ldr	r3, [r7, #12]
 80064dc:	681a      	ldr	r2, [r3, #0]
 80064de:	68bb      	ldr	r3, [r7, #8]
 80064e0:	331b      	adds	r3, #27
 80064e2:	011b      	lsls	r3, r3, #4
 80064e4:	4413      	add	r3, r2
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	f003 0202 	and.w	r2, r3, #2
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	60da      	str	r2, [r3, #12]
    if (((CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos) >= 8U)
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	681a      	ldr	r2, [r3, #0]
 80064f4:	68bb      	ldr	r3, [r7, #8]
 80064f6:	331b      	adds	r3, #27
 80064f8:	011b      	lsls	r3, r3, #4
 80064fa:	4413      	add	r3, r2
 80064fc:	3304      	adds	r3, #4
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	f003 0308 	and.w	r3, r3, #8
 8006504:	2b00      	cmp	r3, #0
 8006506:	d003      	beq.n	8006510 <HAL_CAN_GetRxMessage+0xec>
    {
      /* Truncate DLC to 8 if received field is over range */
      pHeader->DLC = 8U;
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	2208      	movs	r2, #8
 800650c:	611a      	str	r2, [r3, #16]
 800650e:	e00b      	b.n	8006528 <HAL_CAN_GetRxMessage+0x104>
    }
    else
    {
      pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	681a      	ldr	r2, [r3, #0]
 8006514:	68bb      	ldr	r3, [r7, #8]
 8006516:	331b      	adds	r3, #27
 8006518:	011b      	lsls	r3, r3, #4
 800651a:	4413      	add	r3, r2
 800651c:	3304      	adds	r3, #4
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	f003 020f 	and.w	r2, r3, #15
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	611a      	str	r2, [r3, #16]
    }
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	681a      	ldr	r2, [r3, #0]
 800652c:	68bb      	ldr	r3, [r7, #8]
 800652e:	331b      	adds	r3, #27
 8006530:	011b      	lsls	r3, r3, #4
 8006532:	4413      	add	r3, r2
 8006534:	3304      	adds	r3, #4
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	0a1b      	lsrs	r3, r3, #8
 800653a:	b2da      	uxtb	r2, r3
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	681a      	ldr	r2, [r3, #0]
 8006544:	68bb      	ldr	r3, [r7, #8]
 8006546:	331b      	adds	r3, #27
 8006548:	011b      	lsls	r3, r3, #4
 800654a:	4413      	add	r3, r2
 800654c:	3304      	adds	r3, #4
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	0c1b      	lsrs	r3, r3, #16
 8006552:	b29a      	uxth	r2, r3
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	681a      	ldr	r2, [r3, #0]
 800655c:	68bb      	ldr	r3, [r7, #8]
 800655e:	011b      	lsls	r3, r3, #4
 8006560:	4413      	add	r3, r2
 8006562:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	b2da      	uxtb	r2, r3
 800656a:	683b      	ldr	r3, [r7, #0]
 800656c:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	681a      	ldr	r2, [r3, #0]
 8006572:	68bb      	ldr	r3, [r7, #8]
 8006574:	011b      	lsls	r3, r3, #4
 8006576:	4413      	add	r3, r2
 8006578:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	0a1a      	lsrs	r2, r3, #8
 8006580:	683b      	ldr	r3, [r7, #0]
 8006582:	3301      	adds	r3, #1
 8006584:	b2d2      	uxtb	r2, r2
 8006586:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	681a      	ldr	r2, [r3, #0]
 800658c:	68bb      	ldr	r3, [r7, #8]
 800658e:	011b      	lsls	r3, r3, #4
 8006590:	4413      	add	r3, r2
 8006592:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	0c1a      	lsrs	r2, r3, #16
 800659a:	683b      	ldr	r3, [r7, #0]
 800659c:	3302      	adds	r3, #2
 800659e:	b2d2      	uxtb	r2, r2
 80065a0:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80065a2:	68fb      	ldr	r3, [r7, #12]
 80065a4:	681a      	ldr	r2, [r3, #0]
 80065a6:	68bb      	ldr	r3, [r7, #8]
 80065a8:	011b      	lsls	r3, r3, #4
 80065aa:	4413      	add	r3, r2
 80065ac:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	0e1a      	lsrs	r2, r3, #24
 80065b4:	683b      	ldr	r3, [r7, #0]
 80065b6:	3303      	adds	r3, #3
 80065b8:	b2d2      	uxtb	r2, r2
 80065ba:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	681a      	ldr	r2, [r3, #0]
 80065c0:	68bb      	ldr	r3, [r7, #8]
 80065c2:	011b      	lsls	r3, r3, #4
 80065c4:	4413      	add	r3, r2
 80065c6:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80065ca:	681a      	ldr	r2, [r3, #0]
 80065cc:	683b      	ldr	r3, [r7, #0]
 80065ce:	3304      	adds	r3, #4
 80065d0:	b2d2      	uxtb	r2, r2
 80065d2:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80065d4:	68fb      	ldr	r3, [r7, #12]
 80065d6:	681a      	ldr	r2, [r3, #0]
 80065d8:	68bb      	ldr	r3, [r7, #8]
 80065da:	011b      	lsls	r3, r3, #4
 80065dc:	4413      	add	r3, r2
 80065de:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	0a1a      	lsrs	r2, r3, #8
 80065e6:	683b      	ldr	r3, [r7, #0]
 80065e8:	3305      	adds	r3, #5
 80065ea:	b2d2      	uxtb	r2, r2
 80065ec:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80065ee:	68fb      	ldr	r3, [r7, #12]
 80065f0:	681a      	ldr	r2, [r3, #0]
 80065f2:	68bb      	ldr	r3, [r7, #8]
 80065f4:	011b      	lsls	r3, r3, #4
 80065f6:	4413      	add	r3, r2
 80065f8:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	0c1a      	lsrs	r2, r3, #16
 8006600:	683b      	ldr	r3, [r7, #0]
 8006602:	3306      	adds	r3, #6
 8006604:	b2d2      	uxtb	r2, r2
 8006606:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	681a      	ldr	r2, [r3, #0]
 800660c:	68bb      	ldr	r3, [r7, #8]
 800660e:	011b      	lsls	r3, r3, #4
 8006610:	4413      	add	r3, r2
 8006612:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	0e1a      	lsrs	r2, r3, #24
 800661a:	683b      	ldr	r3, [r7, #0]
 800661c:	3307      	adds	r3, #7
 800661e:	b2d2      	uxtb	r2, r2
 8006620:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8006622:	68bb      	ldr	r3, [r7, #8]
 8006624:	2b00      	cmp	r3, #0
 8006626:	d108      	bne.n	800663a <HAL_CAN_GetRxMessage+0x216>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	68da      	ldr	r2, [r3, #12]
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	f042 0220 	orr.w	r2, r2, #32
 8006636:	60da      	str	r2, [r3, #12]
 8006638:	e007      	b.n	800664a <HAL_CAN_GetRxMessage+0x226>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	691a      	ldr	r2, [r3, #16]
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	f042 0220 	orr.w	r2, r2, #32
 8006648:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 800664a:	2300      	movs	r3, #0
 800664c:	e006      	b.n	800665c <HAL_CAN_GetRxMessage+0x238>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006652:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800665a:	2301      	movs	r3, #1
  }
}
 800665c:	4618      	mov	r0, r3
 800665e:	371c      	adds	r7, #28
 8006660:	46bd      	mov	sp, r7
 8006662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006666:	4770      	bx	lr

08006668 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8006668:	b480      	push	{r7}
 800666a:	b085      	sub	sp, #20
 800666c:	af00      	add	r7, sp, #0
 800666e:	6078      	str	r0, [r7, #4]
 8006670:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006678:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 800667a:	7bfb      	ldrb	r3, [r7, #15]
 800667c:	2b01      	cmp	r3, #1
 800667e:	d002      	beq.n	8006686 <HAL_CAN_ActivateNotification+0x1e>
 8006680:	7bfb      	ldrb	r3, [r7, #15]
 8006682:	2b02      	cmp	r3, #2
 8006684:	d109      	bne.n	800669a <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	6959      	ldr	r1, [r3, #20]
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	683a      	ldr	r2, [r7, #0]
 8006692:	430a      	orrs	r2, r1
 8006694:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8006696:	2300      	movs	r3, #0
 8006698:	e006      	b.n	80066a8 <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800669e:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80066a6:	2301      	movs	r3, #1
  }
}
 80066a8:	4618      	mov	r0, r3
 80066aa:	3714      	adds	r7, #20
 80066ac:	46bd      	mov	sp, r7
 80066ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066b2:	4770      	bx	lr

080066b4 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80066b4:	b580      	push	{r7, lr}
 80066b6:	b08a      	sub	sp, #40	; 0x28
 80066b8:	af00      	add	r7, sp, #0
 80066ba:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 80066bc:	2300      	movs	r3, #0
 80066be:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	695b      	ldr	r3, [r3, #20]
 80066c6:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	685b      	ldr	r3, [r3, #4]
 80066ce:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	689b      	ldr	r3, [r3, #8]
 80066d6:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	68db      	ldr	r3, [r3, #12]
 80066de:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	691b      	ldr	r3, [r3, #16]
 80066e6:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	699b      	ldr	r3, [r3, #24]
 80066ee:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80066f0:	6a3b      	ldr	r3, [r7, #32]
 80066f2:	f003 0301 	and.w	r3, r3, #1
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d07c      	beq.n	80067f4 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80066fa:	69bb      	ldr	r3, [r7, #24]
 80066fc:	f003 0301 	and.w	r3, r3, #1
 8006700:	2b00      	cmp	r3, #0
 8006702:	d023      	beq.n	800674c <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	2201      	movs	r2, #1
 800670a:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 800670c:	69bb      	ldr	r3, [r7, #24]
 800670e:	f003 0302 	and.w	r3, r3, #2
 8006712:	2b00      	cmp	r3, #0
 8006714:	d003      	beq.n	800671e <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8006716:	6878      	ldr	r0, [r7, #4]
 8006718:	f000 f983 	bl	8006a22 <HAL_CAN_TxMailbox0CompleteCallback>
 800671c:	e016      	b.n	800674c <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 800671e:	69bb      	ldr	r3, [r7, #24]
 8006720:	f003 0304 	and.w	r3, r3, #4
 8006724:	2b00      	cmp	r3, #0
 8006726:	d004      	beq.n	8006732 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8006728:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800672a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800672e:	627b      	str	r3, [r7, #36]	; 0x24
 8006730:	e00c      	b.n	800674c <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8006732:	69bb      	ldr	r3, [r7, #24]
 8006734:	f003 0308 	and.w	r3, r3, #8
 8006738:	2b00      	cmp	r3, #0
 800673a:	d004      	beq.n	8006746 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 800673c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800673e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8006742:	627b      	str	r3, [r7, #36]	; 0x24
 8006744:	e002      	b.n	800674c <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8006746:	6878      	ldr	r0, [r7, #4]
 8006748:	f000 f989 	bl	8006a5e <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 800674c:	69bb      	ldr	r3, [r7, #24]
 800674e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006752:	2b00      	cmp	r3, #0
 8006754:	d024      	beq.n	80067a0 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800675e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8006760:	69bb      	ldr	r3, [r7, #24]
 8006762:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006766:	2b00      	cmp	r3, #0
 8006768:	d003      	beq.n	8006772 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 800676a:	6878      	ldr	r0, [r7, #4]
 800676c:	f000 f963 	bl	8006a36 <HAL_CAN_TxMailbox1CompleteCallback>
 8006770:	e016      	b.n	80067a0 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8006772:	69bb      	ldr	r3, [r7, #24]
 8006774:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006778:	2b00      	cmp	r3, #0
 800677a:	d004      	beq.n	8006786 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 800677c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800677e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8006782:	627b      	str	r3, [r7, #36]	; 0x24
 8006784:	e00c      	b.n	80067a0 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8006786:	69bb      	ldr	r3, [r7, #24]
 8006788:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800678c:	2b00      	cmp	r3, #0
 800678e:	d004      	beq.n	800679a <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8006790:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006792:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006796:	627b      	str	r3, [r7, #36]	; 0x24
 8006798:	e002      	b.n	80067a0 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 800679a:	6878      	ldr	r0, [r7, #4]
 800679c:	f000 f969 	bl	8006a72 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80067a0:	69bb      	ldr	r3, [r7, #24]
 80067a2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d024      	beq.n	80067f4 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80067b2:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80067b4:	69bb      	ldr	r3, [r7, #24]
 80067b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d003      	beq.n	80067c6 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80067be:	6878      	ldr	r0, [r7, #4]
 80067c0:	f000 f943 	bl	8006a4a <HAL_CAN_TxMailbox2CompleteCallback>
 80067c4:	e016      	b.n	80067f4 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80067c6:	69bb      	ldr	r3, [r7, #24]
 80067c8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80067cc:	2b00      	cmp	r3, #0
 80067ce:	d004      	beq.n	80067da <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80067d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067d2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80067d6:	627b      	str	r3, [r7, #36]	; 0x24
 80067d8:	e00c      	b.n	80067f4 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80067da:	69bb      	ldr	r3, [r7, #24]
 80067dc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d004      	beq.n	80067ee <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80067e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80067e6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80067ea:	627b      	str	r3, [r7, #36]	; 0x24
 80067ec:	e002      	b.n	80067f4 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80067ee:	6878      	ldr	r0, [r7, #4]
 80067f0:	f000 f949 	bl	8006a86 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80067f4:	6a3b      	ldr	r3, [r7, #32]
 80067f6:	f003 0308 	and.w	r3, r3, #8
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d00c      	beq.n	8006818 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80067fe:	697b      	ldr	r3, [r7, #20]
 8006800:	f003 0310 	and.w	r3, r3, #16
 8006804:	2b00      	cmp	r3, #0
 8006806:	d007      	beq.n	8006818 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8006808:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800680a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800680e:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	2210      	movs	r2, #16
 8006816:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8006818:	6a3b      	ldr	r3, [r7, #32]
 800681a:	f003 0304 	and.w	r3, r3, #4
 800681e:	2b00      	cmp	r3, #0
 8006820:	d00b      	beq.n	800683a <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8006822:	697b      	ldr	r3, [r7, #20]
 8006824:	f003 0308 	and.w	r3, r3, #8
 8006828:	2b00      	cmp	r3, #0
 800682a:	d006      	beq.n	800683a <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	2208      	movs	r2, #8
 8006832:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8006834:	6878      	ldr	r0, [r7, #4]
 8006836:	f000 f930 	bl	8006a9a <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 800683a:	6a3b      	ldr	r3, [r7, #32]
 800683c:	f003 0302 	and.w	r3, r3, #2
 8006840:	2b00      	cmp	r3, #0
 8006842:	d009      	beq.n	8006858 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	68db      	ldr	r3, [r3, #12]
 800684a:	f003 0303 	and.w	r3, r3, #3
 800684e:	2b00      	cmp	r3, #0
 8006850:	d002      	beq.n	8006858 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8006852:	6878      	ldr	r0, [r7, #4]
 8006854:	f7fb ff2c 	bl	80026b0 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8006858:	6a3b      	ldr	r3, [r7, #32]
 800685a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800685e:	2b00      	cmp	r3, #0
 8006860:	d00c      	beq.n	800687c <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8006862:	693b      	ldr	r3, [r7, #16]
 8006864:	f003 0310 	and.w	r3, r3, #16
 8006868:	2b00      	cmp	r3, #0
 800686a:	d007      	beq.n	800687c <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 800686c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800686e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006872:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	2210      	movs	r2, #16
 800687a:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 800687c:	6a3b      	ldr	r3, [r7, #32]
 800687e:	f003 0320 	and.w	r3, r3, #32
 8006882:	2b00      	cmp	r3, #0
 8006884:	d00b      	beq.n	800689e <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8006886:	693b      	ldr	r3, [r7, #16]
 8006888:	f003 0308 	and.w	r3, r3, #8
 800688c:	2b00      	cmp	r3, #0
 800688e:	d006      	beq.n	800689e <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	2208      	movs	r2, #8
 8006896:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8006898:	6878      	ldr	r0, [r7, #4]
 800689a:	f000 f912 	bl	8006ac2 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 800689e:	6a3b      	ldr	r3, [r7, #32]
 80068a0:	f003 0310 	and.w	r3, r3, #16
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d009      	beq.n	80068bc <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	691b      	ldr	r3, [r3, #16]
 80068ae:	f003 0303 	and.w	r3, r3, #3
 80068b2:	2b00      	cmp	r3, #0
 80068b4:	d002      	beq.n	80068bc <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80068b6:	6878      	ldr	r0, [r7, #4]
 80068b8:	f000 f8f9 	bl	8006aae <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80068bc:	6a3b      	ldr	r3, [r7, #32]
 80068be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80068c2:	2b00      	cmp	r3, #0
 80068c4:	d00b      	beq.n	80068de <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80068c6:	69fb      	ldr	r3, [r7, #28]
 80068c8:	f003 0310 	and.w	r3, r3, #16
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d006      	beq.n	80068de <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	2210      	movs	r2, #16
 80068d6:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80068d8:	6878      	ldr	r0, [r7, #4]
 80068da:	f000 f8fc 	bl	8006ad6 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80068de:	6a3b      	ldr	r3, [r7, #32]
 80068e0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d00b      	beq.n	8006900 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80068e8:	69fb      	ldr	r3, [r7, #28]
 80068ea:	f003 0308 	and.w	r3, r3, #8
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d006      	beq.n	8006900 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	2208      	movs	r2, #8
 80068f8:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80068fa:	6878      	ldr	r0, [r7, #4]
 80068fc:	f000 f8f5 	bl	8006aea <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8006900:	6a3b      	ldr	r3, [r7, #32]
 8006902:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006906:	2b00      	cmp	r3, #0
 8006908:	d07b      	beq.n	8006a02 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 800690a:	69fb      	ldr	r3, [r7, #28]
 800690c:	f003 0304 	and.w	r3, r3, #4
 8006910:	2b00      	cmp	r3, #0
 8006912:	d072      	beq.n	80069fa <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8006914:	6a3b      	ldr	r3, [r7, #32]
 8006916:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800691a:	2b00      	cmp	r3, #0
 800691c:	d008      	beq.n	8006930 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8006924:	2b00      	cmp	r3, #0
 8006926:	d003      	beq.n	8006930 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8006928:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800692a:	f043 0301 	orr.w	r3, r3, #1
 800692e:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8006930:	6a3b      	ldr	r3, [r7, #32]
 8006932:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006936:	2b00      	cmp	r3, #0
 8006938:	d008      	beq.n	800694c <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8006940:	2b00      	cmp	r3, #0
 8006942:	d003      	beq.n	800694c <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8006944:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006946:	f043 0302 	orr.w	r3, r3, #2
 800694a:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800694c:	6a3b      	ldr	r3, [r7, #32]
 800694e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006952:	2b00      	cmp	r3, #0
 8006954:	d008      	beq.n	8006968 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8006956:	68fb      	ldr	r3, [r7, #12]
 8006958:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800695c:	2b00      	cmp	r3, #0
 800695e:	d003      	beq.n	8006968 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8006960:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006962:	f043 0304 	orr.w	r3, r3, #4
 8006966:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8006968:	6a3b      	ldr	r3, [r7, #32]
 800696a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800696e:	2b00      	cmp	r3, #0
 8006970:	d043      	beq.n	80069fa <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8006972:	68fb      	ldr	r3, [r7, #12]
 8006974:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8006978:	2b00      	cmp	r3, #0
 800697a:	d03e      	beq.n	80069fa <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8006982:	2b60      	cmp	r3, #96	; 0x60
 8006984:	d02b      	beq.n	80069de <HAL_CAN_IRQHandler+0x32a>
 8006986:	2b60      	cmp	r3, #96	; 0x60
 8006988:	d82e      	bhi.n	80069e8 <HAL_CAN_IRQHandler+0x334>
 800698a:	2b50      	cmp	r3, #80	; 0x50
 800698c:	d022      	beq.n	80069d4 <HAL_CAN_IRQHandler+0x320>
 800698e:	2b50      	cmp	r3, #80	; 0x50
 8006990:	d82a      	bhi.n	80069e8 <HAL_CAN_IRQHandler+0x334>
 8006992:	2b40      	cmp	r3, #64	; 0x40
 8006994:	d019      	beq.n	80069ca <HAL_CAN_IRQHandler+0x316>
 8006996:	2b40      	cmp	r3, #64	; 0x40
 8006998:	d826      	bhi.n	80069e8 <HAL_CAN_IRQHandler+0x334>
 800699a:	2b30      	cmp	r3, #48	; 0x30
 800699c:	d010      	beq.n	80069c0 <HAL_CAN_IRQHandler+0x30c>
 800699e:	2b30      	cmp	r3, #48	; 0x30
 80069a0:	d822      	bhi.n	80069e8 <HAL_CAN_IRQHandler+0x334>
 80069a2:	2b10      	cmp	r3, #16
 80069a4:	d002      	beq.n	80069ac <HAL_CAN_IRQHandler+0x2f8>
 80069a6:	2b20      	cmp	r3, #32
 80069a8:	d005      	beq.n	80069b6 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80069aa:	e01d      	b.n	80069e8 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 80069ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069ae:	f043 0308 	orr.w	r3, r3, #8
 80069b2:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80069b4:	e019      	b.n	80069ea <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 80069b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069b8:	f043 0310 	orr.w	r3, r3, #16
 80069bc:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80069be:	e014      	b.n	80069ea <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 80069c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069c2:	f043 0320 	orr.w	r3, r3, #32
 80069c6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80069c8:	e00f      	b.n	80069ea <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80069ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80069d0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80069d2:	e00a      	b.n	80069ea <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80069d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069d6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80069da:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80069dc:	e005      	b.n	80069ea <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80069de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80069e4:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80069e6:	e000      	b.n	80069ea <HAL_CAN_IRQHandler+0x336>
            break;
 80069e8:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	681b      	ldr	r3, [r3, #0]
 80069ee:	699a      	ldr	r2, [r3, #24]
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80069f8:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	2204      	movs	r2, #4
 8006a00:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8006a02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d008      	beq.n	8006a1a <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8006a0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006a0e:	431a      	orrs	r2, r3
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8006a14:	6878      	ldr	r0, [r7, #4]
 8006a16:	f000 f872 	bl	8006afe <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8006a1a:	bf00      	nop
 8006a1c:	3728      	adds	r7, #40	; 0x28
 8006a1e:	46bd      	mov	sp, r7
 8006a20:	bd80      	pop	{r7, pc}

08006a22 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8006a22:	b480      	push	{r7}
 8006a24:	b083      	sub	sp, #12
 8006a26:	af00      	add	r7, sp, #0
 8006a28:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8006a2a:	bf00      	nop
 8006a2c:	370c      	adds	r7, #12
 8006a2e:	46bd      	mov	sp, r7
 8006a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a34:	4770      	bx	lr

08006a36 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8006a36:	b480      	push	{r7}
 8006a38:	b083      	sub	sp, #12
 8006a3a:	af00      	add	r7, sp, #0
 8006a3c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8006a3e:	bf00      	nop
 8006a40:	370c      	adds	r7, #12
 8006a42:	46bd      	mov	sp, r7
 8006a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a48:	4770      	bx	lr

08006a4a <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8006a4a:	b480      	push	{r7}
 8006a4c:	b083      	sub	sp, #12
 8006a4e:	af00      	add	r7, sp, #0
 8006a50:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8006a52:	bf00      	nop
 8006a54:	370c      	adds	r7, #12
 8006a56:	46bd      	mov	sp, r7
 8006a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a5c:	4770      	bx	lr

08006a5e <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8006a5e:	b480      	push	{r7}
 8006a60:	b083      	sub	sp, #12
 8006a62:	af00      	add	r7, sp, #0
 8006a64:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8006a66:	bf00      	nop
 8006a68:	370c      	adds	r7, #12
 8006a6a:	46bd      	mov	sp, r7
 8006a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a70:	4770      	bx	lr

08006a72 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8006a72:	b480      	push	{r7}
 8006a74:	b083      	sub	sp, #12
 8006a76:	af00      	add	r7, sp, #0
 8006a78:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8006a7a:	bf00      	nop
 8006a7c:	370c      	adds	r7, #12
 8006a7e:	46bd      	mov	sp, r7
 8006a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a84:	4770      	bx	lr

08006a86 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8006a86:	b480      	push	{r7}
 8006a88:	b083      	sub	sp, #12
 8006a8a:	af00      	add	r7, sp, #0
 8006a8c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8006a8e:	bf00      	nop
 8006a90:	370c      	adds	r7, #12
 8006a92:	46bd      	mov	sp, r7
 8006a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a98:	4770      	bx	lr

08006a9a <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8006a9a:	b480      	push	{r7}
 8006a9c:	b083      	sub	sp, #12
 8006a9e:	af00      	add	r7, sp, #0
 8006aa0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8006aa2:	bf00      	nop
 8006aa4:	370c      	adds	r7, #12
 8006aa6:	46bd      	mov	sp, r7
 8006aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aac:	4770      	bx	lr

08006aae <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8006aae:	b480      	push	{r7}
 8006ab0:	b083      	sub	sp, #12
 8006ab2:	af00      	add	r7, sp, #0
 8006ab4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8006ab6:	bf00      	nop
 8006ab8:	370c      	adds	r7, #12
 8006aba:	46bd      	mov	sp, r7
 8006abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ac0:	4770      	bx	lr

08006ac2 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8006ac2:	b480      	push	{r7}
 8006ac4:	b083      	sub	sp, #12
 8006ac6:	af00      	add	r7, sp, #0
 8006ac8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8006aca:	bf00      	nop
 8006acc:	370c      	adds	r7, #12
 8006ace:	46bd      	mov	sp, r7
 8006ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ad4:	4770      	bx	lr

08006ad6 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8006ad6:	b480      	push	{r7}
 8006ad8:	b083      	sub	sp, #12
 8006ada:	af00      	add	r7, sp, #0
 8006adc:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8006ade:	bf00      	nop
 8006ae0:	370c      	adds	r7, #12
 8006ae2:	46bd      	mov	sp, r7
 8006ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ae8:	4770      	bx	lr

08006aea <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8006aea:	b480      	push	{r7}
 8006aec:	b083      	sub	sp, #12
 8006aee:	af00      	add	r7, sp, #0
 8006af0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8006af2:	bf00      	nop
 8006af4:	370c      	adds	r7, #12
 8006af6:	46bd      	mov	sp, r7
 8006af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006afc:	4770      	bx	lr

08006afe <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8006afe:	b480      	push	{r7}
 8006b00:	b083      	sub	sp, #12
 8006b02:	af00      	add	r7, sp, #0
 8006b04:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8006b06:	bf00      	nop
 8006b08:	370c      	adds	r7, #12
 8006b0a:	46bd      	mov	sp, r7
 8006b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b10:	4770      	bx	lr
	...

08006b14 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006b14:	b480      	push	{r7}
 8006b16:	b085      	sub	sp, #20
 8006b18:	af00      	add	r7, sp, #0
 8006b1a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	f003 0307 	and.w	r3, r3, #7
 8006b22:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006b24:	4b0c      	ldr	r3, [pc, #48]	; (8006b58 <__NVIC_SetPriorityGrouping+0x44>)
 8006b26:	68db      	ldr	r3, [r3, #12]
 8006b28:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006b2a:	68ba      	ldr	r2, [r7, #8]
 8006b2c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8006b30:	4013      	ands	r3, r2
 8006b32:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006b38:	68bb      	ldr	r3, [r7, #8]
 8006b3a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006b3c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8006b40:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006b44:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006b46:	4a04      	ldr	r2, [pc, #16]	; (8006b58 <__NVIC_SetPriorityGrouping+0x44>)
 8006b48:	68bb      	ldr	r3, [r7, #8]
 8006b4a:	60d3      	str	r3, [r2, #12]
}
 8006b4c:	bf00      	nop
 8006b4e:	3714      	adds	r7, #20
 8006b50:	46bd      	mov	sp, r7
 8006b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b56:	4770      	bx	lr
 8006b58:	e000ed00 	.word	0xe000ed00

08006b5c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006b5c:	b480      	push	{r7}
 8006b5e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006b60:	4b04      	ldr	r3, [pc, #16]	; (8006b74 <__NVIC_GetPriorityGrouping+0x18>)
 8006b62:	68db      	ldr	r3, [r3, #12]
 8006b64:	0a1b      	lsrs	r3, r3, #8
 8006b66:	f003 0307 	and.w	r3, r3, #7
}
 8006b6a:	4618      	mov	r0, r3
 8006b6c:	46bd      	mov	sp, r7
 8006b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b72:	4770      	bx	lr
 8006b74:	e000ed00 	.word	0xe000ed00

08006b78 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006b78:	b480      	push	{r7}
 8006b7a:	b083      	sub	sp, #12
 8006b7c:	af00      	add	r7, sp, #0
 8006b7e:	4603      	mov	r3, r0
 8006b80:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006b82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	db0b      	blt.n	8006ba2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006b8a:	79fb      	ldrb	r3, [r7, #7]
 8006b8c:	f003 021f 	and.w	r2, r3, #31
 8006b90:	4907      	ldr	r1, [pc, #28]	; (8006bb0 <__NVIC_EnableIRQ+0x38>)
 8006b92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006b96:	095b      	lsrs	r3, r3, #5
 8006b98:	2001      	movs	r0, #1
 8006b9a:	fa00 f202 	lsl.w	r2, r0, r2
 8006b9e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8006ba2:	bf00      	nop
 8006ba4:	370c      	adds	r7, #12
 8006ba6:	46bd      	mov	sp, r7
 8006ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bac:	4770      	bx	lr
 8006bae:	bf00      	nop
 8006bb0:	e000e100 	.word	0xe000e100

08006bb4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006bb4:	b480      	push	{r7}
 8006bb6:	b083      	sub	sp, #12
 8006bb8:	af00      	add	r7, sp, #0
 8006bba:	4603      	mov	r3, r0
 8006bbc:	6039      	str	r1, [r7, #0]
 8006bbe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006bc0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006bc4:	2b00      	cmp	r3, #0
 8006bc6:	db0a      	blt.n	8006bde <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006bc8:	683b      	ldr	r3, [r7, #0]
 8006bca:	b2da      	uxtb	r2, r3
 8006bcc:	490c      	ldr	r1, [pc, #48]	; (8006c00 <__NVIC_SetPriority+0x4c>)
 8006bce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006bd2:	0112      	lsls	r2, r2, #4
 8006bd4:	b2d2      	uxtb	r2, r2
 8006bd6:	440b      	add	r3, r1
 8006bd8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006bdc:	e00a      	b.n	8006bf4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006bde:	683b      	ldr	r3, [r7, #0]
 8006be0:	b2da      	uxtb	r2, r3
 8006be2:	4908      	ldr	r1, [pc, #32]	; (8006c04 <__NVIC_SetPriority+0x50>)
 8006be4:	79fb      	ldrb	r3, [r7, #7]
 8006be6:	f003 030f 	and.w	r3, r3, #15
 8006bea:	3b04      	subs	r3, #4
 8006bec:	0112      	lsls	r2, r2, #4
 8006bee:	b2d2      	uxtb	r2, r2
 8006bf0:	440b      	add	r3, r1
 8006bf2:	761a      	strb	r2, [r3, #24]
}
 8006bf4:	bf00      	nop
 8006bf6:	370c      	adds	r7, #12
 8006bf8:	46bd      	mov	sp, r7
 8006bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bfe:	4770      	bx	lr
 8006c00:	e000e100 	.word	0xe000e100
 8006c04:	e000ed00 	.word	0xe000ed00

08006c08 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006c08:	b480      	push	{r7}
 8006c0a:	b089      	sub	sp, #36	; 0x24
 8006c0c:	af00      	add	r7, sp, #0
 8006c0e:	60f8      	str	r0, [r7, #12]
 8006c10:	60b9      	str	r1, [r7, #8]
 8006c12:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	f003 0307 	and.w	r3, r3, #7
 8006c1a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006c1c:	69fb      	ldr	r3, [r7, #28]
 8006c1e:	f1c3 0307 	rsb	r3, r3, #7
 8006c22:	2b04      	cmp	r3, #4
 8006c24:	bf28      	it	cs
 8006c26:	2304      	movcs	r3, #4
 8006c28:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006c2a:	69fb      	ldr	r3, [r7, #28]
 8006c2c:	3304      	adds	r3, #4
 8006c2e:	2b06      	cmp	r3, #6
 8006c30:	d902      	bls.n	8006c38 <NVIC_EncodePriority+0x30>
 8006c32:	69fb      	ldr	r3, [r7, #28]
 8006c34:	3b03      	subs	r3, #3
 8006c36:	e000      	b.n	8006c3a <NVIC_EncodePriority+0x32>
 8006c38:	2300      	movs	r3, #0
 8006c3a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006c3c:	f04f 32ff 	mov.w	r2, #4294967295
 8006c40:	69bb      	ldr	r3, [r7, #24]
 8006c42:	fa02 f303 	lsl.w	r3, r2, r3
 8006c46:	43da      	mvns	r2, r3
 8006c48:	68bb      	ldr	r3, [r7, #8]
 8006c4a:	401a      	ands	r2, r3
 8006c4c:	697b      	ldr	r3, [r7, #20]
 8006c4e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006c50:	f04f 31ff 	mov.w	r1, #4294967295
 8006c54:	697b      	ldr	r3, [r7, #20]
 8006c56:	fa01 f303 	lsl.w	r3, r1, r3
 8006c5a:	43d9      	mvns	r1, r3
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006c60:	4313      	orrs	r3, r2
         );
}
 8006c62:	4618      	mov	r0, r3
 8006c64:	3724      	adds	r7, #36	; 0x24
 8006c66:	46bd      	mov	sp, r7
 8006c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c6c:	4770      	bx	lr
	...

08006c70 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006c70:	b580      	push	{r7, lr}
 8006c72:	b082      	sub	sp, #8
 8006c74:	af00      	add	r7, sp, #0
 8006c76:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	3b01      	subs	r3, #1
 8006c7c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8006c80:	d301      	bcc.n	8006c86 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006c82:	2301      	movs	r3, #1
 8006c84:	e00f      	b.n	8006ca6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006c86:	4a0a      	ldr	r2, [pc, #40]	; (8006cb0 <SysTick_Config+0x40>)
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	3b01      	subs	r3, #1
 8006c8c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006c8e:	210f      	movs	r1, #15
 8006c90:	f04f 30ff 	mov.w	r0, #4294967295
 8006c94:	f7ff ff8e 	bl	8006bb4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006c98:	4b05      	ldr	r3, [pc, #20]	; (8006cb0 <SysTick_Config+0x40>)
 8006c9a:	2200      	movs	r2, #0
 8006c9c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006c9e:	4b04      	ldr	r3, [pc, #16]	; (8006cb0 <SysTick_Config+0x40>)
 8006ca0:	2207      	movs	r2, #7
 8006ca2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006ca4:	2300      	movs	r3, #0
}
 8006ca6:	4618      	mov	r0, r3
 8006ca8:	3708      	adds	r7, #8
 8006caa:	46bd      	mov	sp, r7
 8006cac:	bd80      	pop	{r7, pc}
 8006cae:	bf00      	nop
 8006cb0:	e000e010 	.word	0xe000e010

08006cb4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006cb4:	b580      	push	{r7, lr}
 8006cb6:	b082      	sub	sp, #8
 8006cb8:	af00      	add	r7, sp, #0
 8006cba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006cbc:	6878      	ldr	r0, [r7, #4]
 8006cbe:	f7ff ff29 	bl	8006b14 <__NVIC_SetPriorityGrouping>
}
 8006cc2:	bf00      	nop
 8006cc4:	3708      	adds	r7, #8
 8006cc6:	46bd      	mov	sp, r7
 8006cc8:	bd80      	pop	{r7, pc}

08006cca <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8006cca:	b580      	push	{r7, lr}
 8006ccc:	b086      	sub	sp, #24
 8006cce:	af00      	add	r7, sp, #0
 8006cd0:	4603      	mov	r3, r0
 8006cd2:	60b9      	str	r1, [r7, #8]
 8006cd4:	607a      	str	r2, [r7, #4]
 8006cd6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8006cd8:	2300      	movs	r3, #0
 8006cda:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006cdc:	f7ff ff3e 	bl	8006b5c <__NVIC_GetPriorityGrouping>
 8006ce0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006ce2:	687a      	ldr	r2, [r7, #4]
 8006ce4:	68b9      	ldr	r1, [r7, #8]
 8006ce6:	6978      	ldr	r0, [r7, #20]
 8006ce8:	f7ff ff8e 	bl	8006c08 <NVIC_EncodePriority>
 8006cec:	4602      	mov	r2, r0
 8006cee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006cf2:	4611      	mov	r1, r2
 8006cf4:	4618      	mov	r0, r3
 8006cf6:	f7ff ff5d 	bl	8006bb4 <__NVIC_SetPriority>
}
 8006cfa:	bf00      	nop
 8006cfc:	3718      	adds	r7, #24
 8006cfe:	46bd      	mov	sp, r7
 8006d00:	bd80      	pop	{r7, pc}

08006d02 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006d02:	b580      	push	{r7, lr}
 8006d04:	b082      	sub	sp, #8
 8006d06:	af00      	add	r7, sp, #0
 8006d08:	4603      	mov	r3, r0
 8006d0a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006d0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006d10:	4618      	mov	r0, r3
 8006d12:	f7ff ff31 	bl	8006b78 <__NVIC_EnableIRQ>
}
 8006d16:	bf00      	nop
 8006d18:	3708      	adds	r7, #8
 8006d1a:	46bd      	mov	sp, r7
 8006d1c:	bd80      	pop	{r7, pc}

08006d1e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006d1e:	b580      	push	{r7, lr}
 8006d20:	b082      	sub	sp, #8
 8006d22:	af00      	add	r7, sp, #0
 8006d24:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006d26:	6878      	ldr	r0, [r7, #4]
 8006d28:	f7ff ffa2 	bl	8006c70 <SysTick_Config>
 8006d2c:	4603      	mov	r3, r0
}
 8006d2e:	4618      	mov	r0, r3
 8006d30:	3708      	adds	r7, #8
 8006d32:	46bd      	mov	sp, r7
 8006d34:	bd80      	pop	{r7, pc}
	...

08006d38 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006d38:	b480      	push	{r7}
 8006d3a:	b089      	sub	sp, #36	; 0x24
 8006d3c:	af00      	add	r7, sp, #0
 8006d3e:	6078      	str	r0, [r7, #4]
 8006d40:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8006d42:	2300      	movs	r3, #0
 8006d44:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8006d46:	2300      	movs	r3, #0
 8006d48:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8006d4a:	2300      	movs	r3, #0
 8006d4c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006d4e:	2300      	movs	r3, #0
 8006d50:	61fb      	str	r3, [r7, #28]
 8006d52:	e165      	b.n	8007020 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8006d54:	2201      	movs	r2, #1
 8006d56:	69fb      	ldr	r3, [r7, #28]
 8006d58:	fa02 f303 	lsl.w	r3, r2, r3
 8006d5c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006d5e:	683b      	ldr	r3, [r7, #0]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	697a      	ldr	r2, [r7, #20]
 8006d64:	4013      	ands	r3, r2
 8006d66:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8006d68:	693a      	ldr	r2, [r7, #16]
 8006d6a:	697b      	ldr	r3, [r7, #20]
 8006d6c:	429a      	cmp	r2, r3
 8006d6e:	f040 8154 	bne.w	800701a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8006d72:	683b      	ldr	r3, [r7, #0]
 8006d74:	685b      	ldr	r3, [r3, #4]
 8006d76:	f003 0303 	and.w	r3, r3, #3
 8006d7a:	2b01      	cmp	r3, #1
 8006d7c:	d005      	beq.n	8006d8a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006d7e:	683b      	ldr	r3, [r7, #0]
 8006d80:	685b      	ldr	r3, [r3, #4]
 8006d82:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8006d86:	2b02      	cmp	r3, #2
 8006d88:	d130      	bne.n	8006dec <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	689b      	ldr	r3, [r3, #8]
 8006d8e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8006d90:	69fb      	ldr	r3, [r7, #28]
 8006d92:	005b      	lsls	r3, r3, #1
 8006d94:	2203      	movs	r2, #3
 8006d96:	fa02 f303 	lsl.w	r3, r2, r3
 8006d9a:	43db      	mvns	r3, r3
 8006d9c:	69ba      	ldr	r2, [r7, #24]
 8006d9e:	4013      	ands	r3, r2
 8006da0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006da2:	683b      	ldr	r3, [r7, #0]
 8006da4:	68da      	ldr	r2, [r3, #12]
 8006da6:	69fb      	ldr	r3, [r7, #28]
 8006da8:	005b      	lsls	r3, r3, #1
 8006daa:	fa02 f303 	lsl.w	r3, r2, r3
 8006dae:	69ba      	ldr	r2, [r7, #24]
 8006db0:	4313      	orrs	r3, r2
 8006db2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	69ba      	ldr	r2, [r7, #24]
 8006db8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	685b      	ldr	r3, [r3, #4]
 8006dbe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006dc0:	2201      	movs	r2, #1
 8006dc2:	69fb      	ldr	r3, [r7, #28]
 8006dc4:	fa02 f303 	lsl.w	r3, r2, r3
 8006dc8:	43db      	mvns	r3, r3
 8006dca:	69ba      	ldr	r2, [r7, #24]
 8006dcc:	4013      	ands	r3, r2
 8006dce:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006dd0:	683b      	ldr	r3, [r7, #0]
 8006dd2:	685b      	ldr	r3, [r3, #4]
 8006dd4:	091b      	lsrs	r3, r3, #4
 8006dd6:	f003 0201 	and.w	r2, r3, #1
 8006dda:	69fb      	ldr	r3, [r7, #28]
 8006ddc:	fa02 f303 	lsl.w	r3, r2, r3
 8006de0:	69ba      	ldr	r2, [r7, #24]
 8006de2:	4313      	orrs	r3, r2
 8006de4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	69ba      	ldr	r2, [r7, #24]
 8006dea:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006dec:	683b      	ldr	r3, [r7, #0]
 8006dee:	685b      	ldr	r3, [r3, #4]
 8006df0:	f003 0303 	and.w	r3, r3, #3
 8006df4:	2b03      	cmp	r3, #3
 8006df6:	d017      	beq.n	8006e28 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	68db      	ldr	r3, [r3, #12]
 8006dfc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8006dfe:	69fb      	ldr	r3, [r7, #28]
 8006e00:	005b      	lsls	r3, r3, #1
 8006e02:	2203      	movs	r2, #3
 8006e04:	fa02 f303 	lsl.w	r3, r2, r3
 8006e08:	43db      	mvns	r3, r3
 8006e0a:	69ba      	ldr	r2, [r7, #24]
 8006e0c:	4013      	ands	r3, r2
 8006e0e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006e10:	683b      	ldr	r3, [r7, #0]
 8006e12:	689a      	ldr	r2, [r3, #8]
 8006e14:	69fb      	ldr	r3, [r7, #28]
 8006e16:	005b      	lsls	r3, r3, #1
 8006e18:	fa02 f303 	lsl.w	r3, r2, r3
 8006e1c:	69ba      	ldr	r2, [r7, #24]
 8006e1e:	4313      	orrs	r3, r2
 8006e20:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	69ba      	ldr	r2, [r7, #24]
 8006e26:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006e28:	683b      	ldr	r3, [r7, #0]
 8006e2a:	685b      	ldr	r3, [r3, #4]
 8006e2c:	f003 0303 	and.w	r3, r3, #3
 8006e30:	2b02      	cmp	r3, #2
 8006e32:	d123      	bne.n	8006e7c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006e34:	69fb      	ldr	r3, [r7, #28]
 8006e36:	08da      	lsrs	r2, r3, #3
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	3208      	adds	r2, #8
 8006e3c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006e40:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8006e42:	69fb      	ldr	r3, [r7, #28]
 8006e44:	f003 0307 	and.w	r3, r3, #7
 8006e48:	009b      	lsls	r3, r3, #2
 8006e4a:	220f      	movs	r2, #15
 8006e4c:	fa02 f303 	lsl.w	r3, r2, r3
 8006e50:	43db      	mvns	r3, r3
 8006e52:	69ba      	ldr	r2, [r7, #24]
 8006e54:	4013      	ands	r3, r2
 8006e56:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8006e58:	683b      	ldr	r3, [r7, #0]
 8006e5a:	691a      	ldr	r2, [r3, #16]
 8006e5c:	69fb      	ldr	r3, [r7, #28]
 8006e5e:	f003 0307 	and.w	r3, r3, #7
 8006e62:	009b      	lsls	r3, r3, #2
 8006e64:	fa02 f303 	lsl.w	r3, r2, r3
 8006e68:	69ba      	ldr	r2, [r7, #24]
 8006e6a:	4313      	orrs	r3, r2
 8006e6c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006e6e:	69fb      	ldr	r3, [r7, #28]
 8006e70:	08da      	lsrs	r2, r3, #3
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	3208      	adds	r2, #8
 8006e76:	69b9      	ldr	r1, [r7, #24]
 8006e78:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	681b      	ldr	r3, [r3, #0]
 8006e80:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8006e82:	69fb      	ldr	r3, [r7, #28]
 8006e84:	005b      	lsls	r3, r3, #1
 8006e86:	2203      	movs	r2, #3
 8006e88:	fa02 f303 	lsl.w	r3, r2, r3
 8006e8c:	43db      	mvns	r3, r3
 8006e8e:	69ba      	ldr	r2, [r7, #24]
 8006e90:	4013      	ands	r3, r2
 8006e92:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006e94:	683b      	ldr	r3, [r7, #0]
 8006e96:	685b      	ldr	r3, [r3, #4]
 8006e98:	f003 0203 	and.w	r2, r3, #3
 8006e9c:	69fb      	ldr	r3, [r7, #28]
 8006e9e:	005b      	lsls	r3, r3, #1
 8006ea0:	fa02 f303 	lsl.w	r3, r2, r3
 8006ea4:	69ba      	ldr	r2, [r7, #24]
 8006ea6:	4313      	orrs	r3, r2
 8006ea8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	69ba      	ldr	r2, [r7, #24]
 8006eae:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8006eb0:	683b      	ldr	r3, [r7, #0]
 8006eb2:	685b      	ldr	r3, [r3, #4]
 8006eb4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	f000 80ae 	beq.w	800701a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006ebe:	2300      	movs	r3, #0
 8006ec0:	60fb      	str	r3, [r7, #12]
 8006ec2:	4b5d      	ldr	r3, [pc, #372]	; (8007038 <HAL_GPIO_Init+0x300>)
 8006ec4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006ec6:	4a5c      	ldr	r2, [pc, #368]	; (8007038 <HAL_GPIO_Init+0x300>)
 8006ec8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006ecc:	6453      	str	r3, [r2, #68]	; 0x44
 8006ece:	4b5a      	ldr	r3, [pc, #360]	; (8007038 <HAL_GPIO_Init+0x300>)
 8006ed0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006ed2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006ed6:	60fb      	str	r3, [r7, #12]
 8006ed8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006eda:	4a58      	ldr	r2, [pc, #352]	; (800703c <HAL_GPIO_Init+0x304>)
 8006edc:	69fb      	ldr	r3, [r7, #28]
 8006ede:	089b      	lsrs	r3, r3, #2
 8006ee0:	3302      	adds	r3, #2
 8006ee2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006ee6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8006ee8:	69fb      	ldr	r3, [r7, #28]
 8006eea:	f003 0303 	and.w	r3, r3, #3
 8006eee:	009b      	lsls	r3, r3, #2
 8006ef0:	220f      	movs	r2, #15
 8006ef2:	fa02 f303 	lsl.w	r3, r2, r3
 8006ef6:	43db      	mvns	r3, r3
 8006ef8:	69ba      	ldr	r2, [r7, #24]
 8006efa:	4013      	ands	r3, r2
 8006efc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	4a4f      	ldr	r2, [pc, #316]	; (8007040 <HAL_GPIO_Init+0x308>)
 8006f02:	4293      	cmp	r3, r2
 8006f04:	d025      	beq.n	8006f52 <HAL_GPIO_Init+0x21a>
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	4a4e      	ldr	r2, [pc, #312]	; (8007044 <HAL_GPIO_Init+0x30c>)
 8006f0a:	4293      	cmp	r3, r2
 8006f0c:	d01f      	beq.n	8006f4e <HAL_GPIO_Init+0x216>
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	4a4d      	ldr	r2, [pc, #308]	; (8007048 <HAL_GPIO_Init+0x310>)
 8006f12:	4293      	cmp	r3, r2
 8006f14:	d019      	beq.n	8006f4a <HAL_GPIO_Init+0x212>
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	4a4c      	ldr	r2, [pc, #304]	; (800704c <HAL_GPIO_Init+0x314>)
 8006f1a:	4293      	cmp	r3, r2
 8006f1c:	d013      	beq.n	8006f46 <HAL_GPIO_Init+0x20e>
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	4a4b      	ldr	r2, [pc, #300]	; (8007050 <HAL_GPIO_Init+0x318>)
 8006f22:	4293      	cmp	r3, r2
 8006f24:	d00d      	beq.n	8006f42 <HAL_GPIO_Init+0x20a>
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	4a4a      	ldr	r2, [pc, #296]	; (8007054 <HAL_GPIO_Init+0x31c>)
 8006f2a:	4293      	cmp	r3, r2
 8006f2c:	d007      	beq.n	8006f3e <HAL_GPIO_Init+0x206>
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	4a49      	ldr	r2, [pc, #292]	; (8007058 <HAL_GPIO_Init+0x320>)
 8006f32:	4293      	cmp	r3, r2
 8006f34:	d101      	bne.n	8006f3a <HAL_GPIO_Init+0x202>
 8006f36:	2306      	movs	r3, #6
 8006f38:	e00c      	b.n	8006f54 <HAL_GPIO_Init+0x21c>
 8006f3a:	2307      	movs	r3, #7
 8006f3c:	e00a      	b.n	8006f54 <HAL_GPIO_Init+0x21c>
 8006f3e:	2305      	movs	r3, #5
 8006f40:	e008      	b.n	8006f54 <HAL_GPIO_Init+0x21c>
 8006f42:	2304      	movs	r3, #4
 8006f44:	e006      	b.n	8006f54 <HAL_GPIO_Init+0x21c>
 8006f46:	2303      	movs	r3, #3
 8006f48:	e004      	b.n	8006f54 <HAL_GPIO_Init+0x21c>
 8006f4a:	2302      	movs	r3, #2
 8006f4c:	e002      	b.n	8006f54 <HAL_GPIO_Init+0x21c>
 8006f4e:	2301      	movs	r3, #1
 8006f50:	e000      	b.n	8006f54 <HAL_GPIO_Init+0x21c>
 8006f52:	2300      	movs	r3, #0
 8006f54:	69fa      	ldr	r2, [r7, #28]
 8006f56:	f002 0203 	and.w	r2, r2, #3
 8006f5a:	0092      	lsls	r2, r2, #2
 8006f5c:	4093      	lsls	r3, r2
 8006f5e:	69ba      	ldr	r2, [r7, #24]
 8006f60:	4313      	orrs	r3, r2
 8006f62:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006f64:	4935      	ldr	r1, [pc, #212]	; (800703c <HAL_GPIO_Init+0x304>)
 8006f66:	69fb      	ldr	r3, [r7, #28]
 8006f68:	089b      	lsrs	r3, r3, #2
 8006f6a:	3302      	adds	r3, #2
 8006f6c:	69ba      	ldr	r2, [r7, #24]
 8006f6e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006f72:	4b3a      	ldr	r3, [pc, #232]	; (800705c <HAL_GPIO_Init+0x324>)
 8006f74:	689b      	ldr	r3, [r3, #8]
 8006f76:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006f78:	693b      	ldr	r3, [r7, #16]
 8006f7a:	43db      	mvns	r3, r3
 8006f7c:	69ba      	ldr	r2, [r7, #24]
 8006f7e:	4013      	ands	r3, r2
 8006f80:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006f82:	683b      	ldr	r3, [r7, #0]
 8006f84:	685b      	ldr	r3, [r3, #4]
 8006f86:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d003      	beq.n	8006f96 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8006f8e:	69ba      	ldr	r2, [r7, #24]
 8006f90:	693b      	ldr	r3, [r7, #16]
 8006f92:	4313      	orrs	r3, r2
 8006f94:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8006f96:	4a31      	ldr	r2, [pc, #196]	; (800705c <HAL_GPIO_Init+0x324>)
 8006f98:	69bb      	ldr	r3, [r7, #24]
 8006f9a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006f9c:	4b2f      	ldr	r3, [pc, #188]	; (800705c <HAL_GPIO_Init+0x324>)
 8006f9e:	68db      	ldr	r3, [r3, #12]
 8006fa0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006fa2:	693b      	ldr	r3, [r7, #16]
 8006fa4:	43db      	mvns	r3, r3
 8006fa6:	69ba      	ldr	r2, [r7, #24]
 8006fa8:	4013      	ands	r3, r2
 8006faa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006fac:	683b      	ldr	r3, [r7, #0]
 8006fae:	685b      	ldr	r3, [r3, #4]
 8006fb0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006fb4:	2b00      	cmp	r3, #0
 8006fb6:	d003      	beq.n	8006fc0 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8006fb8:	69ba      	ldr	r2, [r7, #24]
 8006fba:	693b      	ldr	r3, [r7, #16]
 8006fbc:	4313      	orrs	r3, r2
 8006fbe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006fc0:	4a26      	ldr	r2, [pc, #152]	; (800705c <HAL_GPIO_Init+0x324>)
 8006fc2:	69bb      	ldr	r3, [r7, #24]
 8006fc4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8006fc6:	4b25      	ldr	r3, [pc, #148]	; (800705c <HAL_GPIO_Init+0x324>)
 8006fc8:	685b      	ldr	r3, [r3, #4]
 8006fca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006fcc:	693b      	ldr	r3, [r7, #16]
 8006fce:	43db      	mvns	r3, r3
 8006fd0:	69ba      	ldr	r2, [r7, #24]
 8006fd2:	4013      	ands	r3, r2
 8006fd4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8006fd6:	683b      	ldr	r3, [r7, #0]
 8006fd8:	685b      	ldr	r3, [r3, #4]
 8006fda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d003      	beq.n	8006fea <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8006fe2:	69ba      	ldr	r2, [r7, #24]
 8006fe4:	693b      	ldr	r3, [r7, #16]
 8006fe6:	4313      	orrs	r3, r2
 8006fe8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006fea:	4a1c      	ldr	r2, [pc, #112]	; (800705c <HAL_GPIO_Init+0x324>)
 8006fec:	69bb      	ldr	r3, [r7, #24]
 8006fee:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006ff0:	4b1a      	ldr	r3, [pc, #104]	; (800705c <HAL_GPIO_Init+0x324>)
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006ff6:	693b      	ldr	r3, [r7, #16]
 8006ff8:	43db      	mvns	r3, r3
 8006ffa:	69ba      	ldr	r2, [r7, #24]
 8006ffc:	4013      	ands	r3, r2
 8006ffe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8007000:	683b      	ldr	r3, [r7, #0]
 8007002:	685b      	ldr	r3, [r3, #4]
 8007004:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007008:	2b00      	cmp	r3, #0
 800700a:	d003      	beq.n	8007014 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 800700c:	69ba      	ldr	r2, [r7, #24]
 800700e:	693b      	ldr	r3, [r7, #16]
 8007010:	4313      	orrs	r3, r2
 8007012:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8007014:	4a11      	ldr	r2, [pc, #68]	; (800705c <HAL_GPIO_Init+0x324>)
 8007016:	69bb      	ldr	r3, [r7, #24]
 8007018:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800701a:	69fb      	ldr	r3, [r7, #28]
 800701c:	3301      	adds	r3, #1
 800701e:	61fb      	str	r3, [r7, #28]
 8007020:	69fb      	ldr	r3, [r7, #28]
 8007022:	2b0f      	cmp	r3, #15
 8007024:	f67f ae96 	bls.w	8006d54 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8007028:	bf00      	nop
 800702a:	bf00      	nop
 800702c:	3724      	adds	r7, #36	; 0x24
 800702e:	46bd      	mov	sp, r7
 8007030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007034:	4770      	bx	lr
 8007036:	bf00      	nop
 8007038:	40023800 	.word	0x40023800
 800703c:	40013800 	.word	0x40013800
 8007040:	40020000 	.word	0x40020000
 8007044:	40020400 	.word	0x40020400
 8007048:	40020800 	.word	0x40020800
 800704c:	40020c00 	.word	0x40020c00
 8007050:	40021000 	.word	0x40021000
 8007054:	40021400 	.word	0x40021400
 8007058:	40021800 	.word	0x40021800
 800705c:	40013c00 	.word	0x40013c00

08007060 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007060:	b480      	push	{r7}
 8007062:	b083      	sub	sp, #12
 8007064:	af00      	add	r7, sp, #0
 8007066:	6078      	str	r0, [r7, #4]
 8007068:	460b      	mov	r3, r1
 800706a:	807b      	strh	r3, [r7, #2]
 800706c:	4613      	mov	r3, r2
 800706e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8007070:	787b      	ldrb	r3, [r7, #1]
 8007072:	2b00      	cmp	r3, #0
 8007074:	d003      	beq.n	800707e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8007076:	887a      	ldrh	r2, [r7, #2]
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800707c:	e003      	b.n	8007086 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800707e:	887b      	ldrh	r3, [r7, #2]
 8007080:	041a      	lsls	r2, r3, #16
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	619a      	str	r2, [r3, #24]
}
 8007086:	bf00      	nop
 8007088:	370c      	adds	r7, #12
 800708a:	46bd      	mov	sp, r7
 800708c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007090:	4770      	bx	lr

08007092 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8007092:	b480      	push	{r7}
 8007094:	b085      	sub	sp, #20
 8007096:	af00      	add	r7, sp, #0
 8007098:	6078      	str	r0, [r7, #4]
 800709a:	460b      	mov	r3, r1
 800709c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	695b      	ldr	r3, [r3, #20]
 80070a2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80070a4:	887a      	ldrh	r2, [r7, #2]
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	4013      	ands	r3, r2
 80070aa:	041a      	lsls	r2, r3, #16
 80070ac:	68fb      	ldr	r3, [r7, #12]
 80070ae:	43d9      	mvns	r1, r3
 80070b0:	887b      	ldrh	r3, [r7, #2]
 80070b2:	400b      	ands	r3, r1
 80070b4:	431a      	orrs	r2, r3
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	619a      	str	r2, [r3, #24]
}
 80070ba:	bf00      	nop
 80070bc:	3714      	adds	r7, #20
 80070be:	46bd      	mov	sp, r7
 80070c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070c4:	4770      	bx	lr
	...

080070c8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80070c8:	b580      	push	{r7, lr}
 80070ca:	b084      	sub	sp, #16
 80070cc:	af00      	add	r7, sp, #0
 80070ce:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d101      	bne.n	80070da <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80070d6:	2301      	movs	r3, #1
 80070d8:	e12b      	b.n	8007332 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80070e0:	b2db      	uxtb	r3, r3
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d106      	bne.n	80070f4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	2200      	movs	r2, #0
 80070ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80070ee:	6878      	ldr	r0, [r7, #4]
 80070f0:	f7fb ff12 	bl	8002f18 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	2224      	movs	r2, #36	; 0x24
 80070f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	681a      	ldr	r2, [r3, #0]
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	f022 0201 	bic.w	r2, r2, #1
 800710a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	681b      	ldr	r3, [r3, #0]
 8007110:	681a      	ldr	r2, [r3, #0]
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800711a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	681b      	ldr	r3, [r3, #0]
 8007120:	681a      	ldr	r2, [r3, #0]
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800712a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800712c:	f000 fd6c 	bl	8007c08 <HAL_RCC_GetPCLK1Freq>
 8007130:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	685b      	ldr	r3, [r3, #4]
 8007136:	4a81      	ldr	r2, [pc, #516]	; (800733c <HAL_I2C_Init+0x274>)
 8007138:	4293      	cmp	r3, r2
 800713a:	d807      	bhi.n	800714c <HAL_I2C_Init+0x84>
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	4a80      	ldr	r2, [pc, #512]	; (8007340 <HAL_I2C_Init+0x278>)
 8007140:	4293      	cmp	r3, r2
 8007142:	bf94      	ite	ls
 8007144:	2301      	movls	r3, #1
 8007146:	2300      	movhi	r3, #0
 8007148:	b2db      	uxtb	r3, r3
 800714a:	e006      	b.n	800715a <HAL_I2C_Init+0x92>
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	4a7d      	ldr	r2, [pc, #500]	; (8007344 <HAL_I2C_Init+0x27c>)
 8007150:	4293      	cmp	r3, r2
 8007152:	bf94      	ite	ls
 8007154:	2301      	movls	r3, #1
 8007156:	2300      	movhi	r3, #0
 8007158:	b2db      	uxtb	r3, r3
 800715a:	2b00      	cmp	r3, #0
 800715c:	d001      	beq.n	8007162 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800715e:	2301      	movs	r3, #1
 8007160:	e0e7      	b.n	8007332 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	4a78      	ldr	r2, [pc, #480]	; (8007348 <HAL_I2C_Init+0x280>)
 8007166:	fba2 2303 	umull	r2, r3, r2, r3
 800716a:	0c9b      	lsrs	r3, r3, #18
 800716c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	685b      	ldr	r3, [r3, #4]
 8007174:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	68ba      	ldr	r2, [r7, #8]
 800717e:	430a      	orrs	r2, r1
 8007180:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	6a1b      	ldr	r3, [r3, #32]
 8007188:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	685b      	ldr	r3, [r3, #4]
 8007190:	4a6a      	ldr	r2, [pc, #424]	; (800733c <HAL_I2C_Init+0x274>)
 8007192:	4293      	cmp	r3, r2
 8007194:	d802      	bhi.n	800719c <HAL_I2C_Init+0xd4>
 8007196:	68bb      	ldr	r3, [r7, #8]
 8007198:	3301      	adds	r3, #1
 800719a:	e009      	b.n	80071b0 <HAL_I2C_Init+0xe8>
 800719c:	68bb      	ldr	r3, [r7, #8]
 800719e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80071a2:	fb02 f303 	mul.w	r3, r2, r3
 80071a6:	4a69      	ldr	r2, [pc, #420]	; (800734c <HAL_I2C_Init+0x284>)
 80071a8:	fba2 2303 	umull	r2, r3, r2, r3
 80071ac:	099b      	lsrs	r3, r3, #6
 80071ae:	3301      	adds	r3, #1
 80071b0:	687a      	ldr	r2, [r7, #4]
 80071b2:	6812      	ldr	r2, [r2, #0]
 80071b4:	430b      	orrs	r3, r1
 80071b6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	69db      	ldr	r3, [r3, #28]
 80071be:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80071c2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	685b      	ldr	r3, [r3, #4]
 80071ca:	495c      	ldr	r1, [pc, #368]	; (800733c <HAL_I2C_Init+0x274>)
 80071cc:	428b      	cmp	r3, r1
 80071ce:	d819      	bhi.n	8007204 <HAL_I2C_Init+0x13c>
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	1e59      	subs	r1, r3, #1
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	685b      	ldr	r3, [r3, #4]
 80071d8:	005b      	lsls	r3, r3, #1
 80071da:	fbb1 f3f3 	udiv	r3, r1, r3
 80071de:	1c59      	adds	r1, r3, #1
 80071e0:	f640 73fc 	movw	r3, #4092	; 0xffc
 80071e4:	400b      	ands	r3, r1
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d00a      	beq.n	8007200 <HAL_I2C_Init+0x138>
 80071ea:	68fb      	ldr	r3, [r7, #12]
 80071ec:	1e59      	subs	r1, r3, #1
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	685b      	ldr	r3, [r3, #4]
 80071f2:	005b      	lsls	r3, r3, #1
 80071f4:	fbb1 f3f3 	udiv	r3, r1, r3
 80071f8:	3301      	adds	r3, #1
 80071fa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80071fe:	e051      	b.n	80072a4 <HAL_I2C_Init+0x1dc>
 8007200:	2304      	movs	r3, #4
 8007202:	e04f      	b.n	80072a4 <HAL_I2C_Init+0x1dc>
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	689b      	ldr	r3, [r3, #8]
 8007208:	2b00      	cmp	r3, #0
 800720a:	d111      	bne.n	8007230 <HAL_I2C_Init+0x168>
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	1e58      	subs	r0, r3, #1
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	6859      	ldr	r1, [r3, #4]
 8007214:	460b      	mov	r3, r1
 8007216:	005b      	lsls	r3, r3, #1
 8007218:	440b      	add	r3, r1
 800721a:	fbb0 f3f3 	udiv	r3, r0, r3
 800721e:	3301      	adds	r3, #1
 8007220:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007224:	2b00      	cmp	r3, #0
 8007226:	bf0c      	ite	eq
 8007228:	2301      	moveq	r3, #1
 800722a:	2300      	movne	r3, #0
 800722c:	b2db      	uxtb	r3, r3
 800722e:	e012      	b.n	8007256 <HAL_I2C_Init+0x18e>
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	1e58      	subs	r0, r3, #1
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	6859      	ldr	r1, [r3, #4]
 8007238:	460b      	mov	r3, r1
 800723a:	009b      	lsls	r3, r3, #2
 800723c:	440b      	add	r3, r1
 800723e:	0099      	lsls	r1, r3, #2
 8007240:	440b      	add	r3, r1
 8007242:	fbb0 f3f3 	udiv	r3, r0, r3
 8007246:	3301      	adds	r3, #1
 8007248:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800724c:	2b00      	cmp	r3, #0
 800724e:	bf0c      	ite	eq
 8007250:	2301      	moveq	r3, #1
 8007252:	2300      	movne	r3, #0
 8007254:	b2db      	uxtb	r3, r3
 8007256:	2b00      	cmp	r3, #0
 8007258:	d001      	beq.n	800725e <HAL_I2C_Init+0x196>
 800725a:	2301      	movs	r3, #1
 800725c:	e022      	b.n	80072a4 <HAL_I2C_Init+0x1dc>
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	689b      	ldr	r3, [r3, #8]
 8007262:	2b00      	cmp	r3, #0
 8007264:	d10e      	bne.n	8007284 <HAL_I2C_Init+0x1bc>
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	1e58      	subs	r0, r3, #1
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	6859      	ldr	r1, [r3, #4]
 800726e:	460b      	mov	r3, r1
 8007270:	005b      	lsls	r3, r3, #1
 8007272:	440b      	add	r3, r1
 8007274:	fbb0 f3f3 	udiv	r3, r0, r3
 8007278:	3301      	adds	r3, #1
 800727a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800727e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007282:	e00f      	b.n	80072a4 <HAL_I2C_Init+0x1dc>
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	1e58      	subs	r0, r3, #1
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	6859      	ldr	r1, [r3, #4]
 800728c:	460b      	mov	r3, r1
 800728e:	009b      	lsls	r3, r3, #2
 8007290:	440b      	add	r3, r1
 8007292:	0099      	lsls	r1, r3, #2
 8007294:	440b      	add	r3, r1
 8007296:	fbb0 f3f3 	udiv	r3, r0, r3
 800729a:	3301      	adds	r3, #1
 800729c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80072a0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80072a4:	6879      	ldr	r1, [r7, #4]
 80072a6:	6809      	ldr	r1, [r1, #0]
 80072a8:	4313      	orrs	r3, r2
 80072aa:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80072b6:	687b      	ldr	r3, [r7, #4]
 80072b8:	69da      	ldr	r2, [r3, #28]
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	6a1b      	ldr	r3, [r3, #32]
 80072be:	431a      	orrs	r2, r3
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	430a      	orrs	r2, r1
 80072c6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	689b      	ldr	r3, [r3, #8]
 80072ce:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80072d2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80072d6:	687a      	ldr	r2, [r7, #4]
 80072d8:	6911      	ldr	r1, [r2, #16]
 80072da:	687a      	ldr	r2, [r7, #4]
 80072dc:	68d2      	ldr	r2, [r2, #12]
 80072de:	4311      	orrs	r1, r2
 80072e0:	687a      	ldr	r2, [r7, #4]
 80072e2:	6812      	ldr	r2, [r2, #0]
 80072e4:	430b      	orrs	r3, r1
 80072e6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	68db      	ldr	r3, [r3, #12]
 80072ee:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	695a      	ldr	r2, [r3, #20]
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	699b      	ldr	r3, [r3, #24]
 80072fa:	431a      	orrs	r2, r3
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	430a      	orrs	r2, r1
 8007302:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	681b      	ldr	r3, [r3, #0]
 8007308:	681a      	ldr	r2, [r3, #0]
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	f042 0201 	orr.w	r2, r2, #1
 8007312:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	2200      	movs	r2, #0
 8007318:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	2220      	movs	r2, #32
 800731e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	2200      	movs	r2, #0
 8007326:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	2200      	movs	r2, #0
 800732c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007330:	2300      	movs	r3, #0
}
 8007332:	4618      	mov	r0, r3
 8007334:	3710      	adds	r7, #16
 8007336:	46bd      	mov	sp, r7
 8007338:	bd80      	pop	{r7, pc}
 800733a:	bf00      	nop
 800733c:	000186a0 	.word	0x000186a0
 8007340:	001e847f 	.word	0x001e847f
 8007344:	003d08ff 	.word	0x003d08ff
 8007348:	431bde83 	.word	0x431bde83
 800734c:	10624dd3 	.word	0x10624dd3

08007350 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007350:	b580      	push	{r7, lr}
 8007352:	b088      	sub	sp, #32
 8007354:	af02      	add	r7, sp, #8
 8007356:	60f8      	str	r0, [r7, #12]
 8007358:	4608      	mov	r0, r1
 800735a:	4611      	mov	r1, r2
 800735c:	461a      	mov	r2, r3
 800735e:	4603      	mov	r3, r0
 8007360:	817b      	strh	r3, [r7, #10]
 8007362:	460b      	mov	r3, r1
 8007364:	813b      	strh	r3, [r7, #8]
 8007366:	4613      	mov	r3, r2
 8007368:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800736a:	f7fe fd3b 	bl	8005de4 <HAL_GetTick>
 800736e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007376:	b2db      	uxtb	r3, r3
 8007378:	2b20      	cmp	r3, #32
 800737a:	f040 80d9 	bne.w	8007530 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800737e:	697b      	ldr	r3, [r7, #20]
 8007380:	9300      	str	r3, [sp, #0]
 8007382:	2319      	movs	r3, #25
 8007384:	2201      	movs	r2, #1
 8007386:	496d      	ldr	r1, [pc, #436]	; (800753c <HAL_I2C_Mem_Write+0x1ec>)
 8007388:	68f8      	ldr	r0, [r7, #12]
 800738a:	f000 f971 	bl	8007670 <I2C_WaitOnFlagUntilTimeout>
 800738e:	4603      	mov	r3, r0
 8007390:	2b00      	cmp	r3, #0
 8007392:	d001      	beq.n	8007398 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8007394:	2302      	movs	r3, #2
 8007396:	e0cc      	b.n	8007532 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007398:	68fb      	ldr	r3, [r7, #12]
 800739a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800739e:	2b01      	cmp	r3, #1
 80073a0:	d101      	bne.n	80073a6 <HAL_I2C_Mem_Write+0x56>
 80073a2:	2302      	movs	r3, #2
 80073a4:	e0c5      	b.n	8007532 <HAL_I2C_Mem_Write+0x1e2>
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	2201      	movs	r2, #1
 80073aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	f003 0301 	and.w	r3, r3, #1
 80073b8:	2b01      	cmp	r3, #1
 80073ba:	d007      	beq.n	80073cc <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	681b      	ldr	r3, [r3, #0]
 80073c0:	681a      	ldr	r2, [r3, #0]
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	f042 0201 	orr.w	r2, r2, #1
 80073ca:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	681b      	ldr	r3, [r3, #0]
 80073d0:	681a      	ldr	r2, [r3, #0]
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80073da:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	2221      	movs	r2, #33	; 0x21
 80073e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	2240      	movs	r2, #64	; 0x40
 80073e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	2200      	movs	r2, #0
 80073f0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	6a3a      	ldr	r2, [r7, #32]
 80073f6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80073fc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007402:	b29a      	uxth	r2, r3
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	4a4d      	ldr	r2, [pc, #308]	; (8007540 <HAL_I2C_Mem_Write+0x1f0>)
 800740c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800740e:	88f8      	ldrh	r0, [r7, #6]
 8007410:	893a      	ldrh	r2, [r7, #8]
 8007412:	8979      	ldrh	r1, [r7, #10]
 8007414:	697b      	ldr	r3, [r7, #20]
 8007416:	9301      	str	r3, [sp, #4]
 8007418:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800741a:	9300      	str	r3, [sp, #0]
 800741c:	4603      	mov	r3, r0
 800741e:	68f8      	ldr	r0, [r7, #12]
 8007420:	f000 f890 	bl	8007544 <I2C_RequestMemoryWrite>
 8007424:	4603      	mov	r3, r0
 8007426:	2b00      	cmp	r3, #0
 8007428:	d052      	beq.n	80074d0 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800742a:	2301      	movs	r3, #1
 800742c:	e081      	b.n	8007532 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800742e:	697a      	ldr	r2, [r7, #20]
 8007430:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007432:	68f8      	ldr	r0, [r7, #12]
 8007434:	f000 fa36 	bl	80078a4 <I2C_WaitOnTXEFlagUntilTimeout>
 8007438:	4603      	mov	r3, r0
 800743a:	2b00      	cmp	r3, #0
 800743c:	d00d      	beq.n	800745a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007442:	2b04      	cmp	r3, #4
 8007444:	d107      	bne.n	8007456 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	681a      	ldr	r2, [r3, #0]
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007454:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8007456:	2301      	movs	r3, #1
 8007458:	e06b      	b.n	8007532 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800745e:	781a      	ldrb	r2, [r3, #0]
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800746a:	1c5a      	adds	r2, r3, #1
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007474:	3b01      	subs	r3, #1
 8007476:	b29a      	uxth	r2, r3
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007480:	b29b      	uxth	r3, r3
 8007482:	3b01      	subs	r3, #1
 8007484:	b29a      	uxth	r2, r3
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	695b      	ldr	r3, [r3, #20]
 8007490:	f003 0304 	and.w	r3, r3, #4
 8007494:	2b04      	cmp	r3, #4
 8007496:	d11b      	bne.n	80074d0 <HAL_I2C_Mem_Write+0x180>
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800749c:	2b00      	cmp	r3, #0
 800749e:	d017      	beq.n	80074d0 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074a4:	781a      	ldrb	r2, [r3, #0]
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074b0:	1c5a      	adds	r2, r3, #1
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80074ba:	3b01      	subs	r3, #1
 80074bc:	b29a      	uxth	r2, r3
 80074be:	68fb      	ldr	r3, [r7, #12]
 80074c0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80074c6:	b29b      	uxth	r3, r3
 80074c8:	3b01      	subs	r3, #1
 80074ca:	b29a      	uxth	r2, r3
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d1aa      	bne.n	800742e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80074d8:	697a      	ldr	r2, [r7, #20]
 80074da:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80074dc:	68f8      	ldr	r0, [r7, #12]
 80074de:	f000 fa29 	bl	8007934 <I2C_WaitOnBTFFlagUntilTimeout>
 80074e2:	4603      	mov	r3, r0
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d00d      	beq.n	8007504 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074ec:	2b04      	cmp	r3, #4
 80074ee:	d107      	bne.n	8007500 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	681a      	ldr	r2, [r3, #0]
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80074fe:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007500:	2301      	movs	r3, #1
 8007502:	e016      	b.n	8007532 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	681a      	ldr	r2, [r3, #0]
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007512:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	2220      	movs	r2, #32
 8007518:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	2200      	movs	r2, #0
 8007520:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	2200      	movs	r2, #0
 8007528:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800752c:	2300      	movs	r3, #0
 800752e:	e000      	b.n	8007532 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8007530:	2302      	movs	r3, #2
  }
}
 8007532:	4618      	mov	r0, r3
 8007534:	3718      	adds	r7, #24
 8007536:	46bd      	mov	sp, r7
 8007538:	bd80      	pop	{r7, pc}
 800753a:	bf00      	nop
 800753c:	00100002 	.word	0x00100002
 8007540:	ffff0000 	.word	0xffff0000

08007544 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007544:	b580      	push	{r7, lr}
 8007546:	b088      	sub	sp, #32
 8007548:	af02      	add	r7, sp, #8
 800754a:	60f8      	str	r0, [r7, #12]
 800754c:	4608      	mov	r0, r1
 800754e:	4611      	mov	r1, r2
 8007550:	461a      	mov	r2, r3
 8007552:	4603      	mov	r3, r0
 8007554:	817b      	strh	r3, [r7, #10]
 8007556:	460b      	mov	r3, r1
 8007558:	813b      	strh	r3, [r7, #8]
 800755a:	4613      	mov	r3, r2
 800755c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	681a      	ldr	r2, [r3, #0]
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800756c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800756e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007570:	9300      	str	r3, [sp, #0]
 8007572:	6a3b      	ldr	r3, [r7, #32]
 8007574:	2200      	movs	r2, #0
 8007576:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800757a:	68f8      	ldr	r0, [r7, #12]
 800757c:	f000 f878 	bl	8007670 <I2C_WaitOnFlagUntilTimeout>
 8007580:	4603      	mov	r3, r0
 8007582:	2b00      	cmp	r3, #0
 8007584:	d00d      	beq.n	80075a2 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007586:	68fb      	ldr	r3, [r7, #12]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007590:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007594:	d103      	bne.n	800759e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	f44f 7200 	mov.w	r2, #512	; 0x200
 800759c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800759e:	2303      	movs	r3, #3
 80075a0:	e05f      	b.n	8007662 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80075a2:	897b      	ldrh	r3, [r7, #10]
 80075a4:	b2db      	uxtb	r3, r3
 80075a6:	461a      	mov	r2, r3
 80075a8:	68fb      	ldr	r3, [r7, #12]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80075b0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80075b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80075b4:	6a3a      	ldr	r2, [r7, #32]
 80075b6:	492d      	ldr	r1, [pc, #180]	; (800766c <I2C_RequestMemoryWrite+0x128>)
 80075b8:	68f8      	ldr	r0, [r7, #12]
 80075ba:	f000 f8d3 	bl	8007764 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80075be:	4603      	mov	r3, r0
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d001      	beq.n	80075c8 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80075c4:	2301      	movs	r3, #1
 80075c6:	e04c      	b.n	8007662 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80075c8:	2300      	movs	r3, #0
 80075ca:	617b      	str	r3, [r7, #20]
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	695b      	ldr	r3, [r3, #20]
 80075d2:	617b      	str	r3, [r7, #20]
 80075d4:	68fb      	ldr	r3, [r7, #12]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	699b      	ldr	r3, [r3, #24]
 80075da:	617b      	str	r3, [r7, #20]
 80075dc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80075de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80075e0:	6a39      	ldr	r1, [r7, #32]
 80075e2:	68f8      	ldr	r0, [r7, #12]
 80075e4:	f000 f95e 	bl	80078a4 <I2C_WaitOnTXEFlagUntilTimeout>
 80075e8:	4603      	mov	r3, r0
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d00d      	beq.n	800760a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80075ee:	68fb      	ldr	r3, [r7, #12]
 80075f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80075f2:	2b04      	cmp	r3, #4
 80075f4:	d107      	bne.n	8007606 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	681a      	ldr	r2, [r3, #0]
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007604:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007606:	2301      	movs	r3, #1
 8007608:	e02b      	b.n	8007662 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800760a:	88fb      	ldrh	r3, [r7, #6]
 800760c:	2b01      	cmp	r3, #1
 800760e:	d105      	bne.n	800761c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007610:	893b      	ldrh	r3, [r7, #8]
 8007612:	b2da      	uxtb	r2, r3
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	611a      	str	r2, [r3, #16]
 800761a:	e021      	b.n	8007660 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800761c:	893b      	ldrh	r3, [r7, #8]
 800761e:	0a1b      	lsrs	r3, r3, #8
 8007620:	b29b      	uxth	r3, r3
 8007622:	b2da      	uxtb	r2, r3
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800762a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800762c:	6a39      	ldr	r1, [r7, #32]
 800762e:	68f8      	ldr	r0, [r7, #12]
 8007630:	f000 f938 	bl	80078a4 <I2C_WaitOnTXEFlagUntilTimeout>
 8007634:	4603      	mov	r3, r0
 8007636:	2b00      	cmp	r3, #0
 8007638:	d00d      	beq.n	8007656 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800763e:	2b04      	cmp	r3, #4
 8007640:	d107      	bne.n	8007652 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007642:	68fb      	ldr	r3, [r7, #12]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	681a      	ldr	r2, [r3, #0]
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007650:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007652:	2301      	movs	r3, #1
 8007654:	e005      	b.n	8007662 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007656:	893b      	ldrh	r3, [r7, #8]
 8007658:	b2da      	uxtb	r2, r3
 800765a:	68fb      	ldr	r3, [r7, #12]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8007660:	2300      	movs	r3, #0
}
 8007662:	4618      	mov	r0, r3
 8007664:	3718      	adds	r7, #24
 8007666:	46bd      	mov	sp, r7
 8007668:	bd80      	pop	{r7, pc}
 800766a:	bf00      	nop
 800766c:	00010002 	.word	0x00010002

08007670 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8007670:	b580      	push	{r7, lr}
 8007672:	b084      	sub	sp, #16
 8007674:	af00      	add	r7, sp, #0
 8007676:	60f8      	str	r0, [r7, #12]
 8007678:	60b9      	str	r1, [r7, #8]
 800767a:	603b      	str	r3, [r7, #0]
 800767c:	4613      	mov	r3, r2
 800767e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007680:	e048      	b.n	8007714 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007682:	683b      	ldr	r3, [r7, #0]
 8007684:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007688:	d044      	beq.n	8007714 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800768a:	f7fe fbab 	bl	8005de4 <HAL_GetTick>
 800768e:	4602      	mov	r2, r0
 8007690:	69bb      	ldr	r3, [r7, #24]
 8007692:	1ad3      	subs	r3, r2, r3
 8007694:	683a      	ldr	r2, [r7, #0]
 8007696:	429a      	cmp	r2, r3
 8007698:	d302      	bcc.n	80076a0 <I2C_WaitOnFlagUntilTimeout+0x30>
 800769a:	683b      	ldr	r3, [r7, #0]
 800769c:	2b00      	cmp	r3, #0
 800769e:	d139      	bne.n	8007714 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80076a0:	68bb      	ldr	r3, [r7, #8]
 80076a2:	0c1b      	lsrs	r3, r3, #16
 80076a4:	b2db      	uxtb	r3, r3
 80076a6:	2b01      	cmp	r3, #1
 80076a8:	d10d      	bne.n	80076c6 <I2C_WaitOnFlagUntilTimeout+0x56>
 80076aa:	68fb      	ldr	r3, [r7, #12]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	695b      	ldr	r3, [r3, #20]
 80076b0:	43da      	mvns	r2, r3
 80076b2:	68bb      	ldr	r3, [r7, #8]
 80076b4:	4013      	ands	r3, r2
 80076b6:	b29b      	uxth	r3, r3
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	bf0c      	ite	eq
 80076bc:	2301      	moveq	r3, #1
 80076be:	2300      	movne	r3, #0
 80076c0:	b2db      	uxtb	r3, r3
 80076c2:	461a      	mov	r2, r3
 80076c4:	e00c      	b.n	80076e0 <I2C_WaitOnFlagUntilTimeout+0x70>
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	699b      	ldr	r3, [r3, #24]
 80076cc:	43da      	mvns	r2, r3
 80076ce:	68bb      	ldr	r3, [r7, #8]
 80076d0:	4013      	ands	r3, r2
 80076d2:	b29b      	uxth	r3, r3
 80076d4:	2b00      	cmp	r3, #0
 80076d6:	bf0c      	ite	eq
 80076d8:	2301      	moveq	r3, #1
 80076da:	2300      	movne	r3, #0
 80076dc:	b2db      	uxtb	r3, r3
 80076de:	461a      	mov	r2, r3
 80076e0:	79fb      	ldrb	r3, [r7, #7]
 80076e2:	429a      	cmp	r2, r3
 80076e4:	d116      	bne.n	8007714 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	2200      	movs	r2, #0
 80076ea:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	2220      	movs	r2, #32
 80076f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	2200      	movs	r2, #0
 80076f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007700:	f043 0220 	orr.w	r2, r3, #32
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	2200      	movs	r2, #0
 800770c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8007710:	2301      	movs	r3, #1
 8007712:	e023      	b.n	800775c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007714:	68bb      	ldr	r3, [r7, #8]
 8007716:	0c1b      	lsrs	r3, r3, #16
 8007718:	b2db      	uxtb	r3, r3
 800771a:	2b01      	cmp	r3, #1
 800771c:	d10d      	bne.n	800773a <I2C_WaitOnFlagUntilTimeout+0xca>
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	695b      	ldr	r3, [r3, #20]
 8007724:	43da      	mvns	r2, r3
 8007726:	68bb      	ldr	r3, [r7, #8]
 8007728:	4013      	ands	r3, r2
 800772a:	b29b      	uxth	r3, r3
 800772c:	2b00      	cmp	r3, #0
 800772e:	bf0c      	ite	eq
 8007730:	2301      	moveq	r3, #1
 8007732:	2300      	movne	r3, #0
 8007734:	b2db      	uxtb	r3, r3
 8007736:	461a      	mov	r2, r3
 8007738:	e00c      	b.n	8007754 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	699b      	ldr	r3, [r3, #24]
 8007740:	43da      	mvns	r2, r3
 8007742:	68bb      	ldr	r3, [r7, #8]
 8007744:	4013      	ands	r3, r2
 8007746:	b29b      	uxth	r3, r3
 8007748:	2b00      	cmp	r3, #0
 800774a:	bf0c      	ite	eq
 800774c:	2301      	moveq	r3, #1
 800774e:	2300      	movne	r3, #0
 8007750:	b2db      	uxtb	r3, r3
 8007752:	461a      	mov	r2, r3
 8007754:	79fb      	ldrb	r3, [r7, #7]
 8007756:	429a      	cmp	r2, r3
 8007758:	d093      	beq.n	8007682 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800775a:	2300      	movs	r3, #0
}
 800775c:	4618      	mov	r0, r3
 800775e:	3710      	adds	r7, #16
 8007760:	46bd      	mov	sp, r7
 8007762:	bd80      	pop	{r7, pc}

08007764 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8007764:	b580      	push	{r7, lr}
 8007766:	b084      	sub	sp, #16
 8007768:	af00      	add	r7, sp, #0
 800776a:	60f8      	str	r0, [r7, #12]
 800776c:	60b9      	str	r1, [r7, #8]
 800776e:	607a      	str	r2, [r7, #4]
 8007770:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007772:	e071      	b.n	8007858 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	695b      	ldr	r3, [r3, #20]
 800777a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800777e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007782:	d123      	bne.n	80077cc <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	681a      	ldr	r2, [r3, #0]
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	681b      	ldr	r3, [r3, #0]
 800778e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007792:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800779c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	2200      	movs	r2, #0
 80077a2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	2220      	movs	r2, #32
 80077a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	2200      	movs	r2, #0
 80077b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80077b4:	68fb      	ldr	r3, [r7, #12]
 80077b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077b8:	f043 0204 	orr.w	r2, r3, #4
 80077bc:	68fb      	ldr	r3, [r7, #12]
 80077be:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	2200      	movs	r2, #0
 80077c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80077c8:	2301      	movs	r3, #1
 80077ca:	e067      	b.n	800789c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80077d2:	d041      	beq.n	8007858 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80077d4:	f7fe fb06 	bl	8005de4 <HAL_GetTick>
 80077d8:	4602      	mov	r2, r0
 80077da:	683b      	ldr	r3, [r7, #0]
 80077dc:	1ad3      	subs	r3, r2, r3
 80077de:	687a      	ldr	r2, [r7, #4]
 80077e0:	429a      	cmp	r2, r3
 80077e2:	d302      	bcc.n	80077ea <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d136      	bne.n	8007858 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80077ea:	68bb      	ldr	r3, [r7, #8]
 80077ec:	0c1b      	lsrs	r3, r3, #16
 80077ee:	b2db      	uxtb	r3, r3
 80077f0:	2b01      	cmp	r3, #1
 80077f2:	d10c      	bne.n	800780e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	695b      	ldr	r3, [r3, #20]
 80077fa:	43da      	mvns	r2, r3
 80077fc:	68bb      	ldr	r3, [r7, #8]
 80077fe:	4013      	ands	r3, r2
 8007800:	b29b      	uxth	r3, r3
 8007802:	2b00      	cmp	r3, #0
 8007804:	bf14      	ite	ne
 8007806:	2301      	movne	r3, #1
 8007808:	2300      	moveq	r3, #0
 800780a:	b2db      	uxtb	r3, r3
 800780c:	e00b      	b.n	8007826 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	699b      	ldr	r3, [r3, #24]
 8007814:	43da      	mvns	r2, r3
 8007816:	68bb      	ldr	r3, [r7, #8]
 8007818:	4013      	ands	r3, r2
 800781a:	b29b      	uxth	r3, r3
 800781c:	2b00      	cmp	r3, #0
 800781e:	bf14      	ite	ne
 8007820:	2301      	movne	r3, #1
 8007822:	2300      	moveq	r3, #0
 8007824:	b2db      	uxtb	r3, r3
 8007826:	2b00      	cmp	r3, #0
 8007828:	d016      	beq.n	8007858 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	2200      	movs	r2, #0
 800782e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	2220      	movs	r2, #32
 8007834:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	2200      	movs	r2, #0
 800783c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007844:	f043 0220 	orr.w	r2, r3, #32
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800784c:	68fb      	ldr	r3, [r7, #12]
 800784e:	2200      	movs	r2, #0
 8007850:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8007854:	2301      	movs	r3, #1
 8007856:	e021      	b.n	800789c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007858:	68bb      	ldr	r3, [r7, #8]
 800785a:	0c1b      	lsrs	r3, r3, #16
 800785c:	b2db      	uxtb	r3, r3
 800785e:	2b01      	cmp	r3, #1
 8007860:	d10c      	bne.n	800787c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	695b      	ldr	r3, [r3, #20]
 8007868:	43da      	mvns	r2, r3
 800786a:	68bb      	ldr	r3, [r7, #8]
 800786c:	4013      	ands	r3, r2
 800786e:	b29b      	uxth	r3, r3
 8007870:	2b00      	cmp	r3, #0
 8007872:	bf14      	ite	ne
 8007874:	2301      	movne	r3, #1
 8007876:	2300      	moveq	r3, #0
 8007878:	b2db      	uxtb	r3, r3
 800787a:	e00b      	b.n	8007894 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	699b      	ldr	r3, [r3, #24]
 8007882:	43da      	mvns	r2, r3
 8007884:	68bb      	ldr	r3, [r7, #8]
 8007886:	4013      	ands	r3, r2
 8007888:	b29b      	uxth	r3, r3
 800788a:	2b00      	cmp	r3, #0
 800788c:	bf14      	ite	ne
 800788e:	2301      	movne	r3, #1
 8007890:	2300      	moveq	r3, #0
 8007892:	b2db      	uxtb	r3, r3
 8007894:	2b00      	cmp	r3, #0
 8007896:	f47f af6d 	bne.w	8007774 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800789a:	2300      	movs	r3, #0
}
 800789c:	4618      	mov	r0, r3
 800789e:	3710      	adds	r7, #16
 80078a0:	46bd      	mov	sp, r7
 80078a2:	bd80      	pop	{r7, pc}

080078a4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80078a4:	b580      	push	{r7, lr}
 80078a6:	b084      	sub	sp, #16
 80078a8:	af00      	add	r7, sp, #0
 80078aa:	60f8      	str	r0, [r7, #12]
 80078ac:	60b9      	str	r1, [r7, #8]
 80078ae:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80078b0:	e034      	b.n	800791c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80078b2:	68f8      	ldr	r0, [r7, #12]
 80078b4:	f000 f886 	bl	80079c4 <I2C_IsAcknowledgeFailed>
 80078b8:	4603      	mov	r3, r0
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	d001      	beq.n	80078c2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80078be:	2301      	movs	r3, #1
 80078c0:	e034      	b.n	800792c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80078c2:	68bb      	ldr	r3, [r7, #8]
 80078c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80078c8:	d028      	beq.n	800791c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80078ca:	f7fe fa8b 	bl	8005de4 <HAL_GetTick>
 80078ce:	4602      	mov	r2, r0
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	1ad3      	subs	r3, r2, r3
 80078d4:	68ba      	ldr	r2, [r7, #8]
 80078d6:	429a      	cmp	r2, r3
 80078d8:	d302      	bcc.n	80078e0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80078da:	68bb      	ldr	r3, [r7, #8]
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d11d      	bne.n	800791c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	695b      	ldr	r3, [r3, #20]
 80078e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80078ea:	2b80      	cmp	r3, #128	; 0x80
 80078ec:	d016      	beq.n	800791c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	2200      	movs	r2, #0
 80078f2:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	2220      	movs	r2, #32
 80078f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	2200      	movs	r2, #0
 8007900:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007908:	f043 0220 	orr.w	r2, r3, #32
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	2200      	movs	r2, #0
 8007914:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8007918:	2301      	movs	r3, #1
 800791a:	e007      	b.n	800792c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	695b      	ldr	r3, [r3, #20]
 8007922:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007926:	2b80      	cmp	r3, #128	; 0x80
 8007928:	d1c3      	bne.n	80078b2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800792a:	2300      	movs	r3, #0
}
 800792c:	4618      	mov	r0, r3
 800792e:	3710      	adds	r7, #16
 8007930:	46bd      	mov	sp, r7
 8007932:	bd80      	pop	{r7, pc}

08007934 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007934:	b580      	push	{r7, lr}
 8007936:	b084      	sub	sp, #16
 8007938:	af00      	add	r7, sp, #0
 800793a:	60f8      	str	r0, [r7, #12]
 800793c:	60b9      	str	r1, [r7, #8]
 800793e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007940:	e034      	b.n	80079ac <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007942:	68f8      	ldr	r0, [r7, #12]
 8007944:	f000 f83e 	bl	80079c4 <I2C_IsAcknowledgeFailed>
 8007948:	4603      	mov	r3, r0
 800794a:	2b00      	cmp	r3, #0
 800794c:	d001      	beq.n	8007952 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800794e:	2301      	movs	r3, #1
 8007950:	e034      	b.n	80079bc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007952:	68bb      	ldr	r3, [r7, #8]
 8007954:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007958:	d028      	beq.n	80079ac <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800795a:	f7fe fa43 	bl	8005de4 <HAL_GetTick>
 800795e:	4602      	mov	r2, r0
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	1ad3      	subs	r3, r2, r3
 8007964:	68ba      	ldr	r2, [r7, #8]
 8007966:	429a      	cmp	r2, r3
 8007968:	d302      	bcc.n	8007970 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800796a:	68bb      	ldr	r3, [r7, #8]
 800796c:	2b00      	cmp	r3, #0
 800796e:	d11d      	bne.n	80079ac <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	695b      	ldr	r3, [r3, #20]
 8007976:	f003 0304 	and.w	r3, r3, #4
 800797a:	2b04      	cmp	r3, #4
 800797c:	d016      	beq.n	80079ac <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800797e:	68fb      	ldr	r3, [r7, #12]
 8007980:	2200      	movs	r2, #0
 8007982:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	2220      	movs	r2, #32
 8007988:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	2200      	movs	r2, #0
 8007990:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007994:	68fb      	ldr	r3, [r7, #12]
 8007996:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007998:	f043 0220 	orr.w	r2, r3, #32
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	2200      	movs	r2, #0
 80079a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80079a8:	2301      	movs	r3, #1
 80079aa:	e007      	b.n	80079bc <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	695b      	ldr	r3, [r3, #20]
 80079b2:	f003 0304 	and.w	r3, r3, #4
 80079b6:	2b04      	cmp	r3, #4
 80079b8:	d1c3      	bne.n	8007942 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80079ba:	2300      	movs	r3, #0
}
 80079bc:	4618      	mov	r0, r3
 80079be:	3710      	adds	r7, #16
 80079c0:	46bd      	mov	sp, r7
 80079c2:	bd80      	pop	{r7, pc}

080079c4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80079c4:	b480      	push	{r7}
 80079c6:	b083      	sub	sp, #12
 80079c8:	af00      	add	r7, sp, #0
 80079ca:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	695b      	ldr	r3, [r3, #20]
 80079d2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80079d6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80079da:	d11b      	bne.n	8007a14 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80079e4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	2200      	movs	r2, #0
 80079ea:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	2220      	movs	r2, #32
 80079f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	2200      	movs	r2, #0
 80079f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a00:	f043 0204 	orr.w	r2, r3, #4
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	2200      	movs	r2, #0
 8007a0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8007a10:	2301      	movs	r3, #1
 8007a12:	e000      	b.n	8007a16 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8007a14:	2300      	movs	r3, #0
}
 8007a16:	4618      	mov	r0, r3
 8007a18:	370c      	adds	r7, #12
 8007a1a:	46bd      	mov	sp, r7
 8007a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a20:	4770      	bx	lr
	...

08007a24 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007a24:	b580      	push	{r7, lr}
 8007a26:	b084      	sub	sp, #16
 8007a28:	af00      	add	r7, sp, #0
 8007a2a:	6078      	str	r0, [r7, #4]
 8007a2c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d101      	bne.n	8007a38 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007a34:	2301      	movs	r3, #1
 8007a36:	e0cc      	b.n	8007bd2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007a38:	4b68      	ldr	r3, [pc, #416]	; (8007bdc <HAL_RCC_ClockConfig+0x1b8>)
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	f003 030f 	and.w	r3, r3, #15
 8007a40:	683a      	ldr	r2, [r7, #0]
 8007a42:	429a      	cmp	r2, r3
 8007a44:	d90c      	bls.n	8007a60 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007a46:	4b65      	ldr	r3, [pc, #404]	; (8007bdc <HAL_RCC_ClockConfig+0x1b8>)
 8007a48:	683a      	ldr	r2, [r7, #0]
 8007a4a:	b2d2      	uxtb	r2, r2
 8007a4c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007a4e:	4b63      	ldr	r3, [pc, #396]	; (8007bdc <HAL_RCC_ClockConfig+0x1b8>)
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	f003 030f 	and.w	r3, r3, #15
 8007a56:	683a      	ldr	r2, [r7, #0]
 8007a58:	429a      	cmp	r2, r3
 8007a5a:	d001      	beq.n	8007a60 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007a5c:	2301      	movs	r3, #1
 8007a5e:	e0b8      	b.n	8007bd2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	f003 0302 	and.w	r3, r3, #2
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	d020      	beq.n	8007aae <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	f003 0304 	and.w	r3, r3, #4
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	d005      	beq.n	8007a84 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007a78:	4b59      	ldr	r3, [pc, #356]	; (8007be0 <HAL_RCC_ClockConfig+0x1bc>)
 8007a7a:	689b      	ldr	r3, [r3, #8]
 8007a7c:	4a58      	ldr	r2, [pc, #352]	; (8007be0 <HAL_RCC_ClockConfig+0x1bc>)
 8007a7e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8007a82:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	f003 0308 	and.w	r3, r3, #8
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	d005      	beq.n	8007a9c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007a90:	4b53      	ldr	r3, [pc, #332]	; (8007be0 <HAL_RCC_ClockConfig+0x1bc>)
 8007a92:	689b      	ldr	r3, [r3, #8]
 8007a94:	4a52      	ldr	r2, [pc, #328]	; (8007be0 <HAL_RCC_ClockConfig+0x1bc>)
 8007a96:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8007a9a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007a9c:	4b50      	ldr	r3, [pc, #320]	; (8007be0 <HAL_RCC_ClockConfig+0x1bc>)
 8007a9e:	689b      	ldr	r3, [r3, #8]
 8007aa0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	689b      	ldr	r3, [r3, #8]
 8007aa8:	494d      	ldr	r1, [pc, #308]	; (8007be0 <HAL_RCC_ClockConfig+0x1bc>)
 8007aaa:	4313      	orrs	r3, r2
 8007aac:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	f003 0301 	and.w	r3, r3, #1
 8007ab6:	2b00      	cmp	r3, #0
 8007ab8:	d044      	beq.n	8007b44 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	685b      	ldr	r3, [r3, #4]
 8007abe:	2b01      	cmp	r3, #1
 8007ac0:	d107      	bne.n	8007ad2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007ac2:	4b47      	ldr	r3, [pc, #284]	; (8007be0 <HAL_RCC_ClockConfig+0x1bc>)
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d119      	bne.n	8007b02 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007ace:	2301      	movs	r3, #1
 8007ad0:	e07f      	b.n	8007bd2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	685b      	ldr	r3, [r3, #4]
 8007ad6:	2b02      	cmp	r3, #2
 8007ad8:	d003      	beq.n	8007ae2 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007ade:	2b03      	cmp	r3, #3
 8007ae0:	d107      	bne.n	8007af2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007ae2:	4b3f      	ldr	r3, [pc, #252]	; (8007be0 <HAL_RCC_ClockConfig+0x1bc>)
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	d109      	bne.n	8007b02 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007aee:	2301      	movs	r3, #1
 8007af0:	e06f      	b.n	8007bd2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007af2:	4b3b      	ldr	r3, [pc, #236]	; (8007be0 <HAL_RCC_ClockConfig+0x1bc>)
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	f003 0302 	and.w	r3, r3, #2
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d101      	bne.n	8007b02 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007afe:	2301      	movs	r3, #1
 8007b00:	e067      	b.n	8007bd2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007b02:	4b37      	ldr	r3, [pc, #220]	; (8007be0 <HAL_RCC_ClockConfig+0x1bc>)
 8007b04:	689b      	ldr	r3, [r3, #8]
 8007b06:	f023 0203 	bic.w	r2, r3, #3
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	685b      	ldr	r3, [r3, #4]
 8007b0e:	4934      	ldr	r1, [pc, #208]	; (8007be0 <HAL_RCC_ClockConfig+0x1bc>)
 8007b10:	4313      	orrs	r3, r2
 8007b12:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007b14:	f7fe f966 	bl	8005de4 <HAL_GetTick>
 8007b18:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007b1a:	e00a      	b.n	8007b32 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007b1c:	f7fe f962 	bl	8005de4 <HAL_GetTick>
 8007b20:	4602      	mov	r2, r0
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	1ad3      	subs	r3, r2, r3
 8007b26:	f241 3288 	movw	r2, #5000	; 0x1388
 8007b2a:	4293      	cmp	r3, r2
 8007b2c:	d901      	bls.n	8007b32 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007b2e:	2303      	movs	r3, #3
 8007b30:	e04f      	b.n	8007bd2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007b32:	4b2b      	ldr	r3, [pc, #172]	; (8007be0 <HAL_RCC_ClockConfig+0x1bc>)
 8007b34:	689b      	ldr	r3, [r3, #8]
 8007b36:	f003 020c 	and.w	r2, r3, #12
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	685b      	ldr	r3, [r3, #4]
 8007b3e:	009b      	lsls	r3, r3, #2
 8007b40:	429a      	cmp	r2, r3
 8007b42:	d1eb      	bne.n	8007b1c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007b44:	4b25      	ldr	r3, [pc, #148]	; (8007bdc <HAL_RCC_ClockConfig+0x1b8>)
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	f003 030f 	and.w	r3, r3, #15
 8007b4c:	683a      	ldr	r2, [r7, #0]
 8007b4e:	429a      	cmp	r2, r3
 8007b50:	d20c      	bcs.n	8007b6c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007b52:	4b22      	ldr	r3, [pc, #136]	; (8007bdc <HAL_RCC_ClockConfig+0x1b8>)
 8007b54:	683a      	ldr	r2, [r7, #0]
 8007b56:	b2d2      	uxtb	r2, r2
 8007b58:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007b5a:	4b20      	ldr	r3, [pc, #128]	; (8007bdc <HAL_RCC_ClockConfig+0x1b8>)
 8007b5c:	681b      	ldr	r3, [r3, #0]
 8007b5e:	f003 030f 	and.w	r3, r3, #15
 8007b62:	683a      	ldr	r2, [r7, #0]
 8007b64:	429a      	cmp	r2, r3
 8007b66:	d001      	beq.n	8007b6c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007b68:	2301      	movs	r3, #1
 8007b6a:	e032      	b.n	8007bd2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	681b      	ldr	r3, [r3, #0]
 8007b70:	f003 0304 	and.w	r3, r3, #4
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d008      	beq.n	8007b8a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007b78:	4b19      	ldr	r3, [pc, #100]	; (8007be0 <HAL_RCC_ClockConfig+0x1bc>)
 8007b7a:	689b      	ldr	r3, [r3, #8]
 8007b7c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	68db      	ldr	r3, [r3, #12]
 8007b84:	4916      	ldr	r1, [pc, #88]	; (8007be0 <HAL_RCC_ClockConfig+0x1bc>)
 8007b86:	4313      	orrs	r3, r2
 8007b88:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	f003 0308 	and.w	r3, r3, #8
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	d009      	beq.n	8007baa <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007b96:	4b12      	ldr	r3, [pc, #72]	; (8007be0 <HAL_RCC_ClockConfig+0x1bc>)
 8007b98:	689b      	ldr	r3, [r3, #8]
 8007b9a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	691b      	ldr	r3, [r3, #16]
 8007ba2:	00db      	lsls	r3, r3, #3
 8007ba4:	490e      	ldr	r1, [pc, #56]	; (8007be0 <HAL_RCC_ClockConfig+0x1bc>)
 8007ba6:	4313      	orrs	r3, r2
 8007ba8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007baa:	f000 f855 	bl	8007c58 <HAL_RCC_GetSysClockFreq>
 8007bae:	4602      	mov	r2, r0
 8007bb0:	4b0b      	ldr	r3, [pc, #44]	; (8007be0 <HAL_RCC_ClockConfig+0x1bc>)
 8007bb2:	689b      	ldr	r3, [r3, #8]
 8007bb4:	091b      	lsrs	r3, r3, #4
 8007bb6:	f003 030f 	and.w	r3, r3, #15
 8007bba:	490a      	ldr	r1, [pc, #40]	; (8007be4 <HAL_RCC_ClockConfig+0x1c0>)
 8007bbc:	5ccb      	ldrb	r3, [r1, r3]
 8007bbe:	fa22 f303 	lsr.w	r3, r2, r3
 8007bc2:	4a09      	ldr	r2, [pc, #36]	; (8007be8 <HAL_RCC_ClockConfig+0x1c4>)
 8007bc4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8007bc6:	4b09      	ldr	r3, [pc, #36]	; (8007bec <HAL_RCC_ClockConfig+0x1c8>)
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	4618      	mov	r0, r3
 8007bcc:	f7fe f8c6 	bl	8005d5c <HAL_InitTick>

  return HAL_OK;
 8007bd0:	2300      	movs	r3, #0
}
 8007bd2:	4618      	mov	r0, r3
 8007bd4:	3710      	adds	r7, #16
 8007bd6:	46bd      	mov	sp, r7
 8007bd8:	bd80      	pop	{r7, pc}
 8007bda:	bf00      	nop
 8007bdc:	40023c00 	.word	0x40023c00
 8007be0:	40023800 	.word	0x40023800
 8007be4:	0800cec0 	.word	0x0800cec0
 8007be8:	20000008 	.word	0x20000008
 8007bec:	20000014 	.word	0x20000014

08007bf0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8007bf0:	b480      	push	{r7}
 8007bf2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8007bf4:	4b03      	ldr	r3, [pc, #12]	; (8007c04 <HAL_RCC_GetHCLKFreq+0x14>)
 8007bf6:	681b      	ldr	r3, [r3, #0]
}
 8007bf8:	4618      	mov	r0, r3
 8007bfa:	46bd      	mov	sp, r7
 8007bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c00:	4770      	bx	lr
 8007c02:	bf00      	nop
 8007c04:	20000008 	.word	0x20000008

08007c08 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8007c08:	b580      	push	{r7, lr}
 8007c0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8007c0c:	f7ff fff0 	bl	8007bf0 <HAL_RCC_GetHCLKFreq>
 8007c10:	4602      	mov	r2, r0
 8007c12:	4b05      	ldr	r3, [pc, #20]	; (8007c28 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007c14:	689b      	ldr	r3, [r3, #8]
 8007c16:	0a9b      	lsrs	r3, r3, #10
 8007c18:	f003 0307 	and.w	r3, r3, #7
 8007c1c:	4903      	ldr	r1, [pc, #12]	; (8007c2c <HAL_RCC_GetPCLK1Freq+0x24>)
 8007c1e:	5ccb      	ldrb	r3, [r1, r3]
 8007c20:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007c24:	4618      	mov	r0, r3
 8007c26:	bd80      	pop	{r7, pc}
 8007c28:	40023800 	.word	0x40023800
 8007c2c:	0800ced0 	.word	0x0800ced0

08007c30 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8007c30:	b580      	push	{r7, lr}
 8007c32:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8007c34:	f7ff ffdc 	bl	8007bf0 <HAL_RCC_GetHCLKFreq>
 8007c38:	4602      	mov	r2, r0
 8007c3a:	4b05      	ldr	r3, [pc, #20]	; (8007c50 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007c3c:	689b      	ldr	r3, [r3, #8]
 8007c3e:	0b5b      	lsrs	r3, r3, #13
 8007c40:	f003 0307 	and.w	r3, r3, #7
 8007c44:	4903      	ldr	r1, [pc, #12]	; (8007c54 <HAL_RCC_GetPCLK2Freq+0x24>)
 8007c46:	5ccb      	ldrb	r3, [r1, r3]
 8007c48:	fa22 f303 	lsr.w	r3, r2, r3
}
 8007c4c:	4618      	mov	r0, r3
 8007c4e:	bd80      	pop	{r7, pc}
 8007c50:	40023800 	.word	0x40023800
 8007c54:	0800ced0 	.word	0x0800ced0

08007c58 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007c58:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007c5c:	b0ae      	sub	sp, #184	; 0xb8
 8007c5e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8007c60:	2300      	movs	r3, #0
 8007c62:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 8007c66:	2300      	movs	r3, #0
 8007c68:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8007c6c:	2300      	movs	r3, #0
 8007c6e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8007c72:	2300      	movs	r3, #0
 8007c74:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8007c78:	2300      	movs	r3, #0
 8007c7a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007c7e:	4bcb      	ldr	r3, [pc, #812]	; (8007fac <HAL_RCC_GetSysClockFreq+0x354>)
 8007c80:	689b      	ldr	r3, [r3, #8]
 8007c82:	f003 030c 	and.w	r3, r3, #12
 8007c86:	2b0c      	cmp	r3, #12
 8007c88:	f200 8206 	bhi.w	8008098 <HAL_RCC_GetSysClockFreq+0x440>
 8007c8c:	a201      	add	r2, pc, #4	; (adr r2, 8007c94 <HAL_RCC_GetSysClockFreq+0x3c>)
 8007c8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c92:	bf00      	nop
 8007c94:	08007cc9 	.word	0x08007cc9
 8007c98:	08008099 	.word	0x08008099
 8007c9c:	08008099 	.word	0x08008099
 8007ca0:	08008099 	.word	0x08008099
 8007ca4:	08007cd1 	.word	0x08007cd1
 8007ca8:	08008099 	.word	0x08008099
 8007cac:	08008099 	.word	0x08008099
 8007cb0:	08008099 	.word	0x08008099
 8007cb4:	08007cd9 	.word	0x08007cd9
 8007cb8:	08008099 	.word	0x08008099
 8007cbc:	08008099 	.word	0x08008099
 8007cc0:	08008099 	.word	0x08008099
 8007cc4:	08007ec9 	.word	0x08007ec9
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007cc8:	4bb9      	ldr	r3, [pc, #740]	; (8007fb0 <HAL_RCC_GetSysClockFreq+0x358>)
 8007cca:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8007cce:	e1e7      	b.n	80080a0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007cd0:	4bb8      	ldr	r3, [pc, #736]	; (8007fb4 <HAL_RCC_GetSysClockFreq+0x35c>)
 8007cd2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8007cd6:	e1e3      	b.n	80080a0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007cd8:	4bb4      	ldr	r3, [pc, #720]	; (8007fac <HAL_RCC_GetSysClockFreq+0x354>)
 8007cda:	685b      	ldr	r3, [r3, #4]
 8007cdc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007ce0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007ce4:	4bb1      	ldr	r3, [pc, #708]	; (8007fac <HAL_RCC_GetSysClockFreq+0x354>)
 8007ce6:	685b      	ldr	r3, [r3, #4]
 8007ce8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007cec:	2b00      	cmp	r3, #0
 8007cee:	d071      	beq.n	8007dd4 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007cf0:	4bae      	ldr	r3, [pc, #696]	; (8007fac <HAL_RCC_GetSysClockFreq+0x354>)
 8007cf2:	685b      	ldr	r3, [r3, #4]
 8007cf4:	099b      	lsrs	r3, r3, #6
 8007cf6:	2200      	movs	r2, #0
 8007cf8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8007cfc:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8007d00:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007d04:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007d08:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8007d0c:	2300      	movs	r3, #0
 8007d0e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8007d12:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8007d16:	4622      	mov	r2, r4
 8007d18:	462b      	mov	r3, r5
 8007d1a:	f04f 0000 	mov.w	r0, #0
 8007d1e:	f04f 0100 	mov.w	r1, #0
 8007d22:	0159      	lsls	r1, r3, #5
 8007d24:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007d28:	0150      	lsls	r0, r2, #5
 8007d2a:	4602      	mov	r2, r0
 8007d2c:	460b      	mov	r3, r1
 8007d2e:	4621      	mov	r1, r4
 8007d30:	1a51      	subs	r1, r2, r1
 8007d32:	6439      	str	r1, [r7, #64]	; 0x40
 8007d34:	4629      	mov	r1, r5
 8007d36:	eb63 0301 	sbc.w	r3, r3, r1
 8007d3a:	647b      	str	r3, [r7, #68]	; 0x44
 8007d3c:	f04f 0200 	mov.w	r2, #0
 8007d40:	f04f 0300 	mov.w	r3, #0
 8007d44:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8007d48:	4649      	mov	r1, r9
 8007d4a:	018b      	lsls	r3, r1, #6
 8007d4c:	4641      	mov	r1, r8
 8007d4e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007d52:	4641      	mov	r1, r8
 8007d54:	018a      	lsls	r2, r1, #6
 8007d56:	4641      	mov	r1, r8
 8007d58:	1a51      	subs	r1, r2, r1
 8007d5a:	63b9      	str	r1, [r7, #56]	; 0x38
 8007d5c:	4649      	mov	r1, r9
 8007d5e:	eb63 0301 	sbc.w	r3, r3, r1
 8007d62:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007d64:	f04f 0200 	mov.w	r2, #0
 8007d68:	f04f 0300 	mov.w	r3, #0
 8007d6c:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8007d70:	4649      	mov	r1, r9
 8007d72:	00cb      	lsls	r3, r1, #3
 8007d74:	4641      	mov	r1, r8
 8007d76:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007d7a:	4641      	mov	r1, r8
 8007d7c:	00ca      	lsls	r2, r1, #3
 8007d7e:	4610      	mov	r0, r2
 8007d80:	4619      	mov	r1, r3
 8007d82:	4603      	mov	r3, r0
 8007d84:	4622      	mov	r2, r4
 8007d86:	189b      	adds	r3, r3, r2
 8007d88:	633b      	str	r3, [r7, #48]	; 0x30
 8007d8a:	462b      	mov	r3, r5
 8007d8c:	460a      	mov	r2, r1
 8007d8e:	eb42 0303 	adc.w	r3, r2, r3
 8007d92:	637b      	str	r3, [r7, #52]	; 0x34
 8007d94:	f04f 0200 	mov.w	r2, #0
 8007d98:	f04f 0300 	mov.w	r3, #0
 8007d9c:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8007da0:	4629      	mov	r1, r5
 8007da2:	024b      	lsls	r3, r1, #9
 8007da4:	4621      	mov	r1, r4
 8007da6:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8007daa:	4621      	mov	r1, r4
 8007dac:	024a      	lsls	r2, r1, #9
 8007dae:	4610      	mov	r0, r2
 8007db0:	4619      	mov	r1, r3
 8007db2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007db6:	2200      	movs	r2, #0
 8007db8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8007dbc:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8007dc0:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8007dc4:	f7f8 ff10 	bl	8000be8 <__aeabi_uldivmod>
 8007dc8:	4602      	mov	r2, r0
 8007dca:	460b      	mov	r3, r1
 8007dcc:	4613      	mov	r3, r2
 8007dce:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007dd2:	e067      	b.n	8007ea4 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007dd4:	4b75      	ldr	r3, [pc, #468]	; (8007fac <HAL_RCC_GetSysClockFreq+0x354>)
 8007dd6:	685b      	ldr	r3, [r3, #4]
 8007dd8:	099b      	lsrs	r3, r3, #6
 8007dda:	2200      	movs	r2, #0
 8007ddc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007de0:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8007de4:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8007de8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007dec:	67bb      	str	r3, [r7, #120]	; 0x78
 8007dee:	2300      	movs	r3, #0
 8007df0:	67fb      	str	r3, [r7, #124]	; 0x7c
 8007df2:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8007df6:	4622      	mov	r2, r4
 8007df8:	462b      	mov	r3, r5
 8007dfa:	f04f 0000 	mov.w	r0, #0
 8007dfe:	f04f 0100 	mov.w	r1, #0
 8007e02:	0159      	lsls	r1, r3, #5
 8007e04:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007e08:	0150      	lsls	r0, r2, #5
 8007e0a:	4602      	mov	r2, r0
 8007e0c:	460b      	mov	r3, r1
 8007e0e:	4621      	mov	r1, r4
 8007e10:	1a51      	subs	r1, r2, r1
 8007e12:	62b9      	str	r1, [r7, #40]	; 0x28
 8007e14:	4629      	mov	r1, r5
 8007e16:	eb63 0301 	sbc.w	r3, r3, r1
 8007e1a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007e1c:	f04f 0200 	mov.w	r2, #0
 8007e20:	f04f 0300 	mov.w	r3, #0
 8007e24:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8007e28:	4649      	mov	r1, r9
 8007e2a:	018b      	lsls	r3, r1, #6
 8007e2c:	4641      	mov	r1, r8
 8007e2e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007e32:	4641      	mov	r1, r8
 8007e34:	018a      	lsls	r2, r1, #6
 8007e36:	4641      	mov	r1, r8
 8007e38:	ebb2 0a01 	subs.w	sl, r2, r1
 8007e3c:	4649      	mov	r1, r9
 8007e3e:	eb63 0b01 	sbc.w	fp, r3, r1
 8007e42:	f04f 0200 	mov.w	r2, #0
 8007e46:	f04f 0300 	mov.w	r3, #0
 8007e4a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007e4e:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007e52:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007e56:	4692      	mov	sl, r2
 8007e58:	469b      	mov	fp, r3
 8007e5a:	4623      	mov	r3, r4
 8007e5c:	eb1a 0303 	adds.w	r3, sl, r3
 8007e60:	623b      	str	r3, [r7, #32]
 8007e62:	462b      	mov	r3, r5
 8007e64:	eb4b 0303 	adc.w	r3, fp, r3
 8007e68:	627b      	str	r3, [r7, #36]	; 0x24
 8007e6a:	f04f 0200 	mov.w	r2, #0
 8007e6e:	f04f 0300 	mov.w	r3, #0
 8007e72:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8007e76:	4629      	mov	r1, r5
 8007e78:	028b      	lsls	r3, r1, #10
 8007e7a:	4621      	mov	r1, r4
 8007e7c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8007e80:	4621      	mov	r1, r4
 8007e82:	028a      	lsls	r2, r1, #10
 8007e84:	4610      	mov	r0, r2
 8007e86:	4619      	mov	r1, r3
 8007e88:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007e8c:	2200      	movs	r2, #0
 8007e8e:	673b      	str	r3, [r7, #112]	; 0x70
 8007e90:	677a      	str	r2, [r7, #116]	; 0x74
 8007e92:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8007e96:	f7f8 fea7 	bl	8000be8 <__aeabi_uldivmod>
 8007e9a:	4602      	mov	r2, r0
 8007e9c:	460b      	mov	r3, r1
 8007e9e:	4613      	mov	r3, r2
 8007ea0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8007ea4:	4b41      	ldr	r3, [pc, #260]	; (8007fac <HAL_RCC_GetSysClockFreq+0x354>)
 8007ea6:	685b      	ldr	r3, [r3, #4]
 8007ea8:	0c1b      	lsrs	r3, r3, #16
 8007eaa:	f003 0303 	and.w	r3, r3, #3
 8007eae:	3301      	adds	r3, #1
 8007eb0:	005b      	lsls	r3, r3, #1
 8007eb2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco / pllp;
 8007eb6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8007eba:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8007ebe:	fbb2 f3f3 	udiv	r3, r2, r3
 8007ec2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8007ec6:	e0eb      	b.n	80080a0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007ec8:	4b38      	ldr	r3, [pc, #224]	; (8007fac <HAL_RCC_GetSysClockFreq+0x354>)
 8007eca:	685b      	ldr	r3, [r3, #4]
 8007ecc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8007ed0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007ed4:	4b35      	ldr	r3, [pc, #212]	; (8007fac <HAL_RCC_GetSysClockFreq+0x354>)
 8007ed6:	685b      	ldr	r3, [r3, #4]
 8007ed8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d06b      	beq.n	8007fb8 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007ee0:	4b32      	ldr	r3, [pc, #200]	; (8007fac <HAL_RCC_GetSysClockFreq+0x354>)
 8007ee2:	685b      	ldr	r3, [r3, #4]
 8007ee4:	099b      	lsrs	r3, r3, #6
 8007ee6:	2200      	movs	r2, #0
 8007ee8:	66bb      	str	r3, [r7, #104]	; 0x68
 8007eea:	66fa      	str	r2, [r7, #108]	; 0x6c
 8007eec:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8007eee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007ef2:	663b      	str	r3, [r7, #96]	; 0x60
 8007ef4:	2300      	movs	r3, #0
 8007ef6:	667b      	str	r3, [r7, #100]	; 0x64
 8007ef8:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8007efc:	4622      	mov	r2, r4
 8007efe:	462b      	mov	r3, r5
 8007f00:	f04f 0000 	mov.w	r0, #0
 8007f04:	f04f 0100 	mov.w	r1, #0
 8007f08:	0159      	lsls	r1, r3, #5
 8007f0a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007f0e:	0150      	lsls	r0, r2, #5
 8007f10:	4602      	mov	r2, r0
 8007f12:	460b      	mov	r3, r1
 8007f14:	4621      	mov	r1, r4
 8007f16:	1a51      	subs	r1, r2, r1
 8007f18:	61b9      	str	r1, [r7, #24]
 8007f1a:	4629      	mov	r1, r5
 8007f1c:	eb63 0301 	sbc.w	r3, r3, r1
 8007f20:	61fb      	str	r3, [r7, #28]
 8007f22:	f04f 0200 	mov.w	r2, #0
 8007f26:	f04f 0300 	mov.w	r3, #0
 8007f2a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8007f2e:	4659      	mov	r1, fp
 8007f30:	018b      	lsls	r3, r1, #6
 8007f32:	4651      	mov	r1, sl
 8007f34:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007f38:	4651      	mov	r1, sl
 8007f3a:	018a      	lsls	r2, r1, #6
 8007f3c:	4651      	mov	r1, sl
 8007f3e:	ebb2 0801 	subs.w	r8, r2, r1
 8007f42:	4659      	mov	r1, fp
 8007f44:	eb63 0901 	sbc.w	r9, r3, r1
 8007f48:	f04f 0200 	mov.w	r2, #0
 8007f4c:	f04f 0300 	mov.w	r3, #0
 8007f50:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007f54:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007f58:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007f5c:	4690      	mov	r8, r2
 8007f5e:	4699      	mov	r9, r3
 8007f60:	4623      	mov	r3, r4
 8007f62:	eb18 0303 	adds.w	r3, r8, r3
 8007f66:	613b      	str	r3, [r7, #16]
 8007f68:	462b      	mov	r3, r5
 8007f6a:	eb49 0303 	adc.w	r3, r9, r3
 8007f6e:	617b      	str	r3, [r7, #20]
 8007f70:	f04f 0200 	mov.w	r2, #0
 8007f74:	f04f 0300 	mov.w	r3, #0
 8007f78:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8007f7c:	4629      	mov	r1, r5
 8007f7e:	024b      	lsls	r3, r1, #9
 8007f80:	4621      	mov	r1, r4
 8007f82:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8007f86:	4621      	mov	r1, r4
 8007f88:	024a      	lsls	r2, r1, #9
 8007f8a:	4610      	mov	r0, r2
 8007f8c:	4619      	mov	r1, r3
 8007f8e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8007f92:	2200      	movs	r2, #0
 8007f94:	65bb      	str	r3, [r7, #88]	; 0x58
 8007f96:	65fa      	str	r2, [r7, #92]	; 0x5c
 8007f98:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8007f9c:	f7f8 fe24 	bl	8000be8 <__aeabi_uldivmod>
 8007fa0:	4602      	mov	r2, r0
 8007fa2:	460b      	mov	r3, r1
 8007fa4:	4613      	mov	r3, r2
 8007fa6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007faa:	e065      	b.n	8008078 <HAL_RCC_GetSysClockFreq+0x420>
 8007fac:	40023800 	.word	0x40023800
 8007fb0:	00f42400 	.word	0x00f42400
 8007fb4:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007fb8:	4b3d      	ldr	r3, [pc, #244]	; (80080b0 <HAL_RCC_GetSysClockFreq+0x458>)
 8007fba:	685b      	ldr	r3, [r3, #4]
 8007fbc:	099b      	lsrs	r3, r3, #6
 8007fbe:	2200      	movs	r2, #0
 8007fc0:	4618      	mov	r0, r3
 8007fc2:	4611      	mov	r1, r2
 8007fc4:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8007fc8:	653b      	str	r3, [r7, #80]	; 0x50
 8007fca:	2300      	movs	r3, #0
 8007fcc:	657b      	str	r3, [r7, #84]	; 0x54
 8007fce:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8007fd2:	4642      	mov	r2, r8
 8007fd4:	464b      	mov	r3, r9
 8007fd6:	f04f 0000 	mov.w	r0, #0
 8007fda:	f04f 0100 	mov.w	r1, #0
 8007fde:	0159      	lsls	r1, r3, #5
 8007fe0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007fe4:	0150      	lsls	r0, r2, #5
 8007fe6:	4602      	mov	r2, r0
 8007fe8:	460b      	mov	r3, r1
 8007fea:	4641      	mov	r1, r8
 8007fec:	1a51      	subs	r1, r2, r1
 8007fee:	60b9      	str	r1, [r7, #8]
 8007ff0:	4649      	mov	r1, r9
 8007ff2:	eb63 0301 	sbc.w	r3, r3, r1
 8007ff6:	60fb      	str	r3, [r7, #12]
 8007ff8:	f04f 0200 	mov.w	r2, #0
 8007ffc:	f04f 0300 	mov.w	r3, #0
 8008000:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8008004:	4659      	mov	r1, fp
 8008006:	018b      	lsls	r3, r1, #6
 8008008:	4651      	mov	r1, sl
 800800a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800800e:	4651      	mov	r1, sl
 8008010:	018a      	lsls	r2, r1, #6
 8008012:	4651      	mov	r1, sl
 8008014:	1a54      	subs	r4, r2, r1
 8008016:	4659      	mov	r1, fp
 8008018:	eb63 0501 	sbc.w	r5, r3, r1
 800801c:	f04f 0200 	mov.w	r2, #0
 8008020:	f04f 0300 	mov.w	r3, #0
 8008024:	00eb      	lsls	r3, r5, #3
 8008026:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800802a:	00e2      	lsls	r2, r4, #3
 800802c:	4614      	mov	r4, r2
 800802e:	461d      	mov	r5, r3
 8008030:	4643      	mov	r3, r8
 8008032:	18e3      	adds	r3, r4, r3
 8008034:	603b      	str	r3, [r7, #0]
 8008036:	464b      	mov	r3, r9
 8008038:	eb45 0303 	adc.w	r3, r5, r3
 800803c:	607b      	str	r3, [r7, #4]
 800803e:	f04f 0200 	mov.w	r2, #0
 8008042:	f04f 0300 	mov.w	r3, #0
 8008046:	e9d7 4500 	ldrd	r4, r5, [r7]
 800804a:	4629      	mov	r1, r5
 800804c:	028b      	lsls	r3, r1, #10
 800804e:	4621      	mov	r1, r4
 8008050:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8008054:	4621      	mov	r1, r4
 8008056:	028a      	lsls	r2, r1, #10
 8008058:	4610      	mov	r0, r2
 800805a:	4619      	mov	r1, r3
 800805c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8008060:	2200      	movs	r2, #0
 8008062:	64bb      	str	r3, [r7, #72]	; 0x48
 8008064:	64fa      	str	r2, [r7, #76]	; 0x4c
 8008066:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800806a:	f7f8 fdbd 	bl	8000be8 <__aeabi_uldivmod>
 800806e:	4602      	mov	r2, r0
 8008070:	460b      	mov	r3, r1
 8008072:	4613      	mov	r3, r2
 8008074:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8008078:	4b0d      	ldr	r3, [pc, #52]	; (80080b0 <HAL_RCC_GetSysClockFreq+0x458>)
 800807a:	685b      	ldr	r3, [r3, #4]
 800807c:	0f1b      	lsrs	r3, r3, #28
 800807e:	f003 0307 	and.w	r3, r3, #7
 8008082:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco / pllr;
 8008086:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800808a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800808e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008092:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8008096:	e003      	b.n	80080a0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008098:	4b06      	ldr	r3, [pc, #24]	; (80080b4 <HAL_RCC_GetSysClockFreq+0x45c>)
 800809a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800809e:	bf00      	nop
    }
  }
  return sysclockfreq;
 80080a0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 80080a4:	4618      	mov	r0, r3
 80080a6:	37b8      	adds	r7, #184	; 0xb8
 80080a8:	46bd      	mov	sp, r7
 80080aa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80080ae:	bf00      	nop
 80080b0:	40023800 	.word	0x40023800
 80080b4:	00f42400 	.word	0x00f42400

080080b8 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80080b8:	b580      	push	{r7, lr}
 80080ba:	b086      	sub	sp, #24
 80080bc:	af00      	add	r7, sp, #0
 80080be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d101      	bne.n	80080ca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80080c6:	2301      	movs	r3, #1
 80080c8:	e28d      	b.n	80085e6 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	681b      	ldr	r3, [r3, #0]
 80080ce:	f003 0301 	and.w	r3, r3, #1
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	f000 8083 	beq.w	80081de <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80080d8:	4b94      	ldr	r3, [pc, #592]	; (800832c <HAL_RCC_OscConfig+0x274>)
 80080da:	689b      	ldr	r3, [r3, #8]
 80080dc:	f003 030c 	and.w	r3, r3, #12
 80080e0:	2b04      	cmp	r3, #4
 80080e2:	d019      	beq.n	8008118 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80080e4:	4b91      	ldr	r3, [pc, #580]	; (800832c <HAL_RCC_OscConfig+0x274>)
 80080e6:	689b      	ldr	r3, [r3, #8]
 80080e8:	f003 030c 	and.w	r3, r3, #12
        || \
 80080ec:	2b08      	cmp	r3, #8
 80080ee:	d106      	bne.n	80080fe <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80080f0:	4b8e      	ldr	r3, [pc, #568]	; (800832c <HAL_RCC_OscConfig+0x274>)
 80080f2:	685b      	ldr	r3, [r3, #4]
 80080f4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80080f8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80080fc:	d00c      	beq.n	8008118 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80080fe:	4b8b      	ldr	r3, [pc, #556]	; (800832c <HAL_RCC_OscConfig+0x274>)
 8008100:	689b      	ldr	r3, [r3, #8]
 8008102:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8008106:	2b0c      	cmp	r3, #12
 8008108:	d112      	bne.n	8008130 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800810a:	4b88      	ldr	r3, [pc, #544]	; (800832c <HAL_RCC_OscConfig+0x274>)
 800810c:	685b      	ldr	r3, [r3, #4]
 800810e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008112:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008116:	d10b      	bne.n	8008130 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008118:	4b84      	ldr	r3, [pc, #528]	; (800832c <HAL_RCC_OscConfig+0x274>)
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008120:	2b00      	cmp	r3, #0
 8008122:	d05b      	beq.n	80081dc <HAL_RCC_OscConfig+0x124>
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	685b      	ldr	r3, [r3, #4]
 8008128:	2b00      	cmp	r3, #0
 800812a:	d157      	bne.n	80081dc <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 800812c:	2301      	movs	r3, #1
 800812e:	e25a      	b.n	80085e6 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	685b      	ldr	r3, [r3, #4]
 8008134:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008138:	d106      	bne.n	8008148 <HAL_RCC_OscConfig+0x90>
 800813a:	4b7c      	ldr	r3, [pc, #496]	; (800832c <HAL_RCC_OscConfig+0x274>)
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	4a7b      	ldr	r2, [pc, #492]	; (800832c <HAL_RCC_OscConfig+0x274>)
 8008140:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008144:	6013      	str	r3, [r2, #0]
 8008146:	e01d      	b.n	8008184 <HAL_RCC_OscConfig+0xcc>
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	685b      	ldr	r3, [r3, #4]
 800814c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008150:	d10c      	bne.n	800816c <HAL_RCC_OscConfig+0xb4>
 8008152:	4b76      	ldr	r3, [pc, #472]	; (800832c <HAL_RCC_OscConfig+0x274>)
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	4a75      	ldr	r2, [pc, #468]	; (800832c <HAL_RCC_OscConfig+0x274>)
 8008158:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800815c:	6013      	str	r3, [r2, #0]
 800815e:	4b73      	ldr	r3, [pc, #460]	; (800832c <HAL_RCC_OscConfig+0x274>)
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	4a72      	ldr	r2, [pc, #456]	; (800832c <HAL_RCC_OscConfig+0x274>)
 8008164:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008168:	6013      	str	r3, [r2, #0]
 800816a:	e00b      	b.n	8008184 <HAL_RCC_OscConfig+0xcc>
 800816c:	4b6f      	ldr	r3, [pc, #444]	; (800832c <HAL_RCC_OscConfig+0x274>)
 800816e:	681b      	ldr	r3, [r3, #0]
 8008170:	4a6e      	ldr	r2, [pc, #440]	; (800832c <HAL_RCC_OscConfig+0x274>)
 8008172:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008176:	6013      	str	r3, [r2, #0]
 8008178:	4b6c      	ldr	r3, [pc, #432]	; (800832c <HAL_RCC_OscConfig+0x274>)
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	4a6b      	ldr	r2, [pc, #428]	; (800832c <HAL_RCC_OscConfig+0x274>)
 800817e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008182:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	685b      	ldr	r3, [r3, #4]
 8008188:	2b00      	cmp	r3, #0
 800818a:	d013      	beq.n	80081b4 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800818c:	f7fd fe2a 	bl	8005de4 <HAL_GetTick>
 8008190:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008192:	e008      	b.n	80081a6 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008194:	f7fd fe26 	bl	8005de4 <HAL_GetTick>
 8008198:	4602      	mov	r2, r0
 800819a:	693b      	ldr	r3, [r7, #16]
 800819c:	1ad3      	subs	r3, r2, r3
 800819e:	2b64      	cmp	r3, #100	; 0x64
 80081a0:	d901      	bls.n	80081a6 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80081a2:	2303      	movs	r3, #3
 80081a4:	e21f      	b.n	80085e6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80081a6:	4b61      	ldr	r3, [pc, #388]	; (800832c <HAL_RCC_OscConfig+0x274>)
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d0f0      	beq.n	8008194 <HAL_RCC_OscConfig+0xdc>
 80081b2:	e014      	b.n	80081de <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80081b4:	f7fd fe16 	bl	8005de4 <HAL_GetTick>
 80081b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80081ba:	e008      	b.n	80081ce <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80081bc:	f7fd fe12 	bl	8005de4 <HAL_GetTick>
 80081c0:	4602      	mov	r2, r0
 80081c2:	693b      	ldr	r3, [r7, #16]
 80081c4:	1ad3      	subs	r3, r2, r3
 80081c6:	2b64      	cmp	r3, #100	; 0x64
 80081c8:	d901      	bls.n	80081ce <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80081ca:	2303      	movs	r3, #3
 80081cc:	e20b      	b.n	80085e6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80081ce:	4b57      	ldr	r3, [pc, #348]	; (800832c <HAL_RCC_OscConfig+0x274>)
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d1f0      	bne.n	80081bc <HAL_RCC_OscConfig+0x104>
 80081da:	e000      	b.n	80081de <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80081dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	f003 0302 	and.w	r3, r3, #2
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	d06f      	beq.n	80082ca <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80081ea:	4b50      	ldr	r3, [pc, #320]	; (800832c <HAL_RCC_OscConfig+0x274>)
 80081ec:	689b      	ldr	r3, [r3, #8]
 80081ee:	f003 030c 	and.w	r3, r3, #12
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d017      	beq.n	8008226 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80081f6:	4b4d      	ldr	r3, [pc, #308]	; (800832c <HAL_RCC_OscConfig+0x274>)
 80081f8:	689b      	ldr	r3, [r3, #8]
 80081fa:	f003 030c 	and.w	r3, r3, #12
        || \
 80081fe:	2b08      	cmp	r3, #8
 8008200:	d105      	bne.n	800820e <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8008202:	4b4a      	ldr	r3, [pc, #296]	; (800832c <HAL_RCC_OscConfig+0x274>)
 8008204:	685b      	ldr	r3, [r3, #4]
 8008206:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800820a:	2b00      	cmp	r3, #0
 800820c:	d00b      	beq.n	8008226 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800820e:	4b47      	ldr	r3, [pc, #284]	; (800832c <HAL_RCC_OscConfig+0x274>)
 8008210:	689b      	ldr	r3, [r3, #8]
 8008212:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8008216:	2b0c      	cmp	r3, #12
 8008218:	d11c      	bne.n	8008254 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800821a:	4b44      	ldr	r3, [pc, #272]	; (800832c <HAL_RCC_OscConfig+0x274>)
 800821c:	685b      	ldr	r3, [r3, #4]
 800821e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008222:	2b00      	cmp	r3, #0
 8008224:	d116      	bne.n	8008254 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008226:	4b41      	ldr	r3, [pc, #260]	; (800832c <HAL_RCC_OscConfig+0x274>)
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	f003 0302 	and.w	r3, r3, #2
 800822e:	2b00      	cmp	r3, #0
 8008230:	d005      	beq.n	800823e <HAL_RCC_OscConfig+0x186>
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	68db      	ldr	r3, [r3, #12]
 8008236:	2b01      	cmp	r3, #1
 8008238:	d001      	beq.n	800823e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800823a:	2301      	movs	r3, #1
 800823c:	e1d3      	b.n	80085e6 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800823e:	4b3b      	ldr	r3, [pc, #236]	; (800832c <HAL_RCC_OscConfig+0x274>)
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	691b      	ldr	r3, [r3, #16]
 800824a:	00db      	lsls	r3, r3, #3
 800824c:	4937      	ldr	r1, [pc, #220]	; (800832c <HAL_RCC_OscConfig+0x274>)
 800824e:	4313      	orrs	r3, r2
 8008250:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008252:	e03a      	b.n	80082ca <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	68db      	ldr	r3, [r3, #12]
 8008258:	2b00      	cmp	r3, #0
 800825a:	d020      	beq.n	800829e <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800825c:	4b34      	ldr	r3, [pc, #208]	; (8008330 <HAL_RCC_OscConfig+0x278>)
 800825e:	2201      	movs	r2, #1
 8008260:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008262:	f7fd fdbf 	bl	8005de4 <HAL_GetTick>
 8008266:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008268:	e008      	b.n	800827c <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800826a:	f7fd fdbb 	bl	8005de4 <HAL_GetTick>
 800826e:	4602      	mov	r2, r0
 8008270:	693b      	ldr	r3, [r7, #16]
 8008272:	1ad3      	subs	r3, r2, r3
 8008274:	2b02      	cmp	r3, #2
 8008276:	d901      	bls.n	800827c <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8008278:	2303      	movs	r3, #3
 800827a:	e1b4      	b.n	80085e6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800827c:	4b2b      	ldr	r3, [pc, #172]	; (800832c <HAL_RCC_OscConfig+0x274>)
 800827e:	681b      	ldr	r3, [r3, #0]
 8008280:	f003 0302 	and.w	r3, r3, #2
 8008284:	2b00      	cmp	r3, #0
 8008286:	d0f0      	beq.n	800826a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008288:	4b28      	ldr	r3, [pc, #160]	; (800832c <HAL_RCC_OscConfig+0x274>)
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	691b      	ldr	r3, [r3, #16]
 8008294:	00db      	lsls	r3, r3, #3
 8008296:	4925      	ldr	r1, [pc, #148]	; (800832c <HAL_RCC_OscConfig+0x274>)
 8008298:	4313      	orrs	r3, r2
 800829a:	600b      	str	r3, [r1, #0]
 800829c:	e015      	b.n	80082ca <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800829e:	4b24      	ldr	r3, [pc, #144]	; (8008330 <HAL_RCC_OscConfig+0x278>)
 80082a0:	2200      	movs	r2, #0
 80082a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80082a4:	f7fd fd9e 	bl	8005de4 <HAL_GetTick>
 80082a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80082aa:	e008      	b.n	80082be <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80082ac:	f7fd fd9a 	bl	8005de4 <HAL_GetTick>
 80082b0:	4602      	mov	r2, r0
 80082b2:	693b      	ldr	r3, [r7, #16]
 80082b4:	1ad3      	subs	r3, r2, r3
 80082b6:	2b02      	cmp	r3, #2
 80082b8:	d901      	bls.n	80082be <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80082ba:	2303      	movs	r3, #3
 80082bc:	e193      	b.n	80085e6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80082be:	4b1b      	ldr	r3, [pc, #108]	; (800832c <HAL_RCC_OscConfig+0x274>)
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	f003 0302 	and.w	r3, r3, #2
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	d1f0      	bne.n	80082ac <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	681b      	ldr	r3, [r3, #0]
 80082ce:	f003 0308 	and.w	r3, r3, #8
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d036      	beq.n	8008344 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	695b      	ldr	r3, [r3, #20]
 80082da:	2b00      	cmp	r3, #0
 80082dc:	d016      	beq.n	800830c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80082de:	4b15      	ldr	r3, [pc, #84]	; (8008334 <HAL_RCC_OscConfig+0x27c>)
 80082e0:	2201      	movs	r2, #1
 80082e2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80082e4:	f7fd fd7e 	bl	8005de4 <HAL_GetTick>
 80082e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80082ea:	e008      	b.n	80082fe <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80082ec:	f7fd fd7a 	bl	8005de4 <HAL_GetTick>
 80082f0:	4602      	mov	r2, r0
 80082f2:	693b      	ldr	r3, [r7, #16]
 80082f4:	1ad3      	subs	r3, r2, r3
 80082f6:	2b02      	cmp	r3, #2
 80082f8:	d901      	bls.n	80082fe <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80082fa:	2303      	movs	r3, #3
 80082fc:	e173      	b.n	80085e6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80082fe:	4b0b      	ldr	r3, [pc, #44]	; (800832c <HAL_RCC_OscConfig+0x274>)
 8008300:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008302:	f003 0302 	and.w	r3, r3, #2
 8008306:	2b00      	cmp	r3, #0
 8008308:	d0f0      	beq.n	80082ec <HAL_RCC_OscConfig+0x234>
 800830a:	e01b      	b.n	8008344 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800830c:	4b09      	ldr	r3, [pc, #36]	; (8008334 <HAL_RCC_OscConfig+0x27c>)
 800830e:	2200      	movs	r2, #0
 8008310:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008312:	f7fd fd67 	bl	8005de4 <HAL_GetTick>
 8008316:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008318:	e00e      	b.n	8008338 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800831a:	f7fd fd63 	bl	8005de4 <HAL_GetTick>
 800831e:	4602      	mov	r2, r0
 8008320:	693b      	ldr	r3, [r7, #16]
 8008322:	1ad3      	subs	r3, r2, r3
 8008324:	2b02      	cmp	r3, #2
 8008326:	d907      	bls.n	8008338 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8008328:	2303      	movs	r3, #3
 800832a:	e15c      	b.n	80085e6 <HAL_RCC_OscConfig+0x52e>
 800832c:	40023800 	.word	0x40023800
 8008330:	42470000 	.word	0x42470000
 8008334:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008338:	4b8a      	ldr	r3, [pc, #552]	; (8008564 <HAL_RCC_OscConfig+0x4ac>)
 800833a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800833c:	f003 0302 	and.w	r3, r3, #2
 8008340:	2b00      	cmp	r3, #0
 8008342:	d1ea      	bne.n	800831a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	f003 0304 	and.w	r3, r3, #4
 800834c:	2b00      	cmp	r3, #0
 800834e:	f000 8097 	beq.w	8008480 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008352:	2300      	movs	r3, #0
 8008354:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008356:	4b83      	ldr	r3, [pc, #524]	; (8008564 <HAL_RCC_OscConfig+0x4ac>)
 8008358:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800835a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800835e:	2b00      	cmp	r3, #0
 8008360:	d10f      	bne.n	8008382 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008362:	2300      	movs	r3, #0
 8008364:	60bb      	str	r3, [r7, #8]
 8008366:	4b7f      	ldr	r3, [pc, #508]	; (8008564 <HAL_RCC_OscConfig+0x4ac>)
 8008368:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800836a:	4a7e      	ldr	r2, [pc, #504]	; (8008564 <HAL_RCC_OscConfig+0x4ac>)
 800836c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008370:	6413      	str	r3, [r2, #64]	; 0x40
 8008372:	4b7c      	ldr	r3, [pc, #496]	; (8008564 <HAL_RCC_OscConfig+0x4ac>)
 8008374:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008376:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800837a:	60bb      	str	r3, [r7, #8]
 800837c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800837e:	2301      	movs	r3, #1
 8008380:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008382:	4b79      	ldr	r3, [pc, #484]	; (8008568 <HAL_RCC_OscConfig+0x4b0>)
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800838a:	2b00      	cmp	r3, #0
 800838c:	d118      	bne.n	80083c0 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800838e:	4b76      	ldr	r3, [pc, #472]	; (8008568 <HAL_RCC_OscConfig+0x4b0>)
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	4a75      	ldr	r2, [pc, #468]	; (8008568 <HAL_RCC_OscConfig+0x4b0>)
 8008394:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008398:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800839a:	f7fd fd23 	bl	8005de4 <HAL_GetTick>
 800839e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80083a0:	e008      	b.n	80083b4 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80083a2:	f7fd fd1f 	bl	8005de4 <HAL_GetTick>
 80083a6:	4602      	mov	r2, r0
 80083a8:	693b      	ldr	r3, [r7, #16]
 80083aa:	1ad3      	subs	r3, r2, r3
 80083ac:	2b02      	cmp	r3, #2
 80083ae:	d901      	bls.n	80083b4 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80083b0:	2303      	movs	r3, #3
 80083b2:	e118      	b.n	80085e6 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80083b4:	4b6c      	ldr	r3, [pc, #432]	; (8008568 <HAL_RCC_OscConfig+0x4b0>)
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80083bc:	2b00      	cmp	r3, #0
 80083be:	d0f0      	beq.n	80083a2 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80083c0:	687b      	ldr	r3, [r7, #4]
 80083c2:	689b      	ldr	r3, [r3, #8]
 80083c4:	2b01      	cmp	r3, #1
 80083c6:	d106      	bne.n	80083d6 <HAL_RCC_OscConfig+0x31e>
 80083c8:	4b66      	ldr	r3, [pc, #408]	; (8008564 <HAL_RCC_OscConfig+0x4ac>)
 80083ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80083cc:	4a65      	ldr	r2, [pc, #404]	; (8008564 <HAL_RCC_OscConfig+0x4ac>)
 80083ce:	f043 0301 	orr.w	r3, r3, #1
 80083d2:	6713      	str	r3, [r2, #112]	; 0x70
 80083d4:	e01c      	b.n	8008410 <HAL_RCC_OscConfig+0x358>
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	689b      	ldr	r3, [r3, #8]
 80083da:	2b05      	cmp	r3, #5
 80083dc:	d10c      	bne.n	80083f8 <HAL_RCC_OscConfig+0x340>
 80083de:	4b61      	ldr	r3, [pc, #388]	; (8008564 <HAL_RCC_OscConfig+0x4ac>)
 80083e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80083e2:	4a60      	ldr	r2, [pc, #384]	; (8008564 <HAL_RCC_OscConfig+0x4ac>)
 80083e4:	f043 0304 	orr.w	r3, r3, #4
 80083e8:	6713      	str	r3, [r2, #112]	; 0x70
 80083ea:	4b5e      	ldr	r3, [pc, #376]	; (8008564 <HAL_RCC_OscConfig+0x4ac>)
 80083ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80083ee:	4a5d      	ldr	r2, [pc, #372]	; (8008564 <HAL_RCC_OscConfig+0x4ac>)
 80083f0:	f043 0301 	orr.w	r3, r3, #1
 80083f4:	6713      	str	r3, [r2, #112]	; 0x70
 80083f6:	e00b      	b.n	8008410 <HAL_RCC_OscConfig+0x358>
 80083f8:	4b5a      	ldr	r3, [pc, #360]	; (8008564 <HAL_RCC_OscConfig+0x4ac>)
 80083fa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80083fc:	4a59      	ldr	r2, [pc, #356]	; (8008564 <HAL_RCC_OscConfig+0x4ac>)
 80083fe:	f023 0301 	bic.w	r3, r3, #1
 8008402:	6713      	str	r3, [r2, #112]	; 0x70
 8008404:	4b57      	ldr	r3, [pc, #348]	; (8008564 <HAL_RCC_OscConfig+0x4ac>)
 8008406:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008408:	4a56      	ldr	r2, [pc, #344]	; (8008564 <HAL_RCC_OscConfig+0x4ac>)
 800840a:	f023 0304 	bic.w	r3, r3, #4
 800840e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	689b      	ldr	r3, [r3, #8]
 8008414:	2b00      	cmp	r3, #0
 8008416:	d015      	beq.n	8008444 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008418:	f7fd fce4 	bl	8005de4 <HAL_GetTick>
 800841c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800841e:	e00a      	b.n	8008436 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008420:	f7fd fce0 	bl	8005de4 <HAL_GetTick>
 8008424:	4602      	mov	r2, r0
 8008426:	693b      	ldr	r3, [r7, #16]
 8008428:	1ad3      	subs	r3, r2, r3
 800842a:	f241 3288 	movw	r2, #5000	; 0x1388
 800842e:	4293      	cmp	r3, r2
 8008430:	d901      	bls.n	8008436 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8008432:	2303      	movs	r3, #3
 8008434:	e0d7      	b.n	80085e6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008436:	4b4b      	ldr	r3, [pc, #300]	; (8008564 <HAL_RCC_OscConfig+0x4ac>)
 8008438:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800843a:	f003 0302 	and.w	r3, r3, #2
 800843e:	2b00      	cmp	r3, #0
 8008440:	d0ee      	beq.n	8008420 <HAL_RCC_OscConfig+0x368>
 8008442:	e014      	b.n	800846e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008444:	f7fd fcce 	bl	8005de4 <HAL_GetTick>
 8008448:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800844a:	e00a      	b.n	8008462 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800844c:	f7fd fcca 	bl	8005de4 <HAL_GetTick>
 8008450:	4602      	mov	r2, r0
 8008452:	693b      	ldr	r3, [r7, #16]
 8008454:	1ad3      	subs	r3, r2, r3
 8008456:	f241 3288 	movw	r2, #5000	; 0x1388
 800845a:	4293      	cmp	r3, r2
 800845c:	d901      	bls.n	8008462 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800845e:	2303      	movs	r3, #3
 8008460:	e0c1      	b.n	80085e6 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008462:	4b40      	ldr	r3, [pc, #256]	; (8008564 <HAL_RCC_OscConfig+0x4ac>)
 8008464:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008466:	f003 0302 	and.w	r3, r3, #2
 800846a:	2b00      	cmp	r3, #0
 800846c:	d1ee      	bne.n	800844c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800846e:	7dfb      	ldrb	r3, [r7, #23]
 8008470:	2b01      	cmp	r3, #1
 8008472:	d105      	bne.n	8008480 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008474:	4b3b      	ldr	r3, [pc, #236]	; (8008564 <HAL_RCC_OscConfig+0x4ac>)
 8008476:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008478:	4a3a      	ldr	r2, [pc, #232]	; (8008564 <HAL_RCC_OscConfig+0x4ac>)
 800847a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800847e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	699b      	ldr	r3, [r3, #24]
 8008484:	2b00      	cmp	r3, #0
 8008486:	f000 80ad 	beq.w	80085e4 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800848a:	4b36      	ldr	r3, [pc, #216]	; (8008564 <HAL_RCC_OscConfig+0x4ac>)
 800848c:	689b      	ldr	r3, [r3, #8]
 800848e:	f003 030c 	and.w	r3, r3, #12
 8008492:	2b08      	cmp	r3, #8
 8008494:	d060      	beq.n	8008558 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	699b      	ldr	r3, [r3, #24]
 800849a:	2b02      	cmp	r3, #2
 800849c:	d145      	bne.n	800852a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800849e:	4b33      	ldr	r3, [pc, #204]	; (800856c <HAL_RCC_OscConfig+0x4b4>)
 80084a0:	2200      	movs	r2, #0
 80084a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80084a4:	f7fd fc9e 	bl	8005de4 <HAL_GetTick>
 80084a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80084aa:	e008      	b.n	80084be <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80084ac:	f7fd fc9a 	bl	8005de4 <HAL_GetTick>
 80084b0:	4602      	mov	r2, r0
 80084b2:	693b      	ldr	r3, [r7, #16]
 80084b4:	1ad3      	subs	r3, r2, r3
 80084b6:	2b02      	cmp	r3, #2
 80084b8:	d901      	bls.n	80084be <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80084ba:	2303      	movs	r3, #3
 80084bc:	e093      	b.n	80085e6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80084be:	4b29      	ldr	r3, [pc, #164]	; (8008564 <HAL_RCC_OscConfig+0x4ac>)
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d1f0      	bne.n	80084ac <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	69da      	ldr	r2, [r3, #28]
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	6a1b      	ldr	r3, [r3, #32]
 80084d2:	431a      	orrs	r2, r3
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80084d8:	019b      	lsls	r3, r3, #6
 80084da:	431a      	orrs	r2, r3
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80084e0:	085b      	lsrs	r3, r3, #1
 80084e2:	3b01      	subs	r3, #1
 80084e4:	041b      	lsls	r3, r3, #16
 80084e6:	431a      	orrs	r2, r3
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80084ec:	061b      	lsls	r3, r3, #24
 80084ee:	431a      	orrs	r2, r3
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80084f4:	071b      	lsls	r3, r3, #28
 80084f6:	491b      	ldr	r1, [pc, #108]	; (8008564 <HAL_RCC_OscConfig+0x4ac>)
 80084f8:	4313      	orrs	r3, r2
 80084fa:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80084fc:	4b1b      	ldr	r3, [pc, #108]	; (800856c <HAL_RCC_OscConfig+0x4b4>)
 80084fe:	2201      	movs	r2, #1
 8008500:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008502:	f7fd fc6f 	bl	8005de4 <HAL_GetTick>
 8008506:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008508:	e008      	b.n	800851c <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800850a:	f7fd fc6b 	bl	8005de4 <HAL_GetTick>
 800850e:	4602      	mov	r2, r0
 8008510:	693b      	ldr	r3, [r7, #16]
 8008512:	1ad3      	subs	r3, r2, r3
 8008514:	2b02      	cmp	r3, #2
 8008516:	d901      	bls.n	800851c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8008518:	2303      	movs	r3, #3
 800851a:	e064      	b.n	80085e6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800851c:	4b11      	ldr	r3, [pc, #68]	; (8008564 <HAL_RCC_OscConfig+0x4ac>)
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008524:	2b00      	cmp	r3, #0
 8008526:	d0f0      	beq.n	800850a <HAL_RCC_OscConfig+0x452>
 8008528:	e05c      	b.n	80085e4 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800852a:	4b10      	ldr	r3, [pc, #64]	; (800856c <HAL_RCC_OscConfig+0x4b4>)
 800852c:	2200      	movs	r2, #0
 800852e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008530:	f7fd fc58 	bl	8005de4 <HAL_GetTick>
 8008534:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008536:	e008      	b.n	800854a <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008538:	f7fd fc54 	bl	8005de4 <HAL_GetTick>
 800853c:	4602      	mov	r2, r0
 800853e:	693b      	ldr	r3, [r7, #16]
 8008540:	1ad3      	subs	r3, r2, r3
 8008542:	2b02      	cmp	r3, #2
 8008544:	d901      	bls.n	800854a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8008546:	2303      	movs	r3, #3
 8008548:	e04d      	b.n	80085e6 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800854a:	4b06      	ldr	r3, [pc, #24]	; (8008564 <HAL_RCC_OscConfig+0x4ac>)
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008552:	2b00      	cmp	r3, #0
 8008554:	d1f0      	bne.n	8008538 <HAL_RCC_OscConfig+0x480>
 8008556:	e045      	b.n	80085e4 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	699b      	ldr	r3, [r3, #24]
 800855c:	2b01      	cmp	r3, #1
 800855e:	d107      	bne.n	8008570 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8008560:	2301      	movs	r3, #1
 8008562:	e040      	b.n	80085e6 <HAL_RCC_OscConfig+0x52e>
 8008564:	40023800 	.word	0x40023800
 8008568:	40007000 	.word	0x40007000
 800856c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8008570:	4b1f      	ldr	r3, [pc, #124]	; (80085f0 <HAL_RCC_OscConfig+0x538>)
 8008572:	685b      	ldr	r3, [r3, #4]
 8008574:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	699b      	ldr	r3, [r3, #24]
 800857a:	2b01      	cmp	r3, #1
 800857c:	d030      	beq.n	80085e0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008588:	429a      	cmp	r2, r3
 800858a:	d129      	bne.n	80085e0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008596:	429a      	cmp	r2, r3
 8008598:	d122      	bne.n	80085e0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800859a:	68fa      	ldr	r2, [r7, #12]
 800859c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80085a0:	4013      	ands	r3, r2
 80085a2:	687a      	ldr	r2, [r7, #4]
 80085a4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80085a6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80085a8:	4293      	cmp	r3, r2
 80085aa:	d119      	bne.n	80085e0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80085b6:	085b      	lsrs	r3, r3, #1
 80085b8:	3b01      	subs	r3, #1
 80085ba:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80085bc:	429a      	cmp	r2, r3
 80085be:	d10f      	bne.n	80085e0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80085c0:	68fb      	ldr	r3, [r7, #12]
 80085c2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80085ca:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80085cc:	429a      	cmp	r2, r3
 80085ce:	d107      	bne.n	80085e0 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80085da:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80085dc:	429a      	cmp	r2, r3
 80085de:	d001      	beq.n	80085e4 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80085e0:	2301      	movs	r3, #1
 80085e2:	e000      	b.n	80085e6 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80085e4:	2300      	movs	r3, #0
}
 80085e6:	4618      	mov	r0, r3
 80085e8:	3718      	adds	r7, #24
 80085ea:	46bd      	mov	sp, r7
 80085ec:	bd80      	pop	{r7, pc}
 80085ee:	bf00      	nop
 80085f0:	40023800 	.word	0x40023800

080085f4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80085f4:	b580      	push	{r7, lr}
 80085f6:	b082      	sub	sp, #8
 80085f8:	af00      	add	r7, sp, #0
 80085fa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	2b00      	cmp	r3, #0
 8008600:	d101      	bne.n	8008606 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008602:	2301      	movs	r3, #1
 8008604:	e042      	b.n	800868c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800860c:	b2db      	uxtb	r3, r3
 800860e:	2b00      	cmp	r3, #0
 8008610:	d106      	bne.n	8008620 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	2200      	movs	r2, #0
 8008616:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800861a:	6878      	ldr	r0, [r7, #4]
 800861c:	f7fa fcc4 	bl	8002fa8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	2224      	movs	r2, #36	; 0x24
 8008624:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	68da      	ldr	r2, [r3, #12]
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008636:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008638:	6878      	ldr	r0, [r7, #4]
 800863a:	f000 f973 	bl	8008924 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	691a      	ldr	r2, [r3, #16]
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800864c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	695a      	ldr	r2, [r3, #20]
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800865c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	68da      	ldr	r2, [r3, #12]
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800866c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	2200      	movs	r2, #0
 8008672:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	2220      	movs	r2, #32
 8008678:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	2220      	movs	r2, #32
 8008680:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	2200      	movs	r2, #0
 8008688:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800868a:	2300      	movs	r3, #0
}
 800868c:	4618      	mov	r0, r3
 800868e:	3708      	adds	r7, #8
 8008690:	46bd      	mov	sp, r7
 8008692:	bd80      	pop	{r7, pc}

08008694 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008694:	b580      	push	{r7, lr}
 8008696:	b08a      	sub	sp, #40	; 0x28
 8008698:	af02      	add	r7, sp, #8
 800869a:	60f8      	str	r0, [r7, #12]
 800869c:	60b9      	str	r1, [r7, #8]
 800869e:	603b      	str	r3, [r7, #0]
 80086a0:	4613      	mov	r3, r2
 80086a2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80086a4:	2300      	movs	r3, #0
 80086a6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80086ae:	b2db      	uxtb	r3, r3
 80086b0:	2b20      	cmp	r3, #32
 80086b2:	d175      	bne.n	80087a0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80086b4:	68bb      	ldr	r3, [r7, #8]
 80086b6:	2b00      	cmp	r3, #0
 80086b8:	d002      	beq.n	80086c0 <HAL_UART_Transmit+0x2c>
 80086ba:	88fb      	ldrh	r3, [r7, #6]
 80086bc:	2b00      	cmp	r3, #0
 80086be:	d101      	bne.n	80086c4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80086c0:	2301      	movs	r3, #1
 80086c2:	e06e      	b.n	80087a2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	2200      	movs	r2, #0
 80086c8:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80086ca:	68fb      	ldr	r3, [r7, #12]
 80086cc:	2221      	movs	r2, #33	; 0x21
 80086ce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80086d2:	f7fd fb87 	bl	8005de4 <HAL_GetTick>
 80086d6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80086d8:	68fb      	ldr	r3, [r7, #12]
 80086da:	88fa      	ldrh	r2, [r7, #6]
 80086dc:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80086de:	68fb      	ldr	r3, [r7, #12]
 80086e0:	88fa      	ldrh	r2, [r7, #6]
 80086e2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	689b      	ldr	r3, [r3, #8]
 80086e8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80086ec:	d108      	bne.n	8008700 <HAL_UART_Transmit+0x6c>
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	691b      	ldr	r3, [r3, #16]
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	d104      	bne.n	8008700 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80086f6:	2300      	movs	r3, #0
 80086f8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80086fa:	68bb      	ldr	r3, [r7, #8]
 80086fc:	61bb      	str	r3, [r7, #24]
 80086fe:	e003      	b.n	8008708 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008700:	68bb      	ldr	r3, [r7, #8]
 8008702:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008704:	2300      	movs	r3, #0
 8008706:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008708:	e02e      	b.n	8008768 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800870a:	683b      	ldr	r3, [r7, #0]
 800870c:	9300      	str	r3, [sp, #0]
 800870e:	697b      	ldr	r3, [r7, #20]
 8008710:	2200      	movs	r2, #0
 8008712:	2180      	movs	r1, #128	; 0x80
 8008714:	68f8      	ldr	r0, [r7, #12]
 8008716:	f000 f848 	bl	80087aa <UART_WaitOnFlagUntilTimeout>
 800871a:	4603      	mov	r3, r0
 800871c:	2b00      	cmp	r3, #0
 800871e:	d005      	beq.n	800872c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8008720:	68fb      	ldr	r3, [r7, #12]
 8008722:	2220      	movs	r2, #32
 8008724:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 8008728:	2303      	movs	r3, #3
 800872a:	e03a      	b.n	80087a2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800872c:	69fb      	ldr	r3, [r7, #28]
 800872e:	2b00      	cmp	r3, #0
 8008730:	d10b      	bne.n	800874a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008732:	69bb      	ldr	r3, [r7, #24]
 8008734:	881b      	ldrh	r3, [r3, #0]
 8008736:	461a      	mov	r2, r3
 8008738:	68fb      	ldr	r3, [r7, #12]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008740:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8008742:	69bb      	ldr	r3, [r7, #24]
 8008744:	3302      	adds	r3, #2
 8008746:	61bb      	str	r3, [r7, #24]
 8008748:	e007      	b.n	800875a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800874a:	69fb      	ldr	r3, [r7, #28]
 800874c:	781a      	ldrb	r2, [r3, #0]
 800874e:	68fb      	ldr	r3, [r7, #12]
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8008754:	69fb      	ldr	r3, [r7, #28]
 8008756:	3301      	adds	r3, #1
 8008758:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800875a:	68fb      	ldr	r3, [r7, #12]
 800875c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800875e:	b29b      	uxth	r3, r3
 8008760:	3b01      	subs	r3, #1
 8008762:	b29a      	uxth	r2, r3
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8008768:	68fb      	ldr	r3, [r7, #12]
 800876a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800876c:	b29b      	uxth	r3, r3
 800876e:	2b00      	cmp	r3, #0
 8008770:	d1cb      	bne.n	800870a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008772:	683b      	ldr	r3, [r7, #0]
 8008774:	9300      	str	r3, [sp, #0]
 8008776:	697b      	ldr	r3, [r7, #20]
 8008778:	2200      	movs	r2, #0
 800877a:	2140      	movs	r1, #64	; 0x40
 800877c:	68f8      	ldr	r0, [r7, #12]
 800877e:	f000 f814 	bl	80087aa <UART_WaitOnFlagUntilTimeout>
 8008782:	4603      	mov	r3, r0
 8008784:	2b00      	cmp	r3, #0
 8008786:	d005      	beq.n	8008794 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008788:	68fb      	ldr	r3, [r7, #12]
 800878a:	2220      	movs	r2, #32
 800878c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 8008790:	2303      	movs	r3, #3
 8008792:	e006      	b.n	80087a2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008794:	68fb      	ldr	r3, [r7, #12]
 8008796:	2220      	movs	r2, #32
 8008798:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 800879c:	2300      	movs	r3, #0
 800879e:	e000      	b.n	80087a2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80087a0:	2302      	movs	r3, #2
  }
}
 80087a2:	4618      	mov	r0, r3
 80087a4:	3720      	adds	r7, #32
 80087a6:	46bd      	mov	sp, r7
 80087a8:	bd80      	pop	{r7, pc}

080087aa <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80087aa:	b580      	push	{r7, lr}
 80087ac:	b086      	sub	sp, #24
 80087ae:	af00      	add	r7, sp, #0
 80087b0:	60f8      	str	r0, [r7, #12]
 80087b2:	60b9      	str	r1, [r7, #8]
 80087b4:	603b      	str	r3, [r7, #0]
 80087b6:	4613      	mov	r3, r2
 80087b8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80087ba:	e03b      	b.n	8008834 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80087bc:	6a3b      	ldr	r3, [r7, #32]
 80087be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80087c2:	d037      	beq.n	8008834 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80087c4:	f7fd fb0e 	bl	8005de4 <HAL_GetTick>
 80087c8:	4602      	mov	r2, r0
 80087ca:	683b      	ldr	r3, [r7, #0]
 80087cc:	1ad3      	subs	r3, r2, r3
 80087ce:	6a3a      	ldr	r2, [r7, #32]
 80087d0:	429a      	cmp	r2, r3
 80087d2:	d302      	bcc.n	80087da <UART_WaitOnFlagUntilTimeout+0x30>
 80087d4:	6a3b      	ldr	r3, [r7, #32]
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	d101      	bne.n	80087de <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80087da:	2303      	movs	r3, #3
 80087dc:	e03a      	b.n	8008854 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80087de:	68fb      	ldr	r3, [r7, #12]
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	68db      	ldr	r3, [r3, #12]
 80087e4:	f003 0304 	and.w	r3, r3, #4
 80087e8:	2b00      	cmp	r3, #0
 80087ea:	d023      	beq.n	8008834 <UART_WaitOnFlagUntilTimeout+0x8a>
 80087ec:	68bb      	ldr	r3, [r7, #8]
 80087ee:	2b80      	cmp	r3, #128	; 0x80
 80087f0:	d020      	beq.n	8008834 <UART_WaitOnFlagUntilTimeout+0x8a>
 80087f2:	68bb      	ldr	r3, [r7, #8]
 80087f4:	2b40      	cmp	r3, #64	; 0x40
 80087f6:	d01d      	beq.n	8008834 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	f003 0308 	and.w	r3, r3, #8
 8008802:	2b08      	cmp	r3, #8
 8008804:	d116      	bne.n	8008834 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8008806:	2300      	movs	r3, #0
 8008808:	617b      	str	r3, [r7, #20]
 800880a:	68fb      	ldr	r3, [r7, #12]
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	617b      	str	r3, [r7, #20]
 8008812:	68fb      	ldr	r3, [r7, #12]
 8008814:	681b      	ldr	r3, [r3, #0]
 8008816:	685b      	ldr	r3, [r3, #4]
 8008818:	617b      	str	r3, [r7, #20]
 800881a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800881c:	68f8      	ldr	r0, [r7, #12]
 800881e:	f000 f81d 	bl	800885c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008822:	68fb      	ldr	r3, [r7, #12]
 8008824:	2208      	movs	r2, #8
 8008826:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	2200      	movs	r2, #0
 800882c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8008830:	2301      	movs	r3, #1
 8008832:	e00f      	b.n	8008854 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	681a      	ldr	r2, [r3, #0]
 800883a:	68bb      	ldr	r3, [r7, #8]
 800883c:	4013      	ands	r3, r2
 800883e:	68ba      	ldr	r2, [r7, #8]
 8008840:	429a      	cmp	r2, r3
 8008842:	bf0c      	ite	eq
 8008844:	2301      	moveq	r3, #1
 8008846:	2300      	movne	r3, #0
 8008848:	b2db      	uxtb	r3, r3
 800884a:	461a      	mov	r2, r3
 800884c:	79fb      	ldrb	r3, [r7, #7]
 800884e:	429a      	cmp	r2, r3
 8008850:	d0b4      	beq.n	80087bc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008852:	2300      	movs	r3, #0
}
 8008854:	4618      	mov	r0, r3
 8008856:	3718      	adds	r7, #24
 8008858:	46bd      	mov	sp, r7
 800885a:	bd80      	pop	{r7, pc}

0800885c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800885c:	b480      	push	{r7}
 800885e:	b095      	sub	sp, #84	; 0x54
 8008860:	af00      	add	r7, sp, #0
 8008862:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	681b      	ldr	r3, [r3, #0]
 8008868:	330c      	adds	r3, #12
 800886a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800886c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800886e:	e853 3f00 	ldrex	r3, [r3]
 8008872:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008874:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008876:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800887a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	330c      	adds	r3, #12
 8008882:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008884:	643a      	str	r2, [r7, #64]	; 0x40
 8008886:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008888:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800888a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800888c:	e841 2300 	strex	r3, r2, [r1]
 8008890:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008892:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008894:	2b00      	cmp	r3, #0
 8008896:	d1e5      	bne.n	8008864 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	681b      	ldr	r3, [r3, #0]
 800889c:	3314      	adds	r3, #20
 800889e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088a0:	6a3b      	ldr	r3, [r7, #32]
 80088a2:	e853 3f00 	ldrex	r3, [r3]
 80088a6:	61fb      	str	r3, [r7, #28]
   return(result);
 80088a8:	69fb      	ldr	r3, [r7, #28]
 80088aa:	f023 0301 	bic.w	r3, r3, #1
 80088ae:	64bb      	str	r3, [r7, #72]	; 0x48
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	681b      	ldr	r3, [r3, #0]
 80088b4:	3314      	adds	r3, #20
 80088b6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80088b8:	62fa      	str	r2, [r7, #44]	; 0x2c
 80088ba:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088bc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80088be:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80088c0:	e841 2300 	strex	r3, r2, [r1]
 80088c4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80088c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088c8:	2b00      	cmp	r3, #0
 80088ca:	d1e5      	bne.n	8008898 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80088d0:	2b01      	cmp	r3, #1
 80088d2:	d119      	bne.n	8008908 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	330c      	adds	r3, #12
 80088da:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	e853 3f00 	ldrex	r3, [r3]
 80088e2:	60bb      	str	r3, [r7, #8]
   return(result);
 80088e4:	68bb      	ldr	r3, [r7, #8]
 80088e6:	f023 0310 	bic.w	r3, r3, #16
 80088ea:	647b      	str	r3, [r7, #68]	; 0x44
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	330c      	adds	r3, #12
 80088f2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80088f4:	61ba      	str	r2, [r7, #24]
 80088f6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088f8:	6979      	ldr	r1, [r7, #20]
 80088fa:	69ba      	ldr	r2, [r7, #24]
 80088fc:	e841 2300 	strex	r3, r2, [r1]
 8008900:	613b      	str	r3, [r7, #16]
   return(result);
 8008902:	693b      	ldr	r3, [r7, #16]
 8008904:	2b00      	cmp	r3, #0
 8008906:	d1e5      	bne.n	80088d4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	2220      	movs	r2, #32
 800890c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	2200      	movs	r2, #0
 8008914:	631a      	str	r2, [r3, #48]	; 0x30
}
 8008916:	bf00      	nop
 8008918:	3754      	adds	r7, #84	; 0x54
 800891a:	46bd      	mov	sp, r7
 800891c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008920:	4770      	bx	lr
	...

08008924 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008924:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008928:	b0c0      	sub	sp, #256	; 0x100
 800892a:	af00      	add	r7, sp, #0
 800892c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008930:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	691b      	ldr	r3, [r3, #16]
 8008938:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800893c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008940:	68d9      	ldr	r1, [r3, #12]
 8008942:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008946:	681a      	ldr	r2, [r3, #0]
 8008948:	ea40 0301 	orr.w	r3, r0, r1
 800894c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800894e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008952:	689a      	ldr	r2, [r3, #8]
 8008954:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008958:	691b      	ldr	r3, [r3, #16]
 800895a:	431a      	orrs	r2, r3
 800895c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008960:	695b      	ldr	r3, [r3, #20]
 8008962:	431a      	orrs	r2, r3
 8008964:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008968:	69db      	ldr	r3, [r3, #28]
 800896a:	4313      	orrs	r3, r2
 800896c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8008970:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	68db      	ldr	r3, [r3, #12]
 8008978:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800897c:	f021 010c 	bic.w	r1, r1, #12
 8008980:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008984:	681a      	ldr	r2, [r3, #0]
 8008986:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800898a:	430b      	orrs	r3, r1
 800898c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800898e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	695b      	ldr	r3, [r3, #20]
 8008996:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800899a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800899e:	6999      	ldr	r1, [r3, #24]
 80089a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80089a4:	681a      	ldr	r2, [r3, #0]
 80089a6:	ea40 0301 	orr.w	r3, r0, r1
 80089aa:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80089ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80089b0:	681a      	ldr	r2, [r3, #0]
 80089b2:	4b8f      	ldr	r3, [pc, #572]	; (8008bf0 <UART_SetConfig+0x2cc>)
 80089b4:	429a      	cmp	r2, r3
 80089b6:	d005      	beq.n	80089c4 <UART_SetConfig+0xa0>
 80089b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80089bc:	681a      	ldr	r2, [r3, #0]
 80089be:	4b8d      	ldr	r3, [pc, #564]	; (8008bf4 <UART_SetConfig+0x2d0>)
 80089c0:	429a      	cmp	r2, r3
 80089c2:	d104      	bne.n	80089ce <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80089c4:	f7ff f934 	bl	8007c30 <HAL_RCC_GetPCLK2Freq>
 80089c8:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80089cc:	e003      	b.n	80089d6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80089ce:	f7ff f91b 	bl	8007c08 <HAL_RCC_GetPCLK1Freq>
 80089d2:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80089d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80089da:	69db      	ldr	r3, [r3, #28]
 80089dc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80089e0:	f040 810c 	bne.w	8008bfc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80089e4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80089e8:	2200      	movs	r2, #0
 80089ea:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80089ee:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80089f2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80089f6:	4622      	mov	r2, r4
 80089f8:	462b      	mov	r3, r5
 80089fa:	1891      	adds	r1, r2, r2
 80089fc:	65b9      	str	r1, [r7, #88]	; 0x58
 80089fe:	415b      	adcs	r3, r3
 8008a00:	65fb      	str	r3, [r7, #92]	; 0x5c
 8008a02:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8008a06:	4621      	mov	r1, r4
 8008a08:	eb12 0801 	adds.w	r8, r2, r1
 8008a0c:	4629      	mov	r1, r5
 8008a0e:	eb43 0901 	adc.w	r9, r3, r1
 8008a12:	f04f 0200 	mov.w	r2, #0
 8008a16:	f04f 0300 	mov.w	r3, #0
 8008a1a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008a1e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008a22:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008a26:	4690      	mov	r8, r2
 8008a28:	4699      	mov	r9, r3
 8008a2a:	4623      	mov	r3, r4
 8008a2c:	eb18 0303 	adds.w	r3, r8, r3
 8008a30:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8008a34:	462b      	mov	r3, r5
 8008a36:	eb49 0303 	adc.w	r3, r9, r3
 8008a3a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8008a3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008a42:	685b      	ldr	r3, [r3, #4]
 8008a44:	2200      	movs	r2, #0
 8008a46:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8008a4a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8008a4e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8008a52:	460b      	mov	r3, r1
 8008a54:	18db      	adds	r3, r3, r3
 8008a56:	653b      	str	r3, [r7, #80]	; 0x50
 8008a58:	4613      	mov	r3, r2
 8008a5a:	eb42 0303 	adc.w	r3, r2, r3
 8008a5e:	657b      	str	r3, [r7, #84]	; 0x54
 8008a60:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8008a64:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8008a68:	f7f8 f8be 	bl	8000be8 <__aeabi_uldivmod>
 8008a6c:	4602      	mov	r2, r0
 8008a6e:	460b      	mov	r3, r1
 8008a70:	4b61      	ldr	r3, [pc, #388]	; (8008bf8 <UART_SetConfig+0x2d4>)
 8008a72:	fba3 2302 	umull	r2, r3, r3, r2
 8008a76:	095b      	lsrs	r3, r3, #5
 8008a78:	011c      	lsls	r4, r3, #4
 8008a7a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008a7e:	2200      	movs	r2, #0
 8008a80:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008a84:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8008a88:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8008a8c:	4642      	mov	r2, r8
 8008a8e:	464b      	mov	r3, r9
 8008a90:	1891      	adds	r1, r2, r2
 8008a92:	64b9      	str	r1, [r7, #72]	; 0x48
 8008a94:	415b      	adcs	r3, r3
 8008a96:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008a98:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8008a9c:	4641      	mov	r1, r8
 8008a9e:	eb12 0a01 	adds.w	sl, r2, r1
 8008aa2:	4649      	mov	r1, r9
 8008aa4:	eb43 0b01 	adc.w	fp, r3, r1
 8008aa8:	f04f 0200 	mov.w	r2, #0
 8008aac:	f04f 0300 	mov.w	r3, #0
 8008ab0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008ab4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008ab8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008abc:	4692      	mov	sl, r2
 8008abe:	469b      	mov	fp, r3
 8008ac0:	4643      	mov	r3, r8
 8008ac2:	eb1a 0303 	adds.w	r3, sl, r3
 8008ac6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008aca:	464b      	mov	r3, r9
 8008acc:	eb4b 0303 	adc.w	r3, fp, r3
 8008ad0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8008ad4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008ad8:	685b      	ldr	r3, [r3, #4]
 8008ada:	2200      	movs	r2, #0
 8008adc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008ae0:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8008ae4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8008ae8:	460b      	mov	r3, r1
 8008aea:	18db      	adds	r3, r3, r3
 8008aec:	643b      	str	r3, [r7, #64]	; 0x40
 8008aee:	4613      	mov	r3, r2
 8008af0:	eb42 0303 	adc.w	r3, r2, r3
 8008af4:	647b      	str	r3, [r7, #68]	; 0x44
 8008af6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8008afa:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8008afe:	f7f8 f873 	bl	8000be8 <__aeabi_uldivmod>
 8008b02:	4602      	mov	r2, r0
 8008b04:	460b      	mov	r3, r1
 8008b06:	4611      	mov	r1, r2
 8008b08:	4b3b      	ldr	r3, [pc, #236]	; (8008bf8 <UART_SetConfig+0x2d4>)
 8008b0a:	fba3 2301 	umull	r2, r3, r3, r1
 8008b0e:	095b      	lsrs	r3, r3, #5
 8008b10:	2264      	movs	r2, #100	; 0x64
 8008b12:	fb02 f303 	mul.w	r3, r2, r3
 8008b16:	1acb      	subs	r3, r1, r3
 8008b18:	00db      	lsls	r3, r3, #3
 8008b1a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8008b1e:	4b36      	ldr	r3, [pc, #216]	; (8008bf8 <UART_SetConfig+0x2d4>)
 8008b20:	fba3 2302 	umull	r2, r3, r3, r2
 8008b24:	095b      	lsrs	r3, r3, #5
 8008b26:	005b      	lsls	r3, r3, #1
 8008b28:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008b2c:	441c      	add	r4, r3
 8008b2e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008b32:	2200      	movs	r2, #0
 8008b34:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008b38:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8008b3c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8008b40:	4642      	mov	r2, r8
 8008b42:	464b      	mov	r3, r9
 8008b44:	1891      	adds	r1, r2, r2
 8008b46:	63b9      	str	r1, [r7, #56]	; 0x38
 8008b48:	415b      	adcs	r3, r3
 8008b4a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008b4c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8008b50:	4641      	mov	r1, r8
 8008b52:	1851      	adds	r1, r2, r1
 8008b54:	6339      	str	r1, [r7, #48]	; 0x30
 8008b56:	4649      	mov	r1, r9
 8008b58:	414b      	adcs	r3, r1
 8008b5a:	637b      	str	r3, [r7, #52]	; 0x34
 8008b5c:	f04f 0200 	mov.w	r2, #0
 8008b60:	f04f 0300 	mov.w	r3, #0
 8008b64:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8008b68:	4659      	mov	r1, fp
 8008b6a:	00cb      	lsls	r3, r1, #3
 8008b6c:	4651      	mov	r1, sl
 8008b6e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008b72:	4651      	mov	r1, sl
 8008b74:	00ca      	lsls	r2, r1, #3
 8008b76:	4610      	mov	r0, r2
 8008b78:	4619      	mov	r1, r3
 8008b7a:	4603      	mov	r3, r0
 8008b7c:	4642      	mov	r2, r8
 8008b7e:	189b      	adds	r3, r3, r2
 8008b80:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008b84:	464b      	mov	r3, r9
 8008b86:	460a      	mov	r2, r1
 8008b88:	eb42 0303 	adc.w	r3, r2, r3
 8008b8c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008b90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008b94:	685b      	ldr	r3, [r3, #4]
 8008b96:	2200      	movs	r2, #0
 8008b98:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8008b9c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8008ba0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8008ba4:	460b      	mov	r3, r1
 8008ba6:	18db      	adds	r3, r3, r3
 8008ba8:	62bb      	str	r3, [r7, #40]	; 0x28
 8008baa:	4613      	mov	r3, r2
 8008bac:	eb42 0303 	adc.w	r3, r2, r3
 8008bb0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008bb2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8008bb6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8008bba:	f7f8 f815 	bl	8000be8 <__aeabi_uldivmod>
 8008bbe:	4602      	mov	r2, r0
 8008bc0:	460b      	mov	r3, r1
 8008bc2:	4b0d      	ldr	r3, [pc, #52]	; (8008bf8 <UART_SetConfig+0x2d4>)
 8008bc4:	fba3 1302 	umull	r1, r3, r3, r2
 8008bc8:	095b      	lsrs	r3, r3, #5
 8008bca:	2164      	movs	r1, #100	; 0x64
 8008bcc:	fb01 f303 	mul.w	r3, r1, r3
 8008bd0:	1ad3      	subs	r3, r2, r3
 8008bd2:	00db      	lsls	r3, r3, #3
 8008bd4:	3332      	adds	r3, #50	; 0x32
 8008bd6:	4a08      	ldr	r2, [pc, #32]	; (8008bf8 <UART_SetConfig+0x2d4>)
 8008bd8:	fba2 2303 	umull	r2, r3, r2, r3
 8008bdc:	095b      	lsrs	r3, r3, #5
 8008bde:	f003 0207 	and.w	r2, r3, #7
 8008be2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	4422      	add	r2, r4
 8008bea:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008bec:	e106      	b.n	8008dfc <UART_SetConfig+0x4d8>
 8008bee:	bf00      	nop
 8008bf0:	40011000 	.word	0x40011000
 8008bf4:	40011400 	.word	0x40011400
 8008bf8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008bfc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008c00:	2200      	movs	r2, #0
 8008c02:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8008c06:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8008c0a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8008c0e:	4642      	mov	r2, r8
 8008c10:	464b      	mov	r3, r9
 8008c12:	1891      	adds	r1, r2, r2
 8008c14:	6239      	str	r1, [r7, #32]
 8008c16:	415b      	adcs	r3, r3
 8008c18:	627b      	str	r3, [r7, #36]	; 0x24
 8008c1a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008c1e:	4641      	mov	r1, r8
 8008c20:	1854      	adds	r4, r2, r1
 8008c22:	4649      	mov	r1, r9
 8008c24:	eb43 0501 	adc.w	r5, r3, r1
 8008c28:	f04f 0200 	mov.w	r2, #0
 8008c2c:	f04f 0300 	mov.w	r3, #0
 8008c30:	00eb      	lsls	r3, r5, #3
 8008c32:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008c36:	00e2      	lsls	r2, r4, #3
 8008c38:	4614      	mov	r4, r2
 8008c3a:	461d      	mov	r5, r3
 8008c3c:	4643      	mov	r3, r8
 8008c3e:	18e3      	adds	r3, r4, r3
 8008c40:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8008c44:	464b      	mov	r3, r9
 8008c46:	eb45 0303 	adc.w	r3, r5, r3
 8008c4a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8008c4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008c52:	685b      	ldr	r3, [r3, #4]
 8008c54:	2200      	movs	r2, #0
 8008c56:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8008c5a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8008c5e:	f04f 0200 	mov.w	r2, #0
 8008c62:	f04f 0300 	mov.w	r3, #0
 8008c66:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8008c6a:	4629      	mov	r1, r5
 8008c6c:	008b      	lsls	r3, r1, #2
 8008c6e:	4621      	mov	r1, r4
 8008c70:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008c74:	4621      	mov	r1, r4
 8008c76:	008a      	lsls	r2, r1, #2
 8008c78:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8008c7c:	f7f7 ffb4 	bl	8000be8 <__aeabi_uldivmod>
 8008c80:	4602      	mov	r2, r0
 8008c82:	460b      	mov	r3, r1
 8008c84:	4b60      	ldr	r3, [pc, #384]	; (8008e08 <UART_SetConfig+0x4e4>)
 8008c86:	fba3 2302 	umull	r2, r3, r3, r2
 8008c8a:	095b      	lsrs	r3, r3, #5
 8008c8c:	011c      	lsls	r4, r3, #4
 8008c8e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008c92:	2200      	movs	r2, #0
 8008c94:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8008c98:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8008c9c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8008ca0:	4642      	mov	r2, r8
 8008ca2:	464b      	mov	r3, r9
 8008ca4:	1891      	adds	r1, r2, r2
 8008ca6:	61b9      	str	r1, [r7, #24]
 8008ca8:	415b      	adcs	r3, r3
 8008caa:	61fb      	str	r3, [r7, #28]
 8008cac:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008cb0:	4641      	mov	r1, r8
 8008cb2:	1851      	adds	r1, r2, r1
 8008cb4:	6139      	str	r1, [r7, #16]
 8008cb6:	4649      	mov	r1, r9
 8008cb8:	414b      	adcs	r3, r1
 8008cba:	617b      	str	r3, [r7, #20]
 8008cbc:	f04f 0200 	mov.w	r2, #0
 8008cc0:	f04f 0300 	mov.w	r3, #0
 8008cc4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008cc8:	4659      	mov	r1, fp
 8008cca:	00cb      	lsls	r3, r1, #3
 8008ccc:	4651      	mov	r1, sl
 8008cce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008cd2:	4651      	mov	r1, sl
 8008cd4:	00ca      	lsls	r2, r1, #3
 8008cd6:	4610      	mov	r0, r2
 8008cd8:	4619      	mov	r1, r3
 8008cda:	4603      	mov	r3, r0
 8008cdc:	4642      	mov	r2, r8
 8008cde:	189b      	adds	r3, r3, r2
 8008ce0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8008ce4:	464b      	mov	r3, r9
 8008ce6:	460a      	mov	r2, r1
 8008ce8:	eb42 0303 	adc.w	r3, r2, r3
 8008cec:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8008cf0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008cf4:	685b      	ldr	r3, [r3, #4]
 8008cf6:	2200      	movs	r2, #0
 8008cf8:	67bb      	str	r3, [r7, #120]	; 0x78
 8008cfa:	67fa      	str	r2, [r7, #124]	; 0x7c
 8008cfc:	f04f 0200 	mov.w	r2, #0
 8008d00:	f04f 0300 	mov.w	r3, #0
 8008d04:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8008d08:	4649      	mov	r1, r9
 8008d0a:	008b      	lsls	r3, r1, #2
 8008d0c:	4641      	mov	r1, r8
 8008d0e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008d12:	4641      	mov	r1, r8
 8008d14:	008a      	lsls	r2, r1, #2
 8008d16:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8008d1a:	f7f7 ff65 	bl	8000be8 <__aeabi_uldivmod>
 8008d1e:	4602      	mov	r2, r0
 8008d20:	460b      	mov	r3, r1
 8008d22:	4611      	mov	r1, r2
 8008d24:	4b38      	ldr	r3, [pc, #224]	; (8008e08 <UART_SetConfig+0x4e4>)
 8008d26:	fba3 2301 	umull	r2, r3, r3, r1
 8008d2a:	095b      	lsrs	r3, r3, #5
 8008d2c:	2264      	movs	r2, #100	; 0x64
 8008d2e:	fb02 f303 	mul.w	r3, r2, r3
 8008d32:	1acb      	subs	r3, r1, r3
 8008d34:	011b      	lsls	r3, r3, #4
 8008d36:	3332      	adds	r3, #50	; 0x32
 8008d38:	4a33      	ldr	r2, [pc, #204]	; (8008e08 <UART_SetConfig+0x4e4>)
 8008d3a:	fba2 2303 	umull	r2, r3, r2, r3
 8008d3e:	095b      	lsrs	r3, r3, #5
 8008d40:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008d44:	441c      	add	r4, r3
 8008d46:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008d4a:	2200      	movs	r2, #0
 8008d4c:	673b      	str	r3, [r7, #112]	; 0x70
 8008d4e:	677a      	str	r2, [r7, #116]	; 0x74
 8008d50:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8008d54:	4642      	mov	r2, r8
 8008d56:	464b      	mov	r3, r9
 8008d58:	1891      	adds	r1, r2, r2
 8008d5a:	60b9      	str	r1, [r7, #8]
 8008d5c:	415b      	adcs	r3, r3
 8008d5e:	60fb      	str	r3, [r7, #12]
 8008d60:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008d64:	4641      	mov	r1, r8
 8008d66:	1851      	adds	r1, r2, r1
 8008d68:	6039      	str	r1, [r7, #0]
 8008d6a:	4649      	mov	r1, r9
 8008d6c:	414b      	adcs	r3, r1
 8008d6e:	607b      	str	r3, [r7, #4]
 8008d70:	f04f 0200 	mov.w	r2, #0
 8008d74:	f04f 0300 	mov.w	r3, #0
 8008d78:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8008d7c:	4659      	mov	r1, fp
 8008d7e:	00cb      	lsls	r3, r1, #3
 8008d80:	4651      	mov	r1, sl
 8008d82:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008d86:	4651      	mov	r1, sl
 8008d88:	00ca      	lsls	r2, r1, #3
 8008d8a:	4610      	mov	r0, r2
 8008d8c:	4619      	mov	r1, r3
 8008d8e:	4603      	mov	r3, r0
 8008d90:	4642      	mov	r2, r8
 8008d92:	189b      	adds	r3, r3, r2
 8008d94:	66bb      	str	r3, [r7, #104]	; 0x68
 8008d96:	464b      	mov	r3, r9
 8008d98:	460a      	mov	r2, r1
 8008d9a:	eb42 0303 	adc.w	r3, r2, r3
 8008d9e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8008da0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008da4:	685b      	ldr	r3, [r3, #4]
 8008da6:	2200      	movs	r2, #0
 8008da8:	663b      	str	r3, [r7, #96]	; 0x60
 8008daa:	667a      	str	r2, [r7, #100]	; 0x64
 8008dac:	f04f 0200 	mov.w	r2, #0
 8008db0:	f04f 0300 	mov.w	r3, #0
 8008db4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8008db8:	4649      	mov	r1, r9
 8008dba:	008b      	lsls	r3, r1, #2
 8008dbc:	4641      	mov	r1, r8
 8008dbe:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008dc2:	4641      	mov	r1, r8
 8008dc4:	008a      	lsls	r2, r1, #2
 8008dc6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8008dca:	f7f7 ff0d 	bl	8000be8 <__aeabi_uldivmod>
 8008dce:	4602      	mov	r2, r0
 8008dd0:	460b      	mov	r3, r1
 8008dd2:	4b0d      	ldr	r3, [pc, #52]	; (8008e08 <UART_SetConfig+0x4e4>)
 8008dd4:	fba3 1302 	umull	r1, r3, r3, r2
 8008dd8:	095b      	lsrs	r3, r3, #5
 8008dda:	2164      	movs	r1, #100	; 0x64
 8008ddc:	fb01 f303 	mul.w	r3, r1, r3
 8008de0:	1ad3      	subs	r3, r2, r3
 8008de2:	011b      	lsls	r3, r3, #4
 8008de4:	3332      	adds	r3, #50	; 0x32
 8008de6:	4a08      	ldr	r2, [pc, #32]	; (8008e08 <UART_SetConfig+0x4e4>)
 8008de8:	fba2 2303 	umull	r2, r3, r2, r3
 8008dec:	095b      	lsrs	r3, r3, #5
 8008dee:	f003 020f 	and.w	r2, r3, #15
 8008df2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8008df6:	681b      	ldr	r3, [r3, #0]
 8008df8:	4422      	add	r2, r4
 8008dfa:	609a      	str	r2, [r3, #8]
}
 8008dfc:	bf00      	nop
 8008dfe:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8008e02:	46bd      	mov	sp, r7
 8008e04:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008e08:	51eb851f 	.word	0x51eb851f

08008e0c <__assert_func>:
 8008e0c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008e0e:	4614      	mov	r4, r2
 8008e10:	461a      	mov	r2, r3
 8008e12:	4b09      	ldr	r3, [pc, #36]	; (8008e38 <__assert_func+0x2c>)
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	4605      	mov	r5, r0
 8008e18:	68d8      	ldr	r0, [r3, #12]
 8008e1a:	b14c      	cbz	r4, 8008e30 <__assert_func+0x24>
 8008e1c:	4b07      	ldr	r3, [pc, #28]	; (8008e3c <__assert_func+0x30>)
 8008e1e:	9100      	str	r1, [sp, #0]
 8008e20:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008e24:	4906      	ldr	r1, [pc, #24]	; (8008e40 <__assert_func+0x34>)
 8008e26:	462b      	mov	r3, r5
 8008e28:	f000 fdd4 	bl	80099d4 <fiprintf>
 8008e2c:	f000 ff51 	bl	8009cd2 <abort>
 8008e30:	4b04      	ldr	r3, [pc, #16]	; (8008e44 <__assert_func+0x38>)
 8008e32:	461c      	mov	r4, r3
 8008e34:	e7f3      	b.n	8008e1e <__assert_func+0x12>
 8008e36:	bf00      	nop
 8008e38:	20000074 	.word	0x20000074
 8008e3c:	0800d98c 	.word	0x0800d98c
 8008e40:	0800d999 	.word	0x0800d999
 8008e44:	0800d9c7 	.word	0x0800d9c7

08008e48 <malloc>:
 8008e48:	4b02      	ldr	r3, [pc, #8]	; (8008e54 <malloc+0xc>)
 8008e4a:	4601      	mov	r1, r0
 8008e4c:	6818      	ldr	r0, [r3, #0]
 8008e4e:	f000 b82b 	b.w	8008ea8 <_malloc_r>
 8008e52:	bf00      	nop
 8008e54:	20000074 	.word	0x20000074

08008e58 <free>:
 8008e58:	4b02      	ldr	r3, [pc, #8]	; (8008e64 <free+0xc>)
 8008e5a:	4601      	mov	r1, r0
 8008e5c:	6818      	ldr	r0, [r3, #0]
 8008e5e:	f001 bdb9 	b.w	800a9d4 <_free_r>
 8008e62:	bf00      	nop
 8008e64:	20000074 	.word	0x20000074

08008e68 <sbrk_aligned>:
 8008e68:	b570      	push	{r4, r5, r6, lr}
 8008e6a:	4e0e      	ldr	r6, [pc, #56]	; (8008ea4 <sbrk_aligned+0x3c>)
 8008e6c:	460c      	mov	r4, r1
 8008e6e:	6831      	ldr	r1, [r6, #0]
 8008e70:	4605      	mov	r5, r0
 8008e72:	b911      	cbnz	r1, 8008e7a <sbrk_aligned+0x12>
 8008e74:	f000 fed0 	bl	8009c18 <_sbrk_r>
 8008e78:	6030      	str	r0, [r6, #0]
 8008e7a:	4621      	mov	r1, r4
 8008e7c:	4628      	mov	r0, r5
 8008e7e:	f000 fecb 	bl	8009c18 <_sbrk_r>
 8008e82:	1c43      	adds	r3, r0, #1
 8008e84:	d00a      	beq.n	8008e9c <sbrk_aligned+0x34>
 8008e86:	1cc4      	adds	r4, r0, #3
 8008e88:	f024 0403 	bic.w	r4, r4, #3
 8008e8c:	42a0      	cmp	r0, r4
 8008e8e:	d007      	beq.n	8008ea0 <sbrk_aligned+0x38>
 8008e90:	1a21      	subs	r1, r4, r0
 8008e92:	4628      	mov	r0, r5
 8008e94:	f000 fec0 	bl	8009c18 <_sbrk_r>
 8008e98:	3001      	adds	r0, #1
 8008e9a:	d101      	bne.n	8008ea0 <sbrk_aligned+0x38>
 8008e9c:	f04f 34ff 	mov.w	r4, #4294967295
 8008ea0:	4620      	mov	r0, r4
 8008ea2:	bd70      	pop	{r4, r5, r6, pc}
 8008ea4:	2000062c 	.word	0x2000062c

08008ea8 <_malloc_r>:
 8008ea8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008eac:	1ccd      	adds	r5, r1, #3
 8008eae:	f025 0503 	bic.w	r5, r5, #3
 8008eb2:	3508      	adds	r5, #8
 8008eb4:	2d0c      	cmp	r5, #12
 8008eb6:	bf38      	it	cc
 8008eb8:	250c      	movcc	r5, #12
 8008eba:	2d00      	cmp	r5, #0
 8008ebc:	4607      	mov	r7, r0
 8008ebe:	db01      	blt.n	8008ec4 <_malloc_r+0x1c>
 8008ec0:	42a9      	cmp	r1, r5
 8008ec2:	d905      	bls.n	8008ed0 <_malloc_r+0x28>
 8008ec4:	230c      	movs	r3, #12
 8008ec6:	603b      	str	r3, [r7, #0]
 8008ec8:	2600      	movs	r6, #0
 8008eca:	4630      	mov	r0, r6
 8008ecc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008ed0:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8008fa4 <_malloc_r+0xfc>
 8008ed4:	f000 f868 	bl	8008fa8 <__malloc_lock>
 8008ed8:	f8d8 3000 	ldr.w	r3, [r8]
 8008edc:	461c      	mov	r4, r3
 8008ede:	bb5c      	cbnz	r4, 8008f38 <_malloc_r+0x90>
 8008ee0:	4629      	mov	r1, r5
 8008ee2:	4638      	mov	r0, r7
 8008ee4:	f7ff ffc0 	bl	8008e68 <sbrk_aligned>
 8008ee8:	1c43      	adds	r3, r0, #1
 8008eea:	4604      	mov	r4, r0
 8008eec:	d155      	bne.n	8008f9a <_malloc_r+0xf2>
 8008eee:	f8d8 4000 	ldr.w	r4, [r8]
 8008ef2:	4626      	mov	r6, r4
 8008ef4:	2e00      	cmp	r6, #0
 8008ef6:	d145      	bne.n	8008f84 <_malloc_r+0xdc>
 8008ef8:	2c00      	cmp	r4, #0
 8008efa:	d048      	beq.n	8008f8e <_malloc_r+0xe6>
 8008efc:	6823      	ldr	r3, [r4, #0]
 8008efe:	4631      	mov	r1, r6
 8008f00:	4638      	mov	r0, r7
 8008f02:	eb04 0903 	add.w	r9, r4, r3
 8008f06:	f000 fe87 	bl	8009c18 <_sbrk_r>
 8008f0a:	4581      	cmp	r9, r0
 8008f0c:	d13f      	bne.n	8008f8e <_malloc_r+0xe6>
 8008f0e:	6821      	ldr	r1, [r4, #0]
 8008f10:	1a6d      	subs	r5, r5, r1
 8008f12:	4629      	mov	r1, r5
 8008f14:	4638      	mov	r0, r7
 8008f16:	f7ff ffa7 	bl	8008e68 <sbrk_aligned>
 8008f1a:	3001      	adds	r0, #1
 8008f1c:	d037      	beq.n	8008f8e <_malloc_r+0xe6>
 8008f1e:	6823      	ldr	r3, [r4, #0]
 8008f20:	442b      	add	r3, r5
 8008f22:	6023      	str	r3, [r4, #0]
 8008f24:	f8d8 3000 	ldr.w	r3, [r8]
 8008f28:	2b00      	cmp	r3, #0
 8008f2a:	d038      	beq.n	8008f9e <_malloc_r+0xf6>
 8008f2c:	685a      	ldr	r2, [r3, #4]
 8008f2e:	42a2      	cmp	r2, r4
 8008f30:	d12b      	bne.n	8008f8a <_malloc_r+0xe2>
 8008f32:	2200      	movs	r2, #0
 8008f34:	605a      	str	r2, [r3, #4]
 8008f36:	e00f      	b.n	8008f58 <_malloc_r+0xb0>
 8008f38:	6822      	ldr	r2, [r4, #0]
 8008f3a:	1b52      	subs	r2, r2, r5
 8008f3c:	d41f      	bmi.n	8008f7e <_malloc_r+0xd6>
 8008f3e:	2a0b      	cmp	r2, #11
 8008f40:	d917      	bls.n	8008f72 <_malloc_r+0xca>
 8008f42:	1961      	adds	r1, r4, r5
 8008f44:	42a3      	cmp	r3, r4
 8008f46:	6025      	str	r5, [r4, #0]
 8008f48:	bf18      	it	ne
 8008f4a:	6059      	strne	r1, [r3, #4]
 8008f4c:	6863      	ldr	r3, [r4, #4]
 8008f4e:	bf08      	it	eq
 8008f50:	f8c8 1000 	streq.w	r1, [r8]
 8008f54:	5162      	str	r2, [r4, r5]
 8008f56:	604b      	str	r3, [r1, #4]
 8008f58:	4638      	mov	r0, r7
 8008f5a:	f104 060b 	add.w	r6, r4, #11
 8008f5e:	f000 f829 	bl	8008fb4 <__malloc_unlock>
 8008f62:	f026 0607 	bic.w	r6, r6, #7
 8008f66:	1d23      	adds	r3, r4, #4
 8008f68:	1af2      	subs	r2, r6, r3
 8008f6a:	d0ae      	beq.n	8008eca <_malloc_r+0x22>
 8008f6c:	1b9b      	subs	r3, r3, r6
 8008f6e:	50a3      	str	r3, [r4, r2]
 8008f70:	e7ab      	b.n	8008eca <_malloc_r+0x22>
 8008f72:	42a3      	cmp	r3, r4
 8008f74:	6862      	ldr	r2, [r4, #4]
 8008f76:	d1dd      	bne.n	8008f34 <_malloc_r+0x8c>
 8008f78:	f8c8 2000 	str.w	r2, [r8]
 8008f7c:	e7ec      	b.n	8008f58 <_malloc_r+0xb0>
 8008f7e:	4623      	mov	r3, r4
 8008f80:	6864      	ldr	r4, [r4, #4]
 8008f82:	e7ac      	b.n	8008ede <_malloc_r+0x36>
 8008f84:	4634      	mov	r4, r6
 8008f86:	6876      	ldr	r6, [r6, #4]
 8008f88:	e7b4      	b.n	8008ef4 <_malloc_r+0x4c>
 8008f8a:	4613      	mov	r3, r2
 8008f8c:	e7cc      	b.n	8008f28 <_malloc_r+0x80>
 8008f8e:	230c      	movs	r3, #12
 8008f90:	603b      	str	r3, [r7, #0]
 8008f92:	4638      	mov	r0, r7
 8008f94:	f000 f80e 	bl	8008fb4 <__malloc_unlock>
 8008f98:	e797      	b.n	8008eca <_malloc_r+0x22>
 8008f9a:	6025      	str	r5, [r4, #0]
 8008f9c:	e7dc      	b.n	8008f58 <_malloc_r+0xb0>
 8008f9e:	605b      	str	r3, [r3, #4]
 8008fa0:	deff      	udf	#255	; 0xff
 8008fa2:	bf00      	nop
 8008fa4:	20000628 	.word	0x20000628

08008fa8 <__malloc_lock>:
 8008fa8:	4801      	ldr	r0, [pc, #4]	; (8008fb0 <__malloc_lock+0x8>)
 8008faa:	f000 be82 	b.w	8009cb2 <__retarget_lock_acquire_recursive>
 8008fae:	bf00      	nop
 8008fb0:	20000770 	.word	0x20000770

08008fb4 <__malloc_unlock>:
 8008fb4:	4801      	ldr	r0, [pc, #4]	; (8008fbc <__malloc_unlock+0x8>)
 8008fb6:	f000 be7d 	b.w	8009cb4 <__retarget_lock_release_recursive>
 8008fba:	bf00      	nop
 8008fbc:	20000770 	.word	0x20000770

08008fc0 <__cvt>:
 8008fc0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008fc4:	ec55 4b10 	vmov	r4, r5, d0
 8008fc8:	2d00      	cmp	r5, #0
 8008fca:	460e      	mov	r6, r1
 8008fcc:	4619      	mov	r1, r3
 8008fce:	462b      	mov	r3, r5
 8008fd0:	bfbb      	ittet	lt
 8008fd2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8008fd6:	461d      	movlt	r5, r3
 8008fd8:	2300      	movge	r3, #0
 8008fda:	232d      	movlt	r3, #45	; 0x2d
 8008fdc:	700b      	strb	r3, [r1, #0]
 8008fde:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008fe0:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8008fe4:	4691      	mov	r9, r2
 8008fe6:	f023 0820 	bic.w	r8, r3, #32
 8008fea:	bfbc      	itt	lt
 8008fec:	4622      	movlt	r2, r4
 8008fee:	4614      	movlt	r4, r2
 8008ff0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008ff4:	d005      	beq.n	8009002 <__cvt+0x42>
 8008ff6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8008ffa:	d100      	bne.n	8008ffe <__cvt+0x3e>
 8008ffc:	3601      	adds	r6, #1
 8008ffe:	2102      	movs	r1, #2
 8009000:	e000      	b.n	8009004 <__cvt+0x44>
 8009002:	2103      	movs	r1, #3
 8009004:	ab03      	add	r3, sp, #12
 8009006:	9301      	str	r3, [sp, #4]
 8009008:	ab02      	add	r3, sp, #8
 800900a:	9300      	str	r3, [sp, #0]
 800900c:	ec45 4b10 	vmov	d0, r4, r5
 8009010:	4653      	mov	r3, sl
 8009012:	4632      	mov	r2, r6
 8009014:	f000 feec 	bl	8009df0 <_dtoa_r>
 8009018:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800901c:	4607      	mov	r7, r0
 800901e:	d102      	bne.n	8009026 <__cvt+0x66>
 8009020:	f019 0f01 	tst.w	r9, #1
 8009024:	d022      	beq.n	800906c <__cvt+0xac>
 8009026:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800902a:	eb07 0906 	add.w	r9, r7, r6
 800902e:	d110      	bne.n	8009052 <__cvt+0x92>
 8009030:	783b      	ldrb	r3, [r7, #0]
 8009032:	2b30      	cmp	r3, #48	; 0x30
 8009034:	d10a      	bne.n	800904c <__cvt+0x8c>
 8009036:	2200      	movs	r2, #0
 8009038:	2300      	movs	r3, #0
 800903a:	4620      	mov	r0, r4
 800903c:	4629      	mov	r1, r5
 800903e:	f7f7 fd63 	bl	8000b08 <__aeabi_dcmpeq>
 8009042:	b918      	cbnz	r0, 800904c <__cvt+0x8c>
 8009044:	f1c6 0601 	rsb	r6, r6, #1
 8009048:	f8ca 6000 	str.w	r6, [sl]
 800904c:	f8da 3000 	ldr.w	r3, [sl]
 8009050:	4499      	add	r9, r3
 8009052:	2200      	movs	r2, #0
 8009054:	2300      	movs	r3, #0
 8009056:	4620      	mov	r0, r4
 8009058:	4629      	mov	r1, r5
 800905a:	f7f7 fd55 	bl	8000b08 <__aeabi_dcmpeq>
 800905e:	b108      	cbz	r0, 8009064 <__cvt+0xa4>
 8009060:	f8cd 900c 	str.w	r9, [sp, #12]
 8009064:	2230      	movs	r2, #48	; 0x30
 8009066:	9b03      	ldr	r3, [sp, #12]
 8009068:	454b      	cmp	r3, r9
 800906a:	d307      	bcc.n	800907c <__cvt+0xbc>
 800906c:	9b03      	ldr	r3, [sp, #12]
 800906e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009070:	1bdb      	subs	r3, r3, r7
 8009072:	4638      	mov	r0, r7
 8009074:	6013      	str	r3, [r2, #0]
 8009076:	b004      	add	sp, #16
 8009078:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800907c:	1c59      	adds	r1, r3, #1
 800907e:	9103      	str	r1, [sp, #12]
 8009080:	701a      	strb	r2, [r3, #0]
 8009082:	e7f0      	b.n	8009066 <__cvt+0xa6>

08009084 <__exponent>:
 8009084:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009086:	4603      	mov	r3, r0
 8009088:	2900      	cmp	r1, #0
 800908a:	bfb8      	it	lt
 800908c:	4249      	neglt	r1, r1
 800908e:	f803 2b02 	strb.w	r2, [r3], #2
 8009092:	bfb4      	ite	lt
 8009094:	222d      	movlt	r2, #45	; 0x2d
 8009096:	222b      	movge	r2, #43	; 0x2b
 8009098:	2909      	cmp	r1, #9
 800909a:	7042      	strb	r2, [r0, #1]
 800909c:	dd2a      	ble.n	80090f4 <__exponent+0x70>
 800909e:	f10d 0207 	add.w	r2, sp, #7
 80090a2:	4617      	mov	r7, r2
 80090a4:	260a      	movs	r6, #10
 80090a6:	4694      	mov	ip, r2
 80090a8:	fb91 f5f6 	sdiv	r5, r1, r6
 80090ac:	fb06 1415 	mls	r4, r6, r5, r1
 80090b0:	3430      	adds	r4, #48	; 0x30
 80090b2:	f80c 4c01 	strb.w	r4, [ip, #-1]
 80090b6:	460c      	mov	r4, r1
 80090b8:	2c63      	cmp	r4, #99	; 0x63
 80090ba:	f102 32ff 	add.w	r2, r2, #4294967295
 80090be:	4629      	mov	r1, r5
 80090c0:	dcf1      	bgt.n	80090a6 <__exponent+0x22>
 80090c2:	3130      	adds	r1, #48	; 0x30
 80090c4:	f1ac 0402 	sub.w	r4, ip, #2
 80090c8:	f802 1c01 	strb.w	r1, [r2, #-1]
 80090cc:	1c41      	adds	r1, r0, #1
 80090ce:	4622      	mov	r2, r4
 80090d0:	42ba      	cmp	r2, r7
 80090d2:	d30a      	bcc.n	80090ea <__exponent+0x66>
 80090d4:	f10d 0209 	add.w	r2, sp, #9
 80090d8:	eba2 020c 	sub.w	r2, r2, ip
 80090dc:	42bc      	cmp	r4, r7
 80090de:	bf88      	it	hi
 80090e0:	2200      	movhi	r2, #0
 80090e2:	4413      	add	r3, r2
 80090e4:	1a18      	subs	r0, r3, r0
 80090e6:	b003      	add	sp, #12
 80090e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80090ea:	f812 5b01 	ldrb.w	r5, [r2], #1
 80090ee:	f801 5f01 	strb.w	r5, [r1, #1]!
 80090f2:	e7ed      	b.n	80090d0 <__exponent+0x4c>
 80090f4:	2330      	movs	r3, #48	; 0x30
 80090f6:	3130      	adds	r1, #48	; 0x30
 80090f8:	7083      	strb	r3, [r0, #2]
 80090fa:	70c1      	strb	r1, [r0, #3]
 80090fc:	1d03      	adds	r3, r0, #4
 80090fe:	e7f1      	b.n	80090e4 <__exponent+0x60>

08009100 <_printf_float>:
 8009100:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009104:	ed2d 8b02 	vpush	{d8}
 8009108:	b08d      	sub	sp, #52	; 0x34
 800910a:	460c      	mov	r4, r1
 800910c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8009110:	4616      	mov	r6, r2
 8009112:	461f      	mov	r7, r3
 8009114:	4605      	mov	r5, r0
 8009116:	f000 fd47 	bl	8009ba8 <_localeconv_r>
 800911a:	f8d0 a000 	ldr.w	sl, [r0]
 800911e:	4650      	mov	r0, sl
 8009120:	f7f7 f8c6 	bl	80002b0 <strlen>
 8009124:	2300      	movs	r3, #0
 8009126:	930a      	str	r3, [sp, #40]	; 0x28
 8009128:	6823      	ldr	r3, [r4, #0]
 800912a:	9305      	str	r3, [sp, #20]
 800912c:	f8d8 3000 	ldr.w	r3, [r8]
 8009130:	f894 b018 	ldrb.w	fp, [r4, #24]
 8009134:	3307      	adds	r3, #7
 8009136:	f023 0307 	bic.w	r3, r3, #7
 800913a:	f103 0208 	add.w	r2, r3, #8
 800913e:	f8c8 2000 	str.w	r2, [r8]
 8009142:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009146:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800914a:	9307      	str	r3, [sp, #28]
 800914c:	f8cd 8018 	str.w	r8, [sp, #24]
 8009150:	ee08 0a10 	vmov	s16, r0
 8009154:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8009158:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800915c:	4b9e      	ldr	r3, [pc, #632]	; (80093d8 <_printf_float+0x2d8>)
 800915e:	f04f 32ff 	mov.w	r2, #4294967295
 8009162:	f7f7 fd03 	bl	8000b6c <__aeabi_dcmpun>
 8009166:	bb88      	cbnz	r0, 80091cc <_printf_float+0xcc>
 8009168:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800916c:	4b9a      	ldr	r3, [pc, #616]	; (80093d8 <_printf_float+0x2d8>)
 800916e:	f04f 32ff 	mov.w	r2, #4294967295
 8009172:	f7f7 fcdd 	bl	8000b30 <__aeabi_dcmple>
 8009176:	bb48      	cbnz	r0, 80091cc <_printf_float+0xcc>
 8009178:	2200      	movs	r2, #0
 800917a:	2300      	movs	r3, #0
 800917c:	4640      	mov	r0, r8
 800917e:	4649      	mov	r1, r9
 8009180:	f7f7 fccc 	bl	8000b1c <__aeabi_dcmplt>
 8009184:	b110      	cbz	r0, 800918c <_printf_float+0x8c>
 8009186:	232d      	movs	r3, #45	; 0x2d
 8009188:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800918c:	4a93      	ldr	r2, [pc, #588]	; (80093dc <_printf_float+0x2dc>)
 800918e:	4b94      	ldr	r3, [pc, #592]	; (80093e0 <_printf_float+0x2e0>)
 8009190:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8009194:	bf94      	ite	ls
 8009196:	4690      	movls	r8, r2
 8009198:	4698      	movhi	r8, r3
 800919a:	2303      	movs	r3, #3
 800919c:	6123      	str	r3, [r4, #16]
 800919e:	9b05      	ldr	r3, [sp, #20]
 80091a0:	f023 0304 	bic.w	r3, r3, #4
 80091a4:	6023      	str	r3, [r4, #0]
 80091a6:	f04f 0900 	mov.w	r9, #0
 80091aa:	9700      	str	r7, [sp, #0]
 80091ac:	4633      	mov	r3, r6
 80091ae:	aa0b      	add	r2, sp, #44	; 0x2c
 80091b0:	4621      	mov	r1, r4
 80091b2:	4628      	mov	r0, r5
 80091b4:	f000 f9da 	bl	800956c <_printf_common>
 80091b8:	3001      	adds	r0, #1
 80091ba:	f040 8090 	bne.w	80092de <_printf_float+0x1de>
 80091be:	f04f 30ff 	mov.w	r0, #4294967295
 80091c2:	b00d      	add	sp, #52	; 0x34
 80091c4:	ecbd 8b02 	vpop	{d8}
 80091c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80091cc:	4642      	mov	r2, r8
 80091ce:	464b      	mov	r3, r9
 80091d0:	4640      	mov	r0, r8
 80091d2:	4649      	mov	r1, r9
 80091d4:	f7f7 fcca 	bl	8000b6c <__aeabi_dcmpun>
 80091d8:	b140      	cbz	r0, 80091ec <_printf_float+0xec>
 80091da:	464b      	mov	r3, r9
 80091dc:	2b00      	cmp	r3, #0
 80091de:	bfbc      	itt	lt
 80091e0:	232d      	movlt	r3, #45	; 0x2d
 80091e2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80091e6:	4a7f      	ldr	r2, [pc, #508]	; (80093e4 <_printf_float+0x2e4>)
 80091e8:	4b7f      	ldr	r3, [pc, #508]	; (80093e8 <_printf_float+0x2e8>)
 80091ea:	e7d1      	b.n	8009190 <_printf_float+0x90>
 80091ec:	6863      	ldr	r3, [r4, #4]
 80091ee:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80091f2:	9206      	str	r2, [sp, #24]
 80091f4:	1c5a      	adds	r2, r3, #1
 80091f6:	d13f      	bne.n	8009278 <_printf_float+0x178>
 80091f8:	2306      	movs	r3, #6
 80091fa:	6063      	str	r3, [r4, #4]
 80091fc:	9b05      	ldr	r3, [sp, #20]
 80091fe:	6861      	ldr	r1, [r4, #4]
 8009200:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8009204:	2300      	movs	r3, #0
 8009206:	9303      	str	r3, [sp, #12]
 8009208:	ab0a      	add	r3, sp, #40	; 0x28
 800920a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800920e:	ab09      	add	r3, sp, #36	; 0x24
 8009210:	ec49 8b10 	vmov	d0, r8, r9
 8009214:	9300      	str	r3, [sp, #0]
 8009216:	6022      	str	r2, [r4, #0]
 8009218:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800921c:	4628      	mov	r0, r5
 800921e:	f7ff fecf 	bl	8008fc0 <__cvt>
 8009222:	9b06      	ldr	r3, [sp, #24]
 8009224:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009226:	2b47      	cmp	r3, #71	; 0x47
 8009228:	4680      	mov	r8, r0
 800922a:	d108      	bne.n	800923e <_printf_float+0x13e>
 800922c:	1cc8      	adds	r0, r1, #3
 800922e:	db02      	blt.n	8009236 <_printf_float+0x136>
 8009230:	6863      	ldr	r3, [r4, #4]
 8009232:	4299      	cmp	r1, r3
 8009234:	dd41      	ble.n	80092ba <_printf_float+0x1ba>
 8009236:	f1ab 0302 	sub.w	r3, fp, #2
 800923a:	fa5f fb83 	uxtb.w	fp, r3
 800923e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8009242:	d820      	bhi.n	8009286 <_printf_float+0x186>
 8009244:	3901      	subs	r1, #1
 8009246:	465a      	mov	r2, fp
 8009248:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800924c:	9109      	str	r1, [sp, #36]	; 0x24
 800924e:	f7ff ff19 	bl	8009084 <__exponent>
 8009252:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009254:	1813      	adds	r3, r2, r0
 8009256:	2a01      	cmp	r2, #1
 8009258:	4681      	mov	r9, r0
 800925a:	6123      	str	r3, [r4, #16]
 800925c:	dc02      	bgt.n	8009264 <_printf_float+0x164>
 800925e:	6822      	ldr	r2, [r4, #0]
 8009260:	07d2      	lsls	r2, r2, #31
 8009262:	d501      	bpl.n	8009268 <_printf_float+0x168>
 8009264:	3301      	adds	r3, #1
 8009266:	6123      	str	r3, [r4, #16]
 8009268:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800926c:	2b00      	cmp	r3, #0
 800926e:	d09c      	beq.n	80091aa <_printf_float+0xaa>
 8009270:	232d      	movs	r3, #45	; 0x2d
 8009272:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009276:	e798      	b.n	80091aa <_printf_float+0xaa>
 8009278:	9a06      	ldr	r2, [sp, #24]
 800927a:	2a47      	cmp	r2, #71	; 0x47
 800927c:	d1be      	bne.n	80091fc <_printf_float+0xfc>
 800927e:	2b00      	cmp	r3, #0
 8009280:	d1bc      	bne.n	80091fc <_printf_float+0xfc>
 8009282:	2301      	movs	r3, #1
 8009284:	e7b9      	b.n	80091fa <_printf_float+0xfa>
 8009286:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800928a:	d118      	bne.n	80092be <_printf_float+0x1be>
 800928c:	2900      	cmp	r1, #0
 800928e:	6863      	ldr	r3, [r4, #4]
 8009290:	dd0b      	ble.n	80092aa <_printf_float+0x1aa>
 8009292:	6121      	str	r1, [r4, #16]
 8009294:	b913      	cbnz	r3, 800929c <_printf_float+0x19c>
 8009296:	6822      	ldr	r2, [r4, #0]
 8009298:	07d0      	lsls	r0, r2, #31
 800929a:	d502      	bpl.n	80092a2 <_printf_float+0x1a2>
 800929c:	3301      	adds	r3, #1
 800929e:	440b      	add	r3, r1
 80092a0:	6123      	str	r3, [r4, #16]
 80092a2:	65a1      	str	r1, [r4, #88]	; 0x58
 80092a4:	f04f 0900 	mov.w	r9, #0
 80092a8:	e7de      	b.n	8009268 <_printf_float+0x168>
 80092aa:	b913      	cbnz	r3, 80092b2 <_printf_float+0x1b2>
 80092ac:	6822      	ldr	r2, [r4, #0]
 80092ae:	07d2      	lsls	r2, r2, #31
 80092b0:	d501      	bpl.n	80092b6 <_printf_float+0x1b6>
 80092b2:	3302      	adds	r3, #2
 80092b4:	e7f4      	b.n	80092a0 <_printf_float+0x1a0>
 80092b6:	2301      	movs	r3, #1
 80092b8:	e7f2      	b.n	80092a0 <_printf_float+0x1a0>
 80092ba:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80092be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80092c0:	4299      	cmp	r1, r3
 80092c2:	db05      	blt.n	80092d0 <_printf_float+0x1d0>
 80092c4:	6823      	ldr	r3, [r4, #0]
 80092c6:	6121      	str	r1, [r4, #16]
 80092c8:	07d8      	lsls	r0, r3, #31
 80092ca:	d5ea      	bpl.n	80092a2 <_printf_float+0x1a2>
 80092cc:	1c4b      	adds	r3, r1, #1
 80092ce:	e7e7      	b.n	80092a0 <_printf_float+0x1a0>
 80092d0:	2900      	cmp	r1, #0
 80092d2:	bfd4      	ite	le
 80092d4:	f1c1 0202 	rsble	r2, r1, #2
 80092d8:	2201      	movgt	r2, #1
 80092da:	4413      	add	r3, r2
 80092dc:	e7e0      	b.n	80092a0 <_printf_float+0x1a0>
 80092de:	6823      	ldr	r3, [r4, #0]
 80092e0:	055a      	lsls	r2, r3, #21
 80092e2:	d407      	bmi.n	80092f4 <_printf_float+0x1f4>
 80092e4:	6923      	ldr	r3, [r4, #16]
 80092e6:	4642      	mov	r2, r8
 80092e8:	4631      	mov	r1, r6
 80092ea:	4628      	mov	r0, r5
 80092ec:	47b8      	blx	r7
 80092ee:	3001      	adds	r0, #1
 80092f0:	d12c      	bne.n	800934c <_printf_float+0x24c>
 80092f2:	e764      	b.n	80091be <_printf_float+0xbe>
 80092f4:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80092f8:	f240 80e0 	bls.w	80094bc <_printf_float+0x3bc>
 80092fc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009300:	2200      	movs	r2, #0
 8009302:	2300      	movs	r3, #0
 8009304:	f7f7 fc00 	bl	8000b08 <__aeabi_dcmpeq>
 8009308:	2800      	cmp	r0, #0
 800930a:	d034      	beq.n	8009376 <_printf_float+0x276>
 800930c:	4a37      	ldr	r2, [pc, #220]	; (80093ec <_printf_float+0x2ec>)
 800930e:	2301      	movs	r3, #1
 8009310:	4631      	mov	r1, r6
 8009312:	4628      	mov	r0, r5
 8009314:	47b8      	blx	r7
 8009316:	3001      	adds	r0, #1
 8009318:	f43f af51 	beq.w	80091be <_printf_float+0xbe>
 800931c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009320:	429a      	cmp	r2, r3
 8009322:	db02      	blt.n	800932a <_printf_float+0x22a>
 8009324:	6823      	ldr	r3, [r4, #0]
 8009326:	07d8      	lsls	r0, r3, #31
 8009328:	d510      	bpl.n	800934c <_printf_float+0x24c>
 800932a:	ee18 3a10 	vmov	r3, s16
 800932e:	4652      	mov	r2, sl
 8009330:	4631      	mov	r1, r6
 8009332:	4628      	mov	r0, r5
 8009334:	47b8      	blx	r7
 8009336:	3001      	adds	r0, #1
 8009338:	f43f af41 	beq.w	80091be <_printf_float+0xbe>
 800933c:	f04f 0800 	mov.w	r8, #0
 8009340:	f104 091a 	add.w	r9, r4, #26
 8009344:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009346:	3b01      	subs	r3, #1
 8009348:	4543      	cmp	r3, r8
 800934a:	dc09      	bgt.n	8009360 <_printf_float+0x260>
 800934c:	6823      	ldr	r3, [r4, #0]
 800934e:	079b      	lsls	r3, r3, #30
 8009350:	f100 8107 	bmi.w	8009562 <_printf_float+0x462>
 8009354:	68e0      	ldr	r0, [r4, #12]
 8009356:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009358:	4298      	cmp	r0, r3
 800935a:	bfb8      	it	lt
 800935c:	4618      	movlt	r0, r3
 800935e:	e730      	b.n	80091c2 <_printf_float+0xc2>
 8009360:	2301      	movs	r3, #1
 8009362:	464a      	mov	r2, r9
 8009364:	4631      	mov	r1, r6
 8009366:	4628      	mov	r0, r5
 8009368:	47b8      	blx	r7
 800936a:	3001      	adds	r0, #1
 800936c:	f43f af27 	beq.w	80091be <_printf_float+0xbe>
 8009370:	f108 0801 	add.w	r8, r8, #1
 8009374:	e7e6      	b.n	8009344 <_printf_float+0x244>
 8009376:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009378:	2b00      	cmp	r3, #0
 800937a:	dc39      	bgt.n	80093f0 <_printf_float+0x2f0>
 800937c:	4a1b      	ldr	r2, [pc, #108]	; (80093ec <_printf_float+0x2ec>)
 800937e:	2301      	movs	r3, #1
 8009380:	4631      	mov	r1, r6
 8009382:	4628      	mov	r0, r5
 8009384:	47b8      	blx	r7
 8009386:	3001      	adds	r0, #1
 8009388:	f43f af19 	beq.w	80091be <_printf_float+0xbe>
 800938c:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8009390:	4313      	orrs	r3, r2
 8009392:	d102      	bne.n	800939a <_printf_float+0x29a>
 8009394:	6823      	ldr	r3, [r4, #0]
 8009396:	07d9      	lsls	r1, r3, #31
 8009398:	d5d8      	bpl.n	800934c <_printf_float+0x24c>
 800939a:	ee18 3a10 	vmov	r3, s16
 800939e:	4652      	mov	r2, sl
 80093a0:	4631      	mov	r1, r6
 80093a2:	4628      	mov	r0, r5
 80093a4:	47b8      	blx	r7
 80093a6:	3001      	adds	r0, #1
 80093a8:	f43f af09 	beq.w	80091be <_printf_float+0xbe>
 80093ac:	f04f 0900 	mov.w	r9, #0
 80093b0:	f104 0a1a 	add.w	sl, r4, #26
 80093b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80093b6:	425b      	negs	r3, r3
 80093b8:	454b      	cmp	r3, r9
 80093ba:	dc01      	bgt.n	80093c0 <_printf_float+0x2c0>
 80093bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80093be:	e792      	b.n	80092e6 <_printf_float+0x1e6>
 80093c0:	2301      	movs	r3, #1
 80093c2:	4652      	mov	r2, sl
 80093c4:	4631      	mov	r1, r6
 80093c6:	4628      	mov	r0, r5
 80093c8:	47b8      	blx	r7
 80093ca:	3001      	adds	r0, #1
 80093cc:	f43f aef7 	beq.w	80091be <_printf_float+0xbe>
 80093d0:	f109 0901 	add.w	r9, r9, #1
 80093d4:	e7ee      	b.n	80093b4 <_printf_float+0x2b4>
 80093d6:	bf00      	nop
 80093d8:	7fefffff 	.word	0x7fefffff
 80093dc:	0800d9c8 	.word	0x0800d9c8
 80093e0:	0800d9cc 	.word	0x0800d9cc
 80093e4:	0800d9d0 	.word	0x0800d9d0
 80093e8:	0800d9d4 	.word	0x0800d9d4
 80093ec:	0800d9d8 	.word	0x0800d9d8
 80093f0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80093f2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80093f4:	429a      	cmp	r2, r3
 80093f6:	bfa8      	it	ge
 80093f8:	461a      	movge	r2, r3
 80093fa:	2a00      	cmp	r2, #0
 80093fc:	4691      	mov	r9, r2
 80093fe:	dc37      	bgt.n	8009470 <_printf_float+0x370>
 8009400:	f04f 0b00 	mov.w	fp, #0
 8009404:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009408:	f104 021a 	add.w	r2, r4, #26
 800940c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800940e:	9305      	str	r3, [sp, #20]
 8009410:	eba3 0309 	sub.w	r3, r3, r9
 8009414:	455b      	cmp	r3, fp
 8009416:	dc33      	bgt.n	8009480 <_printf_float+0x380>
 8009418:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800941c:	429a      	cmp	r2, r3
 800941e:	db3b      	blt.n	8009498 <_printf_float+0x398>
 8009420:	6823      	ldr	r3, [r4, #0]
 8009422:	07da      	lsls	r2, r3, #31
 8009424:	d438      	bmi.n	8009498 <_printf_float+0x398>
 8009426:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800942a:	eba2 0903 	sub.w	r9, r2, r3
 800942e:	9b05      	ldr	r3, [sp, #20]
 8009430:	1ad2      	subs	r2, r2, r3
 8009432:	4591      	cmp	r9, r2
 8009434:	bfa8      	it	ge
 8009436:	4691      	movge	r9, r2
 8009438:	f1b9 0f00 	cmp.w	r9, #0
 800943c:	dc35      	bgt.n	80094aa <_printf_float+0x3aa>
 800943e:	f04f 0800 	mov.w	r8, #0
 8009442:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009446:	f104 0a1a 	add.w	sl, r4, #26
 800944a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800944e:	1a9b      	subs	r3, r3, r2
 8009450:	eba3 0309 	sub.w	r3, r3, r9
 8009454:	4543      	cmp	r3, r8
 8009456:	f77f af79 	ble.w	800934c <_printf_float+0x24c>
 800945a:	2301      	movs	r3, #1
 800945c:	4652      	mov	r2, sl
 800945e:	4631      	mov	r1, r6
 8009460:	4628      	mov	r0, r5
 8009462:	47b8      	blx	r7
 8009464:	3001      	adds	r0, #1
 8009466:	f43f aeaa 	beq.w	80091be <_printf_float+0xbe>
 800946a:	f108 0801 	add.w	r8, r8, #1
 800946e:	e7ec      	b.n	800944a <_printf_float+0x34a>
 8009470:	4613      	mov	r3, r2
 8009472:	4631      	mov	r1, r6
 8009474:	4642      	mov	r2, r8
 8009476:	4628      	mov	r0, r5
 8009478:	47b8      	blx	r7
 800947a:	3001      	adds	r0, #1
 800947c:	d1c0      	bne.n	8009400 <_printf_float+0x300>
 800947e:	e69e      	b.n	80091be <_printf_float+0xbe>
 8009480:	2301      	movs	r3, #1
 8009482:	4631      	mov	r1, r6
 8009484:	4628      	mov	r0, r5
 8009486:	9205      	str	r2, [sp, #20]
 8009488:	47b8      	blx	r7
 800948a:	3001      	adds	r0, #1
 800948c:	f43f ae97 	beq.w	80091be <_printf_float+0xbe>
 8009490:	9a05      	ldr	r2, [sp, #20]
 8009492:	f10b 0b01 	add.w	fp, fp, #1
 8009496:	e7b9      	b.n	800940c <_printf_float+0x30c>
 8009498:	ee18 3a10 	vmov	r3, s16
 800949c:	4652      	mov	r2, sl
 800949e:	4631      	mov	r1, r6
 80094a0:	4628      	mov	r0, r5
 80094a2:	47b8      	blx	r7
 80094a4:	3001      	adds	r0, #1
 80094a6:	d1be      	bne.n	8009426 <_printf_float+0x326>
 80094a8:	e689      	b.n	80091be <_printf_float+0xbe>
 80094aa:	9a05      	ldr	r2, [sp, #20]
 80094ac:	464b      	mov	r3, r9
 80094ae:	4442      	add	r2, r8
 80094b0:	4631      	mov	r1, r6
 80094b2:	4628      	mov	r0, r5
 80094b4:	47b8      	blx	r7
 80094b6:	3001      	adds	r0, #1
 80094b8:	d1c1      	bne.n	800943e <_printf_float+0x33e>
 80094ba:	e680      	b.n	80091be <_printf_float+0xbe>
 80094bc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80094be:	2a01      	cmp	r2, #1
 80094c0:	dc01      	bgt.n	80094c6 <_printf_float+0x3c6>
 80094c2:	07db      	lsls	r3, r3, #31
 80094c4:	d53a      	bpl.n	800953c <_printf_float+0x43c>
 80094c6:	2301      	movs	r3, #1
 80094c8:	4642      	mov	r2, r8
 80094ca:	4631      	mov	r1, r6
 80094cc:	4628      	mov	r0, r5
 80094ce:	47b8      	blx	r7
 80094d0:	3001      	adds	r0, #1
 80094d2:	f43f ae74 	beq.w	80091be <_printf_float+0xbe>
 80094d6:	ee18 3a10 	vmov	r3, s16
 80094da:	4652      	mov	r2, sl
 80094dc:	4631      	mov	r1, r6
 80094de:	4628      	mov	r0, r5
 80094e0:	47b8      	blx	r7
 80094e2:	3001      	adds	r0, #1
 80094e4:	f43f ae6b 	beq.w	80091be <_printf_float+0xbe>
 80094e8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80094ec:	2200      	movs	r2, #0
 80094ee:	2300      	movs	r3, #0
 80094f0:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 80094f4:	f7f7 fb08 	bl	8000b08 <__aeabi_dcmpeq>
 80094f8:	b9d8      	cbnz	r0, 8009532 <_printf_float+0x432>
 80094fa:	f10a 33ff 	add.w	r3, sl, #4294967295
 80094fe:	f108 0201 	add.w	r2, r8, #1
 8009502:	4631      	mov	r1, r6
 8009504:	4628      	mov	r0, r5
 8009506:	47b8      	blx	r7
 8009508:	3001      	adds	r0, #1
 800950a:	d10e      	bne.n	800952a <_printf_float+0x42a>
 800950c:	e657      	b.n	80091be <_printf_float+0xbe>
 800950e:	2301      	movs	r3, #1
 8009510:	4652      	mov	r2, sl
 8009512:	4631      	mov	r1, r6
 8009514:	4628      	mov	r0, r5
 8009516:	47b8      	blx	r7
 8009518:	3001      	adds	r0, #1
 800951a:	f43f ae50 	beq.w	80091be <_printf_float+0xbe>
 800951e:	f108 0801 	add.w	r8, r8, #1
 8009522:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009524:	3b01      	subs	r3, #1
 8009526:	4543      	cmp	r3, r8
 8009528:	dcf1      	bgt.n	800950e <_printf_float+0x40e>
 800952a:	464b      	mov	r3, r9
 800952c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8009530:	e6da      	b.n	80092e8 <_printf_float+0x1e8>
 8009532:	f04f 0800 	mov.w	r8, #0
 8009536:	f104 0a1a 	add.w	sl, r4, #26
 800953a:	e7f2      	b.n	8009522 <_printf_float+0x422>
 800953c:	2301      	movs	r3, #1
 800953e:	4642      	mov	r2, r8
 8009540:	e7df      	b.n	8009502 <_printf_float+0x402>
 8009542:	2301      	movs	r3, #1
 8009544:	464a      	mov	r2, r9
 8009546:	4631      	mov	r1, r6
 8009548:	4628      	mov	r0, r5
 800954a:	47b8      	blx	r7
 800954c:	3001      	adds	r0, #1
 800954e:	f43f ae36 	beq.w	80091be <_printf_float+0xbe>
 8009552:	f108 0801 	add.w	r8, r8, #1
 8009556:	68e3      	ldr	r3, [r4, #12]
 8009558:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800955a:	1a5b      	subs	r3, r3, r1
 800955c:	4543      	cmp	r3, r8
 800955e:	dcf0      	bgt.n	8009542 <_printf_float+0x442>
 8009560:	e6f8      	b.n	8009354 <_printf_float+0x254>
 8009562:	f04f 0800 	mov.w	r8, #0
 8009566:	f104 0919 	add.w	r9, r4, #25
 800956a:	e7f4      	b.n	8009556 <_printf_float+0x456>

0800956c <_printf_common>:
 800956c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009570:	4616      	mov	r6, r2
 8009572:	4699      	mov	r9, r3
 8009574:	688a      	ldr	r2, [r1, #8]
 8009576:	690b      	ldr	r3, [r1, #16]
 8009578:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800957c:	4293      	cmp	r3, r2
 800957e:	bfb8      	it	lt
 8009580:	4613      	movlt	r3, r2
 8009582:	6033      	str	r3, [r6, #0]
 8009584:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009588:	4607      	mov	r7, r0
 800958a:	460c      	mov	r4, r1
 800958c:	b10a      	cbz	r2, 8009592 <_printf_common+0x26>
 800958e:	3301      	adds	r3, #1
 8009590:	6033      	str	r3, [r6, #0]
 8009592:	6823      	ldr	r3, [r4, #0]
 8009594:	0699      	lsls	r1, r3, #26
 8009596:	bf42      	ittt	mi
 8009598:	6833      	ldrmi	r3, [r6, #0]
 800959a:	3302      	addmi	r3, #2
 800959c:	6033      	strmi	r3, [r6, #0]
 800959e:	6825      	ldr	r5, [r4, #0]
 80095a0:	f015 0506 	ands.w	r5, r5, #6
 80095a4:	d106      	bne.n	80095b4 <_printf_common+0x48>
 80095a6:	f104 0a19 	add.w	sl, r4, #25
 80095aa:	68e3      	ldr	r3, [r4, #12]
 80095ac:	6832      	ldr	r2, [r6, #0]
 80095ae:	1a9b      	subs	r3, r3, r2
 80095b0:	42ab      	cmp	r3, r5
 80095b2:	dc26      	bgt.n	8009602 <_printf_common+0x96>
 80095b4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80095b8:	1e13      	subs	r3, r2, #0
 80095ba:	6822      	ldr	r2, [r4, #0]
 80095bc:	bf18      	it	ne
 80095be:	2301      	movne	r3, #1
 80095c0:	0692      	lsls	r2, r2, #26
 80095c2:	d42b      	bmi.n	800961c <_printf_common+0xb0>
 80095c4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80095c8:	4649      	mov	r1, r9
 80095ca:	4638      	mov	r0, r7
 80095cc:	47c0      	blx	r8
 80095ce:	3001      	adds	r0, #1
 80095d0:	d01e      	beq.n	8009610 <_printf_common+0xa4>
 80095d2:	6823      	ldr	r3, [r4, #0]
 80095d4:	6922      	ldr	r2, [r4, #16]
 80095d6:	f003 0306 	and.w	r3, r3, #6
 80095da:	2b04      	cmp	r3, #4
 80095dc:	bf02      	ittt	eq
 80095de:	68e5      	ldreq	r5, [r4, #12]
 80095e0:	6833      	ldreq	r3, [r6, #0]
 80095e2:	1aed      	subeq	r5, r5, r3
 80095e4:	68a3      	ldr	r3, [r4, #8]
 80095e6:	bf0c      	ite	eq
 80095e8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80095ec:	2500      	movne	r5, #0
 80095ee:	4293      	cmp	r3, r2
 80095f0:	bfc4      	itt	gt
 80095f2:	1a9b      	subgt	r3, r3, r2
 80095f4:	18ed      	addgt	r5, r5, r3
 80095f6:	2600      	movs	r6, #0
 80095f8:	341a      	adds	r4, #26
 80095fa:	42b5      	cmp	r5, r6
 80095fc:	d11a      	bne.n	8009634 <_printf_common+0xc8>
 80095fe:	2000      	movs	r0, #0
 8009600:	e008      	b.n	8009614 <_printf_common+0xa8>
 8009602:	2301      	movs	r3, #1
 8009604:	4652      	mov	r2, sl
 8009606:	4649      	mov	r1, r9
 8009608:	4638      	mov	r0, r7
 800960a:	47c0      	blx	r8
 800960c:	3001      	adds	r0, #1
 800960e:	d103      	bne.n	8009618 <_printf_common+0xac>
 8009610:	f04f 30ff 	mov.w	r0, #4294967295
 8009614:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009618:	3501      	adds	r5, #1
 800961a:	e7c6      	b.n	80095aa <_printf_common+0x3e>
 800961c:	18e1      	adds	r1, r4, r3
 800961e:	1c5a      	adds	r2, r3, #1
 8009620:	2030      	movs	r0, #48	; 0x30
 8009622:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009626:	4422      	add	r2, r4
 8009628:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800962c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009630:	3302      	adds	r3, #2
 8009632:	e7c7      	b.n	80095c4 <_printf_common+0x58>
 8009634:	2301      	movs	r3, #1
 8009636:	4622      	mov	r2, r4
 8009638:	4649      	mov	r1, r9
 800963a:	4638      	mov	r0, r7
 800963c:	47c0      	blx	r8
 800963e:	3001      	adds	r0, #1
 8009640:	d0e6      	beq.n	8009610 <_printf_common+0xa4>
 8009642:	3601      	adds	r6, #1
 8009644:	e7d9      	b.n	80095fa <_printf_common+0x8e>
	...

08009648 <_printf_i>:
 8009648:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800964c:	7e0f      	ldrb	r7, [r1, #24]
 800964e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009650:	2f78      	cmp	r7, #120	; 0x78
 8009652:	4691      	mov	r9, r2
 8009654:	4680      	mov	r8, r0
 8009656:	460c      	mov	r4, r1
 8009658:	469a      	mov	sl, r3
 800965a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800965e:	d807      	bhi.n	8009670 <_printf_i+0x28>
 8009660:	2f62      	cmp	r7, #98	; 0x62
 8009662:	d80a      	bhi.n	800967a <_printf_i+0x32>
 8009664:	2f00      	cmp	r7, #0
 8009666:	f000 80d4 	beq.w	8009812 <_printf_i+0x1ca>
 800966a:	2f58      	cmp	r7, #88	; 0x58
 800966c:	f000 80c0 	beq.w	80097f0 <_printf_i+0x1a8>
 8009670:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009674:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009678:	e03a      	b.n	80096f0 <_printf_i+0xa8>
 800967a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800967e:	2b15      	cmp	r3, #21
 8009680:	d8f6      	bhi.n	8009670 <_printf_i+0x28>
 8009682:	a101      	add	r1, pc, #4	; (adr r1, 8009688 <_printf_i+0x40>)
 8009684:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009688:	080096e1 	.word	0x080096e1
 800968c:	080096f5 	.word	0x080096f5
 8009690:	08009671 	.word	0x08009671
 8009694:	08009671 	.word	0x08009671
 8009698:	08009671 	.word	0x08009671
 800969c:	08009671 	.word	0x08009671
 80096a0:	080096f5 	.word	0x080096f5
 80096a4:	08009671 	.word	0x08009671
 80096a8:	08009671 	.word	0x08009671
 80096ac:	08009671 	.word	0x08009671
 80096b0:	08009671 	.word	0x08009671
 80096b4:	080097f9 	.word	0x080097f9
 80096b8:	08009721 	.word	0x08009721
 80096bc:	080097b3 	.word	0x080097b3
 80096c0:	08009671 	.word	0x08009671
 80096c4:	08009671 	.word	0x08009671
 80096c8:	0800981b 	.word	0x0800981b
 80096cc:	08009671 	.word	0x08009671
 80096d0:	08009721 	.word	0x08009721
 80096d4:	08009671 	.word	0x08009671
 80096d8:	08009671 	.word	0x08009671
 80096dc:	080097bb 	.word	0x080097bb
 80096e0:	682b      	ldr	r3, [r5, #0]
 80096e2:	1d1a      	adds	r2, r3, #4
 80096e4:	681b      	ldr	r3, [r3, #0]
 80096e6:	602a      	str	r2, [r5, #0]
 80096e8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80096ec:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80096f0:	2301      	movs	r3, #1
 80096f2:	e09f      	b.n	8009834 <_printf_i+0x1ec>
 80096f4:	6820      	ldr	r0, [r4, #0]
 80096f6:	682b      	ldr	r3, [r5, #0]
 80096f8:	0607      	lsls	r7, r0, #24
 80096fa:	f103 0104 	add.w	r1, r3, #4
 80096fe:	6029      	str	r1, [r5, #0]
 8009700:	d501      	bpl.n	8009706 <_printf_i+0xbe>
 8009702:	681e      	ldr	r6, [r3, #0]
 8009704:	e003      	b.n	800970e <_printf_i+0xc6>
 8009706:	0646      	lsls	r6, r0, #25
 8009708:	d5fb      	bpl.n	8009702 <_printf_i+0xba>
 800970a:	f9b3 6000 	ldrsh.w	r6, [r3]
 800970e:	2e00      	cmp	r6, #0
 8009710:	da03      	bge.n	800971a <_printf_i+0xd2>
 8009712:	232d      	movs	r3, #45	; 0x2d
 8009714:	4276      	negs	r6, r6
 8009716:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800971a:	485a      	ldr	r0, [pc, #360]	; (8009884 <_printf_i+0x23c>)
 800971c:	230a      	movs	r3, #10
 800971e:	e012      	b.n	8009746 <_printf_i+0xfe>
 8009720:	682b      	ldr	r3, [r5, #0]
 8009722:	6820      	ldr	r0, [r4, #0]
 8009724:	1d19      	adds	r1, r3, #4
 8009726:	6029      	str	r1, [r5, #0]
 8009728:	0605      	lsls	r5, r0, #24
 800972a:	d501      	bpl.n	8009730 <_printf_i+0xe8>
 800972c:	681e      	ldr	r6, [r3, #0]
 800972e:	e002      	b.n	8009736 <_printf_i+0xee>
 8009730:	0641      	lsls	r1, r0, #25
 8009732:	d5fb      	bpl.n	800972c <_printf_i+0xe4>
 8009734:	881e      	ldrh	r6, [r3, #0]
 8009736:	4853      	ldr	r0, [pc, #332]	; (8009884 <_printf_i+0x23c>)
 8009738:	2f6f      	cmp	r7, #111	; 0x6f
 800973a:	bf0c      	ite	eq
 800973c:	2308      	moveq	r3, #8
 800973e:	230a      	movne	r3, #10
 8009740:	2100      	movs	r1, #0
 8009742:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009746:	6865      	ldr	r5, [r4, #4]
 8009748:	60a5      	str	r5, [r4, #8]
 800974a:	2d00      	cmp	r5, #0
 800974c:	bfa2      	ittt	ge
 800974e:	6821      	ldrge	r1, [r4, #0]
 8009750:	f021 0104 	bicge.w	r1, r1, #4
 8009754:	6021      	strge	r1, [r4, #0]
 8009756:	b90e      	cbnz	r6, 800975c <_printf_i+0x114>
 8009758:	2d00      	cmp	r5, #0
 800975a:	d04b      	beq.n	80097f4 <_printf_i+0x1ac>
 800975c:	4615      	mov	r5, r2
 800975e:	fbb6 f1f3 	udiv	r1, r6, r3
 8009762:	fb03 6711 	mls	r7, r3, r1, r6
 8009766:	5dc7      	ldrb	r7, [r0, r7]
 8009768:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800976c:	4637      	mov	r7, r6
 800976e:	42bb      	cmp	r3, r7
 8009770:	460e      	mov	r6, r1
 8009772:	d9f4      	bls.n	800975e <_printf_i+0x116>
 8009774:	2b08      	cmp	r3, #8
 8009776:	d10b      	bne.n	8009790 <_printf_i+0x148>
 8009778:	6823      	ldr	r3, [r4, #0]
 800977a:	07de      	lsls	r6, r3, #31
 800977c:	d508      	bpl.n	8009790 <_printf_i+0x148>
 800977e:	6923      	ldr	r3, [r4, #16]
 8009780:	6861      	ldr	r1, [r4, #4]
 8009782:	4299      	cmp	r1, r3
 8009784:	bfde      	ittt	le
 8009786:	2330      	movle	r3, #48	; 0x30
 8009788:	f805 3c01 	strble.w	r3, [r5, #-1]
 800978c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8009790:	1b52      	subs	r2, r2, r5
 8009792:	6122      	str	r2, [r4, #16]
 8009794:	f8cd a000 	str.w	sl, [sp]
 8009798:	464b      	mov	r3, r9
 800979a:	aa03      	add	r2, sp, #12
 800979c:	4621      	mov	r1, r4
 800979e:	4640      	mov	r0, r8
 80097a0:	f7ff fee4 	bl	800956c <_printf_common>
 80097a4:	3001      	adds	r0, #1
 80097a6:	d14a      	bne.n	800983e <_printf_i+0x1f6>
 80097a8:	f04f 30ff 	mov.w	r0, #4294967295
 80097ac:	b004      	add	sp, #16
 80097ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80097b2:	6823      	ldr	r3, [r4, #0]
 80097b4:	f043 0320 	orr.w	r3, r3, #32
 80097b8:	6023      	str	r3, [r4, #0]
 80097ba:	4833      	ldr	r0, [pc, #204]	; (8009888 <_printf_i+0x240>)
 80097bc:	2778      	movs	r7, #120	; 0x78
 80097be:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80097c2:	6823      	ldr	r3, [r4, #0]
 80097c4:	6829      	ldr	r1, [r5, #0]
 80097c6:	061f      	lsls	r7, r3, #24
 80097c8:	f851 6b04 	ldr.w	r6, [r1], #4
 80097cc:	d402      	bmi.n	80097d4 <_printf_i+0x18c>
 80097ce:	065f      	lsls	r7, r3, #25
 80097d0:	bf48      	it	mi
 80097d2:	b2b6      	uxthmi	r6, r6
 80097d4:	07df      	lsls	r7, r3, #31
 80097d6:	bf48      	it	mi
 80097d8:	f043 0320 	orrmi.w	r3, r3, #32
 80097dc:	6029      	str	r1, [r5, #0]
 80097de:	bf48      	it	mi
 80097e0:	6023      	strmi	r3, [r4, #0]
 80097e2:	b91e      	cbnz	r6, 80097ec <_printf_i+0x1a4>
 80097e4:	6823      	ldr	r3, [r4, #0]
 80097e6:	f023 0320 	bic.w	r3, r3, #32
 80097ea:	6023      	str	r3, [r4, #0]
 80097ec:	2310      	movs	r3, #16
 80097ee:	e7a7      	b.n	8009740 <_printf_i+0xf8>
 80097f0:	4824      	ldr	r0, [pc, #144]	; (8009884 <_printf_i+0x23c>)
 80097f2:	e7e4      	b.n	80097be <_printf_i+0x176>
 80097f4:	4615      	mov	r5, r2
 80097f6:	e7bd      	b.n	8009774 <_printf_i+0x12c>
 80097f8:	682b      	ldr	r3, [r5, #0]
 80097fa:	6826      	ldr	r6, [r4, #0]
 80097fc:	6961      	ldr	r1, [r4, #20]
 80097fe:	1d18      	adds	r0, r3, #4
 8009800:	6028      	str	r0, [r5, #0]
 8009802:	0635      	lsls	r5, r6, #24
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	d501      	bpl.n	800980c <_printf_i+0x1c4>
 8009808:	6019      	str	r1, [r3, #0]
 800980a:	e002      	b.n	8009812 <_printf_i+0x1ca>
 800980c:	0670      	lsls	r0, r6, #25
 800980e:	d5fb      	bpl.n	8009808 <_printf_i+0x1c0>
 8009810:	8019      	strh	r1, [r3, #0]
 8009812:	2300      	movs	r3, #0
 8009814:	6123      	str	r3, [r4, #16]
 8009816:	4615      	mov	r5, r2
 8009818:	e7bc      	b.n	8009794 <_printf_i+0x14c>
 800981a:	682b      	ldr	r3, [r5, #0]
 800981c:	1d1a      	adds	r2, r3, #4
 800981e:	602a      	str	r2, [r5, #0]
 8009820:	681d      	ldr	r5, [r3, #0]
 8009822:	6862      	ldr	r2, [r4, #4]
 8009824:	2100      	movs	r1, #0
 8009826:	4628      	mov	r0, r5
 8009828:	f7f6 fcf2 	bl	8000210 <memchr>
 800982c:	b108      	cbz	r0, 8009832 <_printf_i+0x1ea>
 800982e:	1b40      	subs	r0, r0, r5
 8009830:	6060      	str	r0, [r4, #4]
 8009832:	6863      	ldr	r3, [r4, #4]
 8009834:	6123      	str	r3, [r4, #16]
 8009836:	2300      	movs	r3, #0
 8009838:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800983c:	e7aa      	b.n	8009794 <_printf_i+0x14c>
 800983e:	6923      	ldr	r3, [r4, #16]
 8009840:	462a      	mov	r2, r5
 8009842:	4649      	mov	r1, r9
 8009844:	4640      	mov	r0, r8
 8009846:	47d0      	blx	sl
 8009848:	3001      	adds	r0, #1
 800984a:	d0ad      	beq.n	80097a8 <_printf_i+0x160>
 800984c:	6823      	ldr	r3, [r4, #0]
 800984e:	079b      	lsls	r3, r3, #30
 8009850:	d413      	bmi.n	800987a <_printf_i+0x232>
 8009852:	68e0      	ldr	r0, [r4, #12]
 8009854:	9b03      	ldr	r3, [sp, #12]
 8009856:	4298      	cmp	r0, r3
 8009858:	bfb8      	it	lt
 800985a:	4618      	movlt	r0, r3
 800985c:	e7a6      	b.n	80097ac <_printf_i+0x164>
 800985e:	2301      	movs	r3, #1
 8009860:	4632      	mov	r2, r6
 8009862:	4649      	mov	r1, r9
 8009864:	4640      	mov	r0, r8
 8009866:	47d0      	blx	sl
 8009868:	3001      	adds	r0, #1
 800986a:	d09d      	beq.n	80097a8 <_printf_i+0x160>
 800986c:	3501      	adds	r5, #1
 800986e:	68e3      	ldr	r3, [r4, #12]
 8009870:	9903      	ldr	r1, [sp, #12]
 8009872:	1a5b      	subs	r3, r3, r1
 8009874:	42ab      	cmp	r3, r5
 8009876:	dcf2      	bgt.n	800985e <_printf_i+0x216>
 8009878:	e7eb      	b.n	8009852 <_printf_i+0x20a>
 800987a:	2500      	movs	r5, #0
 800987c:	f104 0619 	add.w	r6, r4, #25
 8009880:	e7f5      	b.n	800986e <_printf_i+0x226>
 8009882:	bf00      	nop
 8009884:	0800d9da 	.word	0x0800d9da
 8009888:	0800d9eb 	.word	0x0800d9eb

0800988c <std>:
 800988c:	2300      	movs	r3, #0
 800988e:	b510      	push	{r4, lr}
 8009890:	4604      	mov	r4, r0
 8009892:	e9c0 3300 	strd	r3, r3, [r0]
 8009896:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800989a:	6083      	str	r3, [r0, #8]
 800989c:	8181      	strh	r1, [r0, #12]
 800989e:	6643      	str	r3, [r0, #100]	; 0x64
 80098a0:	81c2      	strh	r2, [r0, #14]
 80098a2:	6183      	str	r3, [r0, #24]
 80098a4:	4619      	mov	r1, r3
 80098a6:	2208      	movs	r2, #8
 80098a8:	305c      	adds	r0, #92	; 0x5c
 80098aa:	f000 f966 	bl	8009b7a <memset>
 80098ae:	4b0d      	ldr	r3, [pc, #52]	; (80098e4 <std+0x58>)
 80098b0:	6263      	str	r3, [r4, #36]	; 0x24
 80098b2:	4b0d      	ldr	r3, [pc, #52]	; (80098e8 <std+0x5c>)
 80098b4:	62a3      	str	r3, [r4, #40]	; 0x28
 80098b6:	4b0d      	ldr	r3, [pc, #52]	; (80098ec <std+0x60>)
 80098b8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80098ba:	4b0d      	ldr	r3, [pc, #52]	; (80098f0 <std+0x64>)
 80098bc:	6323      	str	r3, [r4, #48]	; 0x30
 80098be:	4b0d      	ldr	r3, [pc, #52]	; (80098f4 <std+0x68>)
 80098c0:	6224      	str	r4, [r4, #32]
 80098c2:	429c      	cmp	r4, r3
 80098c4:	d006      	beq.n	80098d4 <std+0x48>
 80098c6:	f103 0268 	add.w	r2, r3, #104	; 0x68
 80098ca:	4294      	cmp	r4, r2
 80098cc:	d002      	beq.n	80098d4 <std+0x48>
 80098ce:	33d0      	adds	r3, #208	; 0xd0
 80098d0:	429c      	cmp	r4, r3
 80098d2:	d105      	bne.n	80098e0 <std+0x54>
 80098d4:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80098d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80098dc:	f000 b9e8 	b.w	8009cb0 <__retarget_lock_init_recursive>
 80098e0:	bd10      	pop	{r4, pc}
 80098e2:	bf00      	nop
 80098e4:	08009ac1 	.word	0x08009ac1
 80098e8:	08009ae3 	.word	0x08009ae3
 80098ec:	08009b1b 	.word	0x08009b1b
 80098f0:	08009b3f 	.word	0x08009b3f
 80098f4:	20000630 	.word	0x20000630

080098f8 <stdio_exit_handler>:
 80098f8:	4a02      	ldr	r2, [pc, #8]	; (8009904 <stdio_exit_handler+0xc>)
 80098fa:	4903      	ldr	r1, [pc, #12]	; (8009908 <stdio_exit_handler+0x10>)
 80098fc:	4803      	ldr	r0, [pc, #12]	; (800990c <stdio_exit_handler+0x14>)
 80098fe:	f000 b87b 	b.w	80099f8 <_fwalk_sglue>
 8009902:	bf00      	nop
 8009904:	2000001c 	.word	0x2000001c
 8009908:	0800b7a9 	.word	0x0800b7a9
 800990c:	20000028 	.word	0x20000028

08009910 <cleanup_stdio>:
 8009910:	6841      	ldr	r1, [r0, #4]
 8009912:	4b0c      	ldr	r3, [pc, #48]	; (8009944 <cleanup_stdio+0x34>)
 8009914:	4299      	cmp	r1, r3
 8009916:	b510      	push	{r4, lr}
 8009918:	4604      	mov	r4, r0
 800991a:	d001      	beq.n	8009920 <cleanup_stdio+0x10>
 800991c:	f001 ff44 	bl	800b7a8 <_fflush_r>
 8009920:	68a1      	ldr	r1, [r4, #8]
 8009922:	4b09      	ldr	r3, [pc, #36]	; (8009948 <cleanup_stdio+0x38>)
 8009924:	4299      	cmp	r1, r3
 8009926:	d002      	beq.n	800992e <cleanup_stdio+0x1e>
 8009928:	4620      	mov	r0, r4
 800992a:	f001 ff3d 	bl	800b7a8 <_fflush_r>
 800992e:	68e1      	ldr	r1, [r4, #12]
 8009930:	4b06      	ldr	r3, [pc, #24]	; (800994c <cleanup_stdio+0x3c>)
 8009932:	4299      	cmp	r1, r3
 8009934:	d004      	beq.n	8009940 <cleanup_stdio+0x30>
 8009936:	4620      	mov	r0, r4
 8009938:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800993c:	f001 bf34 	b.w	800b7a8 <_fflush_r>
 8009940:	bd10      	pop	{r4, pc}
 8009942:	bf00      	nop
 8009944:	20000630 	.word	0x20000630
 8009948:	20000698 	.word	0x20000698
 800994c:	20000700 	.word	0x20000700

08009950 <global_stdio_init.part.0>:
 8009950:	b510      	push	{r4, lr}
 8009952:	4b0b      	ldr	r3, [pc, #44]	; (8009980 <global_stdio_init.part.0+0x30>)
 8009954:	4c0b      	ldr	r4, [pc, #44]	; (8009984 <global_stdio_init.part.0+0x34>)
 8009956:	4a0c      	ldr	r2, [pc, #48]	; (8009988 <global_stdio_init.part.0+0x38>)
 8009958:	601a      	str	r2, [r3, #0]
 800995a:	4620      	mov	r0, r4
 800995c:	2200      	movs	r2, #0
 800995e:	2104      	movs	r1, #4
 8009960:	f7ff ff94 	bl	800988c <std>
 8009964:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8009968:	2201      	movs	r2, #1
 800996a:	2109      	movs	r1, #9
 800996c:	f7ff ff8e 	bl	800988c <std>
 8009970:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8009974:	2202      	movs	r2, #2
 8009976:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800997a:	2112      	movs	r1, #18
 800997c:	f7ff bf86 	b.w	800988c <std>
 8009980:	20000768 	.word	0x20000768
 8009984:	20000630 	.word	0x20000630
 8009988:	080098f9 	.word	0x080098f9

0800998c <__sfp_lock_acquire>:
 800998c:	4801      	ldr	r0, [pc, #4]	; (8009994 <__sfp_lock_acquire+0x8>)
 800998e:	f000 b990 	b.w	8009cb2 <__retarget_lock_acquire_recursive>
 8009992:	bf00      	nop
 8009994:	20000771 	.word	0x20000771

08009998 <__sfp_lock_release>:
 8009998:	4801      	ldr	r0, [pc, #4]	; (80099a0 <__sfp_lock_release+0x8>)
 800999a:	f000 b98b 	b.w	8009cb4 <__retarget_lock_release_recursive>
 800999e:	bf00      	nop
 80099a0:	20000771 	.word	0x20000771

080099a4 <__sinit>:
 80099a4:	b510      	push	{r4, lr}
 80099a6:	4604      	mov	r4, r0
 80099a8:	f7ff fff0 	bl	800998c <__sfp_lock_acquire>
 80099ac:	6a23      	ldr	r3, [r4, #32]
 80099ae:	b11b      	cbz	r3, 80099b8 <__sinit+0x14>
 80099b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80099b4:	f7ff bff0 	b.w	8009998 <__sfp_lock_release>
 80099b8:	4b04      	ldr	r3, [pc, #16]	; (80099cc <__sinit+0x28>)
 80099ba:	6223      	str	r3, [r4, #32]
 80099bc:	4b04      	ldr	r3, [pc, #16]	; (80099d0 <__sinit+0x2c>)
 80099be:	681b      	ldr	r3, [r3, #0]
 80099c0:	2b00      	cmp	r3, #0
 80099c2:	d1f5      	bne.n	80099b0 <__sinit+0xc>
 80099c4:	f7ff ffc4 	bl	8009950 <global_stdio_init.part.0>
 80099c8:	e7f2      	b.n	80099b0 <__sinit+0xc>
 80099ca:	bf00      	nop
 80099cc:	08009911 	.word	0x08009911
 80099d0:	20000768 	.word	0x20000768

080099d4 <fiprintf>:
 80099d4:	b40e      	push	{r1, r2, r3}
 80099d6:	b503      	push	{r0, r1, lr}
 80099d8:	4601      	mov	r1, r0
 80099da:	ab03      	add	r3, sp, #12
 80099dc:	4805      	ldr	r0, [pc, #20]	; (80099f4 <fiprintf+0x20>)
 80099de:	f853 2b04 	ldr.w	r2, [r3], #4
 80099e2:	6800      	ldr	r0, [r0, #0]
 80099e4:	9301      	str	r3, [sp, #4]
 80099e6:	f001 fd3f 	bl	800b468 <_vfiprintf_r>
 80099ea:	b002      	add	sp, #8
 80099ec:	f85d eb04 	ldr.w	lr, [sp], #4
 80099f0:	b003      	add	sp, #12
 80099f2:	4770      	bx	lr
 80099f4:	20000074 	.word	0x20000074

080099f8 <_fwalk_sglue>:
 80099f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80099fc:	4607      	mov	r7, r0
 80099fe:	4688      	mov	r8, r1
 8009a00:	4614      	mov	r4, r2
 8009a02:	2600      	movs	r6, #0
 8009a04:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009a08:	f1b9 0901 	subs.w	r9, r9, #1
 8009a0c:	d505      	bpl.n	8009a1a <_fwalk_sglue+0x22>
 8009a0e:	6824      	ldr	r4, [r4, #0]
 8009a10:	2c00      	cmp	r4, #0
 8009a12:	d1f7      	bne.n	8009a04 <_fwalk_sglue+0xc>
 8009a14:	4630      	mov	r0, r6
 8009a16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009a1a:	89ab      	ldrh	r3, [r5, #12]
 8009a1c:	2b01      	cmp	r3, #1
 8009a1e:	d907      	bls.n	8009a30 <_fwalk_sglue+0x38>
 8009a20:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009a24:	3301      	adds	r3, #1
 8009a26:	d003      	beq.n	8009a30 <_fwalk_sglue+0x38>
 8009a28:	4629      	mov	r1, r5
 8009a2a:	4638      	mov	r0, r7
 8009a2c:	47c0      	blx	r8
 8009a2e:	4306      	orrs	r6, r0
 8009a30:	3568      	adds	r5, #104	; 0x68
 8009a32:	e7e9      	b.n	8009a08 <_fwalk_sglue+0x10>

08009a34 <iprintf>:
 8009a34:	b40f      	push	{r0, r1, r2, r3}
 8009a36:	b507      	push	{r0, r1, r2, lr}
 8009a38:	4906      	ldr	r1, [pc, #24]	; (8009a54 <iprintf+0x20>)
 8009a3a:	ab04      	add	r3, sp, #16
 8009a3c:	6808      	ldr	r0, [r1, #0]
 8009a3e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009a42:	6881      	ldr	r1, [r0, #8]
 8009a44:	9301      	str	r3, [sp, #4]
 8009a46:	f001 fd0f 	bl	800b468 <_vfiprintf_r>
 8009a4a:	b003      	add	sp, #12
 8009a4c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009a50:	b004      	add	sp, #16
 8009a52:	4770      	bx	lr
 8009a54:	20000074 	.word	0x20000074

08009a58 <sniprintf>:
 8009a58:	b40c      	push	{r2, r3}
 8009a5a:	b530      	push	{r4, r5, lr}
 8009a5c:	4b17      	ldr	r3, [pc, #92]	; (8009abc <sniprintf+0x64>)
 8009a5e:	1e0c      	subs	r4, r1, #0
 8009a60:	681d      	ldr	r5, [r3, #0]
 8009a62:	b09d      	sub	sp, #116	; 0x74
 8009a64:	da08      	bge.n	8009a78 <sniprintf+0x20>
 8009a66:	238b      	movs	r3, #139	; 0x8b
 8009a68:	602b      	str	r3, [r5, #0]
 8009a6a:	f04f 30ff 	mov.w	r0, #4294967295
 8009a6e:	b01d      	add	sp, #116	; 0x74
 8009a70:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009a74:	b002      	add	sp, #8
 8009a76:	4770      	bx	lr
 8009a78:	f44f 7302 	mov.w	r3, #520	; 0x208
 8009a7c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8009a80:	bf14      	ite	ne
 8009a82:	f104 33ff 	addne.w	r3, r4, #4294967295
 8009a86:	4623      	moveq	r3, r4
 8009a88:	9304      	str	r3, [sp, #16]
 8009a8a:	9307      	str	r3, [sp, #28]
 8009a8c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009a90:	9002      	str	r0, [sp, #8]
 8009a92:	9006      	str	r0, [sp, #24]
 8009a94:	f8ad 3016 	strh.w	r3, [sp, #22]
 8009a98:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8009a9a:	ab21      	add	r3, sp, #132	; 0x84
 8009a9c:	a902      	add	r1, sp, #8
 8009a9e:	4628      	mov	r0, r5
 8009aa0:	9301      	str	r3, [sp, #4]
 8009aa2:	f001 fbb9 	bl	800b218 <_svfiprintf_r>
 8009aa6:	1c43      	adds	r3, r0, #1
 8009aa8:	bfbc      	itt	lt
 8009aaa:	238b      	movlt	r3, #139	; 0x8b
 8009aac:	602b      	strlt	r3, [r5, #0]
 8009aae:	2c00      	cmp	r4, #0
 8009ab0:	d0dd      	beq.n	8009a6e <sniprintf+0x16>
 8009ab2:	9b02      	ldr	r3, [sp, #8]
 8009ab4:	2200      	movs	r2, #0
 8009ab6:	701a      	strb	r2, [r3, #0]
 8009ab8:	e7d9      	b.n	8009a6e <sniprintf+0x16>
 8009aba:	bf00      	nop
 8009abc:	20000074 	.word	0x20000074

08009ac0 <__sread>:
 8009ac0:	b510      	push	{r4, lr}
 8009ac2:	460c      	mov	r4, r1
 8009ac4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009ac8:	f000 f894 	bl	8009bf4 <_read_r>
 8009acc:	2800      	cmp	r0, #0
 8009ace:	bfab      	itete	ge
 8009ad0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009ad2:	89a3      	ldrhlt	r3, [r4, #12]
 8009ad4:	181b      	addge	r3, r3, r0
 8009ad6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009ada:	bfac      	ite	ge
 8009adc:	6563      	strge	r3, [r4, #84]	; 0x54
 8009ade:	81a3      	strhlt	r3, [r4, #12]
 8009ae0:	bd10      	pop	{r4, pc}

08009ae2 <__swrite>:
 8009ae2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009ae6:	461f      	mov	r7, r3
 8009ae8:	898b      	ldrh	r3, [r1, #12]
 8009aea:	05db      	lsls	r3, r3, #23
 8009aec:	4605      	mov	r5, r0
 8009aee:	460c      	mov	r4, r1
 8009af0:	4616      	mov	r6, r2
 8009af2:	d505      	bpl.n	8009b00 <__swrite+0x1e>
 8009af4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009af8:	2302      	movs	r3, #2
 8009afa:	2200      	movs	r2, #0
 8009afc:	f000 f868 	bl	8009bd0 <_lseek_r>
 8009b00:	89a3      	ldrh	r3, [r4, #12]
 8009b02:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009b06:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009b0a:	81a3      	strh	r3, [r4, #12]
 8009b0c:	4632      	mov	r2, r6
 8009b0e:	463b      	mov	r3, r7
 8009b10:	4628      	mov	r0, r5
 8009b12:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009b16:	f000 b88f 	b.w	8009c38 <_write_r>

08009b1a <__sseek>:
 8009b1a:	b510      	push	{r4, lr}
 8009b1c:	460c      	mov	r4, r1
 8009b1e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009b22:	f000 f855 	bl	8009bd0 <_lseek_r>
 8009b26:	1c43      	adds	r3, r0, #1
 8009b28:	89a3      	ldrh	r3, [r4, #12]
 8009b2a:	bf15      	itete	ne
 8009b2c:	6560      	strne	r0, [r4, #84]	; 0x54
 8009b2e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009b32:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009b36:	81a3      	strheq	r3, [r4, #12]
 8009b38:	bf18      	it	ne
 8009b3a:	81a3      	strhne	r3, [r4, #12]
 8009b3c:	bd10      	pop	{r4, pc}

08009b3e <__sclose>:
 8009b3e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009b42:	f000 b835 	b.w	8009bb0 <_close_r>

08009b46 <memmove>:
 8009b46:	4288      	cmp	r0, r1
 8009b48:	b510      	push	{r4, lr}
 8009b4a:	eb01 0402 	add.w	r4, r1, r2
 8009b4e:	d902      	bls.n	8009b56 <memmove+0x10>
 8009b50:	4284      	cmp	r4, r0
 8009b52:	4623      	mov	r3, r4
 8009b54:	d807      	bhi.n	8009b66 <memmove+0x20>
 8009b56:	1e43      	subs	r3, r0, #1
 8009b58:	42a1      	cmp	r1, r4
 8009b5a:	d008      	beq.n	8009b6e <memmove+0x28>
 8009b5c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009b60:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009b64:	e7f8      	b.n	8009b58 <memmove+0x12>
 8009b66:	4402      	add	r2, r0
 8009b68:	4601      	mov	r1, r0
 8009b6a:	428a      	cmp	r2, r1
 8009b6c:	d100      	bne.n	8009b70 <memmove+0x2a>
 8009b6e:	bd10      	pop	{r4, pc}
 8009b70:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009b74:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009b78:	e7f7      	b.n	8009b6a <memmove+0x24>

08009b7a <memset>:
 8009b7a:	4402      	add	r2, r0
 8009b7c:	4603      	mov	r3, r0
 8009b7e:	4293      	cmp	r3, r2
 8009b80:	d100      	bne.n	8009b84 <memset+0xa>
 8009b82:	4770      	bx	lr
 8009b84:	f803 1b01 	strb.w	r1, [r3], #1
 8009b88:	e7f9      	b.n	8009b7e <memset+0x4>

08009b8a <strcat>:
 8009b8a:	b510      	push	{r4, lr}
 8009b8c:	4602      	mov	r2, r0
 8009b8e:	7814      	ldrb	r4, [r2, #0]
 8009b90:	4613      	mov	r3, r2
 8009b92:	3201      	adds	r2, #1
 8009b94:	2c00      	cmp	r4, #0
 8009b96:	d1fa      	bne.n	8009b8e <strcat+0x4>
 8009b98:	3b01      	subs	r3, #1
 8009b9a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009b9e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009ba2:	2a00      	cmp	r2, #0
 8009ba4:	d1f9      	bne.n	8009b9a <strcat+0x10>
 8009ba6:	bd10      	pop	{r4, pc}

08009ba8 <_localeconv_r>:
 8009ba8:	4800      	ldr	r0, [pc, #0]	; (8009bac <_localeconv_r+0x4>)
 8009baa:	4770      	bx	lr
 8009bac:	20000168 	.word	0x20000168

08009bb0 <_close_r>:
 8009bb0:	b538      	push	{r3, r4, r5, lr}
 8009bb2:	4d06      	ldr	r5, [pc, #24]	; (8009bcc <_close_r+0x1c>)
 8009bb4:	2300      	movs	r3, #0
 8009bb6:	4604      	mov	r4, r0
 8009bb8:	4608      	mov	r0, r1
 8009bba:	602b      	str	r3, [r5, #0]
 8009bbc:	f7f9 facb 	bl	8003156 <_close>
 8009bc0:	1c43      	adds	r3, r0, #1
 8009bc2:	d102      	bne.n	8009bca <_close_r+0x1a>
 8009bc4:	682b      	ldr	r3, [r5, #0]
 8009bc6:	b103      	cbz	r3, 8009bca <_close_r+0x1a>
 8009bc8:	6023      	str	r3, [r4, #0]
 8009bca:	bd38      	pop	{r3, r4, r5, pc}
 8009bcc:	2000076c 	.word	0x2000076c

08009bd0 <_lseek_r>:
 8009bd0:	b538      	push	{r3, r4, r5, lr}
 8009bd2:	4d07      	ldr	r5, [pc, #28]	; (8009bf0 <_lseek_r+0x20>)
 8009bd4:	4604      	mov	r4, r0
 8009bd6:	4608      	mov	r0, r1
 8009bd8:	4611      	mov	r1, r2
 8009bda:	2200      	movs	r2, #0
 8009bdc:	602a      	str	r2, [r5, #0]
 8009bde:	461a      	mov	r2, r3
 8009be0:	f7f9 fae0 	bl	80031a4 <_lseek>
 8009be4:	1c43      	adds	r3, r0, #1
 8009be6:	d102      	bne.n	8009bee <_lseek_r+0x1e>
 8009be8:	682b      	ldr	r3, [r5, #0]
 8009bea:	b103      	cbz	r3, 8009bee <_lseek_r+0x1e>
 8009bec:	6023      	str	r3, [r4, #0]
 8009bee:	bd38      	pop	{r3, r4, r5, pc}
 8009bf0:	2000076c 	.word	0x2000076c

08009bf4 <_read_r>:
 8009bf4:	b538      	push	{r3, r4, r5, lr}
 8009bf6:	4d07      	ldr	r5, [pc, #28]	; (8009c14 <_read_r+0x20>)
 8009bf8:	4604      	mov	r4, r0
 8009bfa:	4608      	mov	r0, r1
 8009bfc:	4611      	mov	r1, r2
 8009bfe:	2200      	movs	r2, #0
 8009c00:	602a      	str	r2, [r5, #0]
 8009c02:	461a      	mov	r2, r3
 8009c04:	f7f9 fa6e 	bl	80030e4 <_read>
 8009c08:	1c43      	adds	r3, r0, #1
 8009c0a:	d102      	bne.n	8009c12 <_read_r+0x1e>
 8009c0c:	682b      	ldr	r3, [r5, #0]
 8009c0e:	b103      	cbz	r3, 8009c12 <_read_r+0x1e>
 8009c10:	6023      	str	r3, [r4, #0]
 8009c12:	bd38      	pop	{r3, r4, r5, pc}
 8009c14:	2000076c 	.word	0x2000076c

08009c18 <_sbrk_r>:
 8009c18:	b538      	push	{r3, r4, r5, lr}
 8009c1a:	4d06      	ldr	r5, [pc, #24]	; (8009c34 <_sbrk_r+0x1c>)
 8009c1c:	2300      	movs	r3, #0
 8009c1e:	4604      	mov	r4, r0
 8009c20:	4608      	mov	r0, r1
 8009c22:	602b      	str	r3, [r5, #0]
 8009c24:	f7f9 facc 	bl	80031c0 <_sbrk>
 8009c28:	1c43      	adds	r3, r0, #1
 8009c2a:	d102      	bne.n	8009c32 <_sbrk_r+0x1a>
 8009c2c:	682b      	ldr	r3, [r5, #0]
 8009c2e:	b103      	cbz	r3, 8009c32 <_sbrk_r+0x1a>
 8009c30:	6023      	str	r3, [r4, #0]
 8009c32:	bd38      	pop	{r3, r4, r5, pc}
 8009c34:	2000076c 	.word	0x2000076c

08009c38 <_write_r>:
 8009c38:	b538      	push	{r3, r4, r5, lr}
 8009c3a:	4d07      	ldr	r5, [pc, #28]	; (8009c58 <_write_r+0x20>)
 8009c3c:	4604      	mov	r4, r0
 8009c3e:	4608      	mov	r0, r1
 8009c40:	4611      	mov	r1, r2
 8009c42:	2200      	movs	r2, #0
 8009c44:	602a      	str	r2, [r5, #0]
 8009c46:	461a      	mov	r2, r3
 8009c48:	f7f9 fa69 	bl	800311e <_write>
 8009c4c:	1c43      	adds	r3, r0, #1
 8009c4e:	d102      	bne.n	8009c56 <_write_r+0x1e>
 8009c50:	682b      	ldr	r3, [r5, #0]
 8009c52:	b103      	cbz	r3, 8009c56 <_write_r+0x1e>
 8009c54:	6023      	str	r3, [r4, #0]
 8009c56:	bd38      	pop	{r3, r4, r5, pc}
 8009c58:	2000076c 	.word	0x2000076c

08009c5c <__errno>:
 8009c5c:	4b01      	ldr	r3, [pc, #4]	; (8009c64 <__errno+0x8>)
 8009c5e:	6818      	ldr	r0, [r3, #0]
 8009c60:	4770      	bx	lr
 8009c62:	bf00      	nop
 8009c64:	20000074 	.word	0x20000074

08009c68 <__libc_init_array>:
 8009c68:	b570      	push	{r4, r5, r6, lr}
 8009c6a:	4d0d      	ldr	r5, [pc, #52]	; (8009ca0 <__libc_init_array+0x38>)
 8009c6c:	4c0d      	ldr	r4, [pc, #52]	; (8009ca4 <__libc_init_array+0x3c>)
 8009c6e:	1b64      	subs	r4, r4, r5
 8009c70:	10a4      	asrs	r4, r4, #2
 8009c72:	2600      	movs	r6, #0
 8009c74:	42a6      	cmp	r6, r4
 8009c76:	d109      	bne.n	8009c8c <__libc_init_array+0x24>
 8009c78:	4d0b      	ldr	r5, [pc, #44]	; (8009ca8 <__libc_init_array+0x40>)
 8009c7a:	4c0c      	ldr	r4, [pc, #48]	; (8009cac <__libc_init_array+0x44>)
 8009c7c:	f001 ff86 	bl	800bb8c <_init>
 8009c80:	1b64      	subs	r4, r4, r5
 8009c82:	10a4      	asrs	r4, r4, #2
 8009c84:	2600      	movs	r6, #0
 8009c86:	42a6      	cmp	r6, r4
 8009c88:	d105      	bne.n	8009c96 <__libc_init_array+0x2e>
 8009c8a:	bd70      	pop	{r4, r5, r6, pc}
 8009c8c:	f855 3b04 	ldr.w	r3, [r5], #4
 8009c90:	4798      	blx	r3
 8009c92:	3601      	adds	r6, #1
 8009c94:	e7ee      	b.n	8009c74 <__libc_init_array+0xc>
 8009c96:	f855 3b04 	ldr.w	r3, [r5], #4
 8009c9a:	4798      	blx	r3
 8009c9c:	3601      	adds	r6, #1
 8009c9e:	e7f2      	b.n	8009c86 <__libc_init_array+0x1e>
 8009ca0:	0800dd08 	.word	0x0800dd08
 8009ca4:	0800dd08 	.word	0x0800dd08
 8009ca8:	0800dd08 	.word	0x0800dd08
 8009cac:	0800dd0c 	.word	0x0800dd0c

08009cb0 <__retarget_lock_init_recursive>:
 8009cb0:	4770      	bx	lr

08009cb2 <__retarget_lock_acquire_recursive>:
 8009cb2:	4770      	bx	lr

08009cb4 <__retarget_lock_release_recursive>:
 8009cb4:	4770      	bx	lr

08009cb6 <memcpy>:
 8009cb6:	440a      	add	r2, r1
 8009cb8:	4291      	cmp	r1, r2
 8009cba:	f100 33ff 	add.w	r3, r0, #4294967295
 8009cbe:	d100      	bne.n	8009cc2 <memcpy+0xc>
 8009cc0:	4770      	bx	lr
 8009cc2:	b510      	push	{r4, lr}
 8009cc4:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009cc8:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009ccc:	4291      	cmp	r1, r2
 8009cce:	d1f9      	bne.n	8009cc4 <memcpy+0xe>
 8009cd0:	bd10      	pop	{r4, pc}

08009cd2 <abort>:
 8009cd2:	b508      	push	{r3, lr}
 8009cd4:	2006      	movs	r0, #6
 8009cd6:	f001 fe4d 	bl	800b974 <raise>
 8009cda:	2001      	movs	r0, #1
 8009cdc:	f7f9 f9f8 	bl	80030d0 <_exit>

08009ce0 <quorem>:
 8009ce0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ce4:	6903      	ldr	r3, [r0, #16]
 8009ce6:	690c      	ldr	r4, [r1, #16]
 8009ce8:	42a3      	cmp	r3, r4
 8009cea:	4607      	mov	r7, r0
 8009cec:	db7e      	blt.n	8009dec <quorem+0x10c>
 8009cee:	3c01      	subs	r4, #1
 8009cf0:	f101 0814 	add.w	r8, r1, #20
 8009cf4:	f100 0514 	add.w	r5, r0, #20
 8009cf8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009cfc:	9301      	str	r3, [sp, #4]
 8009cfe:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009d02:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009d06:	3301      	adds	r3, #1
 8009d08:	429a      	cmp	r2, r3
 8009d0a:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8009d0e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009d12:	fbb2 f6f3 	udiv	r6, r2, r3
 8009d16:	d331      	bcc.n	8009d7c <quorem+0x9c>
 8009d18:	f04f 0e00 	mov.w	lr, #0
 8009d1c:	4640      	mov	r0, r8
 8009d1e:	46ac      	mov	ip, r5
 8009d20:	46f2      	mov	sl, lr
 8009d22:	f850 2b04 	ldr.w	r2, [r0], #4
 8009d26:	b293      	uxth	r3, r2
 8009d28:	fb06 e303 	mla	r3, r6, r3, lr
 8009d2c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8009d30:	0c1a      	lsrs	r2, r3, #16
 8009d32:	b29b      	uxth	r3, r3
 8009d34:	ebaa 0303 	sub.w	r3, sl, r3
 8009d38:	f8dc a000 	ldr.w	sl, [ip]
 8009d3c:	fa13 f38a 	uxtah	r3, r3, sl
 8009d40:	fb06 220e 	mla	r2, r6, lr, r2
 8009d44:	9300      	str	r3, [sp, #0]
 8009d46:	9b00      	ldr	r3, [sp, #0]
 8009d48:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8009d4c:	b292      	uxth	r2, r2
 8009d4e:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8009d52:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009d56:	f8bd 3000 	ldrh.w	r3, [sp]
 8009d5a:	4581      	cmp	r9, r0
 8009d5c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009d60:	f84c 3b04 	str.w	r3, [ip], #4
 8009d64:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8009d68:	d2db      	bcs.n	8009d22 <quorem+0x42>
 8009d6a:	f855 300b 	ldr.w	r3, [r5, fp]
 8009d6e:	b92b      	cbnz	r3, 8009d7c <quorem+0x9c>
 8009d70:	9b01      	ldr	r3, [sp, #4]
 8009d72:	3b04      	subs	r3, #4
 8009d74:	429d      	cmp	r5, r3
 8009d76:	461a      	mov	r2, r3
 8009d78:	d32c      	bcc.n	8009dd4 <quorem+0xf4>
 8009d7a:	613c      	str	r4, [r7, #16]
 8009d7c:	4638      	mov	r0, r7
 8009d7e:	f001 f8f1 	bl	800af64 <__mcmp>
 8009d82:	2800      	cmp	r0, #0
 8009d84:	db22      	blt.n	8009dcc <quorem+0xec>
 8009d86:	3601      	adds	r6, #1
 8009d88:	4629      	mov	r1, r5
 8009d8a:	2000      	movs	r0, #0
 8009d8c:	f858 2b04 	ldr.w	r2, [r8], #4
 8009d90:	f8d1 c000 	ldr.w	ip, [r1]
 8009d94:	b293      	uxth	r3, r2
 8009d96:	1ac3      	subs	r3, r0, r3
 8009d98:	0c12      	lsrs	r2, r2, #16
 8009d9a:	fa13 f38c 	uxtah	r3, r3, ip
 8009d9e:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8009da2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009da6:	b29b      	uxth	r3, r3
 8009da8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009dac:	45c1      	cmp	r9, r8
 8009dae:	f841 3b04 	str.w	r3, [r1], #4
 8009db2:	ea4f 4022 	mov.w	r0, r2, asr #16
 8009db6:	d2e9      	bcs.n	8009d8c <quorem+0xac>
 8009db8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009dbc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8009dc0:	b922      	cbnz	r2, 8009dcc <quorem+0xec>
 8009dc2:	3b04      	subs	r3, #4
 8009dc4:	429d      	cmp	r5, r3
 8009dc6:	461a      	mov	r2, r3
 8009dc8:	d30a      	bcc.n	8009de0 <quorem+0x100>
 8009dca:	613c      	str	r4, [r7, #16]
 8009dcc:	4630      	mov	r0, r6
 8009dce:	b003      	add	sp, #12
 8009dd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009dd4:	6812      	ldr	r2, [r2, #0]
 8009dd6:	3b04      	subs	r3, #4
 8009dd8:	2a00      	cmp	r2, #0
 8009dda:	d1ce      	bne.n	8009d7a <quorem+0x9a>
 8009ddc:	3c01      	subs	r4, #1
 8009dde:	e7c9      	b.n	8009d74 <quorem+0x94>
 8009de0:	6812      	ldr	r2, [r2, #0]
 8009de2:	3b04      	subs	r3, #4
 8009de4:	2a00      	cmp	r2, #0
 8009de6:	d1f0      	bne.n	8009dca <quorem+0xea>
 8009de8:	3c01      	subs	r4, #1
 8009dea:	e7eb      	b.n	8009dc4 <quorem+0xe4>
 8009dec:	2000      	movs	r0, #0
 8009dee:	e7ee      	b.n	8009dce <quorem+0xee>

08009df0 <_dtoa_r>:
 8009df0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009df4:	ed2d 8b04 	vpush	{d8-d9}
 8009df8:	69c5      	ldr	r5, [r0, #28]
 8009dfa:	b093      	sub	sp, #76	; 0x4c
 8009dfc:	ed8d 0b02 	vstr	d0, [sp, #8]
 8009e00:	ec57 6b10 	vmov	r6, r7, d0
 8009e04:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8009e08:	9107      	str	r1, [sp, #28]
 8009e0a:	4604      	mov	r4, r0
 8009e0c:	920a      	str	r2, [sp, #40]	; 0x28
 8009e0e:	930d      	str	r3, [sp, #52]	; 0x34
 8009e10:	b975      	cbnz	r5, 8009e30 <_dtoa_r+0x40>
 8009e12:	2010      	movs	r0, #16
 8009e14:	f7ff f818 	bl	8008e48 <malloc>
 8009e18:	4602      	mov	r2, r0
 8009e1a:	61e0      	str	r0, [r4, #28]
 8009e1c:	b920      	cbnz	r0, 8009e28 <_dtoa_r+0x38>
 8009e1e:	4bae      	ldr	r3, [pc, #696]	; (800a0d8 <_dtoa_r+0x2e8>)
 8009e20:	21ef      	movs	r1, #239	; 0xef
 8009e22:	48ae      	ldr	r0, [pc, #696]	; (800a0dc <_dtoa_r+0x2ec>)
 8009e24:	f7fe fff2 	bl	8008e0c <__assert_func>
 8009e28:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8009e2c:	6005      	str	r5, [r0, #0]
 8009e2e:	60c5      	str	r5, [r0, #12]
 8009e30:	69e3      	ldr	r3, [r4, #28]
 8009e32:	6819      	ldr	r1, [r3, #0]
 8009e34:	b151      	cbz	r1, 8009e4c <_dtoa_r+0x5c>
 8009e36:	685a      	ldr	r2, [r3, #4]
 8009e38:	604a      	str	r2, [r1, #4]
 8009e3a:	2301      	movs	r3, #1
 8009e3c:	4093      	lsls	r3, r2
 8009e3e:	608b      	str	r3, [r1, #8]
 8009e40:	4620      	mov	r0, r4
 8009e42:	f000 fe53 	bl	800aaec <_Bfree>
 8009e46:	69e3      	ldr	r3, [r4, #28]
 8009e48:	2200      	movs	r2, #0
 8009e4a:	601a      	str	r2, [r3, #0]
 8009e4c:	1e3b      	subs	r3, r7, #0
 8009e4e:	bfbb      	ittet	lt
 8009e50:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8009e54:	9303      	strlt	r3, [sp, #12]
 8009e56:	2300      	movge	r3, #0
 8009e58:	2201      	movlt	r2, #1
 8009e5a:	bfac      	ite	ge
 8009e5c:	f8c8 3000 	strge.w	r3, [r8]
 8009e60:	f8c8 2000 	strlt.w	r2, [r8]
 8009e64:	4b9e      	ldr	r3, [pc, #632]	; (800a0e0 <_dtoa_r+0x2f0>)
 8009e66:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8009e6a:	ea33 0308 	bics.w	r3, r3, r8
 8009e6e:	d11b      	bne.n	8009ea8 <_dtoa_r+0xb8>
 8009e70:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009e72:	f242 730f 	movw	r3, #9999	; 0x270f
 8009e76:	6013      	str	r3, [r2, #0]
 8009e78:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8009e7c:	4333      	orrs	r3, r6
 8009e7e:	f000 8593 	beq.w	800a9a8 <_dtoa_r+0xbb8>
 8009e82:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009e84:	b963      	cbnz	r3, 8009ea0 <_dtoa_r+0xb0>
 8009e86:	4b97      	ldr	r3, [pc, #604]	; (800a0e4 <_dtoa_r+0x2f4>)
 8009e88:	e027      	b.n	8009eda <_dtoa_r+0xea>
 8009e8a:	4b97      	ldr	r3, [pc, #604]	; (800a0e8 <_dtoa_r+0x2f8>)
 8009e8c:	9300      	str	r3, [sp, #0]
 8009e8e:	3308      	adds	r3, #8
 8009e90:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009e92:	6013      	str	r3, [r2, #0]
 8009e94:	9800      	ldr	r0, [sp, #0]
 8009e96:	b013      	add	sp, #76	; 0x4c
 8009e98:	ecbd 8b04 	vpop	{d8-d9}
 8009e9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ea0:	4b90      	ldr	r3, [pc, #576]	; (800a0e4 <_dtoa_r+0x2f4>)
 8009ea2:	9300      	str	r3, [sp, #0]
 8009ea4:	3303      	adds	r3, #3
 8009ea6:	e7f3      	b.n	8009e90 <_dtoa_r+0xa0>
 8009ea8:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009eac:	2200      	movs	r2, #0
 8009eae:	ec51 0b17 	vmov	r0, r1, d7
 8009eb2:	eeb0 8a47 	vmov.f32	s16, s14
 8009eb6:	eef0 8a67 	vmov.f32	s17, s15
 8009eba:	2300      	movs	r3, #0
 8009ebc:	f7f6 fe24 	bl	8000b08 <__aeabi_dcmpeq>
 8009ec0:	4681      	mov	r9, r0
 8009ec2:	b160      	cbz	r0, 8009ede <_dtoa_r+0xee>
 8009ec4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009ec6:	2301      	movs	r3, #1
 8009ec8:	6013      	str	r3, [r2, #0]
 8009eca:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009ecc:	2b00      	cmp	r3, #0
 8009ece:	f000 8568 	beq.w	800a9a2 <_dtoa_r+0xbb2>
 8009ed2:	4b86      	ldr	r3, [pc, #536]	; (800a0ec <_dtoa_r+0x2fc>)
 8009ed4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009ed6:	6013      	str	r3, [r2, #0]
 8009ed8:	3b01      	subs	r3, #1
 8009eda:	9300      	str	r3, [sp, #0]
 8009edc:	e7da      	b.n	8009e94 <_dtoa_r+0xa4>
 8009ede:	aa10      	add	r2, sp, #64	; 0x40
 8009ee0:	a911      	add	r1, sp, #68	; 0x44
 8009ee2:	4620      	mov	r0, r4
 8009ee4:	eeb0 0a48 	vmov.f32	s0, s16
 8009ee8:	eef0 0a68 	vmov.f32	s1, s17
 8009eec:	f001 f8e0 	bl	800b0b0 <__d2b>
 8009ef0:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8009ef4:	4682      	mov	sl, r0
 8009ef6:	2d00      	cmp	r5, #0
 8009ef8:	d07f      	beq.n	8009ffa <_dtoa_r+0x20a>
 8009efa:	ee18 3a90 	vmov	r3, s17
 8009efe:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009f02:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8009f06:	ec51 0b18 	vmov	r0, r1, d8
 8009f0a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8009f0e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8009f12:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8009f16:	4619      	mov	r1, r3
 8009f18:	2200      	movs	r2, #0
 8009f1a:	4b75      	ldr	r3, [pc, #468]	; (800a0f0 <_dtoa_r+0x300>)
 8009f1c:	f7f6 f9d4 	bl	80002c8 <__aeabi_dsub>
 8009f20:	a367      	add	r3, pc, #412	; (adr r3, 800a0c0 <_dtoa_r+0x2d0>)
 8009f22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f26:	f7f6 fb87 	bl	8000638 <__aeabi_dmul>
 8009f2a:	a367      	add	r3, pc, #412	; (adr r3, 800a0c8 <_dtoa_r+0x2d8>)
 8009f2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f30:	f7f6 f9cc 	bl	80002cc <__adddf3>
 8009f34:	4606      	mov	r6, r0
 8009f36:	4628      	mov	r0, r5
 8009f38:	460f      	mov	r7, r1
 8009f3a:	f7f6 fb13 	bl	8000564 <__aeabi_i2d>
 8009f3e:	a364      	add	r3, pc, #400	; (adr r3, 800a0d0 <_dtoa_r+0x2e0>)
 8009f40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f44:	f7f6 fb78 	bl	8000638 <__aeabi_dmul>
 8009f48:	4602      	mov	r2, r0
 8009f4a:	460b      	mov	r3, r1
 8009f4c:	4630      	mov	r0, r6
 8009f4e:	4639      	mov	r1, r7
 8009f50:	f7f6 f9bc 	bl	80002cc <__adddf3>
 8009f54:	4606      	mov	r6, r0
 8009f56:	460f      	mov	r7, r1
 8009f58:	f7f6 fe1e 	bl	8000b98 <__aeabi_d2iz>
 8009f5c:	2200      	movs	r2, #0
 8009f5e:	4683      	mov	fp, r0
 8009f60:	2300      	movs	r3, #0
 8009f62:	4630      	mov	r0, r6
 8009f64:	4639      	mov	r1, r7
 8009f66:	f7f6 fdd9 	bl	8000b1c <__aeabi_dcmplt>
 8009f6a:	b148      	cbz	r0, 8009f80 <_dtoa_r+0x190>
 8009f6c:	4658      	mov	r0, fp
 8009f6e:	f7f6 faf9 	bl	8000564 <__aeabi_i2d>
 8009f72:	4632      	mov	r2, r6
 8009f74:	463b      	mov	r3, r7
 8009f76:	f7f6 fdc7 	bl	8000b08 <__aeabi_dcmpeq>
 8009f7a:	b908      	cbnz	r0, 8009f80 <_dtoa_r+0x190>
 8009f7c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009f80:	f1bb 0f16 	cmp.w	fp, #22
 8009f84:	d857      	bhi.n	800a036 <_dtoa_r+0x246>
 8009f86:	4b5b      	ldr	r3, [pc, #364]	; (800a0f4 <_dtoa_r+0x304>)
 8009f88:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8009f8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f90:	ec51 0b18 	vmov	r0, r1, d8
 8009f94:	f7f6 fdc2 	bl	8000b1c <__aeabi_dcmplt>
 8009f98:	2800      	cmp	r0, #0
 8009f9a:	d04e      	beq.n	800a03a <_dtoa_r+0x24a>
 8009f9c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009fa0:	2300      	movs	r3, #0
 8009fa2:	930c      	str	r3, [sp, #48]	; 0x30
 8009fa4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009fa6:	1b5b      	subs	r3, r3, r5
 8009fa8:	1e5a      	subs	r2, r3, #1
 8009faa:	bf45      	ittet	mi
 8009fac:	f1c3 0301 	rsbmi	r3, r3, #1
 8009fb0:	9305      	strmi	r3, [sp, #20]
 8009fb2:	2300      	movpl	r3, #0
 8009fb4:	2300      	movmi	r3, #0
 8009fb6:	9206      	str	r2, [sp, #24]
 8009fb8:	bf54      	ite	pl
 8009fba:	9305      	strpl	r3, [sp, #20]
 8009fbc:	9306      	strmi	r3, [sp, #24]
 8009fbe:	f1bb 0f00 	cmp.w	fp, #0
 8009fc2:	db3c      	blt.n	800a03e <_dtoa_r+0x24e>
 8009fc4:	9b06      	ldr	r3, [sp, #24]
 8009fc6:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8009fca:	445b      	add	r3, fp
 8009fcc:	9306      	str	r3, [sp, #24]
 8009fce:	2300      	movs	r3, #0
 8009fd0:	9308      	str	r3, [sp, #32]
 8009fd2:	9b07      	ldr	r3, [sp, #28]
 8009fd4:	2b09      	cmp	r3, #9
 8009fd6:	d868      	bhi.n	800a0aa <_dtoa_r+0x2ba>
 8009fd8:	2b05      	cmp	r3, #5
 8009fda:	bfc4      	itt	gt
 8009fdc:	3b04      	subgt	r3, #4
 8009fde:	9307      	strgt	r3, [sp, #28]
 8009fe0:	9b07      	ldr	r3, [sp, #28]
 8009fe2:	f1a3 0302 	sub.w	r3, r3, #2
 8009fe6:	bfcc      	ite	gt
 8009fe8:	2500      	movgt	r5, #0
 8009fea:	2501      	movle	r5, #1
 8009fec:	2b03      	cmp	r3, #3
 8009fee:	f200 8085 	bhi.w	800a0fc <_dtoa_r+0x30c>
 8009ff2:	e8df f003 	tbb	[pc, r3]
 8009ff6:	3b2e      	.short	0x3b2e
 8009ff8:	5839      	.short	0x5839
 8009ffa:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8009ffe:	441d      	add	r5, r3
 800a000:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800a004:	2b20      	cmp	r3, #32
 800a006:	bfc1      	itttt	gt
 800a008:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800a00c:	fa08 f803 	lslgt.w	r8, r8, r3
 800a010:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 800a014:	fa26 f303 	lsrgt.w	r3, r6, r3
 800a018:	bfd6      	itet	le
 800a01a:	f1c3 0320 	rsble	r3, r3, #32
 800a01e:	ea48 0003 	orrgt.w	r0, r8, r3
 800a022:	fa06 f003 	lslle.w	r0, r6, r3
 800a026:	f7f6 fa8d 	bl	8000544 <__aeabi_ui2d>
 800a02a:	2201      	movs	r2, #1
 800a02c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 800a030:	3d01      	subs	r5, #1
 800a032:	920e      	str	r2, [sp, #56]	; 0x38
 800a034:	e76f      	b.n	8009f16 <_dtoa_r+0x126>
 800a036:	2301      	movs	r3, #1
 800a038:	e7b3      	b.n	8009fa2 <_dtoa_r+0x1b2>
 800a03a:	900c      	str	r0, [sp, #48]	; 0x30
 800a03c:	e7b2      	b.n	8009fa4 <_dtoa_r+0x1b4>
 800a03e:	9b05      	ldr	r3, [sp, #20]
 800a040:	eba3 030b 	sub.w	r3, r3, fp
 800a044:	9305      	str	r3, [sp, #20]
 800a046:	f1cb 0300 	rsb	r3, fp, #0
 800a04a:	9308      	str	r3, [sp, #32]
 800a04c:	2300      	movs	r3, #0
 800a04e:	930b      	str	r3, [sp, #44]	; 0x2c
 800a050:	e7bf      	b.n	8009fd2 <_dtoa_r+0x1e2>
 800a052:	2300      	movs	r3, #0
 800a054:	9309      	str	r3, [sp, #36]	; 0x24
 800a056:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a058:	2b00      	cmp	r3, #0
 800a05a:	dc52      	bgt.n	800a102 <_dtoa_r+0x312>
 800a05c:	2301      	movs	r3, #1
 800a05e:	9301      	str	r3, [sp, #4]
 800a060:	9304      	str	r3, [sp, #16]
 800a062:	461a      	mov	r2, r3
 800a064:	920a      	str	r2, [sp, #40]	; 0x28
 800a066:	e00b      	b.n	800a080 <_dtoa_r+0x290>
 800a068:	2301      	movs	r3, #1
 800a06a:	e7f3      	b.n	800a054 <_dtoa_r+0x264>
 800a06c:	2300      	movs	r3, #0
 800a06e:	9309      	str	r3, [sp, #36]	; 0x24
 800a070:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a072:	445b      	add	r3, fp
 800a074:	9301      	str	r3, [sp, #4]
 800a076:	3301      	adds	r3, #1
 800a078:	2b01      	cmp	r3, #1
 800a07a:	9304      	str	r3, [sp, #16]
 800a07c:	bfb8      	it	lt
 800a07e:	2301      	movlt	r3, #1
 800a080:	69e0      	ldr	r0, [r4, #28]
 800a082:	2100      	movs	r1, #0
 800a084:	2204      	movs	r2, #4
 800a086:	f102 0614 	add.w	r6, r2, #20
 800a08a:	429e      	cmp	r6, r3
 800a08c:	d93d      	bls.n	800a10a <_dtoa_r+0x31a>
 800a08e:	6041      	str	r1, [r0, #4]
 800a090:	4620      	mov	r0, r4
 800a092:	f000 fceb 	bl	800aa6c <_Balloc>
 800a096:	9000      	str	r0, [sp, #0]
 800a098:	2800      	cmp	r0, #0
 800a09a:	d139      	bne.n	800a110 <_dtoa_r+0x320>
 800a09c:	4b16      	ldr	r3, [pc, #88]	; (800a0f8 <_dtoa_r+0x308>)
 800a09e:	4602      	mov	r2, r0
 800a0a0:	f240 11af 	movw	r1, #431	; 0x1af
 800a0a4:	e6bd      	b.n	8009e22 <_dtoa_r+0x32>
 800a0a6:	2301      	movs	r3, #1
 800a0a8:	e7e1      	b.n	800a06e <_dtoa_r+0x27e>
 800a0aa:	2501      	movs	r5, #1
 800a0ac:	2300      	movs	r3, #0
 800a0ae:	9307      	str	r3, [sp, #28]
 800a0b0:	9509      	str	r5, [sp, #36]	; 0x24
 800a0b2:	f04f 33ff 	mov.w	r3, #4294967295
 800a0b6:	9301      	str	r3, [sp, #4]
 800a0b8:	9304      	str	r3, [sp, #16]
 800a0ba:	2200      	movs	r2, #0
 800a0bc:	2312      	movs	r3, #18
 800a0be:	e7d1      	b.n	800a064 <_dtoa_r+0x274>
 800a0c0:	636f4361 	.word	0x636f4361
 800a0c4:	3fd287a7 	.word	0x3fd287a7
 800a0c8:	8b60c8b3 	.word	0x8b60c8b3
 800a0cc:	3fc68a28 	.word	0x3fc68a28
 800a0d0:	509f79fb 	.word	0x509f79fb
 800a0d4:	3fd34413 	.word	0x3fd34413
 800a0d8:	0800da09 	.word	0x0800da09
 800a0dc:	0800da20 	.word	0x0800da20
 800a0e0:	7ff00000 	.word	0x7ff00000
 800a0e4:	0800da05 	.word	0x0800da05
 800a0e8:	0800d9fc 	.word	0x0800d9fc
 800a0ec:	0800d9d9 	.word	0x0800d9d9
 800a0f0:	3ff80000 	.word	0x3ff80000
 800a0f4:	0800db10 	.word	0x0800db10
 800a0f8:	0800da78 	.word	0x0800da78
 800a0fc:	2301      	movs	r3, #1
 800a0fe:	9309      	str	r3, [sp, #36]	; 0x24
 800a100:	e7d7      	b.n	800a0b2 <_dtoa_r+0x2c2>
 800a102:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a104:	9301      	str	r3, [sp, #4]
 800a106:	9304      	str	r3, [sp, #16]
 800a108:	e7ba      	b.n	800a080 <_dtoa_r+0x290>
 800a10a:	3101      	adds	r1, #1
 800a10c:	0052      	lsls	r2, r2, #1
 800a10e:	e7ba      	b.n	800a086 <_dtoa_r+0x296>
 800a110:	69e3      	ldr	r3, [r4, #28]
 800a112:	9a00      	ldr	r2, [sp, #0]
 800a114:	601a      	str	r2, [r3, #0]
 800a116:	9b04      	ldr	r3, [sp, #16]
 800a118:	2b0e      	cmp	r3, #14
 800a11a:	f200 80a8 	bhi.w	800a26e <_dtoa_r+0x47e>
 800a11e:	2d00      	cmp	r5, #0
 800a120:	f000 80a5 	beq.w	800a26e <_dtoa_r+0x47e>
 800a124:	f1bb 0f00 	cmp.w	fp, #0
 800a128:	dd38      	ble.n	800a19c <_dtoa_r+0x3ac>
 800a12a:	4bc0      	ldr	r3, [pc, #768]	; (800a42c <_dtoa_r+0x63c>)
 800a12c:	f00b 020f 	and.w	r2, fp, #15
 800a130:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a134:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800a138:	e9d3 6700 	ldrd	r6, r7, [r3]
 800a13c:	ea4f 182b 	mov.w	r8, fp, asr #4
 800a140:	d019      	beq.n	800a176 <_dtoa_r+0x386>
 800a142:	4bbb      	ldr	r3, [pc, #748]	; (800a430 <_dtoa_r+0x640>)
 800a144:	ec51 0b18 	vmov	r0, r1, d8
 800a148:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800a14c:	f7f6 fb9e 	bl	800088c <__aeabi_ddiv>
 800a150:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a154:	f008 080f 	and.w	r8, r8, #15
 800a158:	2503      	movs	r5, #3
 800a15a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 800a430 <_dtoa_r+0x640>
 800a15e:	f1b8 0f00 	cmp.w	r8, #0
 800a162:	d10a      	bne.n	800a17a <_dtoa_r+0x38a>
 800a164:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a168:	4632      	mov	r2, r6
 800a16a:	463b      	mov	r3, r7
 800a16c:	f7f6 fb8e 	bl	800088c <__aeabi_ddiv>
 800a170:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a174:	e02b      	b.n	800a1ce <_dtoa_r+0x3de>
 800a176:	2502      	movs	r5, #2
 800a178:	e7ef      	b.n	800a15a <_dtoa_r+0x36a>
 800a17a:	f018 0f01 	tst.w	r8, #1
 800a17e:	d008      	beq.n	800a192 <_dtoa_r+0x3a2>
 800a180:	4630      	mov	r0, r6
 800a182:	4639      	mov	r1, r7
 800a184:	e9d9 2300 	ldrd	r2, r3, [r9]
 800a188:	f7f6 fa56 	bl	8000638 <__aeabi_dmul>
 800a18c:	3501      	adds	r5, #1
 800a18e:	4606      	mov	r6, r0
 800a190:	460f      	mov	r7, r1
 800a192:	ea4f 0868 	mov.w	r8, r8, asr #1
 800a196:	f109 0908 	add.w	r9, r9, #8
 800a19a:	e7e0      	b.n	800a15e <_dtoa_r+0x36e>
 800a19c:	f000 809f 	beq.w	800a2de <_dtoa_r+0x4ee>
 800a1a0:	f1cb 0600 	rsb	r6, fp, #0
 800a1a4:	4ba1      	ldr	r3, [pc, #644]	; (800a42c <_dtoa_r+0x63c>)
 800a1a6:	4fa2      	ldr	r7, [pc, #648]	; (800a430 <_dtoa_r+0x640>)
 800a1a8:	f006 020f 	and.w	r2, r6, #15
 800a1ac:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800a1b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1b4:	ec51 0b18 	vmov	r0, r1, d8
 800a1b8:	f7f6 fa3e 	bl	8000638 <__aeabi_dmul>
 800a1bc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a1c0:	1136      	asrs	r6, r6, #4
 800a1c2:	2300      	movs	r3, #0
 800a1c4:	2502      	movs	r5, #2
 800a1c6:	2e00      	cmp	r6, #0
 800a1c8:	d17e      	bne.n	800a2c8 <_dtoa_r+0x4d8>
 800a1ca:	2b00      	cmp	r3, #0
 800a1cc:	d1d0      	bne.n	800a170 <_dtoa_r+0x380>
 800a1ce:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a1d0:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800a1d4:	2b00      	cmp	r3, #0
 800a1d6:	f000 8084 	beq.w	800a2e2 <_dtoa_r+0x4f2>
 800a1da:	4b96      	ldr	r3, [pc, #600]	; (800a434 <_dtoa_r+0x644>)
 800a1dc:	2200      	movs	r2, #0
 800a1de:	4640      	mov	r0, r8
 800a1e0:	4649      	mov	r1, r9
 800a1e2:	f7f6 fc9b 	bl	8000b1c <__aeabi_dcmplt>
 800a1e6:	2800      	cmp	r0, #0
 800a1e8:	d07b      	beq.n	800a2e2 <_dtoa_r+0x4f2>
 800a1ea:	9b04      	ldr	r3, [sp, #16]
 800a1ec:	2b00      	cmp	r3, #0
 800a1ee:	d078      	beq.n	800a2e2 <_dtoa_r+0x4f2>
 800a1f0:	9b01      	ldr	r3, [sp, #4]
 800a1f2:	2b00      	cmp	r3, #0
 800a1f4:	dd39      	ble.n	800a26a <_dtoa_r+0x47a>
 800a1f6:	4b90      	ldr	r3, [pc, #576]	; (800a438 <_dtoa_r+0x648>)
 800a1f8:	2200      	movs	r2, #0
 800a1fa:	4640      	mov	r0, r8
 800a1fc:	4649      	mov	r1, r9
 800a1fe:	f7f6 fa1b 	bl	8000638 <__aeabi_dmul>
 800a202:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a206:	9e01      	ldr	r6, [sp, #4]
 800a208:	f10b 37ff 	add.w	r7, fp, #4294967295
 800a20c:	3501      	adds	r5, #1
 800a20e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800a212:	4628      	mov	r0, r5
 800a214:	f7f6 f9a6 	bl	8000564 <__aeabi_i2d>
 800a218:	4642      	mov	r2, r8
 800a21a:	464b      	mov	r3, r9
 800a21c:	f7f6 fa0c 	bl	8000638 <__aeabi_dmul>
 800a220:	4b86      	ldr	r3, [pc, #536]	; (800a43c <_dtoa_r+0x64c>)
 800a222:	2200      	movs	r2, #0
 800a224:	f7f6 f852 	bl	80002cc <__adddf3>
 800a228:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800a22c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a230:	9303      	str	r3, [sp, #12]
 800a232:	2e00      	cmp	r6, #0
 800a234:	d158      	bne.n	800a2e8 <_dtoa_r+0x4f8>
 800a236:	4b82      	ldr	r3, [pc, #520]	; (800a440 <_dtoa_r+0x650>)
 800a238:	2200      	movs	r2, #0
 800a23a:	4640      	mov	r0, r8
 800a23c:	4649      	mov	r1, r9
 800a23e:	f7f6 f843 	bl	80002c8 <__aeabi_dsub>
 800a242:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a246:	4680      	mov	r8, r0
 800a248:	4689      	mov	r9, r1
 800a24a:	f7f6 fc85 	bl	8000b58 <__aeabi_dcmpgt>
 800a24e:	2800      	cmp	r0, #0
 800a250:	f040 8296 	bne.w	800a780 <_dtoa_r+0x990>
 800a254:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800a258:	4640      	mov	r0, r8
 800a25a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a25e:	4649      	mov	r1, r9
 800a260:	f7f6 fc5c 	bl	8000b1c <__aeabi_dcmplt>
 800a264:	2800      	cmp	r0, #0
 800a266:	f040 8289 	bne.w	800a77c <_dtoa_r+0x98c>
 800a26a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800a26e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800a270:	2b00      	cmp	r3, #0
 800a272:	f2c0 814e 	blt.w	800a512 <_dtoa_r+0x722>
 800a276:	f1bb 0f0e 	cmp.w	fp, #14
 800a27a:	f300 814a 	bgt.w	800a512 <_dtoa_r+0x722>
 800a27e:	4b6b      	ldr	r3, [pc, #428]	; (800a42c <_dtoa_r+0x63c>)
 800a280:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800a284:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a288:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a28a:	2b00      	cmp	r3, #0
 800a28c:	f280 80dc 	bge.w	800a448 <_dtoa_r+0x658>
 800a290:	9b04      	ldr	r3, [sp, #16]
 800a292:	2b00      	cmp	r3, #0
 800a294:	f300 80d8 	bgt.w	800a448 <_dtoa_r+0x658>
 800a298:	f040 826f 	bne.w	800a77a <_dtoa_r+0x98a>
 800a29c:	4b68      	ldr	r3, [pc, #416]	; (800a440 <_dtoa_r+0x650>)
 800a29e:	2200      	movs	r2, #0
 800a2a0:	4640      	mov	r0, r8
 800a2a2:	4649      	mov	r1, r9
 800a2a4:	f7f6 f9c8 	bl	8000638 <__aeabi_dmul>
 800a2a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a2ac:	f7f6 fc4a 	bl	8000b44 <__aeabi_dcmpge>
 800a2b0:	9e04      	ldr	r6, [sp, #16]
 800a2b2:	4637      	mov	r7, r6
 800a2b4:	2800      	cmp	r0, #0
 800a2b6:	f040 8245 	bne.w	800a744 <_dtoa_r+0x954>
 800a2ba:	9d00      	ldr	r5, [sp, #0]
 800a2bc:	2331      	movs	r3, #49	; 0x31
 800a2be:	f805 3b01 	strb.w	r3, [r5], #1
 800a2c2:	f10b 0b01 	add.w	fp, fp, #1
 800a2c6:	e241      	b.n	800a74c <_dtoa_r+0x95c>
 800a2c8:	07f2      	lsls	r2, r6, #31
 800a2ca:	d505      	bpl.n	800a2d8 <_dtoa_r+0x4e8>
 800a2cc:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a2d0:	f7f6 f9b2 	bl	8000638 <__aeabi_dmul>
 800a2d4:	3501      	adds	r5, #1
 800a2d6:	2301      	movs	r3, #1
 800a2d8:	1076      	asrs	r6, r6, #1
 800a2da:	3708      	adds	r7, #8
 800a2dc:	e773      	b.n	800a1c6 <_dtoa_r+0x3d6>
 800a2de:	2502      	movs	r5, #2
 800a2e0:	e775      	b.n	800a1ce <_dtoa_r+0x3de>
 800a2e2:	9e04      	ldr	r6, [sp, #16]
 800a2e4:	465f      	mov	r7, fp
 800a2e6:	e792      	b.n	800a20e <_dtoa_r+0x41e>
 800a2e8:	9900      	ldr	r1, [sp, #0]
 800a2ea:	4b50      	ldr	r3, [pc, #320]	; (800a42c <_dtoa_r+0x63c>)
 800a2ec:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a2f0:	4431      	add	r1, r6
 800a2f2:	9102      	str	r1, [sp, #8]
 800a2f4:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a2f6:	eeb0 9a47 	vmov.f32	s18, s14
 800a2fa:	eef0 9a67 	vmov.f32	s19, s15
 800a2fe:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800a302:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800a306:	2900      	cmp	r1, #0
 800a308:	d044      	beq.n	800a394 <_dtoa_r+0x5a4>
 800a30a:	494e      	ldr	r1, [pc, #312]	; (800a444 <_dtoa_r+0x654>)
 800a30c:	2000      	movs	r0, #0
 800a30e:	f7f6 fabd 	bl	800088c <__aeabi_ddiv>
 800a312:	ec53 2b19 	vmov	r2, r3, d9
 800a316:	f7f5 ffd7 	bl	80002c8 <__aeabi_dsub>
 800a31a:	9d00      	ldr	r5, [sp, #0]
 800a31c:	ec41 0b19 	vmov	d9, r0, r1
 800a320:	4649      	mov	r1, r9
 800a322:	4640      	mov	r0, r8
 800a324:	f7f6 fc38 	bl	8000b98 <__aeabi_d2iz>
 800a328:	4606      	mov	r6, r0
 800a32a:	f7f6 f91b 	bl	8000564 <__aeabi_i2d>
 800a32e:	4602      	mov	r2, r0
 800a330:	460b      	mov	r3, r1
 800a332:	4640      	mov	r0, r8
 800a334:	4649      	mov	r1, r9
 800a336:	f7f5 ffc7 	bl	80002c8 <__aeabi_dsub>
 800a33a:	3630      	adds	r6, #48	; 0x30
 800a33c:	f805 6b01 	strb.w	r6, [r5], #1
 800a340:	ec53 2b19 	vmov	r2, r3, d9
 800a344:	4680      	mov	r8, r0
 800a346:	4689      	mov	r9, r1
 800a348:	f7f6 fbe8 	bl	8000b1c <__aeabi_dcmplt>
 800a34c:	2800      	cmp	r0, #0
 800a34e:	d164      	bne.n	800a41a <_dtoa_r+0x62a>
 800a350:	4642      	mov	r2, r8
 800a352:	464b      	mov	r3, r9
 800a354:	4937      	ldr	r1, [pc, #220]	; (800a434 <_dtoa_r+0x644>)
 800a356:	2000      	movs	r0, #0
 800a358:	f7f5 ffb6 	bl	80002c8 <__aeabi_dsub>
 800a35c:	ec53 2b19 	vmov	r2, r3, d9
 800a360:	f7f6 fbdc 	bl	8000b1c <__aeabi_dcmplt>
 800a364:	2800      	cmp	r0, #0
 800a366:	f040 80b6 	bne.w	800a4d6 <_dtoa_r+0x6e6>
 800a36a:	9b02      	ldr	r3, [sp, #8]
 800a36c:	429d      	cmp	r5, r3
 800a36e:	f43f af7c 	beq.w	800a26a <_dtoa_r+0x47a>
 800a372:	4b31      	ldr	r3, [pc, #196]	; (800a438 <_dtoa_r+0x648>)
 800a374:	ec51 0b19 	vmov	r0, r1, d9
 800a378:	2200      	movs	r2, #0
 800a37a:	f7f6 f95d 	bl	8000638 <__aeabi_dmul>
 800a37e:	4b2e      	ldr	r3, [pc, #184]	; (800a438 <_dtoa_r+0x648>)
 800a380:	ec41 0b19 	vmov	d9, r0, r1
 800a384:	2200      	movs	r2, #0
 800a386:	4640      	mov	r0, r8
 800a388:	4649      	mov	r1, r9
 800a38a:	f7f6 f955 	bl	8000638 <__aeabi_dmul>
 800a38e:	4680      	mov	r8, r0
 800a390:	4689      	mov	r9, r1
 800a392:	e7c5      	b.n	800a320 <_dtoa_r+0x530>
 800a394:	ec51 0b17 	vmov	r0, r1, d7
 800a398:	f7f6 f94e 	bl	8000638 <__aeabi_dmul>
 800a39c:	9b02      	ldr	r3, [sp, #8]
 800a39e:	9d00      	ldr	r5, [sp, #0]
 800a3a0:	930f      	str	r3, [sp, #60]	; 0x3c
 800a3a2:	ec41 0b19 	vmov	d9, r0, r1
 800a3a6:	4649      	mov	r1, r9
 800a3a8:	4640      	mov	r0, r8
 800a3aa:	f7f6 fbf5 	bl	8000b98 <__aeabi_d2iz>
 800a3ae:	4606      	mov	r6, r0
 800a3b0:	f7f6 f8d8 	bl	8000564 <__aeabi_i2d>
 800a3b4:	3630      	adds	r6, #48	; 0x30
 800a3b6:	4602      	mov	r2, r0
 800a3b8:	460b      	mov	r3, r1
 800a3ba:	4640      	mov	r0, r8
 800a3bc:	4649      	mov	r1, r9
 800a3be:	f7f5 ff83 	bl	80002c8 <__aeabi_dsub>
 800a3c2:	f805 6b01 	strb.w	r6, [r5], #1
 800a3c6:	9b02      	ldr	r3, [sp, #8]
 800a3c8:	429d      	cmp	r5, r3
 800a3ca:	4680      	mov	r8, r0
 800a3cc:	4689      	mov	r9, r1
 800a3ce:	f04f 0200 	mov.w	r2, #0
 800a3d2:	d124      	bne.n	800a41e <_dtoa_r+0x62e>
 800a3d4:	4b1b      	ldr	r3, [pc, #108]	; (800a444 <_dtoa_r+0x654>)
 800a3d6:	ec51 0b19 	vmov	r0, r1, d9
 800a3da:	f7f5 ff77 	bl	80002cc <__adddf3>
 800a3de:	4602      	mov	r2, r0
 800a3e0:	460b      	mov	r3, r1
 800a3e2:	4640      	mov	r0, r8
 800a3e4:	4649      	mov	r1, r9
 800a3e6:	f7f6 fbb7 	bl	8000b58 <__aeabi_dcmpgt>
 800a3ea:	2800      	cmp	r0, #0
 800a3ec:	d173      	bne.n	800a4d6 <_dtoa_r+0x6e6>
 800a3ee:	ec53 2b19 	vmov	r2, r3, d9
 800a3f2:	4914      	ldr	r1, [pc, #80]	; (800a444 <_dtoa_r+0x654>)
 800a3f4:	2000      	movs	r0, #0
 800a3f6:	f7f5 ff67 	bl	80002c8 <__aeabi_dsub>
 800a3fa:	4602      	mov	r2, r0
 800a3fc:	460b      	mov	r3, r1
 800a3fe:	4640      	mov	r0, r8
 800a400:	4649      	mov	r1, r9
 800a402:	f7f6 fb8b 	bl	8000b1c <__aeabi_dcmplt>
 800a406:	2800      	cmp	r0, #0
 800a408:	f43f af2f 	beq.w	800a26a <_dtoa_r+0x47a>
 800a40c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800a40e:	1e6b      	subs	r3, r5, #1
 800a410:	930f      	str	r3, [sp, #60]	; 0x3c
 800a412:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a416:	2b30      	cmp	r3, #48	; 0x30
 800a418:	d0f8      	beq.n	800a40c <_dtoa_r+0x61c>
 800a41a:	46bb      	mov	fp, r7
 800a41c:	e04a      	b.n	800a4b4 <_dtoa_r+0x6c4>
 800a41e:	4b06      	ldr	r3, [pc, #24]	; (800a438 <_dtoa_r+0x648>)
 800a420:	f7f6 f90a 	bl	8000638 <__aeabi_dmul>
 800a424:	4680      	mov	r8, r0
 800a426:	4689      	mov	r9, r1
 800a428:	e7bd      	b.n	800a3a6 <_dtoa_r+0x5b6>
 800a42a:	bf00      	nop
 800a42c:	0800db10 	.word	0x0800db10
 800a430:	0800dae8 	.word	0x0800dae8
 800a434:	3ff00000 	.word	0x3ff00000
 800a438:	40240000 	.word	0x40240000
 800a43c:	401c0000 	.word	0x401c0000
 800a440:	40140000 	.word	0x40140000
 800a444:	3fe00000 	.word	0x3fe00000
 800a448:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800a44c:	9d00      	ldr	r5, [sp, #0]
 800a44e:	4642      	mov	r2, r8
 800a450:	464b      	mov	r3, r9
 800a452:	4630      	mov	r0, r6
 800a454:	4639      	mov	r1, r7
 800a456:	f7f6 fa19 	bl	800088c <__aeabi_ddiv>
 800a45a:	f7f6 fb9d 	bl	8000b98 <__aeabi_d2iz>
 800a45e:	9001      	str	r0, [sp, #4]
 800a460:	f7f6 f880 	bl	8000564 <__aeabi_i2d>
 800a464:	4642      	mov	r2, r8
 800a466:	464b      	mov	r3, r9
 800a468:	f7f6 f8e6 	bl	8000638 <__aeabi_dmul>
 800a46c:	4602      	mov	r2, r0
 800a46e:	460b      	mov	r3, r1
 800a470:	4630      	mov	r0, r6
 800a472:	4639      	mov	r1, r7
 800a474:	f7f5 ff28 	bl	80002c8 <__aeabi_dsub>
 800a478:	9e01      	ldr	r6, [sp, #4]
 800a47a:	9f04      	ldr	r7, [sp, #16]
 800a47c:	3630      	adds	r6, #48	; 0x30
 800a47e:	f805 6b01 	strb.w	r6, [r5], #1
 800a482:	9e00      	ldr	r6, [sp, #0]
 800a484:	1bae      	subs	r6, r5, r6
 800a486:	42b7      	cmp	r7, r6
 800a488:	4602      	mov	r2, r0
 800a48a:	460b      	mov	r3, r1
 800a48c:	d134      	bne.n	800a4f8 <_dtoa_r+0x708>
 800a48e:	f7f5 ff1d 	bl	80002cc <__adddf3>
 800a492:	4642      	mov	r2, r8
 800a494:	464b      	mov	r3, r9
 800a496:	4606      	mov	r6, r0
 800a498:	460f      	mov	r7, r1
 800a49a:	f7f6 fb5d 	bl	8000b58 <__aeabi_dcmpgt>
 800a49e:	b9c8      	cbnz	r0, 800a4d4 <_dtoa_r+0x6e4>
 800a4a0:	4642      	mov	r2, r8
 800a4a2:	464b      	mov	r3, r9
 800a4a4:	4630      	mov	r0, r6
 800a4a6:	4639      	mov	r1, r7
 800a4a8:	f7f6 fb2e 	bl	8000b08 <__aeabi_dcmpeq>
 800a4ac:	b110      	cbz	r0, 800a4b4 <_dtoa_r+0x6c4>
 800a4ae:	9b01      	ldr	r3, [sp, #4]
 800a4b0:	07db      	lsls	r3, r3, #31
 800a4b2:	d40f      	bmi.n	800a4d4 <_dtoa_r+0x6e4>
 800a4b4:	4651      	mov	r1, sl
 800a4b6:	4620      	mov	r0, r4
 800a4b8:	f000 fb18 	bl	800aaec <_Bfree>
 800a4bc:	2300      	movs	r3, #0
 800a4be:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800a4c0:	702b      	strb	r3, [r5, #0]
 800a4c2:	f10b 0301 	add.w	r3, fp, #1
 800a4c6:	6013      	str	r3, [r2, #0]
 800a4c8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a4ca:	2b00      	cmp	r3, #0
 800a4cc:	f43f ace2 	beq.w	8009e94 <_dtoa_r+0xa4>
 800a4d0:	601d      	str	r5, [r3, #0]
 800a4d2:	e4df      	b.n	8009e94 <_dtoa_r+0xa4>
 800a4d4:	465f      	mov	r7, fp
 800a4d6:	462b      	mov	r3, r5
 800a4d8:	461d      	mov	r5, r3
 800a4da:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a4de:	2a39      	cmp	r2, #57	; 0x39
 800a4e0:	d106      	bne.n	800a4f0 <_dtoa_r+0x700>
 800a4e2:	9a00      	ldr	r2, [sp, #0]
 800a4e4:	429a      	cmp	r2, r3
 800a4e6:	d1f7      	bne.n	800a4d8 <_dtoa_r+0x6e8>
 800a4e8:	9900      	ldr	r1, [sp, #0]
 800a4ea:	2230      	movs	r2, #48	; 0x30
 800a4ec:	3701      	adds	r7, #1
 800a4ee:	700a      	strb	r2, [r1, #0]
 800a4f0:	781a      	ldrb	r2, [r3, #0]
 800a4f2:	3201      	adds	r2, #1
 800a4f4:	701a      	strb	r2, [r3, #0]
 800a4f6:	e790      	b.n	800a41a <_dtoa_r+0x62a>
 800a4f8:	4ba3      	ldr	r3, [pc, #652]	; (800a788 <_dtoa_r+0x998>)
 800a4fa:	2200      	movs	r2, #0
 800a4fc:	f7f6 f89c 	bl	8000638 <__aeabi_dmul>
 800a500:	2200      	movs	r2, #0
 800a502:	2300      	movs	r3, #0
 800a504:	4606      	mov	r6, r0
 800a506:	460f      	mov	r7, r1
 800a508:	f7f6 fafe 	bl	8000b08 <__aeabi_dcmpeq>
 800a50c:	2800      	cmp	r0, #0
 800a50e:	d09e      	beq.n	800a44e <_dtoa_r+0x65e>
 800a510:	e7d0      	b.n	800a4b4 <_dtoa_r+0x6c4>
 800a512:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a514:	2a00      	cmp	r2, #0
 800a516:	f000 80ca 	beq.w	800a6ae <_dtoa_r+0x8be>
 800a51a:	9a07      	ldr	r2, [sp, #28]
 800a51c:	2a01      	cmp	r2, #1
 800a51e:	f300 80ad 	bgt.w	800a67c <_dtoa_r+0x88c>
 800a522:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800a524:	2a00      	cmp	r2, #0
 800a526:	f000 80a5 	beq.w	800a674 <_dtoa_r+0x884>
 800a52a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800a52e:	9e08      	ldr	r6, [sp, #32]
 800a530:	9d05      	ldr	r5, [sp, #20]
 800a532:	9a05      	ldr	r2, [sp, #20]
 800a534:	441a      	add	r2, r3
 800a536:	9205      	str	r2, [sp, #20]
 800a538:	9a06      	ldr	r2, [sp, #24]
 800a53a:	2101      	movs	r1, #1
 800a53c:	441a      	add	r2, r3
 800a53e:	4620      	mov	r0, r4
 800a540:	9206      	str	r2, [sp, #24]
 800a542:	f000 fb89 	bl	800ac58 <__i2b>
 800a546:	4607      	mov	r7, r0
 800a548:	b165      	cbz	r5, 800a564 <_dtoa_r+0x774>
 800a54a:	9b06      	ldr	r3, [sp, #24]
 800a54c:	2b00      	cmp	r3, #0
 800a54e:	dd09      	ble.n	800a564 <_dtoa_r+0x774>
 800a550:	42ab      	cmp	r3, r5
 800a552:	9a05      	ldr	r2, [sp, #20]
 800a554:	bfa8      	it	ge
 800a556:	462b      	movge	r3, r5
 800a558:	1ad2      	subs	r2, r2, r3
 800a55a:	9205      	str	r2, [sp, #20]
 800a55c:	9a06      	ldr	r2, [sp, #24]
 800a55e:	1aed      	subs	r5, r5, r3
 800a560:	1ad3      	subs	r3, r2, r3
 800a562:	9306      	str	r3, [sp, #24]
 800a564:	9b08      	ldr	r3, [sp, #32]
 800a566:	b1f3      	cbz	r3, 800a5a6 <_dtoa_r+0x7b6>
 800a568:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a56a:	2b00      	cmp	r3, #0
 800a56c:	f000 80a3 	beq.w	800a6b6 <_dtoa_r+0x8c6>
 800a570:	2e00      	cmp	r6, #0
 800a572:	dd10      	ble.n	800a596 <_dtoa_r+0x7a6>
 800a574:	4639      	mov	r1, r7
 800a576:	4632      	mov	r2, r6
 800a578:	4620      	mov	r0, r4
 800a57a:	f000 fc2d 	bl	800add8 <__pow5mult>
 800a57e:	4652      	mov	r2, sl
 800a580:	4601      	mov	r1, r0
 800a582:	4607      	mov	r7, r0
 800a584:	4620      	mov	r0, r4
 800a586:	f000 fb7d 	bl	800ac84 <__multiply>
 800a58a:	4651      	mov	r1, sl
 800a58c:	4680      	mov	r8, r0
 800a58e:	4620      	mov	r0, r4
 800a590:	f000 faac 	bl	800aaec <_Bfree>
 800a594:	46c2      	mov	sl, r8
 800a596:	9b08      	ldr	r3, [sp, #32]
 800a598:	1b9a      	subs	r2, r3, r6
 800a59a:	d004      	beq.n	800a5a6 <_dtoa_r+0x7b6>
 800a59c:	4651      	mov	r1, sl
 800a59e:	4620      	mov	r0, r4
 800a5a0:	f000 fc1a 	bl	800add8 <__pow5mult>
 800a5a4:	4682      	mov	sl, r0
 800a5a6:	2101      	movs	r1, #1
 800a5a8:	4620      	mov	r0, r4
 800a5aa:	f000 fb55 	bl	800ac58 <__i2b>
 800a5ae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a5b0:	2b00      	cmp	r3, #0
 800a5b2:	4606      	mov	r6, r0
 800a5b4:	f340 8081 	ble.w	800a6ba <_dtoa_r+0x8ca>
 800a5b8:	461a      	mov	r2, r3
 800a5ba:	4601      	mov	r1, r0
 800a5bc:	4620      	mov	r0, r4
 800a5be:	f000 fc0b 	bl	800add8 <__pow5mult>
 800a5c2:	9b07      	ldr	r3, [sp, #28]
 800a5c4:	2b01      	cmp	r3, #1
 800a5c6:	4606      	mov	r6, r0
 800a5c8:	dd7a      	ble.n	800a6c0 <_dtoa_r+0x8d0>
 800a5ca:	f04f 0800 	mov.w	r8, #0
 800a5ce:	6933      	ldr	r3, [r6, #16]
 800a5d0:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800a5d4:	6918      	ldr	r0, [r3, #16]
 800a5d6:	f000 faf1 	bl	800abbc <__hi0bits>
 800a5da:	f1c0 0020 	rsb	r0, r0, #32
 800a5de:	9b06      	ldr	r3, [sp, #24]
 800a5e0:	4418      	add	r0, r3
 800a5e2:	f010 001f 	ands.w	r0, r0, #31
 800a5e6:	f000 8094 	beq.w	800a712 <_dtoa_r+0x922>
 800a5ea:	f1c0 0320 	rsb	r3, r0, #32
 800a5ee:	2b04      	cmp	r3, #4
 800a5f0:	f340 8085 	ble.w	800a6fe <_dtoa_r+0x90e>
 800a5f4:	9b05      	ldr	r3, [sp, #20]
 800a5f6:	f1c0 001c 	rsb	r0, r0, #28
 800a5fa:	4403      	add	r3, r0
 800a5fc:	9305      	str	r3, [sp, #20]
 800a5fe:	9b06      	ldr	r3, [sp, #24]
 800a600:	4403      	add	r3, r0
 800a602:	4405      	add	r5, r0
 800a604:	9306      	str	r3, [sp, #24]
 800a606:	9b05      	ldr	r3, [sp, #20]
 800a608:	2b00      	cmp	r3, #0
 800a60a:	dd05      	ble.n	800a618 <_dtoa_r+0x828>
 800a60c:	4651      	mov	r1, sl
 800a60e:	461a      	mov	r2, r3
 800a610:	4620      	mov	r0, r4
 800a612:	f000 fc3b 	bl	800ae8c <__lshift>
 800a616:	4682      	mov	sl, r0
 800a618:	9b06      	ldr	r3, [sp, #24]
 800a61a:	2b00      	cmp	r3, #0
 800a61c:	dd05      	ble.n	800a62a <_dtoa_r+0x83a>
 800a61e:	4631      	mov	r1, r6
 800a620:	461a      	mov	r2, r3
 800a622:	4620      	mov	r0, r4
 800a624:	f000 fc32 	bl	800ae8c <__lshift>
 800a628:	4606      	mov	r6, r0
 800a62a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a62c:	2b00      	cmp	r3, #0
 800a62e:	d072      	beq.n	800a716 <_dtoa_r+0x926>
 800a630:	4631      	mov	r1, r6
 800a632:	4650      	mov	r0, sl
 800a634:	f000 fc96 	bl	800af64 <__mcmp>
 800a638:	2800      	cmp	r0, #0
 800a63a:	da6c      	bge.n	800a716 <_dtoa_r+0x926>
 800a63c:	2300      	movs	r3, #0
 800a63e:	4651      	mov	r1, sl
 800a640:	220a      	movs	r2, #10
 800a642:	4620      	mov	r0, r4
 800a644:	f000 fa74 	bl	800ab30 <__multadd>
 800a648:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a64a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800a64e:	4682      	mov	sl, r0
 800a650:	2b00      	cmp	r3, #0
 800a652:	f000 81b0 	beq.w	800a9b6 <_dtoa_r+0xbc6>
 800a656:	2300      	movs	r3, #0
 800a658:	4639      	mov	r1, r7
 800a65a:	220a      	movs	r2, #10
 800a65c:	4620      	mov	r0, r4
 800a65e:	f000 fa67 	bl	800ab30 <__multadd>
 800a662:	9b01      	ldr	r3, [sp, #4]
 800a664:	2b00      	cmp	r3, #0
 800a666:	4607      	mov	r7, r0
 800a668:	f300 8096 	bgt.w	800a798 <_dtoa_r+0x9a8>
 800a66c:	9b07      	ldr	r3, [sp, #28]
 800a66e:	2b02      	cmp	r3, #2
 800a670:	dc59      	bgt.n	800a726 <_dtoa_r+0x936>
 800a672:	e091      	b.n	800a798 <_dtoa_r+0x9a8>
 800a674:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a676:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800a67a:	e758      	b.n	800a52e <_dtoa_r+0x73e>
 800a67c:	9b04      	ldr	r3, [sp, #16]
 800a67e:	1e5e      	subs	r6, r3, #1
 800a680:	9b08      	ldr	r3, [sp, #32]
 800a682:	42b3      	cmp	r3, r6
 800a684:	bfbf      	itttt	lt
 800a686:	9b08      	ldrlt	r3, [sp, #32]
 800a688:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800a68a:	9608      	strlt	r6, [sp, #32]
 800a68c:	1af3      	sublt	r3, r6, r3
 800a68e:	bfb4      	ite	lt
 800a690:	18d2      	addlt	r2, r2, r3
 800a692:	1b9e      	subge	r6, r3, r6
 800a694:	9b04      	ldr	r3, [sp, #16]
 800a696:	bfbc      	itt	lt
 800a698:	920b      	strlt	r2, [sp, #44]	; 0x2c
 800a69a:	2600      	movlt	r6, #0
 800a69c:	2b00      	cmp	r3, #0
 800a69e:	bfb7      	itett	lt
 800a6a0:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 800a6a4:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 800a6a8:	1a9d      	sublt	r5, r3, r2
 800a6aa:	2300      	movlt	r3, #0
 800a6ac:	e741      	b.n	800a532 <_dtoa_r+0x742>
 800a6ae:	9e08      	ldr	r6, [sp, #32]
 800a6b0:	9d05      	ldr	r5, [sp, #20]
 800a6b2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800a6b4:	e748      	b.n	800a548 <_dtoa_r+0x758>
 800a6b6:	9a08      	ldr	r2, [sp, #32]
 800a6b8:	e770      	b.n	800a59c <_dtoa_r+0x7ac>
 800a6ba:	9b07      	ldr	r3, [sp, #28]
 800a6bc:	2b01      	cmp	r3, #1
 800a6be:	dc19      	bgt.n	800a6f4 <_dtoa_r+0x904>
 800a6c0:	9b02      	ldr	r3, [sp, #8]
 800a6c2:	b9bb      	cbnz	r3, 800a6f4 <_dtoa_r+0x904>
 800a6c4:	9b03      	ldr	r3, [sp, #12]
 800a6c6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a6ca:	b99b      	cbnz	r3, 800a6f4 <_dtoa_r+0x904>
 800a6cc:	9b03      	ldr	r3, [sp, #12]
 800a6ce:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a6d2:	0d1b      	lsrs	r3, r3, #20
 800a6d4:	051b      	lsls	r3, r3, #20
 800a6d6:	b183      	cbz	r3, 800a6fa <_dtoa_r+0x90a>
 800a6d8:	9b05      	ldr	r3, [sp, #20]
 800a6da:	3301      	adds	r3, #1
 800a6dc:	9305      	str	r3, [sp, #20]
 800a6de:	9b06      	ldr	r3, [sp, #24]
 800a6e0:	3301      	adds	r3, #1
 800a6e2:	9306      	str	r3, [sp, #24]
 800a6e4:	f04f 0801 	mov.w	r8, #1
 800a6e8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a6ea:	2b00      	cmp	r3, #0
 800a6ec:	f47f af6f 	bne.w	800a5ce <_dtoa_r+0x7de>
 800a6f0:	2001      	movs	r0, #1
 800a6f2:	e774      	b.n	800a5de <_dtoa_r+0x7ee>
 800a6f4:	f04f 0800 	mov.w	r8, #0
 800a6f8:	e7f6      	b.n	800a6e8 <_dtoa_r+0x8f8>
 800a6fa:	4698      	mov	r8, r3
 800a6fc:	e7f4      	b.n	800a6e8 <_dtoa_r+0x8f8>
 800a6fe:	d082      	beq.n	800a606 <_dtoa_r+0x816>
 800a700:	9a05      	ldr	r2, [sp, #20]
 800a702:	331c      	adds	r3, #28
 800a704:	441a      	add	r2, r3
 800a706:	9205      	str	r2, [sp, #20]
 800a708:	9a06      	ldr	r2, [sp, #24]
 800a70a:	441a      	add	r2, r3
 800a70c:	441d      	add	r5, r3
 800a70e:	9206      	str	r2, [sp, #24]
 800a710:	e779      	b.n	800a606 <_dtoa_r+0x816>
 800a712:	4603      	mov	r3, r0
 800a714:	e7f4      	b.n	800a700 <_dtoa_r+0x910>
 800a716:	9b04      	ldr	r3, [sp, #16]
 800a718:	2b00      	cmp	r3, #0
 800a71a:	dc37      	bgt.n	800a78c <_dtoa_r+0x99c>
 800a71c:	9b07      	ldr	r3, [sp, #28]
 800a71e:	2b02      	cmp	r3, #2
 800a720:	dd34      	ble.n	800a78c <_dtoa_r+0x99c>
 800a722:	9b04      	ldr	r3, [sp, #16]
 800a724:	9301      	str	r3, [sp, #4]
 800a726:	9b01      	ldr	r3, [sp, #4]
 800a728:	b963      	cbnz	r3, 800a744 <_dtoa_r+0x954>
 800a72a:	4631      	mov	r1, r6
 800a72c:	2205      	movs	r2, #5
 800a72e:	4620      	mov	r0, r4
 800a730:	f000 f9fe 	bl	800ab30 <__multadd>
 800a734:	4601      	mov	r1, r0
 800a736:	4606      	mov	r6, r0
 800a738:	4650      	mov	r0, sl
 800a73a:	f000 fc13 	bl	800af64 <__mcmp>
 800a73e:	2800      	cmp	r0, #0
 800a740:	f73f adbb 	bgt.w	800a2ba <_dtoa_r+0x4ca>
 800a744:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a746:	9d00      	ldr	r5, [sp, #0]
 800a748:	ea6f 0b03 	mvn.w	fp, r3
 800a74c:	f04f 0800 	mov.w	r8, #0
 800a750:	4631      	mov	r1, r6
 800a752:	4620      	mov	r0, r4
 800a754:	f000 f9ca 	bl	800aaec <_Bfree>
 800a758:	2f00      	cmp	r7, #0
 800a75a:	f43f aeab 	beq.w	800a4b4 <_dtoa_r+0x6c4>
 800a75e:	f1b8 0f00 	cmp.w	r8, #0
 800a762:	d005      	beq.n	800a770 <_dtoa_r+0x980>
 800a764:	45b8      	cmp	r8, r7
 800a766:	d003      	beq.n	800a770 <_dtoa_r+0x980>
 800a768:	4641      	mov	r1, r8
 800a76a:	4620      	mov	r0, r4
 800a76c:	f000 f9be 	bl	800aaec <_Bfree>
 800a770:	4639      	mov	r1, r7
 800a772:	4620      	mov	r0, r4
 800a774:	f000 f9ba 	bl	800aaec <_Bfree>
 800a778:	e69c      	b.n	800a4b4 <_dtoa_r+0x6c4>
 800a77a:	2600      	movs	r6, #0
 800a77c:	4637      	mov	r7, r6
 800a77e:	e7e1      	b.n	800a744 <_dtoa_r+0x954>
 800a780:	46bb      	mov	fp, r7
 800a782:	4637      	mov	r7, r6
 800a784:	e599      	b.n	800a2ba <_dtoa_r+0x4ca>
 800a786:	bf00      	nop
 800a788:	40240000 	.word	0x40240000
 800a78c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a78e:	2b00      	cmp	r3, #0
 800a790:	f000 80c8 	beq.w	800a924 <_dtoa_r+0xb34>
 800a794:	9b04      	ldr	r3, [sp, #16]
 800a796:	9301      	str	r3, [sp, #4]
 800a798:	2d00      	cmp	r5, #0
 800a79a:	dd05      	ble.n	800a7a8 <_dtoa_r+0x9b8>
 800a79c:	4639      	mov	r1, r7
 800a79e:	462a      	mov	r2, r5
 800a7a0:	4620      	mov	r0, r4
 800a7a2:	f000 fb73 	bl	800ae8c <__lshift>
 800a7a6:	4607      	mov	r7, r0
 800a7a8:	f1b8 0f00 	cmp.w	r8, #0
 800a7ac:	d05b      	beq.n	800a866 <_dtoa_r+0xa76>
 800a7ae:	6879      	ldr	r1, [r7, #4]
 800a7b0:	4620      	mov	r0, r4
 800a7b2:	f000 f95b 	bl	800aa6c <_Balloc>
 800a7b6:	4605      	mov	r5, r0
 800a7b8:	b928      	cbnz	r0, 800a7c6 <_dtoa_r+0x9d6>
 800a7ba:	4b83      	ldr	r3, [pc, #524]	; (800a9c8 <_dtoa_r+0xbd8>)
 800a7bc:	4602      	mov	r2, r0
 800a7be:	f240 21ef 	movw	r1, #751	; 0x2ef
 800a7c2:	f7ff bb2e 	b.w	8009e22 <_dtoa_r+0x32>
 800a7c6:	693a      	ldr	r2, [r7, #16]
 800a7c8:	3202      	adds	r2, #2
 800a7ca:	0092      	lsls	r2, r2, #2
 800a7cc:	f107 010c 	add.w	r1, r7, #12
 800a7d0:	300c      	adds	r0, #12
 800a7d2:	f7ff fa70 	bl	8009cb6 <memcpy>
 800a7d6:	2201      	movs	r2, #1
 800a7d8:	4629      	mov	r1, r5
 800a7da:	4620      	mov	r0, r4
 800a7dc:	f000 fb56 	bl	800ae8c <__lshift>
 800a7e0:	9b00      	ldr	r3, [sp, #0]
 800a7e2:	3301      	adds	r3, #1
 800a7e4:	9304      	str	r3, [sp, #16]
 800a7e6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a7ea:	4413      	add	r3, r2
 800a7ec:	9308      	str	r3, [sp, #32]
 800a7ee:	9b02      	ldr	r3, [sp, #8]
 800a7f0:	f003 0301 	and.w	r3, r3, #1
 800a7f4:	46b8      	mov	r8, r7
 800a7f6:	9306      	str	r3, [sp, #24]
 800a7f8:	4607      	mov	r7, r0
 800a7fa:	9b04      	ldr	r3, [sp, #16]
 800a7fc:	4631      	mov	r1, r6
 800a7fe:	3b01      	subs	r3, #1
 800a800:	4650      	mov	r0, sl
 800a802:	9301      	str	r3, [sp, #4]
 800a804:	f7ff fa6c 	bl	8009ce0 <quorem>
 800a808:	4641      	mov	r1, r8
 800a80a:	9002      	str	r0, [sp, #8]
 800a80c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800a810:	4650      	mov	r0, sl
 800a812:	f000 fba7 	bl	800af64 <__mcmp>
 800a816:	463a      	mov	r2, r7
 800a818:	9005      	str	r0, [sp, #20]
 800a81a:	4631      	mov	r1, r6
 800a81c:	4620      	mov	r0, r4
 800a81e:	f000 fbbd 	bl	800af9c <__mdiff>
 800a822:	68c2      	ldr	r2, [r0, #12]
 800a824:	4605      	mov	r5, r0
 800a826:	bb02      	cbnz	r2, 800a86a <_dtoa_r+0xa7a>
 800a828:	4601      	mov	r1, r0
 800a82a:	4650      	mov	r0, sl
 800a82c:	f000 fb9a 	bl	800af64 <__mcmp>
 800a830:	4602      	mov	r2, r0
 800a832:	4629      	mov	r1, r5
 800a834:	4620      	mov	r0, r4
 800a836:	9209      	str	r2, [sp, #36]	; 0x24
 800a838:	f000 f958 	bl	800aaec <_Bfree>
 800a83c:	9b07      	ldr	r3, [sp, #28]
 800a83e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a840:	9d04      	ldr	r5, [sp, #16]
 800a842:	ea43 0102 	orr.w	r1, r3, r2
 800a846:	9b06      	ldr	r3, [sp, #24]
 800a848:	4319      	orrs	r1, r3
 800a84a:	d110      	bne.n	800a86e <_dtoa_r+0xa7e>
 800a84c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800a850:	d029      	beq.n	800a8a6 <_dtoa_r+0xab6>
 800a852:	9b05      	ldr	r3, [sp, #20]
 800a854:	2b00      	cmp	r3, #0
 800a856:	dd02      	ble.n	800a85e <_dtoa_r+0xa6e>
 800a858:	9b02      	ldr	r3, [sp, #8]
 800a85a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800a85e:	9b01      	ldr	r3, [sp, #4]
 800a860:	f883 9000 	strb.w	r9, [r3]
 800a864:	e774      	b.n	800a750 <_dtoa_r+0x960>
 800a866:	4638      	mov	r0, r7
 800a868:	e7ba      	b.n	800a7e0 <_dtoa_r+0x9f0>
 800a86a:	2201      	movs	r2, #1
 800a86c:	e7e1      	b.n	800a832 <_dtoa_r+0xa42>
 800a86e:	9b05      	ldr	r3, [sp, #20]
 800a870:	2b00      	cmp	r3, #0
 800a872:	db04      	blt.n	800a87e <_dtoa_r+0xa8e>
 800a874:	9907      	ldr	r1, [sp, #28]
 800a876:	430b      	orrs	r3, r1
 800a878:	9906      	ldr	r1, [sp, #24]
 800a87a:	430b      	orrs	r3, r1
 800a87c:	d120      	bne.n	800a8c0 <_dtoa_r+0xad0>
 800a87e:	2a00      	cmp	r2, #0
 800a880:	dded      	ble.n	800a85e <_dtoa_r+0xa6e>
 800a882:	4651      	mov	r1, sl
 800a884:	2201      	movs	r2, #1
 800a886:	4620      	mov	r0, r4
 800a888:	f000 fb00 	bl	800ae8c <__lshift>
 800a88c:	4631      	mov	r1, r6
 800a88e:	4682      	mov	sl, r0
 800a890:	f000 fb68 	bl	800af64 <__mcmp>
 800a894:	2800      	cmp	r0, #0
 800a896:	dc03      	bgt.n	800a8a0 <_dtoa_r+0xab0>
 800a898:	d1e1      	bne.n	800a85e <_dtoa_r+0xa6e>
 800a89a:	f019 0f01 	tst.w	r9, #1
 800a89e:	d0de      	beq.n	800a85e <_dtoa_r+0xa6e>
 800a8a0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800a8a4:	d1d8      	bne.n	800a858 <_dtoa_r+0xa68>
 800a8a6:	9a01      	ldr	r2, [sp, #4]
 800a8a8:	2339      	movs	r3, #57	; 0x39
 800a8aa:	7013      	strb	r3, [r2, #0]
 800a8ac:	462b      	mov	r3, r5
 800a8ae:	461d      	mov	r5, r3
 800a8b0:	3b01      	subs	r3, #1
 800a8b2:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800a8b6:	2a39      	cmp	r2, #57	; 0x39
 800a8b8:	d06c      	beq.n	800a994 <_dtoa_r+0xba4>
 800a8ba:	3201      	adds	r2, #1
 800a8bc:	701a      	strb	r2, [r3, #0]
 800a8be:	e747      	b.n	800a750 <_dtoa_r+0x960>
 800a8c0:	2a00      	cmp	r2, #0
 800a8c2:	dd07      	ble.n	800a8d4 <_dtoa_r+0xae4>
 800a8c4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800a8c8:	d0ed      	beq.n	800a8a6 <_dtoa_r+0xab6>
 800a8ca:	9a01      	ldr	r2, [sp, #4]
 800a8cc:	f109 0301 	add.w	r3, r9, #1
 800a8d0:	7013      	strb	r3, [r2, #0]
 800a8d2:	e73d      	b.n	800a750 <_dtoa_r+0x960>
 800a8d4:	9b04      	ldr	r3, [sp, #16]
 800a8d6:	9a08      	ldr	r2, [sp, #32]
 800a8d8:	f803 9c01 	strb.w	r9, [r3, #-1]
 800a8dc:	4293      	cmp	r3, r2
 800a8de:	d043      	beq.n	800a968 <_dtoa_r+0xb78>
 800a8e0:	4651      	mov	r1, sl
 800a8e2:	2300      	movs	r3, #0
 800a8e4:	220a      	movs	r2, #10
 800a8e6:	4620      	mov	r0, r4
 800a8e8:	f000 f922 	bl	800ab30 <__multadd>
 800a8ec:	45b8      	cmp	r8, r7
 800a8ee:	4682      	mov	sl, r0
 800a8f0:	f04f 0300 	mov.w	r3, #0
 800a8f4:	f04f 020a 	mov.w	r2, #10
 800a8f8:	4641      	mov	r1, r8
 800a8fa:	4620      	mov	r0, r4
 800a8fc:	d107      	bne.n	800a90e <_dtoa_r+0xb1e>
 800a8fe:	f000 f917 	bl	800ab30 <__multadd>
 800a902:	4680      	mov	r8, r0
 800a904:	4607      	mov	r7, r0
 800a906:	9b04      	ldr	r3, [sp, #16]
 800a908:	3301      	adds	r3, #1
 800a90a:	9304      	str	r3, [sp, #16]
 800a90c:	e775      	b.n	800a7fa <_dtoa_r+0xa0a>
 800a90e:	f000 f90f 	bl	800ab30 <__multadd>
 800a912:	4639      	mov	r1, r7
 800a914:	4680      	mov	r8, r0
 800a916:	2300      	movs	r3, #0
 800a918:	220a      	movs	r2, #10
 800a91a:	4620      	mov	r0, r4
 800a91c:	f000 f908 	bl	800ab30 <__multadd>
 800a920:	4607      	mov	r7, r0
 800a922:	e7f0      	b.n	800a906 <_dtoa_r+0xb16>
 800a924:	9b04      	ldr	r3, [sp, #16]
 800a926:	9301      	str	r3, [sp, #4]
 800a928:	9d00      	ldr	r5, [sp, #0]
 800a92a:	4631      	mov	r1, r6
 800a92c:	4650      	mov	r0, sl
 800a92e:	f7ff f9d7 	bl	8009ce0 <quorem>
 800a932:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800a936:	9b00      	ldr	r3, [sp, #0]
 800a938:	f805 9b01 	strb.w	r9, [r5], #1
 800a93c:	1aea      	subs	r2, r5, r3
 800a93e:	9b01      	ldr	r3, [sp, #4]
 800a940:	4293      	cmp	r3, r2
 800a942:	dd07      	ble.n	800a954 <_dtoa_r+0xb64>
 800a944:	4651      	mov	r1, sl
 800a946:	2300      	movs	r3, #0
 800a948:	220a      	movs	r2, #10
 800a94a:	4620      	mov	r0, r4
 800a94c:	f000 f8f0 	bl	800ab30 <__multadd>
 800a950:	4682      	mov	sl, r0
 800a952:	e7ea      	b.n	800a92a <_dtoa_r+0xb3a>
 800a954:	9b01      	ldr	r3, [sp, #4]
 800a956:	2b00      	cmp	r3, #0
 800a958:	bfc8      	it	gt
 800a95a:	461d      	movgt	r5, r3
 800a95c:	9b00      	ldr	r3, [sp, #0]
 800a95e:	bfd8      	it	le
 800a960:	2501      	movle	r5, #1
 800a962:	441d      	add	r5, r3
 800a964:	f04f 0800 	mov.w	r8, #0
 800a968:	4651      	mov	r1, sl
 800a96a:	2201      	movs	r2, #1
 800a96c:	4620      	mov	r0, r4
 800a96e:	f000 fa8d 	bl	800ae8c <__lshift>
 800a972:	4631      	mov	r1, r6
 800a974:	4682      	mov	sl, r0
 800a976:	f000 faf5 	bl	800af64 <__mcmp>
 800a97a:	2800      	cmp	r0, #0
 800a97c:	dc96      	bgt.n	800a8ac <_dtoa_r+0xabc>
 800a97e:	d102      	bne.n	800a986 <_dtoa_r+0xb96>
 800a980:	f019 0f01 	tst.w	r9, #1
 800a984:	d192      	bne.n	800a8ac <_dtoa_r+0xabc>
 800a986:	462b      	mov	r3, r5
 800a988:	461d      	mov	r5, r3
 800a98a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a98e:	2a30      	cmp	r2, #48	; 0x30
 800a990:	d0fa      	beq.n	800a988 <_dtoa_r+0xb98>
 800a992:	e6dd      	b.n	800a750 <_dtoa_r+0x960>
 800a994:	9a00      	ldr	r2, [sp, #0]
 800a996:	429a      	cmp	r2, r3
 800a998:	d189      	bne.n	800a8ae <_dtoa_r+0xabe>
 800a99a:	f10b 0b01 	add.w	fp, fp, #1
 800a99e:	2331      	movs	r3, #49	; 0x31
 800a9a0:	e796      	b.n	800a8d0 <_dtoa_r+0xae0>
 800a9a2:	4b0a      	ldr	r3, [pc, #40]	; (800a9cc <_dtoa_r+0xbdc>)
 800a9a4:	f7ff ba99 	b.w	8009eda <_dtoa_r+0xea>
 800a9a8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a9aa:	2b00      	cmp	r3, #0
 800a9ac:	f47f aa6d 	bne.w	8009e8a <_dtoa_r+0x9a>
 800a9b0:	4b07      	ldr	r3, [pc, #28]	; (800a9d0 <_dtoa_r+0xbe0>)
 800a9b2:	f7ff ba92 	b.w	8009eda <_dtoa_r+0xea>
 800a9b6:	9b01      	ldr	r3, [sp, #4]
 800a9b8:	2b00      	cmp	r3, #0
 800a9ba:	dcb5      	bgt.n	800a928 <_dtoa_r+0xb38>
 800a9bc:	9b07      	ldr	r3, [sp, #28]
 800a9be:	2b02      	cmp	r3, #2
 800a9c0:	f73f aeb1 	bgt.w	800a726 <_dtoa_r+0x936>
 800a9c4:	e7b0      	b.n	800a928 <_dtoa_r+0xb38>
 800a9c6:	bf00      	nop
 800a9c8:	0800da78 	.word	0x0800da78
 800a9cc:	0800d9d8 	.word	0x0800d9d8
 800a9d0:	0800d9fc 	.word	0x0800d9fc

0800a9d4 <_free_r>:
 800a9d4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a9d6:	2900      	cmp	r1, #0
 800a9d8:	d044      	beq.n	800aa64 <_free_r+0x90>
 800a9da:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a9de:	9001      	str	r0, [sp, #4]
 800a9e0:	2b00      	cmp	r3, #0
 800a9e2:	f1a1 0404 	sub.w	r4, r1, #4
 800a9e6:	bfb8      	it	lt
 800a9e8:	18e4      	addlt	r4, r4, r3
 800a9ea:	f7fe fadd 	bl	8008fa8 <__malloc_lock>
 800a9ee:	4a1e      	ldr	r2, [pc, #120]	; (800aa68 <_free_r+0x94>)
 800a9f0:	9801      	ldr	r0, [sp, #4]
 800a9f2:	6813      	ldr	r3, [r2, #0]
 800a9f4:	b933      	cbnz	r3, 800aa04 <_free_r+0x30>
 800a9f6:	6063      	str	r3, [r4, #4]
 800a9f8:	6014      	str	r4, [r2, #0]
 800a9fa:	b003      	add	sp, #12
 800a9fc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800aa00:	f7fe bad8 	b.w	8008fb4 <__malloc_unlock>
 800aa04:	42a3      	cmp	r3, r4
 800aa06:	d908      	bls.n	800aa1a <_free_r+0x46>
 800aa08:	6825      	ldr	r5, [r4, #0]
 800aa0a:	1961      	adds	r1, r4, r5
 800aa0c:	428b      	cmp	r3, r1
 800aa0e:	bf01      	itttt	eq
 800aa10:	6819      	ldreq	r1, [r3, #0]
 800aa12:	685b      	ldreq	r3, [r3, #4]
 800aa14:	1949      	addeq	r1, r1, r5
 800aa16:	6021      	streq	r1, [r4, #0]
 800aa18:	e7ed      	b.n	800a9f6 <_free_r+0x22>
 800aa1a:	461a      	mov	r2, r3
 800aa1c:	685b      	ldr	r3, [r3, #4]
 800aa1e:	b10b      	cbz	r3, 800aa24 <_free_r+0x50>
 800aa20:	42a3      	cmp	r3, r4
 800aa22:	d9fa      	bls.n	800aa1a <_free_r+0x46>
 800aa24:	6811      	ldr	r1, [r2, #0]
 800aa26:	1855      	adds	r5, r2, r1
 800aa28:	42a5      	cmp	r5, r4
 800aa2a:	d10b      	bne.n	800aa44 <_free_r+0x70>
 800aa2c:	6824      	ldr	r4, [r4, #0]
 800aa2e:	4421      	add	r1, r4
 800aa30:	1854      	adds	r4, r2, r1
 800aa32:	42a3      	cmp	r3, r4
 800aa34:	6011      	str	r1, [r2, #0]
 800aa36:	d1e0      	bne.n	800a9fa <_free_r+0x26>
 800aa38:	681c      	ldr	r4, [r3, #0]
 800aa3a:	685b      	ldr	r3, [r3, #4]
 800aa3c:	6053      	str	r3, [r2, #4]
 800aa3e:	440c      	add	r4, r1
 800aa40:	6014      	str	r4, [r2, #0]
 800aa42:	e7da      	b.n	800a9fa <_free_r+0x26>
 800aa44:	d902      	bls.n	800aa4c <_free_r+0x78>
 800aa46:	230c      	movs	r3, #12
 800aa48:	6003      	str	r3, [r0, #0]
 800aa4a:	e7d6      	b.n	800a9fa <_free_r+0x26>
 800aa4c:	6825      	ldr	r5, [r4, #0]
 800aa4e:	1961      	adds	r1, r4, r5
 800aa50:	428b      	cmp	r3, r1
 800aa52:	bf04      	itt	eq
 800aa54:	6819      	ldreq	r1, [r3, #0]
 800aa56:	685b      	ldreq	r3, [r3, #4]
 800aa58:	6063      	str	r3, [r4, #4]
 800aa5a:	bf04      	itt	eq
 800aa5c:	1949      	addeq	r1, r1, r5
 800aa5e:	6021      	streq	r1, [r4, #0]
 800aa60:	6054      	str	r4, [r2, #4]
 800aa62:	e7ca      	b.n	800a9fa <_free_r+0x26>
 800aa64:	b003      	add	sp, #12
 800aa66:	bd30      	pop	{r4, r5, pc}
 800aa68:	20000628 	.word	0x20000628

0800aa6c <_Balloc>:
 800aa6c:	b570      	push	{r4, r5, r6, lr}
 800aa6e:	69c6      	ldr	r6, [r0, #28]
 800aa70:	4604      	mov	r4, r0
 800aa72:	460d      	mov	r5, r1
 800aa74:	b976      	cbnz	r6, 800aa94 <_Balloc+0x28>
 800aa76:	2010      	movs	r0, #16
 800aa78:	f7fe f9e6 	bl	8008e48 <malloc>
 800aa7c:	4602      	mov	r2, r0
 800aa7e:	61e0      	str	r0, [r4, #28]
 800aa80:	b920      	cbnz	r0, 800aa8c <_Balloc+0x20>
 800aa82:	4b18      	ldr	r3, [pc, #96]	; (800aae4 <_Balloc+0x78>)
 800aa84:	4818      	ldr	r0, [pc, #96]	; (800aae8 <_Balloc+0x7c>)
 800aa86:	216b      	movs	r1, #107	; 0x6b
 800aa88:	f7fe f9c0 	bl	8008e0c <__assert_func>
 800aa8c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800aa90:	6006      	str	r6, [r0, #0]
 800aa92:	60c6      	str	r6, [r0, #12]
 800aa94:	69e6      	ldr	r6, [r4, #28]
 800aa96:	68f3      	ldr	r3, [r6, #12]
 800aa98:	b183      	cbz	r3, 800aabc <_Balloc+0x50>
 800aa9a:	69e3      	ldr	r3, [r4, #28]
 800aa9c:	68db      	ldr	r3, [r3, #12]
 800aa9e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800aaa2:	b9b8      	cbnz	r0, 800aad4 <_Balloc+0x68>
 800aaa4:	2101      	movs	r1, #1
 800aaa6:	fa01 f605 	lsl.w	r6, r1, r5
 800aaaa:	1d72      	adds	r2, r6, #5
 800aaac:	0092      	lsls	r2, r2, #2
 800aaae:	4620      	mov	r0, r4
 800aab0:	f000 ff7c 	bl	800b9ac <_calloc_r>
 800aab4:	b160      	cbz	r0, 800aad0 <_Balloc+0x64>
 800aab6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800aaba:	e00e      	b.n	800aada <_Balloc+0x6e>
 800aabc:	2221      	movs	r2, #33	; 0x21
 800aabe:	2104      	movs	r1, #4
 800aac0:	4620      	mov	r0, r4
 800aac2:	f000 ff73 	bl	800b9ac <_calloc_r>
 800aac6:	69e3      	ldr	r3, [r4, #28]
 800aac8:	60f0      	str	r0, [r6, #12]
 800aaca:	68db      	ldr	r3, [r3, #12]
 800aacc:	2b00      	cmp	r3, #0
 800aace:	d1e4      	bne.n	800aa9a <_Balloc+0x2e>
 800aad0:	2000      	movs	r0, #0
 800aad2:	bd70      	pop	{r4, r5, r6, pc}
 800aad4:	6802      	ldr	r2, [r0, #0]
 800aad6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800aada:	2300      	movs	r3, #0
 800aadc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800aae0:	e7f7      	b.n	800aad2 <_Balloc+0x66>
 800aae2:	bf00      	nop
 800aae4:	0800da09 	.word	0x0800da09
 800aae8:	0800da89 	.word	0x0800da89

0800aaec <_Bfree>:
 800aaec:	b570      	push	{r4, r5, r6, lr}
 800aaee:	69c6      	ldr	r6, [r0, #28]
 800aaf0:	4605      	mov	r5, r0
 800aaf2:	460c      	mov	r4, r1
 800aaf4:	b976      	cbnz	r6, 800ab14 <_Bfree+0x28>
 800aaf6:	2010      	movs	r0, #16
 800aaf8:	f7fe f9a6 	bl	8008e48 <malloc>
 800aafc:	4602      	mov	r2, r0
 800aafe:	61e8      	str	r0, [r5, #28]
 800ab00:	b920      	cbnz	r0, 800ab0c <_Bfree+0x20>
 800ab02:	4b09      	ldr	r3, [pc, #36]	; (800ab28 <_Bfree+0x3c>)
 800ab04:	4809      	ldr	r0, [pc, #36]	; (800ab2c <_Bfree+0x40>)
 800ab06:	218f      	movs	r1, #143	; 0x8f
 800ab08:	f7fe f980 	bl	8008e0c <__assert_func>
 800ab0c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ab10:	6006      	str	r6, [r0, #0]
 800ab12:	60c6      	str	r6, [r0, #12]
 800ab14:	b13c      	cbz	r4, 800ab26 <_Bfree+0x3a>
 800ab16:	69eb      	ldr	r3, [r5, #28]
 800ab18:	6862      	ldr	r2, [r4, #4]
 800ab1a:	68db      	ldr	r3, [r3, #12]
 800ab1c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ab20:	6021      	str	r1, [r4, #0]
 800ab22:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ab26:	bd70      	pop	{r4, r5, r6, pc}
 800ab28:	0800da09 	.word	0x0800da09
 800ab2c:	0800da89 	.word	0x0800da89

0800ab30 <__multadd>:
 800ab30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ab34:	690d      	ldr	r5, [r1, #16]
 800ab36:	4607      	mov	r7, r0
 800ab38:	460c      	mov	r4, r1
 800ab3a:	461e      	mov	r6, r3
 800ab3c:	f101 0c14 	add.w	ip, r1, #20
 800ab40:	2000      	movs	r0, #0
 800ab42:	f8dc 3000 	ldr.w	r3, [ip]
 800ab46:	b299      	uxth	r1, r3
 800ab48:	fb02 6101 	mla	r1, r2, r1, r6
 800ab4c:	0c1e      	lsrs	r6, r3, #16
 800ab4e:	0c0b      	lsrs	r3, r1, #16
 800ab50:	fb02 3306 	mla	r3, r2, r6, r3
 800ab54:	b289      	uxth	r1, r1
 800ab56:	3001      	adds	r0, #1
 800ab58:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800ab5c:	4285      	cmp	r5, r0
 800ab5e:	f84c 1b04 	str.w	r1, [ip], #4
 800ab62:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ab66:	dcec      	bgt.n	800ab42 <__multadd+0x12>
 800ab68:	b30e      	cbz	r6, 800abae <__multadd+0x7e>
 800ab6a:	68a3      	ldr	r3, [r4, #8]
 800ab6c:	42ab      	cmp	r3, r5
 800ab6e:	dc19      	bgt.n	800aba4 <__multadd+0x74>
 800ab70:	6861      	ldr	r1, [r4, #4]
 800ab72:	4638      	mov	r0, r7
 800ab74:	3101      	adds	r1, #1
 800ab76:	f7ff ff79 	bl	800aa6c <_Balloc>
 800ab7a:	4680      	mov	r8, r0
 800ab7c:	b928      	cbnz	r0, 800ab8a <__multadd+0x5a>
 800ab7e:	4602      	mov	r2, r0
 800ab80:	4b0c      	ldr	r3, [pc, #48]	; (800abb4 <__multadd+0x84>)
 800ab82:	480d      	ldr	r0, [pc, #52]	; (800abb8 <__multadd+0x88>)
 800ab84:	21ba      	movs	r1, #186	; 0xba
 800ab86:	f7fe f941 	bl	8008e0c <__assert_func>
 800ab8a:	6922      	ldr	r2, [r4, #16]
 800ab8c:	3202      	adds	r2, #2
 800ab8e:	f104 010c 	add.w	r1, r4, #12
 800ab92:	0092      	lsls	r2, r2, #2
 800ab94:	300c      	adds	r0, #12
 800ab96:	f7ff f88e 	bl	8009cb6 <memcpy>
 800ab9a:	4621      	mov	r1, r4
 800ab9c:	4638      	mov	r0, r7
 800ab9e:	f7ff ffa5 	bl	800aaec <_Bfree>
 800aba2:	4644      	mov	r4, r8
 800aba4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800aba8:	3501      	adds	r5, #1
 800abaa:	615e      	str	r6, [r3, #20]
 800abac:	6125      	str	r5, [r4, #16]
 800abae:	4620      	mov	r0, r4
 800abb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800abb4:	0800da78 	.word	0x0800da78
 800abb8:	0800da89 	.word	0x0800da89

0800abbc <__hi0bits>:
 800abbc:	0c03      	lsrs	r3, r0, #16
 800abbe:	041b      	lsls	r3, r3, #16
 800abc0:	b9d3      	cbnz	r3, 800abf8 <__hi0bits+0x3c>
 800abc2:	0400      	lsls	r0, r0, #16
 800abc4:	2310      	movs	r3, #16
 800abc6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800abca:	bf04      	itt	eq
 800abcc:	0200      	lsleq	r0, r0, #8
 800abce:	3308      	addeq	r3, #8
 800abd0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800abd4:	bf04      	itt	eq
 800abd6:	0100      	lsleq	r0, r0, #4
 800abd8:	3304      	addeq	r3, #4
 800abda:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800abde:	bf04      	itt	eq
 800abe0:	0080      	lsleq	r0, r0, #2
 800abe2:	3302      	addeq	r3, #2
 800abe4:	2800      	cmp	r0, #0
 800abe6:	db05      	blt.n	800abf4 <__hi0bits+0x38>
 800abe8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800abec:	f103 0301 	add.w	r3, r3, #1
 800abf0:	bf08      	it	eq
 800abf2:	2320      	moveq	r3, #32
 800abf4:	4618      	mov	r0, r3
 800abf6:	4770      	bx	lr
 800abf8:	2300      	movs	r3, #0
 800abfa:	e7e4      	b.n	800abc6 <__hi0bits+0xa>

0800abfc <__lo0bits>:
 800abfc:	6803      	ldr	r3, [r0, #0]
 800abfe:	f013 0207 	ands.w	r2, r3, #7
 800ac02:	d00c      	beq.n	800ac1e <__lo0bits+0x22>
 800ac04:	07d9      	lsls	r1, r3, #31
 800ac06:	d422      	bmi.n	800ac4e <__lo0bits+0x52>
 800ac08:	079a      	lsls	r2, r3, #30
 800ac0a:	bf49      	itett	mi
 800ac0c:	085b      	lsrmi	r3, r3, #1
 800ac0e:	089b      	lsrpl	r3, r3, #2
 800ac10:	6003      	strmi	r3, [r0, #0]
 800ac12:	2201      	movmi	r2, #1
 800ac14:	bf5c      	itt	pl
 800ac16:	6003      	strpl	r3, [r0, #0]
 800ac18:	2202      	movpl	r2, #2
 800ac1a:	4610      	mov	r0, r2
 800ac1c:	4770      	bx	lr
 800ac1e:	b299      	uxth	r1, r3
 800ac20:	b909      	cbnz	r1, 800ac26 <__lo0bits+0x2a>
 800ac22:	0c1b      	lsrs	r3, r3, #16
 800ac24:	2210      	movs	r2, #16
 800ac26:	b2d9      	uxtb	r1, r3
 800ac28:	b909      	cbnz	r1, 800ac2e <__lo0bits+0x32>
 800ac2a:	3208      	adds	r2, #8
 800ac2c:	0a1b      	lsrs	r3, r3, #8
 800ac2e:	0719      	lsls	r1, r3, #28
 800ac30:	bf04      	itt	eq
 800ac32:	091b      	lsreq	r3, r3, #4
 800ac34:	3204      	addeq	r2, #4
 800ac36:	0799      	lsls	r1, r3, #30
 800ac38:	bf04      	itt	eq
 800ac3a:	089b      	lsreq	r3, r3, #2
 800ac3c:	3202      	addeq	r2, #2
 800ac3e:	07d9      	lsls	r1, r3, #31
 800ac40:	d403      	bmi.n	800ac4a <__lo0bits+0x4e>
 800ac42:	085b      	lsrs	r3, r3, #1
 800ac44:	f102 0201 	add.w	r2, r2, #1
 800ac48:	d003      	beq.n	800ac52 <__lo0bits+0x56>
 800ac4a:	6003      	str	r3, [r0, #0]
 800ac4c:	e7e5      	b.n	800ac1a <__lo0bits+0x1e>
 800ac4e:	2200      	movs	r2, #0
 800ac50:	e7e3      	b.n	800ac1a <__lo0bits+0x1e>
 800ac52:	2220      	movs	r2, #32
 800ac54:	e7e1      	b.n	800ac1a <__lo0bits+0x1e>
	...

0800ac58 <__i2b>:
 800ac58:	b510      	push	{r4, lr}
 800ac5a:	460c      	mov	r4, r1
 800ac5c:	2101      	movs	r1, #1
 800ac5e:	f7ff ff05 	bl	800aa6c <_Balloc>
 800ac62:	4602      	mov	r2, r0
 800ac64:	b928      	cbnz	r0, 800ac72 <__i2b+0x1a>
 800ac66:	4b05      	ldr	r3, [pc, #20]	; (800ac7c <__i2b+0x24>)
 800ac68:	4805      	ldr	r0, [pc, #20]	; (800ac80 <__i2b+0x28>)
 800ac6a:	f240 1145 	movw	r1, #325	; 0x145
 800ac6e:	f7fe f8cd 	bl	8008e0c <__assert_func>
 800ac72:	2301      	movs	r3, #1
 800ac74:	6144      	str	r4, [r0, #20]
 800ac76:	6103      	str	r3, [r0, #16]
 800ac78:	bd10      	pop	{r4, pc}
 800ac7a:	bf00      	nop
 800ac7c:	0800da78 	.word	0x0800da78
 800ac80:	0800da89 	.word	0x0800da89

0800ac84 <__multiply>:
 800ac84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac88:	4691      	mov	r9, r2
 800ac8a:	690a      	ldr	r2, [r1, #16]
 800ac8c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800ac90:	429a      	cmp	r2, r3
 800ac92:	bfb8      	it	lt
 800ac94:	460b      	movlt	r3, r1
 800ac96:	460c      	mov	r4, r1
 800ac98:	bfbc      	itt	lt
 800ac9a:	464c      	movlt	r4, r9
 800ac9c:	4699      	movlt	r9, r3
 800ac9e:	6927      	ldr	r7, [r4, #16]
 800aca0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800aca4:	68a3      	ldr	r3, [r4, #8]
 800aca6:	6861      	ldr	r1, [r4, #4]
 800aca8:	eb07 060a 	add.w	r6, r7, sl
 800acac:	42b3      	cmp	r3, r6
 800acae:	b085      	sub	sp, #20
 800acb0:	bfb8      	it	lt
 800acb2:	3101      	addlt	r1, #1
 800acb4:	f7ff feda 	bl	800aa6c <_Balloc>
 800acb8:	b930      	cbnz	r0, 800acc8 <__multiply+0x44>
 800acba:	4602      	mov	r2, r0
 800acbc:	4b44      	ldr	r3, [pc, #272]	; (800add0 <__multiply+0x14c>)
 800acbe:	4845      	ldr	r0, [pc, #276]	; (800add4 <__multiply+0x150>)
 800acc0:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800acc4:	f7fe f8a2 	bl	8008e0c <__assert_func>
 800acc8:	f100 0514 	add.w	r5, r0, #20
 800accc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800acd0:	462b      	mov	r3, r5
 800acd2:	2200      	movs	r2, #0
 800acd4:	4543      	cmp	r3, r8
 800acd6:	d321      	bcc.n	800ad1c <__multiply+0x98>
 800acd8:	f104 0314 	add.w	r3, r4, #20
 800acdc:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800ace0:	f109 0314 	add.w	r3, r9, #20
 800ace4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800ace8:	9202      	str	r2, [sp, #8]
 800acea:	1b3a      	subs	r2, r7, r4
 800acec:	3a15      	subs	r2, #21
 800acee:	f022 0203 	bic.w	r2, r2, #3
 800acf2:	3204      	adds	r2, #4
 800acf4:	f104 0115 	add.w	r1, r4, #21
 800acf8:	428f      	cmp	r7, r1
 800acfa:	bf38      	it	cc
 800acfc:	2204      	movcc	r2, #4
 800acfe:	9201      	str	r2, [sp, #4]
 800ad00:	9a02      	ldr	r2, [sp, #8]
 800ad02:	9303      	str	r3, [sp, #12]
 800ad04:	429a      	cmp	r2, r3
 800ad06:	d80c      	bhi.n	800ad22 <__multiply+0x9e>
 800ad08:	2e00      	cmp	r6, #0
 800ad0a:	dd03      	ble.n	800ad14 <__multiply+0x90>
 800ad0c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800ad10:	2b00      	cmp	r3, #0
 800ad12:	d05b      	beq.n	800adcc <__multiply+0x148>
 800ad14:	6106      	str	r6, [r0, #16]
 800ad16:	b005      	add	sp, #20
 800ad18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad1c:	f843 2b04 	str.w	r2, [r3], #4
 800ad20:	e7d8      	b.n	800acd4 <__multiply+0x50>
 800ad22:	f8b3 a000 	ldrh.w	sl, [r3]
 800ad26:	f1ba 0f00 	cmp.w	sl, #0
 800ad2a:	d024      	beq.n	800ad76 <__multiply+0xf2>
 800ad2c:	f104 0e14 	add.w	lr, r4, #20
 800ad30:	46a9      	mov	r9, r5
 800ad32:	f04f 0c00 	mov.w	ip, #0
 800ad36:	f85e 2b04 	ldr.w	r2, [lr], #4
 800ad3a:	f8d9 1000 	ldr.w	r1, [r9]
 800ad3e:	fa1f fb82 	uxth.w	fp, r2
 800ad42:	b289      	uxth	r1, r1
 800ad44:	fb0a 110b 	mla	r1, sl, fp, r1
 800ad48:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800ad4c:	f8d9 2000 	ldr.w	r2, [r9]
 800ad50:	4461      	add	r1, ip
 800ad52:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800ad56:	fb0a c20b 	mla	r2, sl, fp, ip
 800ad5a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800ad5e:	b289      	uxth	r1, r1
 800ad60:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800ad64:	4577      	cmp	r7, lr
 800ad66:	f849 1b04 	str.w	r1, [r9], #4
 800ad6a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800ad6e:	d8e2      	bhi.n	800ad36 <__multiply+0xb2>
 800ad70:	9a01      	ldr	r2, [sp, #4]
 800ad72:	f845 c002 	str.w	ip, [r5, r2]
 800ad76:	9a03      	ldr	r2, [sp, #12]
 800ad78:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800ad7c:	3304      	adds	r3, #4
 800ad7e:	f1b9 0f00 	cmp.w	r9, #0
 800ad82:	d021      	beq.n	800adc8 <__multiply+0x144>
 800ad84:	6829      	ldr	r1, [r5, #0]
 800ad86:	f104 0c14 	add.w	ip, r4, #20
 800ad8a:	46ae      	mov	lr, r5
 800ad8c:	f04f 0a00 	mov.w	sl, #0
 800ad90:	f8bc b000 	ldrh.w	fp, [ip]
 800ad94:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800ad98:	fb09 220b 	mla	r2, r9, fp, r2
 800ad9c:	4452      	add	r2, sl
 800ad9e:	b289      	uxth	r1, r1
 800ada0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800ada4:	f84e 1b04 	str.w	r1, [lr], #4
 800ada8:	f85c 1b04 	ldr.w	r1, [ip], #4
 800adac:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800adb0:	f8be 1000 	ldrh.w	r1, [lr]
 800adb4:	fb09 110a 	mla	r1, r9, sl, r1
 800adb8:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800adbc:	4567      	cmp	r7, ip
 800adbe:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800adc2:	d8e5      	bhi.n	800ad90 <__multiply+0x10c>
 800adc4:	9a01      	ldr	r2, [sp, #4]
 800adc6:	50a9      	str	r1, [r5, r2]
 800adc8:	3504      	adds	r5, #4
 800adca:	e799      	b.n	800ad00 <__multiply+0x7c>
 800adcc:	3e01      	subs	r6, #1
 800adce:	e79b      	b.n	800ad08 <__multiply+0x84>
 800add0:	0800da78 	.word	0x0800da78
 800add4:	0800da89 	.word	0x0800da89

0800add8 <__pow5mult>:
 800add8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800addc:	4615      	mov	r5, r2
 800adde:	f012 0203 	ands.w	r2, r2, #3
 800ade2:	4606      	mov	r6, r0
 800ade4:	460f      	mov	r7, r1
 800ade6:	d007      	beq.n	800adf8 <__pow5mult+0x20>
 800ade8:	4c25      	ldr	r4, [pc, #148]	; (800ae80 <__pow5mult+0xa8>)
 800adea:	3a01      	subs	r2, #1
 800adec:	2300      	movs	r3, #0
 800adee:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800adf2:	f7ff fe9d 	bl	800ab30 <__multadd>
 800adf6:	4607      	mov	r7, r0
 800adf8:	10ad      	asrs	r5, r5, #2
 800adfa:	d03d      	beq.n	800ae78 <__pow5mult+0xa0>
 800adfc:	69f4      	ldr	r4, [r6, #28]
 800adfe:	b97c      	cbnz	r4, 800ae20 <__pow5mult+0x48>
 800ae00:	2010      	movs	r0, #16
 800ae02:	f7fe f821 	bl	8008e48 <malloc>
 800ae06:	4602      	mov	r2, r0
 800ae08:	61f0      	str	r0, [r6, #28]
 800ae0a:	b928      	cbnz	r0, 800ae18 <__pow5mult+0x40>
 800ae0c:	4b1d      	ldr	r3, [pc, #116]	; (800ae84 <__pow5mult+0xac>)
 800ae0e:	481e      	ldr	r0, [pc, #120]	; (800ae88 <__pow5mult+0xb0>)
 800ae10:	f240 11b3 	movw	r1, #435	; 0x1b3
 800ae14:	f7fd fffa 	bl	8008e0c <__assert_func>
 800ae18:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ae1c:	6004      	str	r4, [r0, #0]
 800ae1e:	60c4      	str	r4, [r0, #12]
 800ae20:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800ae24:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ae28:	b94c      	cbnz	r4, 800ae3e <__pow5mult+0x66>
 800ae2a:	f240 2171 	movw	r1, #625	; 0x271
 800ae2e:	4630      	mov	r0, r6
 800ae30:	f7ff ff12 	bl	800ac58 <__i2b>
 800ae34:	2300      	movs	r3, #0
 800ae36:	f8c8 0008 	str.w	r0, [r8, #8]
 800ae3a:	4604      	mov	r4, r0
 800ae3c:	6003      	str	r3, [r0, #0]
 800ae3e:	f04f 0900 	mov.w	r9, #0
 800ae42:	07eb      	lsls	r3, r5, #31
 800ae44:	d50a      	bpl.n	800ae5c <__pow5mult+0x84>
 800ae46:	4639      	mov	r1, r7
 800ae48:	4622      	mov	r2, r4
 800ae4a:	4630      	mov	r0, r6
 800ae4c:	f7ff ff1a 	bl	800ac84 <__multiply>
 800ae50:	4639      	mov	r1, r7
 800ae52:	4680      	mov	r8, r0
 800ae54:	4630      	mov	r0, r6
 800ae56:	f7ff fe49 	bl	800aaec <_Bfree>
 800ae5a:	4647      	mov	r7, r8
 800ae5c:	106d      	asrs	r5, r5, #1
 800ae5e:	d00b      	beq.n	800ae78 <__pow5mult+0xa0>
 800ae60:	6820      	ldr	r0, [r4, #0]
 800ae62:	b938      	cbnz	r0, 800ae74 <__pow5mult+0x9c>
 800ae64:	4622      	mov	r2, r4
 800ae66:	4621      	mov	r1, r4
 800ae68:	4630      	mov	r0, r6
 800ae6a:	f7ff ff0b 	bl	800ac84 <__multiply>
 800ae6e:	6020      	str	r0, [r4, #0]
 800ae70:	f8c0 9000 	str.w	r9, [r0]
 800ae74:	4604      	mov	r4, r0
 800ae76:	e7e4      	b.n	800ae42 <__pow5mult+0x6a>
 800ae78:	4638      	mov	r0, r7
 800ae7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ae7e:	bf00      	nop
 800ae80:	0800dbd8 	.word	0x0800dbd8
 800ae84:	0800da09 	.word	0x0800da09
 800ae88:	0800da89 	.word	0x0800da89

0800ae8c <__lshift>:
 800ae8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ae90:	460c      	mov	r4, r1
 800ae92:	6849      	ldr	r1, [r1, #4]
 800ae94:	6923      	ldr	r3, [r4, #16]
 800ae96:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ae9a:	68a3      	ldr	r3, [r4, #8]
 800ae9c:	4607      	mov	r7, r0
 800ae9e:	4691      	mov	r9, r2
 800aea0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800aea4:	f108 0601 	add.w	r6, r8, #1
 800aea8:	42b3      	cmp	r3, r6
 800aeaa:	db0b      	blt.n	800aec4 <__lshift+0x38>
 800aeac:	4638      	mov	r0, r7
 800aeae:	f7ff fddd 	bl	800aa6c <_Balloc>
 800aeb2:	4605      	mov	r5, r0
 800aeb4:	b948      	cbnz	r0, 800aeca <__lshift+0x3e>
 800aeb6:	4602      	mov	r2, r0
 800aeb8:	4b28      	ldr	r3, [pc, #160]	; (800af5c <__lshift+0xd0>)
 800aeba:	4829      	ldr	r0, [pc, #164]	; (800af60 <__lshift+0xd4>)
 800aebc:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800aec0:	f7fd ffa4 	bl	8008e0c <__assert_func>
 800aec4:	3101      	adds	r1, #1
 800aec6:	005b      	lsls	r3, r3, #1
 800aec8:	e7ee      	b.n	800aea8 <__lshift+0x1c>
 800aeca:	2300      	movs	r3, #0
 800aecc:	f100 0114 	add.w	r1, r0, #20
 800aed0:	f100 0210 	add.w	r2, r0, #16
 800aed4:	4618      	mov	r0, r3
 800aed6:	4553      	cmp	r3, sl
 800aed8:	db33      	blt.n	800af42 <__lshift+0xb6>
 800aeda:	6920      	ldr	r0, [r4, #16]
 800aedc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800aee0:	f104 0314 	add.w	r3, r4, #20
 800aee4:	f019 091f 	ands.w	r9, r9, #31
 800aee8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800aeec:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800aef0:	d02b      	beq.n	800af4a <__lshift+0xbe>
 800aef2:	f1c9 0e20 	rsb	lr, r9, #32
 800aef6:	468a      	mov	sl, r1
 800aef8:	2200      	movs	r2, #0
 800aefa:	6818      	ldr	r0, [r3, #0]
 800aefc:	fa00 f009 	lsl.w	r0, r0, r9
 800af00:	4310      	orrs	r0, r2
 800af02:	f84a 0b04 	str.w	r0, [sl], #4
 800af06:	f853 2b04 	ldr.w	r2, [r3], #4
 800af0a:	459c      	cmp	ip, r3
 800af0c:	fa22 f20e 	lsr.w	r2, r2, lr
 800af10:	d8f3      	bhi.n	800aefa <__lshift+0x6e>
 800af12:	ebac 0304 	sub.w	r3, ip, r4
 800af16:	3b15      	subs	r3, #21
 800af18:	f023 0303 	bic.w	r3, r3, #3
 800af1c:	3304      	adds	r3, #4
 800af1e:	f104 0015 	add.w	r0, r4, #21
 800af22:	4584      	cmp	ip, r0
 800af24:	bf38      	it	cc
 800af26:	2304      	movcc	r3, #4
 800af28:	50ca      	str	r2, [r1, r3]
 800af2a:	b10a      	cbz	r2, 800af30 <__lshift+0xa4>
 800af2c:	f108 0602 	add.w	r6, r8, #2
 800af30:	3e01      	subs	r6, #1
 800af32:	4638      	mov	r0, r7
 800af34:	612e      	str	r6, [r5, #16]
 800af36:	4621      	mov	r1, r4
 800af38:	f7ff fdd8 	bl	800aaec <_Bfree>
 800af3c:	4628      	mov	r0, r5
 800af3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800af42:	f842 0f04 	str.w	r0, [r2, #4]!
 800af46:	3301      	adds	r3, #1
 800af48:	e7c5      	b.n	800aed6 <__lshift+0x4a>
 800af4a:	3904      	subs	r1, #4
 800af4c:	f853 2b04 	ldr.w	r2, [r3], #4
 800af50:	f841 2f04 	str.w	r2, [r1, #4]!
 800af54:	459c      	cmp	ip, r3
 800af56:	d8f9      	bhi.n	800af4c <__lshift+0xc0>
 800af58:	e7ea      	b.n	800af30 <__lshift+0xa4>
 800af5a:	bf00      	nop
 800af5c:	0800da78 	.word	0x0800da78
 800af60:	0800da89 	.word	0x0800da89

0800af64 <__mcmp>:
 800af64:	b530      	push	{r4, r5, lr}
 800af66:	6902      	ldr	r2, [r0, #16]
 800af68:	690c      	ldr	r4, [r1, #16]
 800af6a:	1b12      	subs	r2, r2, r4
 800af6c:	d10e      	bne.n	800af8c <__mcmp+0x28>
 800af6e:	f100 0314 	add.w	r3, r0, #20
 800af72:	3114      	adds	r1, #20
 800af74:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800af78:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800af7c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800af80:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800af84:	42a5      	cmp	r5, r4
 800af86:	d003      	beq.n	800af90 <__mcmp+0x2c>
 800af88:	d305      	bcc.n	800af96 <__mcmp+0x32>
 800af8a:	2201      	movs	r2, #1
 800af8c:	4610      	mov	r0, r2
 800af8e:	bd30      	pop	{r4, r5, pc}
 800af90:	4283      	cmp	r3, r0
 800af92:	d3f3      	bcc.n	800af7c <__mcmp+0x18>
 800af94:	e7fa      	b.n	800af8c <__mcmp+0x28>
 800af96:	f04f 32ff 	mov.w	r2, #4294967295
 800af9a:	e7f7      	b.n	800af8c <__mcmp+0x28>

0800af9c <__mdiff>:
 800af9c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800afa0:	460c      	mov	r4, r1
 800afa2:	4606      	mov	r6, r0
 800afa4:	4611      	mov	r1, r2
 800afa6:	4620      	mov	r0, r4
 800afa8:	4690      	mov	r8, r2
 800afaa:	f7ff ffdb 	bl	800af64 <__mcmp>
 800afae:	1e05      	subs	r5, r0, #0
 800afb0:	d110      	bne.n	800afd4 <__mdiff+0x38>
 800afb2:	4629      	mov	r1, r5
 800afb4:	4630      	mov	r0, r6
 800afb6:	f7ff fd59 	bl	800aa6c <_Balloc>
 800afba:	b930      	cbnz	r0, 800afca <__mdiff+0x2e>
 800afbc:	4b3a      	ldr	r3, [pc, #232]	; (800b0a8 <__mdiff+0x10c>)
 800afbe:	4602      	mov	r2, r0
 800afc0:	f240 2137 	movw	r1, #567	; 0x237
 800afc4:	4839      	ldr	r0, [pc, #228]	; (800b0ac <__mdiff+0x110>)
 800afc6:	f7fd ff21 	bl	8008e0c <__assert_func>
 800afca:	2301      	movs	r3, #1
 800afcc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800afd0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800afd4:	bfa4      	itt	ge
 800afd6:	4643      	movge	r3, r8
 800afd8:	46a0      	movge	r8, r4
 800afda:	4630      	mov	r0, r6
 800afdc:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800afe0:	bfa6      	itte	ge
 800afe2:	461c      	movge	r4, r3
 800afe4:	2500      	movge	r5, #0
 800afe6:	2501      	movlt	r5, #1
 800afe8:	f7ff fd40 	bl	800aa6c <_Balloc>
 800afec:	b920      	cbnz	r0, 800aff8 <__mdiff+0x5c>
 800afee:	4b2e      	ldr	r3, [pc, #184]	; (800b0a8 <__mdiff+0x10c>)
 800aff0:	4602      	mov	r2, r0
 800aff2:	f240 2145 	movw	r1, #581	; 0x245
 800aff6:	e7e5      	b.n	800afc4 <__mdiff+0x28>
 800aff8:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800affc:	6926      	ldr	r6, [r4, #16]
 800affe:	60c5      	str	r5, [r0, #12]
 800b000:	f104 0914 	add.w	r9, r4, #20
 800b004:	f108 0514 	add.w	r5, r8, #20
 800b008:	f100 0e14 	add.w	lr, r0, #20
 800b00c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800b010:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800b014:	f108 0210 	add.w	r2, r8, #16
 800b018:	46f2      	mov	sl, lr
 800b01a:	2100      	movs	r1, #0
 800b01c:	f859 3b04 	ldr.w	r3, [r9], #4
 800b020:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800b024:	fa11 f88b 	uxtah	r8, r1, fp
 800b028:	b299      	uxth	r1, r3
 800b02a:	0c1b      	lsrs	r3, r3, #16
 800b02c:	eba8 0801 	sub.w	r8, r8, r1
 800b030:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800b034:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800b038:	fa1f f888 	uxth.w	r8, r8
 800b03c:	1419      	asrs	r1, r3, #16
 800b03e:	454e      	cmp	r6, r9
 800b040:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800b044:	f84a 3b04 	str.w	r3, [sl], #4
 800b048:	d8e8      	bhi.n	800b01c <__mdiff+0x80>
 800b04a:	1b33      	subs	r3, r6, r4
 800b04c:	3b15      	subs	r3, #21
 800b04e:	f023 0303 	bic.w	r3, r3, #3
 800b052:	3304      	adds	r3, #4
 800b054:	3415      	adds	r4, #21
 800b056:	42a6      	cmp	r6, r4
 800b058:	bf38      	it	cc
 800b05a:	2304      	movcc	r3, #4
 800b05c:	441d      	add	r5, r3
 800b05e:	4473      	add	r3, lr
 800b060:	469e      	mov	lr, r3
 800b062:	462e      	mov	r6, r5
 800b064:	4566      	cmp	r6, ip
 800b066:	d30e      	bcc.n	800b086 <__mdiff+0xea>
 800b068:	f10c 0203 	add.w	r2, ip, #3
 800b06c:	1b52      	subs	r2, r2, r5
 800b06e:	f022 0203 	bic.w	r2, r2, #3
 800b072:	3d03      	subs	r5, #3
 800b074:	45ac      	cmp	ip, r5
 800b076:	bf38      	it	cc
 800b078:	2200      	movcc	r2, #0
 800b07a:	4413      	add	r3, r2
 800b07c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800b080:	b17a      	cbz	r2, 800b0a2 <__mdiff+0x106>
 800b082:	6107      	str	r7, [r0, #16]
 800b084:	e7a4      	b.n	800afd0 <__mdiff+0x34>
 800b086:	f856 8b04 	ldr.w	r8, [r6], #4
 800b08a:	fa11 f288 	uxtah	r2, r1, r8
 800b08e:	1414      	asrs	r4, r2, #16
 800b090:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800b094:	b292      	uxth	r2, r2
 800b096:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800b09a:	f84e 2b04 	str.w	r2, [lr], #4
 800b09e:	1421      	asrs	r1, r4, #16
 800b0a0:	e7e0      	b.n	800b064 <__mdiff+0xc8>
 800b0a2:	3f01      	subs	r7, #1
 800b0a4:	e7ea      	b.n	800b07c <__mdiff+0xe0>
 800b0a6:	bf00      	nop
 800b0a8:	0800da78 	.word	0x0800da78
 800b0ac:	0800da89 	.word	0x0800da89

0800b0b0 <__d2b>:
 800b0b0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800b0b4:	460f      	mov	r7, r1
 800b0b6:	2101      	movs	r1, #1
 800b0b8:	ec59 8b10 	vmov	r8, r9, d0
 800b0bc:	4616      	mov	r6, r2
 800b0be:	f7ff fcd5 	bl	800aa6c <_Balloc>
 800b0c2:	4604      	mov	r4, r0
 800b0c4:	b930      	cbnz	r0, 800b0d4 <__d2b+0x24>
 800b0c6:	4602      	mov	r2, r0
 800b0c8:	4b24      	ldr	r3, [pc, #144]	; (800b15c <__d2b+0xac>)
 800b0ca:	4825      	ldr	r0, [pc, #148]	; (800b160 <__d2b+0xb0>)
 800b0cc:	f240 310f 	movw	r1, #783	; 0x30f
 800b0d0:	f7fd fe9c 	bl	8008e0c <__assert_func>
 800b0d4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800b0d8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800b0dc:	bb2d      	cbnz	r5, 800b12a <__d2b+0x7a>
 800b0de:	9301      	str	r3, [sp, #4]
 800b0e0:	f1b8 0300 	subs.w	r3, r8, #0
 800b0e4:	d026      	beq.n	800b134 <__d2b+0x84>
 800b0e6:	4668      	mov	r0, sp
 800b0e8:	9300      	str	r3, [sp, #0]
 800b0ea:	f7ff fd87 	bl	800abfc <__lo0bits>
 800b0ee:	e9dd 1200 	ldrd	r1, r2, [sp]
 800b0f2:	b1e8      	cbz	r0, 800b130 <__d2b+0x80>
 800b0f4:	f1c0 0320 	rsb	r3, r0, #32
 800b0f8:	fa02 f303 	lsl.w	r3, r2, r3
 800b0fc:	430b      	orrs	r3, r1
 800b0fe:	40c2      	lsrs	r2, r0
 800b100:	6163      	str	r3, [r4, #20]
 800b102:	9201      	str	r2, [sp, #4]
 800b104:	9b01      	ldr	r3, [sp, #4]
 800b106:	61a3      	str	r3, [r4, #24]
 800b108:	2b00      	cmp	r3, #0
 800b10a:	bf14      	ite	ne
 800b10c:	2202      	movne	r2, #2
 800b10e:	2201      	moveq	r2, #1
 800b110:	6122      	str	r2, [r4, #16]
 800b112:	b1bd      	cbz	r5, 800b144 <__d2b+0x94>
 800b114:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800b118:	4405      	add	r5, r0
 800b11a:	603d      	str	r5, [r7, #0]
 800b11c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800b120:	6030      	str	r0, [r6, #0]
 800b122:	4620      	mov	r0, r4
 800b124:	b003      	add	sp, #12
 800b126:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b12a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b12e:	e7d6      	b.n	800b0de <__d2b+0x2e>
 800b130:	6161      	str	r1, [r4, #20]
 800b132:	e7e7      	b.n	800b104 <__d2b+0x54>
 800b134:	a801      	add	r0, sp, #4
 800b136:	f7ff fd61 	bl	800abfc <__lo0bits>
 800b13a:	9b01      	ldr	r3, [sp, #4]
 800b13c:	6163      	str	r3, [r4, #20]
 800b13e:	3020      	adds	r0, #32
 800b140:	2201      	movs	r2, #1
 800b142:	e7e5      	b.n	800b110 <__d2b+0x60>
 800b144:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800b148:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800b14c:	6038      	str	r0, [r7, #0]
 800b14e:	6918      	ldr	r0, [r3, #16]
 800b150:	f7ff fd34 	bl	800abbc <__hi0bits>
 800b154:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800b158:	e7e2      	b.n	800b120 <__d2b+0x70>
 800b15a:	bf00      	nop
 800b15c:	0800da78 	.word	0x0800da78
 800b160:	0800da89 	.word	0x0800da89

0800b164 <__ssputs_r>:
 800b164:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b168:	688e      	ldr	r6, [r1, #8]
 800b16a:	461f      	mov	r7, r3
 800b16c:	42be      	cmp	r6, r7
 800b16e:	680b      	ldr	r3, [r1, #0]
 800b170:	4682      	mov	sl, r0
 800b172:	460c      	mov	r4, r1
 800b174:	4690      	mov	r8, r2
 800b176:	d82c      	bhi.n	800b1d2 <__ssputs_r+0x6e>
 800b178:	898a      	ldrh	r2, [r1, #12]
 800b17a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b17e:	d026      	beq.n	800b1ce <__ssputs_r+0x6a>
 800b180:	6965      	ldr	r5, [r4, #20]
 800b182:	6909      	ldr	r1, [r1, #16]
 800b184:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b188:	eba3 0901 	sub.w	r9, r3, r1
 800b18c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b190:	1c7b      	adds	r3, r7, #1
 800b192:	444b      	add	r3, r9
 800b194:	106d      	asrs	r5, r5, #1
 800b196:	429d      	cmp	r5, r3
 800b198:	bf38      	it	cc
 800b19a:	461d      	movcc	r5, r3
 800b19c:	0553      	lsls	r3, r2, #21
 800b19e:	d527      	bpl.n	800b1f0 <__ssputs_r+0x8c>
 800b1a0:	4629      	mov	r1, r5
 800b1a2:	f7fd fe81 	bl	8008ea8 <_malloc_r>
 800b1a6:	4606      	mov	r6, r0
 800b1a8:	b360      	cbz	r0, 800b204 <__ssputs_r+0xa0>
 800b1aa:	6921      	ldr	r1, [r4, #16]
 800b1ac:	464a      	mov	r2, r9
 800b1ae:	f7fe fd82 	bl	8009cb6 <memcpy>
 800b1b2:	89a3      	ldrh	r3, [r4, #12]
 800b1b4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b1b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b1bc:	81a3      	strh	r3, [r4, #12]
 800b1be:	6126      	str	r6, [r4, #16]
 800b1c0:	6165      	str	r5, [r4, #20]
 800b1c2:	444e      	add	r6, r9
 800b1c4:	eba5 0509 	sub.w	r5, r5, r9
 800b1c8:	6026      	str	r6, [r4, #0]
 800b1ca:	60a5      	str	r5, [r4, #8]
 800b1cc:	463e      	mov	r6, r7
 800b1ce:	42be      	cmp	r6, r7
 800b1d0:	d900      	bls.n	800b1d4 <__ssputs_r+0x70>
 800b1d2:	463e      	mov	r6, r7
 800b1d4:	6820      	ldr	r0, [r4, #0]
 800b1d6:	4632      	mov	r2, r6
 800b1d8:	4641      	mov	r1, r8
 800b1da:	f7fe fcb4 	bl	8009b46 <memmove>
 800b1de:	68a3      	ldr	r3, [r4, #8]
 800b1e0:	1b9b      	subs	r3, r3, r6
 800b1e2:	60a3      	str	r3, [r4, #8]
 800b1e4:	6823      	ldr	r3, [r4, #0]
 800b1e6:	4433      	add	r3, r6
 800b1e8:	6023      	str	r3, [r4, #0]
 800b1ea:	2000      	movs	r0, #0
 800b1ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b1f0:	462a      	mov	r2, r5
 800b1f2:	f000 fc03 	bl	800b9fc <_realloc_r>
 800b1f6:	4606      	mov	r6, r0
 800b1f8:	2800      	cmp	r0, #0
 800b1fa:	d1e0      	bne.n	800b1be <__ssputs_r+0x5a>
 800b1fc:	6921      	ldr	r1, [r4, #16]
 800b1fe:	4650      	mov	r0, sl
 800b200:	f7ff fbe8 	bl	800a9d4 <_free_r>
 800b204:	230c      	movs	r3, #12
 800b206:	f8ca 3000 	str.w	r3, [sl]
 800b20a:	89a3      	ldrh	r3, [r4, #12]
 800b20c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b210:	81a3      	strh	r3, [r4, #12]
 800b212:	f04f 30ff 	mov.w	r0, #4294967295
 800b216:	e7e9      	b.n	800b1ec <__ssputs_r+0x88>

0800b218 <_svfiprintf_r>:
 800b218:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b21c:	4698      	mov	r8, r3
 800b21e:	898b      	ldrh	r3, [r1, #12]
 800b220:	061b      	lsls	r3, r3, #24
 800b222:	b09d      	sub	sp, #116	; 0x74
 800b224:	4607      	mov	r7, r0
 800b226:	460d      	mov	r5, r1
 800b228:	4614      	mov	r4, r2
 800b22a:	d50e      	bpl.n	800b24a <_svfiprintf_r+0x32>
 800b22c:	690b      	ldr	r3, [r1, #16]
 800b22e:	b963      	cbnz	r3, 800b24a <_svfiprintf_r+0x32>
 800b230:	2140      	movs	r1, #64	; 0x40
 800b232:	f7fd fe39 	bl	8008ea8 <_malloc_r>
 800b236:	6028      	str	r0, [r5, #0]
 800b238:	6128      	str	r0, [r5, #16]
 800b23a:	b920      	cbnz	r0, 800b246 <_svfiprintf_r+0x2e>
 800b23c:	230c      	movs	r3, #12
 800b23e:	603b      	str	r3, [r7, #0]
 800b240:	f04f 30ff 	mov.w	r0, #4294967295
 800b244:	e0d0      	b.n	800b3e8 <_svfiprintf_r+0x1d0>
 800b246:	2340      	movs	r3, #64	; 0x40
 800b248:	616b      	str	r3, [r5, #20]
 800b24a:	2300      	movs	r3, #0
 800b24c:	9309      	str	r3, [sp, #36]	; 0x24
 800b24e:	2320      	movs	r3, #32
 800b250:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b254:	f8cd 800c 	str.w	r8, [sp, #12]
 800b258:	2330      	movs	r3, #48	; 0x30
 800b25a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800b400 <_svfiprintf_r+0x1e8>
 800b25e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b262:	f04f 0901 	mov.w	r9, #1
 800b266:	4623      	mov	r3, r4
 800b268:	469a      	mov	sl, r3
 800b26a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b26e:	b10a      	cbz	r2, 800b274 <_svfiprintf_r+0x5c>
 800b270:	2a25      	cmp	r2, #37	; 0x25
 800b272:	d1f9      	bne.n	800b268 <_svfiprintf_r+0x50>
 800b274:	ebba 0b04 	subs.w	fp, sl, r4
 800b278:	d00b      	beq.n	800b292 <_svfiprintf_r+0x7a>
 800b27a:	465b      	mov	r3, fp
 800b27c:	4622      	mov	r2, r4
 800b27e:	4629      	mov	r1, r5
 800b280:	4638      	mov	r0, r7
 800b282:	f7ff ff6f 	bl	800b164 <__ssputs_r>
 800b286:	3001      	adds	r0, #1
 800b288:	f000 80a9 	beq.w	800b3de <_svfiprintf_r+0x1c6>
 800b28c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b28e:	445a      	add	r2, fp
 800b290:	9209      	str	r2, [sp, #36]	; 0x24
 800b292:	f89a 3000 	ldrb.w	r3, [sl]
 800b296:	2b00      	cmp	r3, #0
 800b298:	f000 80a1 	beq.w	800b3de <_svfiprintf_r+0x1c6>
 800b29c:	2300      	movs	r3, #0
 800b29e:	f04f 32ff 	mov.w	r2, #4294967295
 800b2a2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b2a6:	f10a 0a01 	add.w	sl, sl, #1
 800b2aa:	9304      	str	r3, [sp, #16]
 800b2ac:	9307      	str	r3, [sp, #28]
 800b2ae:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b2b2:	931a      	str	r3, [sp, #104]	; 0x68
 800b2b4:	4654      	mov	r4, sl
 800b2b6:	2205      	movs	r2, #5
 800b2b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b2bc:	4850      	ldr	r0, [pc, #320]	; (800b400 <_svfiprintf_r+0x1e8>)
 800b2be:	f7f4 ffa7 	bl	8000210 <memchr>
 800b2c2:	9a04      	ldr	r2, [sp, #16]
 800b2c4:	b9d8      	cbnz	r0, 800b2fe <_svfiprintf_r+0xe6>
 800b2c6:	06d0      	lsls	r0, r2, #27
 800b2c8:	bf44      	itt	mi
 800b2ca:	2320      	movmi	r3, #32
 800b2cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b2d0:	0711      	lsls	r1, r2, #28
 800b2d2:	bf44      	itt	mi
 800b2d4:	232b      	movmi	r3, #43	; 0x2b
 800b2d6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b2da:	f89a 3000 	ldrb.w	r3, [sl]
 800b2de:	2b2a      	cmp	r3, #42	; 0x2a
 800b2e0:	d015      	beq.n	800b30e <_svfiprintf_r+0xf6>
 800b2e2:	9a07      	ldr	r2, [sp, #28]
 800b2e4:	4654      	mov	r4, sl
 800b2e6:	2000      	movs	r0, #0
 800b2e8:	f04f 0c0a 	mov.w	ip, #10
 800b2ec:	4621      	mov	r1, r4
 800b2ee:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b2f2:	3b30      	subs	r3, #48	; 0x30
 800b2f4:	2b09      	cmp	r3, #9
 800b2f6:	d94d      	bls.n	800b394 <_svfiprintf_r+0x17c>
 800b2f8:	b1b0      	cbz	r0, 800b328 <_svfiprintf_r+0x110>
 800b2fa:	9207      	str	r2, [sp, #28]
 800b2fc:	e014      	b.n	800b328 <_svfiprintf_r+0x110>
 800b2fe:	eba0 0308 	sub.w	r3, r0, r8
 800b302:	fa09 f303 	lsl.w	r3, r9, r3
 800b306:	4313      	orrs	r3, r2
 800b308:	9304      	str	r3, [sp, #16]
 800b30a:	46a2      	mov	sl, r4
 800b30c:	e7d2      	b.n	800b2b4 <_svfiprintf_r+0x9c>
 800b30e:	9b03      	ldr	r3, [sp, #12]
 800b310:	1d19      	adds	r1, r3, #4
 800b312:	681b      	ldr	r3, [r3, #0]
 800b314:	9103      	str	r1, [sp, #12]
 800b316:	2b00      	cmp	r3, #0
 800b318:	bfbb      	ittet	lt
 800b31a:	425b      	neglt	r3, r3
 800b31c:	f042 0202 	orrlt.w	r2, r2, #2
 800b320:	9307      	strge	r3, [sp, #28]
 800b322:	9307      	strlt	r3, [sp, #28]
 800b324:	bfb8      	it	lt
 800b326:	9204      	strlt	r2, [sp, #16]
 800b328:	7823      	ldrb	r3, [r4, #0]
 800b32a:	2b2e      	cmp	r3, #46	; 0x2e
 800b32c:	d10c      	bne.n	800b348 <_svfiprintf_r+0x130>
 800b32e:	7863      	ldrb	r3, [r4, #1]
 800b330:	2b2a      	cmp	r3, #42	; 0x2a
 800b332:	d134      	bne.n	800b39e <_svfiprintf_r+0x186>
 800b334:	9b03      	ldr	r3, [sp, #12]
 800b336:	1d1a      	adds	r2, r3, #4
 800b338:	681b      	ldr	r3, [r3, #0]
 800b33a:	9203      	str	r2, [sp, #12]
 800b33c:	2b00      	cmp	r3, #0
 800b33e:	bfb8      	it	lt
 800b340:	f04f 33ff 	movlt.w	r3, #4294967295
 800b344:	3402      	adds	r4, #2
 800b346:	9305      	str	r3, [sp, #20]
 800b348:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800b410 <_svfiprintf_r+0x1f8>
 800b34c:	7821      	ldrb	r1, [r4, #0]
 800b34e:	2203      	movs	r2, #3
 800b350:	4650      	mov	r0, sl
 800b352:	f7f4 ff5d 	bl	8000210 <memchr>
 800b356:	b138      	cbz	r0, 800b368 <_svfiprintf_r+0x150>
 800b358:	9b04      	ldr	r3, [sp, #16]
 800b35a:	eba0 000a 	sub.w	r0, r0, sl
 800b35e:	2240      	movs	r2, #64	; 0x40
 800b360:	4082      	lsls	r2, r0
 800b362:	4313      	orrs	r3, r2
 800b364:	3401      	adds	r4, #1
 800b366:	9304      	str	r3, [sp, #16]
 800b368:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b36c:	4825      	ldr	r0, [pc, #148]	; (800b404 <_svfiprintf_r+0x1ec>)
 800b36e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b372:	2206      	movs	r2, #6
 800b374:	f7f4 ff4c 	bl	8000210 <memchr>
 800b378:	2800      	cmp	r0, #0
 800b37a:	d038      	beq.n	800b3ee <_svfiprintf_r+0x1d6>
 800b37c:	4b22      	ldr	r3, [pc, #136]	; (800b408 <_svfiprintf_r+0x1f0>)
 800b37e:	bb1b      	cbnz	r3, 800b3c8 <_svfiprintf_r+0x1b0>
 800b380:	9b03      	ldr	r3, [sp, #12]
 800b382:	3307      	adds	r3, #7
 800b384:	f023 0307 	bic.w	r3, r3, #7
 800b388:	3308      	adds	r3, #8
 800b38a:	9303      	str	r3, [sp, #12]
 800b38c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b38e:	4433      	add	r3, r6
 800b390:	9309      	str	r3, [sp, #36]	; 0x24
 800b392:	e768      	b.n	800b266 <_svfiprintf_r+0x4e>
 800b394:	fb0c 3202 	mla	r2, ip, r2, r3
 800b398:	460c      	mov	r4, r1
 800b39a:	2001      	movs	r0, #1
 800b39c:	e7a6      	b.n	800b2ec <_svfiprintf_r+0xd4>
 800b39e:	2300      	movs	r3, #0
 800b3a0:	3401      	adds	r4, #1
 800b3a2:	9305      	str	r3, [sp, #20]
 800b3a4:	4619      	mov	r1, r3
 800b3a6:	f04f 0c0a 	mov.w	ip, #10
 800b3aa:	4620      	mov	r0, r4
 800b3ac:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b3b0:	3a30      	subs	r2, #48	; 0x30
 800b3b2:	2a09      	cmp	r2, #9
 800b3b4:	d903      	bls.n	800b3be <_svfiprintf_r+0x1a6>
 800b3b6:	2b00      	cmp	r3, #0
 800b3b8:	d0c6      	beq.n	800b348 <_svfiprintf_r+0x130>
 800b3ba:	9105      	str	r1, [sp, #20]
 800b3bc:	e7c4      	b.n	800b348 <_svfiprintf_r+0x130>
 800b3be:	fb0c 2101 	mla	r1, ip, r1, r2
 800b3c2:	4604      	mov	r4, r0
 800b3c4:	2301      	movs	r3, #1
 800b3c6:	e7f0      	b.n	800b3aa <_svfiprintf_r+0x192>
 800b3c8:	ab03      	add	r3, sp, #12
 800b3ca:	9300      	str	r3, [sp, #0]
 800b3cc:	462a      	mov	r2, r5
 800b3ce:	4b0f      	ldr	r3, [pc, #60]	; (800b40c <_svfiprintf_r+0x1f4>)
 800b3d0:	a904      	add	r1, sp, #16
 800b3d2:	4638      	mov	r0, r7
 800b3d4:	f7fd fe94 	bl	8009100 <_printf_float>
 800b3d8:	1c42      	adds	r2, r0, #1
 800b3da:	4606      	mov	r6, r0
 800b3dc:	d1d6      	bne.n	800b38c <_svfiprintf_r+0x174>
 800b3de:	89ab      	ldrh	r3, [r5, #12]
 800b3e0:	065b      	lsls	r3, r3, #25
 800b3e2:	f53f af2d 	bmi.w	800b240 <_svfiprintf_r+0x28>
 800b3e6:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b3e8:	b01d      	add	sp, #116	; 0x74
 800b3ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b3ee:	ab03      	add	r3, sp, #12
 800b3f0:	9300      	str	r3, [sp, #0]
 800b3f2:	462a      	mov	r2, r5
 800b3f4:	4b05      	ldr	r3, [pc, #20]	; (800b40c <_svfiprintf_r+0x1f4>)
 800b3f6:	a904      	add	r1, sp, #16
 800b3f8:	4638      	mov	r0, r7
 800b3fa:	f7fe f925 	bl	8009648 <_printf_i>
 800b3fe:	e7eb      	b.n	800b3d8 <_svfiprintf_r+0x1c0>
 800b400:	0800dbe4 	.word	0x0800dbe4
 800b404:	0800dbee 	.word	0x0800dbee
 800b408:	08009101 	.word	0x08009101
 800b40c:	0800b165 	.word	0x0800b165
 800b410:	0800dbea 	.word	0x0800dbea

0800b414 <__sfputc_r>:
 800b414:	6893      	ldr	r3, [r2, #8]
 800b416:	3b01      	subs	r3, #1
 800b418:	2b00      	cmp	r3, #0
 800b41a:	b410      	push	{r4}
 800b41c:	6093      	str	r3, [r2, #8]
 800b41e:	da08      	bge.n	800b432 <__sfputc_r+0x1e>
 800b420:	6994      	ldr	r4, [r2, #24]
 800b422:	42a3      	cmp	r3, r4
 800b424:	db01      	blt.n	800b42a <__sfputc_r+0x16>
 800b426:	290a      	cmp	r1, #10
 800b428:	d103      	bne.n	800b432 <__sfputc_r+0x1e>
 800b42a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b42e:	f000 b9e3 	b.w	800b7f8 <__swbuf_r>
 800b432:	6813      	ldr	r3, [r2, #0]
 800b434:	1c58      	adds	r0, r3, #1
 800b436:	6010      	str	r0, [r2, #0]
 800b438:	7019      	strb	r1, [r3, #0]
 800b43a:	4608      	mov	r0, r1
 800b43c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b440:	4770      	bx	lr

0800b442 <__sfputs_r>:
 800b442:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b444:	4606      	mov	r6, r0
 800b446:	460f      	mov	r7, r1
 800b448:	4614      	mov	r4, r2
 800b44a:	18d5      	adds	r5, r2, r3
 800b44c:	42ac      	cmp	r4, r5
 800b44e:	d101      	bne.n	800b454 <__sfputs_r+0x12>
 800b450:	2000      	movs	r0, #0
 800b452:	e007      	b.n	800b464 <__sfputs_r+0x22>
 800b454:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b458:	463a      	mov	r2, r7
 800b45a:	4630      	mov	r0, r6
 800b45c:	f7ff ffda 	bl	800b414 <__sfputc_r>
 800b460:	1c43      	adds	r3, r0, #1
 800b462:	d1f3      	bne.n	800b44c <__sfputs_r+0xa>
 800b464:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b468 <_vfiprintf_r>:
 800b468:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b46c:	460d      	mov	r5, r1
 800b46e:	b09d      	sub	sp, #116	; 0x74
 800b470:	4614      	mov	r4, r2
 800b472:	4698      	mov	r8, r3
 800b474:	4606      	mov	r6, r0
 800b476:	b118      	cbz	r0, 800b480 <_vfiprintf_r+0x18>
 800b478:	6a03      	ldr	r3, [r0, #32]
 800b47a:	b90b      	cbnz	r3, 800b480 <_vfiprintf_r+0x18>
 800b47c:	f7fe fa92 	bl	80099a4 <__sinit>
 800b480:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b482:	07d9      	lsls	r1, r3, #31
 800b484:	d405      	bmi.n	800b492 <_vfiprintf_r+0x2a>
 800b486:	89ab      	ldrh	r3, [r5, #12]
 800b488:	059a      	lsls	r2, r3, #22
 800b48a:	d402      	bmi.n	800b492 <_vfiprintf_r+0x2a>
 800b48c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b48e:	f7fe fc10 	bl	8009cb2 <__retarget_lock_acquire_recursive>
 800b492:	89ab      	ldrh	r3, [r5, #12]
 800b494:	071b      	lsls	r3, r3, #28
 800b496:	d501      	bpl.n	800b49c <_vfiprintf_r+0x34>
 800b498:	692b      	ldr	r3, [r5, #16]
 800b49a:	b99b      	cbnz	r3, 800b4c4 <_vfiprintf_r+0x5c>
 800b49c:	4629      	mov	r1, r5
 800b49e:	4630      	mov	r0, r6
 800b4a0:	f000 f9e8 	bl	800b874 <__swsetup_r>
 800b4a4:	b170      	cbz	r0, 800b4c4 <_vfiprintf_r+0x5c>
 800b4a6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b4a8:	07dc      	lsls	r4, r3, #31
 800b4aa:	d504      	bpl.n	800b4b6 <_vfiprintf_r+0x4e>
 800b4ac:	f04f 30ff 	mov.w	r0, #4294967295
 800b4b0:	b01d      	add	sp, #116	; 0x74
 800b4b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b4b6:	89ab      	ldrh	r3, [r5, #12]
 800b4b8:	0598      	lsls	r0, r3, #22
 800b4ba:	d4f7      	bmi.n	800b4ac <_vfiprintf_r+0x44>
 800b4bc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b4be:	f7fe fbf9 	bl	8009cb4 <__retarget_lock_release_recursive>
 800b4c2:	e7f3      	b.n	800b4ac <_vfiprintf_r+0x44>
 800b4c4:	2300      	movs	r3, #0
 800b4c6:	9309      	str	r3, [sp, #36]	; 0x24
 800b4c8:	2320      	movs	r3, #32
 800b4ca:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b4ce:	f8cd 800c 	str.w	r8, [sp, #12]
 800b4d2:	2330      	movs	r3, #48	; 0x30
 800b4d4:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800b688 <_vfiprintf_r+0x220>
 800b4d8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b4dc:	f04f 0901 	mov.w	r9, #1
 800b4e0:	4623      	mov	r3, r4
 800b4e2:	469a      	mov	sl, r3
 800b4e4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b4e8:	b10a      	cbz	r2, 800b4ee <_vfiprintf_r+0x86>
 800b4ea:	2a25      	cmp	r2, #37	; 0x25
 800b4ec:	d1f9      	bne.n	800b4e2 <_vfiprintf_r+0x7a>
 800b4ee:	ebba 0b04 	subs.w	fp, sl, r4
 800b4f2:	d00b      	beq.n	800b50c <_vfiprintf_r+0xa4>
 800b4f4:	465b      	mov	r3, fp
 800b4f6:	4622      	mov	r2, r4
 800b4f8:	4629      	mov	r1, r5
 800b4fa:	4630      	mov	r0, r6
 800b4fc:	f7ff ffa1 	bl	800b442 <__sfputs_r>
 800b500:	3001      	adds	r0, #1
 800b502:	f000 80a9 	beq.w	800b658 <_vfiprintf_r+0x1f0>
 800b506:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b508:	445a      	add	r2, fp
 800b50a:	9209      	str	r2, [sp, #36]	; 0x24
 800b50c:	f89a 3000 	ldrb.w	r3, [sl]
 800b510:	2b00      	cmp	r3, #0
 800b512:	f000 80a1 	beq.w	800b658 <_vfiprintf_r+0x1f0>
 800b516:	2300      	movs	r3, #0
 800b518:	f04f 32ff 	mov.w	r2, #4294967295
 800b51c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b520:	f10a 0a01 	add.w	sl, sl, #1
 800b524:	9304      	str	r3, [sp, #16]
 800b526:	9307      	str	r3, [sp, #28]
 800b528:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b52c:	931a      	str	r3, [sp, #104]	; 0x68
 800b52e:	4654      	mov	r4, sl
 800b530:	2205      	movs	r2, #5
 800b532:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b536:	4854      	ldr	r0, [pc, #336]	; (800b688 <_vfiprintf_r+0x220>)
 800b538:	f7f4 fe6a 	bl	8000210 <memchr>
 800b53c:	9a04      	ldr	r2, [sp, #16]
 800b53e:	b9d8      	cbnz	r0, 800b578 <_vfiprintf_r+0x110>
 800b540:	06d1      	lsls	r1, r2, #27
 800b542:	bf44      	itt	mi
 800b544:	2320      	movmi	r3, #32
 800b546:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b54a:	0713      	lsls	r3, r2, #28
 800b54c:	bf44      	itt	mi
 800b54e:	232b      	movmi	r3, #43	; 0x2b
 800b550:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b554:	f89a 3000 	ldrb.w	r3, [sl]
 800b558:	2b2a      	cmp	r3, #42	; 0x2a
 800b55a:	d015      	beq.n	800b588 <_vfiprintf_r+0x120>
 800b55c:	9a07      	ldr	r2, [sp, #28]
 800b55e:	4654      	mov	r4, sl
 800b560:	2000      	movs	r0, #0
 800b562:	f04f 0c0a 	mov.w	ip, #10
 800b566:	4621      	mov	r1, r4
 800b568:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b56c:	3b30      	subs	r3, #48	; 0x30
 800b56e:	2b09      	cmp	r3, #9
 800b570:	d94d      	bls.n	800b60e <_vfiprintf_r+0x1a6>
 800b572:	b1b0      	cbz	r0, 800b5a2 <_vfiprintf_r+0x13a>
 800b574:	9207      	str	r2, [sp, #28]
 800b576:	e014      	b.n	800b5a2 <_vfiprintf_r+0x13a>
 800b578:	eba0 0308 	sub.w	r3, r0, r8
 800b57c:	fa09 f303 	lsl.w	r3, r9, r3
 800b580:	4313      	orrs	r3, r2
 800b582:	9304      	str	r3, [sp, #16]
 800b584:	46a2      	mov	sl, r4
 800b586:	e7d2      	b.n	800b52e <_vfiprintf_r+0xc6>
 800b588:	9b03      	ldr	r3, [sp, #12]
 800b58a:	1d19      	adds	r1, r3, #4
 800b58c:	681b      	ldr	r3, [r3, #0]
 800b58e:	9103      	str	r1, [sp, #12]
 800b590:	2b00      	cmp	r3, #0
 800b592:	bfbb      	ittet	lt
 800b594:	425b      	neglt	r3, r3
 800b596:	f042 0202 	orrlt.w	r2, r2, #2
 800b59a:	9307      	strge	r3, [sp, #28]
 800b59c:	9307      	strlt	r3, [sp, #28]
 800b59e:	bfb8      	it	lt
 800b5a0:	9204      	strlt	r2, [sp, #16]
 800b5a2:	7823      	ldrb	r3, [r4, #0]
 800b5a4:	2b2e      	cmp	r3, #46	; 0x2e
 800b5a6:	d10c      	bne.n	800b5c2 <_vfiprintf_r+0x15a>
 800b5a8:	7863      	ldrb	r3, [r4, #1]
 800b5aa:	2b2a      	cmp	r3, #42	; 0x2a
 800b5ac:	d134      	bne.n	800b618 <_vfiprintf_r+0x1b0>
 800b5ae:	9b03      	ldr	r3, [sp, #12]
 800b5b0:	1d1a      	adds	r2, r3, #4
 800b5b2:	681b      	ldr	r3, [r3, #0]
 800b5b4:	9203      	str	r2, [sp, #12]
 800b5b6:	2b00      	cmp	r3, #0
 800b5b8:	bfb8      	it	lt
 800b5ba:	f04f 33ff 	movlt.w	r3, #4294967295
 800b5be:	3402      	adds	r4, #2
 800b5c0:	9305      	str	r3, [sp, #20]
 800b5c2:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800b698 <_vfiprintf_r+0x230>
 800b5c6:	7821      	ldrb	r1, [r4, #0]
 800b5c8:	2203      	movs	r2, #3
 800b5ca:	4650      	mov	r0, sl
 800b5cc:	f7f4 fe20 	bl	8000210 <memchr>
 800b5d0:	b138      	cbz	r0, 800b5e2 <_vfiprintf_r+0x17a>
 800b5d2:	9b04      	ldr	r3, [sp, #16]
 800b5d4:	eba0 000a 	sub.w	r0, r0, sl
 800b5d8:	2240      	movs	r2, #64	; 0x40
 800b5da:	4082      	lsls	r2, r0
 800b5dc:	4313      	orrs	r3, r2
 800b5de:	3401      	adds	r4, #1
 800b5e0:	9304      	str	r3, [sp, #16]
 800b5e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b5e6:	4829      	ldr	r0, [pc, #164]	; (800b68c <_vfiprintf_r+0x224>)
 800b5e8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b5ec:	2206      	movs	r2, #6
 800b5ee:	f7f4 fe0f 	bl	8000210 <memchr>
 800b5f2:	2800      	cmp	r0, #0
 800b5f4:	d03f      	beq.n	800b676 <_vfiprintf_r+0x20e>
 800b5f6:	4b26      	ldr	r3, [pc, #152]	; (800b690 <_vfiprintf_r+0x228>)
 800b5f8:	bb1b      	cbnz	r3, 800b642 <_vfiprintf_r+0x1da>
 800b5fa:	9b03      	ldr	r3, [sp, #12]
 800b5fc:	3307      	adds	r3, #7
 800b5fe:	f023 0307 	bic.w	r3, r3, #7
 800b602:	3308      	adds	r3, #8
 800b604:	9303      	str	r3, [sp, #12]
 800b606:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b608:	443b      	add	r3, r7
 800b60a:	9309      	str	r3, [sp, #36]	; 0x24
 800b60c:	e768      	b.n	800b4e0 <_vfiprintf_r+0x78>
 800b60e:	fb0c 3202 	mla	r2, ip, r2, r3
 800b612:	460c      	mov	r4, r1
 800b614:	2001      	movs	r0, #1
 800b616:	e7a6      	b.n	800b566 <_vfiprintf_r+0xfe>
 800b618:	2300      	movs	r3, #0
 800b61a:	3401      	adds	r4, #1
 800b61c:	9305      	str	r3, [sp, #20]
 800b61e:	4619      	mov	r1, r3
 800b620:	f04f 0c0a 	mov.w	ip, #10
 800b624:	4620      	mov	r0, r4
 800b626:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b62a:	3a30      	subs	r2, #48	; 0x30
 800b62c:	2a09      	cmp	r2, #9
 800b62e:	d903      	bls.n	800b638 <_vfiprintf_r+0x1d0>
 800b630:	2b00      	cmp	r3, #0
 800b632:	d0c6      	beq.n	800b5c2 <_vfiprintf_r+0x15a>
 800b634:	9105      	str	r1, [sp, #20]
 800b636:	e7c4      	b.n	800b5c2 <_vfiprintf_r+0x15a>
 800b638:	fb0c 2101 	mla	r1, ip, r1, r2
 800b63c:	4604      	mov	r4, r0
 800b63e:	2301      	movs	r3, #1
 800b640:	e7f0      	b.n	800b624 <_vfiprintf_r+0x1bc>
 800b642:	ab03      	add	r3, sp, #12
 800b644:	9300      	str	r3, [sp, #0]
 800b646:	462a      	mov	r2, r5
 800b648:	4b12      	ldr	r3, [pc, #72]	; (800b694 <_vfiprintf_r+0x22c>)
 800b64a:	a904      	add	r1, sp, #16
 800b64c:	4630      	mov	r0, r6
 800b64e:	f7fd fd57 	bl	8009100 <_printf_float>
 800b652:	4607      	mov	r7, r0
 800b654:	1c78      	adds	r0, r7, #1
 800b656:	d1d6      	bne.n	800b606 <_vfiprintf_r+0x19e>
 800b658:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b65a:	07d9      	lsls	r1, r3, #31
 800b65c:	d405      	bmi.n	800b66a <_vfiprintf_r+0x202>
 800b65e:	89ab      	ldrh	r3, [r5, #12]
 800b660:	059a      	lsls	r2, r3, #22
 800b662:	d402      	bmi.n	800b66a <_vfiprintf_r+0x202>
 800b664:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b666:	f7fe fb25 	bl	8009cb4 <__retarget_lock_release_recursive>
 800b66a:	89ab      	ldrh	r3, [r5, #12]
 800b66c:	065b      	lsls	r3, r3, #25
 800b66e:	f53f af1d 	bmi.w	800b4ac <_vfiprintf_r+0x44>
 800b672:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b674:	e71c      	b.n	800b4b0 <_vfiprintf_r+0x48>
 800b676:	ab03      	add	r3, sp, #12
 800b678:	9300      	str	r3, [sp, #0]
 800b67a:	462a      	mov	r2, r5
 800b67c:	4b05      	ldr	r3, [pc, #20]	; (800b694 <_vfiprintf_r+0x22c>)
 800b67e:	a904      	add	r1, sp, #16
 800b680:	4630      	mov	r0, r6
 800b682:	f7fd ffe1 	bl	8009648 <_printf_i>
 800b686:	e7e4      	b.n	800b652 <_vfiprintf_r+0x1ea>
 800b688:	0800dbe4 	.word	0x0800dbe4
 800b68c:	0800dbee 	.word	0x0800dbee
 800b690:	08009101 	.word	0x08009101
 800b694:	0800b443 	.word	0x0800b443
 800b698:	0800dbea 	.word	0x0800dbea

0800b69c <__sflush_r>:
 800b69c:	898a      	ldrh	r2, [r1, #12]
 800b69e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b6a2:	4605      	mov	r5, r0
 800b6a4:	0710      	lsls	r0, r2, #28
 800b6a6:	460c      	mov	r4, r1
 800b6a8:	d458      	bmi.n	800b75c <__sflush_r+0xc0>
 800b6aa:	684b      	ldr	r3, [r1, #4]
 800b6ac:	2b00      	cmp	r3, #0
 800b6ae:	dc05      	bgt.n	800b6bc <__sflush_r+0x20>
 800b6b0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b6b2:	2b00      	cmp	r3, #0
 800b6b4:	dc02      	bgt.n	800b6bc <__sflush_r+0x20>
 800b6b6:	2000      	movs	r0, #0
 800b6b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b6bc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b6be:	2e00      	cmp	r6, #0
 800b6c0:	d0f9      	beq.n	800b6b6 <__sflush_r+0x1a>
 800b6c2:	2300      	movs	r3, #0
 800b6c4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b6c8:	682f      	ldr	r7, [r5, #0]
 800b6ca:	6a21      	ldr	r1, [r4, #32]
 800b6cc:	602b      	str	r3, [r5, #0]
 800b6ce:	d032      	beq.n	800b736 <__sflush_r+0x9a>
 800b6d0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b6d2:	89a3      	ldrh	r3, [r4, #12]
 800b6d4:	075a      	lsls	r2, r3, #29
 800b6d6:	d505      	bpl.n	800b6e4 <__sflush_r+0x48>
 800b6d8:	6863      	ldr	r3, [r4, #4]
 800b6da:	1ac0      	subs	r0, r0, r3
 800b6dc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b6de:	b10b      	cbz	r3, 800b6e4 <__sflush_r+0x48>
 800b6e0:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b6e2:	1ac0      	subs	r0, r0, r3
 800b6e4:	2300      	movs	r3, #0
 800b6e6:	4602      	mov	r2, r0
 800b6e8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b6ea:	6a21      	ldr	r1, [r4, #32]
 800b6ec:	4628      	mov	r0, r5
 800b6ee:	47b0      	blx	r6
 800b6f0:	1c43      	adds	r3, r0, #1
 800b6f2:	89a3      	ldrh	r3, [r4, #12]
 800b6f4:	d106      	bne.n	800b704 <__sflush_r+0x68>
 800b6f6:	6829      	ldr	r1, [r5, #0]
 800b6f8:	291d      	cmp	r1, #29
 800b6fa:	d82b      	bhi.n	800b754 <__sflush_r+0xb8>
 800b6fc:	4a29      	ldr	r2, [pc, #164]	; (800b7a4 <__sflush_r+0x108>)
 800b6fe:	410a      	asrs	r2, r1
 800b700:	07d6      	lsls	r6, r2, #31
 800b702:	d427      	bmi.n	800b754 <__sflush_r+0xb8>
 800b704:	2200      	movs	r2, #0
 800b706:	6062      	str	r2, [r4, #4]
 800b708:	04d9      	lsls	r1, r3, #19
 800b70a:	6922      	ldr	r2, [r4, #16]
 800b70c:	6022      	str	r2, [r4, #0]
 800b70e:	d504      	bpl.n	800b71a <__sflush_r+0x7e>
 800b710:	1c42      	adds	r2, r0, #1
 800b712:	d101      	bne.n	800b718 <__sflush_r+0x7c>
 800b714:	682b      	ldr	r3, [r5, #0]
 800b716:	b903      	cbnz	r3, 800b71a <__sflush_r+0x7e>
 800b718:	6560      	str	r0, [r4, #84]	; 0x54
 800b71a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b71c:	602f      	str	r7, [r5, #0]
 800b71e:	2900      	cmp	r1, #0
 800b720:	d0c9      	beq.n	800b6b6 <__sflush_r+0x1a>
 800b722:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b726:	4299      	cmp	r1, r3
 800b728:	d002      	beq.n	800b730 <__sflush_r+0x94>
 800b72a:	4628      	mov	r0, r5
 800b72c:	f7ff f952 	bl	800a9d4 <_free_r>
 800b730:	2000      	movs	r0, #0
 800b732:	6360      	str	r0, [r4, #52]	; 0x34
 800b734:	e7c0      	b.n	800b6b8 <__sflush_r+0x1c>
 800b736:	2301      	movs	r3, #1
 800b738:	4628      	mov	r0, r5
 800b73a:	47b0      	blx	r6
 800b73c:	1c41      	adds	r1, r0, #1
 800b73e:	d1c8      	bne.n	800b6d2 <__sflush_r+0x36>
 800b740:	682b      	ldr	r3, [r5, #0]
 800b742:	2b00      	cmp	r3, #0
 800b744:	d0c5      	beq.n	800b6d2 <__sflush_r+0x36>
 800b746:	2b1d      	cmp	r3, #29
 800b748:	d001      	beq.n	800b74e <__sflush_r+0xb2>
 800b74a:	2b16      	cmp	r3, #22
 800b74c:	d101      	bne.n	800b752 <__sflush_r+0xb6>
 800b74e:	602f      	str	r7, [r5, #0]
 800b750:	e7b1      	b.n	800b6b6 <__sflush_r+0x1a>
 800b752:	89a3      	ldrh	r3, [r4, #12]
 800b754:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b758:	81a3      	strh	r3, [r4, #12]
 800b75a:	e7ad      	b.n	800b6b8 <__sflush_r+0x1c>
 800b75c:	690f      	ldr	r7, [r1, #16]
 800b75e:	2f00      	cmp	r7, #0
 800b760:	d0a9      	beq.n	800b6b6 <__sflush_r+0x1a>
 800b762:	0793      	lsls	r3, r2, #30
 800b764:	680e      	ldr	r6, [r1, #0]
 800b766:	bf08      	it	eq
 800b768:	694b      	ldreq	r3, [r1, #20]
 800b76a:	600f      	str	r7, [r1, #0]
 800b76c:	bf18      	it	ne
 800b76e:	2300      	movne	r3, #0
 800b770:	eba6 0807 	sub.w	r8, r6, r7
 800b774:	608b      	str	r3, [r1, #8]
 800b776:	f1b8 0f00 	cmp.w	r8, #0
 800b77a:	dd9c      	ble.n	800b6b6 <__sflush_r+0x1a>
 800b77c:	6a21      	ldr	r1, [r4, #32]
 800b77e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b780:	4643      	mov	r3, r8
 800b782:	463a      	mov	r2, r7
 800b784:	4628      	mov	r0, r5
 800b786:	47b0      	blx	r6
 800b788:	2800      	cmp	r0, #0
 800b78a:	dc06      	bgt.n	800b79a <__sflush_r+0xfe>
 800b78c:	89a3      	ldrh	r3, [r4, #12]
 800b78e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b792:	81a3      	strh	r3, [r4, #12]
 800b794:	f04f 30ff 	mov.w	r0, #4294967295
 800b798:	e78e      	b.n	800b6b8 <__sflush_r+0x1c>
 800b79a:	4407      	add	r7, r0
 800b79c:	eba8 0800 	sub.w	r8, r8, r0
 800b7a0:	e7e9      	b.n	800b776 <__sflush_r+0xda>
 800b7a2:	bf00      	nop
 800b7a4:	dfbffffe 	.word	0xdfbffffe

0800b7a8 <_fflush_r>:
 800b7a8:	b538      	push	{r3, r4, r5, lr}
 800b7aa:	690b      	ldr	r3, [r1, #16]
 800b7ac:	4605      	mov	r5, r0
 800b7ae:	460c      	mov	r4, r1
 800b7b0:	b913      	cbnz	r3, 800b7b8 <_fflush_r+0x10>
 800b7b2:	2500      	movs	r5, #0
 800b7b4:	4628      	mov	r0, r5
 800b7b6:	bd38      	pop	{r3, r4, r5, pc}
 800b7b8:	b118      	cbz	r0, 800b7c2 <_fflush_r+0x1a>
 800b7ba:	6a03      	ldr	r3, [r0, #32]
 800b7bc:	b90b      	cbnz	r3, 800b7c2 <_fflush_r+0x1a>
 800b7be:	f7fe f8f1 	bl	80099a4 <__sinit>
 800b7c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b7c6:	2b00      	cmp	r3, #0
 800b7c8:	d0f3      	beq.n	800b7b2 <_fflush_r+0xa>
 800b7ca:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b7cc:	07d0      	lsls	r0, r2, #31
 800b7ce:	d404      	bmi.n	800b7da <_fflush_r+0x32>
 800b7d0:	0599      	lsls	r1, r3, #22
 800b7d2:	d402      	bmi.n	800b7da <_fflush_r+0x32>
 800b7d4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b7d6:	f7fe fa6c 	bl	8009cb2 <__retarget_lock_acquire_recursive>
 800b7da:	4628      	mov	r0, r5
 800b7dc:	4621      	mov	r1, r4
 800b7de:	f7ff ff5d 	bl	800b69c <__sflush_r>
 800b7e2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b7e4:	07da      	lsls	r2, r3, #31
 800b7e6:	4605      	mov	r5, r0
 800b7e8:	d4e4      	bmi.n	800b7b4 <_fflush_r+0xc>
 800b7ea:	89a3      	ldrh	r3, [r4, #12]
 800b7ec:	059b      	lsls	r3, r3, #22
 800b7ee:	d4e1      	bmi.n	800b7b4 <_fflush_r+0xc>
 800b7f0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b7f2:	f7fe fa5f 	bl	8009cb4 <__retarget_lock_release_recursive>
 800b7f6:	e7dd      	b.n	800b7b4 <_fflush_r+0xc>

0800b7f8 <__swbuf_r>:
 800b7f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b7fa:	460e      	mov	r6, r1
 800b7fc:	4614      	mov	r4, r2
 800b7fe:	4605      	mov	r5, r0
 800b800:	b118      	cbz	r0, 800b80a <__swbuf_r+0x12>
 800b802:	6a03      	ldr	r3, [r0, #32]
 800b804:	b90b      	cbnz	r3, 800b80a <__swbuf_r+0x12>
 800b806:	f7fe f8cd 	bl	80099a4 <__sinit>
 800b80a:	69a3      	ldr	r3, [r4, #24]
 800b80c:	60a3      	str	r3, [r4, #8]
 800b80e:	89a3      	ldrh	r3, [r4, #12]
 800b810:	071a      	lsls	r2, r3, #28
 800b812:	d525      	bpl.n	800b860 <__swbuf_r+0x68>
 800b814:	6923      	ldr	r3, [r4, #16]
 800b816:	b31b      	cbz	r3, 800b860 <__swbuf_r+0x68>
 800b818:	6823      	ldr	r3, [r4, #0]
 800b81a:	6922      	ldr	r2, [r4, #16]
 800b81c:	1a98      	subs	r0, r3, r2
 800b81e:	6963      	ldr	r3, [r4, #20]
 800b820:	b2f6      	uxtb	r6, r6
 800b822:	4283      	cmp	r3, r0
 800b824:	4637      	mov	r7, r6
 800b826:	dc04      	bgt.n	800b832 <__swbuf_r+0x3a>
 800b828:	4621      	mov	r1, r4
 800b82a:	4628      	mov	r0, r5
 800b82c:	f7ff ffbc 	bl	800b7a8 <_fflush_r>
 800b830:	b9e0      	cbnz	r0, 800b86c <__swbuf_r+0x74>
 800b832:	68a3      	ldr	r3, [r4, #8]
 800b834:	3b01      	subs	r3, #1
 800b836:	60a3      	str	r3, [r4, #8]
 800b838:	6823      	ldr	r3, [r4, #0]
 800b83a:	1c5a      	adds	r2, r3, #1
 800b83c:	6022      	str	r2, [r4, #0]
 800b83e:	701e      	strb	r6, [r3, #0]
 800b840:	6962      	ldr	r2, [r4, #20]
 800b842:	1c43      	adds	r3, r0, #1
 800b844:	429a      	cmp	r2, r3
 800b846:	d004      	beq.n	800b852 <__swbuf_r+0x5a>
 800b848:	89a3      	ldrh	r3, [r4, #12]
 800b84a:	07db      	lsls	r3, r3, #31
 800b84c:	d506      	bpl.n	800b85c <__swbuf_r+0x64>
 800b84e:	2e0a      	cmp	r6, #10
 800b850:	d104      	bne.n	800b85c <__swbuf_r+0x64>
 800b852:	4621      	mov	r1, r4
 800b854:	4628      	mov	r0, r5
 800b856:	f7ff ffa7 	bl	800b7a8 <_fflush_r>
 800b85a:	b938      	cbnz	r0, 800b86c <__swbuf_r+0x74>
 800b85c:	4638      	mov	r0, r7
 800b85e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b860:	4621      	mov	r1, r4
 800b862:	4628      	mov	r0, r5
 800b864:	f000 f806 	bl	800b874 <__swsetup_r>
 800b868:	2800      	cmp	r0, #0
 800b86a:	d0d5      	beq.n	800b818 <__swbuf_r+0x20>
 800b86c:	f04f 37ff 	mov.w	r7, #4294967295
 800b870:	e7f4      	b.n	800b85c <__swbuf_r+0x64>
	...

0800b874 <__swsetup_r>:
 800b874:	b538      	push	{r3, r4, r5, lr}
 800b876:	4b2a      	ldr	r3, [pc, #168]	; (800b920 <__swsetup_r+0xac>)
 800b878:	4605      	mov	r5, r0
 800b87a:	6818      	ldr	r0, [r3, #0]
 800b87c:	460c      	mov	r4, r1
 800b87e:	b118      	cbz	r0, 800b888 <__swsetup_r+0x14>
 800b880:	6a03      	ldr	r3, [r0, #32]
 800b882:	b90b      	cbnz	r3, 800b888 <__swsetup_r+0x14>
 800b884:	f7fe f88e 	bl	80099a4 <__sinit>
 800b888:	89a3      	ldrh	r3, [r4, #12]
 800b88a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b88e:	0718      	lsls	r0, r3, #28
 800b890:	d422      	bmi.n	800b8d8 <__swsetup_r+0x64>
 800b892:	06d9      	lsls	r1, r3, #27
 800b894:	d407      	bmi.n	800b8a6 <__swsetup_r+0x32>
 800b896:	2309      	movs	r3, #9
 800b898:	602b      	str	r3, [r5, #0]
 800b89a:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800b89e:	81a3      	strh	r3, [r4, #12]
 800b8a0:	f04f 30ff 	mov.w	r0, #4294967295
 800b8a4:	e034      	b.n	800b910 <__swsetup_r+0x9c>
 800b8a6:	0758      	lsls	r0, r3, #29
 800b8a8:	d512      	bpl.n	800b8d0 <__swsetup_r+0x5c>
 800b8aa:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b8ac:	b141      	cbz	r1, 800b8c0 <__swsetup_r+0x4c>
 800b8ae:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b8b2:	4299      	cmp	r1, r3
 800b8b4:	d002      	beq.n	800b8bc <__swsetup_r+0x48>
 800b8b6:	4628      	mov	r0, r5
 800b8b8:	f7ff f88c 	bl	800a9d4 <_free_r>
 800b8bc:	2300      	movs	r3, #0
 800b8be:	6363      	str	r3, [r4, #52]	; 0x34
 800b8c0:	89a3      	ldrh	r3, [r4, #12]
 800b8c2:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b8c6:	81a3      	strh	r3, [r4, #12]
 800b8c8:	2300      	movs	r3, #0
 800b8ca:	6063      	str	r3, [r4, #4]
 800b8cc:	6923      	ldr	r3, [r4, #16]
 800b8ce:	6023      	str	r3, [r4, #0]
 800b8d0:	89a3      	ldrh	r3, [r4, #12]
 800b8d2:	f043 0308 	orr.w	r3, r3, #8
 800b8d6:	81a3      	strh	r3, [r4, #12]
 800b8d8:	6923      	ldr	r3, [r4, #16]
 800b8da:	b94b      	cbnz	r3, 800b8f0 <__swsetup_r+0x7c>
 800b8dc:	89a3      	ldrh	r3, [r4, #12]
 800b8de:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b8e2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b8e6:	d003      	beq.n	800b8f0 <__swsetup_r+0x7c>
 800b8e8:	4621      	mov	r1, r4
 800b8ea:	4628      	mov	r0, r5
 800b8ec:	f000 f8e8 	bl	800bac0 <__smakebuf_r>
 800b8f0:	89a0      	ldrh	r0, [r4, #12]
 800b8f2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b8f6:	f010 0301 	ands.w	r3, r0, #1
 800b8fa:	d00a      	beq.n	800b912 <__swsetup_r+0x9e>
 800b8fc:	2300      	movs	r3, #0
 800b8fe:	60a3      	str	r3, [r4, #8]
 800b900:	6963      	ldr	r3, [r4, #20]
 800b902:	425b      	negs	r3, r3
 800b904:	61a3      	str	r3, [r4, #24]
 800b906:	6923      	ldr	r3, [r4, #16]
 800b908:	b943      	cbnz	r3, 800b91c <__swsetup_r+0xa8>
 800b90a:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b90e:	d1c4      	bne.n	800b89a <__swsetup_r+0x26>
 800b910:	bd38      	pop	{r3, r4, r5, pc}
 800b912:	0781      	lsls	r1, r0, #30
 800b914:	bf58      	it	pl
 800b916:	6963      	ldrpl	r3, [r4, #20]
 800b918:	60a3      	str	r3, [r4, #8]
 800b91a:	e7f4      	b.n	800b906 <__swsetup_r+0x92>
 800b91c:	2000      	movs	r0, #0
 800b91e:	e7f7      	b.n	800b910 <__swsetup_r+0x9c>
 800b920:	20000074 	.word	0x20000074

0800b924 <_raise_r>:
 800b924:	291f      	cmp	r1, #31
 800b926:	b538      	push	{r3, r4, r5, lr}
 800b928:	4604      	mov	r4, r0
 800b92a:	460d      	mov	r5, r1
 800b92c:	d904      	bls.n	800b938 <_raise_r+0x14>
 800b92e:	2316      	movs	r3, #22
 800b930:	6003      	str	r3, [r0, #0]
 800b932:	f04f 30ff 	mov.w	r0, #4294967295
 800b936:	bd38      	pop	{r3, r4, r5, pc}
 800b938:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800b93a:	b112      	cbz	r2, 800b942 <_raise_r+0x1e>
 800b93c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b940:	b94b      	cbnz	r3, 800b956 <_raise_r+0x32>
 800b942:	4620      	mov	r0, r4
 800b944:	f000 f830 	bl	800b9a8 <_getpid_r>
 800b948:	462a      	mov	r2, r5
 800b94a:	4601      	mov	r1, r0
 800b94c:	4620      	mov	r0, r4
 800b94e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b952:	f000 b817 	b.w	800b984 <_kill_r>
 800b956:	2b01      	cmp	r3, #1
 800b958:	d00a      	beq.n	800b970 <_raise_r+0x4c>
 800b95a:	1c59      	adds	r1, r3, #1
 800b95c:	d103      	bne.n	800b966 <_raise_r+0x42>
 800b95e:	2316      	movs	r3, #22
 800b960:	6003      	str	r3, [r0, #0]
 800b962:	2001      	movs	r0, #1
 800b964:	e7e7      	b.n	800b936 <_raise_r+0x12>
 800b966:	2400      	movs	r4, #0
 800b968:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b96c:	4628      	mov	r0, r5
 800b96e:	4798      	blx	r3
 800b970:	2000      	movs	r0, #0
 800b972:	e7e0      	b.n	800b936 <_raise_r+0x12>

0800b974 <raise>:
 800b974:	4b02      	ldr	r3, [pc, #8]	; (800b980 <raise+0xc>)
 800b976:	4601      	mov	r1, r0
 800b978:	6818      	ldr	r0, [r3, #0]
 800b97a:	f7ff bfd3 	b.w	800b924 <_raise_r>
 800b97e:	bf00      	nop
 800b980:	20000074 	.word	0x20000074

0800b984 <_kill_r>:
 800b984:	b538      	push	{r3, r4, r5, lr}
 800b986:	4d07      	ldr	r5, [pc, #28]	; (800b9a4 <_kill_r+0x20>)
 800b988:	2300      	movs	r3, #0
 800b98a:	4604      	mov	r4, r0
 800b98c:	4608      	mov	r0, r1
 800b98e:	4611      	mov	r1, r2
 800b990:	602b      	str	r3, [r5, #0]
 800b992:	f7f7 fb8d 	bl	80030b0 <_kill>
 800b996:	1c43      	adds	r3, r0, #1
 800b998:	d102      	bne.n	800b9a0 <_kill_r+0x1c>
 800b99a:	682b      	ldr	r3, [r5, #0]
 800b99c:	b103      	cbz	r3, 800b9a0 <_kill_r+0x1c>
 800b99e:	6023      	str	r3, [r4, #0]
 800b9a0:	bd38      	pop	{r3, r4, r5, pc}
 800b9a2:	bf00      	nop
 800b9a4:	2000076c 	.word	0x2000076c

0800b9a8 <_getpid_r>:
 800b9a8:	f7f7 bb7a 	b.w	80030a0 <_getpid>

0800b9ac <_calloc_r>:
 800b9ac:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b9ae:	fba1 2402 	umull	r2, r4, r1, r2
 800b9b2:	b94c      	cbnz	r4, 800b9c8 <_calloc_r+0x1c>
 800b9b4:	4611      	mov	r1, r2
 800b9b6:	9201      	str	r2, [sp, #4]
 800b9b8:	f7fd fa76 	bl	8008ea8 <_malloc_r>
 800b9bc:	9a01      	ldr	r2, [sp, #4]
 800b9be:	4605      	mov	r5, r0
 800b9c0:	b930      	cbnz	r0, 800b9d0 <_calloc_r+0x24>
 800b9c2:	4628      	mov	r0, r5
 800b9c4:	b003      	add	sp, #12
 800b9c6:	bd30      	pop	{r4, r5, pc}
 800b9c8:	220c      	movs	r2, #12
 800b9ca:	6002      	str	r2, [r0, #0]
 800b9cc:	2500      	movs	r5, #0
 800b9ce:	e7f8      	b.n	800b9c2 <_calloc_r+0x16>
 800b9d0:	4621      	mov	r1, r4
 800b9d2:	f7fe f8d2 	bl	8009b7a <memset>
 800b9d6:	e7f4      	b.n	800b9c2 <_calloc_r+0x16>

0800b9d8 <__ascii_mbtowc>:
 800b9d8:	b082      	sub	sp, #8
 800b9da:	b901      	cbnz	r1, 800b9de <__ascii_mbtowc+0x6>
 800b9dc:	a901      	add	r1, sp, #4
 800b9de:	b142      	cbz	r2, 800b9f2 <__ascii_mbtowc+0x1a>
 800b9e0:	b14b      	cbz	r3, 800b9f6 <__ascii_mbtowc+0x1e>
 800b9e2:	7813      	ldrb	r3, [r2, #0]
 800b9e4:	600b      	str	r3, [r1, #0]
 800b9e6:	7812      	ldrb	r2, [r2, #0]
 800b9e8:	1e10      	subs	r0, r2, #0
 800b9ea:	bf18      	it	ne
 800b9ec:	2001      	movne	r0, #1
 800b9ee:	b002      	add	sp, #8
 800b9f0:	4770      	bx	lr
 800b9f2:	4610      	mov	r0, r2
 800b9f4:	e7fb      	b.n	800b9ee <__ascii_mbtowc+0x16>
 800b9f6:	f06f 0001 	mvn.w	r0, #1
 800b9fa:	e7f8      	b.n	800b9ee <__ascii_mbtowc+0x16>

0800b9fc <_realloc_r>:
 800b9fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ba00:	4680      	mov	r8, r0
 800ba02:	4614      	mov	r4, r2
 800ba04:	460e      	mov	r6, r1
 800ba06:	b921      	cbnz	r1, 800ba12 <_realloc_r+0x16>
 800ba08:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ba0c:	4611      	mov	r1, r2
 800ba0e:	f7fd ba4b 	b.w	8008ea8 <_malloc_r>
 800ba12:	b92a      	cbnz	r2, 800ba20 <_realloc_r+0x24>
 800ba14:	f7fe ffde 	bl	800a9d4 <_free_r>
 800ba18:	4625      	mov	r5, r4
 800ba1a:	4628      	mov	r0, r5
 800ba1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ba20:	f000 f8ac 	bl	800bb7c <_malloc_usable_size_r>
 800ba24:	4284      	cmp	r4, r0
 800ba26:	4607      	mov	r7, r0
 800ba28:	d802      	bhi.n	800ba30 <_realloc_r+0x34>
 800ba2a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ba2e:	d812      	bhi.n	800ba56 <_realloc_r+0x5a>
 800ba30:	4621      	mov	r1, r4
 800ba32:	4640      	mov	r0, r8
 800ba34:	f7fd fa38 	bl	8008ea8 <_malloc_r>
 800ba38:	4605      	mov	r5, r0
 800ba3a:	2800      	cmp	r0, #0
 800ba3c:	d0ed      	beq.n	800ba1a <_realloc_r+0x1e>
 800ba3e:	42bc      	cmp	r4, r7
 800ba40:	4622      	mov	r2, r4
 800ba42:	4631      	mov	r1, r6
 800ba44:	bf28      	it	cs
 800ba46:	463a      	movcs	r2, r7
 800ba48:	f7fe f935 	bl	8009cb6 <memcpy>
 800ba4c:	4631      	mov	r1, r6
 800ba4e:	4640      	mov	r0, r8
 800ba50:	f7fe ffc0 	bl	800a9d4 <_free_r>
 800ba54:	e7e1      	b.n	800ba1a <_realloc_r+0x1e>
 800ba56:	4635      	mov	r5, r6
 800ba58:	e7df      	b.n	800ba1a <_realloc_r+0x1e>

0800ba5a <__ascii_wctomb>:
 800ba5a:	b149      	cbz	r1, 800ba70 <__ascii_wctomb+0x16>
 800ba5c:	2aff      	cmp	r2, #255	; 0xff
 800ba5e:	bf85      	ittet	hi
 800ba60:	238a      	movhi	r3, #138	; 0x8a
 800ba62:	6003      	strhi	r3, [r0, #0]
 800ba64:	700a      	strbls	r2, [r1, #0]
 800ba66:	f04f 30ff 	movhi.w	r0, #4294967295
 800ba6a:	bf98      	it	ls
 800ba6c:	2001      	movls	r0, #1
 800ba6e:	4770      	bx	lr
 800ba70:	4608      	mov	r0, r1
 800ba72:	4770      	bx	lr

0800ba74 <__swhatbuf_r>:
 800ba74:	b570      	push	{r4, r5, r6, lr}
 800ba76:	460c      	mov	r4, r1
 800ba78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ba7c:	2900      	cmp	r1, #0
 800ba7e:	b096      	sub	sp, #88	; 0x58
 800ba80:	4615      	mov	r5, r2
 800ba82:	461e      	mov	r6, r3
 800ba84:	da0d      	bge.n	800baa2 <__swhatbuf_r+0x2e>
 800ba86:	89a3      	ldrh	r3, [r4, #12]
 800ba88:	f013 0f80 	tst.w	r3, #128	; 0x80
 800ba8c:	f04f 0100 	mov.w	r1, #0
 800ba90:	bf0c      	ite	eq
 800ba92:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800ba96:	2340      	movne	r3, #64	; 0x40
 800ba98:	2000      	movs	r0, #0
 800ba9a:	6031      	str	r1, [r6, #0]
 800ba9c:	602b      	str	r3, [r5, #0]
 800ba9e:	b016      	add	sp, #88	; 0x58
 800baa0:	bd70      	pop	{r4, r5, r6, pc}
 800baa2:	466a      	mov	r2, sp
 800baa4:	f000 f848 	bl	800bb38 <_fstat_r>
 800baa8:	2800      	cmp	r0, #0
 800baaa:	dbec      	blt.n	800ba86 <__swhatbuf_r+0x12>
 800baac:	9901      	ldr	r1, [sp, #4]
 800baae:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800bab2:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800bab6:	4259      	negs	r1, r3
 800bab8:	4159      	adcs	r1, r3
 800baba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800babe:	e7eb      	b.n	800ba98 <__swhatbuf_r+0x24>

0800bac0 <__smakebuf_r>:
 800bac0:	898b      	ldrh	r3, [r1, #12]
 800bac2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800bac4:	079d      	lsls	r5, r3, #30
 800bac6:	4606      	mov	r6, r0
 800bac8:	460c      	mov	r4, r1
 800baca:	d507      	bpl.n	800badc <__smakebuf_r+0x1c>
 800bacc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800bad0:	6023      	str	r3, [r4, #0]
 800bad2:	6123      	str	r3, [r4, #16]
 800bad4:	2301      	movs	r3, #1
 800bad6:	6163      	str	r3, [r4, #20]
 800bad8:	b002      	add	sp, #8
 800bada:	bd70      	pop	{r4, r5, r6, pc}
 800badc:	ab01      	add	r3, sp, #4
 800bade:	466a      	mov	r2, sp
 800bae0:	f7ff ffc8 	bl	800ba74 <__swhatbuf_r>
 800bae4:	9900      	ldr	r1, [sp, #0]
 800bae6:	4605      	mov	r5, r0
 800bae8:	4630      	mov	r0, r6
 800baea:	f7fd f9dd 	bl	8008ea8 <_malloc_r>
 800baee:	b948      	cbnz	r0, 800bb04 <__smakebuf_r+0x44>
 800baf0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800baf4:	059a      	lsls	r2, r3, #22
 800baf6:	d4ef      	bmi.n	800bad8 <__smakebuf_r+0x18>
 800baf8:	f023 0303 	bic.w	r3, r3, #3
 800bafc:	f043 0302 	orr.w	r3, r3, #2
 800bb00:	81a3      	strh	r3, [r4, #12]
 800bb02:	e7e3      	b.n	800bacc <__smakebuf_r+0xc>
 800bb04:	89a3      	ldrh	r3, [r4, #12]
 800bb06:	6020      	str	r0, [r4, #0]
 800bb08:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bb0c:	81a3      	strh	r3, [r4, #12]
 800bb0e:	9b00      	ldr	r3, [sp, #0]
 800bb10:	6163      	str	r3, [r4, #20]
 800bb12:	9b01      	ldr	r3, [sp, #4]
 800bb14:	6120      	str	r0, [r4, #16]
 800bb16:	b15b      	cbz	r3, 800bb30 <__smakebuf_r+0x70>
 800bb18:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bb1c:	4630      	mov	r0, r6
 800bb1e:	f000 f81d 	bl	800bb5c <_isatty_r>
 800bb22:	b128      	cbz	r0, 800bb30 <__smakebuf_r+0x70>
 800bb24:	89a3      	ldrh	r3, [r4, #12]
 800bb26:	f023 0303 	bic.w	r3, r3, #3
 800bb2a:	f043 0301 	orr.w	r3, r3, #1
 800bb2e:	81a3      	strh	r3, [r4, #12]
 800bb30:	89a3      	ldrh	r3, [r4, #12]
 800bb32:	431d      	orrs	r5, r3
 800bb34:	81a5      	strh	r5, [r4, #12]
 800bb36:	e7cf      	b.n	800bad8 <__smakebuf_r+0x18>

0800bb38 <_fstat_r>:
 800bb38:	b538      	push	{r3, r4, r5, lr}
 800bb3a:	4d07      	ldr	r5, [pc, #28]	; (800bb58 <_fstat_r+0x20>)
 800bb3c:	2300      	movs	r3, #0
 800bb3e:	4604      	mov	r4, r0
 800bb40:	4608      	mov	r0, r1
 800bb42:	4611      	mov	r1, r2
 800bb44:	602b      	str	r3, [r5, #0]
 800bb46:	f7f7 fb12 	bl	800316e <_fstat>
 800bb4a:	1c43      	adds	r3, r0, #1
 800bb4c:	d102      	bne.n	800bb54 <_fstat_r+0x1c>
 800bb4e:	682b      	ldr	r3, [r5, #0]
 800bb50:	b103      	cbz	r3, 800bb54 <_fstat_r+0x1c>
 800bb52:	6023      	str	r3, [r4, #0]
 800bb54:	bd38      	pop	{r3, r4, r5, pc}
 800bb56:	bf00      	nop
 800bb58:	2000076c 	.word	0x2000076c

0800bb5c <_isatty_r>:
 800bb5c:	b538      	push	{r3, r4, r5, lr}
 800bb5e:	4d06      	ldr	r5, [pc, #24]	; (800bb78 <_isatty_r+0x1c>)
 800bb60:	2300      	movs	r3, #0
 800bb62:	4604      	mov	r4, r0
 800bb64:	4608      	mov	r0, r1
 800bb66:	602b      	str	r3, [r5, #0]
 800bb68:	f7f7 fb11 	bl	800318e <_isatty>
 800bb6c:	1c43      	adds	r3, r0, #1
 800bb6e:	d102      	bne.n	800bb76 <_isatty_r+0x1a>
 800bb70:	682b      	ldr	r3, [r5, #0]
 800bb72:	b103      	cbz	r3, 800bb76 <_isatty_r+0x1a>
 800bb74:	6023      	str	r3, [r4, #0]
 800bb76:	bd38      	pop	{r3, r4, r5, pc}
 800bb78:	2000076c 	.word	0x2000076c

0800bb7c <_malloc_usable_size_r>:
 800bb7c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bb80:	1f18      	subs	r0, r3, #4
 800bb82:	2b00      	cmp	r3, #0
 800bb84:	bfbc      	itt	lt
 800bb86:	580b      	ldrlt	r3, [r1, r0]
 800bb88:	18c0      	addlt	r0, r0, r3
 800bb8a:	4770      	bx	lr

0800bb8c <_init>:
 800bb8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bb8e:	bf00      	nop
 800bb90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bb92:	bc08      	pop	{r3}
 800bb94:	469e      	mov	lr, r3
 800bb96:	4770      	bx	lr

0800bb98 <_fini>:
 800bb98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bb9a:	bf00      	nop
 800bb9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bb9e:	bc08      	pop	{r3}
 800bba0:	469e      	mov	lr, r3
 800bba2:	4770      	bx	lr
