/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [8:0] celloutsig_0_14z;
  wire [13:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  reg [2:0] celloutsig_0_17z;
  wire [7:0] celloutsig_0_18z;
  wire [3:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [8:0] celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [3:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [8:0] celloutsig_0_26z;
  reg [18:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [9:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [7:0] celloutsig_0_34z;
  wire [9:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire [6:0] celloutsig_0_39z;
  reg [13:0] celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_46z;
  wire celloutsig_0_48z;
  wire [5:0] celloutsig_0_4z;
  wire celloutsig_0_54z;
  wire celloutsig_0_55z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [27:0] celloutsig_1_10z;
  wire [16:0] celloutsig_1_11z;
  wire [6:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire [16:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_41z = celloutsig_0_2z[8] ? celloutsig_0_23z : celloutsig_0_37z;
  assign celloutsig_0_48z = celloutsig_0_14z[6] ? celloutsig_0_23z : celloutsig_0_39z[6];
  assign celloutsig_0_54z = celloutsig_0_46z ? celloutsig_0_48z : celloutsig_0_6z;
  assign celloutsig_0_8z = celloutsig_0_7z ? celloutsig_0_2z[8] : in_data[40];
  assign celloutsig_0_22z = celloutsig_0_7z ? celloutsig_0_5z : celloutsig_0_17z[0];
  assign celloutsig_0_23z = celloutsig_0_18z[0] ? celloutsig_0_0z : celloutsig_0_12z;
  assign celloutsig_0_0z = ~(in_data[34] | in_data[81]);
  assign celloutsig_0_7z = ~(celloutsig_0_1z | celloutsig_0_6z);
  assign celloutsig_1_18z = ~(celloutsig_1_7z | celloutsig_1_5z);
  assign celloutsig_0_11z = ~(celloutsig_0_2z[6] | celloutsig_0_4z[2]);
  assign celloutsig_0_12z = ~(celloutsig_0_5z | celloutsig_0_9z);
  assign celloutsig_0_30z = ~(celloutsig_0_14z[7] | celloutsig_0_3z[7]);
  assign celloutsig_0_32z = ~(celloutsig_0_12z | celloutsig_0_19z[3]);
  assign celloutsig_0_39z = { celloutsig_0_36z[6:1], celloutsig_0_37z } + { celloutsig_0_4z, celloutsig_0_28z };
  assign celloutsig_1_3z = { in_data[144], celloutsig_1_0z, celloutsig_1_0z } + { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_4z = { in_data[158:153], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z } + { in_data[157:146], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_9z = celloutsig_1_3z + celloutsig_1_3z;
  assign celloutsig_1_15z = { celloutsig_1_11z[9:6], celloutsig_1_3z } + celloutsig_1_11z[16:10];
  assign celloutsig_0_19z = { celloutsig_0_3z[6], celloutsig_0_10z } + celloutsig_0_3z[5:2];
  assign celloutsig_0_20z = { celloutsig_0_1z, celloutsig_0_18z } + { celloutsig_0_19z[3:1], celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_1z };
  assign celloutsig_0_2z = { in_data[22:17], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } + { in_data[60:52], celloutsig_0_1z };
  assign celloutsig_0_4z = celloutsig_0_3z[9:4] & celloutsig_0_3z[6:1];
  assign celloutsig_0_10z = { celloutsig_0_3z[8:7], celloutsig_0_5z } & celloutsig_0_3z[3:1];
  assign celloutsig_0_15z = { celloutsig_0_2z[8:2], celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_5z } & { celloutsig_0_14z[2], celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_13z };
  assign celloutsig_0_24z = { celloutsig_0_13z, celloutsig_0_10z } & { in_data[53:52], celloutsig_0_8z, celloutsig_0_5z };
  assign celloutsig_0_37z = { celloutsig_0_34z[6:3], celloutsig_0_16z, celloutsig_0_17z, celloutsig_0_18z } <= { celloutsig_0_23z, celloutsig_0_5z, celloutsig_0_28z, celloutsig_0_22z, celloutsig_0_24z, celloutsig_0_30z, celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_1_1z = { in_data[141:133], celloutsig_1_0z } <= { in_data[179:174], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_5z = { in_data[181:180], celloutsig_1_1z } <= celloutsig_1_2z[3:1];
  assign celloutsig_1_7z = celloutsig_1_4z[15:13] <= celloutsig_1_2z[2:0];
  assign celloutsig_0_55z = { celloutsig_0_14z[5], celloutsig_0_0z, celloutsig_0_46z } < { celloutsig_0_32z, celloutsig_0_31z, celloutsig_0_41z };
  assign celloutsig_1_0z = in_data[190:186] < in_data[175:171];
  assign celloutsig_1_19z = celloutsig_1_11z[14:12] < celloutsig_1_15z[6:4];
  assign celloutsig_0_9z = celloutsig_0_3z[12:5] < { in_data[75:69], celloutsig_0_6z };
  assign celloutsig_0_1z = in_data[52:49] < in_data[78:75];
  assign celloutsig_0_28z = { celloutsig_0_12z, celloutsig_0_23z, celloutsig_0_11z } < { celloutsig_0_27z[8:7], celloutsig_0_25z };
  assign celloutsig_1_11z = { in_data[161:159], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_9z } % { 1'h1, celloutsig_1_10z[23:8] };
  assign celloutsig_0_14z = { in_data[46:42], celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_1z } % { 1'h1, in_data[24:19], celloutsig_0_9z, celloutsig_0_7z };
  assign celloutsig_0_18z = in_data[43:36] % { 1'h1, celloutsig_0_2z[6:0] };
  assign celloutsig_0_34z = celloutsig_0_13z ? { in_data[60:59], celloutsig_0_0z, celloutsig_0_32z, celloutsig_0_10z, celloutsig_0_30z } : { celloutsig_0_15z[12:11], celloutsig_0_7z, celloutsig_0_24z, celloutsig_0_31z };
  assign celloutsig_0_36z = celloutsig_0_6z ? { celloutsig_0_20z[7:4], celloutsig_0_23z, celloutsig_0_24z, celloutsig_0_31z } : { celloutsig_0_26z[2:0], celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_24z };
  assign celloutsig_1_2z = in_data[133] ? { in_data[173:171], celloutsig_1_1z } : { in_data[141:139], celloutsig_1_0z };
  assign celloutsig_1_10z = celloutsig_1_0z ? { celloutsig_1_3z[1:0], celloutsig_1_9z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_5z } : { in_data[141:116], 1'h0, celloutsig_1_7z };
  assign celloutsig_0_26z = celloutsig_0_2z[1] ? { celloutsig_0_4z[2:1], celloutsig_0_23z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_23z, celloutsig_0_16z, celloutsig_0_7z, celloutsig_0_7z } : { in_data[92:86], celloutsig_0_0z, celloutsig_0_9z };
  assign celloutsig_0_5z = | in_data[22:17];
  assign celloutsig_0_13z = | { celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_31z = | celloutsig_0_18z[6:1];
  assign celloutsig_0_46z = ~^ { celloutsig_0_27z[15:13], celloutsig_0_25z, celloutsig_0_7z, celloutsig_0_9z };
  assign celloutsig_0_6z = ~^ celloutsig_0_2z[9:5];
  assign celloutsig_0_16z = ~^ celloutsig_0_10z;
  assign celloutsig_0_25z = ~^ { celloutsig_0_15z[6:2], celloutsig_0_13z, celloutsig_0_19z, celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_17z, celloutsig_0_1z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_3z = 14'h0000;
    else if (!clkin_data[0]) celloutsig_0_3z = { celloutsig_0_2z[6:3], celloutsig_0_2z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_17z = 3'h0;
    else if (clkin_data[0]) celloutsig_0_17z = celloutsig_0_3z[8:6];
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_27z = 19'h00000;
    else if (!clkin_data[0]) celloutsig_0_27z = { in_data[31:27], celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_18z, celloutsig_0_22z, celloutsig_0_22z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_54z, celloutsig_0_55z };
endmodule
