Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Wed Apr 17 15:16:40 2024
| Host         : Thimira running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Nano_Processor_timing_summary_routed.rpt -pb Nano_Processor_timing_summary_routed.pb -rpx Nano_Processor_timing_summary_routed.rpx -warn_on_violation
| Design       : Nano_Processor
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 27 register/latch pins with no clock driven by root clock pin: Slow_Clock_0/Clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 70 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.485        0.000                      0                   65        0.261        0.000                      0                   65        4.500        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.485        0.000                      0                   65        0.261        0.000                      0                   65        4.500        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.485ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.485ns  (required time - arrival time)
  Source:                 Slow_Clock_0/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock_0/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.027ns  (logic 0.952ns (18.940%)  route 4.075ns (81.060%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.637     5.158    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X3Y42          FDRE                                         r  Slow_Clock_0/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.456     5.614 f  Slow_Clock_0/count_reg[16]/Q
                         net (fo=2, routed)           0.826     6.440    Slow_Clock_0/count[16]
    SLICE_X2Y44          LUT4 (Prop_lut4_I2_O)        0.124     6.564 f  Slow_Clock_0/count[31]_i_9/O
                         net (fo=1, routed)           0.452     7.016    Slow_Clock_0/count[31]_i_9_n_0
    SLICE_X2Y44          LUT5 (Prop_lut5_I4_O)        0.124     7.140 f  Slow_Clock_0/count[31]_i_5/O
                         net (fo=1, routed)           0.838     7.978    Slow_Clock_0/count[31]_i_5_n_0
    SLICE_X2Y42          LUT4 (Prop_lut4_I0_O)        0.124     8.102 r  Slow_Clock_0/count[31]_i_4/O
                         net (fo=4, routed)           0.736     8.837    Slow_Clock_0/count_reg[0]_0
    SLICE_X1Y40          LUT5 (Prop_lut5_I0_O)        0.124     8.961 r  Slow_Clock_0/count[31]_i_1/O
                         net (fo=31, routed)          1.224    10.185    Slow_Clock_0/count[31]_i_1_n_0
    SLICE_X3Y46          FDRE                                         r  Slow_Clock_0/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.519    14.860    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X3Y46          FDRE                                         r  Slow_Clock_0/count_reg[29]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X3Y46          FDRE (Setup_fdre_C_R)       -0.429    14.670    Slow_Clock_0/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                         -10.185    
  -------------------------------------------------------------------
                         slack                                  4.485    

Slack (MET) :             4.485ns  (required time - arrival time)
  Source:                 Slow_Clock_0/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock_0/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.027ns  (logic 0.952ns (18.940%)  route 4.075ns (81.060%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.637     5.158    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X3Y42          FDRE                                         r  Slow_Clock_0/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.456     5.614 f  Slow_Clock_0/count_reg[16]/Q
                         net (fo=2, routed)           0.826     6.440    Slow_Clock_0/count[16]
    SLICE_X2Y44          LUT4 (Prop_lut4_I2_O)        0.124     6.564 f  Slow_Clock_0/count[31]_i_9/O
                         net (fo=1, routed)           0.452     7.016    Slow_Clock_0/count[31]_i_9_n_0
    SLICE_X2Y44          LUT5 (Prop_lut5_I4_O)        0.124     7.140 f  Slow_Clock_0/count[31]_i_5/O
                         net (fo=1, routed)           0.838     7.978    Slow_Clock_0/count[31]_i_5_n_0
    SLICE_X2Y42          LUT4 (Prop_lut4_I0_O)        0.124     8.102 r  Slow_Clock_0/count[31]_i_4/O
                         net (fo=4, routed)           0.736     8.837    Slow_Clock_0/count_reg[0]_0
    SLICE_X1Y40          LUT5 (Prop_lut5_I0_O)        0.124     8.961 r  Slow_Clock_0/count[31]_i_1/O
                         net (fo=31, routed)          1.224    10.185    Slow_Clock_0/count[31]_i_1_n_0
    SLICE_X3Y46          FDRE                                         r  Slow_Clock_0/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.519    14.860    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X3Y46          FDRE                                         r  Slow_Clock_0/count_reg[30]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X3Y46          FDRE (Setup_fdre_C_R)       -0.429    14.670    Slow_Clock_0/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                         -10.185    
  -------------------------------------------------------------------
                         slack                                  4.485    

Slack (MET) :             4.485ns  (required time - arrival time)
  Source:                 Slow_Clock_0/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock_0/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.027ns  (logic 0.952ns (18.940%)  route 4.075ns (81.060%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.637     5.158    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X3Y42          FDRE                                         r  Slow_Clock_0/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.456     5.614 f  Slow_Clock_0/count_reg[16]/Q
                         net (fo=2, routed)           0.826     6.440    Slow_Clock_0/count[16]
    SLICE_X2Y44          LUT4 (Prop_lut4_I2_O)        0.124     6.564 f  Slow_Clock_0/count[31]_i_9/O
                         net (fo=1, routed)           0.452     7.016    Slow_Clock_0/count[31]_i_9_n_0
    SLICE_X2Y44          LUT5 (Prop_lut5_I4_O)        0.124     7.140 f  Slow_Clock_0/count[31]_i_5/O
                         net (fo=1, routed)           0.838     7.978    Slow_Clock_0/count[31]_i_5_n_0
    SLICE_X2Y42          LUT4 (Prop_lut4_I0_O)        0.124     8.102 r  Slow_Clock_0/count[31]_i_4/O
                         net (fo=4, routed)           0.736     8.837    Slow_Clock_0/count_reg[0]_0
    SLICE_X1Y40          LUT5 (Prop_lut5_I0_O)        0.124     8.961 r  Slow_Clock_0/count[31]_i_1/O
                         net (fo=31, routed)          1.224    10.185    Slow_Clock_0/count[31]_i_1_n_0
    SLICE_X3Y46          FDRE                                         r  Slow_Clock_0/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.519    14.860    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X3Y46          FDRE                                         r  Slow_Clock_0/count_reg[31]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X3Y46          FDRE (Setup_fdre_C_R)       -0.429    14.670    Slow_Clock_0/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                         -10.185    
  -------------------------------------------------------------------
                         slack                                  4.485    

Slack (MET) :             4.624ns  (required time - arrival time)
  Source:                 Slow_Clock_0/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock_0/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.888ns  (logic 0.952ns (19.476%)  route 3.936ns (80.524%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.637     5.158    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X3Y42          FDRE                                         r  Slow_Clock_0/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.456     5.614 f  Slow_Clock_0/count_reg[16]/Q
                         net (fo=2, routed)           0.826     6.440    Slow_Clock_0/count[16]
    SLICE_X2Y44          LUT4 (Prop_lut4_I2_O)        0.124     6.564 f  Slow_Clock_0/count[31]_i_9/O
                         net (fo=1, routed)           0.452     7.016    Slow_Clock_0/count[31]_i_9_n_0
    SLICE_X2Y44          LUT5 (Prop_lut5_I4_O)        0.124     7.140 f  Slow_Clock_0/count[31]_i_5/O
                         net (fo=1, routed)           0.838     7.978    Slow_Clock_0/count[31]_i_5_n_0
    SLICE_X2Y42          LUT4 (Prop_lut4_I0_O)        0.124     8.102 r  Slow_Clock_0/count[31]_i_4/O
                         net (fo=4, routed)           0.736     8.837    Slow_Clock_0/count_reg[0]_0
    SLICE_X1Y40          LUT5 (Prop_lut5_I0_O)        0.124     8.961 r  Slow_Clock_0/count[31]_i_1/O
                         net (fo=31, routed)          1.085    10.046    Slow_Clock_0/count[31]_i_1_n_0
    SLICE_X3Y45          FDRE                                         r  Slow_Clock_0/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.519    14.860    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X3Y45          FDRE                                         r  Slow_Clock_0/count_reg[25]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X3Y45          FDRE (Setup_fdre_C_R)       -0.429    14.670    Slow_Clock_0/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                         -10.046    
  -------------------------------------------------------------------
                         slack                                  4.624    

Slack (MET) :             4.624ns  (required time - arrival time)
  Source:                 Slow_Clock_0/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock_0/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.888ns  (logic 0.952ns (19.476%)  route 3.936ns (80.524%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.637     5.158    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X3Y42          FDRE                                         r  Slow_Clock_0/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.456     5.614 f  Slow_Clock_0/count_reg[16]/Q
                         net (fo=2, routed)           0.826     6.440    Slow_Clock_0/count[16]
    SLICE_X2Y44          LUT4 (Prop_lut4_I2_O)        0.124     6.564 f  Slow_Clock_0/count[31]_i_9/O
                         net (fo=1, routed)           0.452     7.016    Slow_Clock_0/count[31]_i_9_n_0
    SLICE_X2Y44          LUT5 (Prop_lut5_I4_O)        0.124     7.140 f  Slow_Clock_0/count[31]_i_5/O
                         net (fo=1, routed)           0.838     7.978    Slow_Clock_0/count[31]_i_5_n_0
    SLICE_X2Y42          LUT4 (Prop_lut4_I0_O)        0.124     8.102 r  Slow_Clock_0/count[31]_i_4/O
                         net (fo=4, routed)           0.736     8.837    Slow_Clock_0/count_reg[0]_0
    SLICE_X1Y40          LUT5 (Prop_lut5_I0_O)        0.124     8.961 r  Slow_Clock_0/count[31]_i_1/O
                         net (fo=31, routed)          1.085    10.046    Slow_Clock_0/count[31]_i_1_n_0
    SLICE_X3Y45          FDRE                                         r  Slow_Clock_0/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.519    14.860    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X3Y45          FDRE                                         r  Slow_Clock_0/count_reg[26]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X3Y45          FDRE (Setup_fdre_C_R)       -0.429    14.670    Slow_Clock_0/count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                         -10.046    
  -------------------------------------------------------------------
                         slack                                  4.624    

Slack (MET) :             4.624ns  (required time - arrival time)
  Source:                 Slow_Clock_0/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock_0/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.888ns  (logic 0.952ns (19.476%)  route 3.936ns (80.524%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.637     5.158    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X3Y42          FDRE                                         r  Slow_Clock_0/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.456     5.614 f  Slow_Clock_0/count_reg[16]/Q
                         net (fo=2, routed)           0.826     6.440    Slow_Clock_0/count[16]
    SLICE_X2Y44          LUT4 (Prop_lut4_I2_O)        0.124     6.564 f  Slow_Clock_0/count[31]_i_9/O
                         net (fo=1, routed)           0.452     7.016    Slow_Clock_0/count[31]_i_9_n_0
    SLICE_X2Y44          LUT5 (Prop_lut5_I4_O)        0.124     7.140 f  Slow_Clock_0/count[31]_i_5/O
                         net (fo=1, routed)           0.838     7.978    Slow_Clock_0/count[31]_i_5_n_0
    SLICE_X2Y42          LUT4 (Prop_lut4_I0_O)        0.124     8.102 r  Slow_Clock_0/count[31]_i_4/O
                         net (fo=4, routed)           0.736     8.837    Slow_Clock_0/count_reg[0]_0
    SLICE_X1Y40          LUT5 (Prop_lut5_I0_O)        0.124     8.961 r  Slow_Clock_0/count[31]_i_1/O
                         net (fo=31, routed)          1.085    10.046    Slow_Clock_0/count[31]_i_1_n_0
    SLICE_X3Y45          FDRE                                         r  Slow_Clock_0/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.519    14.860    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X3Y45          FDRE                                         r  Slow_Clock_0/count_reg[27]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X3Y45          FDRE (Setup_fdre_C_R)       -0.429    14.670    Slow_Clock_0/count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                         -10.046    
  -------------------------------------------------------------------
                         slack                                  4.624    

Slack (MET) :             4.624ns  (required time - arrival time)
  Source:                 Slow_Clock_0/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock_0/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.888ns  (logic 0.952ns (19.476%)  route 3.936ns (80.524%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.637     5.158    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X3Y42          FDRE                                         r  Slow_Clock_0/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.456     5.614 f  Slow_Clock_0/count_reg[16]/Q
                         net (fo=2, routed)           0.826     6.440    Slow_Clock_0/count[16]
    SLICE_X2Y44          LUT4 (Prop_lut4_I2_O)        0.124     6.564 f  Slow_Clock_0/count[31]_i_9/O
                         net (fo=1, routed)           0.452     7.016    Slow_Clock_0/count[31]_i_9_n_0
    SLICE_X2Y44          LUT5 (Prop_lut5_I4_O)        0.124     7.140 f  Slow_Clock_0/count[31]_i_5/O
                         net (fo=1, routed)           0.838     7.978    Slow_Clock_0/count[31]_i_5_n_0
    SLICE_X2Y42          LUT4 (Prop_lut4_I0_O)        0.124     8.102 r  Slow_Clock_0/count[31]_i_4/O
                         net (fo=4, routed)           0.736     8.837    Slow_Clock_0/count_reg[0]_0
    SLICE_X1Y40          LUT5 (Prop_lut5_I0_O)        0.124     8.961 r  Slow_Clock_0/count[31]_i_1/O
                         net (fo=31, routed)          1.085    10.046    Slow_Clock_0/count[31]_i_1_n_0
    SLICE_X3Y45          FDRE                                         r  Slow_Clock_0/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.519    14.860    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X3Y45          FDRE                                         r  Slow_Clock_0/count_reg[28]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X3Y45          FDRE (Setup_fdre_C_R)       -0.429    14.670    Slow_Clock_0/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                         -10.046    
  -------------------------------------------------------------------
                         slack                                  4.624    

Slack (MET) :             4.772ns  (required time - arrival time)
  Source:                 Slow_Clock_0/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock_0/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.740ns  (logic 0.952ns (20.085%)  route 3.788ns (79.915%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.637     5.158    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X3Y42          FDRE                                         r  Slow_Clock_0/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.456     5.614 f  Slow_Clock_0/count_reg[16]/Q
                         net (fo=2, routed)           0.826     6.440    Slow_Clock_0/count[16]
    SLICE_X2Y44          LUT4 (Prop_lut4_I2_O)        0.124     6.564 f  Slow_Clock_0/count[31]_i_9/O
                         net (fo=1, routed)           0.452     7.016    Slow_Clock_0/count[31]_i_9_n_0
    SLICE_X2Y44          LUT5 (Prop_lut5_I4_O)        0.124     7.140 f  Slow_Clock_0/count[31]_i_5/O
                         net (fo=1, routed)           0.838     7.978    Slow_Clock_0/count[31]_i_5_n_0
    SLICE_X2Y42          LUT4 (Prop_lut4_I0_O)        0.124     8.102 r  Slow_Clock_0/count[31]_i_4/O
                         net (fo=4, routed)           0.736     8.837    Slow_Clock_0/count_reg[0]_0
    SLICE_X1Y40          LUT5 (Prop_lut5_I0_O)        0.124     8.961 r  Slow_Clock_0/count[31]_i_1/O
                         net (fo=31, routed)          0.937     9.898    Slow_Clock_0/count[31]_i_1_n_0
    SLICE_X3Y44          FDRE                                         r  Slow_Clock_0/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.519    14.860    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X3Y44          FDRE                                         r  Slow_Clock_0/count_reg[21]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X3Y44          FDRE (Setup_fdre_C_R)       -0.429    14.670    Slow_Clock_0/count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                          -9.898    
  -------------------------------------------------------------------
                         slack                                  4.772    

Slack (MET) :             4.772ns  (required time - arrival time)
  Source:                 Slow_Clock_0/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock_0/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.740ns  (logic 0.952ns (20.085%)  route 3.788ns (79.915%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.637     5.158    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X3Y42          FDRE                                         r  Slow_Clock_0/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.456     5.614 f  Slow_Clock_0/count_reg[16]/Q
                         net (fo=2, routed)           0.826     6.440    Slow_Clock_0/count[16]
    SLICE_X2Y44          LUT4 (Prop_lut4_I2_O)        0.124     6.564 f  Slow_Clock_0/count[31]_i_9/O
                         net (fo=1, routed)           0.452     7.016    Slow_Clock_0/count[31]_i_9_n_0
    SLICE_X2Y44          LUT5 (Prop_lut5_I4_O)        0.124     7.140 f  Slow_Clock_0/count[31]_i_5/O
                         net (fo=1, routed)           0.838     7.978    Slow_Clock_0/count[31]_i_5_n_0
    SLICE_X2Y42          LUT4 (Prop_lut4_I0_O)        0.124     8.102 r  Slow_Clock_0/count[31]_i_4/O
                         net (fo=4, routed)           0.736     8.837    Slow_Clock_0/count_reg[0]_0
    SLICE_X1Y40          LUT5 (Prop_lut5_I0_O)        0.124     8.961 r  Slow_Clock_0/count[31]_i_1/O
                         net (fo=31, routed)          0.937     9.898    Slow_Clock_0/count[31]_i_1_n_0
    SLICE_X3Y44          FDRE                                         r  Slow_Clock_0/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.519    14.860    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X3Y44          FDRE                                         r  Slow_Clock_0/count_reg[22]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X3Y44          FDRE (Setup_fdre_C_R)       -0.429    14.670    Slow_Clock_0/count_reg[22]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                          -9.898    
  -------------------------------------------------------------------
                         slack                                  4.772    

Slack (MET) :             4.772ns  (required time - arrival time)
  Source:                 Slow_Clock_0/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock_0/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.740ns  (logic 0.952ns (20.085%)  route 3.788ns (79.915%))
  Logic Levels:           4  (LUT4=2 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.637     5.158    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X3Y42          FDRE                                         r  Slow_Clock_0/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.456     5.614 f  Slow_Clock_0/count_reg[16]/Q
                         net (fo=2, routed)           0.826     6.440    Slow_Clock_0/count[16]
    SLICE_X2Y44          LUT4 (Prop_lut4_I2_O)        0.124     6.564 f  Slow_Clock_0/count[31]_i_9/O
                         net (fo=1, routed)           0.452     7.016    Slow_Clock_0/count[31]_i_9_n_0
    SLICE_X2Y44          LUT5 (Prop_lut5_I4_O)        0.124     7.140 f  Slow_Clock_0/count[31]_i_5/O
                         net (fo=1, routed)           0.838     7.978    Slow_Clock_0/count[31]_i_5_n_0
    SLICE_X2Y42          LUT4 (Prop_lut4_I0_O)        0.124     8.102 r  Slow_Clock_0/count[31]_i_4/O
                         net (fo=4, routed)           0.736     8.837    Slow_Clock_0/count_reg[0]_0
    SLICE_X1Y40          LUT5 (Prop_lut5_I0_O)        0.124     8.961 r  Slow_Clock_0/count[31]_i_1/O
                         net (fo=31, routed)          0.937     9.898    Slow_Clock_0/count[31]_i_1_n_0
    SLICE_X3Y44          FDRE                                         r  Slow_Clock_0/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.519    14.860    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X3Y44          FDRE                                         r  Slow_Clock_0/count_reg[23]/C
                         clock pessimism              0.274    15.134    
                         clock uncertainty           -0.035    15.099    
    SLICE_X3Y44          FDRE (Setup_fdre_C_R)       -0.429    14.670    Slow_Clock_0/count_reg[23]
  -------------------------------------------------------------------
                         required time                         14.670    
                         arrival time                          -9.898    
  -------------------------------------------------------------------
                         slack                                  4.772    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 Slow_Clock_0/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock_0/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.594     1.477    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X3Y41          FDRE                                         r  Slow_Clock_0/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  Slow_Clock_0/count_reg[12]/Q
                         net (fo=2, routed)           0.117     1.735    Slow_Clock_0/count[12]
    SLICE_X3Y41          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  Slow_Clock_0/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.843    Slow_Clock_0/count_reg[12]_i_1_n_4
    SLICE_X3Y41          FDRE                                         r  Slow_Clock_0/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.865     1.992    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X3Y41          FDRE                                         r  Slow_Clock_0/count_reg[12]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X3Y41          FDRE (Hold_fdre_C_D)         0.105     1.582    Slow_Clock_0/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Slow_Clock_0/count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock_0/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.595     1.478    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X3Y43          FDRE                                         r  Slow_Clock_0/count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  Slow_Clock_0/count_reg[20]/Q
                         net (fo=2, routed)           0.118     1.737    Slow_Clock_0/count[20]
    SLICE_X3Y43          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.845 r  Slow_Clock_0/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.845    Slow_Clock_0/count_reg[20]_i_1_n_4
    SLICE_X3Y43          FDRE                                         r  Slow_Clock_0/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.866     1.993    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X3Y43          FDRE                                         r  Slow_Clock_0/count_reg[20]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X3Y43          FDRE (Hold_fdre_C_D)         0.105     1.583    Slow_Clock_0/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 Slow_Clock_0/count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock_0/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.595     1.478    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X3Y45          FDRE                                         r  Slow_Clock_0/count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  Slow_Clock_0/count_reg[28]/Q
                         net (fo=2, routed)           0.118     1.737    Slow_Clock_0/count[28]
    SLICE_X3Y45          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.845 r  Slow_Clock_0/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.845    Slow_Clock_0/count_reg[28]_i_1_n_4
    SLICE_X3Y45          FDRE                                         r  Slow_Clock_0/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.866     1.993    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X3Y45          FDRE                                         r  Slow_Clock_0/count_reg[28]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X3Y45          FDRE (Hold_fdre_C_D)         0.105     1.583    Slow_Clock_0/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Slow_Clock_0/count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock_0/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.595     1.478    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X3Y44          FDRE                                         r  Slow_Clock_0/count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  Slow_Clock_0/count_reg[24]/Q
                         net (fo=2, routed)           0.120     1.739    Slow_Clock_0/count[24]
    SLICE_X3Y44          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.847 r  Slow_Clock_0/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.847    Slow_Clock_0/count_reg[24]_i_1_n_4
    SLICE_X3Y44          FDRE                                         r  Slow_Clock_0/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.866     1.993    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X3Y44          FDRE                                         r  Slow_Clock_0/count_reg[24]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X3Y44          FDRE (Hold_fdre_C_D)         0.105     1.583    Slow_Clock_0/count_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Slow_Clock_0/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock_0/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.593     1.476    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X3Y39          FDRE                                         r  Slow_Clock_0/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y39          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  Slow_Clock_0/count_reg[4]/Q
                         net (fo=2, routed)           0.120     1.737    Slow_Clock_0/count[4]
    SLICE_X3Y39          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.845 r  Slow_Clock_0/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.845    Slow_Clock_0/count_reg[4]_i_1_n_4
    SLICE_X3Y39          FDRE                                         r  Slow_Clock_0/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.864     1.991    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X3Y39          FDRE                                         r  Slow_Clock_0/count_reg[4]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X3Y39          FDRE (Hold_fdre_C_D)         0.105     1.581    Slow_Clock_0/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Slow_Clock_0/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock_0/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.594     1.477    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X3Y42          FDRE                                         r  Slow_Clock_0/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  Slow_Clock_0/count_reg[16]/Q
                         net (fo=2, routed)           0.120     1.738    Slow_Clock_0/count[16]
    SLICE_X3Y42          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.846 r  Slow_Clock_0/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.846    Slow_Clock_0/count_reg[16]_i_1_n_4
    SLICE_X3Y42          FDRE                                         r  Slow_Clock_0/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.865     1.992    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X3Y42          FDRE                                         r  Slow_Clock_0/count_reg[16]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X3Y42          FDRE (Hold_fdre_C_D)         0.105     1.582    Slow_Clock_0/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Slow_Clock_0/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock_0/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.594     1.477    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X3Y40          FDRE                                         r  Slow_Clock_0/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  Slow_Clock_0/count_reg[8]/Q
                         net (fo=2, routed)           0.120     1.738    Slow_Clock_0/count[8]
    SLICE_X3Y40          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.846 r  Slow_Clock_0/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.846    Slow_Clock_0/count_reg[8]_i_1_n_4
    SLICE_X3Y40          FDRE                                         r  Slow_Clock_0/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.865     1.992    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X3Y40          FDRE                                         r  Slow_Clock_0/count_reg[8]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X3Y40          FDRE (Hold_fdre_C_D)         0.105     1.582    Slow_Clock_0/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 Slow_Clock_0/count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock_0/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.994%)  route 0.115ns (31.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.594     1.477    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X3Y41          FDRE                                         r  Slow_Clock_0/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  Slow_Clock_0/count_reg[9]/Q
                         net (fo=2, routed)           0.115     1.733    Slow_Clock_0/count[9]
    SLICE_X3Y41          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.848 r  Slow_Clock_0/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.848    Slow_Clock_0/count_reg[12]_i_1_n_7
    SLICE_X3Y41          FDRE                                         r  Slow_Clock_0/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.865     1.992    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X3Y41          FDRE                                         r  Slow_Clock_0/count_reg[9]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X3Y41          FDRE (Hold_fdre_C_D)         0.105     1.582    Slow_Clock_0/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Slow_Clock_0/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock_0/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.595     1.478    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X3Y44          FDRE                                         r  Slow_Clock_0/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  Slow_Clock_0/count_reg[21]/Q
                         net (fo=2, routed)           0.116     1.735    Slow_Clock_0/count[21]
    SLICE_X3Y44          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.850 r  Slow_Clock_0/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.850    Slow_Clock_0/count_reg[24]_i_1_n_7
    SLICE_X3Y44          FDRE                                         r  Slow_Clock_0/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.866     1.993    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X3Y44          FDRE                                         r  Slow_Clock_0/count_reg[21]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X3Y44          FDRE (Hold_fdre_C_D)         0.105     1.583    Slow_Clock_0/count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 Slow_Clock_0/count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Slow_Clock_0/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.595     1.478    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X3Y44          FDRE                                         r  Slow_Clock_0/count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y44          FDRE (Prop_fdre_C_Q)         0.141     1.619 r  Slow_Clock_0/count_reg[23]/Q
                         net (fo=2, routed)           0.120     1.740    Slow_Clock_0/count[23]
    SLICE_X3Y44          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.851 r  Slow_Clock_0/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.851    Slow_Clock_0/count_reg[24]_i_1_n_5
    SLICE_X3Y44          FDRE                                         r  Slow_Clock_0/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clk_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.866     1.993    Slow_Clock_0/Clk_IBUF_BUFG
    SLICE_X3Y44          FDRE                                         r  Slow_Clock_0/count_reg[23]/C
                         clock pessimism             -0.515     1.478    
    SLICE_X3Y44          FDRE (Hold_fdre_C_D)         0.105     1.583    Slow_Clock_0/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y40    Slow_Clock_0/Clk_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y40    Slow_Clock_0/clk_status_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y40    Slow_Clock_0/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y41    Slow_Clock_0/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y41    Slow_Clock_0/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y41    Slow_Clock_0/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y42    Slow_Clock_0/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y42    Slow_Clock_0/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y42    Slow_Clock_0/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y41    Slow_Clock_0/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y41    Slow_Clock_0/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y41    Slow_Clock_0/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y42    Slow_Clock_0/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y42    Slow_Clock_0/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y42    Slow_Clock_0/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y42    Slow_Clock_0/count_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y39    Slow_Clock_0/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y39    Slow_Clock_0/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y39    Slow_Clock_0/count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y43    Slow_Clock_0/count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y43    Slow_Clock_0/count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y43    Slow_Clock_0/count_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y43    Slow_Clock_0/count_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y44    Slow_Clock_0/count_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y44    Slow_Clock_0/count_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y44    Slow_Clock_0/count_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y44    Slow_Clock_0/count_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y45    Slow_Clock_0/count_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y45    Slow_Clock_0/count_reg[26]/C



