{
  "design": {
    "design_info": {
      "boundary_crc": "0xBCF90F46284BD731",
      "device": "xc7z020clg400-1",
      "name": "design_2",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.1",
      "validated": "true"
    },
    "design_tree": {
      "processing_system7_0": "",
      "axi_iic_0": "",
      "ps7_0_axi_periph": {
        "xbar": "",
        "s00_couplers": {
          "auto_pc": ""
        },
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {}
      },
      "rst_ps7_0_50M": "",
      "axi_apb_bridge_0": "",
      "effect": {
        "reverb": {
          "AXI_comb_1": "",
          "AXI_comb_2": "",
          "AXI_comb_3": "",
          "AXI_lowpass_1": "",
          "AXI_lowpass_2": "",
          "xlconstant_0": "",
          "AXI_lowpass_3": "",
          "AXI_comb_0": "",
          "AXI_lowpass_0": "",
          "AXI_early_reflection_0": "",
          "AXI_Allpass_0": "",
          "AXI_ADD_4_0": "",
          "AXI_ADD_3_0": ""
        },
        "AXI_pitch_shift_0": "",
        "EQ": {
          "IIR3": "",
          "IIR0": "",
          "IIR1": "",
          "IIR2": ""
        },
        "AXI_ANF_0": "",
        "Button_ctrl_0": ""
      },
      "axi_apb_bridge_1": "",
      "I2S_Receiver_0": "",
      "I2S_Transmitter_0": "",
      "Buffers_0": "",
      "clk_wiz_0": ""
    },
    "interface_ports": {
      "audio_i2c": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0"
      },
      "DDR": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          }
        }
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        }
      }
    },
    "ports": {
      "au_bclk": {
        "direction": "I"
      },
      "au_lrclk": {
        "direction": "I"
      },
      "au_adc": {
        "direction": "I"
      },
      "test_bclk": {
        "direction": "O"
      },
      "test_lrclk": {
        "direction": "O"
      },
      "test_adc": {
        "direction": "O"
      },
      "au_dac": {
        "direction": "O"
      },
      "test_dac": {
        "direction": "O"
      },
      "led_eq": {
        "direction": "O"
      },
      "rst": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "iBtn1": {
        "direction": "I"
      },
      "led_reverb": {
        "direction": "O"
      },
      "iBtn2": {
        "direction": "I"
      },
      "led_pitch_shifting": {
        "direction": "O"
      },
      "iBtn3": {
        "direction": "I"
      },
      "led_anf": {
        "direction": "O"
      },
      "iBtn4": {
        "direction": "I"
      },
      "au_mclk": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "/clk_wiz_0_clk_out1",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "12286002"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      }
    },
    "components": {
      "processing_system7_0": {
        "vlnv": "xilinx.com:ip:processing_system7:5.5",
        "xci_name": "design_2_processing_system7_0_0",
        "parameters": {
          "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
            "value": "650.000000"
          },
          "PCW_ACT_CAN0_PERIPHERAL_FREQMHZ": {
            "value": "23.8095"
          },
          "PCW_ACT_CAN1_PERIPHERAL_FREQMHZ": {
            "value": "23.8095"
          },
          "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.096154"
          },
          "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "125.000000"
          },
          "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "50.000000"
          },
          "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_I2C_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "50.000000"
          },
          "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
            "value": "10.000000"
          },
          "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
            "value": "200.000000"
          },
          "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_ACT_TTC_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
            "value": "100.000000"
          },
          "PCW_ACT_USB0_PERIPHERAL_FREQMHZ": {
            "value": "60"
          },
          "PCW_ACT_USB1_PERIPHERAL_FREQMHZ": {
            "value": "60"
          },
          "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
            "value": "108.333336"
          },
          "PCW_APU_CLK_RATIO_ENABLE": {
            "value": "6:2:1"
          },
          "PCW_APU_PERIPHERAL_FREQMHZ": {
            "value": "650"
          },
          "PCW_CAN0_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_CAN1_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_CAN_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_CAN_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_CLK0_FREQ": {
            "value": "50000000"
          },
          "PCW_CLK1_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK2_FREQ": {
            "value": "10000000"
          },
          "PCW_CLK3_FREQ": {
            "value": "10000000"
          },
          "PCW_CPU_CPU_6X4X_MAX_RANGE": {
            "value": "667"
          },
          "PCW_CPU_PERIPHERAL_CLKSRC": {
            "value": "ARM PLL"
          },
          "PCW_CRYSTAL_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_DCI_PERIPHERAL_CLKSRC": {
            "value": "DDR PLL"
          },
          "PCW_DCI_PERIPHERAL_FREQMHZ": {
            "value": "10.159"
          },
          "PCW_DDR_PERIPHERAL_CLKSRC": {
            "value": "DDR PLL"
          },
          "PCW_DDR_RAM_BASEADDR": {
            "value": "0x00100000"
          },
          "PCW_DDR_RAM_HIGHADDR": {
            "value": "0x1FFFFFFF"
          },
          "PCW_DM_WIDTH": {
            "value": "4"
          },
          "PCW_DQS_WIDTH": {
            "value": "4"
          },
          "PCW_DQ_WIDTH": {
            "value": "32"
          },
          "PCW_ENET0_BASEADDR": {
            "value": "0xE000B000"
          },
          "PCW_ENET0_ENET0_IO": {
            "value": "MIO 16 .. 27"
          },
          "PCW_ENET0_GRP_MDIO_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_GRP_MDIO_IO": {
            "value": "MIO 52 .. 53"
          },
          "PCW_ENET0_HIGHADDR": {
            "value": "0xE000BFFF"
          },
          "PCW_ENET0_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_ENET0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_PERIPHERAL_FREQMHZ": {
            "value": "1000 Mbps"
          },
          "PCW_ENET0_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_ENET0_RESET_IO": {
            "value": "MIO 9"
          },
          "PCW_ENET1_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_ENET1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_ENET_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_ENET_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_ENET_RESET_SELECT": {
            "value": "Share reset pin"
          },
          "PCW_EN_4K_TIMER": {
            "value": "0"
          },
          "PCW_EN_CAN0": {
            "value": "0"
          },
          "PCW_EN_CAN1": {
            "value": "0"
          },
          "PCW_EN_CLK0_PORT": {
            "value": "1"
          },
          "PCW_EN_CLK1_PORT": {
            "value": "0"
          },
          "PCW_EN_CLK2_PORT": {
            "value": "0"
          },
          "PCW_EN_CLK3_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG0_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG1_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG2_PORT": {
            "value": "0"
          },
          "PCW_EN_CLKTRIG3_PORT": {
            "value": "0"
          },
          "PCW_EN_DDR": {
            "value": "1"
          },
          "PCW_EN_EMIO_CAN0": {
            "value": "0"
          },
          "PCW_EN_EMIO_CAN1": {
            "value": "0"
          },
          "PCW_EN_EMIO_CD_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_CD_SDIO1": {
            "value": "0"
          },
          "PCW_EN_EMIO_ENET0": {
            "value": "0"
          },
          "PCW_EN_EMIO_ENET1": {
            "value": "0"
          },
          "PCW_EN_EMIO_GPIO": {
            "value": "0"
          },
          "PCW_EN_EMIO_I2C0": {
            "value": "0"
          },
          "PCW_EN_EMIO_I2C1": {
            "value": "0"
          },
          "PCW_EN_EMIO_MODEM_UART0": {
            "value": "0"
          },
          "PCW_EN_EMIO_MODEM_UART1": {
            "value": "0"
          },
          "PCW_EN_EMIO_PJTAG": {
            "value": "0"
          },
          "PCW_EN_EMIO_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_SDIO1": {
            "value": "0"
          },
          "PCW_EN_EMIO_SPI0": {
            "value": "0"
          },
          "PCW_EN_EMIO_SPI1": {
            "value": "0"
          },
          "PCW_EN_EMIO_SRAM_INT": {
            "value": "0"
          },
          "PCW_EN_EMIO_TRACE": {
            "value": "0"
          },
          "PCW_EN_EMIO_TTC0": {
            "value": "0"
          },
          "PCW_EN_EMIO_TTC1": {
            "value": "0"
          },
          "PCW_EN_EMIO_UART0": {
            "value": "0"
          },
          "PCW_EN_EMIO_UART1": {
            "value": "0"
          },
          "PCW_EN_EMIO_WDT": {
            "value": "0"
          },
          "PCW_EN_EMIO_WP_SDIO0": {
            "value": "0"
          },
          "PCW_EN_EMIO_WP_SDIO1": {
            "value": "0"
          },
          "PCW_EN_ENET0": {
            "value": "1"
          },
          "PCW_EN_ENET1": {
            "value": "0"
          },
          "PCW_EN_GPIO": {
            "value": "1"
          },
          "PCW_EN_I2C0": {
            "value": "0"
          },
          "PCW_EN_I2C1": {
            "value": "0"
          },
          "PCW_EN_MODEM_UART0": {
            "value": "0"
          },
          "PCW_EN_MODEM_UART1": {
            "value": "0"
          },
          "PCW_EN_PJTAG": {
            "value": "0"
          },
          "PCW_EN_PTP_ENET0": {
            "value": "0"
          },
          "PCW_EN_PTP_ENET1": {
            "value": "0"
          },
          "PCW_EN_QSPI": {
            "value": "1"
          },
          "PCW_EN_RST0_PORT": {
            "value": "1"
          },
          "PCW_EN_RST1_PORT": {
            "value": "0"
          },
          "PCW_EN_RST2_PORT": {
            "value": "0"
          },
          "PCW_EN_RST3_PORT": {
            "value": "0"
          },
          "PCW_EN_SDIO0": {
            "value": "1"
          },
          "PCW_EN_SDIO1": {
            "value": "0"
          },
          "PCW_EN_SMC": {
            "value": "0"
          },
          "PCW_EN_SPI0": {
            "value": "0"
          },
          "PCW_EN_SPI1": {
            "value": "0"
          },
          "PCW_EN_TRACE": {
            "value": "0"
          },
          "PCW_EN_TTC0": {
            "value": "0"
          },
          "PCW_EN_TTC1": {
            "value": "0"
          },
          "PCW_EN_UART0": {
            "value": "1"
          },
          "PCW_EN_UART1": {
            "value": "0"
          },
          "PCW_EN_USB0": {
            "value": "1"
          },
          "PCW_EN_USB1": {
            "value": "0"
          },
          "PCW_EN_WDT": {
            "value": "0"
          },
          "PCW_FCLK0_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK1_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK2_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK3_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_FCLK_CLK0_BUF": {
            "value": "TRUE"
          },
          "PCW_FPGA0_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_FPGA1_PERIPHERAL_FREQMHZ": {
            "value": "10"
          },
          "PCW_FPGA2_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_FPGA3_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_FPGA_FCLK0_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_BASEADDR": {
            "value": "0xE000A000"
          },
          "PCW_GPIO_EMIO_GPIO_ENABLE": {
            "value": "0"
          },
          "PCW_GPIO_HIGHADDR": {
            "value": "0xE000AFFF"
          },
          "PCW_GPIO_MIO_GPIO_ENABLE": {
            "value": "1"
          },
          "PCW_GPIO_MIO_GPIO_IO": {
            "value": "MIO"
          },
          "PCW_GPIO_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_I2C_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_I2C_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_IMPORT_BOARD_PRESET": {
            "value": "None"
          },
          "PCW_INCLUDE_ACP_TRANS_CHECK": {
            "value": "0"
          },
          "PCW_IRQ_F2P_MODE": {
            "value": "DIRECT"
          },
          "PCW_MIO_0_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_0_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_0_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_10_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_10_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_10_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_11_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_11_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_11_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_12_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_12_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_12_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_13_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_13_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_13_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_14_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_14_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_14_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_15_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_15_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_15_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_16_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_16_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_16_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_17_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_17_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_17_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_18_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_18_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_18_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_19_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_19_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_19_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_1_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_1_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_1_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_20_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_20_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_20_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_21_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_21_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_21_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_22_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_22_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_22_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_23_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_23_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_23_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_24_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_24_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_24_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_25_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_25_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_25_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_26_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_26_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_26_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_27_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_27_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_27_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_28_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_28_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_28_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_29_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_29_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_29_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_2_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_2_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_30_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_30_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_30_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_31_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_31_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_31_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_32_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_32_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_32_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_33_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_33_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_33_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_34_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_34_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_34_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_35_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_35_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_35_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_36_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_36_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_36_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_37_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_37_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_37_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_38_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_38_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_38_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_39_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_39_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_39_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_3_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_3_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_40_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_40_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_40_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_41_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_41_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_41_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_42_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_42_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_42_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_43_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_43_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_43_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_44_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_44_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_44_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_45_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_45_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_45_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_46_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_46_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_46_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_47_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_47_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_47_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_48_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_48_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_48_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_49_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_49_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_49_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_4_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_4_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_50_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_50_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_50_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_51_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_51_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_51_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_52_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_52_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_52_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_53_IOTYPE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_MIO_53_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_53_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_5_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_5_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_6_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_6_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_7_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_7_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_8_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_8_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_9_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_9_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_9_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_PRIMITIVE": {
            "value": "54"
          },
          "PCW_MIO_TREE_PERIPHERALS": {
            "value": "GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO#Quad SPI Flash#ENET Reset#GPIO#GPIO#GPIO#GPIO#UART 0#UART 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#USB Reset#SD 0#GPIO#GPIO#GPIO#GPIO#Enet 0#Enet 0"
          },
          "PCW_MIO_TREE_SIGNALS": {
            "value": "gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#gpio[7]#qspi_fbclk#reset#gpio[10]#gpio[11]#gpio[12]#gpio[13]#rx#tx#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#reset#cd#gpio[48]#gpio[49]#gpio[50]#gpio[51]#mdc#mdio"
          },
          "PCW_M_AXI_GP0_ENABLE_STATIC_REMAP": {
            "value": "0"
          },
          "PCW_M_AXI_GP0_FREQMHZ": {
            "value": "10"
          },
          "PCW_M_AXI_GP0_ID_WIDTH": {
            "value": "12"
          },
          "PCW_M_AXI_GP0_SUPPORT_NARROW_BURST": {
            "value": "0"
          },
          "PCW_M_AXI_GP0_THREAD_ID_WIDTH": {
            "value": "12"
          },
          "PCW_NAND_CYCLES_T_AR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_CLR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_RC": {
            "value": "11"
          },
          "PCW_NAND_CYCLES_T_REA": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_RR": {
            "value": "1"
          },
          "PCW_NAND_CYCLES_T_WC": {
            "value": "11"
          },
          "PCW_NAND_CYCLES_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_PC": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_RC": {
            "value": "11"
          },
          "PCW_NOR_CS0_T_TR": {
            "value": "1"
          },
          "PCW_NOR_CS0_T_WC": {
            "value": "11"
          },
          "PCW_NOR_CS0_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS0_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_CS1_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_PC": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_RC": {
            "value": "11"
          },
          "PCW_NOR_CS1_T_TR": {
            "value": "1"
          },
          "PCW_NOR_CS1_T_WC": {
            "value": "11"
          },
          "PCW_NOR_CS1_T_WP": {
            "value": "1"
          },
          "PCW_NOR_CS1_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_SRAM_CS0_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_PC": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_RC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS0_T_TR": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_T_WC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS0_T_WP": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS0_WE_TIME": {
            "value": "0"
          },
          "PCW_NOR_SRAM_CS1_T_CEOE": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_PC": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_RC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS1_T_TR": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_T_WC": {
            "value": "11"
          },
          "PCW_NOR_SRAM_CS1_T_WP": {
            "value": "1"
          },
          "PCW_NOR_SRAM_CS1_WE_TIME": {
            "value": "0"
          },
          "PCW_OVERRIDE_BASIC_CLOCK": {
            "value": "0"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY0": {
            "value": "0.279"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY1": {
            "value": "0.260"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY2": {
            "value": "0.085"
          },
          "PCW_PACKAGE_DDR_BOARD_DELAY3": {
            "value": "0.092"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0": {
            "value": "-0.051"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1": {
            "value": "-0.006"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2": {
            "value": "-0.009"
          },
          "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3": {
            "value": "-0.033"
          },
          "PCW_PACKAGE_NAME": {
            "value": "clg400"
          },
          "PCW_PCAP_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_PCAP_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_PERIPHERAL_BOARD_PRESET": {
            "value": "part0"
          },
          "PCW_PLL_BYPASSMODE_ENABLE": {
            "value": "0"
          },
          "PCW_PRESET_BANK0_VOLTAGE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_PRESET_BANK1_VOLTAGE": {
            "value": "LVCMOS 1.8V"
          },
          "PCW_PS7_SI_REV": {
            "value": "PRODUCTION"
          },
          "PCW_QSPI_GRP_FBCLK_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_GRP_FBCLK_IO": {
            "value": "MIO 8"
          },
          "PCW_QSPI_GRP_IO1_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_GRP_SINGLE_SS_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_GRP_SINGLE_SS_IO": {
            "value": "MIO 1 .. 6"
          },
          "PCW_QSPI_GRP_SS1_ENABLE": {
            "value": "0"
          },
          "PCW_QSPI_INTERNAL_HIGHADDRESS": {
            "value": "0xFCFFFFFF"
          },
          "PCW_QSPI_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_QSPI_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_QSPI_PERIPHERAL_FREQMHZ": {
            "value": "200"
          },
          "PCW_QSPI_QSPI_IO": {
            "value": "MIO 1 .. 6"
          },
          "PCW_SD0_GRP_CD_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_GRP_CD_IO": {
            "value": "MIO 47"
          },
          "PCW_SD0_GRP_POW_ENABLE": {
            "value": "0"
          },
          "PCW_SD0_GRP_WP_ENABLE": {
            "value": "0"
          },
          "PCW_SD0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_SD0_SD0_IO": {
            "value": "MIO 40 .. 45"
          },
          "PCW_SD1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SDIO0_BASEADDR": {
            "value": "0xE0100000"
          },
          "PCW_SDIO0_HIGHADDR": {
            "value": "0xE0100FFF"
          },
          "PCW_SDIO_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SDIO_PERIPHERAL_FREQMHZ": {
            "value": "50"
          },
          "PCW_SDIO_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_SINGLE_QSPI_DATA_MODE": {
            "value": "x4"
          },
          "PCW_SMC_CYCLE_T0": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T1": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T2": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T3": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T4": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T5": {
            "value": "NA"
          },
          "PCW_SMC_CYCLE_T6": {
            "value": "NA"
          },
          "PCW_SMC_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SMC_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_SPI0_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SPI1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_SPI_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_SPI_PERIPHERAL_VALID": {
            "value": "0"
          },
          "PCW_S_AXI_HP0_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_S_AXI_HP1_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_S_AXI_HP2_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_S_AXI_HP3_DATA_WIDTH": {
            "value": "64"
          },
          "PCW_TPIU_PERIPHERAL_CLKSRC": {
            "value": "External"
          },
          "PCW_TTC0_CLK0_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_CLK1_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC0_CLK2_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_CLK0_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_CLK1_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_TTC1_CLK2_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0": {
            "value": "1"
          },
          "PCW_UART0_BASEADDR": {
            "value": "0xE0000000"
          },
          "PCW_UART0_BAUD_RATE": {
            "value": "115200"
          },
          "PCW_UART0_GRP_FULL_ENABLE": {
            "value": "0"
          },
          "PCW_UART0_HIGHADDR": {
            "value": "0xE0000FFF"
          },
          "PCW_UART0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_UART0_UART0_IO": {
            "value": "MIO 14 .. 15"
          },
          "PCW_UART1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_UART_PERIPHERAL_CLKSRC": {
            "value": "IO PLL"
          },
          "PCW_UART_PERIPHERAL_FREQMHZ": {
            "value": "100"
          },
          "PCW_UART_PERIPHERAL_VALID": {
            "value": "1"
          },
          "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
            "value": "525.000000"
          },
          "PCW_UIPARAM_DDR_ADV_ENABLE": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_AL": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_BL": {
            "value": "8"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY0": {
            "value": "0.279"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY1": {
            "value": "0.260"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY2": {
            "value": "0.085"
          },
          "PCW_UIPARAM_DDR_BOARD_DELAY3": {
            "value": "0.092"
          },
          "PCW_UIPARAM_DDR_BUS_WIDTH": {
            "value": "16 Bit"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM": {
            "value": "27.95"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH": {
            "value": "80.4535"
          },
          "PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM": {
            "value": "27.95"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH": {
            "value": "80.4535"
          },
          "PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH": {
            "value": "80.4535"
          },
          "PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH": {
            "value": "80.4535"
          },
          "PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_CLOCK_STOP_EN": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_0_LENGTH_MM": {
            "value": "32.14"
          },
          "PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH": {
            "value": "105.056"
          },
          "PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_1_LENGTH_MM": {
            "value": "31.12"
          },
          "PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH": {
            "value": "66.904"
          },
          "PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_2_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH": {
            "value": "89.1715"
          },
          "PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_3_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH": {
            "value": "113.63"
          },
          "PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0": {
            "value": "-0.051"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1": {
            "value": "-0.006"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2": {
            "value": "-0.009"
          },
          "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3": {
            "value": "-0.033"
          },
          "PCW_UIPARAM_DDR_DQ_0_LENGTH_MM": {
            "value": "32.2"
          },
          "PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH": {
            "value": "98.503"
          },
          "PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_1_LENGTH_MM": {
            "value": "31.08"
          },
          "PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH": {
            "value": "68.5855"
          },
          "PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_2_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH": {
            "value": "90.295"
          },
          "PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_DQ_3_LENGTH_MM": {
            "value": "0"
          },
          "PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH": {
            "value": "103.977"
          },
          "PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY": {
            "value": "160"
          },
          "PCW_UIPARAM_DDR_ECC": {
            "value": "Disabled"
          },
          "PCW_UIPARAM_DDR_ENABLE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_FREQ_MHZ": {
            "value": "525"
          },
          "PCW_UIPARAM_DDR_HIGH_TEMP": {
            "value": "Normal (0-85)"
          },
          "PCW_UIPARAM_DDR_MEMORY_TYPE": {
            "value": "DDR 3"
          },
          "PCW_UIPARAM_DDR_PARTNO": {
            "value": "MT41J256M16 RE-125"
          },
          "PCW_UIPARAM_DDR_TRAIN_DATA_EYE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_READ_GATE": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL": {
            "value": "1"
          },
          "PCW_UIPARAM_DDR_USE_INTERNAL_VREF": {
            "value": "0"
          },
          "PCW_UIPARAM_GENERATE_SUMMARY": {
            "value": "NA"
          },
          "PCW_USB0_BASEADDR": {
            "value": "0xE0102000"
          },
          "PCW_USB0_HIGHADDR": {
            "value": "0xE0102fff"
          },
          "PCW_USB0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_USB0_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_USB0_RESET_IO": {
            "value": "MIO 46"
          },
          "PCW_USB0_USB0_IO": {
            "value": "MIO 28 .. 39"
          },
          "PCW_USB1_PERIPHERAL_ENABLE": {
            "value": "0"
          },
          "PCW_USB_RESET_ENABLE": {
            "value": "1"
          },
          "PCW_USB_RESET_POLARITY": {
            "value": "Active Low"
          },
          "PCW_USB_RESET_SELECT": {
            "value": "Share reset pin"
          },
          "PCW_USE_AXI_FABRIC_IDLE": {
            "value": "0"
          },
          "PCW_USE_AXI_NONSECURE": {
            "value": "0"
          },
          "PCW_USE_CORESIGHT": {
            "value": "0"
          },
          "PCW_USE_CROSS_TRIGGER": {
            "value": "0"
          },
          "PCW_USE_CR_FABRIC": {
            "value": "1"
          },
          "PCW_USE_DDR_BYPASS": {
            "value": "0"
          },
          "PCW_USE_DEBUG": {
            "value": "0"
          },
          "PCW_USE_DMA0": {
            "value": "0"
          },
          "PCW_USE_DMA1": {
            "value": "0"
          },
          "PCW_USE_DMA2": {
            "value": "0"
          },
          "PCW_USE_DMA3": {
            "value": "0"
          },
          "PCW_USE_EXPANDED_IOP": {
            "value": "0"
          },
          "PCW_USE_FABRIC_INTERRUPT": {
            "value": "0"
          },
          "PCW_USE_HIGH_OCM": {
            "value": "0"
          },
          "PCW_USE_M_AXI_GP0": {
            "value": "1"
          },
          "PCW_USE_M_AXI_GP1": {
            "value": "0"
          },
          "PCW_USE_PROC_EVENT_BUS": {
            "value": "0"
          },
          "PCW_USE_PS_SLCR_REGISTERS": {
            "value": "0"
          },
          "PCW_USE_S_AXI_ACP": {
            "value": "0"
          },
          "PCW_USE_S_AXI_GP0": {
            "value": "0"
          },
          "PCW_USE_S_AXI_GP1": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP0": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP1": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP2": {
            "value": "0"
          },
          "PCW_USE_S_AXI_HP3": {
            "value": "0"
          },
          "PCW_USE_TRACE": {
            "value": "0"
          },
          "PCW_VALUE_SILVERSION": {
            "value": "3"
          },
          "PCW_WDT_PERIPHERAL_CLKSRC": {
            "value": "CPU_1X"
          },
          "PCW_WDT_PERIPHERAL_DIVISOR0": {
            "value": "1"
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "4G",
              "width": "32"
            }
          },
          "interface_ports": {
            "M_AXI_GP0": {
              "mode": "Master",
              "address_space_ref": "Data",
              "base_address": {
                "minimum": "0x40000000",
                "maximum": "0x7FFFFFFF"
              }
            }
          }
        }
      },
      "axi_iic_0": {
        "vlnv": "xilinx.com:ip:axi_iic:2.0",
        "xci_name": "design_2_axi_iic_0_0",
        "parameters": {
          "IIC_BOARD_INTERFACE": {
            "value": "audio_i2c"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "ps7_0_axi_periph": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "design_2_ps7_0_axi_periph_0",
        "parameters": {
          "NUM_MI": {
            "value": "3"
          },
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "design_2_xbar_0",
            "parameters": {
              "NUM_MI": {
                "value": "3"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "addressing": {
              "interface_ports": {
                "S00_AXI": {
                  "mode": "Slave",
                  "bridges": [
                    "M00_AXI",
                    "M01_AXI",
                    "M02_AXI"
                  ]
                }
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_2_auto_pc_0",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI3"
                  }
                },
                "addressing": {
                  "interface_ports": {
                    "S_AXI": {
                      "mode": "Slave",
                      "bridges": [
                        "M_AXI"
                      ]
                    }
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "s00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "ps7_0_axi_periph_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "m00_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "m01_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "m02_couplers_to_ps7_0_axi_periph": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "ps7_0_axi_periph_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m02_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK"
            ]
          },
          "ps7_0_axi_periph_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m02_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN"
            ]
          }
        }
      },
      "rst_ps7_0_50M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "design_2_rst_ps7_0_50M_0"
      },
      "axi_apb_bridge_0": {
        "vlnv": "xilinx.com:ip:axi_apb_bridge:3.0",
        "xci_name": "design_2_axi_apb_bridge_0_0",
        "parameters": {
          "C_APB_NUM_SLAVES": {
            "value": "4"
          }
        },
        "addressing": {
          "interface_ports": {
            "AXI4_LITE": {
              "mode": "Slave",
              "bridges": [
                "APB_M",
                "APB_M2",
                "APB_M3",
                "APB_M4"
              ]
            }
          }
        }
      },
      "effect": {
        "interface_ports": {
          "s_axis": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "APB_S": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:apb_rtl:1.0"
          },
          "APB_S1": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:apb_rtl:1.0"
          },
          "APB_S2": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:apb_rtl:1.0"
          },
          "m_axis": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0"
          },
          "APB_S3": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:apb_rtl:1.0"
          },
          "APB_s_0": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:apb_rtl:1.0"
          },
          "ABP_S_anf": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:apb_rtl:1.0"
          }
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "rst": {
            "type": "rst",
            "direction": "I"
          },
          "iBtn1": {
            "direction": "I"
          },
          "led_eq": {
            "direction": "O"
          },
          "led_reverb": {
            "direction": "O"
          },
          "iBtn2": {
            "direction": "I"
          },
          "led_pitch": {
            "direction": "O"
          },
          "iBtn3": {
            "direction": "I"
          },
          "led_anf": {
            "direction": "O"
          },
          "iBtn4": {
            "direction": "I"
          }
        },
        "components": {
          "reverb": {
            "interface_ports": {
              "m_axis": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I"
              },
              "rst": {
                "type": "rst",
                "direction": "I"
              },
              "EN": {
                "direction": "I"
              },
              "s_axis_tdata": {
                "direction": "I",
                "left": "23",
                "right": "0"
              },
              "s_axis_tvalid": {
                "direction": "I"
              },
              "s_axis_tlast": {
                "direction": "I"
              },
              "s_axis_tready": {
                "direction": "O"
              },
              "led_reverb": {
                "direction": "O"
              }
            },
            "components": {
              "AXI_comb_1": {
                "vlnv": "xilinx.com:module_ref:AXI_comb:1.0",
                "xci_name": "design_2_AXI_comb_1_0",
                "parameters": {
                  "Delay": {
                    "value": "2053"
                  }
                },
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "AXI_comb",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "m_axis": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "3",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "50000000",
                        "value_src": "user_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "design_2_processing_system7_0_0_FCLK_CLK0",
                        "value_src": "default_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "m_axis_tdata",
                        "direction": "O",
                        "left": "23",
                        "right": "0"
                      },
                      "TLAST": {
                        "physical_name": "m_axis_tlast",
                        "direction": "O"
                      },
                      "TVALID": {
                        "physical_name": "m_axis_tvalid",
                        "direction": "O"
                      },
                      "TREADY": {
                        "physical_name": "m_axis_tready",
                        "direction": "I"
                      }
                    }
                  },
                  "s_axis": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "3",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "50000000",
                        "value_src": "user_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "design_2_processing_system7_0_0_FCLK_CLK0",
                        "value_src": "default_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "s_axis_tdata",
                        "direction": "I",
                        "left": "23",
                        "right": "0"
                      },
                      "TLAST": {
                        "physical_name": "s_axis_tlast",
                        "direction": "I"
                      },
                      "TVALID": {
                        "physical_name": "s_axis_tvalid",
                        "direction": "I"
                      },
                      "TREADY": {
                        "physical_name": "s_axis_tready",
                        "direction": "O"
                      }
                    }
                  }
                },
                "ports": {
                  "clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "m_axis:s_axis",
                        "value_src": "constant"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "rst",
                        "value_src": "constant"
                      },
                      "CLK_DOMAIN": {
                        "value": "design_2_processing_system7_0_0_FCLK_CLK0",
                        "value_src": "default_prop"
                      },
                      "FREQ_HZ": {
                        "value": "50000000",
                        "value_src": "user_prop"
                      }
                    }
                  },
                  "rst": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "EN": {
                    "direction": "I"
                  },
                  "led_test": {
                    "direction": "O"
                  }
                }
              },
              "AXI_comb_2": {
                "vlnv": "xilinx.com:module_ref:AXI_comb:1.0",
                "xci_name": "design_2_AXI_comb_2_0",
                "parameters": {
                  "Delay": {
                    "value": "1687"
                  }
                },
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "AXI_comb",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "m_axis": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "3",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "50000000",
                        "value_src": "user_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "design_2_processing_system7_0_0_FCLK_CLK0",
                        "value_src": "default_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "m_axis_tdata",
                        "direction": "O",
                        "left": "23",
                        "right": "0"
                      },
                      "TLAST": {
                        "physical_name": "m_axis_tlast",
                        "direction": "O"
                      },
                      "TVALID": {
                        "physical_name": "m_axis_tvalid",
                        "direction": "O"
                      },
                      "TREADY": {
                        "physical_name": "m_axis_tready",
                        "direction": "I"
                      }
                    }
                  },
                  "s_axis": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "3",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "50000000",
                        "value_src": "user_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "design_2_processing_system7_0_0_FCLK_CLK0",
                        "value_src": "default_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "s_axis_tdata",
                        "direction": "I",
                        "left": "23",
                        "right": "0"
                      },
                      "TLAST": {
                        "physical_name": "s_axis_tlast",
                        "direction": "I"
                      },
                      "TVALID": {
                        "physical_name": "s_axis_tvalid",
                        "direction": "I"
                      },
                      "TREADY": {
                        "physical_name": "s_axis_tready",
                        "direction": "O"
                      }
                    }
                  }
                },
                "ports": {
                  "clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "m_axis:s_axis",
                        "value_src": "constant"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "rst",
                        "value_src": "constant"
                      },
                      "CLK_DOMAIN": {
                        "value": "design_2_processing_system7_0_0_FCLK_CLK0",
                        "value_src": "default_prop"
                      },
                      "FREQ_HZ": {
                        "value": "50000000",
                        "value_src": "user_prop"
                      }
                    }
                  },
                  "rst": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "EN": {
                    "direction": "I"
                  },
                  "led_test": {
                    "direction": "O"
                  }
                }
              },
              "AXI_comb_3": {
                "vlnv": "xilinx.com:module_ref:AXI_comb:1.0",
                "xci_name": "design_2_AXI_comb_3_0",
                "parameters": {
                  "Delay": {
                    "value": "2251"
                  }
                },
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "AXI_comb",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "m_axis": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "3",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "50000000",
                        "value_src": "user_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "design_2_processing_system7_0_0_FCLK_CLK0",
                        "value_src": "default_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "m_axis_tdata",
                        "direction": "O",
                        "left": "23",
                        "right": "0"
                      },
                      "TLAST": {
                        "physical_name": "m_axis_tlast",
                        "direction": "O"
                      },
                      "TVALID": {
                        "physical_name": "m_axis_tvalid",
                        "direction": "O"
                      },
                      "TREADY": {
                        "physical_name": "m_axis_tready",
                        "direction": "I"
                      }
                    }
                  },
                  "s_axis": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "3",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "50000000",
                        "value_src": "user_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "design_2_processing_system7_0_0_FCLK_CLK0",
                        "value_src": "default_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "s_axis_tdata",
                        "direction": "I",
                        "left": "23",
                        "right": "0"
                      },
                      "TLAST": {
                        "physical_name": "s_axis_tlast",
                        "direction": "I"
                      },
                      "TVALID": {
                        "physical_name": "s_axis_tvalid",
                        "direction": "I"
                      },
                      "TREADY": {
                        "physical_name": "s_axis_tready",
                        "direction": "O"
                      }
                    }
                  }
                },
                "ports": {
                  "clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "m_axis:s_axis",
                        "value_src": "constant"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "rst",
                        "value_src": "constant"
                      },
                      "CLK_DOMAIN": {
                        "value": "design_2_processing_system7_0_0_FCLK_CLK0",
                        "value_src": "default_prop"
                      },
                      "FREQ_HZ": {
                        "value": "50000000",
                        "value_src": "user_prop"
                      }
                    }
                  },
                  "rst": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "EN": {
                    "direction": "I"
                  },
                  "led_test": {
                    "direction": "O"
                  }
                }
              },
              "AXI_lowpass_1": {
                "vlnv": "xilinx.com:module_ref:AXI_lowpass:1.0",
                "xci_name": "design_2_AXI_lowpass_1_0",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "AXI_lowpass",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "m_axis": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "3",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "50000000",
                        "value_src": "user_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "design_2_processing_system7_0_0_FCLK_CLK0",
                        "value_src": "default_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "m_axis_tdata",
                        "direction": "O",
                        "left": "23",
                        "right": "0"
                      },
                      "TLAST": {
                        "physical_name": "m_axis_tlast",
                        "direction": "O"
                      },
                      "TVALID": {
                        "physical_name": "m_axis_tvalid",
                        "direction": "O"
                      },
                      "TREADY": {
                        "physical_name": "m_axis_tready",
                        "direction": "I"
                      }
                    }
                  },
                  "s_axis": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "3",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "50000000",
                        "value_src": "user_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "design_2_processing_system7_0_0_FCLK_CLK0",
                        "value_src": "default_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "s_axis_tdata",
                        "direction": "I",
                        "left": "23",
                        "right": "0"
                      },
                      "TLAST": {
                        "physical_name": "s_axis_tlast",
                        "direction": "I"
                      },
                      "TVALID": {
                        "physical_name": "s_axis_tvalid",
                        "direction": "I"
                      },
                      "TREADY": {
                        "physical_name": "s_axis_tready",
                        "direction": "O"
                      }
                    }
                  }
                },
                "ports": {
                  "clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "m_axis:s_axis",
                        "value_src": "constant"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "rst",
                        "value_src": "constant"
                      },
                      "CLK_DOMAIN": {
                        "value": "design_2_processing_system7_0_0_FCLK_CLK0",
                        "value_src": "default_prop"
                      },
                      "FREQ_HZ": {
                        "value": "50000000",
                        "value_src": "user_prop"
                      }
                    }
                  },
                  "rst": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "EN": {
                    "direction": "I"
                  },
                  "led_test": {
                    "direction": "O"
                  }
                }
              },
              "AXI_lowpass_2": {
                "vlnv": "xilinx.com:module_ref:AXI_lowpass:1.0",
                "xci_name": "design_2_AXI_lowpass_2_0",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "AXI_lowpass",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "m_axis": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "3",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "50000000",
                        "value_src": "user_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "design_2_processing_system7_0_0_FCLK_CLK0",
                        "value_src": "default_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "m_axis_tdata",
                        "direction": "O",
                        "left": "23",
                        "right": "0"
                      },
                      "TLAST": {
                        "physical_name": "m_axis_tlast",
                        "direction": "O"
                      },
                      "TVALID": {
                        "physical_name": "m_axis_tvalid",
                        "direction": "O"
                      },
                      "TREADY": {
                        "physical_name": "m_axis_tready",
                        "direction": "I"
                      }
                    }
                  },
                  "s_axis": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "3",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "50000000",
                        "value_src": "user_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "design_2_processing_system7_0_0_FCLK_CLK0",
                        "value_src": "default_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "s_axis_tdata",
                        "direction": "I",
                        "left": "23",
                        "right": "0"
                      },
                      "TLAST": {
                        "physical_name": "s_axis_tlast",
                        "direction": "I"
                      },
                      "TVALID": {
                        "physical_name": "s_axis_tvalid",
                        "direction": "I"
                      },
                      "TREADY": {
                        "physical_name": "s_axis_tready",
                        "direction": "O"
                      }
                    }
                  }
                },
                "ports": {
                  "clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "m_axis:s_axis",
                        "value_src": "constant"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "rst",
                        "value_src": "constant"
                      },
                      "CLK_DOMAIN": {
                        "value": "design_2_processing_system7_0_0_FCLK_CLK0",
                        "value_src": "default_prop"
                      },
                      "FREQ_HZ": {
                        "value": "50000000",
                        "value_src": "user_prop"
                      }
                    }
                  },
                  "rst": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "EN": {
                    "direction": "I"
                  },
                  "led_test": {
                    "direction": "O"
                  }
                }
              },
              "xlconstant_0": {
                "vlnv": "xilinx.com:ip:xlconstant:1.1",
                "xci_name": "design_2_xlconstant_0_0"
              },
              "AXI_lowpass_3": {
                "vlnv": "xilinx.com:module_ref:AXI_lowpass:1.0",
                "xci_name": "design_2_AXI_lowpass_3_0",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "AXI_lowpass",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "m_axis": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "3",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "50000000",
                        "value_src": "user_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "design_2_processing_system7_0_0_FCLK_CLK0",
                        "value_src": "default_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "m_axis_tdata",
                        "direction": "O",
                        "left": "23",
                        "right": "0"
                      },
                      "TLAST": {
                        "physical_name": "m_axis_tlast",
                        "direction": "O"
                      },
                      "TVALID": {
                        "physical_name": "m_axis_tvalid",
                        "direction": "O"
                      },
                      "TREADY": {
                        "physical_name": "m_axis_tready",
                        "direction": "I"
                      }
                    }
                  },
                  "s_axis": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "3",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "50000000",
                        "value_src": "user_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "design_2_processing_system7_0_0_FCLK_CLK0",
                        "value_src": "default_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "s_axis_tdata",
                        "direction": "I",
                        "left": "23",
                        "right": "0"
                      },
                      "TLAST": {
                        "physical_name": "s_axis_tlast",
                        "direction": "I"
                      },
                      "TVALID": {
                        "physical_name": "s_axis_tvalid",
                        "direction": "I"
                      },
                      "TREADY": {
                        "physical_name": "s_axis_tready",
                        "direction": "O"
                      }
                    }
                  }
                },
                "ports": {
                  "clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "m_axis:s_axis",
                        "value_src": "constant"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "rst",
                        "value_src": "constant"
                      },
                      "CLK_DOMAIN": {
                        "value": "design_2_processing_system7_0_0_FCLK_CLK0",
                        "value_src": "default_prop"
                      },
                      "FREQ_HZ": {
                        "value": "50000000",
                        "value_src": "user_prop"
                      }
                    }
                  },
                  "rst": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "EN": {
                    "direction": "I"
                  },
                  "led_test": {
                    "direction": "O"
                  }
                }
              },
              "AXI_comb_0": {
                "vlnv": "xilinx.com:module_ref:AXI_comb:1.0",
                "xci_name": "design_2_AXI_comb_0_0",
                "parameters": {
                  "Delay": {
                    "value": "347"
                  }
                },
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "AXI_comb",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "m_axis": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "3",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "50000000",
                        "value_src": "user_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "design_2_processing_system7_0_0_FCLK_CLK0",
                        "value_src": "default_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "m_axis_tdata",
                        "direction": "O",
                        "left": "23",
                        "right": "0"
                      },
                      "TLAST": {
                        "physical_name": "m_axis_tlast",
                        "direction": "O"
                      },
                      "TVALID": {
                        "physical_name": "m_axis_tvalid",
                        "direction": "O"
                      },
                      "TREADY": {
                        "physical_name": "m_axis_tready",
                        "direction": "I"
                      }
                    }
                  },
                  "s_axis": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "3",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "50000000",
                        "value_src": "user_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "design_2_processing_system7_0_0_FCLK_CLK0",
                        "value_src": "default_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "s_axis_tdata",
                        "direction": "I",
                        "left": "23",
                        "right": "0"
                      },
                      "TLAST": {
                        "physical_name": "s_axis_tlast",
                        "direction": "I"
                      },
                      "TVALID": {
                        "physical_name": "s_axis_tvalid",
                        "direction": "I"
                      },
                      "TREADY": {
                        "physical_name": "s_axis_tready",
                        "direction": "O"
                      }
                    }
                  }
                },
                "ports": {
                  "clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "m_axis:s_axis",
                        "value_src": "constant"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "rst",
                        "value_src": "constant"
                      },
                      "CLK_DOMAIN": {
                        "value": "design_2_processing_system7_0_0_FCLK_CLK0",
                        "value_src": "default_prop"
                      },
                      "FREQ_HZ": {
                        "value": "50000000",
                        "value_src": "user_prop"
                      }
                    }
                  },
                  "rst": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "EN": {
                    "direction": "I"
                  },
                  "led_test": {
                    "direction": "O"
                  }
                }
              },
              "AXI_lowpass_0": {
                "vlnv": "xilinx.com:module_ref:AXI_lowpass:1.0",
                "xci_name": "design_2_AXI_lowpass_0_0",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "AXI_lowpass",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "m_axis": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "3",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "50000000",
                        "value_src": "user_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "design_2_processing_system7_0_0_FCLK_CLK0",
                        "value_src": "default_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "m_axis_tdata",
                        "direction": "O",
                        "left": "23",
                        "right": "0"
                      },
                      "TLAST": {
                        "physical_name": "m_axis_tlast",
                        "direction": "O"
                      },
                      "TVALID": {
                        "physical_name": "m_axis_tvalid",
                        "direction": "O"
                      },
                      "TREADY": {
                        "physical_name": "m_axis_tready",
                        "direction": "I"
                      }
                    }
                  },
                  "s_axis": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "3",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "50000000",
                        "value_src": "user_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "design_2_processing_system7_0_0_FCLK_CLK0",
                        "value_src": "default_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "s_axis_tdata",
                        "direction": "I",
                        "left": "23",
                        "right": "0"
                      },
                      "TLAST": {
                        "physical_name": "s_axis_tlast",
                        "direction": "I"
                      },
                      "TVALID": {
                        "physical_name": "s_axis_tvalid",
                        "direction": "I"
                      },
                      "TREADY": {
                        "physical_name": "s_axis_tready",
                        "direction": "O"
                      }
                    }
                  }
                },
                "ports": {
                  "clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "m_axis:s_axis",
                        "value_src": "constant"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "rst",
                        "value_src": "constant"
                      },
                      "CLK_DOMAIN": {
                        "value": "design_2_processing_system7_0_0_FCLK_CLK0",
                        "value_src": "default_prop"
                      },
                      "FREQ_HZ": {
                        "value": "50000000",
                        "value_src": "user_prop"
                      }
                    }
                  },
                  "rst": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "EN": {
                    "direction": "I"
                  },
                  "led_test": {
                    "direction": "O"
                  }
                }
              },
              "AXI_early_reflection_0": {
                "vlnv": "xilinx.com:module_ref:AXI_early_reflection:1.0",
                "xci_name": "design_2_AXI_early_reflection_0_0",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "AXI_early_reflection",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "m_axis": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "3",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "50000000",
                        "value_src": "user_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "design_2_processing_system7_0_0_FCLK_CLK0",
                        "value_src": "default_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "m_axis_tdata",
                        "direction": "O",
                        "left": "23",
                        "right": "0"
                      },
                      "TLAST": {
                        "physical_name": "m_axis_tlast",
                        "direction": "O"
                      },
                      "TVALID": {
                        "physical_name": "m_axis_tvalid",
                        "direction": "O"
                      },
                      "TREADY": {
                        "physical_name": "m_axis_tready",
                        "direction": "I"
                      }
                    }
                  },
                  "s_axis": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "3",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "50000000",
                        "value_src": "user_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "design_2_processing_system7_0_0_FCLK_CLK0",
                        "value_src": "default_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "s_axis_tdata",
                        "direction": "I",
                        "left": "23",
                        "right": "0"
                      },
                      "TLAST": {
                        "physical_name": "s_axis_tlast",
                        "direction": "I"
                      },
                      "TVALID": {
                        "physical_name": "s_axis_tvalid",
                        "direction": "I"
                      },
                      "TREADY": {
                        "physical_name": "s_axis_tready",
                        "direction": "O"
                      }
                    }
                  }
                },
                "ports": {
                  "clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "m_axis:s_axis",
                        "value_src": "constant"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "rst",
                        "value_src": "constant"
                      },
                      "CLK_DOMAIN": {
                        "value": "design_2_processing_system7_0_0_FCLK_CLK0",
                        "value_src": "default_prop"
                      },
                      "FREQ_HZ": {
                        "value": "50000000",
                        "value_src": "user_prop"
                      }
                    }
                  },
                  "rst": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "EN": {
                    "direction": "I"
                  }
                }
              },
              "AXI_Allpass_0": {
                "vlnv": "xilinx.com:module_ref:AXI_Allpass:1.0",
                "xci_name": "design_2_AXI_Allpass_0_0",
                "parameters": {
                  "Delay": {
                    "value": "347"
                  }
                },
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "AXI_Allpass",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "m_axis": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "3",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "50000000",
                        "value_src": "user_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "design_2_processing_system7_0_0_FCLK_CLK0",
                        "value_src": "default_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "m_axis_tdata",
                        "direction": "O",
                        "left": "23",
                        "right": "0"
                      },
                      "TLAST": {
                        "physical_name": "m_axis_tlast",
                        "direction": "O"
                      },
                      "TVALID": {
                        "physical_name": "m_axis_tvalid",
                        "direction": "O"
                      },
                      "TREADY": {
                        "physical_name": "m_axis_tready",
                        "direction": "I"
                      }
                    }
                  },
                  "s_axis": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "3",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "50000000",
                        "value_src": "user_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "design_2_processing_system7_0_0_FCLK_CLK0",
                        "value_src": "default_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "s_axis_tdata",
                        "direction": "I",
                        "left": "23",
                        "right": "0"
                      },
                      "TLAST": {
                        "physical_name": "s_axis_tlast",
                        "direction": "I"
                      },
                      "TVALID": {
                        "physical_name": "s_axis_tvalid",
                        "direction": "I"
                      },
                      "TREADY": {
                        "physical_name": "s_axis_tready",
                        "direction": "O"
                      }
                    }
                  }
                },
                "ports": {
                  "clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "m_axis:s_axis",
                        "value_src": "constant"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "rst",
                        "value_src": "constant"
                      },
                      "CLK_DOMAIN": {
                        "value": "design_2_processing_system7_0_0_FCLK_CLK0",
                        "value_src": "default_prop"
                      },
                      "FREQ_HZ": {
                        "value": "50000000",
                        "value_src": "user_prop"
                      }
                    }
                  },
                  "rst": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "EN": {
                    "direction": "I"
                  },
                  "led_test": {
                    "direction": "O"
                  }
                }
              },
              "AXI_ADD_4_0": {
                "vlnv": "xilinx.com:module_ref:AXI_ADD_4:1.0",
                "xci_name": "design_2_AXI_ADD_4_0_0",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "AXI_ADD_4",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "m_axis": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "3",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "50000000",
                        "value_src": "user_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "design_2_processing_system7_0_0_FCLK_CLK0",
                        "value_src": "default_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "m_axis_tdata",
                        "direction": "O",
                        "left": "23",
                        "right": "0"
                      },
                      "TLAST": {
                        "physical_name": "m_axis_tlast",
                        "direction": "O"
                      },
                      "TVALID": {
                        "physical_name": "m_axis_tvalid",
                        "direction": "O"
                      },
                      "TREADY": {
                        "physical_name": "m_axis_tready",
                        "direction": "I"
                      }
                    }
                  },
                  "s_axis": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "3",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "50000000",
                        "value_src": "user_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "design_2_processing_system7_0_0_FCLK_CLK0",
                        "value_src": "default_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "s_axis_tdata",
                        "direction": "I",
                        "left": "23",
                        "right": "0"
                      },
                      "TLAST": {
                        "physical_name": "s_axis_tlast",
                        "direction": "I"
                      },
                      "TVALID": {
                        "physical_name": "s_axis_tvalid",
                        "direction": "I"
                      },
                      "TREADY": {
                        "physical_name": "s_axis_tready",
                        "direction": "O"
                      }
                    }
                  }
                },
                "ports": {
                  "clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "m_axis:s_axis",
                        "value_src": "constant"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "rst",
                        "value_src": "constant"
                      },
                      "CLK_DOMAIN": {
                        "value": "design_2_processing_system7_0_0_FCLK_CLK0",
                        "value_src": "default_prop"
                      },
                      "FREQ_HZ": {
                        "value": "50000000",
                        "value_src": "user_prop"
                      }
                    }
                  },
                  "rst": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "EN": {
                    "direction": "I"
                  },
                  "s_axis_tdata2": {
                    "direction": "I",
                    "left": "23",
                    "right": "0"
                  },
                  "s_axis_tdata3": {
                    "direction": "I",
                    "left": "23",
                    "right": "0"
                  },
                  "s_axis_tdata4": {
                    "direction": "I",
                    "left": "23",
                    "right": "0"
                  }
                }
              },
              "AXI_ADD_3_0": {
                "vlnv": "xilinx.com:module_ref:AXI_ADD_3:1.0",
                "xci_name": "design_2_AXI_ADD_3_0_9",
                "reference_info": {
                  "ref_type": "hdl",
                  "ref_name": "AXI_ADD_3",
                  "boundary_crc": "0x0"
                },
                "interface_ports": {
                  "m_axis": {
                    "mode": "Master",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "3",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "50000000",
                        "value_src": "user_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "design_2_processing_system7_0_0_FCLK_CLK0",
                        "value_src": "default_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "m_axis_tdata",
                        "direction": "O",
                        "left": "23",
                        "right": "0"
                      },
                      "TLAST": {
                        "physical_name": "m_axis_tlast",
                        "direction": "O"
                      },
                      "TVALID": {
                        "physical_name": "m_axis_tvalid",
                        "direction": "O"
                      },
                      "TREADY": {
                        "physical_name": "m_axis_tready",
                        "direction": "I"
                      }
                    }
                  },
                  "s_axis": {
                    "mode": "Slave",
                    "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                    "parameters": {
                      "TDATA_NUM_BYTES": {
                        "value": "3",
                        "value_src": "auto"
                      },
                      "TDEST_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TID_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "TUSER_WIDTH": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TREADY": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "HAS_TSTRB": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TKEEP": {
                        "value": "0",
                        "value_src": "constant"
                      },
                      "HAS_TLAST": {
                        "value": "1",
                        "value_src": "constant"
                      },
                      "FREQ_HZ": {
                        "value": "50000000",
                        "value_src": "user_prop"
                      },
                      "CLK_DOMAIN": {
                        "value": "design_2_processing_system7_0_0_FCLK_CLK0",
                        "value_src": "default_prop"
                      }
                    },
                    "port_maps": {
                      "TDATA": {
                        "physical_name": "s_axis_tdata",
                        "direction": "I",
                        "left": "23",
                        "right": "0"
                      },
                      "TLAST": {
                        "physical_name": "s_axis_tlast",
                        "direction": "I"
                      },
                      "TVALID": {
                        "physical_name": "s_axis_tvalid",
                        "direction": "I"
                      },
                      "TREADY": {
                        "physical_name": "s_axis_tready",
                        "direction": "O"
                      }
                    }
                  }
                },
                "ports": {
                  "clk": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "m_axis:s_axis",
                        "value_src": "constant"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "rst",
                        "value_src": "constant"
                      },
                      "CLK_DOMAIN": {
                        "value": "design_2_processing_system7_0_0_FCLK_CLK0",
                        "value_src": "default_prop"
                      },
                      "FREQ_HZ": {
                        "value": "50000000",
                        "value_src": "user_prop"
                      }
                    }
                  },
                  "rst": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "EN": {
                    "direction": "I"
                  },
                  "s_axis_tdata2": {
                    "direction": "I",
                    "left": "23",
                    "right": "0"
                  },
                  "s_axis_tdata3": {
                    "direction": "I",
                    "left": "23",
                    "right": "0"
                  }
                }
              }
            },
            "interface_nets": {
              "AXI_comb_1_m_axis": {
                "interface_ports": [
                  "AXI_comb_1/m_axis",
                  "AXI_lowpass_1/s_axis"
                ]
              },
              "AXI_lowpass_0_m_axis": {
                "interface_ports": [
                  "AXI_lowpass_0/m_axis",
                  "AXI_ADD_4_0/s_axis"
                ]
              },
              "AXI_ADD_3_0_m_axis": {
                "interface_ports": [
                  "m_axis",
                  "AXI_ADD_3_0/m_axis"
                ]
              },
              "AXI_comb_3_m_axis": {
                "interface_ports": [
                  "AXI_comb_3/m_axis",
                  "AXI_lowpass_3/s_axis"
                ]
              },
              "AXI_Allpass_0_m_axis": {
                "interface_ports": [
                  "AXI_ADD_3_0/s_axis",
                  "AXI_Allpass_0/m_axis"
                ]
              },
              "AXI_ADD_4_0_m_axis": {
                "interface_ports": [
                  "AXI_ADD_4_0/m_axis",
                  "AXI_Allpass_0/s_axis"
                ]
              },
              "AXI_comb_2_m_axis": {
                "interface_ports": [
                  "AXI_comb_2/m_axis",
                  "AXI_lowpass_2/s_axis"
                ]
              },
              "AXI_comb_0_m_axis": {
                "interface_ports": [
                  "AXI_comb_0/m_axis",
                  "AXI_lowpass_0/s_axis"
                ]
              }
            },
            "nets": {
              "AXI_lowpass_1_m_axis_tdata": {
                "ports": [
                  "AXI_lowpass_1/m_axis_tdata",
                  "AXI_ADD_4_0/s_axis_tdata2"
                ]
              },
              "xlconstant_0_dout": {
                "ports": [
                  "xlconstant_0/dout",
                  "AXI_lowpass_2/m_axis_tready",
                  "AXI_lowpass_3/m_axis_tready",
                  "AXI_lowpass_1/m_axis_tready",
                  "AXI_early_reflection_0/m_axis_tready"
                ]
              },
              "AXI_lowpass_2_m_axis_tdata": {
                "ports": [
                  "AXI_lowpass_2/m_axis_tdata",
                  "AXI_ADD_4_0/s_axis_tdata3"
                ]
              },
              "AXI_lowpass_3_m_axis_tdata": {
                "ports": [
                  "AXI_lowpass_3/m_axis_tdata",
                  "AXI_ADD_4_0/s_axis_tdata4"
                ]
              },
              "processing_system7_0_FCLK_CLK0": {
                "ports": [
                  "clk",
                  "AXI_comb_1/clk",
                  "AXI_comb_2/clk",
                  "AXI_comb_3/clk",
                  "AXI_lowpass_1/clk",
                  "AXI_lowpass_2/clk",
                  "AXI_lowpass_3/clk",
                  "AXI_comb_0/clk",
                  "AXI_lowpass_0/clk",
                  "AXI_early_reflection_0/clk",
                  "AXI_Allpass_0/clk",
                  "AXI_ADD_4_0/clk",
                  "AXI_ADD_3_0/clk"
                ]
              },
              "Net": {
                "ports": [
                  "rst",
                  "AXI_comb_1/rst",
                  "AXI_comb_2/rst",
                  "AXI_comb_3/rst",
                  "AXI_lowpass_1/rst",
                  "AXI_lowpass_2/rst",
                  "AXI_lowpass_3/rst",
                  "AXI_comb_0/rst",
                  "AXI_lowpass_0/rst",
                  "AXI_early_reflection_0/rst",
                  "AXI_Allpass_0/rst",
                  "AXI_ADD_4_0/rst",
                  "AXI_ADD_3_0/rst"
                ]
              },
              "Button_ctrl_0_oEn2": {
                "ports": [
                  "EN",
                  "AXI_comb_1/EN",
                  "AXI_comb_2/EN",
                  "AXI_comb_3/EN",
                  "AXI_lowpass_1/EN",
                  "AXI_lowpass_2/EN",
                  "AXI_lowpass_3/EN",
                  "AXI_comb_0/EN",
                  "AXI_lowpass_0/EN",
                  "AXI_early_reflection_0/EN",
                  "AXI_Allpass_0/EN",
                  "AXI_ADD_4_0/EN",
                  "AXI_ADD_3_0/EN"
                ]
              },
              "EQ_3_m_axis_tdata": {
                "ports": [
                  "s_axis_tdata",
                  "AXI_comb_1/s_axis_tdata",
                  "AXI_comb_2/s_axis_tdata",
                  "AXI_comb_3/s_axis_tdata",
                  "AXI_comb_0/s_axis_tdata",
                  "AXI_early_reflection_0/s_axis_tdata",
                  "AXI_ADD_3_0/s_axis_tdata3"
                ]
              },
              "EQ_3_m_axis_tvalid": {
                "ports": [
                  "s_axis_tvalid",
                  "AXI_comb_1/s_axis_tvalid",
                  "AXI_comb_2/s_axis_tvalid",
                  "AXI_comb_3/s_axis_tvalid",
                  "AXI_comb_0/s_axis_tvalid",
                  "AXI_early_reflection_0/s_axis_tvalid"
                ]
              },
              "EQ_3_m_axis_tlast": {
                "ports": [
                  "s_axis_tlast",
                  "AXI_comb_1/s_axis_tlast",
                  "AXI_comb_2/s_axis_tlast",
                  "AXI_comb_3/s_axis_tlast",
                  "AXI_comb_0/s_axis_tlast",
                  "AXI_early_reflection_0/s_axis_tlast"
                ]
              },
              "AXI_comb_0_s_axis_tready": {
                "ports": [
                  "AXI_comb_0/s_axis_tready",
                  "s_axis_tready"
                ]
              },
              "AXI_comb_0_led_test": {
                "ports": [
                  "AXI_comb_0/led_test",
                  "led_reverb"
                ]
              },
              "AXI_early_reflection_0_m_axis_tdata": {
                "ports": [
                  "AXI_early_reflection_0/m_axis_tdata",
                  "AXI_ADD_3_0/s_axis_tdata2"
                ]
              }
            }
          },
          "AXI_pitch_shift_0": {
            "vlnv": "xilinx.com:user:AXI_pitch_shift:1.0",
            "xci_name": "design_2_AXI_pitch_shift_0_3"
          },
          "EQ": {
            "interface_ports": {
              "APB_S": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:apb_rtl:1.0"
              },
              "APB_S1": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:apb_rtl:1.0"
              },
              "APB_S2": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:apb_rtl:1.0"
              },
              "s_axis": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0"
              },
              "APB_S3": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:apb_rtl:1.0"
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I"
              },
              "rst": {
                "type": "rst",
                "direction": "I"
              },
              "EN": {
                "direction": "I"
              },
              "m_axis_tdata": {
                "direction": "O",
                "left": "23",
                "right": "0"
              },
              "m_axis_tvalid": {
                "direction": "O"
              },
              "m_axis_tlast": {
                "direction": "O"
              },
              "m_axis_tready": {
                "direction": "I"
              },
              "led_eq": {
                "direction": "O"
              }
            },
            "components": {
              "IIR3": {
                "vlnv": "xilinx.com:user:EQ:1.0",
                "xci_name": "design_2_EQ_3_0"
              },
              "IIR0": {
                "vlnv": "xilinx.com:user:EQ:1.0",
                "xci_name": "design_2_EQ_1_0"
              },
              "IIR1": {
                "vlnv": "xilinx.com:user:EQ:1.0",
                "xci_name": "design_2_EQ_2_0"
              },
              "IIR2": {
                "vlnv": "xilinx.com:user:EQ:1.0",
                "xci_name": "design_2_EQ_0_0"
              }
            },
            "interface_nets": {
              "I2S_Receiver_0_m_axis": {
                "interface_ports": [
                  "s_axis",
                  "IIR2/s_axis"
                ]
              },
              "EQ_1_m_axis": {
                "interface_ports": [
                  "IIR0/m_axis",
                  "IIR1/s_axis"
                ]
              },
              "axi_apb_bridge_0_APB_M2": {
                "interface_ports": [
                  "APB_S1",
                  "IIR0/APB_S"
                ]
              },
              "EQ_0_m_axis": {
                "interface_ports": [
                  "IIR2/m_axis",
                  "IIR0/s_axis"
                ]
              },
              "EQ_2_m_axis": {
                "interface_ports": [
                  "IIR1/m_axis",
                  "IIR3/s_axis"
                ]
              },
              "axi_apb_bridge_0_APB_M3": {
                "interface_ports": [
                  "APB_S2",
                  "IIR1/APB_S"
                ]
              },
              "axi_apb_bridge_0_APB_M4": {
                "interface_ports": [
                  "APB_S",
                  "IIR3/APB_S"
                ]
              },
              "axi_apb_bridge_0_APB_M": {
                "interface_ports": [
                  "APB_S3",
                  "IIR2/APB_S"
                ]
              }
            },
            "nets": {
              "processing_system7_0_FCLK_CLK0": {
                "ports": [
                  "clk",
                  "IIR2/clk",
                  "IIR0/clk",
                  "IIR1/clk",
                  "IIR3/clk"
                ]
              },
              "Net": {
                "ports": [
                  "rst",
                  "IIR1/rst",
                  "IIR0/rst",
                  "IIR2/rst",
                  "IIR3/rst"
                ]
              },
              "Net1": {
                "ports": [
                  "EN",
                  "IIR2/EN",
                  "IIR0/EN",
                  "IIR1/EN",
                  "IIR3/EN"
                ]
              },
              "EQ_3_m_axis_tdata": {
                "ports": [
                  "IIR3/m_axis_tdata",
                  "m_axis_tdata"
                ]
              },
              "EQ_3_m_axis_tvalid": {
                "ports": [
                  "IIR3/m_axis_tvalid",
                  "m_axis_tvalid"
                ]
              },
              "EQ_3_m_axis_tlast": {
                "ports": [
                  "IIR3/m_axis_tlast",
                  "m_axis_tlast"
                ]
              },
              "AXI_comb_0_s_axis_tready": {
                "ports": [
                  "m_axis_tready",
                  "IIR3/m_axis_tready"
                ]
              },
              "EQ_0_led_test": {
                "ports": [
                  "IIR2/led_test",
                  "led_eq"
                ]
              }
            }
          },
          "AXI_ANF_0": {
            "vlnv": "xilinx.com:user:AXI_ANF:1.0",
            "xci_name": "design_2_AXI_ANF_0_7"
          },
          "Button_ctrl_0": {
            "vlnv": "xilinx.com:module_ref:Button_ctrl:1.0",
            "xci_name": "design_2_Button_ctrl_0_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "Button_ctrl",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "rst",
                    "value_src": "constant"
                  },
                  "CLK_DOMAIN": {
                    "value": "design_2_processing_system7_0_0_FCLK_CLK0",
                    "value_src": "default_prop"
                  },
                  "FREQ_HZ": {
                    "value": "50000000",
                    "value_src": "user_prop"
                  }
                }
              },
              "rst": {
                "type": "rst",
                "direction": "I"
              },
              "iBtn1": {
                "direction": "I"
              },
              "iBtn2": {
                "direction": "I"
              },
              "iBtn3": {
                "direction": "I"
              },
              "iBtn4": {
                "direction": "I"
              },
              "oEn1": {
                "direction": "O"
              },
              "oEn2": {
                "direction": "O"
              },
              "oEn3": {
                "direction": "O"
              },
              "oEn4": {
                "direction": "O"
              }
            }
          }
        },
        "interface_nets": {
          "AXI_pitch_shift_0_m_axis": {
            "interface_ports": [
              "AXI_ANF_0/s_axis",
              "AXI_pitch_shift_0/m_axis"
            ]
          },
          "axi_apb_bridge_0_APB_M2": {
            "interface_ports": [
              "APB_S1",
              "EQ/APB_S1"
            ]
          },
          "I2S_Receiver_0_m_axis": {
            "interface_ports": [
              "s_axis",
              "EQ/s_axis"
            ]
          },
          "axi_apb_bridge_0_APB_M4": {
            "interface_ports": [
              "APB_S3",
              "EQ/APB_S"
            ]
          },
          "AXI_ANF_0_m_axis": {
            "interface_ports": [
              "m_axis",
              "AXI_ANF_0/m_axis"
            ]
          },
          "ABP_S_anf_1": {
            "interface_ports": [
              "ABP_S_anf",
              "AXI_ANF_0/ABP_S"
            ]
          },
          "axi_apb_bridge_0_APB_M3": {
            "interface_ports": [
              "APB_S2",
              "EQ/APB_S2"
            ]
          },
          "axi_apb_bridge_0_APB_M": {
            "interface_ports": [
              "APB_S",
              "EQ/APB_S3"
            ]
          },
          "reverb_m_axis": {
            "interface_ports": [
              "AXI_pitch_shift_0/s_axis",
              "reverb/m_axis"
            ]
          },
          "APB_s_0_1": {
            "interface_ports": [
              "APB_s_0",
              "AXI_pitch_shift_0/APB_s"
            ]
          }
        },
        "nets": {
          "Net1": {
            "ports": [
              "Button_ctrl_0/oEn1",
              "EQ/EN"
            ]
          },
          "processing_system7_0_FCLK_CLK0": {
            "ports": [
              "clk",
              "reverb/clk",
              "AXI_pitch_shift_0/clk",
              "EQ/clk",
              "AXI_ANF_0/clk",
              "Button_ctrl_0/clk"
            ]
          },
          "Net": {
            "ports": [
              "rst",
              "reverb/rst",
              "AXI_pitch_shift_0/rst",
              "EQ/rst",
              "AXI_ANF_0/rst",
              "Button_ctrl_0/rst"
            ]
          },
          "iBtn1_1": {
            "ports": [
              "iBtn1",
              "Button_ctrl_0/iBtn1"
            ]
          },
          "EQ_0_led_test": {
            "ports": [
              "EQ/led_eq",
              "led_eq"
            ]
          },
          "Button_ctrl_0_oEn2": {
            "ports": [
              "Button_ctrl_0/oEn2",
              "reverb/EN"
            ]
          },
          "AXI_comb_0_led_test": {
            "ports": [
              "reverb/led_reverb",
              "led_reverb"
            ]
          },
          "iBtn2_0_1": {
            "ports": [
              "iBtn2",
              "Button_ctrl_0/iBtn2"
            ]
          },
          "EQ_3_m_axis_tdata": {
            "ports": [
              "EQ/m_axis_tdata",
              "reverb/s_axis_tdata"
            ]
          },
          "EQ_3_m_axis_tlast": {
            "ports": [
              "EQ/m_axis_tlast",
              "reverb/s_axis_tlast"
            ]
          },
          "EQ_3_m_axis_tvalid": {
            "ports": [
              "EQ/m_axis_tvalid",
              "reverb/s_axis_tvalid"
            ]
          },
          "AXI_comb_0_s_axis_tready": {
            "ports": [
              "reverb/s_axis_tready",
              "EQ/m_axis_tready"
            ]
          },
          "iBtn3_0_1": {
            "ports": [
              "iBtn3",
              "Button_ctrl_0/iBtn3"
            ]
          },
          "iBtn4_0_1": {
            "ports": [
              "iBtn4",
              "Button_ctrl_0/iBtn4"
            ]
          },
          "AXI_pitch_shift_0_led_test": {
            "ports": [
              "AXI_pitch_shift_0/led_test",
              "led_pitch"
            ]
          },
          "Button_ctrl_0_oEn3": {
            "ports": [
              "Button_ctrl_0/oEn3",
              "AXI_pitch_shift_0/EN"
            ]
          },
          "AXI_ANF_0_led_test": {
            "ports": [
              "AXI_ANF_0/led_test",
              "led_anf"
            ]
          },
          "Button_ctrl_0_oEn4": {
            "ports": [
              "Button_ctrl_0/oEn4",
              "AXI_ANF_0/EN"
            ]
          }
        }
      },
      "axi_apb_bridge_1": {
        "vlnv": "xilinx.com:ip:axi_apb_bridge:3.0",
        "xci_name": "design_2_axi_apb_bridge_1_0",
        "parameters": {
          "C_APB_NUM_SLAVES": {
            "value": "2"
          }
        },
        "addressing": {
          "interface_ports": {
            "AXI4_LITE": {
              "mode": "Slave",
              "bridges": [
                "APB_M",
                "APB_M2"
              ]
            }
          }
        }
      },
      "I2S_Receiver_0": {
        "vlnv": "xilinx.com:module_ref:I2S_Receiver:1.0",
        "xci_name": "design_2_I2S_Receiver_0_0",
        "parameters": {
          "DATA_WIDTH": {
            "value": "24"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "I2S_Receiver",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "m_axis": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "3",
                "value_src": "auto"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "50000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_2_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "m_axis_tdata",
                "direction": "O",
                "left": "23",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "m_axis_tlast",
                "direction": "O"
              },
              "TVALID": {
                "physical_name": "m_axis_tvalid",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "m_axis_tready",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "bclk": {
            "direction": "I"
          },
          "lrclk": {
            "direction": "I"
          },
          "sdata": {
            "direction": "I"
          },
          "m_axis_aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "m_axis",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "m_axis_aresetn",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "design_2_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "50000000",
                "value_src": "user_prop"
              }
            }
          },
          "m_axis_aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          }
        }
      },
      "I2S_Transmitter_0": {
        "vlnv": "xilinx.com:module_ref:I2S_Transmitter:1.0",
        "xci_name": "design_2_I2S_Transmitter_0_0",
        "parameters": {
          "DATA_WIDTH": {
            "value": "24"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "I2S_Transmitter",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "s_axis": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "3",
                "value_src": "auto"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "1",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "50000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "design_2_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "s_axis_tdata",
                "direction": "I",
                "left": "23",
                "right": "0"
              },
              "TLAST": {
                "physical_name": "s_axis_tlast",
                "direction": "I"
              },
              "TVALID": {
                "physical_name": "s_axis_tvalid",
                "direction": "I"
              },
              "TREADY": {
                "physical_name": "s_axis_tready",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "bclk": {
            "direction": "I"
          },
          "lrclk": {
            "direction": "I"
          },
          "sdata": {
            "direction": "O"
          },
          "s_axis_aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "s_axis",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "s_axis_aresetn",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "design_2_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "50000000",
                "value_src": "user_prop"
              }
            }
          },
          "s_axis_aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          }
        }
      },
      "Buffers_0": {
        "vlnv": "xilinx.com:module_ref:Buffers:1.0",
        "xci_name": "design_2_Buffers_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Buffers",
          "boundary_crc": "0x0"
        },
        "ports": {
          "in1": {
            "direction": "I"
          },
          "in2": {
            "direction": "I"
          },
          "in3": {
            "direction": "I"
          },
          "in4": {
            "direction": "I"
          },
          "out1": {
            "direction": "O"
          },
          "out2": {
            "direction": "O"
          },
          "out3": {
            "direction": "O"
          },
          "out4": {
            "direction": "O"
          },
          "out5": {
            "direction": "O"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_2_clk_wiz_0_0",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "373.299"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "409.976"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "12.286"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "61.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "82.750"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "3"
          },
          "USE_LOCKED": {
            "value": "false"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      }
    },
    "interface_nets": {
      "ps7_0_axi_periph_M01_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph/M01_AXI",
          "axi_apb_bridge_0/AXI4_LITE"
        ]
      },
      "processing_system7_0_M_AXI_GP0": {
        "interface_ports": [
          "processing_system7_0/M_AXI_GP0",
          "ps7_0_axi_periph/S00_AXI"
        ]
      },
      "processing_system7_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "processing_system7_0/FIXED_IO"
        ]
      },
      "ps7_0_axi_periph_M02_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph/M02_AXI",
          "axi_apb_bridge_1/AXI4_LITE"
        ]
      },
      "processing_system7_0_DDR": {
        "interface_ports": [
          "DDR",
          "processing_system7_0/DDR"
        ]
      },
      "EQ_3_m_axis": {
        "interface_ports": [
          "I2S_Transmitter_0/s_axis",
          "effect/m_axis"
        ]
      },
      "axi_apb_bridge_0_APB_M": {
        "interface_ports": [
          "axi_apb_bridge_0/APB_M",
          "effect/APB_S"
        ]
      },
      "APB_s_0_1": {
        "interface_ports": [
          "effect/APB_s_0",
          "axi_apb_bridge_1/APB_M"
        ]
      },
      "axi_apb_bridge_0_APB_M4": {
        "interface_ports": [
          "axi_apb_bridge_0/APB_M4",
          "effect/APB_S3"
        ]
      },
      "axi_apb_bridge_0_APB_M3": {
        "interface_ports": [
          "axi_apb_bridge_0/APB_M3",
          "effect/APB_S2"
        ]
      },
      "axi_iic_0_IIC": {
        "interface_ports": [
          "audio_i2c",
          "axi_iic_0/IIC"
        ]
      },
      "axi_apb_bridge_1_APB_M2": {
        "interface_ports": [
          "axi_apb_bridge_1/APB_M2",
          "effect/ABP_S_anf"
        ]
      },
      "I2S_Receiver_0_m_axis": {
        "interface_ports": [
          "I2S_Receiver_0/m_axis",
          "effect/s_axis"
        ]
      },
      "ps7_0_axi_periph_M00_AXI": {
        "interface_ports": [
          "ps7_0_axi_periph/M00_AXI",
          "axi_iic_0/S_AXI"
        ]
      },
      "axi_apb_bridge_0_APB_M2": {
        "interface_ports": [
          "axi_apb_bridge_0/APB_M2",
          "effect/APB_S1"
        ]
      }
    },
    "nets": {
      "processing_system7_0_FCLK_CLK0": {
        "ports": [
          "processing_system7_0/FCLK_CLK0",
          "processing_system7_0/M_AXI_GP0_ACLK",
          "ps7_0_axi_periph/S00_ACLK",
          "rst_ps7_0_50M/slowest_sync_clk",
          "axi_iic_0/s_axi_aclk",
          "ps7_0_axi_periph/M00_ACLK",
          "ps7_0_axi_periph/ACLK",
          "ps7_0_axi_periph/M01_ACLK",
          "axi_apb_bridge_0/s_axi_aclk",
          "effect/clk",
          "axi_apb_bridge_1/s_axi_aclk",
          "ps7_0_axi_periph/M02_ACLK",
          "I2S_Receiver_0/m_axis_aclk",
          "I2S_Transmitter_0/s_axis_aclk",
          "clk_wiz_0/clk_in1"
        ]
      },
      "processing_system7_0_FCLK_RESET0_N": {
        "ports": [
          "processing_system7_0/FCLK_RESET0_N",
          "rst_ps7_0_50M/ext_reset_in"
        ]
      },
      "rst_ps7_0_50M_peripheral_aresetn": {
        "ports": [
          "rst_ps7_0_50M/peripheral_aresetn",
          "ps7_0_axi_periph/S00_ARESETN",
          "axi_iic_0/s_axi_aresetn",
          "ps7_0_axi_periph/M00_ARESETN",
          "ps7_0_axi_periph/ARESETN",
          "ps7_0_axi_periph/M01_ARESETN",
          "axi_apb_bridge_0/s_axi_aresetn",
          "axi_apb_bridge_1/s_axi_aresetn",
          "ps7_0_axi_periph/M02_ARESETN",
          "I2S_Receiver_0/m_axis_aresetn",
          "I2S_Transmitter_0/s_axis_aresetn"
        ]
      },
      "bclk_0_1": {
        "ports": [
          "au_bclk",
          "I2S_Receiver_0/bclk",
          "I2S_Transmitter_0/bclk",
          "Buffers_0/in1"
        ]
      },
      "lrclk_0_1": {
        "ports": [
          "au_lrclk",
          "I2S_Receiver_0/lrclk",
          "I2S_Transmitter_0/lrclk",
          "Buffers_0/in2"
        ]
      },
      "sdata_0_1": {
        "ports": [
          "au_adc",
          "I2S_Receiver_0/sdata",
          "Buffers_0/in3"
        ]
      },
      "I2S_Transmitter_0_sdata": {
        "ports": [
          "I2S_Transmitter_0/sdata",
          "Buffers_0/in4"
        ]
      },
      "Buffers_0_out1": {
        "ports": [
          "Buffers_0/out1",
          "test_bclk"
        ]
      },
      "Buffers_0_out2": {
        "ports": [
          "Buffers_0/out2",
          "test_lrclk"
        ]
      },
      "Buffers_0_out3": {
        "ports": [
          "Buffers_0/out3",
          "test_adc"
        ]
      },
      "Buffers_0_out4": {
        "ports": [
          "Buffers_0/out4",
          "au_dac"
        ]
      },
      "Buffers_0_out5": {
        "ports": [
          "Buffers_0/out5",
          "test_dac"
        ]
      },
      "Net": {
        "ports": [
          "rst",
          "effect/rst"
        ]
      },
      "iBtn1_1": {
        "ports": [
          "iBtn1",
          "effect/iBtn1"
        ]
      },
      "EQ_0_led_test": {
        "ports": [
          "effect/led_eq",
          "led_eq"
        ]
      },
      "effect_led_test_0": {
        "ports": [
          "effect/led_reverb",
          "led_reverb"
        ]
      },
      "iBtn2_0_1": {
        "ports": [
          "iBtn2",
          "effect/iBtn2"
        ]
      },
      "effect_led_test_1": {
        "ports": [
          "effect/led_pitch",
          "led_pitch_shifting"
        ]
      },
      "iBtn3_0_1": {
        "ports": [
          "iBtn3",
          "effect/iBtn3"
        ]
      },
      "effect_led_test_2": {
        "ports": [
          "effect/led_anf",
          "led_anf"
        ]
      },
      "iBtn4_0_1": {
        "ports": [
          "iBtn4",
          "effect/iBtn4"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "au_mclk"
        ]
      }
    },
    "addressing": {
      "/processing_system7_0": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_AXI_ANF_0_apb": {
                "address_block": "/effect/AXI_ANF_0/ABP_S/apb",
                "offset": "0x43C50000",
                "range": "64K"
              },
              "SEG_AXI_pitch_shift_0_apb": {
                "address_block": "/effect/AXI_pitch_shift_0/APB_s/apb",
                "offset": "0x43C40000",
                "range": "64K"
              },
              "SEG_EQ_0_apb": {
                "address_block": "/effect/EQ/IIR2/APB_S/apb",
                "offset": "0x43C00000",
                "range": "64K"
              },
              "SEG_EQ_1_apb": {
                "address_block": "/effect/EQ/IIR0/APB_S/apb",
                "offset": "0x43C10000",
                "range": "64K"
              },
              "SEG_EQ_2_apb": {
                "address_block": "/effect/EQ/IIR1/APB_S/apb",
                "offset": "0x43C20000",
                "range": "64K"
              },
              "SEG_EQ_3_apb": {
                "address_block": "/effect/EQ/IIR3/APB_S/apb",
                "offset": "0x43C30000",
                "range": "64K"
              },
              "SEG_axi_iic_0_Reg": {
                "address_block": "/axi_iic_0/S_AXI/Reg",
                "offset": "0x41600000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}