#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5638456b1480 .scope module, "reg_file_tb" "reg_file_tb" 2 3;
 .timescale 0 0;
v0x5638456cc4f0_0 .var "CLK", 0 0;
v0x5638456cc5b0_0 .var "READREG1", 2 0;
v0x5638456cc680_0 .var "READREG2", 2 0;
v0x5638456cc780_0 .net "REGOUT1", 7 0, L_0x5638456cce70;  1 drivers
v0x5638456cc850_0 .net "REGOUT2", 7 0, L_0x5638456cd280;  1 drivers
v0x5638456cc8f0_0 .var "RESET", 0 0;
v0x5638456cc9c0_0 .var "WRITEDATA", 7 0;
v0x5638456cca90_0 .var "WRITEENABLE", 0 0;
v0x5638456ccb60_0 .var "WRITEREG", 2 0;
S_0x5638456b1600 .scope module, "myregfile" "reg_file" 2 11, 3 1 0, S_0x5638456b1480;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN"
    .port_info 1 /OUTPUT 8 "OUT1"
    .port_info 2 /OUTPUT 8 "OUT2"
    .port_info 3 /INPUT 3 "INADDRESS"
    .port_info 4 /INPUT 3 "OUT1ADDRESS"
    .port_info 5 /INPUT 3 "OUT2ADDRESS"
    .port_info 6 /INPUT 1 "WRITE"
    .port_info 7 /INPUT 1 "CLK"
    .port_info 8 /INPUT 1 "RESET"
L_0x5638456cce70/d .functor BUFZ 8, L_0x5638456ccc30, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5638456cce70 .delay 8 (2,2,2) L_0x5638456cce70/d;
L_0x5638456cd280/d .functor BUFZ 8, L_0x5638456cd020, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x5638456cd280 .delay 8 (2,2,2) L_0x5638456cd280/d;
v0x563845678190_0 .net "CLK", 0 0, v0x5638456cc4f0_0;  1 drivers
v0x5638456cb600_0 .net "IN", 7 0, v0x5638456cc9c0_0;  1 drivers
v0x5638456cb6e0_0 .net "INADDRESS", 2 0, v0x5638456ccb60_0;  1 drivers
v0x5638456cb7a0_0 .net "OUT1", 7 0, L_0x5638456cce70;  alias, 1 drivers
v0x5638456cb880_0 .net "OUT1ADDRESS", 2 0, v0x5638456cc5b0_0;  1 drivers
v0x5638456cb9b0_0 .net "OUT2", 7 0, L_0x5638456cd280;  alias, 1 drivers
v0x5638456cba90_0 .net "OUT2ADDRESS", 2 0, v0x5638456cc680_0;  1 drivers
v0x5638456cbb70_0 .net "RESET", 0 0, v0x5638456cc8f0_0;  1 drivers
v0x5638456cbc30_0 .net "WRITE", 0 0, v0x5638456cca90_0;  1 drivers
v0x5638456cbcf0_0 .net *"_s0", 7 0, L_0x5638456ccc30;  1 drivers
v0x5638456cbdd0_0 .net *"_s10", 4 0, L_0x5638456cd0c0;  1 drivers
L_0x7f67a86c2060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5638456cbeb0_0 .net *"_s13", 1 0, L_0x7f67a86c2060;  1 drivers
v0x5638456cbf90_0 .net *"_s2", 4 0, L_0x5638456ccd30;  1 drivers
L_0x7f67a86c2018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5638456cc070_0 .net *"_s5", 1 0, L_0x7f67a86c2018;  1 drivers
v0x5638456cc150_0 .net *"_s8", 7 0, L_0x5638456cd020;  1 drivers
v0x5638456cc230_0 .var/i "i", 31 0;
v0x5638456cc310 .array "registers", 0 7, 7 0;
E_0x5638456ae140 .event edge, v0x5638456cbb70_0, v0x5638456cc230_0;
E_0x5638456adf20 .event posedge, v0x563845678190_0;
L_0x5638456ccc30 .array/port v0x5638456cc310, L_0x5638456ccd30;
L_0x5638456ccd30 .concat [ 3 2 0 0], v0x5638456cc5b0_0, L_0x7f67a86c2018;
L_0x5638456cd020 .array/port v0x5638456cc310, L_0x5638456cd0c0;
L_0x5638456cd0c0 .concat [ 3 2 0 0], v0x5638456cc680_0, L_0x7f67a86c2060;
    .scope S_0x5638456b1600;
T_0 ;
    %wait E_0x5638456adf20;
    %load/vec4 v0x5638456cbc30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %delay 2, 0;
    %load/vec4 v0x5638456cb600_0;
    %load/vec4 v0x5638456cb6e0_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x5638456cc310, 4, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5638456b1600;
T_1 ;
    %wait E_0x5638456ae140;
    %load/vec4 v0x5638456cbb70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %delay 2, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5638456cc230_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x5638456cc230_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x5638456cc230_0;
    %store/vec4a v0x5638456cc310, 4, 0;
    %load/vec4 v0x5638456cc230_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x5638456cc230_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5638456b1480;
T_2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5638456cc4f0_0, 0, 1;
    %vpi_call 2 18 "$dumpfile", "reg_file_wavedata_my.vcd" {0 0 0};
    %vpi_call 2 19 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5638456b1480 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5638456cc8f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5638456cca90_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5638456cc5b0_0, 0, 3;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5638456cc680_0, 0, 3;
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5638456cc8f0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5638456cc5b0_0, 0, 3;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5638456cc680_0, 0, 3;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5638456cc8f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5638456cca90_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5638456ccb60_0, 0, 3;
    %pushi/vec4 95, 0, 8;
    %store/vec4 v0x5638456cc9c0_0, 0, 8;
    %delay 9, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5638456cca90_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5638456ccb60_0, 0, 3;
    %pushi/vec4 50, 0, 8;
    %store/vec4 v0x5638456cc9c0_0, 0, 8;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5638456cca90_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5638456cca90_0, 0, 1;
    %delay 6, 0;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5638456cc5b0_0, 0, 3;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5638456cc680_0, 0, 3;
    %pushi/vec4 45, 0, 8;
    %store/vec4 v0x5638456cc9c0_0, 0, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5638456ccb60_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5638456cca90_0, 0, 1;
    %delay 3, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5638456cca90_0, 0, 1;
    %delay 6, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5638456cc8f0_0, 0, 1;
    %delay 6, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5638456cc8f0_0, 0, 1;
    %delay 20, 0;
    %vpi_call 2 77 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x5638456b1480;
T_3 ;
    %delay 5, 0;
    %load/vec4 v0x5638456cc4f0_0;
    %inv;
    %store/vec4 v0x5638456cc4f0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.v";
    "./reg_file.v";
