
Example_Any_Frequency.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f7bc  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000834  0800f950  0800f950  00010950  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010184  08010184  000122fc  2**0
                  CONTENTS
  4 .ARM          00000008  08010184  08010184  00011184  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801018c  0801018c  000122fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801018c  0801018c  0001118c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08010190  08010190  00011190  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000002fc  20000000  08010194  00012000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003290  20000300  08010490  00012300  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20003590  08010490  00012590  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000122fc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00027105  00000000  00000000  0001232c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005a9d  00000000  00000000  00039431  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001f10  00000000  00000000  0003eed0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000017cb  00000000  00000000  00040de0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002dab0  00000000  00000000  000425ab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00027da1  00000000  00000000  0007005b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010580f  00000000  00000000  00097dfc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0019d60b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000092e4  00000000  00000000  0019d650  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000bd  00000000  00000000  001a6934  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000300 	.word	0x20000300
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800f934 	.word	0x0800f934

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000304 	.word	0x20000304
 80001cc:	0800f934 	.word	0x0800f934

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr
	...

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_uldivmod>:
 8000c08:	b953      	cbnz	r3, 8000c20 <__aeabi_uldivmod+0x18>
 8000c0a:	b94a      	cbnz	r2, 8000c20 <__aeabi_uldivmod+0x18>
 8000c0c:	2900      	cmp	r1, #0
 8000c0e:	bf08      	it	eq
 8000c10:	2800      	cmpeq	r0, #0
 8000c12:	bf1c      	itt	ne
 8000c14:	f04f 31ff 	movne.w	r1, #4294967295
 8000c18:	f04f 30ff 	movne.w	r0, #4294967295
 8000c1c:	f000 b96a 	b.w	8000ef4 <__aeabi_idiv0>
 8000c20:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c24:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c28:	f000 f806 	bl	8000c38 <__udivmoddi4>
 8000c2c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c30:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c34:	b004      	add	sp, #16
 8000c36:	4770      	bx	lr

08000c38 <__udivmoddi4>:
 8000c38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c3c:	9d08      	ldr	r5, [sp, #32]
 8000c3e:	460c      	mov	r4, r1
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	d14e      	bne.n	8000ce2 <__udivmoddi4+0xaa>
 8000c44:	4694      	mov	ip, r2
 8000c46:	458c      	cmp	ip, r1
 8000c48:	4686      	mov	lr, r0
 8000c4a:	fab2 f282 	clz	r2, r2
 8000c4e:	d962      	bls.n	8000d16 <__udivmoddi4+0xde>
 8000c50:	b14a      	cbz	r2, 8000c66 <__udivmoddi4+0x2e>
 8000c52:	f1c2 0320 	rsb	r3, r2, #32
 8000c56:	4091      	lsls	r1, r2
 8000c58:	fa20 f303 	lsr.w	r3, r0, r3
 8000c5c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c60:	4319      	orrs	r1, r3
 8000c62:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c66:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c6a:	fa1f f68c 	uxth.w	r6, ip
 8000c6e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c72:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c76:	fb07 1114 	mls	r1, r7, r4, r1
 8000c7a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c7e:	fb04 f106 	mul.w	r1, r4, r6
 8000c82:	4299      	cmp	r1, r3
 8000c84:	d90a      	bls.n	8000c9c <__udivmoddi4+0x64>
 8000c86:	eb1c 0303 	adds.w	r3, ip, r3
 8000c8a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c8e:	f080 8112 	bcs.w	8000eb6 <__udivmoddi4+0x27e>
 8000c92:	4299      	cmp	r1, r3
 8000c94:	f240 810f 	bls.w	8000eb6 <__udivmoddi4+0x27e>
 8000c98:	3c02      	subs	r4, #2
 8000c9a:	4463      	add	r3, ip
 8000c9c:	1a59      	subs	r1, r3, r1
 8000c9e:	fa1f f38e 	uxth.w	r3, lr
 8000ca2:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ca6:	fb07 1110 	mls	r1, r7, r0, r1
 8000caa:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cae:	fb00 f606 	mul.w	r6, r0, r6
 8000cb2:	429e      	cmp	r6, r3
 8000cb4:	d90a      	bls.n	8000ccc <__udivmoddi4+0x94>
 8000cb6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cba:	f100 31ff 	add.w	r1, r0, #4294967295
 8000cbe:	f080 80fc 	bcs.w	8000eba <__udivmoddi4+0x282>
 8000cc2:	429e      	cmp	r6, r3
 8000cc4:	f240 80f9 	bls.w	8000eba <__udivmoddi4+0x282>
 8000cc8:	4463      	add	r3, ip
 8000cca:	3802      	subs	r0, #2
 8000ccc:	1b9b      	subs	r3, r3, r6
 8000cce:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000cd2:	2100      	movs	r1, #0
 8000cd4:	b11d      	cbz	r5, 8000cde <__udivmoddi4+0xa6>
 8000cd6:	40d3      	lsrs	r3, r2
 8000cd8:	2200      	movs	r2, #0
 8000cda:	e9c5 3200 	strd	r3, r2, [r5]
 8000cde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ce2:	428b      	cmp	r3, r1
 8000ce4:	d905      	bls.n	8000cf2 <__udivmoddi4+0xba>
 8000ce6:	b10d      	cbz	r5, 8000cec <__udivmoddi4+0xb4>
 8000ce8:	e9c5 0100 	strd	r0, r1, [r5]
 8000cec:	2100      	movs	r1, #0
 8000cee:	4608      	mov	r0, r1
 8000cf0:	e7f5      	b.n	8000cde <__udivmoddi4+0xa6>
 8000cf2:	fab3 f183 	clz	r1, r3
 8000cf6:	2900      	cmp	r1, #0
 8000cf8:	d146      	bne.n	8000d88 <__udivmoddi4+0x150>
 8000cfa:	42a3      	cmp	r3, r4
 8000cfc:	d302      	bcc.n	8000d04 <__udivmoddi4+0xcc>
 8000cfe:	4290      	cmp	r0, r2
 8000d00:	f0c0 80f0 	bcc.w	8000ee4 <__udivmoddi4+0x2ac>
 8000d04:	1a86      	subs	r6, r0, r2
 8000d06:	eb64 0303 	sbc.w	r3, r4, r3
 8000d0a:	2001      	movs	r0, #1
 8000d0c:	2d00      	cmp	r5, #0
 8000d0e:	d0e6      	beq.n	8000cde <__udivmoddi4+0xa6>
 8000d10:	e9c5 6300 	strd	r6, r3, [r5]
 8000d14:	e7e3      	b.n	8000cde <__udivmoddi4+0xa6>
 8000d16:	2a00      	cmp	r2, #0
 8000d18:	f040 8090 	bne.w	8000e3c <__udivmoddi4+0x204>
 8000d1c:	eba1 040c 	sub.w	r4, r1, ip
 8000d20:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d24:	fa1f f78c 	uxth.w	r7, ip
 8000d28:	2101      	movs	r1, #1
 8000d2a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d2e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d32:	fb08 4416 	mls	r4, r8, r6, r4
 8000d36:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d3a:	fb07 f006 	mul.w	r0, r7, r6
 8000d3e:	4298      	cmp	r0, r3
 8000d40:	d908      	bls.n	8000d54 <__udivmoddi4+0x11c>
 8000d42:	eb1c 0303 	adds.w	r3, ip, r3
 8000d46:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d4a:	d202      	bcs.n	8000d52 <__udivmoddi4+0x11a>
 8000d4c:	4298      	cmp	r0, r3
 8000d4e:	f200 80cd 	bhi.w	8000eec <__udivmoddi4+0x2b4>
 8000d52:	4626      	mov	r6, r4
 8000d54:	1a1c      	subs	r4, r3, r0
 8000d56:	fa1f f38e 	uxth.w	r3, lr
 8000d5a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d5e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d62:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d66:	fb00 f707 	mul.w	r7, r0, r7
 8000d6a:	429f      	cmp	r7, r3
 8000d6c:	d908      	bls.n	8000d80 <__udivmoddi4+0x148>
 8000d6e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d72:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d76:	d202      	bcs.n	8000d7e <__udivmoddi4+0x146>
 8000d78:	429f      	cmp	r7, r3
 8000d7a:	f200 80b0 	bhi.w	8000ede <__udivmoddi4+0x2a6>
 8000d7e:	4620      	mov	r0, r4
 8000d80:	1bdb      	subs	r3, r3, r7
 8000d82:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d86:	e7a5      	b.n	8000cd4 <__udivmoddi4+0x9c>
 8000d88:	f1c1 0620 	rsb	r6, r1, #32
 8000d8c:	408b      	lsls	r3, r1
 8000d8e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d92:	431f      	orrs	r7, r3
 8000d94:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d98:	fa04 f301 	lsl.w	r3, r4, r1
 8000d9c:	ea43 030c 	orr.w	r3, r3, ip
 8000da0:	40f4      	lsrs	r4, r6
 8000da2:	fa00 f801 	lsl.w	r8, r0, r1
 8000da6:	0c38      	lsrs	r0, r7, #16
 8000da8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000dac:	fbb4 fef0 	udiv	lr, r4, r0
 8000db0:	fa1f fc87 	uxth.w	ip, r7
 8000db4:	fb00 441e 	mls	r4, r0, lr, r4
 8000db8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dbc:	fb0e f90c 	mul.w	r9, lr, ip
 8000dc0:	45a1      	cmp	r9, r4
 8000dc2:	fa02 f201 	lsl.w	r2, r2, r1
 8000dc6:	d90a      	bls.n	8000dde <__udivmoddi4+0x1a6>
 8000dc8:	193c      	adds	r4, r7, r4
 8000dca:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000dce:	f080 8084 	bcs.w	8000eda <__udivmoddi4+0x2a2>
 8000dd2:	45a1      	cmp	r9, r4
 8000dd4:	f240 8081 	bls.w	8000eda <__udivmoddi4+0x2a2>
 8000dd8:	f1ae 0e02 	sub.w	lr, lr, #2
 8000ddc:	443c      	add	r4, r7
 8000dde:	eba4 0409 	sub.w	r4, r4, r9
 8000de2:	fa1f f983 	uxth.w	r9, r3
 8000de6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000dea:	fb00 4413 	mls	r4, r0, r3, r4
 8000dee:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000df2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000df6:	45a4      	cmp	ip, r4
 8000df8:	d907      	bls.n	8000e0a <__udivmoddi4+0x1d2>
 8000dfa:	193c      	adds	r4, r7, r4
 8000dfc:	f103 30ff 	add.w	r0, r3, #4294967295
 8000e00:	d267      	bcs.n	8000ed2 <__udivmoddi4+0x29a>
 8000e02:	45a4      	cmp	ip, r4
 8000e04:	d965      	bls.n	8000ed2 <__udivmoddi4+0x29a>
 8000e06:	3b02      	subs	r3, #2
 8000e08:	443c      	add	r4, r7
 8000e0a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000e0e:	fba0 9302 	umull	r9, r3, r0, r2
 8000e12:	eba4 040c 	sub.w	r4, r4, ip
 8000e16:	429c      	cmp	r4, r3
 8000e18:	46ce      	mov	lr, r9
 8000e1a:	469c      	mov	ip, r3
 8000e1c:	d351      	bcc.n	8000ec2 <__udivmoddi4+0x28a>
 8000e1e:	d04e      	beq.n	8000ebe <__udivmoddi4+0x286>
 8000e20:	b155      	cbz	r5, 8000e38 <__udivmoddi4+0x200>
 8000e22:	ebb8 030e 	subs.w	r3, r8, lr
 8000e26:	eb64 040c 	sbc.w	r4, r4, ip
 8000e2a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e2e:	40cb      	lsrs	r3, r1
 8000e30:	431e      	orrs	r6, r3
 8000e32:	40cc      	lsrs	r4, r1
 8000e34:	e9c5 6400 	strd	r6, r4, [r5]
 8000e38:	2100      	movs	r1, #0
 8000e3a:	e750      	b.n	8000cde <__udivmoddi4+0xa6>
 8000e3c:	f1c2 0320 	rsb	r3, r2, #32
 8000e40:	fa20 f103 	lsr.w	r1, r0, r3
 8000e44:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e48:	fa24 f303 	lsr.w	r3, r4, r3
 8000e4c:	4094      	lsls	r4, r2
 8000e4e:	430c      	orrs	r4, r1
 8000e50:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e54:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e58:	fa1f f78c 	uxth.w	r7, ip
 8000e5c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e60:	fb08 3110 	mls	r1, r8, r0, r3
 8000e64:	0c23      	lsrs	r3, r4, #16
 8000e66:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e6a:	fb00 f107 	mul.w	r1, r0, r7
 8000e6e:	4299      	cmp	r1, r3
 8000e70:	d908      	bls.n	8000e84 <__udivmoddi4+0x24c>
 8000e72:	eb1c 0303 	adds.w	r3, ip, r3
 8000e76:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e7a:	d22c      	bcs.n	8000ed6 <__udivmoddi4+0x29e>
 8000e7c:	4299      	cmp	r1, r3
 8000e7e:	d92a      	bls.n	8000ed6 <__udivmoddi4+0x29e>
 8000e80:	3802      	subs	r0, #2
 8000e82:	4463      	add	r3, ip
 8000e84:	1a5b      	subs	r3, r3, r1
 8000e86:	b2a4      	uxth	r4, r4
 8000e88:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e8c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e90:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e94:	fb01 f307 	mul.w	r3, r1, r7
 8000e98:	42a3      	cmp	r3, r4
 8000e9a:	d908      	bls.n	8000eae <__udivmoddi4+0x276>
 8000e9c:	eb1c 0404 	adds.w	r4, ip, r4
 8000ea0:	f101 36ff 	add.w	r6, r1, #4294967295
 8000ea4:	d213      	bcs.n	8000ece <__udivmoddi4+0x296>
 8000ea6:	42a3      	cmp	r3, r4
 8000ea8:	d911      	bls.n	8000ece <__udivmoddi4+0x296>
 8000eaa:	3902      	subs	r1, #2
 8000eac:	4464      	add	r4, ip
 8000eae:	1ae4      	subs	r4, r4, r3
 8000eb0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000eb4:	e739      	b.n	8000d2a <__udivmoddi4+0xf2>
 8000eb6:	4604      	mov	r4, r0
 8000eb8:	e6f0      	b.n	8000c9c <__udivmoddi4+0x64>
 8000eba:	4608      	mov	r0, r1
 8000ebc:	e706      	b.n	8000ccc <__udivmoddi4+0x94>
 8000ebe:	45c8      	cmp	r8, r9
 8000ec0:	d2ae      	bcs.n	8000e20 <__udivmoddi4+0x1e8>
 8000ec2:	ebb9 0e02 	subs.w	lr, r9, r2
 8000ec6:	eb63 0c07 	sbc.w	ip, r3, r7
 8000eca:	3801      	subs	r0, #1
 8000ecc:	e7a8      	b.n	8000e20 <__udivmoddi4+0x1e8>
 8000ece:	4631      	mov	r1, r6
 8000ed0:	e7ed      	b.n	8000eae <__udivmoddi4+0x276>
 8000ed2:	4603      	mov	r3, r0
 8000ed4:	e799      	b.n	8000e0a <__udivmoddi4+0x1d2>
 8000ed6:	4630      	mov	r0, r6
 8000ed8:	e7d4      	b.n	8000e84 <__udivmoddi4+0x24c>
 8000eda:	46d6      	mov	lr, sl
 8000edc:	e77f      	b.n	8000dde <__udivmoddi4+0x1a6>
 8000ede:	4463      	add	r3, ip
 8000ee0:	3802      	subs	r0, #2
 8000ee2:	e74d      	b.n	8000d80 <__udivmoddi4+0x148>
 8000ee4:	4606      	mov	r6, r0
 8000ee6:	4623      	mov	r3, r4
 8000ee8:	4608      	mov	r0, r1
 8000eea:	e70f      	b.n	8000d0c <__udivmoddi4+0xd4>
 8000eec:	3e02      	subs	r6, #2
 8000eee:	4463      	add	r3, ip
 8000ef0:	e730      	b.n	8000d54 <__udivmoddi4+0x11c>
 8000ef2:	bf00      	nop

08000ef4 <__aeabi_idiv0>:
 8000ef4:	4770      	bx	lr
 8000ef6:	bf00      	nop

08000ef8 <Initialize_Delay>:
/******************************************************************************/
/************************** Functions Implementation **************************/
/******************************************************************************/

HAL_StatusTypeDef Initialize_Delay()
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	af00      	add	r7, sp, #0
	return HAL_TIM_Base_Start(&htim6);
 8000efc:	4802      	ldr	r0, [pc, #8]	@ (8000f08 <Initialize_Delay+0x10>)
 8000efe:	f006 f8ed 	bl	80070dc <HAL_TIM_Base_Start>
 8000f02:	4603      	mov	r3, r0
}
 8000f04:	4618      	mov	r0, r3
 8000f06:	bd80      	pop	{r7, pc}
 8000f08:	2000053c 	.word	0x2000053c

08000f0c <delay_us>:

void delay_us(uint32_t us)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	b084      	sub	sp, #16
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	6078      	str	r0, [r7, #4]
//	if (us > 999)
//	{
//		adf5355_delay_ms(ceil(us/1000));
//		return;
//	}
	taskENTER_CRITICAL();
 8000f14:	f00b fa78 	bl	800c408 <vPortEnterCritical>
	int timer_val_start = __HAL_TIM_GET_COUNTER(&s_TimerInstance);
 8000f18:	4b0d      	ldr	r3, [pc, #52]	@ (8000f50 <delay_us+0x44>)
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f1e:	60bb      	str	r3, [r7, #8]
	int timer_val = timer_val_start;
 8000f20:	68bb      	ldr	r3, [r7, #8]
 8000f22:	60fb      	str	r3, [r7, #12]
	while(abs(timer_val - timer_val_start) < us){
 8000f24:	e003      	b.n	8000f2e <delay_us+0x22>
		timer_val = __HAL_TIM_GET_COUNTER(&s_TimerInstance);
 8000f26:	4b0a      	ldr	r3, [pc, #40]	@ (8000f50 <delay_us+0x44>)
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f2c:	60fb      	str	r3, [r7, #12]
	while(abs(timer_val - timer_val_start) < us){
 8000f2e:	68fa      	ldr	r2, [r7, #12]
 8000f30:	68bb      	ldr	r3, [r7, #8]
 8000f32:	1ad3      	subs	r3, r2, r3
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	bfb8      	it	lt
 8000f38:	425b      	neglt	r3, r3
 8000f3a:	461a      	mov	r2, r3
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	4293      	cmp	r3, r2
 8000f40:	d8f1      	bhi.n	8000f26 <delay_us+0x1a>
	}
	taskEXIT_CRITICAL();
 8000f42:	f00b fa93 	bl	800c46c <vPortExitCritical>
}
 8000f46:	bf00      	nop
 8000f48:	3710      	adds	r7, #16
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bd80      	pop	{r7, pc}
 8000f4e:	bf00      	nop
 8000f50:	20000000 	.word	0x20000000

08000f54 <delay_ms>:

void delay_ms(uint32_t ms)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b082      	sub	sp, #8
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
	HAL_Delay(ms);
 8000f5c:	6878      	ldr	r0, [r7, #4]
 8000f5e:	f002 fd61 	bl	8003a24 <HAL_Delay>
}
 8000f62:	bf00      	nop
 8000f64:	3708      	adds	r7, #8
 8000f66:	46bd      	mov	sp, r7
 8000f68:	bd80      	pop	{r7, pc}
	...

08000f6c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b082      	sub	sp, #8
 8000f70:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000f72:	4b0c      	ldr	r3, [pc, #48]	@ (8000fa4 <MX_DMA_Init+0x38>)
 8000f74:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000f76:	4a0b      	ldr	r2, [pc, #44]	@ (8000fa4 <MX_DMA_Init+0x38>)
 8000f78:	f043 0301 	orr.w	r3, r3, #1
 8000f7c:	6493      	str	r3, [r2, #72]	@ 0x48
 8000f7e:	4b09      	ldr	r3, [pc, #36]	@ (8000fa4 <MX_DMA_Init+0x38>)
 8000f80:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000f82:	f003 0301 	and.w	r3, r3, #1
 8000f86:	607b      	str	r3, [r7, #4]
 8000f88:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 5, 0);
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	2105      	movs	r1, #5
 8000f8e:	200e      	movs	r0, #14
 8000f90:	f002 fe48 	bl	8003c24 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8000f94:	200e      	movs	r0, #14
 8000f96:	f002 fe61 	bl	8003c5c <HAL_NVIC_EnableIRQ>

}
 8000f9a:	bf00      	nop
 8000f9c:	3708      	adds	r7, #8
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	bd80      	pop	{r7, pc}
 8000fa2:	bf00      	nop
 8000fa4:	40021000 	.word	0x40021000

08000fa8 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000fac:	4a10      	ldr	r2, [pc, #64]	@ (8000ff0 <MX_FREERTOS_Init+0x48>)
 8000fae:	2100      	movs	r1, #0
 8000fb0:	4810      	ldr	r0, [pc, #64]	@ (8000ff4 <MX_FREERTOS_Init+0x4c>)
 8000fb2:	f008 fcb1 	bl	8009918 <osThreadNew>
 8000fb6:	4603      	mov	r3, r0
 8000fb8:	4a0f      	ldr	r2, [pc, #60]	@ (8000ff8 <MX_FREERTOS_Init+0x50>)
 8000fba:	6013      	str	r3, [r2, #0]

  /* creation of adc_handler */
  adc_handlerHandle = osThreadNew(StartADC, NULL, &adc_handler_attributes);
 8000fbc:	4a0f      	ldr	r2, [pc, #60]	@ (8000ffc <MX_FREERTOS_Init+0x54>)
 8000fbe:	2100      	movs	r1, #0
 8000fc0:	480f      	ldr	r0, [pc, #60]	@ (8001000 <MX_FREERTOS_Init+0x58>)
 8000fc2:	f008 fca9 	bl	8009918 <osThreadNew>
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	4a0e      	ldr	r2, [pc, #56]	@ (8001004 <MX_FREERTOS_Init+0x5c>)
 8000fca:	6013      	str	r3, [r2, #0]

  /* creation of pll_handler */
  pll_handlerHandle = osThreadNew(StartPLL, NULL, &pll_handler_attributes);
 8000fcc:	4a0e      	ldr	r2, [pc, #56]	@ (8001008 <MX_FREERTOS_Init+0x60>)
 8000fce:	2100      	movs	r1, #0
 8000fd0:	480e      	ldr	r0, [pc, #56]	@ (800100c <MX_FREERTOS_Init+0x64>)
 8000fd2:	f008 fca1 	bl	8009918 <osThreadNew>
 8000fd6:	4603      	mov	r3, r0
 8000fd8:	4a0d      	ldr	r2, [pc, #52]	@ (8001010 <MX_FREERTOS_Init+0x68>)
 8000fda:	6013      	str	r3, [r2, #0]

  /* creation of at_cmds_handler */
  at_cmds_handlerHandle = osThreadNew(StartATCmds, NULL, &at_cmds_handler_attributes);
 8000fdc:	4a0d      	ldr	r2, [pc, #52]	@ (8001014 <MX_FREERTOS_Init+0x6c>)
 8000fde:	2100      	movs	r1, #0
 8000fe0:	480d      	ldr	r0, [pc, #52]	@ (8001018 <MX_FREERTOS_Init+0x70>)
 8000fe2:	f008 fc99 	bl	8009918 <osThreadNew>
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	4a0c      	ldr	r2, [pc, #48]	@ (800101c <MX_FREERTOS_Init+0x74>)
 8000fea:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000fec:	bf00      	nop
 8000fee:	bd80      	pop	{r7, pc}
 8000ff0:	0800fce0 	.word	0x0800fce0
 8000ff4:	08001021 	.word	0x08001021
 8000ff8:	20000380 	.word	0x20000380
 8000ffc:	0800fd04 	.word	0x0800fd04
 8001000:	08001031 	.word	0x08001031
 8001004:	20000384 	.word	0x20000384
 8001008:	0800fd28 	.word	0x0800fd28
 800100c:	08001131 	.word	0x08001131
 8001010:	20000388 	.word	0x20000388
 8001014:	0800fd4c 	.word	0x0800fd4c
 8001018:	08001141 	.word	0x08001141
 800101c:	2000038c 	.word	0x2000038c

08001020 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b088      	sub	sp, #32
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
	for(;;)
	{
//		len = sprintf(tmp_buf, "TestDMA\n\r");
//		HAL_UART_Transmit_DMA(&huart2, tmp_buf, len); //To prevent receiving constant interrupts after sending
														//simply i
		osDelay(10);
 8001028:	200a      	movs	r0, #10
 800102a:	f008 fe14 	bl	8009c56 <osDelay>
 800102e:	e7fb      	b.n	8001028 <StartDefaultTask+0x8>

08001030 <StartADC>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartADC */
void StartADC(void *argument)
{
 8001030:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001034:	b094      	sub	sp, #80	@ 0x50
 8001036:	af00      	add	r7, sp, #0
 8001038:	60f8      	str	r0, [r7, #12]
  /* USER CODE BEGIN StartADC */
	ad7676_init(&ad7676_data);
 800103a:	4831      	ldr	r0, [pc, #196]	@ (8001100 <StartADC+0xd0>)
 800103c:	f001 f998 	bl	8002370 <ad7676_init>
	HAL_TIM_Base_Start(&htim2);
 8001040:	4830      	ldr	r0, [pc, #192]	@ (8001104 <StartADC+0xd4>)
 8001042:	f006 f84b 	bl	80070dc <HAL_TIM_Base_Start>
  /* Infinite loop */
	for(;;)
	{
	//	  UARTLog("Hello World\n\r");
		osThreadFlagsWait(awaited_samples, osFlagsWaitAll, osWaitForever); //TODO prepare collect_data flag
 8001046:	4b30      	ldr	r3, [pc, #192]	@ (8001108 <StartADC+0xd8>)
 8001048:	881b      	ldrh	r3, [r3, #0]
 800104a:	f04f 32ff 	mov.w	r2, #4294967295
 800104e:	2101      	movs	r1, #1
 8001050:	4618      	mov	r0, r3
 8001052:	f008 fd7f 	bl	8009b54 <osThreadFlagsWait>
		end_time = __HAL_TIM_GET_COUNTER(&htim2);
 8001056:	4b2b      	ldr	r3, [pc, #172]	@ (8001104 <StartADC+0xd4>)
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800105c:	2200      	movs	r2, #0
 800105e:	4698      	mov	r8, r3
 8001060:	4691      	mov	r9, r2
 8001062:	4b2a      	ldr	r3, [pc, #168]	@ (800110c <StartADC+0xdc>)
 8001064:	e9c3 8900 	strd	r8, r9, [r3]
		elapsed_time = end_time - start_time;
 8001068:	4b28      	ldr	r3, [pc, #160]	@ (800110c <StartADC+0xdc>)
 800106a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800106e:	4b28      	ldr	r3, [pc, #160]	@ (8001110 <StartADC+0xe0>)
 8001070:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001074:	1a84      	subs	r4, r0, r2
 8001076:	eb61 0503 	sbc.w	r5, r1, r3
 800107a:	4b26      	ldr	r3, [pc, #152]	@ (8001114 <StartADC+0xe4>)
 800107c:	e9c3 4500 	strd	r4, r5, [r3]
		collect_data = false;
 8001080:	4b25      	ldr	r3, [pc, #148]	@ (8001118 <StartADC+0xe8>)
 8001082:	2200      	movs	r2, #0
 8001084:	701a      	strb	r2, [r3, #0]
		received_samples = 0;
 8001086:	4b25      	ldr	r3, [pc, #148]	@ (800111c <StartADC+0xec>)
 8001088:	2200      	movs	r2, #0
 800108a:	801a      	strh	r2, [r3, #0]
		uint32_t base_freq = 80000000;
 800108c:	4b24      	ldr	r3, [pc, #144]	@ (8001120 <StartADC+0xf0>)
 800108e:	64fb      	str	r3, [r7, #76]	@ 0x4c
		uint32_t read_freq = base_freq/read_time;
 8001090:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001092:	2200      	movs	r2, #0
 8001094:	469a      	mov	sl, r3
 8001096:	4693      	mov	fp, r2
 8001098:	4b22      	ldr	r3, [pc, #136]	@ (8001124 <StartADC+0xf4>)
 800109a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800109e:	4650      	mov	r0, sl
 80010a0:	4659      	mov	r1, fp
 80010a2:	f7ff fdb1 	bl	8000c08 <__aeabi_uldivmod>
 80010a6:	4602      	mov	r2, r0
 80010a8:	460b      	mov	r3, r1
 80010aa:	4613      	mov	r3, r2
 80010ac:	64bb      	str	r3, [r7, #72]	@ 0x48
		uint32_t collect_freq = (base_freq*awaited_samples)/elapsed_time;
 80010ae:	4b16      	ldr	r3, [pc, #88]	@ (8001108 <StartADC+0xd8>)
 80010b0:	881b      	ldrh	r3, [r3, #0]
 80010b2:	461a      	mov	r2, r3
 80010b4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80010b6:	fb02 f303 	mul.w	r3, r2, r3
 80010ba:	2200      	movs	r2, #0
 80010bc:	603b      	str	r3, [r7, #0]
 80010be:	607a      	str	r2, [r7, #4]
 80010c0:	4b14      	ldr	r3, [pc, #80]	@ (8001114 <StartADC+0xe4>)
 80010c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010c6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80010ca:	f7ff fd9d 	bl	8000c08 <__aeabi_uldivmod>
 80010ce:	4602      	mov	r2, r0
 80010d0:	460b      	mov	r3, r1
 80010d2:	4613      	mov	r3, r2
 80010d4:	647b      	str	r3, [r7, #68]	@ 0x44
		char buffer[50];
		ad7676_display_samples(awaited_samples, &received_samples, UARTLog);
 80010d6:	4b0c      	ldr	r3, [pc, #48]	@ (8001108 <StartADC+0xd8>)
 80010d8:	881b      	ldrh	r3, [r3, #0]
 80010da:	4a13      	ldr	r2, [pc, #76]	@ (8001128 <StartADC+0xf8>)
 80010dc:	490f      	ldr	r1, [pc, #60]	@ (800111c <StartADC+0xec>)
 80010de:	4618      	mov	r0, r3
 80010e0:	f001 f9fc 	bl	80024dc <ad7676_display_samples>
		sprintf(buffer, "ADC Read Freq: %d, ADC Collect Freq: %d", read_freq, collect_freq);
 80010e4:	f107 0010 	add.w	r0, r7, #16
 80010e8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80010ea:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80010ec:	490f      	ldr	r1, [pc, #60]	@ (800112c <StartADC+0xfc>)
 80010ee:	f00c fb0b 	bl	800d708 <siprintf>
		UARTLog(buffer);
 80010f2:	f107 0310 	add.w	r3, r7, #16
 80010f6:	4618      	mov	r0, r3
 80010f8:	f001 f8a0 	bl	800223c <UARTLog>
	{
 80010fc:	bf00      	nop
 80010fe:	e7a2      	b.n	8001046 <StartADC+0x16>
 8001100:	200006ac 	.word	0x200006ac
 8001104:	200004f0 	.word	0x200004f0
 8001108:	200006b2 	.word	0x200006b2
 800110c:	20000368 	.word	0x20000368
 8001110:	200006a0 	.word	0x200006a0
 8001114:	20000370 	.word	0x20000370
 8001118:	200006b0 	.word	0x200006b0
 800111c:	20000362 	.word	0x20000362
 8001120:	04c4b400 	.word	0x04c4b400
 8001124:	20000378 	.word	0x20000378
 8001128:	0800223d 	.word	0x0800223d
 800112c:	0800f984 	.word	0x0800f984

08001130 <StartPLL>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartPLL */
void StartPLL(void *argument)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	b082      	sub	sp, #8
 8001134:	af00      	add	r7, sp, #0
 8001136:	6078      	str	r0, [r7, #4]
//	basic_example_main(&hadf5355);
  /* Infinite loop */
	for(;;)
	{
//		UARTLog("Hello World\n\r");
		osDelay(10);
 8001138:	200a      	movs	r0, #10
 800113a:	f008 fd8c 	bl	8009c56 <osDelay>
 800113e:	e7fb      	b.n	8001138 <StartPLL+0x8>

08001140 <StartATCmds>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartATCmds */
void StartATCmds(void *argument)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	b08a      	sub	sp, #40	@ 0x28
 8001144:	af00      	add	r7, sp, #0
 8001146:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartATCmds */
	uint8_t received_data[32];
	//	HAL_UART_Receive_IT(&huart2, &receive_tmp, 1);
	HAL_UARTEx_ReceiveToIdle_DMA(&huart2, receive_tmp, 32);
 8001148:	2220      	movs	r2, #32
 800114a:	4913      	ldr	r1, [pc, #76]	@ (8001198 <StartATCmds+0x58>)
 800114c:	4813      	ldr	r0, [pc, #76]	@ (800119c <StartATCmds+0x5c>)
 800114e:	f008 fb01 	bl	8009754 <HAL_UARTEx_ReceiveToIdle_DMA>
	UARTLog("Send any request\n\r");
 8001152:	4813      	ldr	r0, [pc, #76]	@ (80011a0 <StartATCmds+0x60>)
 8001154:	f001 f872 	bl	800223c <UARTLog>
  /* Infinite loop */
	for(;;)
	{
		osThreadFlagsWait(0x01, osFlagsNoClear, osWaitForever);
 8001158:	f04f 32ff 	mov.w	r2, #4294967295
 800115c:	2102      	movs	r1, #2
 800115e:	2001      	movs	r0, #1
 8001160:	f008 fcf8 	bl	8009b54 <osThreadFlagsWait>
		if(received_lines > 0){
 8001164:	4b0f      	ldr	r3, [pc, #60]	@ (80011a4 <StartATCmds+0x64>)
 8001166:	781b      	ldrb	r3, [r3, #0]
 8001168:	2b00      	cmp	r3, #0
 800116a:	d011      	beq.n	8001190 <StartATCmds+0x50>
		  ParserTakeLine(&buffer, received_data);
 800116c:	f107 0308 	add.w	r3, r7, #8
 8001170:	4619      	mov	r1, r3
 8001172:	480d      	ldr	r0, [pc, #52]	@ (80011a8 <StartATCmds+0x68>)
 8001174:	f000 fa04 	bl	8001580 <ParserTakeLine>
		  ParserParse((char*)received_data);
 8001178:	f107 0308 	add.w	r3, r7, #8
 800117c:	4618      	mov	r0, r3
 800117e:	f000 fa25 	bl	80015cc <ParserParse>
		  received_lines--;
 8001182:	4b08      	ldr	r3, [pc, #32]	@ (80011a4 <StartATCmds+0x64>)
 8001184:	781b      	ldrb	r3, [r3, #0]
 8001186:	3b01      	subs	r3, #1
 8001188:	b2da      	uxtb	r2, r3
 800118a:	4b06      	ldr	r3, [pc, #24]	@ (80011a4 <StartATCmds+0x64>)
 800118c:	701a      	strb	r2, [r3, #0]
 800118e:	e7e3      	b.n	8001158 <StartATCmds+0x18>
		}
		else osThreadFlagsClear(0x01);
 8001190:	2001      	movs	r0, #1
 8001192:	f008 fca1 	bl	8009ad8 <osThreadFlagsClear>
		osThreadFlagsWait(0x01, osFlagsNoClear, osWaitForever);
 8001196:	e7df      	b.n	8001158 <StartATCmds+0x18>
 8001198:	20000340 	.word	0x20000340
 800119c:	20000588 	.word	0x20000588
 80011a0:	0800f9ac 	.word	0x0800f9ac
 80011a4:	20000360 	.word	0x20000360
 80011a8:	2000031c 	.word	0x2000031c

080011ac <HAL_UARTEx_RxEventCallback>:
}

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b082      	sub	sp, #8
 80011b0:	af00      	add	r7, sp, #0
 80011b2:	6078      	str	r0, [r7, #4]
 80011b4:	460b      	mov	r3, r1
 80011b6:	807b      	strh	r3, [r7, #2]
  /* Prevent unused argument(s) compilation warning */
	if(huart->Instance == USART2){
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	681b      	ldr	r3, [r3, #0]
 80011bc:	4a15      	ldr	r2, [pc, #84]	@ (8001214 <HAL_UARTEx_RxEventCallback+0x68>)
 80011be:	4293      	cmp	r3, r2
 80011c0:	d124      	bne.n	800120c <HAL_UARTEx_RxEventCallback+0x60>
		if(RB_OK == WriteToBuffer(&buffer, receive_tmp, Size)){
 80011c2:	887b      	ldrh	r3, [r7, #2]
 80011c4:	b2db      	uxtb	r3, r3
 80011c6:	461a      	mov	r2, r3
 80011c8:	4913      	ldr	r1, [pc, #76]	@ (8001218 <HAL_UARTEx_RxEventCallback+0x6c>)
 80011ca:	4814      	ldr	r0, [pc, #80]	@ (800121c <HAL_UARTEx_RxEventCallback+0x70>)
 80011cc:	f000 fa98 	bl	8001700 <WriteToBuffer>
 80011d0:	4603      	mov	r3, r0
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d112      	bne.n	80011fc <HAL_UARTEx_RxEventCallback+0x50>
			if(receive_tmp[Size-1] == ENDLINE){
 80011d6:	887b      	ldrh	r3, [r7, #2]
 80011d8:	3b01      	subs	r3, #1
 80011da:	4a0f      	ldr	r2, [pc, #60]	@ (8001218 <HAL_UARTEx_RxEventCallback+0x6c>)
 80011dc:	5cd3      	ldrb	r3, [r2, r3]
 80011de:	2b0a      	cmp	r3, #10
 80011e0:	d10f      	bne.n	8001202 <HAL_UARTEx_RxEventCallback+0x56>
				received_lines++;
 80011e2:	4b0f      	ldr	r3, [pc, #60]	@ (8001220 <HAL_UARTEx_RxEventCallback+0x74>)
 80011e4:	781b      	ldrb	r3, [r3, #0]
 80011e6:	3301      	adds	r3, #1
 80011e8:	b2da      	uxtb	r2, r3
 80011ea:	4b0d      	ldr	r3, [pc, #52]	@ (8001220 <HAL_UARTEx_RxEventCallback+0x74>)
 80011ec:	701a      	strb	r2, [r3, #0]
				osThreadFlagsSet(at_cmds_handlerHandle, 0x01);
 80011ee:	4b0d      	ldr	r3, [pc, #52]	@ (8001224 <HAL_UARTEx_RxEventCallback+0x78>)
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	2101      	movs	r1, #1
 80011f4:	4618      	mov	r0, r3
 80011f6:	f008 fc21 	bl	8009a3c <osThreadFlagsSet>
 80011fa:	e002      	b.n	8001202 <HAL_UARTEx_RxEventCallback+0x56>
			}
		}
		else FlushBuffer(&buffer);
 80011fc:	4807      	ldr	r0, [pc, #28]	@ (800121c <HAL_UARTEx_RxEventCallback+0x70>)
 80011fe:	f000 fae7 	bl	80017d0 <FlushBuffer>
		HAL_UARTEx_ReceiveToIdle_DMA(&huart2, receive_tmp, 32);
 8001202:	2220      	movs	r2, #32
 8001204:	4904      	ldr	r1, [pc, #16]	@ (8001218 <HAL_UARTEx_RxEventCallback+0x6c>)
 8001206:	4808      	ldr	r0, [pc, #32]	@ (8001228 <HAL_UARTEx_RxEventCallback+0x7c>)
 8001208:	f008 faa4 	bl	8009754 <HAL_UARTEx_ReceiveToIdle_DMA>
	}

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800120c:	bf00      	nop
 800120e:	3708      	adds	r7, #8
 8001210:	46bd      	mov	sp, r7
 8001212:	bd80      	pop	{r7, pc}
 8001214:	40004400 	.word	0x40004400
 8001218:	20000340 	.word	0x20000340
 800121c:	2000031c 	.word	0x2000031c
 8001220:	20000360 	.word	0x20000360
 8001224:	2000038c 	.word	0x2000038c
 8001228:	20000588 	.word	0x20000588

0800122c <HAL_SPI_RxCpltCallback>:
//		}
//		HAL_UART_Receive_IT(&huart2, &receive_tmp, 1);
//	}
//}

void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi){
 800122c:	b580      	push	{r7, lr}
 800122e:	b082      	sub	sp, #8
 8001230:	af00      	add	r7, sp, #0
 8001232:	6078      	str	r0, [r7, #4]
	if (hspi->Instance == SPI2){
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	4a0d      	ldr	r2, [pc, #52]	@ (8001270 <HAL_SPI_RxCpltCallback+0x44>)
 800123a:	4293      	cmp	r3, r2
 800123c:	d114      	bne.n	8001268 <HAL_SPI_RxCpltCallback+0x3c>
		AD7676_CS_ON;
 800123e:	2201      	movs	r2, #1
 8001240:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001244:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001248:	f003 faca 	bl	80047e0 <HAL_GPIO_WritePin>
//			received_samples++;
//		}
//		else {
//			osThreadFlagsSet(adc_handlerHandle, 0x01);
//		}
		osThreadFlagsSet(adc_handlerHandle, received_samples++);
 800124c:	4b09      	ldr	r3, [pc, #36]	@ (8001274 <HAL_SPI_RxCpltCallback+0x48>)
 800124e:	681a      	ldr	r2, [r3, #0]
 8001250:	4b09      	ldr	r3, [pc, #36]	@ (8001278 <HAL_SPI_RxCpltCallback+0x4c>)
 8001252:	881b      	ldrh	r3, [r3, #0]
 8001254:	1c59      	adds	r1, r3, #1
 8001256:	b288      	uxth	r0, r1
 8001258:	4907      	ldr	r1, [pc, #28]	@ (8001278 <HAL_SPI_RxCpltCallback+0x4c>)
 800125a:	8008      	strh	r0, [r1, #0]
 800125c:	4619      	mov	r1, r3
 800125e:	4610      	mov	r0, r2
 8001260:	f008 fbec 	bl	8009a3c <osThreadFlagsSet>
		ad7676_start_conversion();
 8001264:	f001 fa48 	bl	80026f8 <ad7676_start_conversion>
	}
}
 8001268:	bf00      	nop
 800126a:	3708      	adds	r7, #8
 800126c:	46bd      	mov	sp, r7
 800126e:	bd80      	pop	{r7, pc}
 8001270:	40003800 	.word	0x40003800
 8001274:	20000384 	.word	0x20000384
 8001278:	20000362 	.word	0x20000362

0800127c <HAL_SPI_ErrorCallback>:

void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi){
 800127c:	b480      	push	{r7}
 800127e:	b083      	sub	sp, #12
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]
	if (hspi->Instance == SPI2){
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	4a05      	ldr	r2, [pc, #20]	@ (80012a0 <HAL_SPI_ErrorCallback+0x24>)
 800128a:	4293      	cmp	r3, r2
 800128c:	d101      	bne.n	8001292 <HAL_SPI_ErrorCallback+0x16>
		while(1) __NOP();
 800128e:	bf00      	nop
 8001290:	e7fd      	b.n	800128e <HAL_SPI_ErrorCallback+0x12>
	}
}
 8001292:	bf00      	nop
 8001294:	370c      	adds	r7, #12
 8001296:	46bd      	mov	sp, r7
 8001298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129c:	4770      	bx	lr
 800129e:	bf00      	nop
 80012a0:	40003800 	.word	0x40003800

080012a4 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80012a4:	b480      	push	{r7}
 80012a6:	b083      	sub	sp, #12
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  if (huart->Instance == USART2){

  }
}
 80012ac:	bf00      	nop
 80012ae:	370c      	adds	r7, #12
 80012b0:	46bd      	mov	sp, r7
 80012b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b6:	4770      	bx	lr

080012b8 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b082      	sub	sp, #8
 80012bc:	af00      	add	r7, sp, #0
 80012be:	4603      	mov	r3, r0
 80012c0:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == ADC_BUSY_Pin && collect_data){
 80012c2:	88fb      	ldrh	r3, [r7, #6]
 80012c4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80012c8:	d106      	bne.n	80012d8 <HAL_GPIO_EXTI_Callback+0x20>
 80012ca:	4b05      	ldr	r3, [pc, #20]	@ (80012e0 <HAL_GPIO_EXTI_Callback+0x28>)
 80012cc:	781b      	ldrb	r3, [r3, #0]
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d002      	beq.n	80012d8 <HAL_GPIO_EXTI_Callback+0x20>
		ad7676_read_one_sample(&read_time);
 80012d2:	4804      	ldr	r0, [pc, #16]	@ (80012e4 <HAL_GPIO_EXTI_Callback+0x2c>)
 80012d4:	f001 f88a 	bl	80023ec <ad7676_read_one_sample>
//		osThreadFlagsSet(adc_handlerHandle, 0x01);
//		if(busy_dropped == false)
//		busy_dropped = true;
	}
}
 80012d8:	bf00      	nop
 80012da:	3708      	adds	r7, #8
 80012dc:	46bd      	mov	sp, r7
 80012de:	bd80      	pop	{r7, pc}
 80012e0:	200006b0 	.word	0x200006b0
 80012e4:	20000378 	.word	0x20000378

080012e8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b08a      	sub	sp, #40	@ 0x28
 80012ec:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012ee:	f107 0314 	add.w	r3, r7, #20
 80012f2:	2200      	movs	r2, #0
 80012f4:	601a      	str	r2, [r3, #0]
 80012f6:	605a      	str	r2, [r3, #4]
 80012f8:	609a      	str	r2, [r3, #8]
 80012fa:	60da      	str	r2, [r3, #12]
 80012fc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80012fe:	4b47      	ldr	r3, [pc, #284]	@ (800141c <MX_GPIO_Init+0x134>)
 8001300:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001302:	4a46      	ldr	r2, [pc, #280]	@ (800141c <MX_GPIO_Init+0x134>)
 8001304:	f043 0304 	orr.w	r3, r3, #4
 8001308:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800130a:	4b44      	ldr	r3, [pc, #272]	@ (800141c <MX_GPIO_Init+0x134>)
 800130c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800130e:	f003 0304 	and.w	r3, r3, #4
 8001312:	613b      	str	r3, [r7, #16]
 8001314:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001316:	4b41      	ldr	r3, [pc, #260]	@ (800141c <MX_GPIO_Init+0x134>)
 8001318:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800131a:	4a40      	ldr	r2, [pc, #256]	@ (800141c <MX_GPIO_Init+0x134>)
 800131c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001320:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001322:	4b3e      	ldr	r3, [pc, #248]	@ (800141c <MX_GPIO_Init+0x134>)
 8001324:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001326:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800132a:	60fb      	str	r3, [r7, #12]
 800132c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800132e:	4b3b      	ldr	r3, [pc, #236]	@ (800141c <MX_GPIO_Init+0x134>)
 8001330:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001332:	4a3a      	ldr	r2, [pc, #232]	@ (800141c <MX_GPIO_Init+0x134>)
 8001334:	f043 0301 	orr.w	r3, r3, #1
 8001338:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800133a:	4b38      	ldr	r3, [pc, #224]	@ (800141c <MX_GPIO_Init+0x134>)
 800133c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800133e:	f003 0301 	and.w	r3, r3, #1
 8001342:	60bb      	str	r3, [r7, #8]
 8001344:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001346:	4b35      	ldr	r3, [pc, #212]	@ (800141c <MX_GPIO_Init+0x134>)
 8001348:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800134a:	4a34      	ldr	r2, [pc, #208]	@ (800141c <MX_GPIO_Init+0x134>)
 800134c:	f043 0302 	orr.w	r3, r3, #2
 8001350:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001352:	4b32      	ldr	r3, [pc, #200]	@ (800141c <MX_GPIO_Init+0x134>)
 8001354:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001356:	f003 0302 	and.w	r3, r3, #2
 800135a:	607b      	str	r3, [r7, #4]
 800135c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800135e:	2200      	movs	r2, #0
 8001360:	2120      	movs	r1, #32
 8001362:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001366:	f003 fa3b 	bl	80047e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ADC_CNVST_GPIO_Port, ADC_CNVST_Pin, GPIO_PIN_SET);
 800136a:	2201      	movs	r2, #1
 800136c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001370:	482b      	ldr	r0, [pc, #172]	@ (8001420 <MX_GPIO_Init+0x138>)
 8001372:	f003 fa35 	bl	80047e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ADF_CS_Pin|ADC_CS_Pin, GPIO_PIN_SET);
 8001376:	2201      	movs	r2, #1
 8001378:	f44f 7140 	mov.w	r1, #768	@ 0x300
 800137c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001380:	f003 fa2e 	bl	80047e0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = B1_Pin|ADC_BUSY_Pin;
 8001384:	f44f 5304 	mov.w	r3, #8448	@ 0x2100
 8001388:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800138a:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800138e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001390:	2300      	movs	r3, #0
 8001392:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001394:	f107 0314 	add.w	r3, r7, #20
 8001398:	4619      	mov	r1, r3
 800139a:	4821      	ldr	r0, [pc, #132]	@ (8001420 <MX_GPIO_Init+0x138>)
 800139c:	f002 ff82 	bl	80042a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80013a0:	2320      	movs	r3, #32
 80013a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013a4:	2301      	movs	r3, #1
 80013a6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013a8:	2300      	movs	r3, #0
 80013aa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013ac:	2300      	movs	r3, #0
 80013ae:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80013b0:	f107 0314 	add.w	r3, r7, #20
 80013b4:	4619      	mov	r1, r3
 80013b6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80013ba:	f002 ff73 	bl	80042a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = ADC_DATA_Pin|ADC_FIRSTDATA_Pin;
 80013be:	23c0      	movs	r3, #192	@ 0xc0
 80013c0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013c2:	2300      	movs	r3, #0
 80013c4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013c6:	2300      	movs	r3, #0
 80013c8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013ca:	f107 0314 	add.w	r3, r7, #20
 80013ce:	4619      	mov	r1, r3
 80013d0:	4813      	ldr	r0, [pc, #76]	@ (8001420 <MX_GPIO_Init+0x138>)
 80013d2:	f002 ff67 	bl	80042a4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ADC_CNVST_Pin;
 80013d6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80013da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013dc:	2301      	movs	r3, #1
 80013de:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80013e0:	2301      	movs	r3, #1
 80013e2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013e4:	2300      	movs	r3, #0
 80013e6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(ADC_CNVST_GPIO_Port, &GPIO_InitStruct);
 80013e8:	f107 0314 	add.w	r3, r7, #20
 80013ec:	4619      	mov	r1, r3
 80013ee:	480c      	ldr	r0, [pc, #48]	@ (8001420 <MX_GPIO_Init+0x138>)
 80013f0:	f002 ff58 	bl	80042a4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = ADF_CS_Pin|ADC_CS_Pin;
 80013f4:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80013f8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013fa:	2301      	movs	r3, #1
 80013fc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80013fe:	2301      	movs	r3, #1
 8001400:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001402:	2300      	movs	r3, #0
 8001404:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001406:	f107 0314 	add.w	r3, r7, #20
 800140a:	4619      	mov	r1, r3
 800140c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001410:	f002 ff48 	bl	80042a4 <HAL_GPIO_Init>

}
 8001414:	bf00      	nop
 8001416:	3728      	adds	r7, #40	@ 0x28
 8001418:	46bd      	mov	sp, r7
 800141a:	bd80      	pop	{r7, pc}
 800141c:	40021000 	.word	0x40021000
 8001420:	48000800 	.word	0x48000800

08001424 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001428:	f002 fabc 	bl	80039a4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800142c:	f000 f81a 	bl	8001464 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001430:	f7ff ff5a 	bl	80012e8 <MX_GPIO_Init>
  MX_DMA_Init();
 8001434:	f7ff fd9a 	bl	8000f6c <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001438:	f000 fe18 	bl	800206c <MX_USART2_UART_Init>
  MX_TIM6_Init();
 800143c:	f000 fdae 	bl	8001f9c <MX_TIM6_Init>
  MX_SPI3_Init();
 8001440:	f000 fa14 	bl	800186c <MX_SPI3_Init>
  MX_SPI2_Init();
 8001444:	f000 f9d4 	bl	80017f0 <MX_SPI2_Init>
  MX_TIM2_Init();
 8001448:	f000 fd34 	bl	8001eb4 <MX_TIM2_Init>

  /* Initialize interrupts */
  MX_NVIC_Init();
 800144c:	f000 f85b 	bl	8001506 <MX_NVIC_Init>
  /* USER CODE BEGIN 2 */
  Initialize_Delay();
 8001450:	f7ff fd52 	bl	8000ef8 <Initialize_Delay>
//	  ReadFromBuffer(&rb, test_val+i);
//  }
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001454:	f008 fa16 	bl	8009884 <osKernelInitialize>

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8001458:	f7ff fda6 	bl	8000fa8 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 800145c:	f008 fa36 	bl	80098cc <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001460:	bf00      	nop
 8001462:	e7fd      	b.n	8001460 <main+0x3c>

08001464 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	b096      	sub	sp, #88	@ 0x58
 8001468:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800146a:	f107 0314 	add.w	r3, r7, #20
 800146e:	2244      	movs	r2, #68	@ 0x44
 8001470:	2100      	movs	r1, #0
 8001472:	4618      	mov	r0, r3
 8001474:	f00c f9ab 	bl	800d7ce <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001478:	463b      	mov	r3, r7
 800147a:	2200      	movs	r2, #0
 800147c:	601a      	str	r2, [r3, #0]
 800147e:	605a      	str	r2, [r3, #4]
 8001480:	609a      	str	r2, [r3, #8]
 8001482:	60da      	str	r2, [r3, #12]
 8001484:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001486:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800148a:	f003 f9e7 	bl	800485c <HAL_PWREx_ControlVoltageScaling>
 800148e:	4603      	mov	r3, r0
 8001490:	2b00      	cmp	r3, #0
 8001492:	d001      	beq.n	8001498 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001494:	f000 f86e 	bl	8001574 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001498:	2302      	movs	r3, #2
 800149a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800149c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80014a0:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80014a2:	2310      	movs	r3, #16
 80014a4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80014a6:	2302      	movs	r3, #2
 80014a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80014aa:	2302      	movs	r3, #2
 80014ac:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80014ae:	2301      	movs	r3, #1
 80014b0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 80014b2:	230a      	movs	r3, #10
 80014b4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80014b6:	2307      	movs	r3, #7
 80014b8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80014ba:	2302      	movs	r3, #2
 80014bc:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80014be:	2302      	movs	r3, #2
 80014c0:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014c2:	f107 0314 	add.w	r3, r7, #20
 80014c6:	4618      	mov	r0, r3
 80014c8:	f003 fa1e 	bl	8004908 <HAL_RCC_OscConfig>
 80014cc:	4603      	mov	r3, r0
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d001      	beq.n	80014d6 <SystemClock_Config+0x72>
  {
    Error_Handler();
 80014d2:	f000 f84f 	bl	8001574 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014d6:	230f      	movs	r3, #15
 80014d8:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80014da:	2303      	movs	r3, #3
 80014dc:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014de:	2300      	movs	r3, #0
 80014e0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80014e2:	2300      	movs	r3, #0
 80014e4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80014e6:	2300      	movs	r3, #0
 80014e8:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80014ea:	463b      	mov	r3, r7
 80014ec:	2104      	movs	r1, #4
 80014ee:	4618      	mov	r0, r3
 80014f0:	f003 fde6 	bl	80050c0 <HAL_RCC_ClockConfig>
 80014f4:	4603      	mov	r3, r0
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d001      	beq.n	80014fe <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80014fa:	f000 f83b 	bl	8001574 <Error_Handler>
  }
}
 80014fe:	bf00      	nop
 8001500:	3758      	adds	r7, #88	@ 0x58
 8001502:	46bd      	mov	sp, r7
 8001504:	bd80      	pop	{r7, pc}

08001506 <MX_NVIC_Init>:
/**
  * @brief NVIC Configuration.
  * @retval None
  */
static void MX_NVIC_Init(void)
{
 8001506:	b580      	push	{r7, lr}
 8001508:	af00      	add	r7, sp, #0
  /* EXTI9_5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 800150a:	2200      	movs	r2, #0
 800150c:	2105      	movs	r1, #5
 800150e:	2017      	movs	r0, #23
 8001510:	f002 fb88 	bl	8003c24 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001514:	2017      	movs	r0, #23
 8001516:	f002 fba1 	bl	8003c5c <HAL_NVIC_EnableIRQ>
  /* USART2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 800151a:	2200      	movs	r2, #0
 800151c:	2105      	movs	r1, #5
 800151e:	2026      	movs	r0, #38	@ 0x26
 8001520:	f002 fb80 	bl	8003c24 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001524:	2026      	movs	r0, #38	@ 0x26
 8001526:	f002 fb99 	bl	8003c5c <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 5, 0);
 800152a:	2200      	movs	r2, #0
 800152c:	2105      	movs	r1, #5
 800152e:	2011      	movs	r0, #17
 8001530:	f002 fb78 	bl	8003c24 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8001534:	2011      	movs	r0, #17
 8001536:	f002 fb91 	bl	8003c5c <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 5, 0);
 800153a:	2200      	movs	r2, #0
 800153c:	2105      	movs	r1, #5
 800153e:	2010      	movs	r0, #16
 8001540:	f002 fb70 	bl	8003c24 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8001544:	2010      	movs	r0, #16
 8001546:	f002 fb89 	bl	8003c5c <HAL_NVIC_EnableIRQ>
}
 800154a:	bf00      	nop
 800154c:	bd80      	pop	{r7, pc}
	...

08001550 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b082      	sub	sp, #8
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM5) {
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	4a04      	ldr	r2, [pc, #16]	@ (8001570 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800155e:	4293      	cmp	r3, r2
 8001560:	d101      	bne.n	8001566 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001562:	f002 fa3f 	bl	80039e4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001566:	bf00      	nop
 8001568:	3708      	adds	r7, #8
 800156a:	46bd      	mov	sp, r7
 800156c:	bd80      	pop	{r7, pc}
 800156e:	bf00      	nop
 8001570:	40000c00 	.word	0x40000c00

08001574 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001574:	b480      	push	{r7}
 8001576:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001578:	b672      	cpsid	i
}
 800157a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800157c:	bf00      	nop
 800157e:	e7fd      	b.n	800157c <Error_Handler+0x8>

08001580 <ParserTakeLine>:
	{"RUN", "New configuration applied\n\r", "New configuration failed to apply\n\r", ADF5355_Run, 1},
	{"SETUP", "Configuration succeed\n\r", "Configuration failed\n\r", ADF5355_Load, 1},
	{"READ", "ADC Read success\n\r", "ADC Read failed\n\r", ReadADC, 0},
};

void ParserTakeLine(RingBuffer* buffer, uint8_t* destination){
 8001580:	b580      	push	{r7, lr}
 8001582:	b084      	sub	sp, #16
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]
 8001588:	6039      	str	r1, [r7, #0]
	uint8_t i = 0;
 800158a:	2300      	movs	r3, #0
 800158c:	73fb      	strb	r3, [r7, #15]
	uint8_t tmp;
	  do{
		  ReadFromBuffer(buffer, &tmp);
 800158e:	f107 030e 	add.w	r3, r7, #14
 8001592:	4619      	mov	r1, r3
 8001594:	6878      	ldr	r0, [r7, #4]
 8001596:	f000 f8f3 	bl	8001780 <ReadFromBuffer>
		  if(tmp == ENDLINE){
 800159a:	7bbb      	ldrb	r3, [r7, #14]
 800159c:	2b0a      	cmp	r3, #10
 800159e:	d105      	bne.n	80015ac <ParserTakeLine+0x2c>
			  destination[i] = 0;
 80015a0:	7bfb      	ldrb	r3, [r7, #15]
 80015a2:	683a      	ldr	r2, [r7, #0]
 80015a4:	4413      	add	r3, r2
 80015a6:	2200      	movs	r2, #0
 80015a8:	701a      	strb	r2, [r3, #0]
 80015aa:	e004      	b.n	80015b6 <ParserTakeLine+0x36>
		  }
		  else{
			  destination[i] = tmp;
 80015ac:	7bfb      	ldrb	r3, [r7, #15]
 80015ae:	683a      	ldr	r2, [r7, #0]
 80015b0:	4413      	add	r3, r2
 80015b2:	7bba      	ldrb	r2, [r7, #14]
 80015b4:	701a      	strb	r2, [r3, #0]
		  }
		  i++;
 80015b6:	7bfb      	ldrb	r3, [r7, #15]
 80015b8:	3301      	adds	r3, #1
 80015ba:	73fb      	strb	r3, [r7, #15]
	  }while(tmp != ENDLINE);
 80015bc:	7bbb      	ldrb	r3, [r7, #14]
 80015be:	2b0a      	cmp	r3, #10
 80015c0:	d1e5      	bne.n	800158e <ParserTakeLine+0xe>
}
 80015c2:	bf00      	nop
 80015c4:	bf00      	nop
 80015c6:	3710      	adds	r7, #16
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bd80      	pop	{r7, pc}

080015cc <ParserParse>:

void ParserParse(char* received_string){
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b0a2      	sub	sp, #136	@ 0x88
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	6078      	str	r0, [r7, #4]
	char* endptr;
	char* parse_pointer = strtok(received_string, "=");
 80015d4:	4946      	ldr	r1, [pc, #280]	@ (80016f0 <ParserParse+0x124>)
 80015d6:	6878      	ldr	r0, [r7, #4]
 80015d8:	f00c f902 	bl	800d7e0 <strtok>
 80015dc:	67f8      	str	r0, [r7, #124]	@ 0x7c
	int32_t value = strtol(strtok(NULL,","), &endptr, 10);
 80015de:	4945      	ldr	r1, [pc, #276]	@ (80016f4 <ParserParse+0x128>)
 80015e0:	2000      	movs	r0, #0
 80015e2:	f00c f8fd 	bl	800d7e0 <strtok>
 80015e6:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80015ea:	220a      	movs	r2, #10
 80015ec:	4619      	mov	r1, r3
 80015ee:	f00b fb67 	bl	800ccc0 <strtol>
 80015f2:	4603      	mov	r3, r0
 80015f4:	673b      	str	r3, [r7, #112]	@ 0x70
	char buffer[100];
	bool cmd_matched = false;
 80015f6:	2300      	movs	r3, #0
 80015f8:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
	for (int i=0; i<sizeof(at_cmds)/sizeof(at_Commands_TypeDef); i++){
 80015fc:	2300      	movs	r3, #0
 80015fe:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8001602:	e05a      	b.n	80016ba <ParserParse+0xee>
		if(strcmp(at_cmds[i].command, parse_pointer) == 0){
 8001604:	493c      	ldr	r1, [pc, #240]	@ (80016f8 <ParserParse+0x12c>)
 8001606:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800160a:	4613      	mov	r3, r2
 800160c:	009b      	lsls	r3, r3, #2
 800160e:	4413      	add	r3, r2
 8001610:	009b      	lsls	r3, r3, #2
 8001612:	440b      	add	r3, r1
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8001618:	4618      	mov	r0, r3
 800161a:	f7fe fdd9 	bl	80001d0 <strcmp>
 800161e:	4603      	mov	r3, r0
 8001620:	2b00      	cmp	r3, #0
 8001622:	d145      	bne.n	80016b0 <ParserParse+0xe4>
			bool* result = at_cmds[i].function(&value);
 8001624:	4934      	ldr	r1, [pc, #208]	@ (80016f8 <ParserParse+0x12c>)
 8001626:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800162a:	4613      	mov	r3, r2
 800162c:	009b      	lsls	r3, r3, #2
 800162e:	4413      	add	r3, r2
 8001630:	009b      	lsls	r3, r3, #2
 8001632:	440b      	add	r3, r1
 8001634:	330c      	adds	r3, #12
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	f107 0270 	add.w	r2, r7, #112	@ 0x70
 800163c:	4610      	mov	r0, r2
 800163e:	4798      	blx	r3
 8001640:	67b8      	str	r0, [r7, #120]	@ 0x78
			if (*result == true && (endptr != 0x00 || at_cmds[i].optional_argument == 1)){
 8001642:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001644:	781b      	ldrb	r3, [r3, #0]
 8001646:	2b00      	cmp	r3, #0
 8001648:	d01f      	beq.n	800168a <ParserParse+0xbe>
 800164a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800164c:	2b00      	cmp	r3, #0
 800164e:	d10b      	bne.n	8001668 <ParserParse+0x9c>
 8001650:	4929      	ldr	r1, [pc, #164]	@ (80016f8 <ParserParse+0x12c>)
 8001652:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8001656:	4613      	mov	r3, r2
 8001658:	009b      	lsls	r3, r3, #2
 800165a:	4413      	add	r3, r2
 800165c:	009b      	lsls	r3, r3, #2
 800165e:	440b      	add	r3, r1
 8001660:	3310      	adds	r3, #16
 8001662:	781b      	ldrb	r3, [r3, #0]
 8001664:	2b01      	cmp	r3, #1
 8001666:	d110      	bne.n	800168a <ParserParse+0xbe>
				sprintf(buffer, at_cmds[i].responsePositive, value);
 8001668:	4923      	ldr	r1, [pc, #140]	@ (80016f8 <ParserParse+0x12c>)
 800166a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800166e:	4613      	mov	r3, r2
 8001670:	009b      	lsls	r3, r3, #2
 8001672:	4413      	add	r3, r2
 8001674:	009b      	lsls	r3, r3, #2
 8001676:	440b      	add	r3, r1
 8001678:	3304      	adds	r3, #4
 800167a:	6819      	ldr	r1, [r3, #0]
 800167c:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800167e:	f107 030c 	add.w	r3, r7, #12
 8001682:	4618      	mov	r0, r3
 8001684:	f00c f840 	bl	800d708 <siprintf>
 8001688:	e00f      	b.n	80016aa <ParserParse+0xde>
			}
			else {
				sprintf(buffer, at_cmds[i].responseNegative, value);
 800168a:	491b      	ldr	r1, [pc, #108]	@ (80016f8 <ParserParse+0x12c>)
 800168c:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8001690:	4613      	mov	r3, r2
 8001692:	009b      	lsls	r3, r3, #2
 8001694:	4413      	add	r3, r2
 8001696:	009b      	lsls	r3, r3, #2
 8001698:	440b      	add	r3, r1
 800169a:	3308      	adds	r3, #8
 800169c:	6819      	ldr	r1, [r3, #0]
 800169e:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80016a0:	f107 030c 	add.w	r3, r7, #12
 80016a4:	4618      	mov	r0, r3
 80016a6:	f00c f82f 	bl	800d708 <siprintf>
			}
			cmd_matched = true;
 80016aa:	2301      	movs	r3, #1
 80016ac:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
	for (int i=0; i<sizeof(at_cmds)/sizeof(at_Commands_TypeDef); i++){
 80016b0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80016b4:	3301      	adds	r3, #1
 80016b6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80016ba:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80016be:	2b09      	cmp	r3, #9
 80016c0:	d9a0      	bls.n	8001604 <ParserParse+0x38>
		}
	}
	if (!cmd_matched){
 80016c2:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 80016c6:	f083 0301 	eor.w	r3, r3, #1
 80016ca:	b2db      	uxtb	r3, r3
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d005      	beq.n	80016dc <ParserParse+0x110>
		sprintf(buffer, "Available commands are LED, FREQOut, FREQIn, POW, CURR, MUXOUT, EN, RUN, SETUP and READ\n\r");
 80016d0:	f107 030c 	add.w	r3, r7, #12
 80016d4:	4909      	ldr	r1, [pc, #36]	@ (80016fc <ParserParse+0x130>)
 80016d6:	4618      	mov	r0, r3
 80016d8:	f00c f816 	bl	800d708 <siprintf>
	}
	UARTLog(buffer);
 80016dc:	f107 030c 	add.w	r3, r7, #12
 80016e0:	4618      	mov	r0, r3
 80016e2:	f000 fdab 	bl	800223c <UARTLog>
}
 80016e6:	bf00      	nop
 80016e8:	3788      	adds	r7, #136	@ 0x88
 80016ea:	46bd      	mov	sp, r7
 80016ec:	bd80      	pop	{r7, pc}
 80016ee:	bf00      	nop
 80016f0:	0800fc08 	.word	0x0800fc08
 80016f4:	0800fc0c 	.word	0x0800fc0c
 80016f8:	2000004c 	.word	0x2000004c
 80016fc:	0800fc10 	.word	0x0800fc10

08001700 <WriteToBuffer>:
 */

#include "ring_buffer.h"

uint8_t WriteToBuffer(RingBuffer *Buffer, uint8_t *Data, uint8_t Len)
{
 8001700:	b480      	push	{r7}
 8001702:	b087      	sub	sp, #28
 8001704:	af00      	add	r7, sp, #0
 8001706:	60f8      	str	r0, [r7, #12]
 8001708:	60b9      	str	r1, [r7, #8]
 800170a:	4613      	mov	r3, r2
 800170c:	71fb      	strb	r3, [r7, #7]
	uint8_t TempHead;

	for(int i=0; i<Len; i++){
 800170e:	2300      	movs	r3, #0
 8001710:	617b      	str	r3, [r7, #20]
 8001712:	e02a      	b.n	800176a <WriteToBuffer+0x6a>
		TempHead = (Buffer->Head + 1) % BUFFER_SIZE;
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	8c1b      	ldrh	r3, [r3, #32]
 8001718:	3301      	adds	r3, #1
 800171a:	425a      	negs	r2, r3
 800171c:	f003 031f 	and.w	r3, r3, #31
 8001720:	f002 021f 	and.w	r2, r2, #31
 8001724:	bf58      	it	pl
 8001726:	4253      	negpl	r3, r2
 8001728:	74fb      	strb	r3, [r7, #19]

		if( TempHead == Buffer->Tail) // No room for new data
 800172a:	7cfb      	ldrb	r3, [r7, #19]
 800172c:	b29a      	uxth	r2, r3
 800172e:	68fb      	ldr	r3, [r7, #12]
 8001730:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 8001732:	429a      	cmp	r2, r3
 8001734:	d101      	bne.n	800173a <WriteToBuffer+0x3a>
		{
			return RB_ERROR;
 8001736:	2301      	movs	r3, #1
 8001738:	e01c      	b.n	8001774 <WriteToBuffer+0x74>
		}
		else
		{
			Buffer->Buffer[Buffer->Head] = *(Data+i);
 800173a:	697b      	ldr	r3, [r7, #20]
 800173c:	68ba      	ldr	r2, [r7, #8]
 800173e:	4413      	add	r3, r2
 8001740:	68fa      	ldr	r2, [r7, #12]
 8001742:	8c12      	ldrh	r2, [r2, #32]
 8001744:	7819      	ldrb	r1, [r3, #0]
 8001746:	68fb      	ldr	r3, [r7, #12]
 8001748:	5499      	strb	r1, [r3, r2]

			Buffer->Head++;
 800174a:	68fb      	ldr	r3, [r7, #12]
 800174c:	8c1b      	ldrh	r3, [r3, #32]
 800174e:	3301      	adds	r3, #1
 8001750:	b29a      	uxth	r2, r3
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	841a      	strh	r2, [r3, #32]
			Buffer->Head %= BUFFER_SIZE;
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	8c1b      	ldrh	r3, [r3, #32]
 800175a:	f003 031f 	and.w	r3, r3, #31
 800175e:	b29a      	uxth	r2, r3
 8001760:	68fb      	ldr	r3, [r7, #12]
 8001762:	841a      	strh	r2, [r3, #32]
	for(int i=0; i<Len; i++){
 8001764:	697b      	ldr	r3, [r7, #20]
 8001766:	3301      	adds	r3, #1
 8001768:	617b      	str	r3, [r7, #20]
 800176a:	79fb      	ldrb	r3, [r7, #7]
 800176c:	697a      	ldr	r2, [r7, #20]
 800176e:	429a      	cmp	r2, r3
 8001770:	dbd0      	blt.n	8001714 <WriteToBuffer+0x14>
		}
	}
	return RB_OK;
 8001772:	2300      	movs	r3, #0
}
 8001774:	4618      	mov	r0, r3
 8001776:	371c      	adds	r7, #28
 8001778:	46bd      	mov	sp, r7
 800177a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177e:	4770      	bx	lr

08001780 <ReadFromBuffer>:

uint8_t ReadFromBuffer(RingBuffer *Buffer, uint8_t *Data)
{
 8001780:	b480      	push	{r7}
 8001782:	b083      	sub	sp, #12
 8001784:	af00      	add	r7, sp, #0
 8001786:	6078      	str	r0, [r7, #4]
 8001788:	6039      	str	r1, [r7, #0]
	if( Buffer->Tail == Buffer->Head) // No data to read
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	8c5a      	ldrh	r2, [r3, #34]	@ 0x22
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	8c1b      	ldrh	r3, [r3, #32]
 8001792:	429a      	cmp	r2, r3
 8001794:	d101      	bne.n	800179a <ReadFromBuffer+0x1a>
	{
		return RB_ERROR;
 8001796:	2301      	movs	r3, #1
 8001798:	e014      	b.n	80017c4 <ReadFromBuffer+0x44>
	}
	else
	{
		*Data = Buffer->Buffer[Buffer->Tail];
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 800179e:	461a      	mov	r2, r3
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	5c9a      	ldrb	r2, [r3, r2]
 80017a4:	683b      	ldr	r3, [r7, #0]
 80017a6:	701a      	strb	r2, [r3, #0]

		Buffer->Tail++;
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 80017ac:	3301      	adds	r3, #1
 80017ae:	b29a      	uxth	r2, r3
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	845a      	strh	r2, [r3, #34]	@ 0x22
		Buffer->Tail %= BUFFER_SIZE;
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	8c5b      	ldrh	r3, [r3, #34]	@ 0x22
 80017b8:	f003 031f 	and.w	r3, r3, #31
 80017bc:	b29a      	uxth	r2, r3
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	845a      	strh	r2, [r3, #34]	@ 0x22
	}
	return RB_OK;
 80017c2:	2300      	movs	r3, #0
}
 80017c4:	4618      	mov	r0, r3
 80017c6:	370c      	adds	r7, #12
 80017c8:	46bd      	mov	sp, r7
 80017ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ce:	4770      	bx	lr

080017d0 <FlushBuffer>:

void FlushBuffer(RingBuffer *Buffer)
{
 80017d0:	b480      	push	{r7}
 80017d2:	b083      	sub	sp, #12
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]
	Buffer->Tail = 0;
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	2200      	movs	r2, #0
 80017dc:	845a      	strh	r2, [r3, #34]	@ 0x22
	Buffer->Head = 0;
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	2200      	movs	r2, #0
 80017e2:	841a      	strh	r2, [r3, #32]
}
 80017e4:	bf00      	nop
 80017e6:	370c      	adds	r7, #12
 80017e8:	46bd      	mov	sp, r7
 80017ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ee:	4770      	bx	lr

080017f0 <MX_SPI2_Init>:
SPI_HandleTypeDef hspi3;
DMA_HandleTypeDef hdma_spi2_rx;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 80017f4:	4b1b      	ldr	r3, [pc, #108]	@ (8001864 <MX_SPI2_Init+0x74>)
 80017f6:	4a1c      	ldr	r2, [pc, #112]	@ (8001868 <MX_SPI2_Init+0x78>)
 80017f8:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80017fa:	4b1a      	ldr	r3, [pc, #104]	@ (8001864 <MX_SPI2_Init+0x74>)
 80017fc:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001800:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 8001802:	4b18      	ldr	r3, [pc, #96]	@ (8001864 <MX_SPI2_Init+0x74>)
 8001804:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001808:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_16BIT;
 800180a:	4b16      	ldr	r3, [pc, #88]	@ (8001864 <MX_SPI2_Init+0x74>)
 800180c:	f44f 6270 	mov.w	r2, #3840	@ 0xf00
 8001810:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001812:	4b14      	ldr	r3, [pc, #80]	@ (8001864 <MX_SPI2_Init+0x74>)
 8001814:	2202      	movs	r2, #2
 8001816:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001818:	4b12      	ldr	r3, [pc, #72]	@ (8001864 <MX_SPI2_Init+0x74>)
 800181a:	2200      	movs	r2, #0
 800181c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800181e:	4b11      	ldr	r3, [pc, #68]	@ (8001864 <MX_SPI2_Init+0x74>)
 8001820:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001824:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001826:	4b0f      	ldr	r3, [pc, #60]	@ (8001864 <MX_SPI2_Init+0x74>)
 8001828:	2218      	movs	r2, #24
 800182a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800182c:	4b0d      	ldr	r3, [pc, #52]	@ (8001864 <MX_SPI2_Init+0x74>)
 800182e:	2200      	movs	r2, #0
 8001830:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001832:	4b0c      	ldr	r3, [pc, #48]	@ (8001864 <MX_SPI2_Init+0x74>)
 8001834:	2200      	movs	r2, #0
 8001836:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001838:	4b0a      	ldr	r3, [pc, #40]	@ (8001864 <MX_SPI2_Init+0x74>)
 800183a:	2200      	movs	r2, #0
 800183c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 800183e:	4b09      	ldr	r3, [pc, #36]	@ (8001864 <MX_SPI2_Init+0x74>)
 8001840:	2207      	movs	r2, #7
 8001842:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001844:	4b07      	ldr	r3, [pc, #28]	@ (8001864 <MX_SPI2_Init+0x74>)
 8001846:	2200      	movs	r2, #0
 8001848:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800184a:	4b06      	ldr	r3, [pc, #24]	@ (8001864 <MX_SPI2_Init+0x74>)
 800184c:	2208      	movs	r2, #8
 800184e:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001850:	4804      	ldr	r0, [pc, #16]	@ (8001864 <MX_SPI2_Init+0x74>)
 8001852:	f004 fb47 	bl	8005ee4 <HAL_SPI_Init>
 8001856:	4603      	mov	r3, r0
 8001858:	2b00      	cmp	r3, #0
 800185a:	d001      	beq.n	8001860 <MX_SPI2_Init+0x70>
  {
    Error_Handler();
 800185c:	f7ff fe8a 	bl	8001574 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001860:	bf00      	nop
 8001862:	bd80      	pop	{r7, pc}
 8001864:	20000390 	.word	0x20000390
 8001868:	40003800 	.word	0x40003800

0800186c <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8001870:	4b1b      	ldr	r3, [pc, #108]	@ (80018e0 <MX_SPI3_Init+0x74>)
 8001872:	4a1c      	ldr	r2, [pc, #112]	@ (80018e4 <MX_SPI3_Init+0x78>)
 8001874:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8001876:	4b1a      	ldr	r3, [pc, #104]	@ (80018e0 <MX_SPI3_Init+0x74>)
 8001878:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800187c:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 800187e:	4b18      	ldr	r3, [pc, #96]	@ (80018e0 <MX_SPI3_Init+0x74>)
 8001880:	2200      	movs	r2, #0
 8001882:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8001884:	4b16      	ldr	r3, [pc, #88]	@ (80018e0 <MX_SPI3_Init+0x74>)
 8001886:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800188a:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 800188c:	4b14      	ldr	r3, [pc, #80]	@ (80018e0 <MX_SPI3_Init+0x74>)
 800188e:	2200      	movs	r2, #0
 8001890:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001892:	4b13      	ldr	r3, [pc, #76]	@ (80018e0 <MX_SPI3_Init+0x74>)
 8001894:	2200      	movs	r2, #0
 8001896:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8001898:	4b11      	ldr	r3, [pc, #68]	@ (80018e0 <MX_SPI3_Init+0x74>)
 800189a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800189e:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80018a0:	4b0f      	ldr	r3, [pc, #60]	@ (80018e0 <MX_SPI3_Init+0x74>)
 80018a2:	2220      	movs	r2, #32
 80018a4:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80018a6:	4b0e      	ldr	r3, [pc, #56]	@ (80018e0 <MX_SPI3_Init+0x74>)
 80018a8:	2200      	movs	r2, #0
 80018aa:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80018ac:	4b0c      	ldr	r3, [pc, #48]	@ (80018e0 <MX_SPI3_Init+0x74>)
 80018ae:	2200      	movs	r2, #0
 80018b0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80018b2:	4b0b      	ldr	r3, [pc, #44]	@ (80018e0 <MX_SPI3_Init+0x74>)
 80018b4:	2200      	movs	r2, #0
 80018b6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 80018b8:	4b09      	ldr	r3, [pc, #36]	@ (80018e0 <MX_SPI3_Init+0x74>)
 80018ba:	2207      	movs	r2, #7
 80018bc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80018be:	4b08      	ldr	r3, [pc, #32]	@ (80018e0 <MX_SPI3_Init+0x74>)
 80018c0:	2200      	movs	r2, #0
 80018c2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80018c4:	4b06      	ldr	r3, [pc, #24]	@ (80018e0 <MX_SPI3_Init+0x74>)
 80018c6:	2208      	movs	r2, #8
 80018c8:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80018ca:	4805      	ldr	r0, [pc, #20]	@ (80018e0 <MX_SPI3_Init+0x74>)
 80018cc:	f004 fb0a 	bl	8005ee4 <HAL_SPI_Init>
 80018d0:	4603      	mov	r3, r0
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d001      	beq.n	80018da <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 80018d6:	f7ff fe4d 	bl	8001574 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 80018da:	bf00      	nop
 80018dc:	bd80      	pop	{r7, pc}
 80018de:	bf00      	nop
 80018e0:	200003f4 	.word	0x200003f4
 80018e4:	40003c00 	.word	0x40003c00

080018e8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b08c      	sub	sp, #48	@ 0x30
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018f0:	f107 031c 	add.w	r3, r7, #28
 80018f4:	2200      	movs	r2, #0
 80018f6:	601a      	str	r2, [r3, #0]
 80018f8:	605a      	str	r2, [r3, #4]
 80018fa:	609a      	str	r2, [r3, #8]
 80018fc:	60da      	str	r2, [r3, #12]
 80018fe:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	4a57      	ldr	r2, [pc, #348]	@ (8001a64 <HAL_SPI_MspInit+0x17c>)
 8001906:	4293      	cmp	r3, r2
 8001908:	d179      	bne.n	80019fe <HAL_SPI_MspInit+0x116>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800190a:	4b57      	ldr	r3, [pc, #348]	@ (8001a68 <HAL_SPI_MspInit+0x180>)
 800190c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800190e:	4a56      	ldr	r2, [pc, #344]	@ (8001a68 <HAL_SPI_MspInit+0x180>)
 8001910:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001914:	6593      	str	r3, [r2, #88]	@ 0x58
 8001916:	4b54      	ldr	r3, [pc, #336]	@ (8001a68 <HAL_SPI_MspInit+0x180>)
 8001918:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800191a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800191e:	61bb      	str	r3, [r7, #24]
 8001920:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001922:	4b51      	ldr	r3, [pc, #324]	@ (8001a68 <HAL_SPI_MspInit+0x180>)
 8001924:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001926:	4a50      	ldr	r2, [pc, #320]	@ (8001a68 <HAL_SPI_MspInit+0x180>)
 8001928:	f043 0304 	orr.w	r3, r3, #4
 800192c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800192e:	4b4e      	ldr	r3, [pc, #312]	@ (8001a68 <HAL_SPI_MspInit+0x180>)
 8001930:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001932:	f003 0304 	and.w	r3, r3, #4
 8001936:	617b      	str	r3, [r7, #20]
 8001938:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800193a:	4b4b      	ldr	r3, [pc, #300]	@ (8001a68 <HAL_SPI_MspInit+0x180>)
 800193c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800193e:	4a4a      	ldr	r2, [pc, #296]	@ (8001a68 <HAL_SPI_MspInit+0x180>)
 8001940:	f043 0302 	orr.w	r3, r3, #2
 8001944:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001946:	4b48      	ldr	r3, [pc, #288]	@ (8001a68 <HAL_SPI_MspInit+0x180>)
 8001948:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800194a:	f003 0302 	and.w	r3, r3, #2
 800194e:	613b      	str	r3, [r7, #16]
 8001950:	693b      	ldr	r3, [r7, #16]
    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001952:	2304      	movs	r3, #4
 8001954:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001956:	2302      	movs	r3, #2
 8001958:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800195a:	2300      	movs	r3, #0
 800195c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800195e:	2303      	movs	r3, #3
 8001960:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001962:	2305      	movs	r3, #5
 8001964:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001966:	f107 031c 	add.w	r3, r7, #28
 800196a:	4619      	mov	r1, r3
 800196c:	483f      	ldr	r0, [pc, #252]	@ (8001a6c <HAL_SPI_MspInit+0x184>)
 800196e:	f002 fc99 	bl	80042a4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001972:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001976:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001978:	2302      	movs	r3, #2
 800197a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800197c:	2300      	movs	r3, #0
 800197e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001980:	2303      	movs	r3, #3
 8001982:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001984:	2305      	movs	r3, #5
 8001986:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001988:	f107 031c 	add.w	r3, r7, #28
 800198c:	4619      	mov	r1, r3
 800198e:	4838      	ldr	r0, [pc, #224]	@ (8001a70 <HAL_SPI_MspInit+0x188>)
 8001990:	f002 fc88 	bl	80042a4 <HAL_GPIO_Init>

    /* SPI2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Channel4;
 8001994:	4b37      	ldr	r3, [pc, #220]	@ (8001a74 <HAL_SPI_MspInit+0x18c>)
 8001996:	4a38      	ldr	r2, [pc, #224]	@ (8001a78 <HAL_SPI_MspInit+0x190>)
 8001998:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Request = DMA_REQUEST_1;
 800199a:	4b36      	ldr	r3, [pc, #216]	@ (8001a74 <HAL_SPI_MspInit+0x18c>)
 800199c:	2201      	movs	r2, #1
 800199e:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80019a0:	4b34      	ldr	r3, [pc, #208]	@ (8001a74 <HAL_SPI_MspInit+0x18c>)
 80019a2:	2200      	movs	r2, #0
 80019a4:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80019a6:	4b33      	ldr	r3, [pc, #204]	@ (8001a74 <HAL_SPI_MspInit+0x18c>)
 80019a8:	2200      	movs	r2, #0
 80019aa:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80019ac:	4b31      	ldr	r3, [pc, #196]	@ (8001a74 <HAL_SPI_MspInit+0x18c>)
 80019ae:	2280      	movs	r2, #128	@ 0x80
 80019b0:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80019b2:	4b30      	ldr	r3, [pc, #192]	@ (8001a74 <HAL_SPI_MspInit+0x18c>)
 80019b4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80019b8:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80019ba:	4b2e      	ldr	r3, [pc, #184]	@ (8001a74 <HAL_SPI_MspInit+0x18c>)
 80019bc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80019c0:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 80019c2:	4b2c      	ldr	r3, [pc, #176]	@ (8001a74 <HAL_SPI_MspInit+0x18c>)
 80019c4:	2200      	movs	r2, #0
 80019c6:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 80019c8:	4b2a      	ldr	r3, [pc, #168]	@ (8001a74 <HAL_SPI_MspInit+0x18c>)
 80019ca:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80019ce:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 80019d0:	4828      	ldr	r0, [pc, #160]	@ (8001a74 <HAL_SPI_MspInit+0x18c>)
 80019d2:	f002 f95f 	bl	8003c94 <HAL_DMA_Init>
 80019d6:	4603      	mov	r3, r0
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d001      	beq.n	80019e0 <HAL_SPI_MspInit+0xf8>
    {
      Error_Handler();
 80019dc:	f7ff fdca 	bl	8001574 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi2_rx);
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	4a24      	ldr	r2, [pc, #144]	@ (8001a74 <HAL_SPI_MspInit+0x18c>)
 80019e4:	659a      	str	r2, [r3, #88]	@ 0x58
 80019e6:	4a23      	ldr	r2, [pc, #140]	@ (8001a74 <HAL_SPI_MspInit+0x18c>)
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	6293      	str	r3, [r2, #40]	@ 0x28

    /* SPI2 interrupt Init */
    HAL_NVIC_SetPriority(SPI2_IRQn, 5, 0);
 80019ec:	2200      	movs	r2, #0
 80019ee:	2105      	movs	r1, #5
 80019f0:	2024      	movs	r0, #36	@ 0x24
 80019f2:	f002 f917 	bl	8003c24 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 80019f6:	2024      	movs	r0, #36	@ 0x24
 80019f8:	f002 f930 	bl	8003c5c <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 80019fc:	e02d      	b.n	8001a5a <HAL_SPI_MspInit+0x172>
  else if(spiHandle->Instance==SPI3)
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	4a1e      	ldr	r2, [pc, #120]	@ (8001a7c <HAL_SPI_MspInit+0x194>)
 8001a04:	4293      	cmp	r3, r2
 8001a06:	d128      	bne.n	8001a5a <HAL_SPI_MspInit+0x172>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001a08:	4b17      	ldr	r3, [pc, #92]	@ (8001a68 <HAL_SPI_MspInit+0x180>)
 8001a0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a0c:	4a16      	ldr	r2, [pc, #88]	@ (8001a68 <HAL_SPI_MspInit+0x180>)
 8001a0e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001a12:	6593      	str	r3, [r2, #88]	@ 0x58
 8001a14:	4b14      	ldr	r3, [pc, #80]	@ (8001a68 <HAL_SPI_MspInit+0x180>)
 8001a16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a18:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001a1c:	60fb      	str	r3, [r7, #12]
 8001a1e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a20:	4b11      	ldr	r3, [pc, #68]	@ (8001a68 <HAL_SPI_MspInit+0x180>)
 8001a22:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a24:	4a10      	ldr	r2, [pc, #64]	@ (8001a68 <HAL_SPI_MspInit+0x180>)
 8001a26:	f043 0304 	orr.w	r3, r3, #4
 8001a2a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a2c:	4b0e      	ldr	r3, [pc, #56]	@ (8001a68 <HAL_SPI_MspInit+0x180>)
 8001a2e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a30:	f003 0304 	and.w	r3, r3, #4
 8001a34:	60bb      	str	r3, [r7, #8]
 8001a36:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 8001a38:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001a3c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a3e:	2302      	movs	r3, #2
 8001a40:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001a42:	2302      	movs	r3, #2
 8001a44:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a46:	2303      	movs	r3, #3
 8001a48:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001a4a:	2306      	movs	r3, #6
 8001a4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a4e:	f107 031c 	add.w	r3, r7, #28
 8001a52:	4619      	mov	r1, r3
 8001a54:	4805      	ldr	r0, [pc, #20]	@ (8001a6c <HAL_SPI_MspInit+0x184>)
 8001a56:	f002 fc25 	bl	80042a4 <HAL_GPIO_Init>
}
 8001a5a:	bf00      	nop
 8001a5c:	3730      	adds	r7, #48	@ 0x30
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	bd80      	pop	{r7, pc}
 8001a62:	bf00      	nop
 8001a64:	40003800 	.word	0x40003800
 8001a68:	40021000 	.word	0x40021000
 8001a6c:	48000800 	.word	0x48000800
 8001a70:	48000400 	.word	0x48000400
 8001a74:	20000458 	.word	0x20000458
 8001a78:	40020044 	.word	0x40020044
 8001a7c:	40003c00 	.word	0x40003c00

08001a80 <HAL_SPI_MspDeInit>:

void HAL_SPI_MspDeInit(SPI_HandleTypeDef* spiHandle)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b082      	sub	sp, #8
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]

  if(spiHandle->Instance==SPI2)
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	4a17      	ldr	r2, [pc, #92]	@ (8001aec <HAL_SPI_MspDeInit+0x6c>)
 8001a8e:	4293      	cmp	r3, r2
 8001a90:	d117      	bne.n	8001ac2 <HAL_SPI_MspDeInit+0x42>
  {
  /* USER CODE BEGIN SPI2_MspDeInit 0 */

  /* USER CODE END SPI2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI2_CLK_DISABLE();
 8001a92:	4b17      	ldr	r3, [pc, #92]	@ (8001af0 <HAL_SPI_MspDeInit+0x70>)
 8001a94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a96:	4a16      	ldr	r2, [pc, #88]	@ (8001af0 <HAL_SPI_MspDeInit+0x70>)
 8001a98:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001a9c:	6593      	str	r3, [r2, #88]	@ 0x58

    /**SPI2 GPIO Configuration
    PC2     ------> SPI2_MISO
    PB10     ------> SPI2_SCK
    */
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_2);
 8001a9e:	2104      	movs	r1, #4
 8001aa0:	4814      	ldr	r0, [pc, #80]	@ (8001af4 <HAL_SPI_MspDeInit+0x74>)
 8001aa2:	f002 fda9 	bl	80045f8 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10);
 8001aa6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001aaa:	4813      	ldr	r0, [pc, #76]	@ (8001af8 <HAL_SPI_MspDeInit+0x78>)
 8001aac:	f002 fda4 	bl	80045f8 <HAL_GPIO_DeInit>

    /* SPI2 DMA DeInit */
    HAL_DMA_DeInit(spiHandle->hdmarx);
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	f002 f9a5 	bl	8003e04 <HAL_DMA_DeInit>

    /* SPI2 interrupt Deinit */
    HAL_NVIC_DisableIRQ(SPI2_IRQn);
 8001aba:	2024      	movs	r0, #36	@ 0x24
 8001abc:	f002 f8dc 	bl	8003c78 <HAL_NVIC_DisableIRQ>

  /* USER CODE BEGIN SPI3_MspDeInit 1 */

  /* USER CODE END SPI3_MspDeInit 1 */
  }
}
 8001ac0:	e00f      	b.n	8001ae2 <HAL_SPI_MspDeInit+0x62>
  else if(spiHandle->Instance==SPI3)
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	4a0d      	ldr	r2, [pc, #52]	@ (8001afc <HAL_SPI_MspDeInit+0x7c>)
 8001ac8:	4293      	cmp	r3, r2
 8001aca:	d10a      	bne.n	8001ae2 <HAL_SPI_MspDeInit+0x62>
    __HAL_RCC_SPI3_CLK_DISABLE();
 8001acc:	4b08      	ldr	r3, [pc, #32]	@ (8001af0 <HAL_SPI_MspDeInit+0x70>)
 8001ace:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ad0:	4a07      	ldr	r2, [pc, #28]	@ (8001af0 <HAL_SPI_MspDeInit+0x70>)
 8001ad2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8001ad6:	6593      	str	r3, [r2, #88]	@ 0x58
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_10|GPIO_PIN_12);
 8001ad8:	f44f 51a0 	mov.w	r1, #5120	@ 0x1400
 8001adc:	4805      	ldr	r0, [pc, #20]	@ (8001af4 <HAL_SPI_MspDeInit+0x74>)
 8001ade:	f002 fd8b 	bl	80045f8 <HAL_GPIO_DeInit>
}
 8001ae2:	bf00      	nop
 8001ae4:	3708      	adds	r7, #8
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	bd80      	pop	{r7, pc}
 8001aea:	bf00      	nop
 8001aec:	40003800 	.word	0x40003800
 8001af0:	40021000 	.word	0x40021000
 8001af4:	48000800 	.word	0x48000800
 8001af8:	48000400 	.word	0x48000400
 8001afc:	40003c00 	.word	0x40003c00

08001b00 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b082      	sub	sp, #8
 8001b04:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b06:	4b11      	ldr	r3, [pc, #68]	@ (8001b4c <HAL_MspInit+0x4c>)
 8001b08:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b0a:	4a10      	ldr	r2, [pc, #64]	@ (8001b4c <HAL_MspInit+0x4c>)
 8001b0c:	f043 0301 	orr.w	r3, r3, #1
 8001b10:	6613      	str	r3, [r2, #96]	@ 0x60
 8001b12:	4b0e      	ldr	r3, [pc, #56]	@ (8001b4c <HAL_MspInit+0x4c>)
 8001b14:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001b16:	f003 0301 	and.w	r3, r3, #1
 8001b1a:	607b      	str	r3, [r7, #4]
 8001b1c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b1e:	4b0b      	ldr	r3, [pc, #44]	@ (8001b4c <HAL_MspInit+0x4c>)
 8001b20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b22:	4a0a      	ldr	r2, [pc, #40]	@ (8001b4c <HAL_MspInit+0x4c>)
 8001b24:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b28:	6593      	str	r3, [r2, #88]	@ 0x58
 8001b2a:	4b08      	ldr	r3, [pc, #32]	@ (8001b4c <HAL_MspInit+0x4c>)
 8001b2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b2e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b32:	603b      	str	r3, [r7, #0]
 8001b34:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001b36:	2200      	movs	r2, #0
 8001b38:	210f      	movs	r1, #15
 8001b3a:	f06f 0001 	mvn.w	r0, #1
 8001b3e:	f002 f871 	bl	8003c24 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b42:	bf00      	nop
 8001b44:	3708      	adds	r7, #8
 8001b46:	46bd      	mov	sp, r7
 8001b48:	bd80      	pop	{r7, pc}
 8001b4a:	bf00      	nop
 8001b4c:	40021000 	.word	0x40021000

08001b50 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b08e      	sub	sp, #56	@ 0x38
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8001b58:	2300      	movs	r3, #0
 8001b5a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

  /* Enable TIM5 clock */
  __HAL_RCC_TIM5_CLK_ENABLE();
 8001b5e:	4b34      	ldr	r3, [pc, #208]	@ (8001c30 <HAL_InitTick+0xe0>)
 8001b60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b62:	4a33      	ldr	r2, [pc, #204]	@ (8001c30 <HAL_InitTick+0xe0>)
 8001b64:	f043 0308 	orr.w	r3, r3, #8
 8001b68:	6593      	str	r3, [r2, #88]	@ 0x58
 8001b6a:	4b31      	ldr	r3, [pc, #196]	@ (8001c30 <HAL_InitTick+0xe0>)
 8001b6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b6e:	f003 0308 	and.w	r3, r3, #8
 8001b72:	60fb      	str	r3, [r7, #12]
 8001b74:	68fb      	ldr	r3, [r7, #12]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001b76:	f107 0210 	add.w	r2, r7, #16
 8001b7a:	f107 0314 	add.w	r3, r7, #20
 8001b7e:	4611      	mov	r1, r2
 8001b80:	4618      	mov	r0, r3
 8001b82:	f003 fc61 	bl	8005448 <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001b86:	6a3b      	ldr	r3, [r7, #32]
 8001b88:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM5 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001b8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d103      	bne.n	8001b98 <HAL_InitTick+0x48>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001b90:	f003 fc2e 	bl	80053f0 <HAL_RCC_GetPCLK1Freq>
 8001b94:	6378      	str	r0, [r7, #52]	@ 0x34
 8001b96:	e004      	b.n	8001ba2 <HAL_InitTick+0x52>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001b98:	f003 fc2a 	bl	80053f0 <HAL_RCC_GetPCLK1Freq>
 8001b9c:	4603      	mov	r3, r0
 8001b9e:	005b      	lsls	r3, r3, #1
 8001ba0:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM5 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001ba2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001ba4:	4a23      	ldr	r2, [pc, #140]	@ (8001c34 <HAL_InitTick+0xe4>)
 8001ba6:	fba2 2303 	umull	r2, r3, r2, r3
 8001baa:	0c9b      	lsrs	r3, r3, #18
 8001bac:	3b01      	subs	r3, #1
 8001bae:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM5 */
  htim5.Instance = TIM5;
 8001bb0:	4b21      	ldr	r3, [pc, #132]	@ (8001c38 <HAL_InitTick+0xe8>)
 8001bb2:	4a22      	ldr	r2, [pc, #136]	@ (8001c3c <HAL_InitTick+0xec>)
 8001bb4:	601a      	str	r2, [r3, #0]
  + Period = [(TIM5CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim5.Init.Period = (1000000U / 1000U) - 1U;
 8001bb6:	4b20      	ldr	r3, [pc, #128]	@ (8001c38 <HAL_InitTick+0xe8>)
 8001bb8:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001bbc:	60da      	str	r2, [r3, #12]
  htim5.Init.Prescaler = uwPrescalerValue;
 8001bbe:	4a1e      	ldr	r2, [pc, #120]	@ (8001c38 <HAL_InitTick+0xe8>)
 8001bc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001bc2:	6053      	str	r3, [r2, #4]
  htim5.Init.ClockDivision = 0;
 8001bc4:	4b1c      	ldr	r3, [pc, #112]	@ (8001c38 <HAL_InitTick+0xe8>)
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	611a      	str	r2, [r3, #16]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bca:	4b1b      	ldr	r3, [pc, #108]	@ (8001c38 <HAL_InitTick+0xe8>)
 8001bcc:	2200      	movs	r2, #0
 8001bce:	609a      	str	r2, [r3, #8]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bd0:	4b19      	ldr	r3, [pc, #100]	@ (8001c38 <HAL_InitTick+0xe8>)
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim5);
 8001bd6:	4818      	ldr	r0, [pc, #96]	@ (8001c38 <HAL_InitTick+0xe8>)
 8001bd8:	f005 fa28 	bl	800702c <HAL_TIM_Base_Init>
 8001bdc:	4603      	mov	r3, r0
 8001bde:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001be2:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001be6:	2b00      	cmp	r3, #0
 8001be8:	d11b      	bne.n	8001c22 <HAL_InitTick+0xd2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim5);
 8001bea:	4813      	ldr	r0, [pc, #76]	@ (8001c38 <HAL_InitTick+0xe8>)
 8001bec:	f005 fade 	bl	80071ac <HAL_TIM_Base_Start_IT>
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001bf6:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d111      	bne.n	8001c22 <HAL_InitTick+0xd2>
    {
    /* Enable the TIM5 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8001bfe:	2032      	movs	r0, #50	@ 0x32
 8001c00:	f002 f82c 	bl	8003c5c <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	2b0f      	cmp	r3, #15
 8001c08:	d808      	bhi.n	8001c1c <HAL_InitTick+0xcc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM5_IRQn, TickPriority, 0U);
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	6879      	ldr	r1, [r7, #4]
 8001c0e:	2032      	movs	r0, #50	@ 0x32
 8001c10:	f002 f808 	bl	8003c24 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001c14:	4a0a      	ldr	r2, [pc, #40]	@ (8001c40 <HAL_InitTick+0xf0>)
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	6013      	str	r3, [r2, #0]
 8001c1a:	e002      	b.n	8001c22 <HAL_InitTick+0xd2>
      }
      else
      {
        status = HAL_ERROR;
 8001c1c:	2301      	movs	r3, #1
 8001c1e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001c22:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001c26:	4618      	mov	r0, r3
 8001c28:	3738      	adds	r7, #56	@ 0x38
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bd80      	pop	{r7, pc}
 8001c2e:	bf00      	nop
 8001c30:	40021000 	.word	0x40021000
 8001c34:	431bde83 	.word	0x431bde83
 8001c38:	200004a0 	.word	0x200004a0
 8001c3c:	40000c00 	.word	0x40000c00
 8001c40:	20000128 	.word	0x20000128

08001c44 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c44:	b480      	push	{r7}
 8001c46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001c48:	bf00      	nop
 8001c4a:	e7fd      	b.n	8001c48 <NMI_Handler+0x4>

08001c4c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c4c:	b480      	push	{r7}
 8001c4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c50:	bf00      	nop
 8001c52:	e7fd      	b.n	8001c50 <HardFault_Handler+0x4>

08001c54 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c54:	b480      	push	{r7}
 8001c56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c58:	bf00      	nop
 8001c5a:	e7fd      	b.n	8001c58 <MemManage_Handler+0x4>

08001c5c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c5c:	b480      	push	{r7}
 8001c5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c60:	bf00      	nop
 8001c62:	e7fd      	b.n	8001c60 <BusFault_Handler+0x4>

08001c64 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c64:	b480      	push	{r7}
 8001c66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c68:	bf00      	nop
 8001c6a:	e7fd      	b.n	8001c68 <UsageFault_Handler+0x4>

08001c6c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c6c:	b480      	push	{r7}
 8001c6e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c70:	bf00      	nop
 8001c72:	46bd      	mov	sp, r7
 8001c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c78:	4770      	bx	lr
	...

08001c7c <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8001c7c:	b580      	push	{r7, lr}
 8001c7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8001c80:	4802      	ldr	r0, [pc, #8]	@ (8001c8c <DMA1_Channel4_IRQHandler+0x10>)
 8001c82:	f002 fa30 	bl	80040e6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8001c86:	bf00      	nop
 8001c88:	bd80      	pop	{r7, pc}
 8001c8a:	bf00      	nop
 8001c8c:	20000458 	.word	0x20000458

08001c90 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001c94:	4802      	ldr	r0, [pc, #8]	@ (8001ca0 <DMA1_Channel6_IRQHandler+0x10>)
 8001c96:	f002 fa26 	bl	80040e6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8001c9a:	bf00      	nop
 8001c9c:	bd80      	pop	{r7, pc}
 8001c9e:	bf00      	nop
 8001ca0:	20000610 	.word	0x20000610

08001ca4 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8001ca8:	4802      	ldr	r0, [pc, #8]	@ (8001cb4 <DMA1_Channel7_IRQHandler+0x10>)
 8001caa:	f002 fa1c 	bl	80040e6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8001cae:	bf00      	nop
 8001cb0:	bd80      	pop	{r7, pc}
 8001cb2:	bf00      	nop
 8001cb4:	20000658 	.word	0x20000658

08001cb8 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(ADC_BUSY_Pin);
 8001cbc:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8001cc0:	f002 fda6 	bl	8004810 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001cc4:	bf00      	nop
 8001cc6:	bd80      	pop	{r7, pc}

08001cc8 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8001ccc:	4802      	ldr	r0, [pc, #8]	@ (8001cd8 <SPI2_IRQHandler+0x10>)
 8001cce:	f004 fdf1 	bl	80068b4 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8001cd2:	bf00      	nop
 8001cd4:	bd80      	pop	{r7, pc}
 8001cd6:	bf00      	nop
 8001cd8:	20000390 	.word	0x20000390

08001cdc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001ce0:	4802      	ldr	r0, [pc, #8]	@ (8001cec <USART2_IRQHandler+0x10>)
 8001ce2:	f006 fb3b 	bl	800835c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001ce6:	bf00      	nop
 8001ce8:	bd80      	pop	{r7, pc}
 8001cea:	bf00      	nop
 8001cec:	20000588 	.word	0x20000588

08001cf0 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8001cf4:	4802      	ldr	r0, [pc, #8]	@ (8001d00 <TIM5_IRQHandler+0x10>)
 8001cf6:	f005 fb2a 	bl	800734e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8001cfa:	bf00      	nop
 8001cfc:	bd80      	pop	{r7, pc}
 8001cfe:	bf00      	nop
 8001d00:	200004a0 	.word	0x200004a0

08001d04 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001d04:	b480      	push	{r7}
 8001d06:	af00      	add	r7, sp, #0
  return 1;
 8001d08:	2301      	movs	r3, #1
}
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d12:	4770      	bx	lr

08001d14 <_kill>:

int _kill(int pid, int sig)
{
 8001d14:	b580      	push	{r7, lr}
 8001d16:	b082      	sub	sp, #8
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	6078      	str	r0, [r7, #4]
 8001d1c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001d1e:	f00b fe6b 	bl	800d9f8 <__errno>
 8001d22:	4603      	mov	r3, r0
 8001d24:	2216      	movs	r2, #22
 8001d26:	601a      	str	r2, [r3, #0]
  return -1;
 8001d28:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	3708      	adds	r7, #8
 8001d30:	46bd      	mov	sp, r7
 8001d32:	bd80      	pop	{r7, pc}

08001d34 <_exit>:

void _exit (int status)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b082      	sub	sp, #8
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001d3c:	f04f 31ff 	mov.w	r1, #4294967295
 8001d40:	6878      	ldr	r0, [r7, #4]
 8001d42:	f7ff ffe7 	bl	8001d14 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001d46:	bf00      	nop
 8001d48:	e7fd      	b.n	8001d46 <_exit+0x12>

08001d4a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001d4a:	b580      	push	{r7, lr}
 8001d4c:	b086      	sub	sp, #24
 8001d4e:	af00      	add	r7, sp, #0
 8001d50:	60f8      	str	r0, [r7, #12]
 8001d52:	60b9      	str	r1, [r7, #8]
 8001d54:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d56:	2300      	movs	r3, #0
 8001d58:	617b      	str	r3, [r7, #20]
 8001d5a:	e00a      	b.n	8001d72 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001d5c:	f3af 8000 	nop.w
 8001d60:	4601      	mov	r1, r0
 8001d62:	68bb      	ldr	r3, [r7, #8]
 8001d64:	1c5a      	adds	r2, r3, #1
 8001d66:	60ba      	str	r2, [r7, #8]
 8001d68:	b2ca      	uxtb	r2, r1
 8001d6a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d6c:	697b      	ldr	r3, [r7, #20]
 8001d6e:	3301      	adds	r3, #1
 8001d70:	617b      	str	r3, [r7, #20]
 8001d72:	697a      	ldr	r2, [r7, #20]
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	429a      	cmp	r2, r3
 8001d78:	dbf0      	blt.n	8001d5c <_read+0x12>
  }

  return len;
 8001d7a:	687b      	ldr	r3, [r7, #4]
}
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	3718      	adds	r7, #24
 8001d80:	46bd      	mov	sp, r7
 8001d82:	bd80      	pop	{r7, pc}

08001d84 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b086      	sub	sp, #24
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	60f8      	str	r0, [r7, #12]
 8001d8c:	60b9      	str	r1, [r7, #8]
 8001d8e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d90:	2300      	movs	r3, #0
 8001d92:	617b      	str	r3, [r7, #20]
 8001d94:	e009      	b.n	8001daa <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001d96:	68bb      	ldr	r3, [r7, #8]
 8001d98:	1c5a      	adds	r2, r3, #1
 8001d9a:	60ba      	str	r2, [r7, #8]
 8001d9c:	781b      	ldrb	r3, [r3, #0]
 8001d9e:	4618      	mov	r0, r3
 8001da0:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001da4:	697b      	ldr	r3, [r7, #20]
 8001da6:	3301      	adds	r3, #1
 8001da8:	617b      	str	r3, [r7, #20]
 8001daa:	697a      	ldr	r2, [r7, #20]
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	429a      	cmp	r2, r3
 8001db0:	dbf1      	blt.n	8001d96 <_write+0x12>
  }
  return len;
 8001db2:	687b      	ldr	r3, [r7, #4]
}
 8001db4:	4618      	mov	r0, r3
 8001db6:	3718      	adds	r7, #24
 8001db8:	46bd      	mov	sp, r7
 8001dba:	bd80      	pop	{r7, pc}

08001dbc <_close>:

int _close(int file)
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	b083      	sub	sp, #12
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001dc4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001dc8:	4618      	mov	r0, r3
 8001dca:	370c      	adds	r7, #12
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd2:	4770      	bx	lr

08001dd4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001dd4:	b480      	push	{r7}
 8001dd6:	b083      	sub	sp, #12
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	6078      	str	r0, [r7, #4]
 8001ddc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001dde:	683b      	ldr	r3, [r7, #0]
 8001de0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001de4:	605a      	str	r2, [r3, #4]
  return 0;
 8001de6:	2300      	movs	r3, #0
}
 8001de8:	4618      	mov	r0, r3
 8001dea:	370c      	adds	r7, #12
 8001dec:	46bd      	mov	sp, r7
 8001dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df2:	4770      	bx	lr

08001df4 <_isatty>:

int _isatty(int file)
{
 8001df4:	b480      	push	{r7}
 8001df6:	b083      	sub	sp, #12
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001dfc:	2301      	movs	r3, #1
}
 8001dfe:	4618      	mov	r0, r3
 8001e00:	370c      	adds	r7, #12
 8001e02:	46bd      	mov	sp, r7
 8001e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e08:	4770      	bx	lr

08001e0a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001e0a:	b480      	push	{r7}
 8001e0c:	b085      	sub	sp, #20
 8001e0e:	af00      	add	r7, sp, #0
 8001e10:	60f8      	str	r0, [r7, #12]
 8001e12:	60b9      	str	r1, [r7, #8]
 8001e14:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001e16:	2300      	movs	r3, #0
}
 8001e18:	4618      	mov	r0, r3
 8001e1a:	3714      	adds	r7, #20
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e22:	4770      	bx	lr

08001e24 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b086      	sub	sp, #24
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001e2c:	4a14      	ldr	r2, [pc, #80]	@ (8001e80 <_sbrk+0x5c>)
 8001e2e:	4b15      	ldr	r3, [pc, #84]	@ (8001e84 <_sbrk+0x60>)
 8001e30:	1ad3      	subs	r3, r2, r3
 8001e32:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001e34:	697b      	ldr	r3, [r7, #20]
 8001e36:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e38:	4b13      	ldr	r3, [pc, #76]	@ (8001e88 <_sbrk+0x64>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d102      	bne.n	8001e46 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e40:	4b11      	ldr	r3, [pc, #68]	@ (8001e88 <_sbrk+0x64>)
 8001e42:	4a12      	ldr	r2, [pc, #72]	@ (8001e8c <_sbrk+0x68>)
 8001e44:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e46:	4b10      	ldr	r3, [pc, #64]	@ (8001e88 <_sbrk+0x64>)
 8001e48:	681a      	ldr	r2, [r3, #0]
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	4413      	add	r3, r2
 8001e4e:	693a      	ldr	r2, [r7, #16]
 8001e50:	429a      	cmp	r2, r3
 8001e52:	d207      	bcs.n	8001e64 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001e54:	f00b fdd0 	bl	800d9f8 <__errno>
 8001e58:	4603      	mov	r3, r0
 8001e5a:	220c      	movs	r2, #12
 8001e5c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001e5e:	f04f 33ff 	mov.w	r3, #4294967295
 8001e62:	e009      	b.n	8001e78 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001e64:	4b08      	ldr	r3, [pc, #32]	@ (8001e88 <_sbrk+0x64>)
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001e6a:	4b07      	ldr	r3, [pc, #28]	@ (8001e88 <_sbrk+0x64>)
 8001e6c:	681a      	ldr	r2, [r3, #0]
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	4413      	add	r3, r2
 8001e72:	4a05      	ldr	r2, [pc, #20]	@ (8001e88 <_sbrk+0x64>)
 8001e74:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001e76:	68fb      	ldr	r3, [r7, #12]
}
 8001e78:	4618      	mov	r0, r3
 8001e7a:	3718      	adds	r7, #24
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	bd80      	pop	{r7, pc}
 8001e80:	20018000 	.word	0x20018000
 8001e84:	00000400 	.word	0x00000400
 8001e88:	200004ec 	.word	0x200004ec
 8001e8c:	20003590 	.word	0x20003590

08001e90 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001e90:	b480      	push	{r7}
 8001e92:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001e94:	4b06      	ldr	r3, [pc, #24]	@ (8001eb0 <SystemInit+0x20>)
 8001e96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001e9a:	4a05      	ldr	r2, [pc, #20]	@ (8001eb0 <SystemInit+0x20>)
 8001e9c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001ea0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001ea4:	bf00      	nop
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eac:	4770      	bx	lr
 8001eae:	bf00      	nop
 8001eb0:	e000ed00 	.word	0xe000ed00

08001eb4 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim6;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b08e      	sub	sp, #56	@ 0x38
 8001eb8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001eba:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	601a      	str	r2, [r3, #0]
 8001ec2:	605a      	str	r2, [r3, #4]
 8001ec4:	609a      	str	r2, [r3, #8]
 8001ec6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ec8:	f107 031c 	add.w	r3, r7, #28
 8001ecc:	2200      	movs	r2, #0
 8001ece:	601a      	str	r2, [r3, #0]
 8001ed0:	605a      	str	r2, [r3, #4]
 8001ed2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ed4:	463b      	mov	r3, r7
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	601a      	str	r2, [r3, #0]
 8001eda:	605a      	str	r2, [r3, #4]
 8001edc:	609a      	str	r2, [r3, #8]
 8001ede:	60da      	str	r2, [r3, #12]
 8001ee0:	611a      	str	r2, [r3, #16]
 8001ee2:	615a      	str	r2, [r3, #20]
 8001ee4:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001ee6:	4b2c      	ldr	r3, [pc, #176]	@ (8001f98 <MX_TIM2_Init+0xe4>)
 8001ee8:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001eec:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001eee:	4b2a      	ldr	r3, [pc, #168]	@ (8001f98 <MX_TIM2_Init+0xe4>)
 8001ef0:	2200      	movs	r2, #0
 8001ef2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ef4:	4b28      	ldr	r3, [pc, #160]	@ (8001f98 <MX_TIM2_Init+0xe4>)
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001efa:	4b27      	ldr	r3, [pc, #156]	@ (8001f98 <MX_TIM2_Init+0xe4>)
 8001efc:	f04f 32ff 	mov.w	r2, #4294967295
 8001f00:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f02:	4b25      	ldr	r3, [pc, #148]	@ (8001f98 <MX_TIM2_Init+0xe4>)
 8001f04:	2200      	movs	r2, #0
 8001f06:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f08:	4b23      	ldr	r3, [pc, #140]	@ (8001f98 <MX_TIM2_Init+0xe4>)
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001f0e:	4822      	ldr	r0, [pc, #136]	@ (8001f98 <MX_TIM2_Init+0xe4>)
 8001f10:	f005 f88c 	bl	800702c <HAL_TIM_Base_Init>
 8001f14:	4603      	mov	r3, r0
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d001      	beq.n	8001f1e <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8001f1a:	f7ff fb2b 	bl	8001574 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f1e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001f22:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001f24:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001f28:	4619      	mov	r1, r3
 8001f2a:	481b      	ldr	r0, [pc, #108]	@ (8001f98 <MX_TIM2_Init+0xe4>)
 8001f2c:	f005 fb90 	bl	8007650 <HAL_TIM_ConfigClockSource>
 8001f30:	4603      	mov	r3, r0
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d001      	beq.n	8001f3a <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8001f36:	f7ff fb1d 	bl	8001574 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 8001f3a:	4817      	ldr	r0, [pc, #92]	@ (8001f98 <MX_TIM2_Init+0xe4>)
 8001f3c:	f005 f9a6 	bl	800728c <HAL_TIM_OC_Init>
 8001f40:	4603      	mov	r3, r0
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d001      	beq.n	8001f4a <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8001f46:	f7ff fb15 	bl	8001574 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f4e:	2300      	movs	r3, #0
 8001f50:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001f52:	f107 031c 	add.w	r3, r7, #28
 8001f56:	4619      	mov	r1, r3
 8001f58:	480f      	ldr	r0, [pc, #60]	@ (8001f98 <MX_TIM2_Init+0xe4>)
 8001f5a:	f006 f881 	bl	8008060 <HAL_TIMEx_MasterConfigSynchronization>
 8001f5e:	4603      	mov	r3, r0
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d001      	beq.n	8001f68 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8001f64:	f7ff fb06 	bl	8001574 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8001f68:	2300      	movs	r3, #0
 8001f6a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f70:	2300      	movs	r3, #0
 8001f72:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001f74:	2300      	movs	r3, #0
 8001f76:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001f78:	463b      	mov	r3, r7
 8001f7a:	2200      	movs	r2, #0
 8001f7c:	4619      	mov	r1, r3
 8001f7e:	4806      	ldr	r0, [pc, #24]	@ (8001f98 <MX_TIM2_Init+0xe4>)
 8001f80:	f005 faec 	bl	800755c <HAL_TIM_OC_ConfigChannel>
 8001f84:	4603      	mov	r3, r0
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d001      	beq.n	8001f8e <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8001f8a:	f7ff faf3 	bl	8001574 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001f8e:	bf00      	nop
 8001f90:	3738      	adds	r7, #56	@ 0x38
 8001f92:	46bd      	mov	sp, r7
 8001f94:	bd80      	pop	{r7, pc}
 8001f96:	bf00      	nop
 8001f98:	200004f0 	.word	0x200004f0

08001f9c <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b084      	sub	sp, #16
 8001fa0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001fa2:	1d3b      	adds	r3, r7, #4
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	601a      	str	r2, [r3, #0]
 8001fa8:	605a      	str	r2, [r3, #4]
 8001faa:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001fac:	4b14      	ldr	r3, [pc, #80]	@ (8002000 <MX_TIM6_Init+0x64>)
 8001fae:	4a15      	ldr	r2, [pc, #84]	@ (8002004 <MX_TIM6_Init+0x68>)
 8001fb0:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 80-1;
 8001fb2:	4b13      	ldr	r3, [pc, #76]	@ (8002000 <MX_TIM6_Init+0x64>)
 8001fb4:	224f      	movs	r2, #79	@ 0x4f
 8001fb6:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001fb8:	4b11      	ldr	r3, [pc, #68]	@ (8002000 <MX_TIM6_Init+0x64>)
 8001fba:	2200      	movs	r2, #0
 8001fbc:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1000-1;
 8001fbe:	4b10      	ldr	r3, [pc, #64]	@ (8002000 <MX_TIM6_Init+0x64>)
 8001fc0:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001fc4:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001fc6:	4b0e      	ldr	r3, [pc, #56]	@ (8002000 <MX_TIM6_Init+0x64>)
 8001fc8:	2200      	movs	r2, #0
 8001fca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001fcc:	480c      	ldr	r0, [pc, #48]	@ (8002000 <MX_TIM6_Init+0x64>)
 8001fce:	f005 f82d 	bl	800702c <HAL_TIM_Base_Init>
 8001fd2:	4603      	mov	r3, r0
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d001      	beq.n	8001fdc <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8001fd8:	f7ff facc 	bl	8001574 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001fdc:	2300      	movs	r3, #0
 8001fde:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001fe0:	2300      	movs	r3, #0
 8001fe2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001fe4:	1d3b      	adds	r3, r7, #4
 8001fe6:	4619      	mov	r1, r3
 8001fe8:	4805      	ldr	r0, [pc, #20]	@ (8002000 <MX_TIM6_Init+0x64>)
 8001fea:	f006 f839 	bl	8008060 <HAL_TIMEx_MasterConfigSynchronization>
 8001fee:	4603      	mov	r3, r0
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d001      	beq.n	8001ff8 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8001ff4:	f7ff fabe 	bl	8001574 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001ff8:	bf00      	nop
 8001ffa:	3710      	adds	r7, #16
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	bd80      	pop	{r7, pc}
 8002000:	2000053c 	.word	0x2000053c
 8002004:	40001000 	.word	0x40001000

08002008 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002008:	b480      	push	{r7}
 800200a:	b085      	sub	sp, #20
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002018:	d10c      	bne.n	8002034 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800201a:	4b12      	ldr	r3, [pc, #72]	@ (8002064 <HAL_TIM_Base_MspInit+0x5c>)
 800201c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800201e:	4a11      	ldr	r2, [pc, #68]	@ (8002064 <HAL_TIM_Base_MspInit+0x5c>)
 8002020:	f043 0301 	orr.w	r3, r3, #1
 8002024:	6593      	str	r3, [r2, #88]	@ 0x58
 8002026:	4b0f      	ldr	r3, [pc, #60]	@ (8002064 <HAL_TIM_Base_MspInit+0x5c>)
 8002028:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800202a:	f003 0301 	and.w	r3, r3, #1
 800202e:	60fb      	str	r3, [r7, #12]
 8002030:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM6_CLK_ENABLE();
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8002032:	e010      	b.n	8002056 <HAL_TIM_Base_MspInit+0x4e>
  else if(tim_baseHandle->Instance==TIM6)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	4a0b      	ldr	r2, [pc, #44]	@ (8002068 <HAL_TIM_Base_MspInit+0x60>)
 800203a:	4293      	cmp	r3, r2
 800203c:	d10b      	bne.n	8002056 <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM6_CLK_ENABLE();
 800203e:	4b09      	ldr	r3, [pc, #36]	@ (8002064 <HAL_TIM_Base_MspInit+0x5c>)
 8002040:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002042:	4a08      	ldr	r2, [pc, #32]	@ (8002064 <HAL_TIM_Base_MspInit+0x5c>)
 8002044:	f043 0310 	orr.w	r3, r3, #16
 8002048:	6593      	str	r3, [r2, #88]	@ 0x58
 800204a:	4b06      	ldr	r3, [pc, #24]	@ (8002064 <HAL_TIM_Base_MspInit+0x5c>)
 800204c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800204e:	f003 0310 	and.w	r3, r3, #16
 8002052:	60bb      	str	r3, [r7, #8]
 8002054:	68bb      	ldr	r3, [r7, #8]
}
 8002056:	bf00      	nop
 8002058:	3714      	adds	r7, #20
 800205a:	46bd      	mov	sp, r7
 800205c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002060:	4770      	bx	lr
 8002062:	bf00      	nop
 8002064:	40021000 	.word	0x40021000
 8002068:	40001000 	.word	0x40001000

0800206c <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800206c:	b580      	push	{r7, lr}
 800206e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002070:	4b14      	ldr	r3, [pc, #80]	@ (80020c4 <MX_USART2_UART_Init+0x58>)
 8002072:	4a15      	ldr	r2, [pc, #84]	@ (80020c8 <MX_USART2_UART_Init+0x5c>)
 8002074:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002076:	4b13      	ldr	r3, [pc, #76]	@ (80020c4 <MX_USART2_UART_Init+0x58>)
 8002078:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800207c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800207e:	4b11      	ldr	r3, [pc, #68]	@ (80020c4 <MX_USART2_UART_Init+0x58>)
 8002080:	2200      	movs	r2, #0
 8002082:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002084:	4b0f      	ldr	r3, [pc, #60]	@ (80020c4 <MX_USART2_UART_Init+0x58>)
 8002086:	2200      	movs	r2, #0
 8002088:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800208a:	4b0e      	ldr	r3, [pc, #56]	@ (80020c4 <MX_USART2_UART_Init+0x58>)
 800208c:	2200      	movs	r2, #0
 800208e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002090:	4b0c      	ldr	r3, [pc, #48]	@ (80020c4 <MX_USART2_UART_Init+0x58>)
 8002092:	220c      	movs	r2, #12
 8002094:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002096:	4b0b      	ldr	r3, [pc, #44]	@ (80020c4 <MX_USART2_UART_Init+0x58>)
 8002098:	2200      	movs	r2, #0
 800209a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800209c:	4b09      	ldr	r3, [pc, #36]	@ (80020c4 <MX_USART2_UART_Init+0x58>)
 800209e:	2200      	movs	r2, #0
 80020a0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80020a2:	4b08      	ldr	r3, [pc, #32]	@ (80020c4 <MX_USART2_UART_Init+0x58>)
 80020a4:	2200      	movs	r2, #0
 80020a6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80020a8:	4b06      	ldr	r3, [pc, #24]	@ (80020c4 <MX_USART2_UART_Init+0x58>)
 80020aa:	2200      	movs	r2, #0
 80020ac:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80020ae:	4805      	ldr	r0, [pc, #20]	@ (80020c4 <MX_USART2_UART_Init+0x58>)
 80020b0:	f006 f87c 	bl	80081ac <HAL_UART_Init>
 80020b4:	4603      	mov	r3, r0
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d001      	beq.n	80020be <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80020ba:	f7ff fa5b 	bl	8001574 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80020be:	bf00      	nop
 80020c0:	bd80      	pop	{r7, pc}
 80020c2:	bf00      	nop
 80020c4:	20000588 	.word	0x20000588
 80020c8:	40004400 	.word	0x40004400

080020cc <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b0ac      	sub	sp, #176	@ 0xb0
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020d4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 80020d8:	2200      	movs	r2, #0
 80020da:	601a      	str	r2, [r3, #0]
 80020dc:	605a      	str	r2, [r3, #4]
 80020de:	609a      	str	r2, [r3, #8]
 80020e0:	60da      	str	r2, [r3, #12]
 80020e2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80020e4:	f107 0314 	add.w	r3, r7, #20
 80020e8:	2288      	movs	r2, #136	@ 0x88
 80020ea:	2100      	movs	r1, #0
 80020ec:	4618      	mov	r0, r3
 80020ee:	f00b fb6e 	bl	800d7ce <memset>
  if(uartHandle->Instance==USART2)
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	4a4b      	ldr	r2, [pc, #300]	@ (8002224 <HAL_UART_MspInit+0x158>)
 80020f8:	4293      	cmp	r3, r2
 80020fa:	f040 808e 	bne.w	800221a <HAL_UART_MspInit+0x14e>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80020fe:	2302      	movs	r3, #2
 8002100:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002102:	2300      	movs	r3, #0
 8002104:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002106:	f107 0314 	add.w	r3, r7, #20
 800210a:	4618      	mov	r0, r3
 800210c:	f003 fa2e 	bl	800556c <HAL_RCCEx_PeriphCLKConfig>
 8002110:	4603      	mov	r3, r0
 8002112:	2b00      	cmp	r3, #0
 8002114:	d001      	beq.n	800211a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8002116:	f7ff fa2d 	bl	8001574 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800211a:	4b43      	ldr	r3, [pc, #268]	@ (8002228 <HAL_UART_MspInit+0x15c>)
 800211c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800211e:	4a42      	ldr	r2, [pc, #264]	@ (8002228 <HAL_UART_MspInit+0x15c>)
 8002120:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002124:	6593      	str	r3, [r2, #88]	@ 0x58
 8002126:	4b40      	ldr	r3, [pc, #256]	@ (8002228 <HAL_UART_MspInit+0x15c>)
 8002128:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800212a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800212e:	613b      	str	r3, [r7, #16]
 8002130:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002132:	4b3d      	ldr	r3, [pc, #244]	@ (8002228 <HAL_UART_MspInit+0x15c>)
 8002134:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002136:	4a3c      	ldr	r2, [pc, #240]	@ (8002228 <HAL_UART_MspInit+0x15c>)
 8002138:	f043 0301 	orr.w	r3, r3, #1
 800213c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800213e:	4b3a      	ldr	r3, [pc, #232]	@ (8002228 <HAL_UART_MspInit+0x15c>)
 8002140:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002142:	f003 0301 	and.w	r3, r3, #1
 8002146:	60fb      	str	r3, [r7, #12]
 8002148:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800214a:	230c      	movs	r3, #12
 800214c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002150:	2302      	movs	r3, #2
 8002152:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002156:	2300      	movs	r3, #0
 8002158:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800215c:	2303      	movs	r3, #3
 800215e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002162:	2307      	movs	r3, #7
 8002164:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002168:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800216c:	4619      	mov	r1, r3
 800216e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002172:	f002 f897 	bl	80042a4 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8002176:	4b2d      	ldr	r3, [pc, #180]	@ (800222c <HAL_UART_MspInit+0x160>)
 8002178:	4a2d      	ldr	r2, [pc, #180]	@ (8002230 <HAL_UART_MspInit+0x164>)
 800217a:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_2;
 800217c:	4b2b      	ldr	r3, [pc, #172]	@ (800222c <HAL_UART_MspInit+0x160>)
 800217e:	2202      	movs	r2, #2
 8002180:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002182:	4b2a      	ldr	r3, [pc, #168]	@ (800222c <HAL_UART_MspInit+0x160>)
 8002184:	2200      	movs	r2, #0
 8002186:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002188:	4b28      	ldr	r3, [pc, #160]	@ (800222c <HAL_UART_MspInit+0x160>)
 800218a:	2200      	movs	r2, #0
 800218c:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800218e:	4b27      	ldr	r3, [pc, #156]	@ (800222c <HAL_UART_MspInit+0x160>)
 8002190:	2280      	movs	r2, #128	@ 0x80
 8002192:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002194:	4b25      	ldr	r3, [pc, #148]	@ (800222c <HAL_UART_MspInit+0x160>)
 8002196:	2200      	movs	r2, #0
 8002198:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800219a:	4b24      	ldr	r3, [pc, #144]	@ (800222c <HAL_UART_MspInit+0x160>)
 800219c:	2200      	movs	r2, #0
 800219e:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 80021a0:	4b22      	ldr	r3, [pc, #136]	@ (800222c <HAL_UART_MspInit+0x160>)
 80021a2:	2200      	movs	r2, #0
 80021a4:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80021a6:	4b21      	ldr	r3, [pc, #132]	@ (800222c <HAL_UART_MspInit+0x160>)
 80021a8:	2200      	movs	r2, #0
 80021aa:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80021ac:	481f      	ldr	r0, [pc, #124]	@ (800222c <HAL_UART_MspInit+0x160>)
 80021ae:	f001 fd71 	bl	8003c94 <HAL_DMA_Init>
 80021b2:	4603      	mov	r3, r0
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d001      	beq.n	80021bc <HAL_UART_MspInit+0xf0>
    {
      Error_Handler();
 80021b8:	f7ff f9dc 	bl	8001574 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	4a1b      	ldr	r2, [pc, #108]	@ (800222c <HAL_UART_MspInit+0x160>)
 80021c0:	675a      	str	r2, [r3, #116]	@ 0x74
 80021c2:	4a1a      	ldr	r2, [pc, #104]	@ (800222c <HAL_UART_MspInit+0x160>)
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel7;
 80021c8:	4b1a      	ldr	r3, [pc, #104]	@ (8002234 <HAL_UART_MspInit+0x168>)
 80021ca:	4a1b      	ldr	r2, [pc, #108]	@ (8002238 <HAL_UART_MspInit+0x16c>)
 80021cc:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_2;
 80021ce:	4b19      	ldr	r3, [pc, #100]	@ (8002234 <HAL_UART_MspInit+0x168>)
 80021d0:	2202      	movs	r2, #2
 80021d2:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80021d4:	4b17      	ldr	r3, [pc, #92]	@ (8002234 <HAL_UART_MspInit+0x168>)
 80021d6:	2210      	movs	r2, #16
 80021d8:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80021da:	4b16      	ldr	r3, [pc, #88]	@ (8002234 <HAL_UART_MspInit+0x168>)
 80021dc:	2200      	movs	r2, #0
 80021de:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80021e0:	4b14      	ldr	r3, [pc, #80]	@ (8002234 <HAL_UART_MspInit+0x168>)
 80021e2:	2280      	movs	r2, #128	@ 0x80
 80021e4:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80021e6:	4b13      	ldr	r3, [pc, #76]	@ (8002234 <HAL_UART_MspInit+0x168>)
 80021e8:	2200      	movs	r2, #0
 80021ea:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80021ec:	4b11      	ldr	r3, [pc, #68]	@ (8002234 <HAL_UART_MspInit+0x168>)
 80021ee:	2200      	movs	r2, #0
 80021f0:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80021f2:	4b10      	ldr	r3, [pc, #64]	@ (8002234 <HAL_UART_MspInit+0x168>)
 80021f4:	2200      	movs	r2, #0
 80021f6:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80021f8:	4b0e      	ldr	r3, [pc, #56]	@ (8002234 <HAL_UART_MspInit+0x168>)
 80021fa:	2200      	movs	r2, #0
 80021fc:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80021fe:	480d      	ldr	r0, [pc, #52]	@ (8002234 <HAL_UART_MspInit+0x168>)
 8002200:	f001 fd48 	bl	8003c94 <HAL_DMA_Init>
 8002204:	4603      	mov	r3, r0
 8002206:	2b00      	cmp	r3, #0
 8002208:	d001      	beq.n	800220e <HAL_UART_MspInit+0x142>
    {
      Error_Handler();
 800220a:	f7ff f9b3 	bl	8001574 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	4a08      	ldr	r2, [pc, #32]	@ (8002234 <HAL_UART_MspInit+0x168>)
 8002212:	671a      	str	r2, [r3, #112]	@ 0x70
 8002214:	4a07      	ldr	r2, [pc, #28]	@ (8002234 <HAL_UART_MspInit+0x168>)
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800221a:	bf00      	nop
 800221c:	37b0      	adds	r7, #176	@ 0xb0
 800221e:	46bd      	mov	sp, r7
 8002220:	bd80      	pop	{r7, pc}
 8002222:	bf00      	nop
 8002224:	40004400 	.word	0x40004400
 8002228:	40021000 	.word	0x40021000
 800222c:	20000610 	.word	0x20000610
 8002230:	4002006c 	.word	0x4002006c
 8002234:	20000658 	.word	0x20000658
 8002238:	40020080 	.word	0x40020080

0800223c <UARTLog>:
extern struct adf5355_init_param hadf5355;
extern data_Collector_TypeDef* ad7676_data;
uint64_t start_time = 0;

void UARTLog(char* message)
{
 800223c:	b580      	push	{r7, lr}
 800223e:	b082      	sub	sp, #8
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)message, strlen(message), 1000);
 8002244:	6878      	ldr	r0, [r7, #4]
 8002246:	f7fe f823 	bl	8000290 <strlen>
 800224a:	4603      	mov	r3, r0
 800224c:	b29a      	uxth	r2, r3
 800224e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002252:	6879      	ldr	r1, [r7, #4]
 8002254:	4803      	ldr	r0, [pc, #12]	@ (8002264 <UARTLog+0x28>)
 8002256:	f005 fff7 	bl	8008248 <HAL_UART_Transmit>
}
 800225a:	bf00      	nop
 800225c:	3708      	adds	r7, #8
 800225e:	46bd      	mov	sp, r7
 8002260:	bd80      	pop	{r7, pc}
 8002262:	bf00      	nop
 8002264:	20000588 	.word	0x20000588

08002268 <LightLED>:

//void* SetPLL_Period(void* period_ms){
//
//}

void* LightLED(void* state){
 8002268:	b580      	push	{r7, lr}
 800226a:	b084      	sub	sp, #16
 800226c:	af00      	add	r7, sp, #0
 800226e:	6078      	str	r0, [r7, #4]
	static bool ret;
	uint8_t* value = (uint8_t*)state;
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	60fb      	str	r3, [r7, #12]
	if (*value != 0 && *value != 1) ret = false;
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	781b      	ldrb	r3, [r3, #0]
 8002278:	2b00      	cmp	r3, #0
 800227a:	d007      	beq.n	800228c <LightLED+0x24>
 800227c:	68fb      	ldr	r3, [r7, #12]
 800227e:	781b      	ldrb	r3, [r3, #0]
 8002280:	2b01      	cmp	r3, #1
 8002282:	d003      	beq.n	800228c <LightLED+0x24>
 8002284:	4b09      	ldr	r3, [pc, #36]	@ (80022ac <LightLED+0x44>)
 8002286:	2200      	movs	r2, #0
 8002288:	701a      	strb	r2, [r3, #0]
 800228a:	e00a      	b.n	80022a2 <LightLED+0x3a>
	else {
		HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, *value);
 800228c:	68fb      	ldr	r3, [r7, #12]
 800228e:	781b      	ldrb	r3, [r3, #0]
 8002290:	461a      	mov	r2, r3
 8002292:	2120      	movs	r1, #32
 8002294:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002298:	f002 faa2 	bl	80047e0 <HAL_GPIO_WritePin>
		ret = true;
 800229c:	4b03      	ldr	r3, [pc, #12]	@ (80022ac <LightLED+0x44>)
 800229e:	2201      	movs	r2, #1
 80022a0:	701a      	strb	r2, [r3, #0]
	}
	return &ret;
 80022a2:	4b02      	ldr	r3, [pc, #8]	@ (80022ac <LightLED+0x44>)
}
 80022a4:	4618      	mov	r0, r3
 80022a6:	3710      	adds	r7, #16
 80022a8:	46bd      	mov	sp, r7
 80022aa:	bd80      	pop	{r7, pc}
 80022ac:	200006a8 	.word	0x200006a8

080022b0 <ReadADC>:

void* ReadADC(void* samples){
 80022b0:	b5b0      	push	{r4, r5, r7, lr}
 80022b2:	b084      	sub	sp, #16
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
	static bool ret;
	uint16_t* value = (uint16_t*)samples;
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	60fb      	str	r3, [r7, #12]
	if (*value <= 0 && *value > ad7676_data->data_ptr_max) ret = false;
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	881b      	ldrh	r3, [r3, #0]
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	d10b      	bne.n	80022dc <ReadADC+0x2c>
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	881a      	ldrh	r2, [r3, #0]
 80022c8:	4b10      	ldr	r3, [pc, #64]	@ (800230c <ReadADC+0x5c>)
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	f8b3 3646 	ldrh.w	r3, [r3, #1606]	@ 0x646
 80022d0:	429a      	cmp	r2, r3
 80022d2:	d903      	bls.n	80022dc <ReadADC+0x2c>
 80022d4:	4b0e      	ldr	r3, [pc, #56]	@ (8002310 <ReadADC+0x60>)
 80022d6:	2200      	movs	r2, #0
 80022d8:	701a      	strb	r2, [r3, #0]
 80022da:	e012      	b.n	8002302 <ReadADC+0x52>
	else {
		ad7676_read_samples(*value);
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	881b      	ldrh	r3, [r3, #0]
 80022e0:	4618      	mov	r0, r3
 80022e2:	f000 f8e5 	bl	80024b0 <ad7676_read_samples>
		start_time = __HAL_TIM_GET_COUNTER(&htim2);
 80022e6:	4b0b      	ldr	r3, [pc, #44]	@ (8002314 <ReadADC+0x64>)
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022ec:	2200      	movs	r2, #0
 80022ee:	461c      	mov	r4, r3
 80022f0:	4615      	mov	r5, r2
 80022f2:	4b09      	ldr	r3, [pc, #36]	@ (8002318 <ReadADC+0x68>)
 80022f4:	e9c3 4500 	strd	r4, r5, [r3]
		ad7676_start_conversion();
 80022f8:	f000 f9fe 	bl	80026f8 <ad7676_start_conversion>
		ret = true;
 80022fc:	4b04      	ldr	r3, [pc, #16]	@ (8002310 <ReadADC+0x60>)
 80022fe:	2201      	movs	r2, #1
 8002300:	701a      	strb	r2, [r3, #0]
	}
	return &ret;
 8002302:	4b03      	ldr	r3, [pc, #12]	@ (8002310 <ReadADC+0x60>)
}
 8002304:	4618      	mov	r0, r3
 8002306:	3710      	adds	r7, #16
 8002308:	46bd      	mov	sp, r7
 800230a:	bdb0      	pop	{r4, r5, r7, pc}
 800230c:	200006ac 	.word	0x200006ac
 8002310:	200006a9 	.word	0x200006a9
 8002314:	200004f0 	.word	0x200004f0
 8002318:	200006a0 	.word	0x200006a0

0800231c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800231c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002354 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002320:	f7ff fdb6 	bl	8001e90 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002324:	480c      	ldr	r0, [pc, #48]	@ (8002358 <LoopForever+0x6>)
  ldr r1, =_edata
 8002326:	490d      	ldr	r1, [pc, #52]	@ (800235c <LoopForever+0xa>)
  ldr r2, =_sidata
 8002328:	4a0d      	ldr	r2, [pc, #52]	@ (8002360 <LoopForever+0xe>)
  movs r3, #0
 800232a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800232c:	e002      	b.n	8002334 <LoopCopyDataInit>

0800232e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800232e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002330:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002332:	3304      	adds	r3, #4

08002334 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002334:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002336:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002338:	d3f9      	bcc.n	800232e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800233a:	4a0a      	ldr	r2, [pc, #40]	@ (8002364 <LoopForever+0x12>)
  ldr r4, =_ebss
 800233c:	4c0a      	ldr	r4, [pc, #40]	@ (8002368 <LoopForever+0x16>)
  movs r3, #0
 800233e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002340:	e001      	b.n	8002346 <LoopFillZerobss>

08002342 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002342:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002344:	3204      	adds	r2, #4

08002346 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002346:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002348:	d3fb      	bcc.n	8002342 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800234a:	f00b fb5b 	bl	800da04 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800234e:	f7ff f869 	bl	8001424 <main>

08002352 <LoopForever>:

LoopForever:
    b LoopForever
 8002352:	e7fe      	b.n	8002352 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002354:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8002358:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800235c:	200002fc 	.word	0x200002fc
  ldr r2, =_sidata
 8002360:	08010194 	.word	0x08010194
  ldr r2, =_sbss
 8002364:	20000300 	.word	0x20000300
  ldr r4, =_ebss
 8002368:	20003590 	.word	0x20003590

0800236c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800236c:	e7fe      	b.n	800236c <ADC1_2_IRQHandler>
	...

08002370 <ad7676_init>:
uint16_t awaited_samples = 0;
static uint64_t start_time, end_time, elapsed_time = 0;


void ad7676_init(data_Collector_TypeDef** ad7676_data)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	b084      	sub	sp, #16
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]
	data_Collector_TypeDef* init_data;

	init_data = (data_Collector_TypeDef*)no_os_calloc(1, sizeof(*init_data));
 8002378:	f240 614c 	movw	r1, #1612	@ 0x64c
 800237c:	2001      	movs	r0, #1
 800237e:	f001 fab3 	bl	80038e8 <no_os_calloc>
 8002382:	60f8      	str	r0, [r7, #12]

	init_data->spi_desc = &hspi2;
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	4a0c      	ldr	r2, [pc, #48]	@ (80023b8 <ad7676_init+0x48>)
 8002388:	601a      	str	r2, [r3, #0]
	init_data->data_ptr = 0;
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	2200      	movs	r2, #0
 800238e:	f8a3 2644 	strh.w	r2, [r3, #1604]	@ 0x644
	init_data->data_ptr_max = 200;
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	22c8      	movs	r2, #200	@ 0xc8
 8002396:	f8a3 2646 	strh.w	r2, [r3, #1606]	@ 0x646
	init_data->current_channel = 0;
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	2200      	movs	r2, #0
 800239e:	f883 2648 	strb.w	r2, [r3, #1608]	@ 0x648
	init_data->num_channels = 4;
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	2204      	movs	r2, #4
 80023a6:	f883 2649 	strb.w	r2, [r3, #1609]	@ 0x649

	*ad7676_data = init_data;
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	68fa      	ldr	r2, [r7, #12]
 80023ae:	601a      	str	r2, [r3, #0]
}
 80023b0:	bf00      	nop
 80023b2:	3710      	adds	r7, #16
 80023b4:	46bd      	mov	sp, r7
 80023b6:	bd80      	pop	{r7, pc}
 80023b8:	20000390 	.word	0x20000390

080023bc <ad7676_calculate_output>:
void ad7676_spi_read(uint16_t* buf, uint8_t size){
	HAL_SPI_Receive(ad7676_data->spi_desc, (uint8_t*)buf, size, 0xFF);
//	HAL_SPI_Receive_DMA(ad7676_data->spi_desc, (uint8_t*)buf, size);
}

int ad7676_calculate_output(int32_t sample){
 80023bc:	b480      	push	{r7}
 80023be:	b085      	sub	sp, #20
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]
	int sample_voltage = (sample*10*1000)/32768;
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	f242 7210 	movw	r2, #10000	@ 0x2710
 80023ca:	fb02 f303 	mul.w	r3, r2, r3
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	da02      	bge.n	80023d8 <ad7676_calculate_output+0x1c>
 80023d2:	f503 43ff 	add.w	r3, r3, #32640	@ 0x7f80
 80023d6:	337f      	adds	r3, #127	@ 0x7f
 80023d8:	13db      	asrs	r3, r3, #15
 80023da:	60fb      	str	r3, [r7, #12]
	return sample_voltage;  //assuming range is +/-10V and REF is internal 2,5V datasheet p.23
 80023dc:	68fb      	ldr	r3, [r7, #12]
}
 80023de:	4618      	mov	r0, r3
 80023e0:	3714      	adds	r7, #20
 80023e2:	46bd      	mov	sp, r7
 80023e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e8:	4770      	bx	lr
	...

080023ec <ad7676_read_one_sample>:

void ad7676_read_one_sample(uint64_t* timer) //when BUSY goes down
{
 80023ec:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80023f0:	b082      	sub	sp, #8
 80023f2:	af00      	add	r7, sp, #0
 80023f4:	6078      	str	r0, [r7, #4]

//	(GPIOx->IDR & GPIO_Pin);
//	GPIO_TypeDef GPIOB, D0_GPIO_Port, D15_GPIO_Port
//	Pin PB3 reserved for SWD
//	int16_t sample = (GPIOB->IDR & AD7676_GPIOB_MASK) | ((GPIOC->IDR & AD7676_GPIOC_MASK) << 15);
	start_time = __HAL_TIM_GET_COUNTER(&htim2);
 80023f6:	4929      	ldr	r1, [pc, #164]	@ (800249c <ad7676_read_one_sample+0xb0>)
 80023f8:	6809      	ldr	r1, [r1, #0]
 80023fa:	6a49      	ldr	r1, [r1, #36]	@ 0x24
 80023fc:	2000      	movs	r0, #0
 80023fe:	460a      	mov	r2, r1
 8002400:	4603      	mov	r3, r0
 8002402:	4927      	ldr	r1, [pc, #156]	@ (80024a0 <ad7676_read_one_sample+0xb4>)
 8002404:	e9c1 2300 	strd	r2, r3, [r1]
//	uint16_t buf[4];
	AD7676_CS_OFF;
 8002408:	2200      	movs	r2, #0
 800240a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800240e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002412:	f002 f9e5 	bl	80047e0 <HAL_GPIO_WritePin>
//	ad7676_spi_read(&ad7676_data->data_buf[ad7676_data->data_ptr].data, 4);

	HAL_SPI_Receive_DMA(ad7676_data->spi_desc, (uint8_t*)&ad7676_data->data_buf[ad7676_data->data_ptr], 4);
 8002416:	4b23      	ldr	r3, [pc, #140]	@ (80024a4 <ad7676_read_one_sample+0xb8>)
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	6818      	ldr	r0, [r3, #0]
 800241c:	4b21      	ldr	r3, [pc, #132]	@ (80024a4 <ad7676_read_one_sample+0xb8>)
 800241e:	681a      	ldr	r2, [r3, #0]
 8002420:	4b20      	ldr	r3, [pc, #128]	@ (80024a4 <ad7676_read_one_sample+0xb8>)
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	f8b3 3644 	ldrh.w	r3, [r3, #1604]	@ 0x644
 8002428:	00db      	lsls	r3, r3, #3
 800242a:	4413      	add	r3, r2
 800242c:	3304      	adds	r3, #4
 800242e:	2204      	movs	r2, #4
 8002430:	4619      	mov	r1, r3
 8002432:	f003 ff99 	bl	8006368 <HAL_SPI_Receive_DMA>
//	}
//	memcpy(&ad7676_data->data_buf[ad7676_data->data_ptr].data, buf, 8);
//	ad7676_data->data_buf[ad7676_data->data_ptr].data = (uint64_t)buf[0]<<48 + (uint64_t)buf[1]<<32 + (uint64_t)buf[2]<<16 + (uint64_t)buf[3];
//	AD7676_CS_ON;
//	ad7676_data->data_buf[ad7676_data->data_ptr++] = sample;
	ad7676_data->data_ptr = (ad7676_data->data_ptr+1)%ad7676_data->data_ptr_max;
 8002436:	4b1b      	ldr	r3, [pc, #108]	@ (80024a4 <ad7676_read_one_sample+0xb8>)
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	f8b3 3644 	ldrh.w	r3, [r3, #1604]	@ 0x644
 800243e:	3301      	adds	r3, #1
 8002440:	4a18      	ldr	r2, [pc, #96]	@ (80024a4 <ad7676_read_one_sample+0xb8>)
 8002442:	6812      	ldr	r2, [r2, #0]
 8002444:	f8b2 2646 	ldrh.w	r2, [r2, #1606]	@ 0x646
 8002448:	fb93 f1f2 	sdiv	r1, r3, r2
 800244c:	fb01 f202 	mul.w	r2, r1, r2
 8002450:	1a9a      	subs	r2, r3, r2
 8002452:	4b14      	ldr	r3, [pc, #80]	@ (80024a4 <ad7676_read_one_sample+0xb8>)
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	b292      	uxth	r2, r2
 8002458:	f8a3 2644 	strh.w	r2, [r3, #1604]	@ 0x644
	end_time = __HAL_TIM_GET_COUNTER(&htim2);
 800245c:	4b0f      	ldr	r3, [pc, #60]	@ (800249c <ad7676_read_one_sample+0xb0>)
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002462:	2200      	movs	r2, #0
 8002464:	4698      	mov	r8, r3
 8002466:	4691      	mov	r9, r2
 8002468:	4b0f      	ldr	r3, [pc, #60]	@ (80024a8 <ad7676_read_one_sample+0xbc>)
 800246a:	e9c3 8900 	strd	r8, r9, [r3]
	elapsed_time = end_time - start_time;
 800246e:	4b0e      	ldr	r3, [pc, #56]	@ (80024a8 <ad7676_read_one_sample+0xbc>)
 8002470:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002474:	4b0a      	ldr	r3, [pc, #40]	@ (80024a0 <ad7676_read_one_sample+0xb4>)
 8002476:	e9d3 2300 	ldrd	r2, r3, [r3]
 800247a:	1a84      	subs	r4, r0, r2
 800247c:	eb61 0503 	sbc.w	r5, r1, r3
 8002480:	4b0a      	ldr	r3, [pc, #40]	@ (80024ac <ad7676_read_one_sample+0xc0>)
 8002482:	e9c3 4500 	strd	r4, r5, [r3]
	*timer = elapsed_time;
 8002486:	4b09      	ldr	r3, [pc, #36]	@ (80024ac <ad7676_read_one_sample+0xc0>)
 8002488:	e9d3 2300 	ldrd	r2, r3, [r3]
 800248c:	6879      	ldr	r1, [r7, #4]
 800248e:	e9c1 2300 	strd	r2, r3, [r1]
}
 8002492:	bf00      	nop
 8002494:	3708      	adds	r7, #8
 8002496:	46bd      	mov	sp, r7
 8002498:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800249c:	200004f0 	.word	0x200004f0
 80024a0:	200006b8 	.word	0x200006b8
 80024a4:	200006ac 	.word	0x200006ac
 80024a8:	200006c0 	.word	0x200006c0
 80024ac:	200006c8 	.word	0x200006c8

080024b0 <ad7676_read_samples>:

void ad7676_read_samples(uint16_t samples){
 80024b0:	b480      	push	{r7}
 80024b2:	b083      	sub	sp, #12
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	4603      	mov	r3, r0
 80024b8:	80fb      	strh	r3, [r7, #6]
	awaited_samples = samples;
 80024ba:	4a06      	ldr	r2, [pc, #24]	@ (80024d4 <ad7676_read_samples+0x24>)
 80024bc:	88fb      	ldrh	r3, [r7, #6]
 80024be:	8013      	strh	r3, [r2, #0]
	collect_data = true;
 80024c0:	4b05      	ldr	r3, [pc, #20]	@ (80024d8 <ad7676_read_samples+0x28>)
 80024c2:	2201      	movs	r2, #1
 80024c4:	701a      	strb	r2, [r3, #0]
}
 80024c6:	bf00      	nop
 80024c8:	370c      	adds	r7, #12
 80024ca:	46bd      	mov	sp, r7
 80024cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d0:	4770      	bx	lr
 80024d2:	bf00      	nop
 80024d4:	200006b2 	.word	0x200006b2
 80024d8:	200006b0 	.word	0x200006b0

080024dc <ad7676_display_samples>:

void ad7676_read_continuous(bool enable){
	continuous_mode = enable;
}

void ad7676_display_samples(uint16_t awaited_samples, uint16_t* received_samples, void (*displayFunction)(char* message)){
 80024dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80024e0:	b0a0      	sub	sp, #128	@ 0x80
 80024e2:	af06      	add	r7, sp, #24
 80024e4:	4603      	mov	r3, r0
 80024e6:	60b9      	str	r1, [r7, #8]
 80024e8:	607a      	str	r2, [r7, #4]
 80024ea:	81fb      	strh	r3, [r7, #14]
	char buffer[64];
	int v1, v2, v3, v4;
	uint16_t tmp_ptr = ad7676_data->data_ptr - awaited_samples;
 80024ec:	4b7d      	ldr	r3, [pc, #500]	@ (80026e4 <ad7676_display_samples+0x208>)
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	f8b3 2644 	ldrh.w	r2, [r3, #1604]	@ 0x644
 80024f4:	89fb      	ldrh	r3, [r7, #14]
 80024f6:	1ad3      	subs	r3, r2, r3
 80024f8:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
	collect_data = false;
 80024fc:	4b7a      	ldr	r3, [pc, #488]	@ (80026e8 <ad7676_display_samples+0x20c>)
 80024fe:	2200      	movs	r2, #0
 8002500:	701a      	strb	r2, [r3, #0]
	*received_samples = 0;
 8002502:	68bb      	ldr	r3, [r7, #8]
 8002504:	2200      	movs	r2, #0
 8002506:	801a      	strh	r2, [r3, #0]
	sprintf(buffer, "Collected samples:%d\n\rCHANNEL1 CHANNEL2 CHANNEL3 CHANNEL4\n\r", awaited_samples);
 8002508:	89fa      	ldrh	r2, [r7, #14]
 800250a:	f107 0314 	add.w	r3, r7, #20
 800250e:	4977      	ldr	r1, [pc, #476]	@ (80026ec <ad7676_display_samples+0x210>)
 8002510:	4618      	mov	r0, r3
 8002512:	f00b f8f9 	bl	800d708 <siprintf>
	displayFunction(buffer);
 8002516:	f107 0214 	add.w	r2, r7, #20
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	4610      	mov	r0, r2
 800251e:	4798      	blx	r3
	for(uint16_t i=0; i<awaited_samples; i++){
 8002520:	2300      	movs	r3, #0
 8002522:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 8002526:	e0d1      	b.n	80026cc <ad7676_display_samples+0x1f0>
		v1 = ad7676_calculate_output(ad7676_data->data_buf[(tmp_ptr + i)%ad7676_data->data_ptr_max][0]);
 8002528:	4b6e      	ldr	r3, [pc, #440]	@ (80026e4 <ad7676_display_samples+0x208>)
 800252a:	6819      	ldr	r1, [r3, #0]
 800252c:	f8b7 2064 	ldrh.w	r2, [r7, #100]	@ 0x64
 8002530:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8002534:	4413      	add	r3, r2
 8002536:	4a6b      	ldr	r2, [pc, #428]	@ (80026e4 <ad7676_display_samples+0x208>)
 8002538:	6812      	ldr	r2, [r2, #0]
 800253a:	f8b2 2646 	ldrh.w	r2, [r2, #1606]	@ 0x646
 800253e:	fb93 f0f2 	sdiv	r0, r3, r2
 8002542:	fb00 f202 	mul.w	r2, r0, r2
 8002546:	1a9b      	subs	r3, r3, r2
 8002548:	00db      	lsls	r3, r3, #3
 800254a:	440b      	add	r3, r1
 800254c:	889b      	ldrh	r3, [r3, #4]
 800254e:	4618      	mov	r0, r3
 8002550:	f7ff ff34 	bl	80023bc <ad7676_calculate_output>
 8002554:	6638      	str	r0, [r7, #96]	@ 0x60
		v2 = ad7676_calculate_output(ad7676_data->data_buf[(tmp_ptr + i)%ad7676_data->data_ptr_max][1]);
 8002556:	4b63      	ldr	r3, [pc, #396]	@ (80026e4 <ad7676_display_samples+0x208>)
 8002558:	6819      	ldr	r1, [r3, #0]
 800255a:	f8b7 2064 	ldrh.w	r2, [r7, #100]	@ 0x64
 800255e:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8002562:	4413      	add	r3, r2
 8002564:	4a5f      	ldr	r2, [pc, #380]	@ (80026e4 <ad7676_display_samples+0x208>)
 8002566:	6812      	ldr	r2, [r2, #0]
 8002568:	f8b2 2646 	ldrh.w	r2, [r2, #1606]	@ 0x646
 800256c:	fb93 f0f2 	sdiv	r0, r3, r2
 8002570:	fb00 f202 	mul.w	r2, r0, r2
 8002574:	1a9b      	subs	r3, r3, r2
 8002576:	00db      	lsls	r3, r3, #3
 8002578:	440b      	add	r3, r1
 800257a:	88db      	ldrh	r3, [r3, #6]
 800257c:	4618      	mov	r0, r3
 800257e:	f7ff ff1d 	bl	80023bc <ad7676_calculate_output>
 8002582:	65f8      	str	r0, [r7, #92]	@ 0x5c
		v3 = ad7676_calculate_output(ad7676_data->data_buf[(tmp_ptr + i)%ad7676_data->data_ptr_max][2]);
 8002584:	4b57      	ldr	r3, [pc, #348]	@ (80026e4 <ad7676_display_samples+0x208>)
 8002586:	6819      	ldr	r1, [r3, #0]
 8002588:	f8b7 2064 	ldrh.w	r2, [r7, #100]	@ 0x64
 800258c:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8002590:	4413      	add	r3, r2
 8002592:	4a54      	ldr	r2, [pc, #336]	@ (80026e4 <ad7676_display_samples+0x208>)
 8002594:	6812      	ldr	r2, [r2, #0]
 8002596:	f8b2 2646 	ldrh.w	r2, [r2, #1606]	@ 0x646
 800259a:	fb93 f0f2 	sdiv	r0, r3, r2
 800259e:	fb00 f202 	mul.w	r2, r0, r2
 80025a2:	1a9b      	subs	r3, r3, r2
 80025a4:	00db      	lsls	r3, r3, #3
 80025a6:	440b      	add	r3, r1
 80025a8:	891b      	ldrh	r3, [r3, #8]
 80025aa:	4618      	mov	r0, r3
 80025ac:	f7ff ff06 	bl	80023bc <ad7676_calculate_output>
 80025b0:	65b8      	str	r0, [r7, #88]	@ 0x58
		v4 = ad7676_calculate_output(ad7676_data->data_buf[(tmp_ptr + i)%ad7676_data->data_ptr_max][3]);
 80025b2:	4b4c      	ldr	r3, [pc, #304]	@ (80026e4 <ad7676_display_samples+0x208>)
 80025b4:	6819      	ldr	r1, [r3, #0]
 80025b6:	f8b7 2064 	ldrh.w	r2, [r7, #100]	@ 0x64
 80025ba:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 80025be:	4413      	add	r3, r2
 80025c0:	4a48      	ldr	r2, [pc, #288]	@ (80026e4 <ad7676_display_samples+0x208>)
 80025c2:	6812      	ldr	r2, [r2, #0]
 80025c4:	f8b2 2646 	ldrh.w	r2, [r2, #1606]	@ 0x646
 80025c8:	fb93 f0f2 	sdiv	r0, r3, r2
 80025cc:	fb00 f202 	mul.w	r2, r0, r2
 80025d0:	1a9b      	subs	r3, r3, r2
 80025d2:	00db      	lsls	r3, r3, #3
 80025d4:	440b      	add	r3, r1
 80025d6:	895b      	ldrh	r3, [r3, #10]
 80025d8:	4618      	mov	r0, r3
 80025da:	f7ff feef 	bl	80023bc <ad7676_calculate_output>
 80025de:	6578      	str	r0, [r7, #84]	@ 0x54
		sprintf(buffer, "%d.%dV %d.%dV %d.%dV %d.%dV\n\r",
 80025e0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80025e2:	4a43      	ldr	r2, [pc, #268]	@ (80026f0 <ad7676_display_samples+0x214>)
 80025e4:	fb82 1203 	smull	r1, r2, r2, r3
 80025e8:	1192      	asrs	r2, r2, #6
 80025ea:	17db      	asrs	r3, r3, #31
 80025ec:	eba2 0e03 	sub.w	lr, r2, r3
				v1/1000,abs(v1%1000),
 80025f0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 80025f2:	4b3f      	ldr	r3, [pc, #252]	@ (80026f0 <ad7676_display_samples+0x214>)
 80025f4:	fb83 1302 	smull	r1, r3, r3, r2
 80025f8:	1199      	asrs	r1, r3, #6
 80025fa:	17d3      	asrs	r3, r2, #31
 80025fc:	1acb      	subs	r3, r1, r3
 80025fe:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002602:	fb01 f303 	mul.w	r3, r1, r3
 8002606:	1ad3      	subs	r3, r2, r3
		sprintf(buffer, "%d.%dV %d.%dV %d.%dV %d.%dV\n\r",
 8002608:	ea83 78e3 	eor.w	r8, r3, r3, asr #31
 800260c:	eba8 78e3 	sub.w	r8, r8, r3, asr #31
 8002610:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002612:	4a37      	ldr	r2, [pc, #220]	@ (80026f0 <ad7676_display_samples+0x214>)
 8002614:	fb82 1203 	smull	r1, r2, r2, r3
 8002618:	1192      	asrs	r2, r2, #6
 800261a:	17db      	asrs	r3, r3, #31
 800261c:	1ad1      	subs	r1, r2, r3
				v2/1000,abs(v2%1000),
 800261e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8002620:	4b33      	ldr	r3, [pc, #204]	@ (80026f0 <ad7676_display_samples+0x214>)
 8002622:	fb83 0302 	smull	r0, r3, r3, r2
 8002626:	1198      	asrs	r0, r3, #6
 8002628:	17d3      	asrs	r3, r2, #31
 800262a:	1ac3      	subs	r3, r0, r3
 800262c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002630:	fb00 f303 	mul.w	r3, r0, r3
 8002634:	1ad3      	subs	r3, r2, r3
		sprintf(buffer, "%d.%dV %d.%dV %d.%dV %d.%dV\n\r",
 8002636:	ea83 70e3 	eor.w	r0, r3, r3, asr #31
 800263a:	eba0 70e3 	sub.w	r0, r0, r3, asr #31
 800263e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002640:	4a2b      	ldr	r2, [pc, #172]	@ (80026f0 <ad7676_display_samples+0x214>)
 8002642:	fb82 4203 	smull	r4, r2, r2, r3
 8002646:	1192      	asrs	r2, r2, #6
 8002648:	17db      	asrs	r3, r3, #31
 800264a:	1ad4      	subs	r4, r2, r3
				v3/1000,abs(v3%1000),
 800264c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800264e:	4b28      	ldr	r3, [pc, #160]	@ (80026f0 <ad7676_display_samples+0x214>)
 8002650:	fb83 5302 	smull	r5, r3, r3, r2
 8002654:	119d      	asrs	r5, r3, #6
 8002656:	17d3      	asrs	r3, r2, #31
 8002658:	1aeb      	subs	r3, r5, r3
 800265a:	f44f 757a 	mov.w	r5, #1000	@ 0x3e8
 800265e:	fb05 f303 	mul.w	r3, r5, r3
 8002662:	1ad3      	subs	r3, r2, r3
		sprintf(buffer, "%d.%dV %d.%dV %d.%dV %d.%dV\n\r",
 8002664:	ea83 75e3 	eor.w	r5, r3, r3, asr #31
 8002668:	eba5 75e3 	sub.w	r5, r5, r3, asr #31
 800266c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800266e:	4a20      	ldr	r2, [pc, #128]	@ (80026f0 <ad7676_display_samples+0x214>)
 8002670:	fb82 6203 	smull	r6, r2, r2, r3
 8002674:	1192      	asrs	r2, r2, #6
 8002676:	17db      	asrs	r3, r3, #31
 8002678:	1ad6      	subs	r6, r2, r3
				v4/1000,abs(v4%1000)
 800267a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800267c:	4b1c      	ldr	r3, [pc, #112]	@ (80026f0 <ad7676_display_samples+0x214>)
 800267e:	fb83 c302 	smull	ip, r3, r3, r2
 8002682:	ea4f 1ca3 	mov.w	ip, r3, asr #6
 8002686:	17d3      	asrs	r3, r2, #31
 8002688:	ebac 0303 	sub.w	r3, ip, r3
 800268c:	f44f 7c7a 	mov.w	ip, #1000	@ 0x3e8
 8002690:	fb0c f303 	mul.w	r3, ip, r3
 8002694:	1ad3      	subs	r3, r2, r3
		sprintf(buffer, "%d.%dV %d.%dV %d.%dV %d.%dV\n\r",
 8002696:	2b00      	cmp	r3, #0
 8002698:	bfb8      	it	lt
 800269a:	425b      	neglt	r3, r3
 800269c:	f107 0c14 	add.w	ip, r7, #20
 80026a0:	9305      	str	r3, [sp, #20]
 80026a2:	9604      	str	r6, [sp, #16]
 80026a4:	9503      	str	r5, [sp, #12]
 80026a6:	9402      	str	r4, [sp, #8]
 80026a8:	9001      	str	r0, [sp, #4]
 80026aa:	9100      	str	r1, [sp, #0]
 80026ac:	4643      	mov	r3, r8
 80026ae:	4672      	mov	r2, lr
 80026b0:	4910      	ldr	r1, [pc, #64]	@ (80026f4 <ad7676_display_samples+0x218>)
 80026b2:	4660      	mov	r0, ip
 80026b4:	f00b f828 	bl	800d708 <siprintf>
				);
		displayFunction(buffer);
 80026b8:	f107 0214 	add.w	r2, r7, #20
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	4610      	mov	r0, r2
 80026c0:	4798      	blx	r3
	for(uint16_t i=0; i<awaited_samples; i++){
 80026c2:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 80026c6:	3301      	adds	r3, #1
 80026c8:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 80026cc:	f8b7 2066 	ldrh.w	r2, [r7, #102]	@ 0x66
 80026d0:	89fb      	ldrh	r3, [r7, #14]
 80026d2:	429a      	cmp	r2, r3
 80026d4:	f4ff af28 	bcc.w	8002528 <ad7676_display_samples+0x4c>
	}
}
 80026d8:	bf00      	nop
 80026da:	bf00      	nop
 80026dc:	3768      	adds	r7, #104	@ 0x68
 80026de:	46bd      	mov	sp, r7
 80026e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80026e4:	200006ac 	.word	0x200006ac
 80026e8:	200006b0 	.word	0x200006b0
 80026ec:	0800fc6c 	.word	0x0800fc6c
 80026f0:	10624dd3 	.word	0x10624dd3
 80026f4:	0800fca8 	.word	0x0800fca8

080026f8 <ad7676_start_conversion>:
	}
	ad7676_data->data_ptr = 0;
}

void ad7676_start_conversion()
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	b082      	sub	sp, #8
 80026fc:	af00      	add	r7, sp, #0
	AD7676_CNVST_OFF;
 80026fe:	2200      	movs	r2, #0
 8002700:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002704:	480b      	ldr	r0, [pc, #44]	@ (8002734 <ad7676_start_conversion+0x3c>)
 8002706:	f002 f86b 	bl	80047e0 <HAL_GPIO_WritePin>
	AD7676_CONVST_DELAY;
 800270a:	2300      	movs	r3, #0
 800270c:	71fb      	strb	r3, [r7, #7]
 800270e:	e003      	b.n	8002718 <ad7676_start_conversion+0x20>
 8002710:	bf00      	nop
 8002712:	79fb      	ldrb	r3, [r7, #7]
 8002714:	3301      	adds	r3, #1
 8002716:	71fb      	strb	r3, [r7, #7]
 8002718:	79fb      	ldrb	r3, [r7, #7]
 800271a:	2b04      	cmp	r3, #4
 800271c:	d9f8      	bls.n	8002710 <ad7676_start_conversion+0x18>
	AD7676_CNVST_ON;
 800271e:	2201      	movs	r2, #1
 8002720:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002724:	4803      	ldr	r0, [pc, #12]	@ (8002734 <ad7676_start_conversion+0x3c>)
 8002726:	f002 f85b 	bl	80047e0 <HAL_GPIO_WritePin>
}
 800272a:	bf00      	nop
 800272c:	3708      	adds	r7, #8
 800272e:	46bd      	mov	sp, r7
 8002730:	bd80      	pop	{r7, pc}
 8002732:	bf00      	nop
 8002734:	48000800 	.word	0x48000800

08002738 <adf5355_write>:
 * @return 0 in case of success, negative error code otherwise.
 */
static int32_t adf5355_write(struct adf5355_dev *dev,
			     uint8_t reg_addr,
			     uint32_t data)
{
 8002738:	b580      	push	{r7, lr}
 800273a:	b086      	sub	sp, #24
 800273c:	af00      	add	r7, sp, #0
 800273e:	60f8      	str	r0, [r7, #12]
 8002740:	460b      	mov	r3, r1
 8002742:	607a      	str	r2, [r7, #4]
 8002744:	72fb      	strb	r3, [r7, #11]
	uint8_t buf[ADF5355_SPI_NO_BYTES];
	uint8_t ret;
	data = data | reg_addr;
 8002746:	7afb      	ldrb	r3, [r7, #11]
 8002748:	687a      	ldr	r2, [r7, #4]
 800274a:	4313      	orrs	r3, r2
 800274c:	607b      	str	r3, [r7, #4]

	buf[0] = data >> 24;
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	0e1b      	lsrs	r3, r3, #24
 8002752:	b2db      	uxtb	r3, r3
 8002754:	743b      	strb	r3, [r7, #16]
	buf[1] = data >> 16;
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	0c1b      	lsrs	r3, r3, #16
 800275a:	b2db      	uxtb	r3, r3
 800275c:	747b      	strb	r3, [r7, #17]
	buf[2] = data >> 8;
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	0a1b      	lsrs	r3, r3, #8
 8002762:	b2db      	uxtb	r3, r3
 8002764:	74bb      	strb	r3, [r7, #18]
	buf[3] = data;
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	b2db      	uxtb	r3, r3
 800276a:	74fb      	strb	r3, [r7, #19]

	ADF5355_CS_OFF;
 800276c:	2200      	movs	r2, #0
 800276e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002772:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002776:	f002 f833 	bl	80047e0 <HAL_GPIO_WritePin>
	ret = HAL_SPI_Transmit(dev->spi_desc, buf, NO_OS_ARRAY_SIZE(buf), HAL_MAX_DELAY);
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	6818      	ldr	r0, [r3, #0]
 800277e:	f107 0110 	add.w	r1, r7, #16
 8002782:	f04f 33ff 	mov.w	r3, #4294967295
 8002786:	2204      	movs	r2, #4
 8002788:	f003 fc77 	bl	800607a <HAL_SPI_Transmit>
 800278c:	4603      	mov	r3, r0
 800278e:	75fb      	strb	r3, [r7, #23]
	ADF5355_CS_ON;
 8002790:	2201      	movs	r2, #1
 8002792:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002796:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800279a:	f002 f821 	bl	80047e0 <HAL_GPIO_WritePin>

	return ret;
 800279e:	7dfb      	ldrb	r3, [r7, #23]
}
 80027a0:	4618      	mov	r0, r3
 80027a2:	3718      	adds	r7, #24
 80027a4:	46bd      	mov	sp, r7
 80027a6:	bd80      	pop	{r7, pc}

080027a8 <adf5355_pll_fract_n_compute>:
					uint32_t *integer,
					uint32_t *fract1,
					uint32_t *fract2,
					uint32_t *mod2,
					uint32_t max_modulus2)
{
 80027a8:	b580      	push	{r7, lr}
 80027aa:	b088      	sub	sp, #32
 80027ac:	af00      	add	r7, sp, #0
 80027ae:	e9c7 0102 	strd	r0, r1, [r7, #8]
 80027b2:	e9c7 2300 	strd	r2, r3, [r7]
	uint64_t tmp;
	uint32_t gcd_div;

	tmp = no_os_do_div(&vco, pfd);
 80027b6:	f107 0108 	add.w	r1, r7, #8
 80027ba:	e9d7 2300 	ldrd	r2, r3, [r7]
 80027be:	4608      	mov	r0, r1
 80027c0:	f001 f8c8 	bl	8003954 <no_os_do_div>
 80027c4:	4602      	mov	r2, r0
 80027c6:	460b      	mov	r3, r1
 80027c8:	e9c7 2304 	strd	r2, r3, [r7, #16]
	tmp = tmp * ADF5355_MODULUS1;
 80027cc:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80027d0:	f04f 0200 	mov.w	r2, #0
 80027d4:	f04f 0300 	mov.w	r3, #0
 80027d8:	060b      	lsls	r3, r1, #24
 80027da:	ea43 2310 	orr.w	r3, r3, r0, lsr #8
 80027de:	0602      	lsls	r2, r0, #24
 80027e0:	e9c7 2304 	strd	r2, r3, [r7, #16]
	*fract2 = no_os_do_div(&tmp, pfd);
 80027e4:	f107 0110 	add.w	r1, r7, #16
 80027e8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80027ec:	4608      	mov	r0, r1
 80027ee:	f001 f8b1 	bl	8003954 <no_os_do_div>
 80027f2:	4602      	mov	r2, r0
 80027f4:	460b      	mov	r3, r1
 80027f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80027f8:	601a      	str	r2, [r3, #0]

	*integer = vco;
 80027fa:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80027fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002800:	601a      	str	r2, [r3, #0]
	*fract1 = tmp;
 8002802:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002806:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002808:	601a      	str	r2, [r3, #0]

	*mod2 = pfd;
 800280a:	683a      	ldr	r2, [r7, #0]
 800280c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800280e:	601a      	str	r2, [r3, #0]

	while (*mod2 > max_modulus2) {
 8002810:	e009      	b.n	8002826 <adf5355_pll_fract_n_compute+0x7e>
		*mod2 >>= 1;
 8002812:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	085a      	lsrs	r2, r3, #1
 8002818:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800281a:	601a      	str	r2, [r3, #0]
		*fract2 >>= 1;
 800281c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	085a      	lsrs	r2, r3, #1
 8002822:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002824:	601a      	str	r2, [r3, #0]
	while (*mod2 > max_modulus2) {
 8002826:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800282c:	429a      	cmp	r2, r3
 800282e:	d3f0      	bcc.n	8002812 <adf5355_pll_fract_n_compute+0x6a>
	}

	gcd_div = no_os_greatest_common_divisor(*fract2, *mod2);
 8002830:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002832:	681a      	ldr	r2, [r3, #0]
 8002834:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	4619      	mov	r1, r3
 800283a:	4610      	mov	r0, r2
 800283c:	f001 f862 	bl	8003904 <no_os_greatest_common_divisor>
 8002840:	61f8      	str	r0, [r7, #28]
	*mod2 /= gcd_div;
 8002842:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002844:	681a      	ldr	r2, [r3, #0]
 8002846:	69fb      	ldr	r3, [r7, #28]
 8002848:	fbb2 f2f3 	udiv	r2, r2, r3
 800284c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800284e:	601a      	str	r2, [r3, #0]
	*fract2 /= gcd_div;
 8002850:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002852:	681a      	ldr	r2, [r3, #0]
 8002854:	69fb      	ldr	r3, [r7, #28]
 8002856:	fbb2 f2f3 	udiv	r2, r2, r3
 800285a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800285c:	601a      	str	r2, [r3, #0]

	if (*mod2 < 2) *mod2 = 2;
 800285e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	2b01      	cmp	r3, #1
 8002864:	d802      	bhi.n	800286c <adf5355_pll_fract_n_compute+0xc4>
 8002866:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002868:	2202      	movs	r2, #2
 800286a:	601a      	str	r2, [r3, #0]
}
 800286c:	bf00      	nop
 800286e:	3720      	adds	r7, #32
 8002870:	46bd      	mov	sp, r7
 8002872:	bd80      	pop	{r7, pc}

08002874 <adf5355_calc_reg0_to_2>:

/*Private static functions*/

static uint32_t adf5355_calc_reg0_to_2(struct adf5355_dev *dev, uint8_t autocalc_en){
 8002874:	e92d 48f0 	stmdb	sp!, {r4, r5, r6, r7, fp, lr}
 8002878:	b08a      	sub	sp, #40	@ 0x28
 800287a:	af06      	add	r7, sp, #24
 800287c:	6078      	str	r0, [r7, #4]
 800287e:	70f9      	strb	r1, [r7, #3]

	uint32_t tmp_cp_bleed;
	bool prescaler;
//	bool cp_neg_bleed_en; //It might be unused, need to examine it

	adf5355_pll_fract_n_compute(dev->freq_req, dev->fpfd, &dev->integer, &dev->fract1,
 8002880:	6879      	ldr	r1, [r7, #4]
 8002882:	e9d1 bc10 	ldrd	fp, ip, [r1, #64]	@ 0x40
 8002886:	687c      	ldr	r4, [r7, #4]
 8002888:	6ea4      	ldr	r4, [r4, #104]	@ 0x68
 800288a:	2500      	movs	r5, #0
 800288c:	4622      	mov	r2, r4
 800288e:	462b      	mov	r3, r5
 8002890:	687c      	ldr	r4, [r7, #4]
 8002892:	346c      	adds	r4, #108	@ 0x6c
 8002894:	687d      	ldr	r5, [r7, #4]
 8002896:	3570      	adds	r5, #112	@ 0x70
 8002898:	687e      	ldr	r6, [r7, #4]
 800289a:	3674      	adds	r6, #116	@ 0x74
 800289c:	6879      	ldr	r1, [r7, #4]
 800289e:	3178      	adds	r1, #120	@ 0x78
 80028a0:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 80028a4:	9004      	str	r0, [sp, #16]
 80028a6:	9103      	str	r1, [sp, #12]
 80028a8:	9602      	str	r6, [sp, #8]
 80028aa:	9501      	str	r5, [sp, #4]
 80028ac:	9400      	str	r4, [sp, #0]
 80028ae:	4658      	mov	r0, fp
 80028b0:	4661      	mov	r1, ip
 80028b2:	f7ff ff79 	bl	80027a8 <adf5355_pll_fract_n_compute>
						&dev->fract2, &dev->mod2, ADF5355_MAX_MODULUS2);

	prescaler = (dev->integer >= ADF5355_MIN_INT_PRESCALER_89);
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80028ba:	2b4a      	cmp	r3, #74	@ 0x4a
 80028bc:	bf8c      	ite	hi
 80028be:	2301      	movhi	r3, #1
 80028c0:	2300      	movls	r3, #0
 80028c2:	72fb      	strb	r3, [r7, #11]
//	if (dev->fpfd > 100000000UL || ((dev->fract1 == 0) && (dev->fract2 == 0)))
//		cp_neg_bleed_en = false;
//	else
//		cp_neg_bleed_en = dev->cp_neg_bleed_en;

	if ((dev->dev_id == ADF4356) || (dev->dev_id == ADF5356)) {
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	791b      	ldrb	r3, [r3, #4]
 80028c8:	2b04      	cmp	r3, #4
 80028ca:	d003      	beq.n	80028d4 <adf5355_calc_reg0_to_2+0x60>
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	791b      	ldrb	r3, [r3, #4]
 80028d0:	2b05      	cmp	r3, #5
 80028d2:	d113      	bne.n	80028fc <adf5355_calc_reg0_to_2+0x88>
		tmp_cp_bleed = (24U * (dev->fpfd / 1000) * dev->cp_ua) / (61440 * 900);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80028d8:	4a2c      	ldr	r2, [pc, #176]	@ (800298c <adf5355_calc_reg0_to_2+0x118>)
 80028da:	fba2 2303 	umull	r2, r3, r2, r3
 80028de:	099b      	lsrs	r3, r3, #6
 80028e0:	687a      	ldr	r2, [r7, #4]
 80028e2:	6fd2      	ldr	r2, [r2, #124]	@ 0x7c
 80028e4:	fb03 f202 	mul.w	r2, r3, r2
 80028e8:	4613      	mov	r3, r2
 80028ea:	005b      	lsls	r3, r3, #1
 80028ec:	4413      	add	r3, r2
 80028ee:	00db      	lsls	r3, r3, #3
 80028f0:	0b9b      	lsrs	r3, r3, #14
 80028f2:	4a27      	ldr	r2, [pc, #156]	@ (8002990 <adf5355_calc_reg0_to_2+0x11c>)
 80028f4:	fba2 2303 	umull	r2, r3, r2, r3
 80028f8:	60fb      	str	r3, [r7, #12]
 80028fa:	e016      	b.n	800292a <adf5355_calc_reg0_to_2+0xb6>
	} else {
		tmp_cp_bleed = NO_OS_DIV_ROUND_UP(400 * dev->cp_ua, dev->integer * 375);
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002900:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8002904:	fb03 f202 	mul.w	r2, r3, r2
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800290c:	f240 1177 	movw	r1, #375	@ 0x177
 8002910:	fb01 f303 	mul.w	r3, r1, r3
 8002914:	4413      	add	r3, r2
 8002916:	1e5a      	subs	r2, r3, #1
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800291c:	f240 1177 	movw	r1, #375	@ 0x177
 8002920:	fb01 f303 	mul.w	r3, r1, r3
 8002924:	fbb2 f3f3 	udiv	r3, r2, r3
 8002928:	60fb      	str	r3, [r7, #12]
	}

	tmp_cp_bleed = no_os_clamp(tmp_cp_bleed, 1U, 255U);
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	2b01      	cmp	r3, #1
 800292e:	d904      	bls.n	800293a <adf5355_calc_reg0_to_2+0xc6>
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	2bff      	cmp	r3, #255	@ 0xff
 8002934:	bf28      	it	cs
 8002936:	23ff      	movcs	r3, #255	@ 0xff
 8002938:	e000      	b.n	800293c <adf5355_calc_reg0_to_2+0xc8>
 800293a:	2301      	movs	r3, #1
 800293c:	60fb      	str	r3, [r7, #12]

	dev->regs[ADF5355_REG(0)] = ADF5355_REG0_INT(dev->integer) |
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002942:	011a      	lsls	r2, r3, #4
 8002944:	4b13      	ldr	r3, [pc, #76]	@ (8002994 <adf5355_calc_reg0_to_2+0x120>)
 8002946:	4013      	ands	r3, r2
					ADF5355_REG0_PRESCALER(prescaler) |
 8002948:	7afa      	ldrb	r2, [r7, #11]
 800294a:	0512      	lsls	r2, r2, #20
	dev->regs[ADF5355_REG(0)] = ADF5355_REG0_INT(dev->integer) |
 800294c:	431a      	orrs	r2, r3
					ADF5355_REG0_AUTOCAL(autocalc_en); //autocalibration needs to be disabled
 800294e:	78fb      	ldrb	r3, [r7, #3]
 8002950:	055b      	lsls	r3, r3, #21
					ADF5355_REG0_PRESCALER(prescaler) |
 8002952:	431a      	orrs	r2, r3
	dev->regs[ADF5355_REG(0)] = ADF5355_REG0_INT(dev->integer) |
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	609a      	str	r2, [r3, #8]

	dev->regs[ADF5355_REG(1)] = ADF5355_REG1_FRACT(dev->fract1);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800295c:	011b      	lsls	r3, r3, #4
 800295e:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8002962:	f023 030f 	bic.w	r3, r3, #15
 8002966:	687a      	ldr	r2, [r7, #4]
 8002968:	60d3      	str	r3, [r2, #12]

	dev->regs[ADF5355_REG(2)] = ADF5355_REG2_MOD2(dev->mod2) |
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800296e:	011a      	lsls	r2, r3, #4
 8002970:	4b09      	ldr	r3, [pc, #36]	@ (8002998 <adf5355_calc_reg0_to_2+0x124>)
 8002972:	4013      	ands	r3, r2
					ADF5355_REG2_FRAC2(dev->fract2);
 8002974:	687a      	ldr	r2, [r7, #4]
 8002976:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8002978:	0492      	lsls	r2, r2, #18
	dev->regs[ADF5355_REG(2)] = ADF5355_REG2_MOD2(dev->mod2) |
 800297a:	431a      	orrs	r2, r3
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	611a      	str	r2, [r3, #16]
	return tmp_cp_bleed;
 8002980:	68fb      	ldr	r3, [r7, #12]
}
 8002982:	4618      	mov	r0, r3
 8002984:	3710      	adds	r7, #16
 8002986:	46bd      	mov	sp, r7
 8002988:	e8bd 88f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, pc}
 800298c:	10624dd3 	.word	0x10624dd3
 8002990:	00136b0b 	.word	0x00136b0b
 8002994:	000ffff0 	.word	0x000ffff0
 8002998:	0003fff0 	.word	0x0003fff0

0800299c <adf5355_calc_pfd>:

static void adf5355_calc_pfd(struct adf5355_dev *dev, uint8_t counter_reset)
{
 800299c:	b480      	push	{r7}
 800299e:	b085      	sub	sp, #20
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	6078      	str	r0, [r7, #4]
 80029a4:	460b      	mov	r3, r1
 80029a6:	70fb      	strb	r3, [r7, #3]
	uint32_t tmp;
	dev->ref_div_factor = 0;
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	2200      	movs	r2, #0
 80029ac:	f8a3 208e 	strh.w	r2, [r3, #142]	@ 0x8e

	/* Calculate and maximize PFD frequency */
	do {
		dev->ref_div_factor++;
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	f8b3 308e 	ldrh.w	r3, [r3, #142]	@ 0x8e
 80029b6:	3301      	adds	r3, #1
 80029b8:	b29a      	uxth	r2, r3
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	f8a3 208e 	strh.w	r2, [r3, #142]	@ 0x8e
		dev->fpfd = (dev->clkin_freq * (dev->ref_doubler_en ? 2 : 1)) /
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	f893 308b 	ldrb.w	r3, [r3, #139]	@ 0x8b
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d001      	beq.n	80029d2 <adf5355_calc_pfd+0x36>
 80029ce:	2302      	movs	r3, #2
 80029d0:	e000      	b.n	80029d4 <adf5355_calc_pfd+0x38>
 80029d2:	2301      	movs	r3, #1
 80029d4:	fb02 f303 	mul.w	r3, r2, r3
			    (dev->ref_div_factor * (dev->ref_div2_en ? 2 : 1));
 80029d8:	687a      	ldr	r2, [r7, #4]
 80029da:	f8b2 208e 	ldrh.w	r2, [r2, #142]	@ 0x8e
 80029de:	4611      	mov	r1, r2
 80029e0:	687a      	ldr	r2, [r7, #4]
 80029e2:	f892 208c 	ldrb.w	r2, [r2, #140]	@ 0x8c
 80029e6:	2a00      	cmp	r2, #0
 80029e8:	d001      	beq.n	80029ee <adf5355_calc_pfd+0x52>
 80029ea:	2202      	movs	r2, #2
 80029ec:	e000      	b.n	80029f0 <adf5355_calc_pfd+0x54>
 80029ee:	2201      	movs	r2, #1
 80029f0:	fb01 f202 	mul.w	r2, r1, r2
		dev->fpfd = (dev->clkin_freq * (dev->ref_doubler_en ? 2 : 1)) /
 80029f4:	fbb3 f2f2 	udiv	r2, r3, r2
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	669a      	str	r2, [r3, #104]	@ 0x68
	} while (dev->fpfd > ADF5355_MAX_FREQ_PFD);
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002a00:	4a2a      	ldr	r2, [pc, #168]	@ (8002aac <adf5355_calc_pfd+0x110>)
 8002a02:	4293      	cmp	r3, r2
 8002a04:	d8d4      	bhi.n	80029b0 <adf5355_calc_pfd+0x14>

	tmp = NO_OS_DIV_ROUND_CLOSEST(dev->cp_ua - 315, 315U);
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002a0a:	f1a3 029e 	sub.w	r2, r3, #158	@ 0x9e
 8002a0e:	4b28      	ldr	r3, [pc, #160]	@ (8002ab0 <adf5355_calc_pfd+0x114>)
 8002a10:	fba3 1302 	umull	r1, r3, r3, r2
 8002a14:	1ad2      	subs	r2, r2, r3
 8002a16:	0852      	lsrs	r2, r2, #1
 8002a18:	4413      	add	r3, r2
 8002a1a:	0a1b      	lsrs	r3, r3, #8
 8002a1c:	60fb      	str	r3, [r7, #12]
	tmp = no_os_clamp(tmp, 0U, 15U);
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d004      	beq.n	8002a2e <adf5355_calc_pfd+0x92>
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	2b0f      	cmp	r3, #15
 8002a28:	bf28      	it	cs
 8002a2a:	230f      	movcs	r3, #15
 8002a2c:	e000      	b.n	8002a30 <adf5355_calc_pfd+0x94>
 8002a2e:	2300      	movs	r3, #0
 8002a30:	60fb      	str	r3, [r7, #12]

	dev->regs[ADF5355_REG(4)] = ADF5355_REG4_COUNTER_RESET_EN(counter_reset) |
				    ADF5355_REG4_CP_THREESTATE_EN(0) |
 8002a32:	78fb      	ldrb	r3, [r7, #3]
 8002a34:	011b      	lsls	r3, r3, #4
				    ADF5355_REG4_POWER_DOWN_EN(0) |
				    ADF5355_REG4_PD_POLARITY_POS(!dev->phase_detector_polarity_neg) |
 8002a36:	687a      	ldr	r2, [r7, #4]
 8002a38:	f892 2087 	ldrb.w	r2, [r2, #135]	@ 0x87
 8002a3c:	2a00      	cmp	r2, #0
 8002a3e:	d101      	bne.n	8002a44 <adf5355_calc_pfd+0xa8>
 8002a40:	2280      	movs	r2, #128	@ 0x80
 8002a42:	e000      	b.n	8002a46 <adf5355_calc_pfd+0xaa>
 8002a44:	2200      	movs	r2, #0
				    ADF5355_REG4_POWER_DOWN_EN(0) |
 8002a46:	431a      	orrs	r2, r3
				    ADF5355_REG4_MUX_LOGIC(dev->mux_out_3v3_en) |
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	f893 3089 	ldrb.w	r3, [r3, #137]	@ 0x89
 8002a4e:	021b      	lsls	r3, r3, #8
				    ADF5355_REG4_PD_POLARITY_POS(!dev->phase_detector_polarity_neg) |
 8002a50:	431a      	orrs	r2, r3
				    ADF5355_REG4_REFIN_MODE_DIFF(dev->ref_diff_en) |
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8002a58:	025b      	lsls	r3, r3, #9
				    ADF5355_REG4_MUX_LOGIC(dev->mux_out_3v3_en) |
 8002a5a:	4313      	orrs	r3, r2
 8002a5c:	461a      	mov	r2, r3
				    ADF5355_REG4_CHARGE_PUMP_CURR(tmp) |
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	029b      	lsls	r3, r3, #10
 8002a62:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
				    ADF5355_REG4_REFIN_MODE_DIFF(dev->ref_diff_en) |
 8002a66:	431a      	orrs	r2, r3
				    ADF5355_REG4_DOUBLE_BUFF_EN(1) |
				    ADF5355_REG4_10BIT_R_CNT(dev->ref_div_factor) |
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	f8b3 308e 	ldrh.w	r3, [r3, #142]	@ 0x8e
 8002a6e:	03d9      	lsls	r1, r3, #15
 8002a70:	4b10      	ldr	r3, [pc, #64]	@ (8002ab4 <adf5355_calc_pfd+0x118>)
 8002a72:	400b      	ands	r3, r1
				    ADF5355_REG4_DOUBLE_BUFF_EN(1) |
 8002a74:	431a      	orrs	r2, r3
				    ADF5355_REG4_RDIV2_EN(dev->ref_div2_en) |
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	f893 308c 	ldrb.w	r3, [r3, #140]	@ 0x8c
 8002a7c:	065b      	lsls	r3, r3, #25
				    ADF5355_REG4_10BIT_R_CNT(dev->ref_div_factor) |
 8002a7e:	431a      	orrs	r2, r3
				    ADF5355_REG4_RMULT2_EN(dev->ref_doubler_en) |
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	f893 308b 	ldrb.w	r3, [r3, #139]	@ 0x8b
 8002a86:	069b      	lsls	r3, r3, #26
				    ADF5355_REG4_RDIV2_EN(dev->ref_div2_en) |
 8002a88:	431a      	orrs	r2, r3
				    ADF5355_REG4_MUXOUT(dev->mux_out_sel);
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	f893 3090 	ldrb.w	r3, [r3, #144]	@ 0x90
 8002a90:	06db      	lsls	r3, r3, #27
 8002a92:	f003 5360 	and.w	r3, r3, #939524096	@ 0x38000000
				    ADF5355_REG4_RMULT2_EN(dev->ref_doubler_en) |
 8002a96:	4313      	orrs	r3, r2
 8002a98:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
	dev->regs[ADF5355_REG(4)] = ADF5355_REG4_COUNTER_RESET_EN(counter_reset) |
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	619a      	str	r2, [r3, #24]
}
 8002aa0:	bf00      	nop
 8002aa2:	3714      	adds	r7, #20
 8002aa4:	46bd      	mov	sp, r7
 8002aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aaa:	4770      	bx	lr
 8002aac:	047868c0 	.word	0x047868c0
 8002ab0:	a01a01a1 	.word	0xa01a01a1
 8002ab4:	01ff8000 	.word	0x01ff8000

08002ab8 <adf5355_reg_config>:
 * @param dev - The device structure.
 * @param sync_all - Enable/diable full register synchronization.
 * @return 0 in case of success, negative error code otherwise.
 */
static int32_t adf5355_reg_config(struct adf5355_dev *dev, bool sync_all)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	b086      	sub	sp, #24
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	6078      	str	r0, [r7, #4]
 8002ac0:	460b      	mov	r3, r1
 8002ac2:	70fb      	strb	r3, [r7, #3]
	int32_t ret;
	uint32_t max_reg, i;

	max_reg = ((dev->dev_id == ADF4356)
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	791b      	ldrb	r3, [r3, #4]
		   || (dev->dev_id == ADF5356)) ? ADF5355_REG(13) : ADF5355_REG(12);
 8002ac8:	2b04      	cmp	r3, #4
 8002aca:	d003      	beq.n	8002ad4 <adf5355_reg_config+0x1c>
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	791b      	ldrb	r3, [r3, #4]
 8002ad0:	2b05      	cmp	r3, #5
 8002ad2:	d101      	bne.n	8002ad8 <adf5355_reg_config+0x20>
 8002ad4:	230d      	movs	r3, #13
 8002ad6:	e000      	b.n	8002ada <adf5355_reg_config+0x22>
 8002ad8:	230c      	movs	r3, #12
	max_reg = ((dev->dev_id == ADF4356)
 8002ada:	613b      	str	r3, [r7, #16]

	if ((sync_all || !dev->all_synced) && dev->fpfd <= 75000000) {
 8002adc:	78fb      	ldrb	r3, [r7, #3]
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d106      	bne.n	8002af0 <adf5355_reg_config+0x38>
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	795b      	ldrb	r3, [r3, #5]
 8002ae6:	f083 0301 	eor.w	r3, r3, #1
 8002aea:	b2db      	uxtb	r3, r3
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d022      	beq.n	8002b36 <adf5355_reg_config+0x7e>
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002af4:	4a7c      	ldr	r2, [pc, #496]	@ (8002ce8 <adf5355_reg_config+0x230>)
 8002af6:	4293      	cmp	r3, r2
 8002af8:	d81d      	bhi.n	8002b36 <adf5355_reg_config+0x7e>
		for (i = max_reg; i >= ADF5355_REG(1); i--) {
 8002afa:	693b      	ldr	r3, [r7, #16]
 8002afc:	617b      	str	r3, [r7, #20]
 8002afe:	e013      	b.n	8002b28 <adf5355_reg_config+0x70>
			ret = adf5355_write(dev, ADF5355_REG(i), dev->regs[i]);
 8002b00:	697b      	ldr	r3, [r7, #20]
 8002b02:	b2d9      	uxtb	r1, r3
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	697a      	ldr	r2, [r7, #20]
 8002b08:	3202      	adds	r2, #2
 8002b0a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002b0e:	461a      	mov	r2, r3
 8002b10:	6878      	ldr	r0, [r7, #4]
 8002b12:	f7ff fe11 	bl	8002738 <adf5355_write>
 8002b16:	60f8      	str	r0, [r7, #12]
			if (ret != 0)
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d001      	beq.n	8002b22 <adf5355_reg_config+0x6a>
				return ret;
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	e0de      	b.n	8002ce0 <adf5355_reg_config+0x228>
		for (i = max_reg; i >= ADF5355_REG(1); i--) {
 8002b22:	697b      	ldr	r3, [r7, #20]
 8002b24:	3b01      	subs	r3, #1
 8002b26:	617b      	str	r3, [r7, #20]
 8002b28:	697b      	ldr	r3, [r7, #20]
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d1e8      	bne.n	8002b00 <adf5355_reg_config+0x48>
		}

		dev->all_synced = true;
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	2201      	movs	r2, #1
 8002b32:	715a      	strb	r2, [r3, #5]
 8002b34:	e066      	b.n	8002c04 <adf5355_reg_config+0x14c>

	}
	else {
		if((dev->dev_id == ADF4356) || (dev->dev_id == ADF5356)) {
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	791b      	ldrb	r3, [r3, #4]
 8002b3a:	2b04      	cmp	r3, #4
 8002b3c:	d003      	beq.n	8002b46 <adf5355_reg_config+0x8e>
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	791b      	ldrb	r3, [r3, #4]
 8002b42:	2b05      	cmp	r3, #5
 8002b44:	d10c      	bne.n	8002b60 <adf5355_reg_config+0xa8>
			ret = adf5355_write(dev, ADF5355_REG(13), dev->regs[ADF5355_REG(13)]);
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002b4a:	461a      	mov	r2, r3
 8002b4c:	210d      	movs	r1, #13
 8002b4e:	6878      	ldr	r0, [r7, #4]
 8002b50:	f7ff fdf2 	bl	8002738 <adf5355_write>
 8002b54:	60f8      	str	r0, [r7, #12]
			if (ret != 0)
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d001      	beq.n	8002b60 <adf5355_reg_config+0xa8>
				return ret;
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	e0bf      	b.n	8002ce0 <adf5355_reg_config+0x228>
		}

		ret = adf5355_write(dev, ADF5355_REG(10), dev->regs[ADF5355_REG(10)]);
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b64:	461a      	mov	r2, r3
 8002b66:	210a      	movs	r1, #10
 8002b68:	6878      	ldr	r0, [r7, #4]
 8002b6a:	f7ff fde5 	bl	8002738 <adf5355_write>
 8002b6e:	60f8      	str	r0, [r7, #12]
		if (ret != 0)
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d001      	beq.n	8002b7a <adf5355_reg_config+0xc2>
			return ret;
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	e0b2      	b.n	8002ce0 <adf5355_reg_config+0x228>
		ret = adf5355_write(dev, ADF5355_REG(6), dev->regs[ADF5355_REG(6)]);
		if (ret != 0)
			return ret;
		*/
		ret = adf5355_write(dev, ADF5355_REG(4),
				    dev->regs[ADF5355_REG(4)] | ADF5355_REG4_COUNTER_RESET_EN(1));
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	699b      	ldr	r3, [r3, #24]
		ret = adf5355_write(dev, ADF5355_REG(4),
 8002b7e:	f043 0310 	orr.w	r3, r3, #16
 8002b82:	461a      	mov	r2, r3
 8002b84:	2104      	movs	r1, #4
 8002b86:	6878      	ldr	r0, [r7, #4]
 8002b88:	f7ff fdd6 	bl	8002738 <adf5355_write>
 8002b8c:	60f8      	str	r0, [r7, #12]
		if (ret != 0)
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d001      	beq.n	8002b98 <adf5355_reg_config+0xe0>
			return ret;
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	e0a3      	b.n	8002ce0 <adf5355_reg_config+0x228>

		ret = adf5355_write(dev, ADF5355_REG(2), dev->regs[ADF5355_REG(2)]);
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	691b      	ldr	r3, [r3, #16]
 8002b9c:	461a      	mov	r2, r3
 8002b9e:	2102      	movs	r1, #2
 8002ba0:	6878      	ldr	r0, [r7, #4]
 8002ba2:	f7ff fdc9 	bl	8002738 <adf5355_write>
 8002ba6:	60f8      	str	r0, [r7, #12]
		if (ret != 0)
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d001      	beq.n	8002bb2 <adf5355_reg_config+0xfa>
			return ret;
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	e096      	b.n	8002ce0 <adf5355_reg_config+0x228>

		ret = adf5355_write(dev, ADF5355_REG(1), dev->regs[ADF5355_REG(1)]);
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	68db      	ldr	r3, [r3, #12]
 8002bb6:	461a      	mov	r2, r3
 8002bb8:	2101      	movs	r1, #1
 8002bba:	6878      	ldr	r0, [r7, #4]
 8002bbc:	f7ff fdbc 	bl	8002738 <adf5355_write>
 8002bc0:	60f8      	str	r0, [r7, #12]
		if (ret != 0)
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	2b00      	cmp	r3, #0
 8002bc6:	d001      	beq.n	8002bcc <adf5355_reg_config+0x114>
			return ret;
 8002bc8:	68fb      	ldr	r3, [r7, #12]
 8002bca:	e089      	b.n	8002ce0 <adf5355_reg_config+0x228>

		ret = adf5355_write(dev, ADF5355_REG(0),
				    dev->regs[ADF5355_REG(0)] & ~ADF5355_REG0_AUTOCAL(1));
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	689b      	ldr	r3, [r3, #8]
		ret = adf5355_write(dev, ADF5355_REG(0),
 8002bd0:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002bd4:	461a      	mov	r2, r3
 8002bd6:	2100      	movs	r1, #0
 8002bd8:	6878      	ldr	r0, [r7, #4]
 8002bda:	f7ff fdad 	bl	8002738 <adf5355_write>
 8002bde:	60f8      	str	r0, [r7, #12]
		if (ret != 0)
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d001      	beq.n	8002bea <adf5355_reg_config+0x132>
			return ret;
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	e07a      	b.n	8002ce0 <adf5355_reg_config+0x228>

		ret = adf5355_write(dev, ADF5355_REG(4), dev->regs[ADF5355_REG(4)]); //counter reset disabled by default
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	699b      	ldr	r3, [r3, #24]
 8002bee:	461a      	mov	r2, r3
 8002bf0:	2104      	movs	r1, #4
 8002bf2:	6878      	ldr	r0, [r7, #4]
 8002bf4:	f7ff fda0 	bl	8002738 <adf5355_write>
 8002bf8:	60f8      	str	r0, [r7, #12]
		if (ret != 0)
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d001      	beq.n	8002c04 <adf5355_reg_config+0x14c>
			return ret;
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	e06d      	b.n	8002ce0 <adf5355_reg_config+0x228>
	}

	if (dev->delay_us > 999)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002c0a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002c0e:	d314      	bcc.n	8002c3a <adf5355_reg_config+0x182>
	{
		delay_ms(ceil(dev->delay_us/1000));
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002c16:	4a35      	ldr	r2, [pc, #212]	@ (8002cec <adf5355_reg_config+0x234>)
 8002c18:	fba2 2303 	umull	r2, r3, r2, r3
 8002c1c:	099b      	lsrs	r3, r3, #6
 8002c1e:	4618      	mov	r0, r3
 8002c20:	f7fd fc80 	bl	8000524 <__aeabi_ui2d>
 8002c24:	4602      	mov	r2, r0
 8002c26:	460b      	mov	r3, r1
 8002c28:	4610      	mov	r0, r2
 8002c2a:	4619      	mov	r1, r3
 8002c2c:	f7fd ffcc 	bl	8000bc8 <__aeabi_d2uiz>
 8002c30:	4603      	mov	r3, r0
 8002c32:	4618      	mov	r0, r3
 8002c34:	f7fe f98e 	bl	8000f54 <delay_ms>
 8002c38:	e005      	b.n	8002c46 <adf5355_reg_config+0x18e>
	}
	else
	{
		delay_us(dev->delay_us);
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002c40:	4618      	mov	r0, r3
 8002c42:	f7fe f963 	bl	8000f0c <delay_us>
	}

	if (dev->fpfd > 75000000) { //needs to be verified
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002c4a:	4a27      	ldr	r2, [pc, #156]	@ (8002ce8 <adf5355_reg_config+0x230>)
 8002c4c:	4293      	cmp	r3, r2
 8002c4e:	d93f      	bls.n	8002cd0 <adf5355_reg_config+0x218>
		ret = adf5355_write(dev, ADF5355_REG(0), dev->regs[0]);
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	689b      	ldr	r3, [r3, #8]
 8002c54:	461a      	mov	r2, r3
 8002c56:	2100      	movs	r1, #0
 8002c58:	6878      	ldr	r0, [r7, #4]
 8002c5a:	f7ff fd6d 	bl	8002738 <adf5355_write>
 8002c5e:	60f8      	str	r0, [r7, #12]
		if (ret != 0)
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d001      	beq.n	8002c6a <adf5355_reg_config+0x1b2>
			return ret;
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	e03a      	b.n	8002ce0 <adf5355_reg_config+0x228>

		dev->ref_div2_en = false;
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c

		adf5355_calc_pfd(dev, 0);
 8002c72:	2100      	movs	r1, #0
 8002c74:	6878      	ldr	r0, [r7, #4]
 8002c76:	f7ff fe91 	bl	800299c <adf5355_calc_pfd>

		adf5355_calc_reg0_to_2(dev, 0);
 8002c7a:	2100      	movs	r1, #0
 8002c7c:	6878      	ldr	r0, [r7, #4]
 8002c7e:	f7ff fdf9 	bl	8002874 <adf5355_calc_reg0_to_2>

		ret = adf5355_write(dev, ADF5355_REG(4), dev->regs[4]);
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	699b      	ldr	r3, [r3, #24]
 8002c86:	461a      	mov	r2, r3
 8002c88:	2104      	movs	r1, #4
 8002c8a:	6878      	ldr	r0, [r7, #4]
 8002c8c:	f7ff fd54 	bl	8002738 <adf5355_write>
 8002c90:	60f8      	str	r0, [r7, #12]
		if (ret != 0)
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d001      	beq.n	8002c9c <adf5355_reg_config+0x1e4>
			return ret;
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	e021      	b.n	8002ce0 <adf5355_reg_config+0x228>

		ret = adf5355_write(dev, ADF5355_REG(2), dev->regs[2]);
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	691b      	ldr	r3, [r3, #16]
 8002ca0:	461a      	mov	r2, r3
 8002ca2:	2102      	movs	r1, #2
 8002ca4:	6878      	ldr	r0, [r7, #4]
 8002ca6:	f7ff fd47 	bl	8002738 <adf5355_write>
 8002caa:	60f8      	str	r0, [r7, #12]
		if (ret != 0)
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d001      	beq.n	8002cb6 <adf5355_reg_config+0x1fe>
			return ret;
 8002cb2:	68fb      	ldr	r3, [r7, #12]
 8002cb4:	e014      	b.n	8002ce0 <adf5355_reg_config+0x228>

		ret = adf5355_write(dev, ADF5355_REG(1), dev->regs[1]);
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	68db      	ldr	r3, [r3, #12]
 8002cba:	461a      	mov	r2, r3
 8002cbc:	2101      	movs	r1, #1
 8002cbe:	6878      	ldr	r0, [r7, #4]
 8002cc0:	f7ff fd3a 	bl	8002738 <adf5355_write>
 8002cc4:	60f8      	str	r0, [r7, #12]
		if (ret != 0)
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d001      	beq.n	8002cd0 <adf5355_reg_config+0x218>
			return ret;
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	e007      	b.n	8002ce0 <adf5355_reg_config+0x228>
		//REGs 0 for halved, 4 for desired, then 2, 1, 0
	}

	return adf5355_write(dev, ADF5355_REG(0), dev->regs[0]);
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	689b      	ldr	r3, [r3, #8]
 8002cd4:	461a      	mov	r2, r3
 8002cd6:	2100      	movs	r1, #0
 8002cd8:	6878      	ldr	r0, [r7, #4]
 8002cda:	f7ff fd2d 	bl	8002738 <adf5355_write>
 8002cde:	4603      	mov	r3, r0
}
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	3718      	adds	r7, #24
 8002ce4:	46bd      	mov	sp, r7
 8002ce6:	bd80      	pop	{r7, pc}
 8002ce8:	047868c0 	.word	0x047868c0
 8002cec:	10624dd3 	.word	0x10624dd3

08002cf0 <adf5355_change_freq>:

int32_t adf5355_change_freq(struct adf5355_dev *dev, uint64_t freq){
 8002cf0:	b580      	push	{r7, lr}
 8002cf2:	b084      	sub	sp, #16
 8002cf4:	af00      	add	r7, sp, #0
 8002cf6:	60f8      	str	r0, [r7, #12]
 8002cf8:	e9c7 2300 	strd	r2, r3, [r7]
 * Reg0 (autocal en) for halved fpfd
 * Reg4 for desired fpdf with RDIV dis
 * Reg2-0 (autocal dis)

*/
	dev->freq_req = freq;
 8002cfc:	68f9      	ldr	r1, [r7, #12]
 8002cfe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002d02:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40

	if (dev->clkin_freq > 75000000) dev->ref_div2_en = true;
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d0a:	4a0c      	ldr	r2, [pc, #48]	@ (8002d3c <adf5355_change_freq+0x4c>)
 8002d0c:	4293      	cmp	r3, r2
 8002d0e:	d903      	bls.n	8002d18 <adf5355_change_freq+0x28>
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	2201      	movs	r2, #1
 8002d14:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c

	adf5355_calc_pfd(dev, 1);
 8002d18:	2101      	movs	r1, #1
 8002d1a:	68f8      	ldr	r0, [r7, #12]
 8002d1c:	f7ff fe3e 	bl	800299c <adf5355_calc_pfd>
	adf5355_calc_reg0_to_2(dev, 1); //We set autocal as default, first it is negated, then send as default and then negated again
 8002d20:	2101      	movs	r1, #1
 8002d22:	68f8      	ldr	r0, [r7, #12]
 8002d24:	f7ff fda6 	bl	8002874 <adf5355_calc_reg0_to_2>

	return adf5355_reg_config(dev, false);
 8002d28:	2100      	movs	r1, #0
 8002d2a:	68f8      	ldr	r0, [r7, #12]
 8002d2c:	f7ff fec4 	bl	8002ab8 <adf5355_reg_config>
 8002d30:	4603      	mov	r3, r0
}
 8002d32:	4618      	mov	r0, r3
 8002d34:	3710      	adds	r7, #16
 8002d36:	46bd      	mov	sp, r7
 8002d38:	bd80      	pop	{r7, pc}
 8002d3a:	bf00      	nop
 8002d3c:	047868c0 	.word	0x047868c0

08002d40 <adf5355_set_power>:

int32_t adf5355_set_power(struct adf5355_dev *dev, bool en, uint8_t power){
 8002d40:	b580      	push	{r7, lr}
 8002d42:	b082      	sub	sp, #8
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	6078      	str	r0, [r7, #4]
 8002d48:	460b      	mov	r3, r1
 8002d4a:	70fb      	strb	r3, [r7, #3]
 8002d4c:	4613      	mov	r3, r2
 8002d4e:	70bb      	strb	r3, [r7, #2]

	dev->regs[ADF5355_REG(6)] = ADF5355_REG6_OUTPUT_PWR(power) |
 8002d50:	78bb      	ldrb	r3, [r7, #2]
 8002d52:	011b      	lsls	r3, r3, #4
 8002d54:	f003 0230 	and.w	r2, r3, #48	@ 0x30
			ADF5355_REG6_RF_OUT_EN(en) |
 8002d58:	78fb      	ldrb	r3, [r7, #3]
 8002d5a:	019b      	lsls	r3, r3, #6
	dev->regs[ADF5355_REG(6)] = ADF5355_REG6_OUTPUT_PWR(power) |
 8002d5c:	431a      	orrs	r2, r3
			ADF4355_REG6_RF_OUTB_EN(dev->outb_en) |
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	f893 3085 	ldrb.w	r3, [r3, #133]	@ 0x85
 8002d64:	f083 0301 	eor.w	r3, r3, #1
 8002d68:	b2db      	uxtb	r3, r3
 8002d6a:	025b      	lsls	r3, r3, #9
			ADF5355_REG6_RF_OUT_EN(en) |
 8002d6c:	431a      	orrs	r2, r3
			ADF5355_REG6_MUTE_TILL_LOCK_EN(dev->mute_till_lock_en) |
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	f893 3083 	ldrb.w	r3, [r3, #131]	@ 0x83
 8002d74:	02db      	lsls	r3, r3, #11
			ADF4355_REG6_RF_OUTB_EN(dev->outb_en) |
 8002d76:	4313      	orrs	r3, r2
 8002d78:	461a      	mov	r2, r3
			ADF5355_REG6_CP_BLEED_CURR(cp_bleed) |
 8002d7a:	4b21      	ldr	r3, [pc, #132]	@ (8002e00 <adf5355_set_power+0xc0>)
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	035b      	lsls	r3, r3, #13
 8002d80:	f403 13ff 	and.w	r3, r3, #2088960	@ 0x1fe000
			ADF5355_REG6_MUTE_TILL_LOCK_EN(dev->mute_till_lock_en) |
 8002d84:	431a      	orrs	r2, r3
			ADF5355_REG6_RF_DIV_SEL(dev->rf_div_sel) |
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	f893 308d 	ldrb.w	r3, [r3, #141]	@ 0x8d
 8002d8c:	055b      	lsls	r3, r3, #21
 8002d8e:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
			ADF5355_REG6_CP_BLEED_CURR(cp_bleed) |
 8002d92:	431a      	orrs	r2, r3
			ADF5355_REG6_FEEDBACK_FUND(1) |
			ADF4356_REG6_RF_OUTB_SEL((dev->dev_id == ADF4356) ?
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	791b      	ldrb	r3, [r3, #4]
 8002d98:	2b04      	cmp	r3, #4
 8002d9a:	d104      	bne.n	8002da6 <adf5355_set_power+0x66>
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	f893 308a 	ldrb.w	r3, [r3, #138]	@ 0x8a
 8002da2:	065b      	lsls	r3, r3, #25
 8002da4:	e000      	b.n	8002da8 <adf5355_set_power+0x68>
 8002da6:	2300      	movs	r3, #0
			ADF5355_REG6_FEEDBACK_FUND(1) |
 8002da8:	431a      	orrs	r2, r3
					dev->outb_sel_fund : 0) |
			ADF5355_REG6_NEG_BLEED_EN(dev->cp_neg_bleed_en) |
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8002db0:	075b      	lsls	r3, r3, #29
					dev->outb_sel_fund : 0) |
 8002db2:	431a      	orrs	r2, r3
			ADF5355_REG6_GATED_BLEED_EN(dev->cp_gated_bleed_en) |
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8002dba:	079b      	lsls	r3, r3, #30
			ADF5355_REG6_NEG_BLEED_EN(dev->cp_neg_bleed_en) |
 8002dbc:	431a      	orrs	r2, r3
			ADF5356_REG6_BLEED_POLARITY(((dev->dev_id == ADF4356)
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	791b      	ldrb	r3, [r3, #4]
 8002dc2:	2b04      	cmp	r3, #4
 8002dc4:	d003      	beq.n	8002dce <adf5355_set_power+0x8e>
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	791b      	ldrb	r3, [r3, #4]
 8002dca:	2b05      	cmp	r3, #5
 8002dcc:	d104      	bne.n	8002dd8 <adf5355_set_power+0x98>
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	f893 3082 	ldrb.w	r3, [r3, #130]	@ 0x82
 8002dd4:	07db      	lsls	r3, r3, #31
 8002dd6:	e000      	b.n	8002dda <adf5355_set_power+0x9a>
 8002dd8:	2300      	movs	r3, #0
			ADF5355_REG6_GATED_BLEED_EN(dev->cp_gated_bleed_en) |
 8002dda:	4313      	orrs	r3, r2
					|| (dev->dev_id == ADF5356)) ?
					dev->cp_bleed_current_polarity_en : 0) |
 8002ddc:	f043 53a8 	orr.w	r3, r3, #352321536	@ 0x15000000
 8002de0:	f043 0306 	orr.w	r3, r3, #6
	dev->regs[ADF5355_REG(6)] = ADF5355_REG6_OUTPUT_PWR(power) |
 8002de4:	687a      	ldr	r2, [r7, #4]
 8002de6:	6213      	str	r3, [r2, #32]
			ADF5355_REG6_DEFAULT;

	return adf5355_write(dev, ADF5355_REG(6), dev->regs[6]);
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	6a1b      	ldr	r3, [r3, #32]
 8002dec:	461a      	mov	r2, r3
 8002dee:	2106      	movs	r1, #6
 8002df0:	6878      	ldr	r0, [r7, #4]
 8002df2:	f7ff fca1 	bl	8002738 <adf5355_write>
 8002df6:	4603      	mov	r3, r0
}
 8002df8:	4618      	mov	r0, r3
 8002dfa:	3708      	adds	r7, #8
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	bd80      	pop	{r7, pc}
 8002e00:	200006d0 	.word	0x200006d0

08002e04 <adf5355_set_muxout>:

int32_t adf5355_set_muxout(struct adf5355_dev *dev, enum adf5355_mux_out_sel mux_out){
 8002e04:	b580      	push	{r7, lr}
 8002e06:	b082      	sub	sp, #8
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	6078      	str	r0, [r7, #4]
 8002e0c:	460b      	mov	r3, r1
 8002e0e:	70fb      	strb	r3, [r7, #3]

	dev->regs[ADF5355_REG(4)] = (dev->regs[ADF5355_REG(4)] & ~ADF5355_REG4_MUXOUT(7)) | ADF5355_REG4_MUXOUT(mux_out);
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	699b      	ldr	r3, [r3, #24]
 8002e14:	f023 5260 	bic.w	r2, r3, #939524096	@ 0x38000000
 8002e18:	78fb      	ldrb	r3, [r7, #3]
 8002e1a:	06db      	lsls	r3, r3, #27
 8002e1c:	f003 5360 	and.w	r3, r3, #939524096	@ 0x38000000
 8002e20:	431a      	orrs	r2, r3
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	619a      	str	r2, [r3, #24]

	return adf5355_write(dev, ADF5355_REG(4), dev->regs[4]);
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	699b      	ldr	r3, [r3, #24]
 8002e2a:	461a      	mov	r2, r3
 8002e2c:	2104      	movs	r1, #4
 8002e2e:	6878      	ldr	r0, [r7, #4]
 8002e30:	f7ff fc82 	bl	8002738 <adf5355_write>
 8002e34:	4603      	mov	r3, r0
}
 8002e36:	4618      	mov	r0, r3
 8002e38:	3708      	adds	r7, #8
 8002e3a:	46bd      	mov	sp, r7
 8002e3c:	bd80      	pop	{r7, pc}
	...

08002e40 <adf5355_set_freq>:
 * @return 0 in case of success, negative error code otherwise.
 */
static int32_t adf5355_set_freq(struct adf5355_dev *dev,
				uint64_t freq,
				uint8_t chan)
{
 8002e40:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002e44:	b084      	sub	sp, #16
 8002e46:	af00      	add	r7, sp, #0
 8002e48:	60f8      	str	r0, [r7, #12]
 8002e4a:	e9c7 2300 	strd	r2, r3, [r7]

	if (chan > dev->num_channels)
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 8002e54:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8002e58:	429a      	cmp	r2, r3
 8002e5a:	d902      	bls.n	8002e62 <adf5355_set_freq+0x22>
		return -1;
 8002e5c:	f04f 33ff 	mov.w	r3, #4294967295
 8002e60:	e12d      	b.n	80030be <adf5355_set_freq+0x27e>

	if (chan == 0) {
 8002e62:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d13c      	bne.n	8002ee4 <adf5355_set_freq+0xa4>
		if ((freq > dev->max_out_freq) || (freq < dev->min_out_freq))
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 8002e70:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002e74:	4290      	cmp	r0, r2
 8002e76:	eb71 0303 	sbcs.w	r3, r1, r3
 8002e7a:	d308      	bcc.n	8002e8e <adf5355_set_freq+0x4e>
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	@ 0x58
 8002e82:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002e86:	4290      	cmp	r0, r2
 8002e88:	eb71 0303 	sbcs.w	r3, r1, r3
 8002e8c:	d202      	bcs.n	8002e94 <adf5355_set_freq+0x54>
			return -EINVAL;
 8002e8e:	f06f 0315 	mvn.w	r3, #21
 8002e92:	e114      	b.n	80030be <adf5355_set_freq+0x27e>

		dev->rf_div_sel = 0;
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	2200      	movs	r2, #0
 8002e98:	f883 208d 	strb.w	r2, [r3, #141]	@ 0x8d

		dev->regs[ADF5355_REG(6)] = dev->regs[ADF5355_REG(6)] |
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	6a1a      	ldr	r2, [r3, #32]
					    ADF5355_REG6_RF_OUT_EN(dev->outa_en);
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8002ea6:	019b      	lsls	r3, r3, #6
		dev->regs[ADF5355_REG(6)] = dev->regs[ADF5355_REG(6)] |
 8002ea8:	431a      	orrs	r2, r3
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	621a      	str	r2, [r3, #32]

		while (freq < dev->min_vco_freq) {
 8002eae:	e00f      	b.n	8002ed0 <adf5355_set_freq+0x90>
			freq <<= 1;
 8002eb0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002eb4:	eb12 0802 	adds.w	r8, r2, r2
 8002eb8:	eb43 0903 	adc.w	r9, r3, r3
 8002ebc:	e9c7 8900 	strd	r8, r9, [r7]
			dev->rf_div_sel++;
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	f893 308d 	ldrb.w	r3, [r3, #141]	@ 0x8d
 8002ec6:	3301      	adds	r3, #1
 8002ec8:	b2da      	uxtb	r2, r3
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	f883 208d 	strb.w	r2, [r3, #141]	@ 0x8d
		while (freq < dev->min_vco_freq) {
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 8002ed6:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002eda:	4290      	cmp	r0, r2
 8002edc:	eb71 0303 	sbcs.w	r3, r1, r3
 8002ee0:	d3e6      	bcc.n	8002eb0 <adf5355_set_freq+0x70>
 8002ee2:	e079      	b.n	8002fd8 <adf5355_set_freq+0x198>
		}
	} else if (dev->dev_id == ADF4356) {
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	791b      	ldrb	r3, [r3, #4]
 8002ee8:	2b04      	cmp	r3, #4
 8002eea:	d14d      	bne.n	8002f88 <adf5355_set_freq+0x148>
		if ((freq > dev->max_out_freq) || (freq < dev->min_out_freq)
 8002eec:	68fb      	ldr	r3, [r7, #12]
 8002eee:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	@ 0x50
 8002ef2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002ef6:	4290      	cmp	r0, r2
 8002ef8:	eb71 0303 	sbcs.w	r3, r1, r3
 8002efc:	d310      	bcc.n	8002f20 <adf5355_set_freq+0xe0>
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	e9d3 2316 	ldrd	r2, r3, [r3, #88]	@ 0x58
 8002f04:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002f08:	4290      	cmp	r0, r2
 8002f0a:	eb71 0303 	sbcs.w	r3, r1, r3
 8002f0e:	d307      	bcc.n	8002f20 <adf5355_set_freq+0xe0>
		    || (!dev->outb_sel_fund))
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	f893 308a 	ldrb.w	r3, [r3, #138]	@ 0x8a
 8002f16:	f083 0301 	eor.w	r3, r3, #1
 8002f1a:	b2db      	uxtb	r3, r3
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d002      	beq.n	8002f26 <adf5355_set_freq+0xe6>
			return -EINVAL;
 8002f20:	f06f 0315 	mvn.w	r3, #21
 8002f24:	e0cb      	b.n	80030be <adf5355_set_freq+0x27e>

		dev->rf_div_sel = 0;
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	2200      	movs	r2, #0
 8002f2a:	f883 208d 	strb.w	r2, [r3, #141]	@ 0x8d

		dev->regs[ADF5355_REG(6)] = dev->regs[ADF5355_REG(6)] |
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	6a1a      	ldr	r2, [r3, #32]
					    ADF4355_REG6_RF_OUTB_EN(dev->outb_en) |
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	f893 3085 	ldrb.w	r3, [r3, #133]	@ 0x85
 8002f38:	f083 0301 	eor.w	r3, r3, #1
 8002f3c:	b2db      	uxtb	r3, r3
 8002f3e:	025b      	lsls	r3, r3, #9
		dev->regs[ADF5355_REG(6)] = dev->regs[ADF5355_REG(6)] |
 8002f40:	431a      	orrs	r2, r3
					    ADF4355_REG6_OUTPUTB_PWR(dev->out_power);
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	f893 3086 	ldrb.w	r3, [r3, #134]	@ 0x86
 8002f48:	01db      	lsls	r3, r3, #7
 8002f4a:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
					    ADF4355_REG6_RF_OUTB_EN(dev->outb_en) |
 8002f4e:	431a      	orrs	r2, r3
		dev->regs[ADF5355_REG(6)] = dev->regs[ADF5355_REG(6)] |
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	621a      	str	r2, [r3, #32]

		while (freq < dev->min_vco_freq) {
 8002f54:	e00e      	b.n	8002f74 <adf5355_set_freq+0x134>
			freq <<= 1;
 8002f56:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002f5a:	1894      	adds	r4, r2, r2
 8002f5c:	eb43 0503 	adc.w	r5, r3, r3
 8002f60:	e9c7 4500 	strd	r4, r5, [r7]
			dev->rf_div_sel++;
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	f893 308d 	ldrb.w	r3, [r3, #141]	@ 0x8d
 8002f6a:	3301      	adds	r3, #1
 8002f6c:	b2da      	uxtb	r2, r3
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	f883 208d 	strb.w	r2, [r3, #141]	@ 0x8d
		while (freq < dev->min_vco_freq) {
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	e9d3 2318 	ldrd	r2, r3, [r3, #96]	@ 0x60
 8002f7a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002f7e:	4290      	cmp	r0, r2
 8002f80:	eb71 0303 	sbcs.w	r3, r1, r3
 8002f84:	d3e7      	bcc.n	8002f56 <adf5355_set_freq+0x116>
 8002f86:	e027      	b.n	8002fd8 <adf5355_set_freq+0x198>
		}
	} else {
		/* ADF5355 RFoutB 6800...13600 MHz */
		if ((freq > ADF5355_MAX_OUTB_FREQ) || (freq < ADF5355_MIN_OUTB_FREQ))
 8002f88:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002f8c:	494e      	ldr	r1, [pc, #312]	@ (80030c8 <adf5355_set_freq+0x288>)
 8002f8e:	428a      	cmp	r2, r1
 8002f90:	f173 0303 	sbcs.w	r3, r3, #3
 8002f94:	d206      	bcs.n	8002fa4 <adf5355_set_freq+0x164>
 8002f96:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002f9a:	494c      	ldr	r1, [pc, #304]	@ (80030cc <adf5355_set_freq+0x28c>)
 8002f9c:	428a      	cmp	r2, r1
 8002f9e:	f173 0301 	sbcs.w	r3, r3, #1
 8002fa2:	d202      	bcs.n	8002faa <adf5355_set_freq+0x16a>
			return -EINVAL;
 8002fa4:	f06f 0315 	mvn.w	r3, #21
 8002fa8:	e089      	b.n	80030be <adf5355_set_freq+0x27e>

		dev->regs[ADF5355_REG(6)] = dev->regs[ADF5355_REG(6)] |
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	6a1a      	ldr	r2, [r3, #32]
					    ADF5355_REG6_RF_OUTB_EN(dev->outb_en);
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	f893 3085 	ldrb.w	r3, [r3, #133]	@ 0x85
 8002fb4:	029b      	lsls	r3, r3, #10
		dev->regs[ADF5355_REG(6)] = dev->regs[ADF5355_REG(6)] |
 8002fb6:	431a      	orrs	r2, r3
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	621a      	str	r2, [r3, #32]

		dev->freq_req >>= 1;
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	@ 0x40
 8002fc2:	f04f 0200 	mov.w	r2, #0
 8002fc6:	f04f 0300 	mov.w	r3, #0
 8002fca:	0842      	lsrs	r2, r0, #1
 8002fcc:	ea42 72c1 	orr.w	r2, r2, r1, lsl #31
 8002fd0:	084b      	lsrs	r3, r1, #1
 8002fd2:	68f9      	ldr	r1, [r7, #12]
 8002fd4:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40
	}

	cp_bleed = adf5355_calc_reg0_to_2(dev, 1);
 8002fd8:	2101      	movs	r1, #1
 8002fda:	68f8      	ldr	r0, [r7, #12]
 8002fdc:	f7ff fc4a 	bl	8002874 <adf5355_calc_reg0_to_2>
 8002fe0:	4603      	mov	r3, r0
 8002fe2:	4a3b      	ldr	r2, [pc, #236]	@ (80030d0 <adf5355_set_freq+0x290>)
 8002fe4:	6013      	str	r3, [r2, #0]

	if ((dev->dev_id == ADF4356) || (dev->dev_id == ADF5356))
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	791b      	ldrb	r3, [r3, #4]
 8002fea:	2b04      	cmp	r3, #4
 8002fec:	d003      	beq.n	8002ff6 <adf5355_set_freq+0x1b6>
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	791b      	ldrb	r3, [r3, #4]
 8002ff2:	2b05      	cmp	r3, #5
 8002ff4:	d10c      	bne.n	8003010 <adf5355_set_freq+0x1d0>
		dev->regs[ADF5355_REG(13)] = ADF5356_REG13_MOD2_MSB(dev->mod2 >> 14) |
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002ffa:	0b9b      	lsrs	r3, r3, #14
 8002ffc:	011a      	lsls	r2, r3, #4
 8002ffe:	4b35      	ldr	r3, [pc, #212]	@ (80030d4 <adf5355_set_freq+0x294>)
 8003000:	4013      	ands	r3, r2
					     ADF5356_REG13_FRAC2_MSB(dev->fract2 >> 14);
 8003002:	68fa      	ldr	r2, [r7, #12]
 8003004:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8003006:	0b92      	lsrs	r2, r2, #14
 8003008:	0492      	lsls	r2, r2, #18
		dev->regs[ADF5355_REG(13)] = ADF5356_REG13_MOD2_MSB(dev->mod2 >> 14) |
 800300a:	431a      	orrs	r2, r3
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	63da      	str	r2, [r3, #60]	@ 0x3c

	dev->regs[ADF5355_REG(6)] = ADF5355_REG6_OUTPUT_PWR(dev->out_power) |
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	f893 3086 	ldrb.w	r3, [r3, #134]	@ 0x86
 8003016:	011b      	lsls	r3, r3, #4
 8003018:	f003 0230 	and.w	r2, r3, #48	@ 0x30
				    ADF5355_REG6_RF_OUT_EN(dev->outa_en) |
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8003022:	019b      	lsls	r3, r3, #6
	dev->regs[ADF5355_REG(6)] = ADF5355_REG6_OUTPUT_PWR(dev->out_power) |
 8003024:	431a      	orrs	r2, r3
					ADF4355_REG6_RF_OUTB_EN(dev->outb_en) |
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	f893 3085 	ldrb.w	r3, [r3, #133]	@ 0x85
 800302c:	f083 0301 	eor.w	r3, r3, #1
 8003030:	b2db      	uxtb	r3, r3
 8003032:	025b      	lsls	r3, r3, #9
				    ADF5355_REG6_RF_OUT_EN(dev->outa_en) |
 8003034:	431a      	orrs	r2, r3
				    ADF5355_REG6_MUTE_TILL_LOCK_EN(dev->mute_till_lock_en) |
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	f893 3083 	ldrb.w	r3, [r3, #131]	@ 0x83
 800303c:	02db      	lsls	r3, r3, #11
					ADF4355_REG6_RF_OUTB_EN(dev->outb_en) |
 800303e:	4313      	orrs	r3, r2
 8003040:	461a      	mov	r2, r3
				    ADF5355_REG6_CP_BLEED_CURR(cp_bleed) |
 8003042:	4b23      	ldr	r3, [pc, #140]	@ (80030d0 <adf5355_set_freq+0x290>)
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	035b      	lsls	r3, r3, #13
 8003048:	f403 13ff 	and.w	r3, r3, #2088960	@ 0x1fe000
				    ADF5355_REG6_MUTE_TILL_LOCK_EN(dev->mute_till_lock_en) |
 800304c:	431a      	orrs	r2, r3
				    ADF5355_REG6_RF_DIV_SEL(dev->rf_div_sel) |
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	f893 308d 	ldrb.w	r3, [r3, #141]	@ 0x8d
 8003054:	055b      	lsls	r3, r3, #21
 8003056:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
				    ADF5355_REG6_CP_BLEED_CURR(cp_bleed) |
 800305a:	431a      	orrs	r2, r3
				    ADF5355_REG6_FEEDBACK_FUND(1) |
				    ADF4356_REG6_RF_OUTB_SEL((dev->dev_id == ADF4356) ?
 800305c:	68fb      	ldr	r3, [r7, #12]
 800305e:	791b      	ldrb	r3, [r3, #4]
 8003060:	2b04      	cmp	r3, #4
 8003062:	d104      	bne.n	800306e <adf5355_set_freq+0x22e>
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	f893 308a 	ldrb.w	r3, [r3, #138]	@ 0x8a
 800306a:	065b      	lsls	r3, r3, #25
 800306c:	e000      	b.n	8003070 <adf5355_set_freq+0x230>
 800306e:	2300      	movs	r3, #0
				    ADF5355_REG6_FEEDBACK_FUND(1) |
 8003070:	431a      	orrs	r2, r3
						    dev->outb_sel_fund : 0) |
				    ADF5355_REG6_NEG_BLEED_EN(dev->cp_neg_bleed_en) |
 8003072:	68fb      	ldr	r3, [r7, #12]
 8003074:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 8003078:	075b      	lsls	r3, r3, #29
						    dev->outb_sel_fund : 0) |
 800307a:	431a      	orrs	r2, r3
				    ADF5355_REG6_GATED_BLEED_EN(dev->cp_gated_bleed_en) |
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8003082:	079b      	lsls	r3, r3, #30
				    ADF5355_REG6_NEG_BLEED_EN(dev->cp_neg_bleed_en) |
 8003084:	431a      	orrs	r2, r3
				    ADF5356_REG6_BLEED_POLARITY(((dev->dev_id == ADF4356)
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	791b      	ldrb	r3, [r3, #4]
 800308a:	2b04      	cmp	r3, #4
 800308c:	d003      	beq.n	8003096 <adf5355_set_freq+0x256>
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	791b      	ldrb	r3, [r3, #4]
 8003092:	2b05      	cmp	r3, #5
 8003094:	d104      	bne.n	80030a0 <adf5355_set_freq+0x260>
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	f893 3082 	ldrb.w	r3, [r3, #130]	@ 0x82
 800309c:	07db      	lsls	r3, r3, #31
 800309e:	e000      	b.n	80030a2 <adf5355_set_freq+0x262>
 80030a0:	2300      	movs	r3, #0
				    ADF5355_REG6_GATED_BLEED_EN(dev->cp_gated_bleed_en) |
 80030a2:	4313      	orrs	r3, r2
						    || (dev->dev_id == ADF5356)) ?
						    dev->cp_bleed_current_polarity_en : 0) |
 80030a4:	f043 53a8 	orr.w	r3, r3, #352321536	@ 0x15000000
 80030a8:	f043 0306 	orr.w	r3, r3, #6
	dev->regs[ADF5355_REG(6)] = ADF5355_REG6_OUTPUT_PWR(dev->out_power) |
 80030ac:	68fa      	ldr	r2, [r7, #12]
 80030ae:	6213      	str	r3, [r2, #32]
				    ADF5355_REG6_DEFAULT;

	return adf5355_reg_config(dev, dev->all_synced);
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	795b      	ldrb	r3, [r3, #5]
 80030b4:	4619      	mov	r1, r3
 80030b6:	68f8      	ldr	r0, [r7, #12]
 80030b8:	f7ff fcfe 	bl	8002ab8 <adf5355_reg_config>
 80030bc:	4603      	mov	r3, r0
}
 80030be:	4618      	mov	r0, r3
 80030c0:	3710      	adds	r7, #16
 80030c2:	46bd      	mov	sp, r7
 80030c4:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80030c8:	2a9f8801 	.word	0x2a9f8801
 80030cc:	954fc400 	.word	0x954fc400
 80030d0:	200006d0 	.word	0x200006d0
 80030d4:	0003fff0 	.word	0x0003fff0

080030d8 <adf5355_setup>:
 * Setup the device.
 * @param dev - The device structure.
 * @return 0 in case of success, negative error code otherwise.
 */
static int32_t adf5355_setup(struct adf5355_dev *dev)
{
 80030d8:	b580      	push	{r7, lr}
 80030da:	b086      	sub	sp, #24
 80030dc:	af02      	add	r7, sp, #8
 80030de:	6078      	str	r0, [r7, #4]
	adf5355_calc_pfd(dev, 0);
 80030e0:	2100      	movs	r1, #0
 80030e2:	6878      	ldr	r0, [r7, #4]
 80030e4:	f7ff fc5a 	bl	800299c <adf5355_calc_pfd>

	dev->regs[ADF5355_REG(5)] = ADF5355_REG5_DEFAULT;
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	4a67      	ldr	r2, [pc, #412]	@ (8003288 <adf5355_setup+0x1b0>)
 80030ec:	61da      	str	r2, [r3, #28]

	dev->regs[ADF5355_REG(7)] = ADF5355_REG7_LD_MODE_INT_N_EN(1) |
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	4a66      	ldr	r2, [pc, #408]	@ (800328c <adf5355_setup+0x1b4>)
 80030f2:	625a      	str	r2, [r3, #36]	@ 0x24
				    ADF5355_REG7_LD_CYCLE_CNT(1) |
				    ADF5355_REG7_LE_SYNCED_REFIN_EN(1) |
				    ADF5356_REG7_LE_SYNCE_EDGE_RISING_EN(0) |
				    (dev->dev_id == ADF5356) ? ADF5356_REG7_DEFAULT : ADF5355_REG7_DEFAULT;

	dev->regs[ADF5355_REG(8)] = ((dev->dev_id == ADF4356)
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	791b      	ldrb	r3, [r3, #4]
				     || (dev->dev_id == ADF5356)) ? ADF5356_REG8_DEFAULT :
 80030f8:	2b04      	cmp	r3, #4
 80030fa:	d003      	beq.n	8003104 <adf5355_setup+0x2c>
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	791b      	ldrb	r3, [r3, #4]
 8003100:	2b05      	cmp	r3, #5
 8003102:	d101      	bne.n	8003108 <adf5355_setup+0x30>
 8003104:	4a62      	ldr	r2, [pc, #392]	@ (8003290 <adf5355_setup+0x1b8>)
 8003106:	e000      	b.n	800310a <adf5355_setup+0x32>
 8003108:	4a62      	ldr	r2, [pc, #392]	@ (8003294 <adf5355_setup+0x1bc>)
	dev->regs[ADF5355_REG(8)] = ((dev->dev_id == ADF4356)
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	629a      	str	r2, [r3, #40]	@ 0x28
				    ADF5355_REG8_DEFAULT;

	uint32_t tmp;

	/* Calculate Timeouts */
	tmp = NO_OS_DIV_ROUND_UP(dev->fpfd, 20000U * 30U);
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003112:	f503 2312 	add.w	r3, r3, #598016	@ 0x92000
 8003116:	f203 73bf 	addw	r3, r3, #1983	@ 0x7bf
 800311a:	4a5f      	ldr	r2, [pc, #380]	@ (8003298 <adf5355_setup+0x1c0>)
 800311c:	fba2 2303 	umull	r2, r3, r2, r3
 8003120:	0c9b      	lsrs	r3, r3, #18
 8003122:	60fb      	str	r3, [r7, #12]
	tmp = no_os_clamp(tmp, 1U, 1023U);
 8003124:	68fb      	ldr	r3, [r7, #12]
 8003126:	2b01      	cmp	r3, #1
 8003128:	d906      	bls.n	8003138 <adf5355_setup+0x60>
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	f240 32ff 	movw	r2, #1023	@ 0x3ff
 8003130:	4293      	cmp	r3, r2
 8003132:	bf28      	it	cs
 8003134:	4613      	movcs	r3, r2
 8003136:	e000      	b.n	800313a <adf5355_setup+0x62>
 8003138:	2301      	movs	r3, #1
 800313a:	60fb      	str	r3, [r7, #12]

	dev->regs[ADF5355_REG(9)] = ADF5355_REG9_TIMEOUT(tmp) |
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	039a      	lsls	r2, r3, #14
 8003140:	4b56      	ldr	r3, [pc, #344]	@ (800329c <adf5355_setup+0x1c4>)
 8003142:	4013      	ands	r3, r2
				    ADF5355_REG9_SYNTH_LOCK_TIMEOUT(NO_OS_DIV_ROUND_UP(dev->fpfd * 2U,
 8003144:	687a      	ldr	r2, [r7, #4]
 8003146:	6e91      	ldr	r1, [r2, #104]	@ 0x68
 8003148:	68fa      	ldr	r2, [r7, #12]
 800314a:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800314e:	fb00 f202 	mul.w	r2, r0, r2
 8003152:	440a      	add	r2, r1
 8003154:	0052      	lsls	r2, r2, #1
 8003156:	1e51      	subs	r1, r2, #1
 8003158:	68fa      	ldr	r2, [r7, #12]
 800315a:	4851      	ldr	r0, [pc, #324]	@ (80032a0 <adf5355_setup+0x1c8>)
 800315c:	fb00 f202 	mul.w	r2, r0, r2
 8003160:	fbb1 f2f2 	udiv	r2, r1, r2
 8003164:	0112      	lsls	r2, r2, #4
 8003166:	f402 72f8 	and.w	r2, r2, #496	@ 0x1f0
	dev->regs[ADF5355_REG(9)] = ADF5355_REG9_TIMEOUT(tmp) |
 800316a:	ea43 0102 	orr.w	r1, r3, r2
						    100000U * tmp)) |
				    ADF5355_REG9_ALC_TIMEOUT(NO_OS_DIV_ROUND_UP(dev->fpfd * 5U, 100000U * tmp)) |
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8003172:	4613      	mov	r3, r2
 8003174:	009b      	lsls	r3, r3, #2
 8003176:	441a      	add	r2, r3
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	4849      	ldr	r0, [pc, #292]	@ (80032a0 <adf5355_setup+0x1c8>)
 800317c:	fb00 f303 	mul.w	r3, r0, r3
 8003180:	4413      	add	r3, r2
 8003182:	1e5a      	subs	r2, r3, #1
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	4846      	ldr	r0, [pc, #280]	@ (80032a0 <adf5355_setup+0x1c8>)
 8003188:	fb00 f303 	mul.w	r3, r0, r3
 800318c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003190:	025b      	lsls	r3, r3, #9
 8003192:	f403 5378 	and.w	r3, r3, #15872	@ 0x3e00
						    100000U * tmp)) |
 8003196:	ea41 0203 	orr.w	r2, r1, r3
				    ADF5355_REG9_VCO_BAND_DIV(NO_OS_DIV_ROUND_UP(dev->fpfd,
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800319e:	6879      	ldr	r1, [r7, #4]
 80031a0:	7909      	ldrb	r1, [r1, #4]
 80031a2:	2904      	cmp	r1, #4
 80031a4:	d003      	beq.n	80031ae <adf5355_setup+0xd6>
 80031a6:	6879      	ldr	r1, [r7, #4]
 80031a8:	7909      	ldrb	r1, [r1, #4]
 80031aa:	2905      	cmp	r1, #5
 80031ac:	d101      	bne.n	80031b2 <adf5355_setup+0xda>
 80031ae:	493d      	ldr	r1, [pc, #244]	@ (80032a4 <adf5355_setup+0x1cc>)
 80031b0:	e000      	b.n	80031b4 <adf5355_setup+0xdc>
 80031b2:	493d      	ldr	r1, [pc, #244]	@ (80032a8 <adf5355_setup+0x1d0>)
 80031b4:	440b      	add	r3, r1
 80031b6:	1e59      	subs	r1, r3, #1
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	791b      	ldrb	r3, [r3, #4]
 80031bc:	2b04      	cmp	r3, #4
 80031be:	d003      	beq.n	80031c8 <adf5355_setup+0xf0>
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	791b      	ldrb	r3, [r3, #4]
 80031c4:	2b05      	cmp	r3, #5
 80031c6:	d101      	bne.n	80031cc <adf5355_setup+0xf4>
 80031c8:	4b36      	ldr	r3, [pc, #216]	@ (80032a4 <adf5355_setup+0x1cc>)
 80031ca:	e000      	b.n	80031ce <adf5355_setup+0xf6>
 80031cc:	4b36      	ldr	r3, [pc, #216]	@ (80032a8 <adf5355_setup+0x1d0>)
 80031ce:	fbb1 f3f3 	udiv	r3, r1, r3
 80031d2:	061b      	lsls	r3, r3, #24
				    ADF5355_REG9_ALC_TIMEOUT(NO_OS_DIV_ROUND_UP(dev->fpfd * 5U, 100000U * tmp)) |
 80031d4:	431a      	orrs	r2, r3
	dev->regs[ADF5355_REG(9)] = ADF5355_REG9_TIMEOUT(tmp) |
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	62da      	str	r2, [r3, #44]	@ 0x2c
						    ((dev->dev_id == ADF4356) || (dev->dev_id == ADF5356)) ? 1600000U : 2400000U));

	tmp = NO_OS_DIV_ROUND_UP(dev->fpfd / 100000U - 2, 4);
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80031de:	095b      	lsrs	r3, r3, #5
 80031e0:	4a32      	ldr	r2, [pc, #200]	@ (80032ac <adf5355_setup+0x1d4>)
 80031e2:	fba2 2303 	umull	r2, r3, r2, r3
 80031e6:	09db      	lsrs	r3, r3, #7
 80031e8:	3301      	adds	r3, #1
 80031ea:	089b      	lsrs	r3, r3, #2
 80031ec:	60fb      	str	r3, [r7, #12]
	tmp = no_os_clamp(tmp, 1U, 255U);
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	2b01      	cmp	r3, #1
 80031f2:	d904      	bls.n	80031fe <adf5355_setup+0x126>
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	2bff      	cmp	r3, #255	@ 0xff
 80031f8:	bf28      	it	cs
 80031fa:	23ff      	movcs	r3, #255	@ 0xff
 80031fc:	e000      	b.n	8003200 <adf5355_setup+0x128>
 80031fe:	2301      	movs	r3, #1
 8003200:	60fb      	str	r3, [r7, #12]

	/* Delay > 16 ADC_CLK cycles */
	dev->delay_us = NO_OS_DIV_ROUND_UP(16000000UL, dev->fpfd / (4 * tmp + 2));
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	6e9a      	ldr	r2, [r3, #104]	@ 0x68
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	009b      	lsls	r3, r3, #2
 800320a:	3302      	adds	r3, #2
 800320c:	fbb2 f2f3 	udiv	r2, r2, r3
 8003210:	4b27      	ldr	r3, [pc, #156]	@ (80032b0 <adf5355_setup+0x1d8>)
 8003212:	4413      	add	r3, r2
 8003214:	687a      	ldr	r2, [r7, #4]
 8003216:	6e91      	ldr	r1, [r2, #104]	@ 0x68
 8003218:	68fa      	ldr	r2, [r7, #12]
 800321a:	0092      	lsls	r2, r2, #2
 800321c:	3202      	adds	r2, #2
 800321e:	fbb1 f2f2 	udiv	r2, r1, r2
 8003222:	fbb3 f2f2 	udiv	r2, r3, r2
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

	dev->regs[ADF5355_REG(10)] = ADF5355_REG10_ADC_EN(1) |
				     ADF5355_REG10_ADC_CONV_EN(1) |
				     ADF5355_REG10_ADC_CLK_DIV(tmp) |
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	019b      	lsls	r3, r3, #6
 8003230:	f403 537f 	and.w	r3, r3, #16320	@ 0x3fc0
 8003234:	f443 0340 	orr.w	r3, r3, #12582912	@ 0xc00000
 8003238:	f043 033a 	orr.w	r3, r3, #58	@ 0x3a
	dev->regs[ADF5355_REG(10)] = ADF5355_REG10_ADC_EN(1) |
 800323c:	687a      	ldr	r2, [r7, #4]
 800323e:	6313      	str	r3, [r2, #48]	@ 0x30
				     ADF5355_REG10_DEFAULT;

	dev->regs[ADF5355_REG(11)] = ADF5355_REG11_DEFAULT;
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	4a1c      	ldr	r2, [pc, #112]	@ (80032b4 <adf5355_setup+0x1dc>)
 8003244:	635a      	str	r2, [r3, #52]	@ 0x34

	dev->regs[ADF5355_REG(12)] = ((dev->dev_id == ADF4356)
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	791b      	ldrb	r3, [r3, #4]
				      || (dev->dev_id == ADF5356))?
				     ADF5356_REG12_PHASE_RESYNC_CLK_DIV(1) | ADF5356_REG12_DEFAULT :
 800324a:	2b04      	cmp	r3, #4
 800324c:	d003      	beq.n	8003256 <adf5355_setup+0x17e>
				      || (dev->dev_id == ADF5356))?
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	791b      	ldrb	r3, [r3, #4]
 8003252:	2b05      	cmp	r3, #5
 8003254:	d102      	bne.n	800325c <adf5355_setup+0x184>
				     ADF5356_REG12_PHASE_RESYNC_CLK_DIV(1) | ADF5356_REG12_DEFAULT :
 8003256:	f241 52fc 	movw	r2, #5628	@ 0x15fc
 800325a:	e000      	b.n	800325e <adf5355_setup+0x186>
 800325c:	4a16      	ldr	r2, [pc, #88]	@ (80032b8 <adf5355_setup+0x1e0>)
	dev->regs[ADF5355_REG(12)] = ((dev->dev_id == ADF4356)
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	639a      	str	r2, [r3, #56]	@ 0x38
				     ADF5355_REG12_PHASE_RESYNC_CLK_DIV(1) | ADF5355_REG12_DEFAULT;

	dev->all_synced = false;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	2200      	movs	r2, #0
 8003266:	715a      	strb	r2, [r3, #5]

	return adf5355_set_freq(dev, dev->freq_req, dev->freq_req_chan);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	e9d3 2310 	ldrd	r2, r3, [r3, #64]	@ 0x40
 800326e:	6879      	ldr	r1, [r7, #4]
 8003270:	f891 1048 	ldrb.w	r1, [r1, #72]	@ 0x48
 8003274:	9100      	str	r1, [sp, #0]
 8003276:	6878      	ldr	r0, [r7, #4]
 8003278:	f7ff fde2 	bl	8002e40 <adf5355_set_freq>
 800327c:	4603      	mov	r3, r0
}
 800327e:	4618      	mov	r0, r3
 8003280:	3710      	adds	r7, #16
 8003282:	46bd      	mov	sp, r7
 8003284:	bd80      	pop	{r7, pc}
 8003286:	bf00      	nop
 8003288:	00800025 	.word	0x00800025
 800328c:	04000007 	.word	0x04000007
 8003290:	15596568 	.word	0x15596568
 8003294:	102d0428 	.word	0x102d0428
 8003298:	6fd91d85 	.word	0x6fd91d85
 800329c:	00ffc000 	.word	0x00ffc000
 80032a0:	000186a0 	.word	0x000186a0
 80032a4:	00186a00 	.word	0x00186a00
 80032a8:	00249f00 	.word	0x00249f00
 80032ac:	0a7c5ac5 	.word	0x0a7c5ac5
 80032b0:	00f423ff 	.word	0x00f423ff
 80032b4:	0061300b 	.word	0x0061300b
 80032b8:	0001041c 	.word	0x0001041c
 80032bc:	00000000 	.word	0x00000000

080032c0 <adf5355_init>:
 * @param init_param - The structure containing the device initial parameters.
 * @return Returns 0 in case of success or negative error code.
 */
int32_t adf5355_init(struct adf5355_dev **device,
		     const struct adf5355_init_param *init_param)
{
 80032c0:	b580      	push	{r7, lr}
 80032c2:	b084      	sub	sp, #16
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	6078      	str	r0, [r7, #4]
 80032c8:	6039      	str	r1, [r7, #0]
	int32_t ret;
	struct adf5355_dev *dev;

	dev = (struct adf5355_dev *)no_os_calloc(1, sizeof(*dev));
 80032ca:	2198      	movs	r1, #152	@ 0x98
 80032cc:	2001      	movs	r0, #1
 80032ce:	f000 fb0b 	bl	80038e8 <no_os_calloc>
 80032d2:	60f8      	str	r0, [r7, #12]
	if (!dev)
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d102      	bne.n	80032e0 <adf5355_init+0x20>
		return -ENOMEM;
 80032da:	f06f 030b 	mvn.w	r3, #11
 80032de:	e0ea      	b.n	80034b6 <adf5355_init+0x1f6>

	dev->spi_desc = init_param->spi_init;
 80032e0:	683b      	ldr	r3, [r7, #0]
 80032e2:	681a      	ldr	r2, [r3, #0]
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	601a      	str	r2, [r3, #0]
	dev->dev_id = init_param->dev_id;
 80032e8:	683b      	ldr	r3, [r7, #0]
 80032ea:	791a      	ldrb	r2, [r3, #4]
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	711a      	strb	r2, [r3, #4]
	dev->freq_req = init_param->freq_req;
 80032f0:	683b      	ldr	r3, [r7, #0]
 80032f2:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80032f6:	68f9      	ldr	r1, [r7, #12]
 80032f8:	e9c1 2310 	strd	r2, r3, [r1, #64]	@ 0x40
	dev->freq_req_chan = init_param->freq_req_chan;
 80032fc:	683b      	ldr	r3, [r7, #0]
 80032fe:	7c1a      	ldrb	r2, [r3, #16]
 8003300:	68fb      	ldr	r3, [r7, #12]
 8003302:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
	dev->clkin_freq = init_param->clkin_freq;
 8003306:	683b      	ldr	r3, [r7, #0]
 8003308:	695a      	ldr	r2, [r3, #20]
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	64da      	str	r2, [r3, #76]	@ 0x4c
	dev->cp_ua = init_param->cp_ua;
 800330e:	683b      	ldr	r3, [r7, #0]
 8003310:	699a      	ldr	r2, [r3, #24]
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	67da      	str	r2, [r3, #124]	@ 0x7c
	dev->cp_neg_bleed_en = init_param->cp_neg_bleed_en;
 8003316:	683b      	ldr	r3, [r7, #0]
 8003318:	7f1a      	ldrb	r2, [r3, #28]
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80
	dev->cp_gated_bleed_en = init_param->cp_gated_bleed_en;
 8003320:	683b      	ldr	r3, [r7, #0]
 8003322:	7f5a      	ldrb	r2, [r3, #29]
 8003324:	68fb      	ldr	r3, [r7, #12]
 8003326:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
	dev->cp_bleed_current_polarity_en = init_param->cp_bleed_current_polarity_en;
 800332a:	683b      	ldr	r3, [r7, #0]
 800332c:	7f9a      	ldrb	r2, [r3, #30]
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	f883 2082 	strb.w	r2, [r3, #130]	@ 0x82
	dev->mute_till_lock_en = init_param->mute_till_lock_en;
 8003334:	683b      	ldr	r3, [r7, #0]
 8003336:	7fda      	ldrb	r2, [r3, #31]
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	f883 2083 	strb.w	r2, [r3, #131]	@ 0x83
	dev->outa_en = init_param->outa_en;
 800333e:	683b      	ldr	r3, [r7, #0]
 8003340:	f893 2020 	ldrb.w	r2, [r3, #32]
 8003344:	68fb      	ldr	r3, [r7, #12]
 8003346:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84
	dev->outb_en = init_param->outb_en;
 800334a:	683b      	ldr	r3, [r7, #0]
 800334c:	f893 2021 	ldrb.w	r2, [r3, #33]	@ 0x21
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	f883 2085 	strb.w	r2, [r3, #133]	@ 0x85
	dev->out_power = init_param->out_power;
 8003356:	683b      	ldr	r3, [r7, #0]
 8003358:	f893 2022 	ldrb.w	r2, [r3, #34]	@ 0x22
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	f883 2086 	strb.w	r2, [r3, #134]	@ 0x86
	dev->phase_detector_polarity_neg = init_param->phase_detector_polarity_neg;
 8003362:	683b      	ldr	r3, [r7, #0]
 8003364:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8003368:	461a      	mov	r2, r3
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	f883 2087 	strb.w	r2, [r3, #135]	@ 0x87
	dev->ref_diff_en = init_param->ref_diff_en;
 8003370:	683b      	ldr	r3, [r7, #0]
 8003372:	f893 2024 	ldrb.w	r2, [r3, #36]	@ 0x24
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
	dev->mux_out_3v3_en = init_param->mux_out_3v3_en;
 800337c:	683b      	ldr	r3, [r7, #0]
 800337e:	f893 2025 	ldrb.w	r2, [r3, #37]	@ 0x25
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	f883 2089 	strb.w	r2, [r3, #137]	@ 0x89
	dev->ref_doubler_en = init_param->ref_doubler_en;
 8003388:	683b      	ldr	r3, [r7, #0]
 800338a:	f893 2026 	ldrb.w	r2, [r3, #38]	@ 0x26
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	f883 208b 	strb.w	r2, [r3, #139]	@ 0x8b
	dev->ref_div2_en = init_param->ref_div2_en;
 8003394:	683b      	ldr	r3, [r7, #0]
 8003396:	f893 2027 	ldrb.w	r2, [r3, #39]	@ 0x27
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
	dev->mux_out_sel = init_param->mux_out_sel;
 80033a0:	683b      	ldr	r3, [r7, #0]
 80033a2:	f893 2028 	ldrb.w	r2, [r3, #40]	@ 0x28
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	f883 2090 	strb.w	r2, [r3, #144]	@ 0x90
	dev->outb_sel_fund = init_param->outb_sel_fund;
 80033ac:	683b      	ldr	r3, [r7, #0]
 80033ae:	f893 2029 	ldrb.w	r2, [r3, #41]	@ 0x29
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	f883 208a 	strb.w	r2, [r3, #138]	@ 0x8a
	dev->num_channels = 1;
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	2201      	movs	r2, #1
 80033bc:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49

	if (dev->clkin_freq > 75000000) dev->ref_div2_en = true;
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80033c4:	4a4c      	ldr	r2, [pc, #304]	@ (80034f8 <adf5355_init+0x238>)
 80033c6:	4293      	cmp	r3, r2
 80033c8:	d903      	bls.n	80033d2 <adf5355_init+0x112>
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	2201      	movs	r2, #1
 80033ce:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c

	switch (dev->dev_id) {
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	791b      	ldrb	r3, [r3, #4]
 80033d6:	2b05      	cmp	r3, #5
 80033d8:	d85a      	bhi.n	8003490 <adf5355_init+0x1d0>
 80033da:	a201      	add	r2, pc, #4	@ (adr r2, 80033e0 <adf5355_init+0x120>)
 80033dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80033e0:	080033f9 	.word	0x080033f9
 80033e4:	0800341f 	.word	0x0800341f
 80033e8:	08003445 	.word	0x08003445
 80033ec:	0800346b 	.word	0x0800346b
 80033f0:	080033f9 	.word	0x080033f9
 80033f4:	080033f9 	.word	0x080033f9
	case ADF4356:
	case ADF5356:
	case ADF5355:
		dev->max_out_freq = ADF5355_MAX_OUT_FREQ;
 80033f8:	68f9      	ldr	r1, [r7, #12]
 80033fa:	a331      	add	r3, pc, #196	@ (adr r3, 80034c0 <adf5355_init+0x200>)
 80033fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003400:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
		dev->min_out_freq = ADF5355_MIN_OUT_FREQ;
 8003404:	68f9      	ldr	r1, [r7, #12]
 8003406:	a330      	add	r3, pc, #192	@ (adr r3, 80034c8 <adf5355_init+0x208>)
 8003408:	e9d3 2300 	ldrd	r2, r3, [r3]
 800340c:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58
		dev->min_vco_freq = ADF5355_MIN_VCO_FREQ;
 8003410:	68f9      	ldr	r1, [r7, #12]
 8003412:	a32f      	add	r3, pc, #188	@ (adr r3, 80034d0 <adf5355_init+0x210>)
 8003414:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003418:	e9c1 2318 	strd	r2, r3, [r1, #96]	@ 0x60
		break;
 800341c:	e038      	b.n	8003490 <adf5355_init+0x1d0>
	case ADF4355:
		dev->max_out_freq = ADF4355_MAX_OUT_FREQ;
 800341e:	68f9      	ldr	r1, [r7, #12]
 8003420:	a32d      	add	r3, pc, #180	@ (adr r3, 80034d8 <adf5355_init+0x218>)
 8003422:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003426:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
		dev->min_out_freq = ADF4355_MIN_OUT_FREQ;
 800342a:	68f9      	ldr	r1, [r7, #12]
 800342c:	a326      	add	r3, pc, #152	@ (adr r3, 80034c8 <adf5355_init+0x208>)
 800342e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003432:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58
		dev->min_vco_freq = ADF4355_MIN_VCO_FREQ;
 8003436:	68f9      	ldr	r1, [r7, #12]
 8003438:	a325      	add	r3, pc, #148	@ (adr r3, 80034d0 <adf5355_init+0x210>)
 800343a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800343e:	e9c1 2318 	strd	r2, r3, [r1, #96]	@ 0x60
		break;
 8003442:	e025      	b.n	8003490 <adf5355_init+0x1d0>
	case ADF4355_2:
		dev->max_out_freq = ADF4355_2_MAX_OUT_FREQ;
 8003444:	68f9      	ldr	r1, [r7, #12]
 8003446:	4a2d      	ldr	r2, [pc, #180]	@ (80034fc <adf5355_init+0x23c>)
 8003448:	f04f 0301 	mov.w	r3, #1
 800344c:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
		dev->min_out_freq = ADF4355_2_MIN_OUT_FREQ;
 8003450:	68f9      	ldr	r1, [r7, #12]
 8003452:	a31d      	add	r3, pc, #116	@ (adr r3, 80034c8 <adf5355_init+0x208>)
 8003454:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003458:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58
		dev->min_vco_freq = ADF4355_2_MIN_VCO_FREQ;
 800345c:	68f9      	ldr	r1, [r7, #12]
 800345e:	a31c      	add	r3, pc, #112	@ (adr r3, 80034d0 <adf5355_init+0x210>)
 8003460:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003464:	e9c1 2318 	strd	r2, r3, [r1, #96]	@ 0x60
		break;
 8003468:	e012      	b.n	8003490 <adf5355_init+0x1d0>
	case ADF4355_3:
		dev->max_out_freq = ADF4355_3_MAX_OUT_FREQ;
 800346a:	68f9      	ldr	r1, [r7, #12]
 800346c:	a31c      	add	r3, pc, #112	@ (adr r3, 80034e0 <adf5355_init+0x220>)
 800346e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003472:	e9c1 2314 	strd	r2, r3, [r1, #80]	@ 0x50
		dev->min_out_freq = ADF4355_3_MIN_OUT_FREQ;
 8003476:	68f9      	ldr	r1, [r7, #12]
 8003478:	a31b      	add	r3, pc, #108	@ (adr r3, 80034e8 <adf5355_init+0x228>)
 800347a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800347e:	e9c1 2316 	strd	r2, r3, [r1, #88]	@ 0x58
		dev->min_vco_freq = ADF4355_3_MIN_VCO_FREQ;
 8003482:	68f9      	ldr	r1, [r7, #12]
 8003484:	a31a      	add	r3, pc, #104	@ (adr r3, 80034f0 <adf5355_init+0x230>)
 8003486:	e9d3 2300 	ldrd	r2, r3, [r3]
 800348a:	e9c1 2318 	strd	r2, r3, [r1, #96]	@ 0x60
		break;
 800348e:	bf00      	nop
	}

	ret = adf5355_setup(dev);
 8003490:	68f8      	ldr	r0, [r7, #12]
 8003492:	f7ff fe21 	bl	80030d8 <adf5355_setup>
 8003496:	60b8      	str	r0, [r7, #8]
	if (ret != 0)
 8003498:	68bb      	ldr	r3, [r7, #8]
 800349a:	2b00      	cmp	r3, #0
 800349c:	d104      	bne.n	80034a8 <adf5355_init+0x1e8>
		goto error_spi;

	*device = dev;
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	68fa      	ldr	r2, [r7, #12]
 80034a2:	601a      	str	r2, [r3, #0]

	return ret;
 80034a4:	68bb      	ldr	r3, [r7, #8]
 80034a6:	e006      	b.n	80034b6 <adf5355_init+0x1f6>
		goto error_spi;
 80034a8:	bf00      	nop

error_spi:
	HAL_SPI_DeInit(dev->spi_desc);
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	4618      	mov	r0, r3
 80034b0:	f002 fdbb 	bl	800602a <HAL_SPI_DeInit>

	return ret;
 80034b4:	68bb      	ldr	r3, [r7, #8]
}
 80034b6:	4618      	mov	r0, r3
 80034b8:	3710      	adds	r7, #16
 80034ba:	46bd      	mov	sp, r7
 80034bc:	bd80      	pop	{r7, pc}
 80034be:	bf00      	nop
 80034c0:	954fc400 	.word	0x954fc400
 80034c4:	00000001 	.word	0x00000001
 80034c8:	032a9f88 	.word	0x032a9f88
 80034cc:	00000000 	.word	0x00000000
 80034d0:	caa7e200 	.word	0xcaa7e200
 80034d4:	00000000 	.word	0x00000000
 80034d8:	2a9f8800 	.word	0x2a9f8800
 80034dc:	00000003 	.word	0x00000003
 80034e0:	89640200 	.word	0x89640200
 80034e4:	00000001 	.word	0x00000001
 80034e8:	0312c804 	.word	0x0312c804
 80034ec:	00000000 	.word	0x00000000
 80034f0:	c4b20100 	.word	0xc4b20100
 80034f4:	00000000 	.word	0x00000000
 80034f8:	047868c0 	.word	0x047868c0
 80034fc:	0642ac00 	.word	0x0642ac00

08003500 <ADF5355_SetFrequencyOut>:

/******************************************************************************/
/************************** Functions Implementation **************************/
/******************************************************************************/

void* ADF5355_SetFrequencyOut(void* new_freq){
 8003500:	b480      	push	{r7}
 8003502:	b085      	sub	sp, #20
 8003504:	af00      	add	r7, sp, #0
 8003506:	6078      	str	r0, [r7, #4]
	static bool ret;
	uint32_t* value = (uint32_t*)new_freq;
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	60fb      	str	r3, [r7, #12]
	if (*value > 15000 || *value < 100) ret = false;
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	f643 2298 	movw	r2, #15000	@ 0x3a98
 8003514:	4293      	cmp	r3, r2
 8003516:	d803      	bhi.n	8003520 <ADF5355_SetFrequencyOut+0x20>
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	2b63      	cmp	r3, #99	@ 0x63
 800351e:	d803      	bhi.n	8003528 <ADF5355_SetFrequencyOut+0x28>
 8003520:	4b09      	ldr	r3, [pc, #36]	@ (8003548 <ADF5355_SetFrequencyOut+0x48>)
 8003522:	2200      	movs	r2, #0
 8003524:	701a      	strb	r2, [r3, #0]
 8003526:	e007      	b.n	8003538 <ADF5355_SetFrequencyOut+0x38>
	else {
		freq_out = *value;
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	b29a      	uxth	r2, r3
 800352e:	4b07      	ldr	r3, [pc, #28]	@ (800354c <ADF5355_SetFrequencyOut+0x4c>)
 8003530:	801a      	strh	r2, [r3, #0]
		ret = true;
 8003532:	4b05      	ldr	r3, [pc, #20]	@ (8003548 <ADF5355_SetFrequencyOut+0x48>)
 8003534:	2201      	movs	r2, #1
 8003536:	701a      	strb	r2, [r3, #0]
	}
	return &ret;
 8003538:	4b03      	ldr	r3, [pc, #12]	@ (8003548 <ADF5355_SetFrequencyOut+0x48>)
}
 800353a:	4618      	mov	r0, r3
 800353c:	3714      	adds	r7, #20
 800353e:	46bd      	mov	sp, r7
 8003540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003544:	4770      	bx	lr
 8003546:	bf00      	nop
 8003548:	2000070d 	.word	0x2000070d
 800354c:	20000118 	.word	0x20000118

08003550 <ADF5355_SetFrequencyIn>:

void* ADF5355_SetFrequencyIn(void* new_freq){
 8003550:	b480      	push	{r7}
 8003552:	b085      	sub	sp, #20
 8003554:	af00      	add	r7, sp, #0
 8003556:	6078      	str	r0, [r7, #4]
	static bool ret;
	uint32_t* value = (uint32_t*)new_freq;
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	60fb      	str	r3, [r7, #12]
	if (*value > 200 || *value < 5) ret = false;
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	2bc8      	cmp	r3, #200	@ 0xc8
 8003562:	d803      	bhi.n	800356c <ADF5355_SetFrequencyIn+0x1c>
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	2b04      	cmp	r3, #4
 800356a:	d803      	bhi.n	8003574 <ADF5355_SetFrequencyIn+0x24>
 800356c:	4b09      	ldr	r3, [pc, #36]	@ (8003594 <ADF5355_SetFrequencyIn+0x44>)
 800356e:	2200      	movs	r2, #0
 8003570:	701a      	strb	r2, [r3, #0]
 8003572:	e007      	b.n	8003584 <ADF5355_SetFrequencyIn+0x34>
	else {
		freq_in = *value;
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	b2da      	uxtb	r2, r3
 800357a:	4b07      	ldr	r3, [pc, #28]	@ (8003598 <ADF5355_SetFrequencyIn+0x48>)
 800357c:	701a      	strb	r2, [r3, #0]
		ret = true;
 800357e:	4b05      	ldr	r3, [pc, #20]	@ (8003594 <ADF5355_SetFrequencyIn+0x44>)
 8003580:	2201      	movs	r2, #1
 8003582:	701a      	strb	r2, [r3, #0]
	}
	return &ret;
 8003584:	4b03      	ldr	r3, [pc, #12]	@ (8003594 <ADF5355_SetFrequencyIn+0x44>)
}
 8003586:	4618      	mov	r0, r3
 8003588:	3714      	adds	r7, #20
 800358a:	46bd      	mov	sp, r7
 800358c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003590:	4770      	bx	lr
 8003592:	bf00      	nop
 8003594:	2000070e 	.word	0x2000070e
 8003598:	2000011a 	.word	0x2000011a

0800359c <ADF5355_SetPower>:

void* ADF5355_SetPower(void* new_pow){
 800359c:	b480      	push	{r7}
 800359e:	b085      	sub	sp, #20
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	6078      	str	r0, [r7, #4]
	static bool ret;
	int8_t* value = (int8_t*)new_pow;
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	60fb      	str	r3, [r7, #12]
	if (*value > 3 || *value < 0) ret = false;
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	f993 3000 	ldrsb.w	r3, [r3]
 80035ae:	2b03      	cmp	r3, #3
 80035b0:	dc04      	bgt.n	80035bc <ADF5355_SetPower+0x20>
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	f993 3000 	ldrsb.w	r3, [r3]
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	da03      	bge.n	80035c4 <ADF5355_SetPower+0x28>
 80035bc:	4b09      	ldr	r3, [pc, #36]	@ (80035e4 <ADF5355_SetPower+0x48>)
 80035be:	2200      	movs	r2, #0
 80035c0:	701a      	strb	r2, [r3, #0]
 80035c2:	e007      	b.n	80035d4 <ADF5355_SetPower+0x38>
	else {
		out_power = *value;
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	f993 2000 	ldrsb.w	r2, [r3]
 80035ca:	4b07      	ldr	r3, [pc, #28]	@ (80035e8 <ADF5355_SetPower+0x4c>)
 80035cc:	701a      	strb	r2, [r3, #0]
		ret = true;
 80035ce:	4b05      	ldr	r3, [pc, #20]	@ (80035e4 <ADF5355_SetPower+0x48>)
 80035d0:	2201      	movs	r2, #1
 80035d2:	701a      	strb	r2, [r3, #0]
	}
	return &ret;
 80035d4:	4b03      	ldr	r3, [pc, #12]	@ (80035e4 <ADF5355_SetPower+0x48>)
}
 80035d6:	4618      	mov	r0, r3
 80035d8:	3714      	adds	r7, #20
 80035da:	46bd      	mov	sp, r7
 80035dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e0:	4770      	bx	lr
 80035e2:	bf00      	nop
 80035e4:	2000070f 	.word	0x2000070f
 80035e8:	2000011c 	.word	0x2000011c

080035ec <ADF5355_SetCurrent>:

void* ADF5355_SetCurrent(void* new_curr){
 80035ec:	b480      	push	{r7}
 80035ee:	b085      	sub	sp, #20
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	6078      	str	r0, [r7, #4]
	static bool ret;
	uint32_t* value = (uint32_t*)new_curr;
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	60fb      	str	r3, [r7, #12]
	if (*value > 5000 || *value < 310) ret = false;
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003600:	4293      	cmp	r3, r2
 8003602:	d804      	bhi.n	800360e <ADF5355_SetCurrent+0x22>
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f5b3 7f9b 	cmp.w	r3, #310	@ 0x136
 800360c:	d203      	bcs.n	8003616 <ADF5355_SetCurrent+0x2a>
 800360e:	4b09      	ldr	r3, [pc, #36]	@ (8003634 <ADF5355_SetCurrent+0x48>)
 8003610:	2200      	movs	r2, #0
 8003612:	701a      	strb	r2, [r3, #0]
 8003614:	e006      	b.n	8003624 <ADF5355_SetCurrent+0x38>
	else {
		cp_ua = *value;
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	4a07      	ldr	r2, [pc, #28]	@ (8003638 <ADF5355_SetCurrent+0x4c>)
 800361c:	6013      	str	r3, [r2, #0]
		ret = true;
 800361e:	4b05      	ldr	r3, [pc, #20]	@ (8003634 <ADF5355_SetCurrent+0x48>)
 8003620:	2201      	movs	r2, #1
 8003622:	701a      	strb	r2, [r3, #0]
	}
	return &ret;
 8003624:	4b03      	ldr	r3, [pc, #12]	@ (8003634 <ADF5355_SetCurrent+0x48>)
}
 8003626:	4618      	mov	r0, r3
 8003628:	3714      	adds	r7, #20
 800362a:	46bd      	mov	sp, r7
 800362c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003630:	4770      	bx	lr
 8003632:	bf00      	nop
 8003634:	20000710 	.word	0x20000710
 8003638:	20000120 	.word	0x20000120

0800363c <ADF5355_SetMuxOut>:

void* ADF5355_SetMuxOut(void* new_mux_out){
 800363c:	b580      	push	{r7, lr}
 800363e:	b084      	sub	sp, #16
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]
	static bool ret;
	enum adf5355_mux_out_sel* value = (enum adf5355_mux_out_sel*)new_mux_out;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	60fb      	str	r3, [r7, #12]
	if (*value > ADF5355_MUXOUT_DIGITAL_LOCK_DETECT || *value < ADF5355_MUXOUT_THREESTATE) ret = false;
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	781b      	ldrb	r3, [r3, #0]
 800364c:	2b06      	cmp	r3, #6
 800364e:	d903      	bls.n	8003658 <ADF5355_SetMuxOut+0x1c>
 8003650:	4b0d      	ldr	r3, [pc, #52]	@ (8003688 <ADF5355_SetMuxOut+0x4c>)
 8003652:	2200      	movs	r2, #0
 8003654:	701a      	strb	r2, [r3, #0]
 8003656:	e012      	b.n	800367e <ADF5355_SetMuxOut+0x42>
	else {
		mux_out = *value;
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	781a      	ldrb	r2, [r3, #0]
 800365c:	4b0b      	ldr	r3, [pc, #44]	@ (800368c <ADF5355_SetMuxOut+0x50>)
 800365e:	701a      	strb	r2, [r3, #0]
		if (synced){
 8003660:	4b0b      	ldr	r3, [pc, #44]	@ (8003690 <ADF5355_SetMuxOut+0x54>)
 8003662:	781b      	ldrb	r3, [r3, #0]
 8003664:	2b00      	cmp	r3, #0
 8003666:	d007      	beq.n	8003678 <ADF5355_SetMuxOut+0x3c>
			adf5355_set_muxout(dev, mux_out);
 8003668:	4b0a      	ldr	r3, [pc, #40]	@ (8003694 <ADF5355_SetMuxOut+0x58>)
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	4a07      	ldr	r2, [pc, #28]	@ (800368c <ADF5355_SetMuxOut+0x50>)
 800366e:	7812      	ldrb	r2, [r2, #0]
 8003670:	4611      	mov	r1, r2
 8003672:	4618      	mov	r0, r3
 8003674:	f7ff fbc6 	bl	8002e04 <adf5355_set_muxout>
		}
		ret = true;
 8003678:	4b03      	ldr	r3, [pc, #12]	@ (8003688 <ADF5355_SetMuxOut+0x4c>)
 800367a:	2201      	movs	r2, #1
 800367c:	701a      	strb	r2, [r3, #0]
	}
	return &ret;
 800367e:	4b02      	ldr	r3, [pc, #8]	@ (8003688 <ADF5355_SetMuxOut+0x4c>)
}
 8003680:	4618      	mov	r0, r3
 8003682:	3710      	adds	r7, #16
 8003684:	46bd      	mov	sp, r7
 8003686:	bd80      	pop	{r7, pc}
 8003688:	20000711 	.word	0x20000711
 800368c:	20000124 	.word	0x20000124
 8003690:	2000070c 	.word	0x2000070c
 8003694:	20000708 	.word	0x20000708

08003698 <ADF5355_Enable>:

void* ADF5355_Enable(void* state){
 8003698:	b580      	push	{r7, lr}
 800369a:	b084      	sub	sp, #16
 800369c:	af00      	add	r7, sp, #0
 800369e:	6078      	str	r0, [r7, #4]
	static bool ret;
	uint8_t* value = (uint8_t*)state;
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	60fb      	str	r3, [r7, #12]
	if (*value != 0 && *value != 1) ret = false;
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	781b      	ldrb	r3, [r3, #0]
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d007      	beq.n	80036bc <ADF5355_Enable+0x24>
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	781b      	ldrb	r3, [r3, #0]
 80036b0:	2b01      	cmp	r3, #1
 80036b2:	d003      	beq.n	80036bc <ADF5355_Enable+0x24>
 80036b4:	4b11      	ldr	r3, [pc, #68]	@ (80036fc <ADF5355_Enable+0x64>)
 80036b6:	2200      	movs	r2, #0
 80036b8:	701a      	strb	r2, [r3, #0]
 80036ba:	e01a      	b.n	80036f2 <ADF5355_Enable+0x5a>
	else {
		outb_en = *value;
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	781b      	ldrb	r3, [r3, #0]
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	bf14      	ite	ne
 80036c4:	2301      	movne	r3, #1
 80036c6:	2300      	moveq	r3, #0
 80036c8:	b2da      	uxtb	r2, r3
 80036ca:	4b0d      	ldr	r3, [pc, #52]	@ (8003700 <ADF5355_Enable+0x68>)
 80036cc:	701a      	strb	r2, [r3, #0]
		if (synced){
 80036ce:	4b0d      	ldr	r3, [pc, #52]	@ (8003704 <ADF5355_Enable+0x6c>)
 80036d0:	781b      	ldrb	r3, [r3, #0]
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d00a      	beq.n	80036ec <ADF5355_Enable+0x54>
			adf5355_set_power(dev, outb_en, out_power);
 80036d6:	4b0c      	ldr	r3, [pc, #48]	@ (8003708 <ADF5355_Enable+0x70>)
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	4a09      	ldr	r2, [pc, #36]	@ (8003700 <ADF5355_Enable+0x68>)
 80036dc:	7811      	ldrb	r1, [r2, #0]
 80036de:	4a0b      	ldr	r2, [pc, #44]	@ (800370c <ADF5355_Enable+0x74>)
 80036e0:	f992 2000 	ldrsb.w	r2, [r2]
 80036e4:	b2d2      	uxtb	r2, r2
 80036e6:	4618      	mov	r0, r3
 80036e8:	f7ff fb2a 	bl	8002d40 <adf5355_set_power>
		}
		ret = true;
 80036ec:	4b03      	ldr	r3, [pc, #12]	@ (80036fc <ADF5355_Enable+0x64>)
 80036ee:	2201      	movs	r2, #1
 80036f0:	701a      	strb	r2, [r3, #0]
	}
	return &ret;
 80036f2:	4b02      	ldr	r3, [pc, #8]	@ (80036fc <ADF5355_Enable+0x64>)
}
 80036f4:	4618      	mov	r0, r3
 80036f6:	3710      	adds	r7, #16
 80036f8:	46bd      	mov	sp, r7
 80036fa:	bd80      	pop	{r7, pc}
 80036fc:	20000712 	.word	0x20000712
 8003700:	2000011b 	.word	0x2000011b
 8003704:	2000070c 	.word	0x2000070c
 8003708:	20000708 	.word	0x20000708
 800370c:	2000011c 	.word	0x2000011c

08003710 <ADF5355_Param_Init>:

void ADF5355_Param_Init(void){
 8003710:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8003714:	b085      	sub	sp, #20
 8003716:	af00      	add	r7, sp, #0
	hadf5355.spi_init = &hspi3; // Wskaźnik do struktury SPI init
 8003718:	4c4c      	ldr	r4, [pc, #304]	@ (800384c <ADF5355_Param_Init+0x13c>)
 800371a:	4d4d      	ldr	r5, [pc, #308]	@ (8003850 <ADF5355_Param_Init+0x140>)
 800371c:	6025      	str	r5, [r4, #0]
	hadf5355.dev_id = 1; // Identyfikator urządzenia ADF5355
 800371e:	4c4b      	ldr	r4, [pc, #300]	@ (800384c <ADF5355_Param_Init+0x13c>)
 8003720:	2501      	movs	r5, #1
 8003722:	7125      	strb	r5, [r4, #4]
	hadf5355.freq_req = (uint64_t)freq_out*(uint64_t)1000000; // Żądana częstotliwość wyjściowa w Hz
 8003724:	4c4b      	ldr	r4, [pc, #300]	@ (8003854 <ADF5355_Param_Init+0x144>)
 8003726:	8824      	ldrh	r4, [r4, #0]
 8003728:	b2a4      	uxth	r4, r4
 800372a:	2500      	movs	r5, #0
 800372c:	46a0      	mov	r8, r4
 800372e:	46a9      	mov	r9, r5
 8003730:	4644      	mov	r4, r8
 8003732:	464d      	mov	r5, r9
 8003734:	f04f 0a00 	mov.w	sl, #0
 8003738:	f04f 0b00 	mov.w	fp, #0
 800373c:	ea4f 1b45 	mov.w	fp, r5, lsl #5
 8003740:	ea4b 6bd4 	orr.w	fp, fp, r4, lsr #27
 8003744:	ea4f 1a44 	mov.w	sl, r4, lsl #5
 8003748:	4654      	mov	r4, sl
 800374a:	465d      	mov	r5, fp
 800374c:	ebb4 0208 	subs.w	r2, r4, r8
 8003750:	eb65 0309 	sbc.w	r3, r5, r9
 8003754:	f04f 0400 	mov.w	r4, #0
 8003758:	f04f 0500 	mov.w	r5, #0
 800375c:	025d      	lsls	r5, r3, #9
 800375e:	ea45 55d2 	orr.w	r5, r5, r2, lsr #23
 8003762:	0254      	lsls	r4, r2, #9
 8003764:	4622      	mov	r2, r4
 8003766:	462b      	mov	r3, r5
 8003768:	eb12 0008 	adds.w	r0, r2, r8
 800376c:	eb43 0109 	adc.w	r1, r3, r9
 8003770:	f04f 0200 	mov.w	r2, #0
 8003774:	f04f 0300 	mov.w	r3, #0
 8003778:	018b      	lsls	r3, r1, #6
 800377a:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800377e:	0182      	lsls	r2, r0, #6
 8003780:	1a14      	subs	r4, r2, r0
 8003782:	603c      	str	r4, [r7, #0]
 8003784:	eb63 0301 	sbc.w	r3, r3, r1
 8003788:	607b      	str	r3, [r7, #4]
 800378a:	e9d7 1200 	ldrd	r1, r2, [r7]
 800378e:	460b      	mov	r3, r1
 8003790:	eb13 0308 	adds.w	r3, r3, r8
 8003794:	60bb      	str	r3, [r7, #8]
 8003796:	4613      	mov	r3, r2
 8003798:	eb43 0309 	adc.w	r3, r3, r9
 800379c:	60fb      	str	r3, [r7, #12]
 800379e:	4b2b      	ldr	r3, [pc, #172]	@ (800384c <ADF5355_Param_Init+0x13c>)
 80037a0:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80037a4:	e9c3 1202 	strd	r1, r2, [r3, #8]
	hadf5355.freq_req_chan = 1; // Kanał częstotliwości
 80037a8:	4b28      	ldr	r3, [pc, #160]	@ (800384c <ADF5355_Param_Init+0x13c>)
 80037aa:	2201      	movs	r2, #1
 80037ac:	741a      	strb	r2, [r3, #16]
	hadf5355.clkin_freq = freq_in*1000000; // Częstotliwość zegara wejściowego w Hz
 80037ae:	4b2a      	ldr	r3, [pc, #168]	@ (8003858 <ADF5355_Param_Init+0x148>)
 80037b0:	781b      	ldrb	r3, [r3, #0]
 80037b2:	461a      	mov	r2, r3
 80037b4:	4b29      	ldr	r3, [pc, #164]	@ (800385c <ADF5355_Param_Init+0x14c>)
 80037b6:	fb02 f303 	mul.w	r3, r2, r3
 80037ba:	461a      	mov	r2, r3
 80037bc:	4b23      	ldr	r3, [pc, #140]	@ (800384c <ADF5355_Param_Init+0x13c>)
 80037be:	615a      	str	r2, [r3, #20]
	hadf5355.cp_ua = cp_ua; // Prąd pompy ładunkowej w mikroamperach
 80037c0:	4b27      	ldr	r3, [pc, #156]	@ (8003860 <ADF5355_Param_Init+0x150>)
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	4a21      	ldr	r2, [pc, #132]	@ (800384c <ADF5355_Param_Init+0x13c>)
 80037c6:	6193      	str	r3, [r2, #24]
	hadf5355.cp_neg_bleed_en = false; // Flaga aktywacji negatywnego prądu wycieku
 80037c8:	4b20      	ldr	r3, [pc, #128]	@ (800384c <ADF5355_Param_Init+0x13c>)
 80037ca:	2200      	movs	r2, #0
 80037cc:	771a      	strb	r2, [r3, #28]
	hadf5355.cp_gated_bleed_en = true;  // Flaga aktywacji bramkowania prądu wycieku
 80037ce:	4b1f      	ldr	r3, [pc, #124]	@ (800384c <ADF5355_Param_Init+0x13c>)
 80037d0:	2201      	movs	r2, #1
 80037d2:	775a      	strb	r2, [r3, #29]
	hadf5355.cp_bleed_current_polarity_en = false;  // Flaga aktywacji biegunowości prądu wycieku
 80037d4:	4b1d      	ldr	r3, [pc, #116]	@ (800384c <ADF5355_Param_Init+0x13c>)
 80037d6:	2200      	movs	r2, #0
 80037d8:	779a      	strb	r2, [r3, #30]
	hadf5355.mute_till_lock_en = false; // Flaga aktywacji funkcji mute till lock
 80037da:	4b1c      	ldr	r3, [pc, #112]	@ (800384c <ADF5355_Param_Init+0x13c>)
 80037dc:	2200      	movs	r2, #0
 80037de:	77da      	strb	r2, [r3, #31]
	hadf5355.outa_en = false;  // Flaga aktywacji wyjścia A
 80037e0:	4b1a      	ldr	r3, [pc, #104]	@ (800384c <ADF5355_Param_Init+0x13c>)
 80037e2:	2200      	movs	r2, #0
 80037e4:	f883 2020 	strb.w	r2, [r3, #32]
	hadf5355.outb_en = outb_en;  // Flaga aktywacji wyjścia B
 80037e8:	4b1e      	ldr	r3, [pc, #120]	@ (8003864 <ADF5355_Param_Init+0x154>)
 80037ea:	781a      	ldrb	r2, [r3, #0]
 80037ec:	4b17      	ldr	r3, [pc, #92]	@ (800384c <ADF5355_Param_Init+0x13c>)
 80037ee:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
	hadf5355.out_power = out_power;  // Moc wyjścia B
 80037f2:	4b1d      	ldr	r3, [pc, #116]	@ (8003868 <ADF5355_Param_Init+0x158>)
 80037f4:	f993 3000 	ldrsb.w	r3, [r3]
 80037f8:	b2da      	uxtb	r2, r3
 80037fa:	4b14      	ldr	r3, [pc, #80]	@ (800384c <ADF5355_Param_Init+0x13c>)
 80037fc:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
	hadf5355.phase_detector_polarity_neg = false;  // Flaga aktywacji negatywnej polaryzacji detektora fazy
 8003800:	4b12      	ldr	r3, [pc, #72]	@ (800384c <ADF5355_Param_Init+0x13c>)
 8003802:	2200      	movs	r2, #0
 8003804:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
	hadf5355.ref_diff_en = false;  // Flaga aktywacji różnicowego wejścia referencyjnego
 8003808:	4b10      	ldr	r3, [pc, #64]	@ (800384c <ADF5355_Param_Init+0x13c>)
 800380a:	2200      	movs	r2, #0
 800380c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
	hadf5355.mux_out_3v3_en = true;  // Flaga aktywacji wyjścia mux na 3,3V
 8003810:	4b0e      	ldr	r3, [pc, #56]	@ (800384c <ADF5355_Param_Init+0x13c>)
 8003812:	2201      	movs	r2, #1
 8003814:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
	hadf5355.ref_doubler_en = false;  // Flaga aktywacji podwajacza częstotliwości referencyjnej
 8003818:	4b0c      	ldr	r3, [pc, #48]	@ (800384c <ADF5355_Param_Init+0x13c>)
 800381a:	2200      	movs	r2, #0
 800381c:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
	hadf5355.ref_div2_en = false;  // Flaga aktywacji podzielnika przez 2
 8003820:	4b0a      	ldr	r3, [pc, #40]	@ (800384c <ADF5355_Param_Init+0x13c>)
 8003822:	2200      	movs	r2, #0
 8003824:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
	hadf5355.mux_out_sel = mux_out;  // Wybór wyjścia mux
 8003828:	4b10      	ldr	r3, [pc, #64]	@ (800386c <ADF5355_Param_Init+0x15c>)
 800382a:	781a      	ldrb	r2, [r3, #0]
 800382c:	4b07      	ldr	r3, [pc, #28]	@ (800384c <ADF5355_Param_Init+0x13c>)
 800382e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
	hadf5355.outb_sel_fund = false;  // Flaga wyboru częstotliwości podstawowej na wyjściu B
 8003832:	4b06      	ldr	r3, [pc, #24]	@ (800384c <ADF5355_Param_Init+0x13c>)
 8003834:	2200      	movs	r2, #0
 8003836:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
	synced = true;
 800383a:	4b0d      	ldr	r3, [pc, #52]	@ (8003870 <ADF5355_Param_Init+0x160>)
 800383c:	2201      	movs	r2, #1
 800383e:	701a      	strb	r2, [r3, #0]
}
 8003840:	bf00      	nop
 8003842:	3714      	adds	r7, #20
 8003844:	46bd      	mov	sp, r7
 8003846:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 800384a:	4770      	bx	lr
 800384c:	200006d8 	.word	0x200006d8
 8003850:	200003f4 	.word	0x200003f4
 8003854:	20000118 	.word	0x20000118
 8003858:	2000011a 	.word	0x2000011a
 800385c:	000f4240 	.word	0x000f4240
 8003860:	20000120 	.word	0x20000120
 8003864:	2000011b 	.word	0x2000011b
 8003868:	2000011c 	.word	0x2000011c
 800386c:	20000124 	.word	0x20000124
 8003870:	2000070c 	.word	0x2000070c

08003874 <ADF5355_Load>:


void* ADF5355_Load(void* arg){
 8003874:	b580      	push	{r7, lr}
 8003876:	b084      	sub	sp, #16
 8003878:	af00      	add	r7, sp, #0
 800387a:	6078      	str	r0, [r7, #4]
	ADF5355_Param_Init();
 800387c:	f7ff ff48 	bl	8003710 <ADF5355_Param_Init>
	static bool ret = false;
	int32_t response = adf5355_init(&dev, &hadf5355);
 8003880:	4907      	ldr	r1, [pc, #28]	@ (80038a0 <ADF5355_Load+0x2c>)
 8003882:	4808      	ldr	r0, [pc, #32]	@ (80038a4 <ADF5355_Load+0x30>)
 8003884:	f7ff fd1c 	bl	80032c0 <adf5355_init>
 8003888:	60f8      	str	r0, [r7, #12]
	if (response == 0) ret = true;
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	2b00      	cmp	r3, #0
 800388e:	d102      	bne.n	8003896 <ADF5355_Load+0x22>
 8003890:	4b05      	ldr	r3, [pc, #20]	@ (80038a8 <ADF5355_Load+0x34>)
 8003892:	2201      	movs	r2, #1
 8003894:	701a      	strb	r2, [r3, #0]
	return &ret;
 8003896:	4b04      	ldr	r3, [pc, #16]	@ (80038a8 <ADF5355_Load+0x34>)
}
 8003898:	4618      	mov	r0, r3
 800389a:	3710      	adds	r7, #16
 800389c:	46bd      	mov	sp, r7
 800389e:	bd80      	pop	{r7, pc}
 80038a0:	200006d8 	.word	0x200006d8
 80038a4:	20000708 	.word	0x20000708
 80038a8:	20000713 	.word	0x20000713

080038ac <ADF5355_Run>:

void* ADF5355_Run(void* arg){
 80038ac:	b580      	push	{r7, lr}
 80038ae:	b084      	sub	sp, #16
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	6078      	str	r0, [r7, #4]
	static bool ret = false;
	int32_t response = adf5355_change_freq(dev, hadf5355.freq_req);
 80038b4:	4b09      	ldr	r3, [pc, #36]	@ (80038dc <ADF5355_Run+0x30>)
 80038b6:	6819      	ldr	r1, [r3, #0]
 80038b8:	4b09      	ldr	r3, [pc, #36]	@ (80038e0 <ADF5355_Run+0x34>)
 80038ba:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80038be:	4608      	mov	r0, r1
 80038c0:	f7ff fa16 	bl	8002cf0 <adf5355_change_freq>
 80038c4:	60f8      	str	r0, [r7, #12]
	if (response == 0) ret = true;
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d102      	bne.n	80038d2 <ADF5355_Run+0x26>
 80038cc:	4b05      	ldr	r3, [pc, #20]	@ (80038e4 <ADF5355_Run+0x38>)
 80038ce:	2201      	movs	r2, #1
 80038d0:	701a      	strb	r2, [r3, #0]
	return &ret;
 80038d2:	4b04      	ldr	r3, [pc, #16]	@ (80038e4 <ADF5355_Run+0x38>)
}
 80038d4:	4618      	mov	r0, r3
 80038d6:	3710      	adds	r7, #16
 80038d8:	46bd      	mov	sp, r7
 80038da:	bd80      	pop	{r7, pc}
 80038dc:	20000708 	.word	0x20000708
 80038e0:	200006d8 	.word	0x200006d8
 80038e4:	20000714 	.word	0x20000714

080038e8 <no_os_calloc>:
 * @param nitems - Number of elements to be allocated.
 * @param size - Size of elements.
 * @return Pointer to the allocated memory, or NULL if the request fails.
 */
__attribute__((weak)) void *no_os_calloc(size_t nitems, size_t size)
{
 80038e8:	b580      	push	{r7, lr}
 80038ea:	b082      	sub	sp, #8
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	6078      	str	r0, [r7, #4]
 80038f0:	6039      	str	r1, [r7, #0]
	return calloc(nitems, size);
 80038f2:	6839      	ldr	r1, [r7, #0]
 80038f4:	6878      	ldr	r0, [r7, #4]
 80038f6:	f009 f897 	bl	800ca28 <calloc>
 80038fa:	4603      	mov	r3, r0
}
 80038fc:	4618      	mov	r0, r3
 80038fe:	3708      	adds	r7, #8
 8003900:	46bd      	mov	sp, r7
 8003902:	bd80      	pop	{r7, pc}

08003904 <no_os_greatest_common_divisor>:
/**
 * Find greatest common divisor of the given two numbers.
 */
uint32_t no_os_greatest_common_divisor(uint32_t a,
				       uint32_t b)
{
 8003904:	b480      	push	{r7}
 8003906:	b085      	sub	sp, #20
 8003908:	af00      	add	r7, sp, #0
 800390a:	6078      	str	r0, [r7, #4]
 800390c:	6039      	str	r1, [r7, #0]
	uint32_t div;

	if ((a == 0) || (b == 0))
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	2b00      	cmp	r3, #0
 8003912:	d002      	beq.n	800391a <no_os_greatest_common_divisor+0x16>
 8003914:	683b      	ldr	r3, [r7, #0]
 8003916:	2b00      	cmp	r3, #0
 8003918:	d112      	bne.n	8003940 <no_os_greatest_common_divisor+0x3c>
		return no_os_max(a, b);
 800391a:	683a      	ldr	r2, [r7, #0]
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	4293      	cmp	r3, r2
 8003920:	bf38      	it	cc
 8003922:	4613      	movcc	r3, r2
 8003924:	e010      	b.n	8003948 <no_os_greatest_common_divisor+0x44>

	while (b != 0) {
		div = a % b;
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	683a      	ldr	r2, [r7, #0]
 800392a:	fbb3 f2f2 	udiv	r2, r3, r2
 800392e:	6839      	ldr	r1, [r7, #0]
 8003930:	fb01 f202 	mul.w	r2, r1, r2
 8003934:	1a9b      	subs	r3, r3, r2
 8003936:	60fb      	str	r3, [r7, #12]
		a = b;
 8003938:	683b      	ldr	r3, [r7, #0]
 800393a:	607b      	str	r3, [r7, #4]
		b = div;
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	603b      	str	r3, [r7, #0]
	while (b != 0) {
 8003940:	683b      	ldr	r3, [r7, #0]
 8003942:	2b00      	cmp	r3, #0
 8003944:	d1ef      	bne.n	8003926 <no_os_greatest_common_divisor+0x22>
	}

	return a;
 8003946:	687b      	ldr	r3, [r7, #4]
}
 8003948:	4618      	mov	r0, r3
 800394a:	3714      	adds	r7, #20
 800394c:	46bd      	mov	sp, r7
 800394e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003952:	4770      	bx	lr

08003954 <no_os_do_div>:
/**
 * Calculate the quotient and the remainder of an integer division.
 */
uint64_t no_os_do_div(uint64_t* n,
		      uint64_t base)
{
 8003954:	b580      	push	{r7, lr}
 8003956:	b086      	sub	sp, #24
 8003958:	af00      	add	r7, sp, #0
 800395a:	60f8      	str	r0, [r7, #12]
 800395c:	e9c7 2300 	strd	r2, r3, [r7]
	uint64_t mod = 0;
 8003960:	f04f 0200 	mov.w	r2, #0
 8003964:	f04f 0300 	mov.w	r3, #0
 8003968:	e9c7 2304 	strd	r2, r3, [r7, #16]

	mod = *n % base;
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003972:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003976:	f7fd f947 	bl	8000c08 <__aeabi_uldivmod>
 800397a:	e9c7 2304 	strd	r2, r3, [r7, #16]
	*n = *n / base;
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003984:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003988:	f7fd f93e 	bl	8000c08 <__aeabi_uldivmod>
 800398c:	4602      	mov	r2, r0
 800398e:	460b      	mov	r3, r1
 8003990:	68f9      	ldr	r1, [r7, #12]
 8003992:	e9c1 2300 	strd	r2, r3, [r1]

	return mod;
 8003996:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
}
 800399a:	4610      	mov	r0, r2
 800399c:	4619      	mov	r1, r3
 800399e:	3718      	adds	r7, #24
 80039a0:	46bd      	mov	sp, r7
 80039a2:	bd80      	pop	{r7, pc}

080039a4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80039a4:	b580      	push	{r7, lr}
 80039a6:	b082      	sub	sp, #8
 80039a8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80039aa:	2300      	movs	r3, #0
 80039ac:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80039ae:	4b0c      	ldr	r3, [pc, #48]	@ (80039e0 <HAL_Init+0x3c>)
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	4a0b      	ldr	r2, [pc, #44]	@ (80039e0 <HAL_Init+0x3c>)
 80039b4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80039b8:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80039ba:	2003      	movs	r0, #3
 80039bc:	f000 f927 	bl	8003c0e <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80039c0:	200f      	movs	r0, #15
 80039c2:	f7fe f8c5 	bl	8001b50 <HAL_InitTick>
 80039c6:	4603      	mov	r3, r0
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d002      	beq.n	80039d2 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80039cc:	2301      	movs	r3, #1
 80039ce:	71fb      	strb	r3, [r7, #7]
 80039d0:	e001      	b.n	80039d6 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80039d2:	f7fe f895 	bl	8001b00 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80039d6:	79fb      	ldrb	r3, [r7, #7]
}
 80039d8:	4618      	mov	r0, r3
 80039da:	3708      	adds	r7, #8
 80039dc:	46bd      	mov	sp, r7
 80039de:	bd80      	pop	{r7, pc}
 80039e0:	40022000 	.word	0x40022000

080039e4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80039e4:	b480      	push	{r7}
 80039e6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80039e8:	4b06      	ldr	r3, [pc, #24]	@ (8003a04 <HAL_IncTick+0x20>)
 80039ea:	781b      	ldrb	r3, [r3, #0]
 80039ec:	461a      	mov	r2, r3
 80039ee:	4b06      	ldr	r3, [pc, #24]	@ (8003a08 <HAL_IncTick+0x24>)
 80039f0:	681b      	ldr	r3, [r3, #0]
 80039f2:	4413      	add	r3, r2
 80039f4:	4a04      	ldr	r2, [pc, #16]	@ (8003a08 <HAL_IncTick+0x24>)
 80039f6:	6013      	str	r3, [r2, #0]
}
 80039f8:	bf00      	nop
 80039fa:	46bd      	mov	sp, r7
 80039fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a00:	4770      	bx	lr
 8003a02:	bf00      	nop
 8003a04:	2000012c 	.word	0x2000012c
 8003a08:	20000718 	.word	0x20000718

08003a0c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003a0c:	b480      	push	{r7}
 8003a0e:	af00      	add	r7, sp, #0
  return uwTick;
 8003a10:	4b03      	ldr	r3, [pc, #12]	@ (8003a20 <HAL_GetTick+0x14>)
 8003a12:	681b      	ldr	r3, [r3, #0]
}
 8003a14:	4618      	mov	r0, r3
 8003a16:	46bd      	mov	sp, r7
 8003a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a1c:	4770      	bx	lr
 8003a1e:	bf00      	nop
 8003a20:	20000718 	.word	0x20000718

08003a24 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003a24:	b580      	push	{r7, lr}
 8003a26:	b084      	sub	sp, #16
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003a2c:	f7ff ffee 	bl	8003a0c <HAL_GetTick>
 8003a30:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a3c:	d005      	beq.n	8003a4a <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8003a3e:	4b0a      	ldr	r3, [pc, #40]	@ (8003a68 <HAL_Delay+0x44>)
 8003a40:	781b      	ldrb	r3, [r3, #0]
 8003a42:	461a      	mov	r2, r3
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	4413      	add	r3, r2
 8003a48:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003a4a:	bf00      	nop
 8003a4c:	f7ff ffde 	bl	8003a0c <HAL_GetTick>
 8003a50:	4602      	mov	r2, r0
 8003a52:	68bb      	ldr	r3, [r7, #8]
 8003a54:	1ad3      	subs	r3, r2, r3
 8003a56:	68fa      	ldr	r2, [r7, #12]
 8003a58:	429a      	cmp	r2, r3
 8003a5a:	d8f7      	bhi.n	8003a4c <HAL_Delay+0x28>
  {
  }
}
 8003a5c:	bf00      	nop
 8003a5e:	bf00      	nop
 8003a60:	3710      	adds	r7, #16
 8003a62:	46bd      	mov	sp, r7
 8003a64:	bd80      	pop	{r7, pc}
 8003a66:	bf00      	nop
 8003a68:	2000012c 	.word	0x2000012c

08003a6c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003a6c:	b480      	push	{r7}
 8003a6e:	b085      	sub	sp, #20
 8003a70:	af00      	add	r7, sp, #0
 8003a72:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	f003 0307 	and.w	r3, r3, #7
 8003a7a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003a7c:	4b0c      	ldr	r3, [pc, #48]	@ (8003ab0 <__NVIC_SetPriorityGrouping+0x44>)
 8003a7e:	68db      	ldr	r3, [r3, #12]
 8003a80:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003a82:	68ba      	ldr	r2, [r7, #8]
 8003a84:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003a88:	4013      	ands	r3, r2
 8003a8a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003a90:	68bb      	ldr	r3, [r7, #8]
 8003a92:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003a94:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003a98:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003a9c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003a9e:	4a04      	ldr	r2, [pc, #16]	@ (8003ab0 <__NVIC_SetPriorityGrouping+0x44>)
 8003aa0:	68bb      	ldr	r3, [r7, #8]
 8003aa2:	60d3      	str	r3, [r2, #12]
}
 8003aa4:	bf00      	nop
 8003aa6:	3714      	adds	r7, #20
 8003aa8:	46bd      	mov	sp, r7
 8003aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aae:	4770      	bx	lr
 8003ab0:	e000ed00 	.word	0xe000ed00

08003ab4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003ab4:	b480      	push	{r7}
 8003ab6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003ab8:	4b04      	ldr	r3, [pc, #16]	@ (8003acc <__NVIC_GetPriorityGrouping+0x18>)
 8003aba:	68db      	ldr	r3, [r3, #12]
 8003abc:	0a1b      	lsrs	r3, r3, #8
 8003abe:	f003 0307 	and.w	r3, r3, #7
}
 8003ac2:	4618      	mov	r0, r3
 8003ac4:	46bd      	mov	sp, r7
 8003ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aca:	4770      	bx	lr
 8003acc:	e000ed00 	.word	0xe000ed00

08003ad0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003ad0:	b480      	push	{r7}
 8003ad2:	b083      	sub	sp, #12
 8003ad4:	af00      	add	r7, sp, #0
 8003ad6:	4603      	mov	r3, r0
 8003ad8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003ada:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	db0b      	blt.n	8003afa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003ae2:	79fb      	ldrb	r3, [r7, #7]
 8003ae4:	f003 021f 	and.w	r2, r3, #31
 8003ae8:	4907      	ldr	r1, [pc, #28]	@ (8003b08 <__NVIC_EnableIRQ+0x38>)
 8003aea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003aee:	095b      	lsrs	r3, r3, #5
 8003af0:	2001      	movs	r0, #1
 8003af2:	fa00 f202 	lsl.w	r2, r0, r2
 8003af6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003afa:	bf00      	nop
 8003afc:	370c      	adds	r7, #12
 8003afe:	46bd      	mov	sp, r7
 8003b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b04:	4770      	bx	lr
 8003b06:	bf00      	nop
 8003b08:	e000e100 	.word	0xe000e100

08003b0c <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003b0c:	b480      	push	{r7}
 8003b0e:	b083      	sub	sp, #12
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	4603      	mov	r3, r0
 8003b14:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003b16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	db12      	blt.n	8003b44 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003b1e:	79fb      	ldrb	r3, [r7, #7]
 8003b20:	f003 021f 	and.w	r2, r3, #31
 8003b24:	490a      	ldr	r1, [pc, #40]	@ (8003b50 <__NVIC_DisableIRQ+0x44>)
 8003b26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b2a:	095b      	lsrs	r3, r3, #5
 8003b2c:	2001      	movs	r0, #1
 8003b2e:	fa00 f202 	lsl.w	r2, r0, r2
 8003b32:	3320      	adds	r3, #32
 8003b34:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8003b38:	f3bf 8f4f 	dsb	sy
}
 8003b3c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003b3e:	f3bf 8f6f 	isb	sy
}
 8003b42:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8003b44:	bf00      	nop
 8003b46:	370c      	adds	r7, #12
 8003b48:	46bd      	mov	sp, r7
 8003b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b4e:	4770      	bx	lr
 8003b50:	e000e100 	.word	0xe000e100

08003b54 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003b54:	b480      	push	{r7}
 8003b56:	b083      	sub	sp, #12
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	4603      	mov	r3, r0
 8003b5c:	6039      	str	r1, [r7, #0]
 8003b5e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003b60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	db0a      	blt.n	8003b7e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b68:	683b      	ldr	r3, [r7, #0]
 8003b6a:	b2da      	uxtb	r2, r3
 8003b6c:	490c      	ldr	r1, [pc, #48]	@ (8003ba0 <__NVIC_SetPriority+0x4c>)
 8003b6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b72:	0112      	lsls	r2, r2, #4
 8003b74:	b2d2      	uxtb	r2, r2
 8003b76:	440b      	add	r3, r1
 8003b78:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003b7c:	e00a      	b.n	8003b94 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b7e:	683b      	ldr	r3, [r7, #0]
 8003b80:	b2da      	uxtb	r2, r3
 8003b82:	4908      	ldr	r1, [pc, #32]	@ (8003ba4 <__NVIC_SetPriority+0x50>)
 8003b84:	79fb      	ldrb	r3, [r7, #7]
 8003b86:	f003 030f 	and.w	r3, r3, #15
 8003b8a:	3b04      	subs	r3, #4
 8003b8c:	0112      	lsls	r2, r2, #4
 8003b8e:	b2d2      	uxtb	r2, r2
 8003b90:	440b      	add	r3, r1
 8003b92:	761a      	strb	r2, [r3, #24]
}
 8003b94:	bf00      	nop
 8003b96:	370c      	adds	r7, #12
 8003b98:	46bd      	mov	sp, r7
 8003b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b9e:	4770      	bx	lr
 8003ba0:	e000e100 	.word	0xe000e100
 8003ba4:	e000ed00 	.word	0xe000ed00

08003ba8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003ba8:	b480      	push	{r7}
 8003baa:	b089      	sub	sp, #36	@ 0x24
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	60f8      	str	r0, [r7, #12]
 8003bb0:	60b9      	str	r1, [r7, #8]
 8003bb2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	f003 0307 	and.w	r3, r3, #7
 8003bba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003bbc:	69fb      	ldr	r3, [r7, #28]
 8003bbe:	f1c3 0307 	rsb	r3, r3, #7
 8003bc2:	2b04      	cmp	r3, #4
 8003bc4:	bf28      	it	cs
 8003bc6:	2304      	movcs	r3, #4
 8003bc8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003bca:	69fb      	ldr	r3, [r7, #28]
 8003bcc:	3304      	adds	r3, #4
 8003bce:	2b06      	cmp	r3, #6
 8003bd0:	d902      	bls.n	8003bd8 <NVIC_EncodePriority+0x30>
 8003bd2:	69fb      	ldr	r3, [r7, #28]
 8003bd4:	3b03      	subs	r3, #3
 8003bd6:	e000      	b.n	8003bda <NVIC_EncodePriority+0x32>
 8003bd8:	2300      	movs	r3, #0
 8003bda:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003bdc:	f04f 32ff 	mov.w	r2, #4294967295
 8003be0:	69bb      	ldr	r3, [r7, #24]
 8003be2:	fa02 f303 	lsl.w	r3, r2, r3
 8003be6:	43da      	mvns	r2, r3
 8003be8:	68bb      	ldr	r3, [r7, #8]
 8003bea:	401a      	ands	r2, r3
 8003bec:	697b      	ldr	r3, [r7, #20]
 8003bee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003bf0:	f04f 31ff 	mov.w	r1, #4294967295
 8003bf4:	697b      	ldr	r3, [r7, #20]
 8003bf6:	fa01 f303 	lsl.w	r3, r1, r3
 8003bfa:	43d9      	mvns	r1, r3
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003c00:	4313      	orrs	r3, r2
         );
}
 8003c02:	4618      	mov	r0, r3
 8003c04:	3724      	adds	r7, #36	@ 0x24
 8003c06:	46bd      	mov	sp, r7
 8003c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c0c:	4770      	bx	lr

08003c0e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003c0e:	b580      	push	{r7, lr}
 8003c10:	b082      	sub	sp, #8
 8003c12:	af00      	add	r7, sp, #0
 8003c14:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003c16:	6878      	ldr	r0, [r7, #4]
 8003c18:	f7ff ff28 	bl	8003a6c <__NVIC_SetPriorityGrouping>
}
 8003c1c:	bf00      	nop
 8003c1e:	3708      	adds	r7, #8
 8003c20:	46bd      	mov	sp, r7
 8003c22:	bd80      	pop	{r7, pc}

08003c24 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003c24:	b580      	push	{r7, lr}
 8003c26:	b086      	sub	sp, #24
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	4603      	mov	r3, r0
 8003c2c:	60b9      	str	r1, [r7, #8]
 8003c2e:	607a      	str	r2, [r7, #4]
 8003c30:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003c32:	2300      	movs	r3, #0
 8003c34:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003c36:	f7ff ff3d 	bl	8003ab4 <__NVIC_GetPriorityGrouping>
 8003c3a:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003c3c:	687a      	ldr	r2, [r7, #4]
 8003c3e:	68b9      	ldr	r1, [r7, #8]
 8003c40:	6978      	ldr	r0, [r7, #20]
 8003c42:	f7ff ffb1 	bl	8003ba8 <NVIC_EncodePriority>
 8003c46:	4602      	mov	r2, r0
 8003c48:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003c4c:	4611      	mov	r1, r2
 8003c4e:	4618      	mov	r0, r3
 8003c50:	f7ff ff80 	bl	8003b54 <__NVIC_SetPriority>
}
 8003c54:	bf00      	nop
 8003c56:	3718      	adds	r7, #24
 8003c58:	46bd      	mov	sp, r7
 8003c5a:	bd80      	pop	{r7, pc}

08003c5c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003c5c:	b580      	push	{r7, lr}
 8003c5e:	b082      	sub	sp, #8
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	4603      	mov	r3, r0
 8003c64:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003c66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c6a:	4618      	mov	r0, r3
 8003c6c:	f7ff ff30 	bl	8003ad0 <__NVIC_EnableIRQ>
}
 8003c70:	bf00      	nop
 8003c72:	3708      	adds	r7, #8
 8003c74:	46bd      	mov	sp, r7
 8003c76:	bd80      	pop	{r7, pc}

08003c78 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003c78:	b580      	push	{r7, lr}
 8003c7a:	b082      	sub	sp, #8
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	4603      	mov	r3, r0
 8003c80:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8003c82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c86:	4618      	mov	r0, r3
 8003c88:	f7ff ff40 	bl	8003b0c <__NVIC_DisableIRQ>
}
 8003c8c:	bf00      	nop
 8003c8e:	3708      	adds	r7, #8
 8003c90:	46bd      	mov	sp, r7
 8003c92:	bd80      	pop	{r7, pc}

08003c94 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003c94:	b480      	push	{r7}
 8003c96:	b085      	sub	sp, #20
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d101      	bne.n	8003ca6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003ca2:	2301      	movs	r3, #1
 8003ca4:	e098      	b.n	8003dd8 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	461a      	mov	r2, r3
 8003cac:	4b4d      	ldr	r3, [pc, #308]	@ (8003de4 <HAL_DMA_Init+0x150>)
 8003cae:	429a      	cmp	r2, r3
 8003cb0:	d80f      	bhi.n	8003cd2 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	461a      	mov	r2, r3
 8003cb8:	4b4b      	ldr	r3, [pc, #300]	@ (8003de8 <HAL_DMA_Init+0x154>)
 8003cba:	4413      	add	r3, r2
 8003cbc:	4a4b      	ldr	r2, [pc, #300]	@ (8003dec <HAL_DMA_Init+0x158>)
 8003cbe:	fba2 2303 	umull	r2, r3, r2, r3
 8003cc2:	091b      	lsrs	r3, r3, #4
 8003cc4:	009a      	lsls	r2, r3, #2
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	4a48      	ldr	r2, [pc, #288]	@ (8003df0 <HAL_DMA_Init+0x15c>)
 8003cce:	641a      	str	r2, [r3, #64]	@ 0x40
 8003cd0:	e00e      	b.n	8003cf0 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	461a      	mov	r2, r3
 8003cd8:	4b46      	ldr	r3, [pc, #280]	@ (8003df4 <HAL_DMA_Init+0x160>)
 8003cda:	4413      	add	r3, r2
 8003cdc:	4a43      	ldr	r2, [pc, #268]	@ (8003dec <HAL_DMA_Init+0x158>)
 8003cde:	fba2 2303 	umull	r2, r3, r2, r3
 8003ce2:	091b      	lsrs	r3, r3, #4
 8003ce4:	009a      	lsls	r2, r3, #2
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	4a42      	ldr	r2, [pc, #264]	@ (8003df8 <HAL_DMA_Init+0x164>)
 8003cee:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	2202      	movs	r2, #2
 8003cf4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8003d06:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003d0a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003d14:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	691b      	ldr	r3, [r3, #16]
 8003d1a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003d20:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	699b      	ldr	r3, [r3, #24]
 8003d26:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003d2c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	6a1b      	ldr	r3, [r3, #32]
 8003d32:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003d34:	68fa      	ldr	r2, [r7, #12]
 8003d36:	4313      	orrs	r3, r2
 8003d38:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	68fa      	ldr	r2, [r7, #12]
 8003d40:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	689b      	ldr	r3, [r3, #8]
 8003d46:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003d4a:	d039      	beq.n	8003dc0 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d50:	4a27      	ldr	r2, [pc, #156]	@ (8003df0 <HAL_DMA_Init+0x15c>)
 8003d52:	4293      	cmp	r3, r2
 8003d54:	d11a      	bne.n	8003d8c <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003d56:	4b29      	ldr	r3, [pc, #164]	@ (8003dfc <HAL_DMA_Init+0x168>)
 8003d58:	681a      	ldr	r2, [r3, #0]
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d5e:	f003 031c 	and.w	r3, r3, #28
 8003d62:	210f      	movs	r1, #15
 8003d64:	fa01 f303 	lsl.w	r3, r1, r3
 8003d68:	43db      	mvns	r3, r3
 8003d6a:	4924      	ldr	r1, [pc, #144]	@ (8003dfc <HAL_DMA_Init+0x168>)
 8003d6c:	4013      	ands	r3, r2
 8003d6e:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003d70:	4b22      	ldr	r3, [pc, #136]	@ (8003dfc <HAL_DMA_Init+0x168>)
 8003d72:	681a      	ldr	r2, [r3, #0]
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	6859      	ldr	r1, [r3, #4]
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d7c:	f003 031c 	and.w	r3, r3, #28
 8003d80:	fa01 f303 	lsl.w	r3, r1, r3
 8003d84:	491d      	ldr	r1, [pc, #116]	@ (8003dfc <HAL_DMA_Init+0x168>)
 8003d86:	4313      	orrs	r3, r2
 8003d88:	600b      	str	r3, [r1, #0]
 8003d8a:	e019      	b.n	8003dc0 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003d8c:	4b1c      	ldr	r3, [pc, #112]	@ (8003e00 <HAL_DMA_Init+0x16c>)
 8003d8e:	681a      	ldr	r2, [r3, #0]
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d94:	f003 031c 	and.w	r3, r3, #28
 8003d98:	210f      	movs	r1, #15
 8003d9a:	fa01 f303 	lsl.w	r3, r1, r3
 8003d9e:	43db      	mvns	r3, r3
 8003da0:	4917      	ldr	r1, [pc, #92]	@ (8003e00 <HAL_DMA_Init+0x16c>)
 8003da2:	4013      	ands	r3, r2
 8003da4:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003da6:	4b16      	ldr	r3, [pc, #88]	@ (8003e00 <HAL_DMA_Init+0x16c>)
 8003da8:	681a      	ldr	r2, [r3, #0]
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	6859      	ldr	r1, [r3, #4]
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003db2:	f003 031c 	and.w	r3, r3, #28
 8003db6:	fa01 f303 	lsl.w	r3, r1, r3
 8003dba:	4911      	ldr	r1, [pc, #68]	@ (8003e00 <HAL_DMA_Init+0x16c>)
 8003dbc:	4313      	orrs	r3, r2
 8003dbe:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	2200      	movs	r2, #0
 8003dc4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	2201      	movs	r2, #1
 8003dca:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	2200      	movs	r2, #0
 8003dd2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8003dd6:	2300      	movs	r3, #0
}
 8003dd8:	4618      	mov	r0, r3
 8003dda:	3714      	adds	r7, #20
 8003ddc:	46bd      	mov	sp, r7
 8003dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de2:	4770      	bx	lr
 8003de4:	40020407 	.word	0x40020407
 8003de8:	bffdfff8 	.word	0xbffdfff8
 8003dec:	cccccccd 	.word	0xcccccccd
 8003df0:	40020000 	.word	0x40020000
 8003df4:	bffdfbf8 	.word	0xbffdfbf8
 8003df8:	40020400 	.word	0x40020400
 8003dfc:	400200a8 	.word	0x400200a8
 8003e00:	400204a8 	.word	0x400204a8

08003e04 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8003e04:	b480      	push	{r7}
 8003e06:	b083      	sub	sp, #12
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	6078      	str	r0, [r7, #4]

  /* Check the DMA handle allocation */
  if (NULL == hdma)
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d101      	bne.n	8003e16 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8003e12:	2301      	movs	r3, #1
 8003e14:	e072      	b.n	8003efc <HAL_DMA_DeInit+0xf8>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	681a      	ldr	r2, [r3, #0]
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	f022 0201 	bic.w	r2, r2, #1
 8003e24:	601a      	str	r2, [r3, #0]

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	461a      	mov	r2, r3
 8003e2c:	4b36      	ldr	r3, [pc, #216]	@ (8003f08 <HAL_DMA_DeInit+0x104>)
 8003e2e:	429a      	cmp	r2, r3
 8003e30:	d80f      	bhi.n	8003e52 <HAL_DMA_DeInit+0x4e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	461a      	mov	r2, r3
 8003e38:	4b34      	ldr	r3, [pc, #208]	@ (8003f0c <HAL_DMA_DeInit+0x108>)
 8003e3a:	4413      	add	r3, r2
 8003e3c:	4a34      	ldr	r2, [pc, #208]	@ (8003f10 <HAL_DMA_DeInit+0x10c>)
 8003e3e:	fba2 2303 	umull	r2, r3, r2, r3
 8003e42:	091b      	lsrs	r3, r3, #4
 8003e44:	009a      	lsls	r2, r3, #2
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	4a31      	ldr	r2, [pc, #196]	@ (8003f14 <HAL_DMA_DeInit+0x110>)
 8003e4e:	641a      	str	r2, [r3, #64]	@ 0x40
 8003e50:	e00e      	b.n	8003e70 <HAL_DMA_DeInit+0x6c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	461a      	mov	r2, r3
 8003e58:	4b2f      	ldr	r3, [pc, #188]	@ (8003f18 <HAL_DMA_DeInit+0x114>)
 8003e5a:	4413      	add	r3, r2
 8003e5c:	4a2c      	ldr	r2, [pc, #176]	@ (8003f10 <HAL_DMA_DeInit+0x10c>)
 8003e5e:	fba2 2303 	umull	r2, r3, r2, r3
 8003e62:	091b      	lsrs	r3, r3, #4
 8003e64:	009a      	lsls	r2, r3, #2
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	4a2b      	ldr	r2, [pc, #172]	@ (8003f1c <HAL_DMA_DeInit+0x118>)
 8003e6e:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Reset DMA Channel control register */
  hdma->Instance->CCR = 0U;
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	2200      	movs	r2, #0
 8003e76:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e7c:	f003 021c 	and.w	r2, r3, #28
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e84:	2101      	movs	r1, #1
 8003e86:	fa01 f202 	lsl.w	r2, r1, r2
 8003e8a:	605a      	str	r2, [r3, #4]

#if !defined (DMAMUX1)

  /* Reset DMA channel selection register */
  if (DMA1 == hdma->DmaBaseAddress)
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e90:	4a20      	ldr	r2, [pc, #128]	@ (8003f14 <HAL_DMA_DeInit+0x110>)
 8003e92:	4293      	cmp	r3, r2
 8003e94:	d10d      	bne.n	8003eb2 <HAL_DMA_DeInit+0xae>
  {
    /* DMA1 */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003e96:	4b22      	ldr	r3, [pc, #136]	@ (8003f20 <HAL_DMA_DeInit+0x11c>)
 8003e98:	681a      	ldr	r2, [r3, #0]
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e9e:	f003 031c 	and.w	r3, r3, #28
 8003ea2:	210f      	movs	r1, #15
 8003ea4:	fa01 f303 	lsl.w	r3, r1, r3
 8003ea8:	43db      	mvns	r3, r3
 8003eaa:	491d      	ldr	r1, [pc, #116]	@ (8003f20 <HAL_DMA_DeInit+0x11c>)
 8003eac:	4013      	ands	r3, r2
 8003eae:	600b      	str	r3, [r1, #0]
 8003eb0:	e00c      	b.n	8003ecc <HAL_DMA_DeInit+0xc8>
  }
  else
  {
    /* DMA2 */
    DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003eb2:	4b1c      	ldr	r3, [pc, #112]	@ (8003f24 <HAL_DMA_DeInit+0x120>)
 8003eb4:	681a      	ldr	r2, [r3, #0]
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003eba:	f003 031c 	and.w	r3, r3, #28
 8003ebe:	210f      	movs	r1, #15
 8003ec0:	fa01 f303 	lsl.w	r3, r1, r3
 8003ec4:	43db      	mvns	r3, r3
 8003ec6:	4917      	ldr	r1, [pc, #92]	@ (8003f24 <HAL_DMA_DeInit+0x120>)
 8003ec8:	4013      	ands	r3, r2
 8003eca:	600b      	str	r3, [r1, #0]
  hdma->DMAmuxRequestGenStatusMask = 0U;

#endif /* DMAMUX1 */

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	2200      	movs	r2, #0
 8003ed0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma->XferHalfCpltCallback = NULL;
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	2200      	movs	r2, #0
 8003ed6:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma->XferErrorCallback = NULL;
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	2200      	movs	r2, #0
 8003edc:	635a      	str	r2, [r3, #52]	@ 0x34
  hdma->XferAbortCallback = NULL;
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	2200      	movs	r2, #0
 8003ee2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	2200      	movs	r2, #0
 8003eee:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	2200      	movs	r2, #0
 8003ef6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8003efa:	2300      	movs	r3, #0
}
 8003efc:	4618      	mov	r0, r3
 8003efe:	370c      	adds	r7, #12
 8003f00:	46bd      	mov	sp, r7
 8003f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f06:	4770      	bx	lr
 8003f08:	40020407 	.word	0x40020407
 8003f0c:	bffdfff8 	.word	0xbffdfff8
 8003f10:	cccccccd 	.word	0xcccccccd
 8003f14:	40020000 	.word	0x40020000
 8003f18:	bffdfbf8 	.word	0xbffdfbf8
 8003f1c:	40020400 	.word	0x40020400
 8003f20:	400200a8 	.word	0x400200a8
 8003f24:	400204a8 	.word	0x400204a8

08003f28 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003f28:	b580      	push	{r7, lr}
 8003f2a:	b086      	sub	sp, #24
 8003f2c:	af00      	add	r7, sp, #0
 8003f2e:	60f8      	str	r0, [r7, #12]
 8003f30:	60b9      	str	r1, [r7, #8]
 8003f32:	607a      	str	r2, [r7, #4]
 8003f34:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003f36:	2300      	movs	r3, #0
 8003f38:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003f40:	2b01      	cmp	r3, #1
 8003f42:	d101      	bne.n	8003f48 <HAL_DMA_Start_IT+0x20>
 8003f44:	2302      	movs	r3, #2
 8003f46:	e04b      	b.n	8003fe0 <HAL_DMA_Start_IT+0xb8>
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	2201      	movs	r2, #1
 8003f4c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003f56:	b2db      	uxtb	r3, r3
 8003f58:	2b01      	cmp	r3, #1
 8003f5a:	d13a      	bne.n	8003fd2 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	2202      	movs	r2, #2
 8003f60:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	2200      	movs	r2, #0
 8003f68:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	681a      	ldr	r2, [r3, #0]
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	f022 0201 	bic.w	r2, r2, #1
 8003f78:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003f7a:	683b      	ldr	r3, [r7, #0]
 8003f7c:	687a      	ldr	r2, [r7, #4]
 8003f7e:	68b9      	ldr	r1, [r7, #8]
 8003f80:	68f8      	ldr	r0, [r7, #12]
 8003f82:	f000 f95f 	bl	8004244 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d008      	beq.n	8003fa0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	681a      	ldr	r2, [r3, #0]
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f042 020e 	orr.w	r2, r2, #14
 8003f9c:	601a      	str	r2, [r3, #0]
 8003f9e:	e00f      	b.n	8003fc0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	681a      	ldr	r2, [r3, #0]
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f022 0204 	bic.w	r2, r2, #4
 8003fae:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	681a      	ldr	r2, [r3, #0]
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f042 020a 	orr.w	r2, r2, #10
 8003fbe:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	681a      	ldr	r2, [r3, #0]
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f042 0201 	orr.w	r2, r2, #1
 8003fce:	601a      	str	r2, [r3, #0]
 8003fd0:	e005      	b.n	8003fde <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	2200      	movs	r2, #0
 8003fd6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003fda:	2302      	movs	r3, #2
 8003fdc:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003fde:	7dfb      	ldrb	r3, [r7, #23]
}
 8003fe0:	4618      	mov	r0, r3
 8003fe2:	3718      	adds	r7, #24
 8003fe4:	46bd      	mov	sp, r7
 8003fe6:	bd80      	pop	{r7, pc}

08003fe8 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003fe8:	b480      	push	{r7}
 8003fea:	b085      	sub	sp, #20
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003ff0:	2300      	movs	r3, #0
 8003ff2:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003ffa:	b2db      	uxtb	r3, r3
 8003ffc:	2b02      	cmp	r3, #2
 8003ffe:	d008      	beq.n	8004012 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	2204      	movs	r2, #4
 8004004:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	2200      	movs	r2, #0
 800400a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800400e:	2301      	movs	r3, #1
 8004010:	e022      	b.n	8004058 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	681a      	ldr	r2, [r3, #0]
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f022 020e 	bic.w	r2, r2, #14
 8004020:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	681a      	ldr	r2, [r3, #0]
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	f022 0201 	bic.w	r2, r2, #1
 8004030:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004036:	f003 021c 	and.w	r2, r3, #28
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800403e:	2101      	movs	r1, #1
 8004040:	fa01 f202 	lsl.w	r2, r1, r2
 8004044:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	2201      	movs	r2, #1
 800404a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	2200      	movs	r2, #0
 8004052:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8004056:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8004058:	4618      	mov	r0, r3
 800405a:	3714      	adds	r7, #20
 800405c:	46bd      	mov	sp, r7
 800405e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004062:	4770      	bx	lr

08004064 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004064:	b580      	push	{r7, lr}
 8004066:	b084      	sub	sp, #16
 8004068:	af00      	add	r7, sp, #0
 800406a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800406c:	2300      	movs	r3, #0
 800406e:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004076:	b2db      	uxtb	r3, r3
 8004078:	2b02      	cmp	r3, #2
 800407a:	d005      	beq.n	8004088 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2204      	movs	r2, #4
 8004080:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8004082:	2301      	movs	r3, #1
 8004084:	73fb      	strb	r3, [r7, #15]
 8004086:	e029      	b.n	80040dc <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	681a      	ldr	r2, [r3, #0]
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	f022 020e 	bic.w	r2, r2, #14
 8004096:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	681a      	ldr	r2, [r3, #0]
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	f022 0201 	bic.w	r2, r2, #1
 80040a6:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040ac:	f003 021c 	and.w	r2, r3, #28
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040b4:	2101      	movs	r1, #1
 80040b6:	fa01 f202 	lsl.w	r2, r1, r2
 80040ba:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	2201      	movs	r2, #1
 80040c0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	2200      	movs	r2, #0
 80040c8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d003      	beq.n	80040dc <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80040d8:	6878      	ldr	r0, [r7, #4]
 80040da:	4798      	blx	r3
    }
  }
  return status;
 80040dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80040de:	4618      	mov	r0, r3
 80040e0:	3710      	adds	r7, #16
 80040e2:	46bd      	mov	sp, r7
 80040e4:	bd80      	pop	{r7, pc}

080040e6 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80040e6:	b580      	push	{r7, lr}
 80040e8:	b084      	sub	sp, #16
 80040ea:	af00      	add	r7, sp, #0
 80040ec:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004102:	f003 031c 	and.w	r3, r3, #28
 8004106:	2204      	movs	r2, #4
 8004108:	409a      	lsls	r2, r3
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	4013      	ands	r3, r2
 800410e:	2b00      	cmp	r3, #0
 8004110:	d026      	beq.n	8004160 <HAL_DMA_IRQHandler+0x7a>
 8004112:	68bb      	ldr	r3, [r7, #8]
 8004114:	f003 0304 	and.w	r3, r3, #4
 8004118:	2b00      	cmp	r3, #0
 800411a:	d021      	beq.n	8004160 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f003 0320 	and.w	r3, r3, #32
 8004126:	2b00      	cmp	r3, #0
 8004128:	d107      	bne.n	800413a <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	681a      	ldr	r2, [r3, #0]
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	f022 0204 	bic.w	r2, r2, #4
 8004138:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800413e:	f003 021c 	and.w	r2, r3, #28
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004146:	2104      	movs	r1, #4
 8004148:	fa01 f202 	lsl.w	r2, r1, r2
 800414c:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004152:	2b00      	cmp	r3, #0
 8004154:	d071      	beq.n	800423a <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800415a:	6878      	ldr	r0, [r7, #4]
 800415c:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800415e:	e06c      	b.n	800423a <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004164:	f003 031c 	and.w	r3, r3, #28
 8004168:	2202      	movs	r2, #2
 800416a:	409a      	lsls	r2, r3
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	4013      	ands	r3, r2
 8004170:	2b00      	cmp	r3, #0
 8004172:	d02e      	beq.n	80041d2 <HAL_DMA_IRQHandler+0xec>
 8004174:	68bb      	ldr	r3, [r7, #8]
 8004176:	f003 0302 	and.w	r3, r3, #2
 800417a:	2b00      	cmp	r3, #0
 800417c:	d029      	beq.n	80041d2 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f003 0320 	and.w	r3, r3, #32
 8004188:	2b00      	cmp	r3, #0
 800418a:	d10b      	bne.n	80041a4 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	681a      	ldr	r2, [r3, #0]
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	681b      	ldr	r3, [r3, #0]
 8004196:	f022 020a 	bic.w	r2, r2, #10
 800419a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	2201      	movs	r2, #1
 80041a0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041a8:	f003 021c 	and.w	r2, r3, #28
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041b0:	2102      	movs	r1, #2
 80041b2:	fa01 f202 	lsl.w	r2, r1, r2
 80041b6:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	2200      	movs	r2, #0
 80041bc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d038      	beq.n	800423a <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041cc:	6878      	ldr	r0, [r7, #4]
 80041ce:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80041d0:	e033      	b.n	800423a <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041d6:	f003 031c 	and.w	r3, r3, #28
 80041da:	2208      	movs	r2, #8
 80041dc:	409a      	lsls	r2, r3
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	4013      	ands	r3, r2
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d02a      	beq.n	800423c <HAL_DMA_IRQHandler+0x156>
 80041e6:	68bb      	ldr	r3, [r7, #8]
 80041e8:	f003 0308 	and.w	r3, r3, #8
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d025      	beq.n	800423c <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	681a      	ldr	r2, [r3, #0]
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	f022 020e 	bic.w	r2, r2, #14
 80041fe:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004204:	f003 021c 	and.w	r2, r3, #28
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800420c:	2101      	movs	r1, #1
 800420e:	fa01 f202 	lsl.w	r2, r1, r2
 8004212:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	2201      	movs	r2, #1
 8004218:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	2201      	movs	r2, #1
 800421e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	2200      	movs	r2, #0
 8004226:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800422e:	2b00      	cmp	r3, #0
 8004230:	d004      	beq.n	800423c <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004236:	6878      	ldr	r0, [r7, #4]
 8004238:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800423a:	bf00      	nop
 800423c:	bf00      	nop
}
 800423e:	3710      	adds	r7, #16
 8004240:	46bd      	mov	sp, r7
 8004242:	bd80      	pop	{r7, pc}

08004244 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004244:	b480      	push	{r7}
 8004246:	b085      	sub	sp, #20
 8004248:	af00      	add	r7, sp, #0
 800424a:	60f8      	str	r0, [r7, #12]
 800424c:	60b9      	str	r1, [r7, #8]
 800424e:	607a      	str	r2, [r7, #4]
 8004250:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004256:	f003 021c 	and.w	r2, r3, #28
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800425e:	2101      	movs	r1, #1
 8004260:	fa01 f202 	lsl.w	r2, r1, r2
 8004264:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	683a      	ldr	r2, [r7, #0]
 800426c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	689b      	ldr	r3, [r3, #8]
 8004272:	2b10      	cmp	r3, #16
 8004274:	d108      	bne.n	8004288 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	687a      	ldr	r2, [r7, #4]
 800427c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	68ba      	ldr	r2, [r7, #8]
 8004284:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004286:	e007      	b.n	8004298 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	68ba      	ldr	r2, [r7, #8]
 800428e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004290:	68fb      	ldr	r3, [r7, #12]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	687a      	ldr	r2, [r7, #4]
 8004296:	60da      	str	r2, [r3, #12]
}
 8004298:	bf00      	nop
 800429a:	3714      	adds	r7, #20
 800429c:	46bd      	mov	sp, r7
 800429e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a2:	4770      	bx	lr

080042a4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80042a4:	b480      	push	{r7}
 80042a6:	b087      	sub	sp, #28
 80042a8:	af00      	add	r7, sp, #0
 80042aa:	6078      	str	r0, [r7, #4]
 80042ac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80042ae:	2300      	movs	r3, #0
 80042b0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80042b2:	e17f      	b.n	80045b4 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80042b4:	683b      	ldr	r3, [r7, #0]
 80042b6:	681a      	ldr	r2, [r3, #0]
 80042b8:	2101      	movs	r1, #1
 80042ba:	697b      	ldr	r3, [r7, #20]
 80042bc:	fa01 f303 	lsl.w	r3, r1, r3
 80042c0:	4013      	ands	r3, r2
 80042c2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	f000 8171 	beq.w	80045ae <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80042cc:	683b      	ldr	r3, [r7, #0]
 80042ce:	685b      	ldr	r3, [r3, #4]
 80042d0:	f003 0303 	and.w	r3, r3, #3
 80042d4:	2b01      	cmp	r3, #1
 80042d6:	d005      	beq.n	80042e4 <HAL_GPIO_Init+0x40>
 80042d8:	683b      	ldr	r3, [r7, #0]
 80042da:	685b      	ldr	r3, [r3, #4]
 80042dc:	f003 0303 	and.w	r3, r3, #3
 80042e0:	2b02      	cmp	r3, #2
 80042e2:	d130      	bne.n	8004346 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	689b      	ldr	r3, [r3, #8]
 80042e8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80042ea:	697b      	ldr	r3, [r7, #20]
 80042ec:	005b      	lsls	r3, r3, #1
 80042ee:	2203      	movs	r2, #3
 80042f0:	fa02 f303 	lsl.w	r3, r2, r3
 80042f4:	43db      	mvns	r3, r3
 80042f6:	693a      	ldr	r2, [r7, #16]
 80042f8:	4013      	ands	r3, r2
 80042fa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80042fc:	683b      	ldr	r3, [r7, #0]
 80042fe:	68da      	ldr	r2, [r3, #12]
 8004300:	697b      	ldr	r3, [r7, #20]
 8004302:	005b      	lsls	r3, r3, #1
 8004304:	fa02 f303 	lsl.w	r3, r2, r3
 8004308:	693a      	ldr	r2, [r7, #16]
 800430a:	4313      	orrs	r3, r2
 800430c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	693a      	ldr	r2, [r7, #16]
 8004312:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	685b      	ldr	r3, [r3, #4]
 8004318:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800431a:	2201      	movs	r2, #1
 800431c:	697b      	ldr	r3, [r7, #20]
 800431e:	fa02 f303 	lsl.w	r3, r2, r3
 8004322:	43db      	mvns	r3, r3
 8004324:	693a      	ldr	r2, [r7, #16]
 8004326:	4013      	ands	r3, r2
 8004328:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800432a:	683b      	ldr	r3, [r7, #0]
 800432c:	685b      	ldr	r3, [r3, #4]
 800432e:	091b      	lsrs	r3, r3, #4
 8004330:	f003 0201 	and.w	r2, r3, #1
 8004334:	697b      	ldr	r3, [r7, #20]
 8004336:	fa02 f303 	lsl.w	r3, r2, r3
 800433a:	693a      	ldr	r2, [r7, #16]
 800433c:	4313      	orrs	r3, r2
 800433e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	693a      	ldr	r2, [r7, #16]
 8004344:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8004346:	683b      	ldr	r3, [r7, #0]
 8004348:	685b      	ldr	r3, [r3, #4]
 800434a:	f003 0303 	and.w	r3, r3, #3
 800434e:	2b03      	cmp	r3, #3
 8004350:	d118      	bne.n	8004384 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004356:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8004358:	2201      	movs	r2, #1
 800435a:	697b      	ldr	r3, [r7, #20]
 800435c:	fa02 f303 	lsl.w	r3, r2, r3
 8004360:	43db      	mvns	r3, r3
 8004362:	693a      	ldr	r2, [r7, #16]
 8004364:	4013      	ands	r3, r2
 8004366:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8004368:	683b      	ldr	r3, [r7, #0]
 800436a:	685b      	ldr	r3, [r3, #4]
 800436c:	08db      	lsrs	r3, r3, #3
 800436e:	f003 0201 	and.w	r2, r3, #1
 8004372:	697b      	ldr	r3, [r7, #20]
 8004374:	fa02 f303 	lsl.w	r3, r2, r3
 8004378:	693a      	ldr	r2, [r7, #16]
 800437a:	4313      	orrs	r3, r2
 800437c:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	693a      	ldr	r2, [r7, #16]
 8004382:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004384:	683b      	ldr	r3, [r7, #0]
 8004386:	685b      	ldr	r3, [r3, #4]
 8004388:	f003 0303 	and.w	r3, r3, #3
 800438c:	2b03      	cmp	r3, #3
 800438e:	d017      	beq.n	80043c0 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	68db      	ldr	r3, [r3, #12]
 8004394:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004396:	697b      	ldr	r3, [r7, #20]
 8004398:	005b      	lsls	r3, r3, #1
 800439a:	2203      	movs	r2, #3
 800439c:	fa02 f303 	lsl.w	r3, r2, r3
 80043a0:	43db      	mvns	r3, r3
 80043a2:	693a      	ldr	r2, [r7, #16]
 80043a4:	4013      	ands	r3, r2
 80043a6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80043a8:	683b      	ldr	r3, [r7, #0]
 80043aa:	689a      	ldr	r2, [r3, #8]
 80043ac:	697b      	ldr	r3, [r7, #20]
 80043ae:	005b      	lsls	r3, r3, #1
 80043b0:	fa02 f303 	lsl.w	r3, r2, r3
 80043b4:	693a      	ldr	r2, [r7, #16]
 80043b6:	4313      	orrs	r3, r2
 80043b8:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	693a      	ldr	r2, [r7, #16]
 80043be:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80043c0:	683b      	ldr	r3, [r7, #0]
 80043c2:	685b      	ldr	r3, [r3, #4]
 80043c4:	f003 0303 	and.w	r3, r3, #3
 80043c8:	2b02      	cmp	r3, #2
 80043ca:	d123      	bne.n	8004414 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80043cc:	697b      	ldr	r3, [r7, #20]
 80043ce:	08da      	lsrs	r2, r3, #3
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	3208      	adds	r2, #8
 80043d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80043d8:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80043da:	697b      	ldr	r3, [r7, #20]
 80043dc:	f003 0307 	and.w	r3, r3, #7
 80043e0:	009b      	lsls	r3, r3, #2
 80043e2:	220f      	movs	r2, #15
 80043e4:	fa02 f303 	lsl.w	r3, r2, r3
 80043e8:	43db      	mvns	r3, r3
 80043ea:	693a      	ldr	r2, [r7, #16]
 80043ec:	4013      	ands	r3, r2
 80043ee:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80043f0:	683b      	ldr	r3, [r7, #0]
 80043f2:	691a      	ldr	r2, [r3, #16]
 80043f4:	697b      	ldr	r3, [r7, #20]
 80043f6:	f003 0307 	and.w	r3, r3, #7
 80043fa:	009b      	lsls	r3, r3, #2
 80043fc:	fa02 f303 	lsl.w	r3, r2, r3
 8004400:	693a      	ldr	r2, [r7, #16]
 8004402:	4313      	orrs	r3, r2
 8004404:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004406:	697b      	ldr	r3, [r7, #20]
 8004408:	08da      	lsrs	r2, r3, #3
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	3208      	adds	r2, #8
 800440e:	6939      	ldr	r1, [r7, #16]
 8004410:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800441a:	697b      	ldr	r3, [r7, #20]
 800441c:	005b      	lsls	r3, r3, #1
 800441e:	2203      	movs	r2, #3
 8004420:	fa02 f303 	lsl.w	r3, r2, r3
 8004424:	43db      	mvns	r3, r3
 8004426:	693a      	ldr	r2, [r7, #16]
 8004428:	4013      	ands	r3, r2
 800442a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800442c:	683b      	ldr	r3, [r7, #0]
 800442e:	685b      	ldr	r3, [r3, #4]
 8004430:	f003 0203 	and.w	r2, r3, #3
 8004434:	697b      	ldr	r3, [r7, #20]
 8004436:	005b      	lsls	r3, r3, #1
 8004438:	fa02 f303 	lsl.w	r3, r2, r3
 800443c:	693a      	ldr	r2, [r7, #16]
 800443e:	4313      	orrs	r3, r2
 8004440:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	693a      	ldr	r2, [r7, #16]
 8004446:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8004448:	683b      	ldr	r3, [r7, #0]
 800444a:	685b      	ldr	r3, [r3, #4]
 800444c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004450:	2b00      	cmp	r3, #0
 8004452:	f000 80ac 	beq.w	80045ae <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004456:	4b5f      	ldr	r3, [pc, #380]	@ (80045d4 <HAL_GPIO_Init+0x330>)
 8004458:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800445a:	4a5e      	ldr	r2, [pc, #376]	@ (80045d4 <HAL_GPIO_Init+0x330>)
 800445c:	f043 0301 	orr.w	r3, r3, #1
 8004460:	6613      	str	r3, [r2, #96]	@ 0x60
 8004462:	4b5c      	ldr	r3, [pc, #368]	@ (80045d4 <HAL_GPIO_Init+0x330>)
 8004464:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004466:	f003 0301 	and.w	r3, r3, #1
 800446a:	60bb      	str	r3, [r7, #8]
 800446c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800446e:	4a5a      	ldr	r2, [pc, #360]	@ (80045d8 <HAL_GPIO_Init+0x334>)
 8004470:	697b      	ldr	r3, [r7, #20]
 8004472:	089b      	lsrs	r3, r3, #2
 8004474:	3302      	adds	r3, #2
 8004476:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800447a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800447c:	697b      	ldr	r3, [r7, #20]
 800447e:	f003 0303 	and.w	r3, r3, #3
 8004482:	009b      	lsls	r3, r3, #2
 8004484:	220f      	movs	r2, #15
 8004486:	fa02 f303 	lsl.w	r3, r2, r3
 800448a:	43db      	mvns	r3, r3
 800448c:	693a      	ldr	r2, [r7, #16]
 800448e:	4013      	ands	r3, r2
 8004490:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8004498:	d025      	beq.n	80044e6 <HAL_GPIO_Init+0x242>
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	4a4f      	ldr	r2, [pc, #316]	@ (80045dc <HAL_GPIO_Init+0x338>)
 800449e:	4293      	cmp	r3, r2
 80044a0:	d01f      	beq.n	80044e2 <HAL_GPIO_Init+0x23e>
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	4a4e      	ldr	r2, [pc, #312]	@ (80045e0 <HAL_GPIO_Init+0x33c>)
 80044a6:	4293      	cmp	r3, r2
 80044a8:	d019      	beq.n	80044de <HAL_GPIO_Init+0x23a>
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	4a4d      	ldr	r2, [pc, #308]	@ (80045e4 <HAL_GPIO_Init+0x340>)
 80044ae:	4293      	cmp	r3, r2
 80044b0:	d013      	beq.n	80044da <HAL_GPIO_Init+0x236>
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	4a4c      	ldr	r2, [pc, #304]	@ (80045e8 <HAL_GPIO_Init+0x344>)
 80044b6:	4293      	cmp	r3, r2
 80044b8:	d00d      	beq.n	80044d6 <HAL_GPIO_Init+0x232>
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	4a4b      	ldr	r2, [pc, #300]	@ (80045ec <HAL_GPIO_Init+0x348>)
 80044be:	4293      	cmp	r3, r2
 80044c0:	d007      	beq.n	80044d2 <HAL_GPIO_Init+0x22e>
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	4a4a      	ldr	r2, [pc, #296]	@ (80045f0 <HAL_GPIO_Init+0x34c>)
 80044c6:	4293      	cmp	r3, r2
 80044c8:	d101      	bne.n	80044ce <HAL_GPIO_Init+0x22a>
 80044ca:	2306      	movs	r3, #6
 80044cc:	e00c      	b.n	80044e8 <HAL_GPIO_Init+0x244>
 80044ce:	2307      	movs	r3, #7
 80044d0:	e00a      	b.n	80044e8 <HAL_GPIO_Init+0x244>
 80044d2:	2305      	movs	r3, #5
 80044d4:	e008      	b.n	80044e8 <HAL_GPIO_Init+0x244>
 80044d6:	2304      	movs	r3, #4
 80044d8:	e006      	b.n	80044e8 <HAL_GPIO_Init+0x244>
 80044da:	2303      	movs	r3, #3
 80044dc:	e004      	b.n	80044e8 <HAL_GPIO_Init+0x244>
 80044de:	2302      	movs	r3, #2
 80044e0:	e002      	b.n	80044e8 <HAL_GPIO_Init+0x244>
 80044e2:	2301      	movs	r3, #1
 80044e4:	e000      	b.n	80044e8 <HAL_GPIO_Init+0x244>
 80044e6:	2300      	movs	r3, #0
 80044e8:	697a      	ldr	r2, [r7, #20]
 80044ea:	f002 0203 	and.w	r2, r2, #3
 80044ee:	0092      	lsls	r2, r2, #2
 80044f0:	4093      	lsls	r3, r2
 80044f2:	693a      	ldr	r2, [r7, #16]
 80044f4:	4313      	orrs	r3, r2
 80044f6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80044f8:	4937      	ldr	r1, [pc, #220]	@ (80045d8 <HAL_GPIO_Init+0x334>)
 80044fa:	697b      	ldr	r3, [r7, #20]
 80044fc:	089b      	lsrs	r3, r3, #2
 80044fe:	3302      	adds	r3, #2
 8004500:	693a      	ldr	r2, [r7, #16]
 8004502:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004506:	4b3b      	ldr	r3, [pc, #236]	@ (80045f4 <HAL_GPIO_Init+0x350>)
 8004508:	689b      	ldr	r3, [r3, #8]
 800450a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	43db      	mvns	r3, r3
 8004510:	693a      	ldr	r2, [r7, #16]
 8004512:	4013      	ands	r3, r2
 8004514:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8004516:	683b      	ldr	r3, [r7, #0]
 8004518:	685b      	ldr	r3, [r3, #4]
 800451a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800451e:	2b00      	cmp	r3, #0
 8004520:	d003      	beq.n	800452a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8004522:	693a      	ldr	r2, [r7, #16]
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	4313      	orrs	r3, r2
 8004528:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800452a:	4a32      	ldr	r2, [pc, #200]	@ (80045f4 <HAL_GPIO_Init+0x350>)
 800452c:	693b      	ldr	r3, [r7, #16]
 800452e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004530:	4b30      	ldr	r3, [pc, #192]	@ (80045f4 <HAL_GPIO_Init+0x350>)
 8004532:	68db      	ldr	r3, [r3, #12]
 8004534:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	43db      	mvns	r3, r3
 800453a:	693a      	ldr	r2, [r7, #16]
 800453c:	4013      	ands	r3, r2
 800453e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8004540:	683b      	ldr	r3, [r7, #0]
 8004542:	685b      	ldr	r3, [r3, #4]
 8004544:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004548:	2b00      	cmp	r3, #0
 800454a:	d003      	beq.n	8004554 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 800454c:	693a      	ldr	r2, [r7, #16]
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	4313      	orrs	r3, r2
 8004552:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004554:	4a27      	ldr	r2, [pc, #156]	@ (80045f4 <HAL_GPIO_Init+0x350>)
 8004556:	693b      	ldr	r3, [r7, #16]
 8004558:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800455a:	4b26      	ldr	r3, [pc, #152]	@ (80045f4 <HAL_GPIO_Init+0x350>)
 800455c:	685b      	ldr	r3, [r3, #4]
 800455e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	43db      	mvns	r3, r3
 8004564:	693a      	ldr	r2, [r7, #16]
 8004566:	4013      	ands	r3, r2
 8004568:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800456a:	683b      	ldr	r3, [r7, #0]
 800456c:	685b      	ldr	r3, [r3, #4]
 800456e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004572:	2b00      	cmp	r3, #0
 8004574:	d003      	beq.n	800457e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8004576:	693a      	ldr	r2, [r7, #16]
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	4313      	orrs	r3, r2
 800457c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800457e:	4a1d      	ldr	r2, [pc, #116]	@ (80045f4 <HAL_GPIO_Init+0x350>)
 8004580:	693b      	ldr	r3, [r7, #16]
 8004582:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8004584:	4b1b      	ldr	r3, [pc, #108]	@ (80045f4 <HAL_GPIO_Init+0x350>)
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	43db      	mvns	r3, r3
 800458e:	693a      	ldr	r2, [r7, #16]
 8004590:	4013      	ands	r3, r2
 8004592:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8004594:	683b      	ldr	r3, [r7, #0]
 8004596:	685b      	ldr	r3, [r3, #4]
 8004598:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800459c:	2b00      	cmp	r3, #0
 800459e:	d003      	beq.n	80045a8 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80045a0:	693a      	ldr	r2, [r7, #16]
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	4313      	orrs	r3, r2
 80045a6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80045a8:	4a12      	ldr	r2, [pc, #72]	@ (80045f4 <HAL_GPIO_Init+0x350>)
 80045aa:	693b      	ldr	r3, [r7, #16]
 80045ac:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80045ae:	697b      	ldr	r3, [r7, #20]
 80045b0:	3301      	adds	r3, #1
 80045b2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80045b4:	683b      	ldr	r3, [r7, #0]
 80045b6:	681a      	ldr	r2, [r3, #0]
 80045b8:	697b      	ldr	r3, [r7, #20]
 80045ba:	fa22 f303 	lsr.w	r3, r2, r3
 80045be:	2b00      	cmp	r3, #0
 80045c0:	f47f ae78 	bne.w	80042b4 <HAL_GPIO_Init+0x10>
  }
}
 80045c4:	bf00      	nop
 80045c6:	bf00      	nop
 80045c8:	371c      	adds	r7, #28
 80045ca:	46bd      	mov	sp, r7
 80045cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d0:	4770      	bx	lr
 80045d2:	bf00      	nop
 80045d4:	40021000 	.word	0x40021000
 80045d8:	40010000 	.word	0x40010000
 80045dc:	48000400 	.word	0x48000400
 80045e0:	48000800 	.word	0x48000800
 80045e4:	48000c00 	.word	0x48000c00
 80045e8:	48001000 	.word	0x48001000
 80045ec:	48001400 	.word	0x48001400
 80045f0:	48001800 	.word	0x48001800
 80045f4:	40010400 	.word	0x40010400

080045f8 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80045f8:	b480      	push	{r7}
 80045fa:	b087      	sub	sp, #28
 80045fc:	af00      	add	r7, sp, #0
 80045fe:	6078      	str	r0, [r7, #4]
 8004600:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004602:	2300      	movs	r3, #0
 8004604:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8004606:	e0cd      	b.n	80047a4 <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8004608:	2201      	movs	r2, #1
 800460a:	697b      	ldr	r3, [r7, #20]
 800460c:	fa02 f303 	lsl.w	r3, r2, r3
 8004610:	683a      	ldr	r2, [r7, #0]
 8004612:	4013      	ands	r3, r2
 8004614:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8004616:	693b      	ldr	r3, [r7, #16]
 8004618:	2b00      	cmp	r3, #0
 800461a:	f000 80c0 	beq.w	800479e <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 800461e:	4a68      	ldr	r2, [pc, #416]	@ (80047c0 <HAL_GPIO_DeInit+0x1c8>)
 8004620:	697b      	ldr	r3, [r7, #20]
 8004622:	089b      	lsrs	r3, r3, #2
 8004624:	3302      	adds	r3, #2
 8004626:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800462a:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 800462c:	697b      	ldr	r3, [r7, #20]
 800462e:	f003 0303 	and.w	r3, r3, #3
 8004632:	009b      	lsls	r3, r3, #2
 8004634:	220f      	movs	r2, #15
 8004636:	fa02 f303 	lsl.w	r3, r2, r3
 800463a:	68fa      	ldr	r2, [r7, #12]
 800463c:	4013      	ands	r3, r2
 800463e:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8004646:	d025      	beq.n	8004694 <HAL_GPIO_DeInit+0x9c>
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	4a5e      	ldr	r2, [pc, #376]	@ (80047c4 <HAL_GPIO_DeInit+0x1cc>)
 800464c:	4293      	cmp	r3, r2
 800464e:	d01f      	beq.n	8004690 <HAL_GPIO_DeInit+0x98>
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	4a5d      	ldr	r2, [pc, #372]	@ (80047c8 <HAL_GPIO_DeInit+0x1d0>)
 8004654:	4293      	cmp	r3, r2
 8004656:	d019      	beq.n	800468c <HAL_GPIO_DeInit+0x94>
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	4a5c      	ldr	r2, [pc, #368]	@ (80047cc <HAL_GPIO_DeInit+0x1d4>)
 800465c:	4293      	cmp	r3, r2
 800465e:	d013      	beq.n	8004688 <HAL_GPIO_DeInit+0x90>
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	4a5b      	ldr	r2, [pc, #364]	@ (80047d0 <HAL_GPIO_DeInit+0x1d8>)
 8004664:	4293      	cmp	r3, r2
 8004666:	d00d      	beq.n	8004684 <HAL_GPIO_DeInit+0x8c>
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	4a5a      	ldr	r2, [pc, #360]	@ (80047d4 <HAL_GPIO_DeInit+0x1dc>)
 800466c:	4293      	cmp	r3, r2
 800466e:	d007      	beq.n	8004680 <HAL_GPIO_DeInit+0x88>
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	4a59      	ldr	r2, [pc, #356]	@ (80047d8 <HAL_GPIO_DeInit+0x1e0>)
 8004674:	4293      	cmp	r3, r2
 8004676:	d101      	bne.n	800467c <HAL_GPIO_DeInit+0x84>
 8004678:	2306      	movs	r3, #6
 800467a:	e00c      	b.n	8004696 <HAL_GPIO_DeInit+0x9e>
 800467c:	2307      	movs	r3, #7
 800467e:	e00a      	b.n	8004696 <HAL_GPIO_DeInit+0x9e>
 8004680:	2305      	movs	r3, #5
 8004682:	e008      	b.n	8004696 <HAL_GPIO_DeInit+0x9e>
 8004684:	2304      	movs	r3, #4
 8004686:	e006      	b.n	8004696 <HAL_GPIO_DeInit+0x9e>
 8004688:	2303      	movs	r3, #3
 800468a:	e004      	b.n	8004696 <HAL_GPIO_DeInit+0x9e>
 800468c:	2302      	movs	r3, #2
 800468e:	e002      	b.n	8004696 <HAL_GPIO_DeInit+0x9e>
 8004690:	2301      	movs	r3, #1
 8004692:	e000      	b.n	8004696 <HAL_GPIO_DeInit+0x9e>
 8004694:	2300      	movs	r3, #0
 8004696:	697a      	ldr	r2, [r7, #20]
 8004698:	f002 0203 	and.w	r2, r2, #3
 800469c:	0092      	lsls	r2, r2, #2
 800469e:	4093      	lsls	r3, r2
 80046a0:	68fa      	ldr	r2, [r7, #12]
 80046a2:	429a      	cmp	r2, r3
 80046a4:	d132      	bne.n	800470c <HAL_GPIO_DeInit+0x114>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 80046a6:	4b4d      	ldr	r3, [pc, #308]	@ (80047dc <HAL_GPIO_DeInit+0x1e4>)
 80046a8:	681a      	ldr	r2, [r3, #0]
 80046aa:	693b      	ldr	r3, [r7, #16]
 80046ac:	43db      	mvns	r3, r3
 80046ae:	494b      	ldr	r1, [pc, #300]	@ (80047dc <HAL_GPIO_DeInit+0x1e4>)
 80046b0:	4013      	ands	r3, r2
 80046b2:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 80046b4:	4b49      	ldr	r3, [pc, #292]	@ (80047dc <HAL_GPIO_DeInit+0x1e4>)
 80046b6:	685a      	ldr	r2, [r3, #4]
 80046b8:	693b      	ldr	r3, [r7, #16]
 80046ba:	43db      	mvns	r3, r3
 80046bc:	4947      	ldr	r1, [pc, #284]	@ (80047dc <HAL_GPIO_DeInit+0x1e4>)
 80046be:	4013      	ands	r3, r2
 80046c0:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 80046c2:	4b46      	ldr	r3, [pc, #280]	@ (80047dc <HAL_GPIO_DeInit+0x1e4>)
 80046c4:	68da      	ldr	r2, [r3, #12]
 80046c6:	693b      	ldr	r3, [r7, #16]
 80046c8:	43db      	mvns	r3, r3
 80046ca:	4944      	ldr	r1, [pc, #272]	@ (80047dc <HAL_GPIO_DeInit+0x1e4>)
 80046cc:	4013      	ands	r3, r2
 80046ce:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 80046d0:	4b42      	ldr	r3, [pc, #264]	@ (80047dc <HAL_GPIO_DeInit+0x1e4>)
 80046d2:	689a      	ldr	r2, [r3, #8]
 80046d4:	693b      	ldr	r3, [r7, #16]
 80046d6:	43db      	mvns	r3, r3
 80046d8:	4940      	ldr	r1, [pc, #256]	@ (80047dc <HAL_GPIO_DeInit+0x1e4>)
 80046da:	4013      	ands	r3, r2
 80046dc:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 80046de:	697b      	ldr	r3, [r7, #20]
 80046e0:	f003 0303 	and.w	r3, r3, #3
 80046e4:	009b      	lsls	r3, r3, #2
 80046e6:	220f      	movs	r2, #15
 80046e8:	fa02 f303 	lsl.w	r3, r2, r3
 80046ec:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 80046ee:	4a34      	ldr	r2, [pc, #208]	@ (80047c0 <HAL_GPIO_DeInit+0x1c8>)
 80046f0:	697b      	ldr	r3, [r7, #20]
 80046f2:	089b      	lsrs	r3, r3, #2
 80046f4:	3302      	adds	r3, #2
 80046f6:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	43da      	mvns	r2, r3
 80046fe:	4830      	ldr	r0, [pc, #192]	@ (80047c0 <HAL_GPIO_DeInit+0x1c8>)
 8004700:	697b      	ldr	r3, [r7, #20]
 8004702:	089b      	lsrs	r3, r3, #2
 8004704:	400a      	ands	r2, r1
 8004706:	3302      	adds	r3, #2
 8004708:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	681a      	ldr	r2, [r3, #0]
 8004710:	697b      	ldr	r3, [r7, #20]
 8004712:	005b      	lsls	r3, r3, #1
 8004714:	2103      	movs	r1, #3
 8004716:	fa01 f303 	lsl.w	r3, r1, r3
 800471a:	431a      	orrs	r2, r3
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8004720:	697b      	ldr	r3, [r7, #20]
 8004722:	08da      	lsrs	r2, r3, #3
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	3208      	adds	r2, #8
 8004728:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800472c:	697b      	ldr	r3, [r7, #20]
 800472e:	f003 0307 	and.w	r3, r3, #7
 8004732:	009b      	lsls	r3, r3, #2
 8004734:	220f      	movs	r2, #15
 8004736:	fa02 f303 	lsl.w	r3, r2, r3
 800473a:	43db      	mvns	r3, r3
 800473c:	697a      	ldr	r2, [r7, #20]
 800473e:	08d2      	lsrs	r2, r2, #3
 8004740:	4019      	ands	r1, r3
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	3208      	adds	r2, #8
 8004746:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	689a      	ldr	r2, [r3, #8]
 800474e:	697b      	ldr	r3, [r7, #20]
 8004750:	005b      	lsls	r3, r3, #1
 8004752:	2103      	movs	r1, #3
 8004754:	fa01 f303 	lsl.w	r3, r1, r3
 8004758:	43db      	mvns	r3, r3
 800475a:	401a      	ands	r2, r3
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	685a      	ldr	r2, [r3, #4]
 8004764:	2101      	movs	r1, #1
 8004766:	697b      	ldr	r3, [r7, #20]
 8004768:	fa01 f303 	lsl.w	r3, r1, r3
 800476c:	43db      	mvns	r3, r3
 800476e:	401a      	ands	r2, r3
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	68da      	ldr	r2, [r3, #12]
 8004778:	697b      	ldr	r3, [r7, #20]
 800477a:	005b      	lsls	r3, r3, #1
 800477c:	2103      	movs	r1, #3
 800477e:	fa01 f303 	lsl.w	r3, r1, r3
 8004782:	43db      	mvns	r3, r3
 8004784:	401a      	ands	r2, r3
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800478e:	2101      	movs	r1, #1
 8004790:	697b      	ldr	r3, [r7, #20]
 8004792:	fa01 f303 	lsl.w	r3, r1, r3
 8004796:	43db      	mvns	r3, r3
 8004798:	401a      	ands	r2, r3
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 800479e:	697b      	ldr	r3, [r7, #20]
 80047a0:	3301      	adds	r3, #1
 80047a2:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 80047a4:	683a      	ldr	r2, [r7, #0]
 80047a6:	697b      	ldr	r3, [r7, #20]
 80047a8:	fa22 f303 	lsr.w	r3, r2, r3
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	f47f af2b 	bne.w	8004608 <HAL_GPIO_DeInit+0x10>
  }
}
 80047b2:	bf00      	nop
 80047b4:	bf00      	nop
 80047b6:	371c      	adds	r7, #28
 80047b8:	46bd      	mov	sp, r7
 80047ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047be:	4770      	bx	lr
 80047c0:	40010000 	.word	0x40010000
 80047c4:	48000400 	.word	0x48000400
 80047c8:	48000800 	.word	0x48000800
 80047cc:	48000c00 	.word	0x48000c00
 80047d0:	48001000 	.word	0x48001000
 80047d4:	48001400 	.word	0x48001400
 80047d8:	48001800 	.word	0x48001800
 80047dc:	40010400 	.word	0x40010400

080047e0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80047e0:	b480      	push	{r7}
 80047e2:	b083      	sub	sp, #12
 80047e4:	af00      	add	r7, sp, #0
 80047e6:	6078      	str	r0, [r7, #4]
 80047e8:	460b      	mov	r3, r1
 80047ea:	807b      	strh	r3, [r7, #2]
 80047ec:	4613      	mov	r3, r2
 80047ee:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80047f0:	787b      	ldrb	r3, [r7, #1]
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d003      	beq.n	80047fe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80047f6:	887a      	ldrh	r2, [r7, #2]
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80047fc:	e002      	b.n	8004804 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80047fe:	887a      	ldrh	r2, [r7, #2]
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004804:	bf00      	nop
 8004806:	370c      	adds	r7, #12
 8004808:	46bd      	mov	sp, r7
 800480a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800480e:	4770      	bx	lr

08004810 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004810:	b580      	push	{r7, lr}
 8004812:	b082      	sub	sp, #8
 8004814:	af00      	add	r7, sp, #0
 8004816:	4603      	mov	r3, r0
 8004818:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800481a:	4b08      	ldr	r3, [pc, #32]	@ (800483c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800481c:	695a      	ldr	r2, [r3, #20]
 800481e:	88fb      	ldrh	r3, [r7, #6]
 8004820:	4013      	ands	r3, r2
 8004822:	2b00      	cmp	r3, #0
 8004824:	d006      	beq.n	8004834 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004826:	4a05      	ldr	r2, [pc, #20]	@ (800483c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004828:	88fb      	ldrh	r3, [r7, #6]
 800482a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800482c:	88fb      	ldrh	r3, [r7, #6]
 800482e:	4618      	mov	r0, r3
 8004830:	f7fc fd42 	bl	80012b8 <HAL_GPIO_EXTI_Callback>
  }
}
 8004834:	bf00      	nop
 8004836:	3708      	adds	r7, #8
 8004838:	46bd      	mov	sp, r7
 800483a:	bd80      	pop	{r7, pc}
 800483c:	40010400 	.word	0x40010400

08004840 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004840:	b480      	push	{r7}
 8004842:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8004844:	4b04      	ldr	r3, [pc, #16]	@ (8004858 <HAL_PWREx_GetVoltageRange+0x18>)
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 800484c:	4618      	mov	r0, r3
 800484e:	46bd      	mov	sp, r7
 8004850:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004854:	4770      	bx	lr
 8004856:	bf00      	nop
 8004858:	40007000 	.word	0x40007000

0800485c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800485c:	b480      	push	{r7}
 800485e:	b085      	sub	sp, #20
 8004860:	af00      	add	r7, sp, #0
 8004862:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800486a:	d130      	bne.n	80048ce <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800486c:	4b23      	ldr	r3, [pc, #140]	@ (80048fc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004874:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004878:	d038      	beq.n	80048ec <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800487a:	4b20      	ldr	r3, [pc, #128]	@ (80048fc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004882:	4a1e      	ldr	r2, [pc, #120]	@ (80048fc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004884:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004888:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800488a:	4b1d      	ldr	r3, [pc, #116]	@ (8004900 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	2232      	movs	r2, #50	@ 0x32
 8004890:	fb02 f303 	mul.w	r3, r2, r3
 8004894:	4a1b      	ldr	r2, [pc, #108]	@ (8004904 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8004896:	fba2 2303 	umull	r2, r3, r2, r3
 800489a:	0c9b      	lsrs	r3, r3, #18
 800489c:	3301      	adds	r3, #1
 800489e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80048a0:	e002      	b.n	80048a8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	3b01      	subs	r3, #1
 80048a6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80048a8:	4b14      	ldr	r3, [pc, #80]	@ (80048fc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80048aa:	695b      	ldr	r3, [r3, #20]
 80048ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80048b0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80048b4:	d102      	bne.n	80048bc <HAL_PWREx_ControlVoltageScaling+0x60>
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d1f2      	bne.n	80048a2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80048bc:	4b0f      	ldr	r3, [pc, #60]	@ (80048fc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80048be:	695b      	ldr	r3, [r3, #20]
 80048c0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80048c4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80048c8:	d110      	bne.n	80048ec <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80048ca:	2303      	movs	r3, #3
 80048cc:	e00f      	b.n	80048ee <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80048ce:	4b0b      	ldr	r3, [pc, #44]	@ (80048fc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80048d6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80048da:	d007      	beq.n	80048ec <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80048dc:	4b07      	ldr	r3, [pc, #28]	@ (80048fc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80048e4:	4a05      	ldr	r2, [pc, #20]	@ (80048fc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80048e6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80048ea:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80048ec:	2300      	movs	r3, #0
}
 80048ee:	4618      	mov	r0, r3
 80048f0:	3714      	adds	r7, #20
 80048f2:	46bd      	mov	sp, r7
 80048f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f8:	4770      	bx	lr
 80048fa:	bf00      	nop
 80048fc:	40007000 	.word	0x40007000
 8004900:	20000114 	.word	0x20000114
 8004904:	431bde83 	.word	0x431bde83

08004908 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004908:	b580      	push	{r7, lr}
 800490a:	b088      	sub	sp, #32
 800490c:	af00      	add	r7, sp, #0
 800490e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	2b00      	cmp	r3, #0
 8004914:	d101      	bne.n	800491a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004916:	2301      	movs	r3, #1
 8004918:	e3ca      	b.n	80050b0 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800491a:	4b97      	ldr	r3, [pc, #604]	@ (8004b78 <HAL_RCC_OscConfig+0x270>)
 800491c:	689b      	ldr	r3, [r3, #8]
 800491e:	f003 030c 	and.w	r3, r3, #12
 8004922:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004924:	4b94      	ldr	r3, [pc, #592]	@ (8004b78 <HAL_RCC_OscConfig+0x270>)
 8004926:	68db      	ldr	r3, [r3, #12]
 8004928:	f003 0303 	and.w	r3, r3, #3
 800492c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	f003 0310 	and.w	r3, r3, #16
 8004936:	2b00      	cmp	r3, #0
 8004938:	f000 80e4 	beq.w	8004b04 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800493c:	69bb      	ldr	r3, [r7, #24]
 800493e:	2b00      	cmp	r3, #0
 8004940:	d007      	beq.n	8004952 <HAL_RCC_OscConfig+0x4a>
 8004942:	69bb      	ldr	r3, [r7, #24]
 8004944:	2b0c      	cmp	r3, #12
 8004946:	f040 808b 	bne.w	8004a60 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800494a:	697b      	ldr	r3, [r7, #20]
 800494c:	2b01      	cmp	r3, #1
 800494e:	f040 8087 	bne.w	8004a60 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004952:	4b89      	ldr	r3, [pc, #548]	@ (8004b78 <HAL_RCC_OscConfig+0x270>)
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	f003 0302 	and.w	r3, r3, #2
 800495a:	2b00      	cmp	r3, #0
 800495c:	d005      	beq.n	800496a <HAL_RCC_OscConfig+0x62>
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	699b      	ldr	r3, [r3, #24]
 8004962:	2b00      	cmp	r3, #0
 8004964:	d101      	bne.n	800496a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8004966:	2301      	movs	r3, #1
 8004968:	e3a2      	b.n	80050b0 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	6a1a      	ldr	r2, [r3, #32]
 800496e:	4b82      	ldr	r3, [pc, #520]	@ (8004b78 <HAL_RCC_OscConfig+0x270>)
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	f003 0308 	and.w	r3, r3, #8
 8004976:	2b00      	cmp	r3, #0
 8004978:	d004      	beq.n	8004984 <HAL_RCC_OscConfig+0x7c>
 800497a:	4b7f      	ldr	r3, [pc, #508]	@ (8004b78 <HAL_RCC_OscConfig+0x270>)
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004982:	e005      	b.n	8004990 <HAL_RCC_OscConfig+0x88>
 8004984:	4b7c      	ldr	r3, [pc, #496]	@ (8004b78 <HAL_RCC_OscConfig+0x270>)
 8004986:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800498a:	091b      	lsrs	r3, r3, #4
 800498c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004990:	4293      	cmp	r3, r2
 8004992:	d223      	bcs.n	80049dc <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	6a1b      	ldr	r3, [r3, #32]
 8004998:	4618      	mov	r0, r3
 800499a:	f000 fd87 	bl	80054ac <RCC_SetFlashLatencyFromMSIRange>
 800499e:	4603      	mov	r3, r0
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d001      	beq.n	80049a8 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80049a4:	2301      	movs	r3, #1
 80049a6:	e383      	b.n	80050b0 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80049a8:	4b73      	ldr	r3, [pc, #460]	@ (8004b78 <HAL_RCC_OscConfig+0x270>)
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	4a72      	ldr	r2, [pc, #456]	@ (8004b78 <HAL_RCC_OscConfig+0x270>)
 80049ae:	f043 0308 	orr.w	r3, r3, #8
 80049b2:	6013      	str	r3, [r2, #0]
 80049b4:	4b70      	ldr	r3, [pc, #448]	@ (8004b78 <HAL_RCC_OscConfig+0x270>)
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	6a1b      	ldr	r3, [r3, #32]
 80049c0:	496d      	ldr	r1, [pc, #436]	@ (8004b78 <HAL_RCC_OscConfig+0x270>)
 80049c2:	4313      	orrs	r3, r2
 80049c4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80049c6:	4b6c      	ldr	r3, [pc, #432]	@ (8004b78 <HAL_RCC_OscConfig+0x270>)
 80049c8:	685b      	ldr	r3, [r3, #4]
 80049ca:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	69db      	ldr	r3, [r3, #28]
 80049d2:	021b      	lsls	r3, r3, #8
 80049d4:	4968      	ldr	r1, [pc, #416]	@ (8004b78 <HAL_RCC_OscConfig+0x270>)
 80049d6:	4313      	orrs	r3, r2
 80049d8:	604b      	str	r3, [r1, #4]
 80049da:	e025      	b.n	8004a28 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80049dc:	4b66      	ldr	r3, [pc, #408]	@ (8004b78 <HAL_RCC_OscConfig+0x270>)
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	4a65      	ldr	r2, [pc, #404]	@ (8004b78 <HAL_RCC_OscConfig+0x270>)
 80049e2:	f043 0308 	orr.w	r3, r3, #8
 80049e6:	6013      	str	r3, [r2, #0]
 80049e8:	4b63      	ldr	r3, [pc, #396]	@ (8004b78 <HAL_RCC_OscConfig+0x270>)
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	6a1b      	ldr	r3, [r3, #32]
 80049f4:	4960      	ldr	r1, [pc, #384]	@ (8004b78 <HAL_RCC_OscConfig+0x270>)
 80049f6:	4313      	orrs	r3, r2
 80049f8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80049fa:	4b5f      	ldr	r3, [pc, #380]	@ (8004b78 <HAL_RCC_OscConfig+0x270>)
 80049fc:	685b      	ldr	r3, [r3, #4]
 80049fe:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	69db      	ldr	r3, [r3, #28]
 8004a06:	021b      	lsls	r3, r3, #8
 8004a08:	495b      	ldr	r1, [pc, #364]	@ (8004b78 <HAL_RCC_OscConfig+0x270>)
 8004a0a:	4313      	orrs	r3, r2
 8004a0c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004a0e:	69bb      	ldr	r3, [r7, #24]
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d109      	bne.n	8004a28 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	6a1b      	ldr	r3, [r3, #32]
 8004a18:	4618      	mov	r0, r3
 8004a1a:	f000 fd47 	bl	80054ac <RCC_SetFlashLatencyFromMSIRange>
 8004a1e:	4603      	mov	r3, r0
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d001      	beq.n	8004a28 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8004a24:	2301      	movs	r3, #1
 8004a26:	e343      	b.n	80050b0 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004a28:	f000 fc4a 	bl	80052c0 <HAL_RCC_GetSysClockFreq>
 8004a2c:	4602      	mov	r2, r0
 8004a2e:	4b52      	ldr	r3, [pc, #328]	@ (8004b78 <HAL_RCC_OscConfig+0x270>)
 8004a30:	689b      	ldr	r3, [r3, #8]
 8004a32:	091b      	lsrs	r3, r3, #4
 8004a34:	f003 030f 	and.w	r3, r3, #15
 8004a38:	4950      	ldr	r1, [pc, #320]	@ (8004b7c <HAL_RCC_OscConfig+0x274>)
 8004a3a:	5ccb      	ldrb	r3, [r1, r3]
 8004a3c:	f003 031f 	and.w	r3, r3, #31
 8004a40:	fa22 f303 	lsr.w	r3, r2, r3
 8004a44:	4a4e      	ldr	r2, [pc, #312]	@ (8004b80 <HAL_RCC_OscConfig+0x278>)
 8004a46:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004a48:	4b4e      	ldr	r3, [pc, #312]	@ (8004b84 <HAL_RCC_OscConfig+0x27c>)
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	4618      	mov	r0, r3
 8004a4e:	f7fd f87f 	bl	8001b50 <HAL_InitTick>
 8004a52:	4603      	mov	r3, r0
 8004a54:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004a56:	7bfb      	ldrb	r3, [r7, #15]
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d052      	beq.n	8004b02 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8004a5c:	7bfb      	ldrb	r3, [r7, #15]
 8004a5e:	e327      	b.n	80050b0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	699b      	ldr	r3, [r3, #24]
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d032      	beq.n	8004ace <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004a68:	4b43      	ldr	r3, [pc, #268]	@ (8004b78 <HAL_RCC_OscConfig+0x270>)
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	4a42      	ldr	r2, [pc, #264]	@ (8004b78 <HAL_RCC_OscConfig+0x270>)
 8004a6e:	f043 0301 	orr.w	r3, r3, #1
 8004a72:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004a74:	f7fe ffca 	bl	8003a0c <HAL_GetTick>
 8004a78:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004a7a:	e008      	b.n	8004a8e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004a7c:	f7fe ffc6 	bl	8003a0c <HAL_GetTick>
 8004a80:	4602      	mov	r2, r0
 8004a82:	693b      	ldr	r3, [r7, #16]
 8004a84:	1ad3      	subs	r3, r2, r3
 8004a86:	2b02      	cmp	r3, #2
 8004a88:	d901      	bls.n	8004a8e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8004a8a:	2303      	movs	r3, #3
 8004a8c:	e310      	b.n	80050b0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004a8e:	4b3a      	ldr	r3, [pc, #232]	@ (8004b78 <HAL_RCC_OscConfig+0x270>)
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	f003 0302 	and.w	r3, r3, #2
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d0f0      	beq.n	8004a7c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004a9a:	4b37      	ldr	r3, [pc, #220]	@ (8004b78 <HAL_RCC_OscConfig+0x270>)
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	4a36      	ldr	r2, [pc, #216]	@ (8004b78 <HAL_RCC_OscConfig+0x270>)
 8004aa0:	f043 0308 	orr.w	r3, r3, #8
 8004aa4:	6013      	str	r3, [r2, #0]
 8004aa6:	4b34      	ldr	r3, [pc, #208]	@ (8004b78 <HAL_RCC_OscConfig+0x270>)
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	6a1b      	ldr	r3, [r3, #32]
 8004ab2:	4931      	ldr	r1, [pc, #196]	@ (8004b78 <HAL_RCC_OscConfig+0x270>)
 8004ab4:	4313      	orrs	r3, r2
 8004ab6:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004ab8:	4b2f      	ldr	r3, [pc, #188]	@ (8004b78 <HAL_RCC_OscConfig+0x270>)
 8004aba:	685b      	ldr	r3, [r3, #4]
 8004abc:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	69db      	ldr	r3, [r3, #28]
 8004ac4:	021b      	lsls	r3, r3, #8
 8004ac6:	492c      	ldr	r1, [pc, #176]	@ (8004b78 <HAL_RCC_OscConfig+0x270>)
 8004ac8:	4313      	orrs	r3, r2
 8004aca:	604b      	str	r3, [r1, #4]
 8004acc:	e01a      	b.n	8004b04 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004ace:	4b2a      	ldr	r3, [pc, #168]	@ (8004b78 <HAL_RCC_OscConfig+0x270>)
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	4a29      	ldr	r2, [pc, #164]	@ (8004b78 <HAL_RCC_OscConfig+0x270>)
 8004ad4:	f023 0301 	bic.w	r3, r3, #1
 8004ad8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004ada:	f7fe ff97 	bl	8003a0c <HAL_GetTick>
 8004ade:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004ae0:	e008      	b.n	8004af4 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004ae2:	f7fe ff93 	bl	8003a0c <HAL_GetTick>
 8004ae6:	4602      	mov	r2, r0
 8004ae8:	693b      	ldr	r3, [r7, #16]
 8004aea:	1ad3      	subs	r3, r2, r3
 8004aec:	2b02      	cmp	r3, #2
 8004aee:	d901      	bls.n	8004af4 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8004af0:	2303      	movs	r3, #3
 8004af2:	e2dd      	b.n	80050b0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004af4:	4b20      	ldr	r3, [pc, #128]	@ (8004b78 <HAL_RCC_OscConfig+0x270>)
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	f003 0302 	and.w	r3, r3, #2
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d1f0      	bne.n	8004ae2 <HAL_RCC_OscConfig+0x1da>
 8004b00:	e000      	b.n	8004b04 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004b02:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	f003 0301 	and.w	r3, r3, #1
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d074      	beq.n	8004bfa <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004b10:	69bb      	ldr	r3, [r7, #24]
 8004b12:	2b08      	cmp	r3, #8
 8004b14:	d005      	beq.n	8004b22 <HAL_RCC_OscConfig+0x21a>
 8004b16:	69bb      	ldr	r3, [r7, #24]
 8004b18:	2b0c      	cmp	r3, #12
 8004b1a:	d10e      	bne.n	8004b3a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004b1c:	697b      	ldr	r3, [r7, #20]
 8004b1e:	2b03      	cmp	r3, #3
 8004b20:	d10b      	bne.n	8004b3a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004b22:	4b15      	ldr	r3, [pc, #84]	@ (8004b78 <HAL_RCC_OscConfig+0x270>)
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d064      	beq.n	8004bf8 <HAL_RCC_OscConfig+0x2f0>
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	685b      	ldr	r3, [r3, #4]
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d160      	bne.n	8004bf8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004b36:	2301      	movs	r3, #1
 8004b38:	e2ba      	b.n	80050b0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	685b      	ldr	r3, [r3, #4]
 8004b3e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004b42:	d106      	bne.n	8004b52 <HAL_RCC_OscConfig+0x24a>
 8004b44:	4b0c      	ldr	r3, [pc, #48]	@ (8004b78 <HAL_RCC_OscConfig+0x270>)
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	4a0b      	ldr	r2, [pc, #44]	@ (8004b78 <HAL_RCC_OscConfig+0x270>)
 8004b4a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004b4e:	6013      	str	r3, [r2, #0]
 8004b50:	e026      	b.n	8004ba0 <HAL_RCC_OscConfig+0x298>
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	685b      	ldr	r3, [r3, #4]
 8004b56:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004b5a:	d115      	bne.n	8004b88 <HAL_RCC_OscConfig+0x280>
 8004b5c:	4b06      	ldr	r3, [pc, #24]	@ (8004b78 <HAL_RCC_OscConfig+0x270>)
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	4a05      	ldr	r2, [pc, #20]	@ (8004b78 <HAL_RCC_OscConfig+0x270>)
 8004b62:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004b66:	6013      	str	r3, [r2, #0]
 8004b68:	4b03      	ldr	r3, [pc, #12]	@ (8004b78 <HAL_RCC_OscConfig+0x270>)
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	4a02      	ldr	r2, [pc, #8]	@ (8004b78 <HAL_RCC_OscConfig+0x270>)
 8004b6e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004b72:	6013      	str	r3, [r2, #0]
 8004b74:	e014      	b.n	8004ba0 <HAL_RCC_OscConfig+0x298>
 8004b76:	bf00      	nop
 8004b78:	40021000 	.word	0x40021000
 8004b7c:	0800fd70 	.word	0x0800fd70
 8004b80:	20000114 	.word	0x20000114
 8004b84:	20000128 	.word	0x20000128
 8004b88:	4ba0      	ldr	r3, [pc, #640]	@ (8004e0c <HAL_RCC_OscConfig+0x504>)
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	4a9f      	ldr	r2, [pc, #636]	@ (8004e0c <HAL_RCC_OscConfig+0x504>)
 8004b8e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004b92:	6013      	str	r3, [r2, #0]
 8004b94:	4b9d      	ldr	r3, [pc, #628]	@ (8004e0c <HAL_RCC_OscConfig+0x504>)
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	4a9c      	ldr	r2, [pc, #624]	@ (8004e0c <HAL_RCC_OscConfig+0x504>)
 8004b9a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004b9e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	685b      	ldr	r3, [r3, #4]
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	d013      	beq.n	8004bd0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ba8:	f7fe ff30 	bl	8003a0c <HAL_GetTick>
 8004bac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004bae:	e008      	b.n	8004bc2 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004bb0:	f7fe ff2c 	bl	8003a0c <HAL_GetTick>
 8004bb4:	4602      	mov	r2, r0
 8004bb6:	693b      	ldr	r3, [r7, #16]
 8004bb8:	1ad3      	subs	r3, r2, r3
 8004bba:	2b64      	cmp	r3, #100	@ 0x64
 8004bbc:	d901      	bls.n	8004bc2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8004bbe:	2303      	movs	r3, #3
 8004bc0:	e276      	b.n	80050b0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004bc2:	4b92      	ldr	r3, [pc, #584]	@ (8004e0c <HAL_RCC_OscConfig+0x504>)
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d0f0      	beq.n	8004bb0 <HAL_RCC_OscConfig+0x2a8>
 8004bce:	e014      	b.n	8004bfa <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bd0:	f7fe ff1c 	bl	8003a0c <HAL_GetTick>
 8004bd4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004bd6:	e008      	b.n	8004bea <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004bd8:	f7fe ff18 	bl	8003a0c <HAL_GetTick>
 8004bdc:	4602      	mov	r2, r0
 8004bde:	693b      	ldr	r3, [r7, #16]
 8004be0:	1ad3      	subs	r3, r2, r3
 8004be2:	2b64      	cmp	r3, #100	@ 0x64
 8004be4:	d901      	bls.n	8004bea <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004be6:	2303      	movs	r3, #3
 8004be8:	e262      	b.n	80050b0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004bea:	4b88      	ldr	r3, [pc, #544]	@ (8004e0c <HAL_RCC_OscConfig+0x504>)
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d1f0      	bne.n	8004bd8 <HAL_RCC_OscConfig+0x2d0>
 8004bf6:	e000      	b.n	8004bfa <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004bf8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	f003 0302 	and.w	r3, r3, #2
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d060      	beq.n	8004cc8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004c06:	69bb      	ldr	r3, [r7, #24]
 8004c08:	2b04      	cmp	r3, #4
 8004c0a:	d005      	beq.n	8004c18 <HAL_RCC_OscConfig+0x310>
 8004c0c:	69bb      	ldr	r3, [r7, #24]
 8004c0e:	2b0c      	cmp	r3, #12
 8004c10:	d119      	bne.n	8004c46 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004c12:	697b      	ldr	r3, [r7, #20]
 8004c14:	2b02      	cmp	r3, #2
 8004c16:	d116      	bne.n	8004c46 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004c18:	4b7c      	ldr	r3, [pc, #496]	@ (8004e0c <HAL_RCC_OscConfig+0x504>)
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d005      	beq.n	8004c30 <HAL_RCC_OscConfig+0x328>
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	68db      	ldr	r3, [r3, #12]
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d101      	bne.n	8004c30 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004c2c:	2301      	movs	r3, #1
 8004c2e:	e23f      	b.n	80050b0 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c30:	4b76      	ldr	r3, [pc, #472]	@ (8004e0c <HAL_RCC_OscConfig+0x504>)
 8004c32:	685b      	ldr	r3, [r3, #4]
 8004c34:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	691b      	ldr	r3, [r3, #16]
 8004c3c:	061b      	lsls	r3, r3, #24
 8004c3e:	4973      	ldr	r1, [pc, #460]	@ (8004e0c <HAL_RCC_OscConfig+0x504>)
 8004c40:	4313      	orrs	r3, r2
 8004c42:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004c44:	e040      	b.n	8004cc8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	68db      	ldr	r3, [r3, #12]
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d023      	beq.n	8004c96 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004c4e:	4b6f      	ldr	r3, [pc, #444]	@ (8004e0c <HAL_RCC_OscConfig+0x504>)
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	4a6e      	ldr	r2, [pc, #440]	@ (8004e0c <HAL_RCC_OscConfig+0x504>)
 8004c54:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004c58:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c5a:	f7fe fed7 	bl	8003a0c <HAL_GetTick>
 8004c5e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004c60:	e008      	b.n	8004c74 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004c62:	f7fe fed3 	bl	8003a0c <HAL_GetTick>
 8004c66:	4602      	mov	r2, r0
 8004c68:	693b      	ldr	r3, [r7, #16]
 8004c6a:	1ad3      	subs	r3, r2, r3
 8004c6c:	2b02      	cmp	r3, #2
 8004c6e:	d901      	bls.n	8004c74 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004c70:	2303      	movs	r3, #3
 8004c72:	e21d      	b.n	80050b0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004c74:	4b65      	ldr	r3, [pc, #404]	@ (8004e0c <HAL_RCC_OscConfig+0x504>)
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d0f0      	beq.n	8004c62 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c80:	4b62      	ldr	r3, [pc, #392]	@ (8004e0c <HAL_RCC_OscConfig+0x504>)
 8004c82:	685b      	ldr	r3, [r3, #4]
 8004c84:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	691b      	ldr	r3, [r3, #16]
 8004c8c:	061b      	lsls	r3, r3, #24
 8004c8e:	495f      	ldr	r1, [pc, #380]	@ (8004e0c <HAL_RCC_OscConfig+0x504>)
 8004c90:	4313      	orrs	r3, r2
 8004c92:	604b      	str	r3, [r1, #4]
 8004c94:	e018      	b.n	8004cc8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004c96:	4b5d      	ldr	r3, [pc, #372]	@ (8004e0c <HAL_RCC_OscConfig+0x504>)
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	4a5c      	ldr	r2, [pc, #368]	@ (8004e0c <HAL_RCC_OscConfig+0x504>)
 8004c9c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004ca0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ca2:	f7fe feb3 	bl	8003a0c <HAL_GetTick>
 8004ca6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004ca8:	e008      	b.n	8004cbc <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004caa:	f7fe feaf 	bl	8003a0c <HAL_GetTick>
 8004cae:	4602      	mov	r2, r0
 8004cb0:	693b      	ldr	r3, [r7, #16]
 8004cb2:	1ad3      	subs	r3, r2, r3
 8004cb4:	2b02      	cmp	r3, #2
 8004cb6:	d901      	bls.n	8004cbc <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004cb8:	2303      	movs	r3, #3
 8004cba:	e1f9      	b.n	80050b0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004cbc:	4b53      	ldr	r3, [pc, #332]	@ (8004e0c <HAL_RCC_OscConfig+0x504>)
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d1f0      	bne.n	8004caa <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	f003 0308 	and.w	r3, r3, #8
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d03c      	beq.n	8004d4e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	695b      	ldr	r3, [r3, #20]
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d01c      	beq.n	8004d16 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004cdc:	4b4b      	ldr	r3, [pc, #300]	@ (8004e0c <HAL_RCC_OscConfig+0x504>)
 8004cde:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004ce2:	4a4a      	ldr	r2, [pc, #296]	@ (8004e0c <HAL_RCC_OscConfig+0x504>)
 8004ce4:	f043 0301 	orr.w	r3, r3, #1
 8004ce8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004cec:	f7fe fe8e 	bl	8003a0c <HAL_GetTick>
 8004cf0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004cf2:	e008      	b.n	8004d06 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004cf4:	f7fe fe8a 	bl	8003a0c <HAL_GetTick>
 8004cf8:	4602      	mov	r2, r0
 8004cfa:	693b      	ldr	r3, [r7, #16]
 8004cfc:	1ad3      	subs	r3, r2, r3
 8004cfe:	2b02      	cmp	r3, #2
 8004d00:	d901      	bls.n	8004d06 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004d02:	2303      	movs	r3, #3
 8004d04:	e1d4      	b.n	80050b0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004d06:	4b41      	ldr	r3, [pc, #260]	@ (8004e0c <HAL_RCC_OscConfig+0x504>)
 8004d08:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004d0c:	f003 0302 	and.w	r3, r3, #2
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d0ef      	beq.n	8004cf4 <HAL_RCC_OscConfig+0x3ec>
 8004d14:	e01b      	b.n	8004d4e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004d16:	4b3d      	ldr	r3, [pc, #244]	@ (8004e0c <HAL_RCC_OscConfig+0x504>)
 8004d18:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004d1c:	4a3b      	ldr	r2, [pc, #236]	@ (8004e0c <HAL_RCC_OscConfig+0x504>)
 8004d1e:	f023 0301 	bic.w	r3, r3, #1
 8004d22:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d26:	f7fe fe71 	bl	8003a0c <HAL_GetTick>
 8004d2a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004d2c:	e008      	b.n	8004d40 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004d2e:	f7fe fe6d 	bl	8003a0c <HAL_GetTick>
 8004d32:	4602      	mov	r2, r0
 8004d34:	693b      	ldr	r3, [r7, #16]
 8004d36:	1ad3      	subs	r3, r2, r3
 8004d38:	2b02      	cmp	r3, #2
 8004d3a:	d901      	bls.n	8004d40 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004d3c:	2303      	movs	r3, #3
 8004d3e:	e1b7      	b.n	80050b0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004d40:	4b32      	ldr	r3, [pc, #200]	@ (8004e0c <HAL_RCC_OscConfig+0x504>)
 8004d42:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004d46:	f003 0302 	and.w	r3, r3, #2
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d1ef      	bne.n	8004d2e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	f003 0304 	and.w	r3, r3, #4
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	f000 80a6 	beq.w	8004ea8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004d5c:	2300      	movs	r3, #0
 8004d5e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004d60:	4b2a      	ldr	r3, [pc, #168]	@ (8004e0c <HAL_RCC_OscConfig+0x504>)
 8004d62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d64:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d68:	2b00      	cmp	r3, #0
 8004d6a:	d10d      	bne.n	8004d88 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004d6c:	4b27      	ldr	r3, [pc, #156]	@ (8004e0c <HAL_RCC_OscConfig+0x504>)
 8004d6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d70:	4a26      	ldr	r2, [pc, #152]	@ (8004e0c <HAL_RCC_OscConfig+0x504>)
 8004d72:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004d76:	6593      	str	r3, [r2, #88]	@ 0x58
 8004d78:	4b24      	ldr	r3, [pc, #144]	@ (8004e0c <HAL_RCC_OscConfig+0x504>)
 8004d7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d7c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004d80:	60bb      	str	r3, [r7, #8]
 8004d82:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004d84:	2301      	movs	r3, #1
 8004d86:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004d88:	4b21      	ldr	r3, [pc, #132]	@ (8004e10 <HAL_RCC_OscConfig+0x508>)
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d118      	bne.n	8004dc6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004d94:	4b1e      	ldr	r3, [pc, #120]	@ (8004e10 <HAL_RCC_OscConfig+0x508>)
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	4a1d      	ldr	r2, [pc, #116]	@ (8004e10 <HAL_RCC_OscConfig+0x508>)
 8004d9a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004d9e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004da0:	f7fe fe34 	bl	8003a0c <HAL_GetTick>
 8004da4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004da6:	e008      	b.n	8004dba <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004da8:	f7fe fe30 	bl	8003a0c <HAL_GetTick>
 8004dac:	4602      	mov	r2, r0
 8004dae:	693b      	ldr	r3, [r7, #16]
 8004db0:	1ad3      	subs	r3, r2, r3
 8004db2:	2b02      	cmp	r3, #2
 8004db4:	d901      	bls.n	8004dba <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004db6:	2303      	movs	r3, #3
 8004db8:	e17a      	b.n	80050b0 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004dba:	4b15      	ldr	r3, [pc, #84]	@ (8004e10 <HAL_RCC_OscConfig+0x508>)
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d0f0      	beq.n	8004da8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	689b      	ldr	r3, [r3, #8]
 8004dca:	2b01      	cmp	r3, #1
 8004dcc:	d108      	bne.n	8004de0 <HAL_RCC_OscConfig+0x4d8>
 8004dce:	4b0f      	ldr	r3, [pc, #60]	@ (8004e0c <HAL_RCC_OscConfig+0x504>)
 8004dd0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004dd4:	4a0d      	ldr	r2, [pc, #52]	@ (8004e0c <HAL_RCC_OscConfig+0x504>)
 8004dd6:	f043 0301 	orr.w	r3, r3, #1
 8004dda:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004dde:	e029      	b.n	8004e34 <HAL_RCC_OscConfig+0x52c>
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	689b      	ldr	r3, [r3, #8]
 8004de4:	2b05      	cmp	r3, #5
 8004de6:	d115      	bne.n	8004e14 <HAL_RCC_OscConfig+0x50c>
 8004de8:	4b08      	ldr	r3, [pc, #32]	@ (8004e0c <HAL_RCC_OscConfig+0x504>)
 8004dea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004dee:	4a07      	ldr	r2, [pc, #28]	@ (8004e0c <HAL_RCC_OscConfig+0x504>)
 8004df0:	f043 0304 	orr.w	r3, r3, #4
 8004df4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004df8:	4b04      	ldr	r3, [pc, #16]	@ (8004e0c <HAL_RCC_OscConfig+0x504>)
 8004dfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004dfe:	4a03      	ldr	r2, [pc, #12]	@ (8004e0c <HAL_RCC_OscConfig+0x504>)
 8004e00:	f043 0301 	orr.w	r3, r3, #1
 8004e04:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004e08:	e014      	b.n	8004e34 <HAL_RCC_OscConfig+0x52c>
 8004e0a:	bf00      	nop
 8004e0c:	40021000 	.word	0x40021000
 8004e10:	40007000 	.word	0x40007000
 8004e14:	4b9c      	ldr	r3, [pc, #624]	@ (8005088 <HAL_RCC_OscConfig+0x780>)
 8004e16:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e1a:	4a9b      	ldr	r2, [pc, #620]	@ (8005088 <HAL_RCC_OscConfig+0x780>)
 8004e1c:	f023 0301 	bic.w	r3, r3, #1
 8004e20:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004e24:	4b98      	ldr	r3, [pc, #608]	@ (8005088 <HAL_RCC_OscConfig+0x780>)
 8004e26:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e2a:	4a97      	ldr	r2, [pc, #604]	@ (8005088 <HAL_RCC_OscConfig+0x780>)
 8004e2c:	f023 0304 	bic.w	r3, r3, #4
 8004e30:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	689b      	ldr	r3, [r3, #8]
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d016      	beq.n	8004e6a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e3c:	f7fe fde6 	bl	8003a0c <HAL_GetTick>
 8004e40:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004e42:	e00a      	b.n	8004e5a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e44:	f7fe fde2 	bl	8003a0c <HAL_GetTick>
 8004e48:	4602      	mov	r2, r0
 8004e4a:	693b      	ldr	r3, [r7, #16]
 8004e4c:	1ad3      	subs	r3, r2, r3
 8004e4e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004e52:	4293      	cmp	r3, r2
 8004e54:	d901      	bls.n	8004e5a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8004e56:	2303      	movs	r3, #3
 8004e58:	e12a      	b.n	80050b0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004e5a:	4b8b      	ldr	r3, [pc, #556]	@ (8005088 <HAL_RCC_OscConfig+0x780>)
 8004e5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e60:	f003 0302 	and.w	r3, r3, #2
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d0ed      	beq.n	8004e44 <HAL_RCC_OscConfig+0x53c>
 8004e68:	e015      	b.n	8004e96 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e6a:	f7fe fdcf 	bl	8003a0c <HAL_GetTick>
 8004e6e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004e70:	e00a      	b.n	8004e88 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e72:	f7fe fdcb 	bl	8003a0c <HAL_GetTick>
 8004e76:	4602      	mov	r2, r0
 8004e78:	693b      	ldr	r3, [r7, #16]
 8004e7a:	1ad3      	subs	r3, r2, r3
 8004e7c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004e80:	4293      	cmp	r3, r2
 8004e82:	d901      	bls.n	8004e88 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004e84:	2303      	movs	r3, #3
 8004e86:	e113      	b.n	80050b0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004e88:	4b7f      	ldr	r3, [pc, #508]	@ (8005088 <HAL_RCC_OscConfig+0x780>)
 8004e8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004e8e:	f003 0302 	and.w	r3, r3, #2
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d1ed      	bne.n	8004e72 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004e96:	7ffb      	ldrb	r3, [r7, #31]
 8004e98:	2b01      	cmp	r3, #1
 8004e9a:	d105      	bne.n	8004ea8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004e9c:	4b7a      	ldr	r3, [pc, #488]	@ (8005088 <HAL_RCC_OscConfig+0x780>)
 8004e9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ea0:	4a79      	ldr	r2, [pc, #484]	@ (8005088 <HAL_RCC_OscConfig+0x780>)
 8004ea2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004ea6:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	f000 80fe 	beq.w	80050ae <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004eb6:	2b02      	cmp	r3, #2
 8004eb8:	f040 80d0 	bne.w	800505c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004ebc:	4b72      	ldr	r3, [pc, #456]	@ (8005088 <HAL_RCC_OscConfig+0x780>)
 8004ebe:	68db      	ldr	r3, [r3, #12]
 8004ec0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ec2:	697b      	ldr	r3, [r7, #20]
 8004ec4:	f003 0203 	and.w	r2, r3, #3
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ecc:	429a      	cmp	r2, r3
 8004ece:	d130      	bne.n	8004f32 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004ed0:	697b      	ldr	r3, [r7, #20]
 8004ed2:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004eda:	3b01      	subs	r3, #1
 8004edc:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ede:	429a      	cmp	r2, r3
 8004ee0:	d127      	bne.n	8004f32 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004ee2:	697b      	ldr	r3, [r7, #20]
 8004ee4:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004eec:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004eee:	429a      	cmp	r2, r3
 8004ef0:	d11f      	bne.n	8004f32 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004ef2:	697b      	ldr	r3, [r7, #20]
 8004ef4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004ef8:	687a      	ldr	r2, [r7, #4]
 8004efa:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004efc:	2a07      	cmp	r2, #7
 8004efe:	bf14      	ite	ne
 8004f00:	2201      	movne	r2, #1
 8004f02:	2200      	moveq	r2, #0
 8004f04:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004f06:	4293      	cmp	r3, r2
 8004f08:	d113      	bne.n	8004f32 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004f0a:	697b      	ldr	r3, [r7, #20]
 8004f0c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f14:	085b      	lsrs	r3, r3, #1
 8004f16:	3b01      	subs	r3, #1
 8004f18:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004f1a:	429a      	cmp	r2, r3
 8004f1c:	d109      	bne.n	8004f32 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004f1e:	697b      	ldr	r3, [r7, #20]
 8004f20:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f28:	085b      	lsrs	r3, r3, #1
 8004f2a:	3b01      	subs	r3, #1
 8004f2c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004f2e:	429a      	cmp	r2, r3
 8004f30:	d06e      	beq.n	8005010 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004f32:	69bb      	ldr	r3, [r7, #24]
 8004f34:	2b0c      	cmp	r3, #12
 8004f36:	d069      	beq.n	800500c <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004f38:	4b53      	ldr	r3, [pc, #332]	@ (8005088 <HAL_RCC_OscConfig+0x780>)
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d105      	bne.n	8004f50 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004f44:	4b50      	ldr	r3, [pc, #320]	@ (8005088 <HAL_RCC_OscConfig+0x780>)
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d001      	beq.n	8004f54 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8004f50:	2301      	movs	r3, #1
 8004f52:	e0ad      	b.n	80050b0 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004f54:	4b4c      	ldr	r3, [pc, #304]	@ (8005088 <HAL_RCC_OscConfig+0x780>)
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	4a4b      	ldr	r2, [pc, #300]	@ (8005088 <HAL_RCC_OscConfig+0x780>)
 8004f5a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004f5e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004f60:	f7fe fd54 	bl	8003a0c <HAL_GetTick>
 8004f64:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004f66:	e008      	b.n	8004f7a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f68:	f7fe fd50 	bl	8003a0c <HAL_GetTick>
 8004f6c:	4602      	mov	r2, r0
 8004f6e:	693b      	ldr	r3, [r7, #16]
 8004f70:	1ad3      	subs	r3, r2, r3
 8004f72:	2b02      	cmp	r3, #2
 8004f74:	d901      	bls.n	8004f7a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8004f76:	2303      	movs	r3, #3
 8004f78:	e09a      	b.n	80050b0 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004f7a:	4b43      	ldr	r3, [pc, #268]	@ (8005088 <HAL_RCC_OscConfig+0x780>)
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d1f0      	bne.n	8004f68 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004f86:	4b40      	ldr	r3, [pc, #256]	@ (8005088 <HAL_RCC_OscConfig+0x780>)
 8004f88:	68da      	ldr	r2, [r3, #12]
 8004f8a:	4b40      	ldr	r3, [pc, #256]	@ (800508c <HAL_RCC_OscConfig+0x784>)
 8004f8c:	4013      	ands	r3, r2
 8004f8e:	687a      	ldr	r2, [r7, #4]
 8004f90:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8004f92:	687a      	ldr	r2, [r7, #4]
 8004f94:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8004f96:	3a01      	subs	r2, #1
 8004f98:	0112      	lsls	r2, r2, #4
 8004f9a:	4311      	orrs	r1, r2
 8004f9c:	687a      	ldr	r2, [r7, #4]
 8004f9e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004fa0:	0212      	lsls	r2, r2, #8
 8004fa2:	4311      	orrs	r1, r2
 8004fa4:	687a      	ldr	r2, [r7, #4]
 8004fa6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004fa8:	0852      	lsrs	r2, r2, #1
 8004faa:	3a01      	subs	r2, #1
 8004fac:	0552      	lsls	r2, r2, #21
 8004fae:	4311      	orrs	r1, r2
 8004fb0:	687a      	ldr	r2, [r7, #4]
 8004fb2:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8004fb4:	0852      	lsrs	r2, r2, #1
 8004fb6:	3a01      	subs	r2, #1
 8004fb8:	0652      	lsls	r2, r2, #25
 8004fba:	4311      	orrs	r1, r2
 8004fbc:	687a      	ldr	r2, [r7, #4]
 8004fbe:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004fc0:	0912      	lsrs	r2, r2, #4
 8004fc2:	0452      	lsls	r2, r2, #17
 8004fc4:	430a      	orrs	r2, r1
 8004fc6:	4930      	ldr	r1, [pc, #192]	@ (8005088 <HAL_RCC_OscConfig+0x780>)
 8004fc8:	4313      	orrs	r3, r2
 8004fca:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004fcc:	4b2e      	ldr	r3, [pc, #184]	@ (8005088 <HAL_RCC_OscConfig+0x780>)
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	4a2d      	ldr	r2, [pc, #180]	@ (8005088 <HAL_RCC_OscConfig+0x780>)
 8004fd2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004fd6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004fd8:	4b2b      	ldr	r3, [pc, #172]	@ (8005088 <HAL_RCC_OscConfig+0x780>)
 8004fda:	68db      	ldr	r3, [r3, #12]
 8004fdc:	4a2a      	ldr	r2, [pc, #168]	@ (8005088 <HAL_RCC_OscConfig+0x780>)
 8004fde:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004fe2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004fe4:	f7fe fd12 	bl	8003a0c <HAL_GetTick>
 8004fe8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004fea:	e008      	b.n	8004ffe <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004fec:	f7fe fd0e 	bl	8003a0c <HAL_GetTick>
 8004ff0:	4602      	mov	r2, r0
 8004ff2:	693b      	ldr	r3, [r7, #16]
 8004ff4:	1ad3      	subs	r3, r2, r3
 8004ff6:	2b02      	cmp	r3, #2
 8004ff8:	d901      	bls.n	8004ffe <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8004ffa:	2303      	movs	r3, #3
 8004ffc:	e058      	b.n	80050b0 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004ffe:	4b22      	ldr	r3, [pc, #136]	@ (8005088 <HAL_RCC_OscConfig+0x780>)
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005006:	2b00      	cmp	r3, #0
 8005008:	d0f0      	beq.n	8004fec <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800500a:	e050      	b.n	80050ae <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800500c:	2301      	movs	r3, #1
 800500e:	e04f      	b.n	80050b0 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005010:	4b1d      	ldr	r3, [pc, #116]	@ (8005088 <HAL_RCC_OscConfig+0x780>)
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005018:	2b00      	cmp	r3, #0
 800501a:	d148      	bne.n	80050ae <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800501c:	4b1a      	ldr	r3, [pc, #104]	@ (8005088 <HAL_RCC_OscConfig+0x780>)
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	4a19      	ldr	r2, [pc, #100]	@ (8005088 <HAL_RCC_OscConfig+0x780>)
 8005022:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005026:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005028:	4b17      	ldr	r3, [pc, #92]	@ (8005088 <HAL_RCC_OscConfig+0x780>)
 800502a:	68db      	ldr	r3, [r3, #12]
 800502c:	4a16      	ldr	r2, [pc, #88]	@ (8005088 <HAL_RCC_OscConfig+0x780>)
 800502e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005032:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005034:	f7fe fcea 	bl	8003a0c <HAL_GetTick>
 8005038:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800503a:	e008      	b.n	800504e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800503c:	f7fe fce6 	bl	8003a0c <HAL_GetTick>
 8005040:	4602      	mov	r2, r0
 8005042:	693b      	ldr	r3, [r7, #16]
 8005044:	1ad3      	subs	r3, r2, r3
 8005046:	2b02      	cmp	r3, #2
 8005048:	d901      	bls.n	800504e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800504a:	2303      	movs	r3, #3
 800504c:	e030      	b.n	80050b0 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800504e:	4b0e      	ldr	r3, [pc, #56]	@ (8005088 <HAL_RCC_OscConfig+0x780>)
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005056:	2b00      	cmp	r3, #0
 8005058:	d0f0      	beq.n	800503c <HAL_RCC_OscConfig+0x734>
 800505a:	e028      	b.n	80050ae <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800505c:	69bb      	ldr	r3, [r7, #24]
 800505e:	2b0c      	cmp	r3, #12
 8005060:	d023      	beq.n	80050aa <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005062:	4b09      	ldr	r3, [pc, #36]	@ (8005088 <HAL_RCC_OscConfig+0x780>)
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	4a08      	ldr	r2, [pc, #32]	@ (8005088 <HAL_RCC_OscConfig+0x780>)
 8005068:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800506c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800506e:	f7fe fccd 	bl	8003a0c <HAL_GetTick>
 8005072:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005074:	e00c      	b.n	8005090 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005076:	f7fe fcc9 	bl	8003a0c <HAL_GetTick>
 800507a:	4602      	mov	r2, r0
 800507c:	693b      	ldr	r3, [r7, #16]
 800507e:	1ad3      	subs	r3, r2, r3
 8005080:	2b02      	cmp	r3, #2
 8005082:	d905      	bls.n	8005090 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8005084:	2303      	movs	r3, #3
 8005086:	e013      	b.n	80050b0 <HAL_RCC_OscConfig+0x7a8>
 8005088:	40021000 	.word	0x40021000
 800508c:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005090:	4b09      	ldr	r3, [pc, #36]	@ (80050b8 <HAL_RCC_OscConfig+0x7b0>)
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005098:	2b00      	cmp	r3, #0
 800509a:	d1ec      	bne.n	8005076 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800509c:	4b06      	ldr	r3, [pc, #24]	@ (80050b8 <HAL_RCC_OscConfig+0x7b0>)
 800509e:	68da      	ldr	r2, [r3, #12]
 80050a0:	4905      	ldr	r1, [pc, #20]	@ (80050b8 <HAL_RCC_OscConfig+0x7b0>)
 80050a2:	4b06      	ldr	r3, [pc, #24]	@ (80050bc <HAL_RCC_OscConfig+0x7b4>)
 80050a4:	4013      	ands	r3, r2
 80050a6:	60cb      	str	r3, [r1, #12]
 80050a8:	e001      	b.n	80050ae <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80050aa:	2301      	movs	r3, #1
 80050ac:	e000      	b.n	80050b0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 80050ae:	2300      	movs	r3, #0
}
 80050b0:	4618      	mov	r0, r3
 80050b2:	3720      	adds	r7, #32
 80050b4:	46bd      	mov	sp, r7
 80050b6:	bd80      	pop	{r7, pc}
 80050b8:	40021000 	.word	0x40021000
 80050bc:	feeefffc 	.word	0xfeeefffc

080050c0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80050c0:	b580      	push	{r7, lr}
 80050c2:	b084      	sub	sp, #16
 80050c4:	af00      	add	r7, sp, #0
 80050c6:	6078      	str	r0, [r7, #4]
 80050c8:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	d101      	bne.n	80050d4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80050d0:	2301      	movs	r3, #1
 80050d2:	e0e7      	b.n	80052a4 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80050d4:	4b75      	ldr	r3, [pc, #468]	@ (80052ac <HAL_RCC_ClockConfig+0x1ec>)
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	f003 0307 	and.w	r3, r3, #7
 80050dc:	683a      	ldr	r2, [r7, #0]
 80050de:	429a      	cmp	r2, r3
 80050e0:	d910      	bls.n	8005104 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80050e2:	4b72      	ldr	r3, [pc, #456]	@ (80052ac <HAL_RCC_ClockConfig+0x1ec>)
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	f023 0207 	bic.w	r2, r3, #7
 80050ea:	4970      	ldr	r1, [pc, #448]	@ (80052ac <HAL_RCC_ClockConfig+0x1ec>)
 80050ec:	683b      	ldr	r3, [r7, #0]
 80050ee:	4313      	orrs	r3, r2
 80050f0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80050f2:	4b6e      	ldr	r3, [pc, #440]	@ (80052ac <HAL_RCC_ClockConfig+0x1ec>)
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	f003 0307 	and.w	r3, r3, #7
 80050fa:	683a      	ldr	r2, [r7, #0]
 80050fc:	429a      	cmp	r2, r3
 80050fe:	d001      	beq.n	8005104 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005100:	2301      	movs	r3, #1
 8005102:	e0cf      	b.n	80052a4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	f003 0302 	and.w	r3, r3, #2
 800510c:	2b00      	cmp	r3, #0
 800510e:	d010      	beq.n	8005132 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	689a      	ldr	r2, [r3, #8]
 8005114:	4b66      	ldr	r3, [pc, #408]	@ (80052b0 <HAL_RCC_ClockConfig+0x1f0>)
 8005116:	689b      	ldr	r3, [r3, #8]
 8005118:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800511c:	429a      	cmp	r2, r3
 800511e:	d908      	bls.n	8005132 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005120:	4b63      	ldr	r3, [pc, #396]	@ (80052b0 <HAL_RCC_ClockConfig+0x1f0>)
 8005122:	689b      	ldr	r3, [r3, #8]
 8005124:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	689b      	ldr	r3, [r3, #8]
 800512c:	4960      	ldr	r1, [pc, #384]	@ (80052b0 <HAL_RCC_ClockConfig+0x1f0>)
 800512e:	4313      	orrs	r3, r2
 8005130:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	f003 0301 	and.w	r3, r3, #1
 800513a:	2b00      	cmp	r3, #0
 800513c:	d04c      	beq.n	80051d8 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	685b      	ldr	r3, [r3, #4]
 8005142:	2b03      	cmp	r3, #3
 8005144:	d107      	bne.n	8005156 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005146:	4b5a      	ldr	r3, [pc, #360]	@ (80052b0 <HAL_RCC_ClockConfig+0x1f0>)
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800514e:	2b00      	cmp	r3, #0
 8005150:	d121      	bne.n	8005196 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8005152:	2301      	movs	r3, #1
 8005154:	e0a6      	b.n	80052a4 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	685b      	ldr	r3, [r3, #4]
 800515a:	2b02      	cmp	r3, #2
 800515c:	d107      	bne.n	800516e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800515e:	4b54      	ldr	r3, [pc, #336]	@ (80052b0 <HAL_RCC_ClockConfig+0x1f0>)
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005166:	2b00      	cmp	r3, #0
 8005168:	d115      	bne.n	8005196 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800516a:	2301      	movs	r3, #1
 800516c:	e09a      	b.n	80052a4 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	685b      	ldr	r3, [r3, #4]
 8005172:	2b00      	cmp	r3, #0
 8005174:	d107      	bne.n	8005186 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005176:	4b4e      	ldr	r3, [pc, #312]	@ (80052b0 <HAL_RCC_ClockConfig+0x1f0>)
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	f003 0302 	and.w	r3, r3, #2
 800517e:	2b00      	cmp	r3, #0
 8005180:	d109      	bne.n	8005196 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005182:	2301      	movs	r3, #1
 8005184:	e08e      	b.n	80052a4 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005186:	4b4a      	ldr	r3, [pc, #296]	@ (80052b0 <HAL_RCC_ClockConfig+0x1f0>)
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800518e:	2b00      	cmp	r3, #0
 8005190:	d101      	bne.n	8005196 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8005192:	2301      	movs	r3, #1
 8005194:	e086      	b.n	80052a4 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005196:	4b46      	ldr	r3, [pc, #280]	@ (80052b0 <HAL_RCC_ClockConfig+0x1f0>)
 8005198:	689b      	ldr	r3, [r3, #8]
 800519a:	f023 0203 	bic.w	r2, r3, #3
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	685b      	ldr	r3, [r3, #4]
 80051a2:	4943      	ldr	r1, [pc, #268]	@ (80052b0 <HAL_RCC_ClockConfig+0x1f0>)
 80051a4:	4313      	orrs	r3, r2
 80051a6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80051a8:	f7fe fc30 	bl	8003a0c <HAL_GetTick>
 80051ac:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80051ae:	e00a      	b.n	80051c6 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80051b0:	f7fe fc2c 	bl	8003a0c <HAL_GetTick>
 80051b4:	4602      	mov	r2, r0
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	1ad3      	subs	r3, r2, r3
 80051ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80051be:	4293      	cmp	r3, r2
 80051c0:	d901      	bls.n	80051c6 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80051c2:	2303      	movs	r3, #3
 80051c4:	e06e      	b.n	80052a4 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80051c6:	4b3a      	ldr	r3, [pc, #232]	@ (80052b0 <HAL_RCC_ClockConfig+0x1f0>)
 80051c8:	689b      	ldr	r3, [r3, #8]
 80051ca:	f003 020c 	and.w	r2, r3, #12
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	685b      	ldr	r3, [r3, #4]
 80051d2:	009b      	lsls	r3, r3, #2
 80051d4:	429a      	cmp	r2, r3
 80051d6:	d1eb      	bne.n	80051b0 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	f003 0302 	and.w	r3, r3, #2
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d010      	beq.n	8005206 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	689a      	ldr	r2, [r3, #8]
 80051e8:	4b31      	ldr	r3, [pc, #196]	@ (80052b0 <HAL_RCC_ClockConfig+0x1f0>)
 80051ea:	689b      	ldr	r3, [r3, #8]
 80051ec:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80051f0:	429a      	cmp	r2, r3
 80051f2:	d208      	bcs.n	8005206 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80051f4:	4b2e      	ldr	r3, [pc, #184]	@ (80052b0 <HAL_RCC_ClockConfig+0x1f0>)
 80051f6:	689b      	ldr	r3, [r3, #8]
 80051f8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	689b      	ldr	r3, [r3, #8]
 8005200:	492b      	ldr	r1, [pc, #172]	@ (80052b0 <HAL_RCC_ClockConfig+0x1f0>)
 8005202:	4313      	orrs	r3, r2
 8005204:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005206:	4b29      	ldr	r3, [pc, #164]	@ (80052ac <HAL_RCC_ClockConfig+0x1ec>)
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	f003 0307 	and.w	r3, r3, #7
 800520e:	683a      	ldr	r2, [r7, #0]
 8005210:	429a      	cmp	r2, r3
 8005212:	d210      	bcs.n	8005236 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005214:	4b25      	ldr	r3, [pc, #148]	@ (80052ac <HAL_RCC_ClockConfig+0x1ec>)
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	f023 0207 	bic.w	r2, r3, #7
 800521c:	4923      	ldr	r1, [pc, #140]	@ (80052ac <HAL_RCC_ClockConfig+0x1ec>)
 800521e:	683b      	ldr	r3, [r7, #0]
 8005220:	4313      	orrs	r3, r2
 8005222:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005224:	4b21      	ldr	r3, [pc, #132]	@ (80052ac <HAL_RCC_ClockConfig+0x1ec>)
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	f003 0307 	and.w	r3, r3, #7
 800522c:	683a      	ldr	r2, [r7, #0]
 800522e:	429a      	cmp	r2, r3
 8005230:	d001      	beq.n	8005236 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8005232:	2301      	movs	r3, #1
 8005234:	e036      	b.n	80052a4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	f003 0304 	and.w	r3, r3, #4
 800523e:	2b00      	cmp	r3, #0
 8005240:	d008      	beq.n	8005254 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005242:	4b1b      	ldr	r3, [pc, #108]	@ (80052b0 <HAL_RCC_ClockConfig+0x1f0>)
 8005244:	689b      	ldr	r3, [r3, #8]
 8005246:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	68db      	ldr	r3, [r3, #12]
 800524e:	4918      	ldr	r1, [pc, #96]	@ (80052b0 <HAL_RCC_ClockConfig+0x1f0>)
 8005250:	4313      	orrs	r3, r2
 8005252:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	f003 0308 	and.w	r3, r3, #8
 800525c:	2b00      	cmp	r3, #0
 800525e:	d009      	beq.n	8005274 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005260:	4b13      	ldr	r3, [pc, #76]	@ (80052b0 <HAL_RCC_ClockConfig+0x1f0>)
 8005262:	689b      	ldr	r3, [r3, #8]
 8005264:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	691b      	ldr	r3, [r3, #16]
 800526c:	00db      	lsls	r3, r3, #3
 800526e:	4910      	ldr	r1, [pc, #64]	@ (80052b0 <HAL_RCC_ClockConfig+0x1f0>)
 8005270:	4313      	orrs	r3, r2
 8005272:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005274:	f000 f824 	bl	80052c0 <HAL_RCC_GetSysClockFreq>
 8005278:	4602      	mov	r2, r0
 800527a:	4b0d      	ldr	r3, [pc, #52]	@ (80052b0 <HAL_RCC_ClockConfig+0x1f0>)
 800527c:	689b      	ldr	r3, [r3, #8]
 800527e:	091b      	lsrs	r3, r3, #4
 8005280:	f003 030f 	and.w	r3, r3, #15
 8005284:	490b      	ldr	r1, [pc, #44]	@ (80052b4 <HAL_RCC_ClockConfig+0x1f4>)
 8005286:	5ccb      	ldrb	r3, [r1, r3]
 8005288:	f003 031f 	and.w	r3, r3, #31
 800528c:	fa22 f303 	lsr.w	r3, r2, r3
 8005290:	4a09      	ldr	r2, [pc, #36]	@ (80052b8 <HAL_RCC_ClockConfig+0x1f8>)
 8005292:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005294:	4b09      	ldr	r3, [pc, #36]	@ (80052bc <HAL_RCC_ClockConfig+0x1fc>)
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	4618      	mov	r0, r3
 800529a:	f7fc fc59 	bl	8001b50 <HAL_InitTick>
 800529e:	4603      	mov	r3, r0
 80052a0:	72fb      	strb	r3, [r7, #11]

  return status;
 80052a2:	7afb      	ldrb	r3, [r7, #11]
}
 80052a4:	4618      	mov	r0, r3
 80052a6:	3710      	adds	r7, #16
 80052a8:	46bd      	mov	sp, r7
 80052aa:	bd80      	pop	{r7, pc}
 80052ac:	40022000 	.word	0x40022000
 80052b0:	40021000 	.word	0x40021000
 80052b4:	0800fd70 	.word	0x0800fd70
 80052b8:	20000114 	.word	0x20000114
 80052bc:	20000128 	.word	0x20000128

080052c0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80052c0:	b480      	push	{r7}
 80052c2:	b089      	sub	sp, #36	@ 0x24
 80052c4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80052c6:	2300      	movs	r3, #0
 80052c8:	61fb      	str	r3, [r7, #28]
 80052ca:	2300      	movs	r3, #0
 80052cc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80052ce:	4b3e      	ldr	r3, [pc, #248]	@ (80053c8 <HAL_RCC_GetSysClockFreq+0x108>)
 80052d0:	689b      	ldr	r3, [r3, #8]
 80052d2:	f003 030c 	and.w	r3, r3, #12
 80052d6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80052d8:	4b3b      	ldr	r3, [pc, #236]	@ (80053c8 <HAL_RCC_GetSysClockFreq+0x108>)
 80052da:	68db      	ldr	r3, [r3, #12]
 80052dc:	f003 0303 	and.w	r3, r3, #3
 80052e0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80052e2:	693b      	ldr	r3, [r7, #16]
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d005      	beq.n	80052f4 <HAL_RCC_GetSysClockFreq+0x34>
 80052e8:	693b      	ldr	r3, [r7, #16]
 80052ea:	2b0c      	cmp	r3, #12
 80052ec:	d121      	bne.n	8005332 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	2b01      	cmp	r3, #1
 80052f2:	d11e      	bne.n	8005332 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80052f4:	4b34      	ldr	r3, [pc, #208]	@ (80053c8 <HAL_RCC_GetSysClockFreq+0x108>)
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	f003 0308 	and.w	r3, r3, #8
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d107      	bne.n	8005310 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005300:	4b31      	ldr	r3, [pc, #196]	@ (80053c8 <HAL_RCC_GetSysClockFreq+0x108>)
 8005302:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005306:	0a1b      	lsrs	r3, r3, #8
 8005308:	f003 030f 	and.w	r3, r3, #15
 800530c:	61fb      	str	r3, [r7, #28]
 800530e:	e005      	b.n	800531c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005310:	4b2d      	ldr	r3, [pc, #180]	@ (80053c8 <HAL_RCC_GetSysClockFreq+0x108>)
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	091b      	lsrs	r3, r3, #4
 8005316:	f003 030f 	and.w	r3, r3, #15
 800531a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800531c:	4a2b      	ldr	r2, [pc, #172]	@ (80053cc <HAL_RCC_GetSysClockFreq+0x10c>)
 800531e:	69fb      	ldr	r3, [r7, #28]
 8005320:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005324:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005326:	693b      	ldr	r3, [r7, #16]
 8005328:	2b00      	cmp	r3, #0
 800532a:	d10d      	bne.n	8005348 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800532c:	69fb      	ldr	r3, [r7, #28]
 800532e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005330:	e00a      	b.n	8005348 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8005332:	693b      	ldr	r3, [r7, #16]
 8005334:	2b04      	cmp	r3, #4
 8005336:	d102      	bne.n	800533e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005338:	4b25      	ldr	r3, [pc, #148]	@ (80053d0 <HAL_RCC_GetSysClockFreq+0x110>)
 800533a:	61bb      	str	r3, [r7, #24]
 800533c:	e004      	b.n	8005348 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800533e:	693b      	ldr	r3, [r7, #16]
 8005340:	2b08      	cmp	r3, #8
 8005342:	d101      	bne.n	8005348 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005344:	4b23      	ldr	r3, [pc, #140]	@ (80053d4 <HAL_RCC_GetSysClockFreq+0x114>)
 8005346:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8005348:	693b      	ldr	r3, [r7, #16]
 800534a:	2b0c      	cmp	r3, #12
 800534c:	d134      	bne.n	80053b8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800534e:	4b1e      	ldr	r3, [pc, #120]	@ (80053c8 <HAL_RCC_GetSysClockFreq+0x108>)
 8005350:	68db      	ldr	r3, [r3, #12]
 8005352:	f003 0303 	and.w	r3, r3, #3
 8005356:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005358:	68bb      	ldr	r3, [r7, #8]
 800535a:	2b02      	cmp	r3, #2
 800535c:	d003      	beq.n	8005366 <HAL_RCC_GetSysClockFreq+0xa6>
 800535e:	68bb      	ldr	r3, [r7, #8]
 8005360:	2b03      	cmp	r3, #3
 8005362:	d003      	beq.n	800536c <HAL_RCC_GetSysClockFreq+0xac>
 8005364:	e005      	b.n	8005372 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8005366:	4b1a      	ldr	r3, [pc, #104]	@ (80053d0 <HAL_RCC_GetSysClockFreq+0x110>)
 8005368:	617b      	str	r3, [r7, #20]
      break;
 800536a:	e005      	b.n	8005378 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800536c:	4b19      	ldr	r3, [pc, #100]	@ (80053d4 <HAL_RCC_GetSysClockFreq+0x114>)
 800536e:	617b      	str	r3, [r7, #20]
      break;
 8005370:	e002      	b.n	8005378 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8005372:	69fb      	ldr	r3, [r7, #28]
 8005374:	617b      	str	r3, [r7, #20]
      break;
 8005376:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005378:	4b13      	ldr	r3, [pc, #76]	@ (80053c8 <HAL_RCC_GetSysClockFreq+0x108>)
 800537a:	68db      	ldr	r3, [r3, #12]
 800537c:	091b      	lsrs	r3, r3, #4
 800537e:	f003 0307 	and.w	r3, r3, #7
 8005382:	3301      	adds	r3, #1
 8005384:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005386:	4b10      	ldr	r3, [pc, #64]	@ (80053c8 <HAL_RCC_GetSysClockFreq+0x108>)
 8005388:	68db      	ldr	r3, [r3, #12]
 800538a:	0a1b      	lsrs	r3, r3, #8
 800538c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005390:	697a      	ldr	r2, [r7, #20]
 8005392:	fb03 f202 	mul.w	r2, r3, r2
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	fbb2 f3f3 	udiv	r3, r2, r3
 800539c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800539e:	4b0a      	ldr	r3, [pc, #40]	@ (80053c8 <HAL_RCC_GetSysClockFreq+0x108>)
 80053a0:	68db      	ldr	r3, [r3, #12]
 80053a2:	0e5b      	lsrs	r3, r3, #25
 80053a4:	f003 0303 	and.w	r3, r3, #3
 80053a8:	3301      	adds	r3, #1
 80053aa:	005b      	lsls	r3, r3, #1
 80053ac:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80053ae:	697a      	ldr	r2, [r7, #20]
 80053b0:	683b      	ldr	r3, [r7, #0]
 80053b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80053b6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80053b8:	69bb      	ldr	r3, [r7, #24]
}
 80053ba:	4618      	mov	r0, r3
 80053bc:	3724      	adds	r7, #36	@ 0x24
 80053be:	46bd      	mov	sp, r7
 80053c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c4:	4770      	bx	lr
 80053c6:	bf00      	nop
 80053c8:	40021000 	.word	0x40021000
 80053cc:	0800fd88 	.word	0x0800fd88
 80053d0:	00f42400 	.word	0x00f42400
 80053d4:	007a1200 	.word	0x007a1200

080053d8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80053d8:	b480      	push	{r7}
 80053da:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80053dc:	4b03      	ldr	r3, [pc, #12]	@ (80053ec <HAL_RCC_GetHCLKFreq+0x14>)
 80053de:	681b      	ldr	r3, [r3, #0]
}
 80053e0:	4618      	mov	r0, r3
 80053e2:	46bd      	mov	sp, r7
 80053e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053e8:	4770      	bx	lr
 80053ea:	bf00      	nop
 80053ec:	20000114 	.word	0x20000114

080053f0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80053f0:	b580      	push	{r7, lr}
 80053f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80053f4:	f7ff fff0 	bl	80053d8 <HAL_RCC_GetHCLKFreq>
 80053f8:	4602      	mov	r2, r0
 80053fa:	4b06      	ldr	r3, [pc, #24]	@ (8005414 <HAL_RCC_GetPCLK1Freq+0x24>)
 80053fc:	689b      	ldr	r3, [r3, #8]
 80053fe:	0a1b      	lsrs	r3, r3, #8
 8005400:	f003 0307 	and.w	r3, r3, #7
 8005404:	4904      	ldr	r1, [pc, #16]	@ (8005418 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005406:	5ccb      	ldrb	r3, [r1, r3]
 8005408:	f003 031f 	and.w	r3, r3, #31
 800540c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005410:	4618      	mov	r0, r3
 8005412:	bd80      	pop	{r7, pc}
 8005414:	40021000 	.word	0x40021000
 8005418:	0800fd80 	.word	0x0800fd80

0800541c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800541c:	b580      	push	{r7, lr}
 800541e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005420:	f7ff ffda 	bl	80053d8 <HAL_RCC_GetHCLKFreq>
 8005424:	4602      	mov	r2, r0
 8005426:	4b06      	ldr	r3, [pc, #24]	@ (8005440 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005428:	689b      	ldr	r3, [r3, #8]
 800542a:	0adb      	lsrs	r3, r3, #11
 800542c:	f003 0307 	and.w	r3, r3, #7
 8005430:	4904      	ldr	r1, [pc, #16]	@ (8005444 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005432:	5ccb      	ldrb	r3, [r1, r3]
 8005434:	f003 031f 	and.w	r3, r3, #31
 8005438:	fa22 f303 	lsr.w	r3, r2, r3
}
 800543c:	4618      	mov	r0, r3
 800543e:	bd80      	pop	{r7, pc}
 8005440:	40021000 	.word	0x40021000
 8005444:	0800fd80 	.word	0x0800fd80

08005448 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005448:	b480      	push	{r7}
 800544a:	b083      	sub	sp, #12
 800544c:	af00      	add	r7, sp, #0
 800544e:	6078      	str	r0, [r7, #4]
 8005450:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	220f      	movs	r2, #15
 8005456:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8005458:	4b12      	ldr	r3, [pc, #72]	@ (80054a4 <HAL_RCC_GetClockConfig+0x5c>)
 800545a:	689b      	ldr	r3, [r3, #8]
 800545c:	f003 0203 	and.w	r2, r3, #3
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8005464:	4b0f      	ldr	r3, [pc, #60]	@ (80054a4 <HAL_RCC_GetClockConfig+0x5c>)
 8005466:	689b      	ldr	r3, [r3, #8]
 8005468:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8005470:	4b0c      	ldr	r3, [pc, #48]	@ (80054a4 <HAL_RCC_GetClockConfig+0x5c>)
 8005472:	689b      	ldr	r3, [r3, #8]
 8005474:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 800547c:	4b09      	ldr	r3, [pc, #36]	@ (80054a4 <HAL_RCC_GetClockConfig+0x5c>)
 800547e:	689b      	ldr	r3, [r3, #8]
 8005480:	08db      	lsrs	r3, r3, #3
 8005482:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800548a:	4b07      	ldr	r3, [pc, #28]	@ (80054a8 <HAL_RCC_GetClockConfig+0x60>)
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	f003 0207 	and.w	r2, r3, #7
 8005492:	683b      	ldr	r3, [r7, #0]
 8005494:	601a      	str	r2, [r3, #0]
}
 8005496:	bf00      	nop
 8005498:	370c      	adds	r7, #12
 800549a:	46bd      	mov	sp, r7
 800549c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a0:	4770      	bx	lr
 80054a2:	bf00      	nop
 80054a4:	40021000 	.word	0x40021000
 80054a8:	40022000 	.word	0x40022000

080054ac <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80054ac:	b580      	push	{r7, lr}
 80054ae:	b086      	sub	sp, #24
 80054b0:	af00      	add	r7, sp, #0
 80054b2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80054b4:	2300      	movs	r3, #0
 80054b6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80054b8:	4b2a      	ldr	r3, [pc, #168]	@ (8005564 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80054ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80054bc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d003      	beq.n	80054cc <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80054c4:	f7ff f9bc 	bl	8004840 <HAL_PWREx_GetVoltageRange>
 80054c8:	6178      	str	r0, [r7, #20]
 80054ca:	e014      	b.n	80054f6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80054cc:	4b25      	ldr	r3, [pc, #148]	@ (8005564 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80054ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80054d0:	4a24      	ldr	r2, [pc, #144]	@ (8005564 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80054d2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80054d6:	6593      	str	r3, [r2, #88]	@ 0x58
 80054d8:	4b22      	ldr	r3, [pc, #136]	@ (8005564 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80054da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80054dc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80054e0:	60fb      	str	r3, [r7, #12]
 80054e2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80054e4:	f7ff f9ac 	bl	8004840 <HAL_PWREx_GetVoltageRange>
 80054e8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80054ea:	4b1e      	ldr	r3, [pc, #120]	@ (8005564 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80054ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80054ee:	4a1d      	ldr	r2, [pc, #116]	@ (8005564 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80054f0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80054f4:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80054f6:	697b      	ldr	r3, [r7, #20]
 80054f8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80054fc:	d10b      	bne.n	8005516 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	2b80      	cmp	r3, #128	@ 0x80
 8005502:	d919      	bls.n	8005538 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	2ba0      	cmp	r3, #160	@ 0xa0
 8005508:	d902      	bls.n	8005510 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800550a:	2302      	movs	r3, #2
 800550c:	613b      	str	r3, [r7, #16]
 800550e:	e013      	b.n	8005538 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005510:	2301      	movs	r3, #1
 8005512:	613b      	str	r3, [r7, #16]
 8005514:	e010      	b.n	8005538 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	2b80      	cmp	r3, #128	@ 0x80
 800551a:	d902      	bls.n	8005522 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800551c:	2303      	movs	r3, #3
 800551e:	613b      	str	r3, [r7, #16]
 8005520:	e00a      	b.n	8005538 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	2b80      	cmp	r3, #128	@ 0x80
 8005526:	d102      	bne.n	800552e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005528:	2302      	movs	r3, #2
 800552a:	613b      	str	r3, [r7, #16]
 800552c:	e004      	b.n	8005538 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	2b70      	cmp	r3, #112	@ 0x70
 8005532:	d101      	bne.n	8005538 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005534:	2301      	movs	r3, #1
 8005536:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005538:	4b0b      	ldr	r3, [pc, #44]	@ (8005568 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	f023 0207 	bic.w	r2, r3, #7
 8005540:	4909      	ldr	r1, [pc, #36]	@ (8005568 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8005542:	693b      	ldr	r3, [r7, #16]
 8005544:	4313      	orrs	r3, r2
 8005546:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005548:	4b07      	ldr	r3, [pc, #28]	@ (8005568 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	f003 0307 	and.w	r3, r3, #7
 8005550:	693a      	ldr	r2, [r7, #16]
 8005552:	429a      	cmp	r2, r3
 8005554:	d001      	beq.n	800555a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8005556:	2301      	movs	r3, #1
 8005558:	e000      	b.n	800555c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800555a:	2300      	movs	r3, #0
}
 800555c:	4618      	mov	r0, r3
 800555e:	3718      	adds	r7, #24
 8005560:	46bd      	mov	sp, r7
 8005562:	bd80      	pop	{r7, pc}
 8005564:	40021000 	.word	0x40021000
 8005568:	40022000 	.word	0x40022000

0800556c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800556c:	b580      	push	{r7, lr}
 800556e:	b086      	sub	sp, #24
 8005570:	af00      	add	r7, sp, #0
 8005572:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005574:	2300      	movs	r3, #0
 8005576:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005578:	2300      	movs	r3, #0
 800557a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005584:	2b00      	cmp	r3, #0
 8005586:	d041      	beq.n	800560c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800558c:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005590:	d02a      	beq.n	80055e8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8005592:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005596:	d824      	bhi.n	80055e2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8005598:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800559c:	d008      	beq.n	80055b0 <HAL_RCCEx_PeriphCLKConfig+0x44>
 800559e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80055a2:	d81e      	bhi.n	80055e2 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d00a      	beq.n	80055be <HAL_RCCEx_PeriphCLKConfig+0x52>
 80055a8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80055ac:	d010      	beq.n	80055d0 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80055ae:	e018      	b.n	80055e2 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80055b0:	4b86      	ldr	r3, [pc, #536]	@ (80057cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80055b2:	68db      	ldr	r3, [r3, #12]
 80055b4:	4a85      	ldr	r2, [pc, #532]	@ (80057cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80055b6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80055ba:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80055bc:	e015      	b.n	80055ea <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	3304      	adds	r3, #4
 80055c2:	2100      	movs	r1, #0
 80055c4:	4618      	mov	r0, r3
 80055c6:	f000 fabb 	bl	8005b40 <RCCEx_PLLSAI1_Config>
 80055ca:	4603      	mov	r3, r0
 80055cc:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80055ce:	e00c      	b.n	80055ea <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	3320      	adds	r3, #32
 80055d4:	2100      	movs	r1, #0
 80055d6:	4618      	mov	r0, r3
 80055d8:	f000 fba6 	bl	8005d28 <RCCEx_PLLSAI2_Config>
 80055dc:	4603      	mov	r3, r0
 80055de:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80055e0:	e003      	b.n	80055ea <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80055e2:	2301      	movs	r3, #1
 80055e4:	74fb      	strb	r3, [r7, #19]
      break;
 80055e6:	e000      	b.n	80055ea <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 80055e8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80055ea:	7cfb      	ldrb	r3, [r7, #19]
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d10b      	bne.n	8005608 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80055f0:	4b76      	ldr	r3, [pc, #472]	@ (80057cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80055f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80055f6:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80055fe:	4973      	ldr	r1, [pc, #460]	@ (80057cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005600:	4313      	orrs	r3, r2
 8005602:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8005606:	e001      	b.n	800560c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005608:	7cfb      	ldrb	r3, [r7, #19]
 800560a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005614:	2b00      	cmp	r3, #0
 8005616:	d041      	beq.n	800569c <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800561c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005620:	d02a      	beq.n	8005678 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8005622:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005626:	d824      	bhi.n	8005672 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8005628:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800562c:	d008      	beq.n	8005640 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800562e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005632:	d81e      	bhi.n	8005672 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8005634:	2b00      	cmp	r3, #0
 8005636:	d00a      	beq.n	800564e <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8005638:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800563c:	d010      	beq.n	8005660 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800563e:	e018      	b.n	8005672 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005640:	4b62      	ldr	r3, [pc, #392]	@ (80057cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005642:	68db      	ldr	r3, [r3, #12]
 8005644:	4a61      	ldr	r2, [pc, #388]	@ (80057cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005646:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800564a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800564c:	e015      	b.n	800567a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	3304      	adds	r3, #4
 8005652:	2100      	movs	r1, #0
 8005654:	4618      	mov	r0, r3
 8005656:	f000 fa73 	bl	8005b40 <RCCEx_PLLSAI1_Config>
 800565a:	4603      	mov	r3, r0
 800565c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800565e:	e00c      	b.n	800567a <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	3320      	adds	r3, #32
 8005664:	2100      	movs	r1, #0
 8005666:	4618      	mov	r0, r3
 8005668:	f000 fb5e 	bl	8005d28 <RCCEx_PLLSAI2_Config>
 800566c:	4603      	mov	r3, r0
 800566e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005670:	e003      	b.n	800567a <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005672:	2301      	movs	r3, #1
 8005674:	74fb      	strb	r3, [r7, #19]
      break;
 8005676:	e000      	b.n	800567a <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8005678:	bf00      	nop
    }

    if(ret == HAL_OK)
 800567a:	7cfb      	ldrb	r3, [r7, #19]
 800567c:	2b00      	cmp	r3, #0
 800567e:	d10b      	bne.n	8005698 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005680:	4b52      	ldr	r3, [pc, #328]	@ (80057cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005682:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005686:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800568e:	494f      	ldr	r1, [pc, #316]	@ (80057cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005690:	4313      	orrs	r3, r2
 8005692:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8005696:	e001      	b.n	800569c <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005698:	7cfb      	ldrb	r3, [r7, #19]
 800569a:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80056a4:	2b00      	cmp	r3, #0
 80056a6:	f000 80a0 	beq.w	80057ea <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80056aa:	2300      	movs	r3, #0
 80056ac:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80056ae:	4b47      	ldr	r3, [pc, #284]	@ (80057cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80056b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80056b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d101      	bne.n	80056be <HAL_RCCEx_PeriphCLKConfig+0x152>
 80056ba:	2301      	movs	r3, #1
 80056bc:	e000      	b.n	80056c0 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80056be:	2300      	movs	r3, #0
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d00d      	beq.n	80056e0 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80056c4:	4b41      	ldr	r3, [pc, #260]	@ (80057cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80056c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80056c8:	4a40      	ldr	r2, [pc, #256]	@ (80057cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80056ca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80056ce:	6593      	str	r3, [r2, #88]	@ 0x58
 80056d0:	4b3e      	ldr	r3, [pc, #248]	@ (80057cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80056d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80056d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80056d8:	60bb      	str	r3, [r7, #8]
 80056da:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80056dc:	2301      	movs	r3, #1
 80056de:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80056e0:	4b3b      	ldr	r3, [pc, #236]	@ (80057d0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	4a3a      	ldr	r2, [pc, #232]	@ (80057d0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80056e6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80056ea:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80056ec:	f7fe f98e 	bl	8003a0c <HAL_GetTick>
 80056f0:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80056f2:	e009      	b.n	8005708 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80056f4:	f7fe f98a 	bl	8003a0c <HAL_GetTick>
 80056f8:	4602      	mov	r2, r0
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	1ad3      	subs	r3, r2, r3
 80056fe:	2b02      	cmp	r3, #2
 8005700:	d902      	bls.n	8005708 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8005702:	2303      	movs	r3, #3
 8005704:	74fb      	strb	r3, [r7, #19]
        break;
 8005706:	e005      	b.n	8005714 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005708:	4b31      	ldr	r3, [pc, #196]	@ (80057d0 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005710:	2b00      	cmp	r3, #0
 8005712:	d0ef      	beq.n	80056f4 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8005714:	7cfb      	ldrb	r3, [r7, #19]
 8005716:	2b00      	cmp	r3, #0
 8005718:	d15c      	bne.n	80057d4 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800571a:	4b2c      	ldr	r3, [pc, #176]	@ (80057cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800571c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005720:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005724:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005726:	697b      	ldr	r3, [r7, #20]
 8005728:	2b00      	cmp	r3, #0
 800572a:	d01f      	beq.n	800576c <HAL_RCCEx_PeriphCLKConfig+0x200>
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005732:	697a      	ldr	r2, [r7, #20]
 8005734:	429a      	cmp	r2, r3
 8005736:	d019      	beq.n	800576c <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005738:	4b24      	ldr	r3, [pc, #144]	@ (80057cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800573a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800573e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005742:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005744:	4b21      	ldr	r3, [pc, #132]	@ (80057cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005746:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800574a:	4a20      	ldr	r2, [pc, #128]	@ (80057cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800574c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005750:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005754:	4b1d      	ldr	r3, [pc, #116]	@ (80057cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005756:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800575a:	4a1c      	ldr	r2, [pc, #112]	@ (80057cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800575c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005760:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005764:	4a19      	ldr	r2, [pc, #100]	@ (80057cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005766:	697b      	ldr	r3, [r7, #20]
 8005768:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800576c:	697b      	ldr	r3, [r7, #20]
 800576e:	f003 0301 	and.w	r3, r3, #1
 8005772:	2b00      	cmp	r3, #0
 8005774:	d016      	beq.n	80057a4 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005776:	f7fe f949 	bl	8003a0c <HAL_GetTick>
 800577a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800577c:	e00b      	b.n	8005796 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800577e:	f7fe f945 	bl	8003a0c <HAL_GetTick>
 8005782:	4602      	mov	r2, r0
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	1ad3      	subs	r3, r2, r3
 8005788:	f241 3288 	movw	r2, #5000	@ 0x1388
 800578c:	4293      	cmp	r3, r2
 800578e:	d902      	bls.n	8005796 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8005790:	2303      	movs	r3, #3
 8005792:	74fb      	strb	r3, [r7, #19]
            break;
 8005794:	e006      	b.n	80057a4 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005796:	4b0d      	ldr	r3, [pc, #52]	@ (80057cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8005798:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800579c:	f003 0302 	and.w	r3, r3, #2
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d0ec      	beq.n	800577e <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80057a4:	7cfb      	ldrb	r3, [r7, #19]
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d10c      	bne.n	80057c4 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80057aa:	4b08      	ldr	r3, [pc, #32]	@ (80057cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80057ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80057b0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80057ba:	4904      	ldr	r1, [pc, #16]	@ (80057cc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80057bc:	4313      	orrs	r3, r2
 80057be:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80057c2:	e009      	b.n	80057d8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80057c4:	7cfb      	ldrb	r3, [r7, #19]
 80057c6:	74bb      	strb	r3, [r7, #18]
 80057c8:	e006      	b.n	80057d8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80057ca:	bf00      	nop
 80057cc:	40021000 	.word	0x40021000
 80057d0:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80057d4:	7cfb      	ldrb	r3, [r7, #19]
 80057d6:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80057d8:	7c7b      	ldrb	r3, [r7, #17]
 80057da:	2b01      	cmp	r3, #1
 80057dc:	d105      	bne.n	80057ea <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80057de:	4b9e      	ldr	r3, [pc, #632]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80057e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80057e2:	4a9d      	ldr	r2, [pc, #628]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80057e4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80057e8:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	f003 0301 	and.w	r3, r3, #1
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d00a      	beq.n	800580c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80057f6:	4b98      	ldr	r3, [pc, #608]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80057f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80057fc:	f023 0203 	bic.w	r2, r3, #3
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005804:	4994      	ldr	r1, [pc, #592]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005806:	4313      	orrs	r3, r2
 8005808:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	f003 0302 	and.w	r3, r3, #2
 8005814:	2b00      	cmp	r3, #0
 8005816:	d00a      	beq.n	800582e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005818:	4b8f      	ldr	r3, [pc, #572]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800581a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800581e:	f023 020c 	bic.w	r2, r3, #12
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005826:	498c      	ldr	r1, [pc, #560]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005828:	4313      	orrs	r3, r2
 800582a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	f003 0304 	and.w	r3, r3, #4
 8005836:	2b00      	cmp	r3, #0
 8005838:	d00a      	beq.n	8005850 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800583a:	4b87      	ldr	r3, [pc, #540]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800583c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005840:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005848:	4983      	ldr	r1, [pc, #524]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800584a:	4313      	orrs	r3, r2
 800584c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	f003 0308 	and.w	r3, r3, #8
 8005858:	2b00      	cmp	r3, #0
 800585a:	d00a      	beq.n	8005872 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800585c:	4b7e      	ldr	r3, [pc, #504]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800585e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005862:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800586a:	497b      	ldr	r1, [pc, #492]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800586c:	4313      	orrs	r3, r2
 800586e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	f003 0310 	and.w	r3, r3, #16
 800587a:	2b00      	cmp	r3, #0
 800587c:	d00a      	beq.n	8005894 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800587e:	4b76      	ldr	r3, [pc, #472]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005880:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005884:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800588c:	4972      	ldr	r1, [pc, #456]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800588e:	4313      	orrs	r3, r2
 8005890:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	f003 0320 	and.w	r3, r3, #32
 800589c:	2b00      	cmp	r3, #0
 800589e:	d00a      	beq.n	80058b6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80058a0:	4b6d      	ldr	r3, [pc, #436]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80058a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058a6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80058ae:	496a      	ldr	r1, [pc, #424]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80058b0:	4313      	orrs	r3, r2
 80058b2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d00a      	beq.n	80058d8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80058c2:	4b65      	ldr	r3, [pc, #404]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80058c4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058c8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80058d0:	4961      	ldr	r1, [pc, #388]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80058d2:	4313      	orrs	r3, r2
 80058d4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d00a      	beq.n	80058fa <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80058e4:	4b5c      	ldr	r3, [pc, #368]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80058e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80058ea:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80058f2:	4959      	ldr	r1, [pc, #356]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80058f4:	4313      	orrs	r3, r2
 80058f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005902:	2b00      	cmp	r3, #0
 8005904:	d00a      	beq.n	800591c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005906:	4b54      	ldr	r3, [pc, #336]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005908:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800590c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005914:	4950      	ldr	r1, [pc, #320]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005916:	4313      	orrs	r3, r2
 8005918:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005924:	2b00      	cmp	r3, #0
 8005926:	d00a      	beq.n	800593e <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005928:	4b4b      	ldr	r3, [pc, #300]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800592a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800592e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005936:	4948      	ldr	r1, [pc, #288]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005938:	4313      	orrs	r3, r2
 800593a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005946:	2b00      	cmp	r3, #0
 8005948:	d00a      	beq.n	8005960 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800594a:	4b43      	ldr	r3, [pc, #268]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800594c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005950:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005958:	493f      	ldr	r1, [pc, #252]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800595a:	4313      	orrs	r3, r2
 800595c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005968:	2b00      	cmp	r3, #0
 800596a:	d028      	beq.n	80059be <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800596c:	4b3a      	ldr	r3, [pc, #232]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800596e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005972:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800597a:	4937      	ldr	r1, [pc, #220]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800597c:	4313      	orrs	r3, r2
 800597e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005986:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800598a:	d106      	bne.n	800599a <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800598c:	4b32      	ldr	r3, [pc, #200]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800598e:	68db      	ldr	r3, [r3, #12]
 8005990:	4a31      	ldr	r2, [pc, #196]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005992:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005996:	60d3      	str	r3, [r2, #12]
 8005998:	e011      	b.n	80059be <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800599e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80059a2:	d10c      	bne.n	80059be <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	3304      	adds	r3, #4
 80059a8:	2101      	movs	r1, #1
 80059aa:	4618      	mov	r0, r3
 80059ac:	f000 f8c8 	bl	8005b40 <RCCEx_PLLSAI1_Config>
 80059b0:	4603      	mov	r3, r0
 80059b2:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80059b4:	7cfb      	ldrb	r3, [r7, #19]
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d001      	beq.n	80059be <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80059ba:	7cfb      	ldrb	r3, [r7, #19]
 80059bc:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d028      	beq.n	8005a1c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80059ca:	4b23      	ldr	r3, [pc, #140]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80059cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80059d0:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059d8:	491f      	ldr	r1, [pc, #124]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80059da:	4313      	orrs	r3, r2
 80059dc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059e4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80059e8:	d106      	bne.n	80059f8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80059ea:	4b1b      	ldr	r3, [pc, #108]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80059ec:	68db      	ldr	r3, [r3, #12]
 80059ee:	4a1a      	ldr	r2, [pc, #104]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80059f0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80059f4:	60d3      	str	r3, [r2, #12]
 80059f6:	e011      	b.n	8005a1c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80059fc:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005a00:	d10c      	bne.n	8005a1c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	3304      	adds	r3, #4
 8005a06:	2101      	movs	r1, #1
 8005a08:	4618      	mov	r0, r3
 8005a0a:	f000 f899 	bl	8005b40 <RCCEx_PLLSAI1_Config>
 8005a0e:	4603      	mov	r3, r0
 8005a10:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005a12:	7cfb      	ldrb	r3, [r7, #19]
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d001      	beq.n	8005a1c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8005a18:	7cfb      	ldrb	r3, [r7, #19]
 8005a1a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	d02b      	beq.n	8005a80 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005a28:	4b0b      	ldr	r3, [pc, #44]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a2e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005a36:	4908      	ldr	r1, [pc, #32]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a38:	4313      	orrs	r3, r2
 8005a3a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005a42:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005a46:	d109      	bne.n	8005a5c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005a48:	4b03      	ldr	r3, [pc, #12]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a4a:	68db      	ldr	r3, [r3, #12]
 8005a4c:	4a02      	ldr	r2, [pc, #8]	@ (8005a58 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005a4e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005a52:	60d3      	str	r3, [r2, #12]
 8005a54:	e014      	b.n	8005a80 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8005a56:	bf00      	nop
 8005a58:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005a60:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005a64:	d10c      	bne.n	8005a80 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	3304      	adds	r3, #4
 8005a6a:	2101      	movs	r1, #1
 8005a6c:	4618      	mov	r0, r3
 8005a6e:	f000 f867 	bl	8005b40 <RCCEx_PLLSAI1_Config>
 8005a72:	4603      	mov	r3, r0
 8005a74:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005a76:	7cfb      	ldrb	r3, [r7, #19]
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d001      	beq.n	8005a80 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8005a7c:	7cfb      	ldrb	r3, [r7, #19]
 8005a7e:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d02f      	beq.n	8005aec <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005a8c:	4b2b      	ldr	r3, [pc, #172]	@ (8005b3c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005a8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005a92:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005a9a:	4928      	ldr	r1, [pc, #160]	@ (8005b3c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005a9c:	4313      	orrs	r3, r2
 8005a9e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005aa6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005aaa:	d10d      	bne.n	8005ac8 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	3304      	adds	r3, #4
 8005ab0:	2102      	movs	r1, #2
 8005ab2:	4618      	mov	r0, r3
 8005ab4:	f000 f844 	bl	8005b40 <RCCEx_PLLSAI1_Config>
 8005ab8:	4603      	mov	r3, r0
 8005aba:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005abc:	7cfb      	ldrb	r3, [r7, #19]
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d014      	beq.n	8005aec <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8005ac2:	7cfb      	ldrb	r3, [r7, #19]
 8005ac4:	74bb      	strb	r3, [r7, #18]
 8005ac6:	e011      	b.n	8005aec <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005acc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005ad0:	d10c      	bne.n	8005aec <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	3320      	adds	r3, #32
 8005ad6:	2102      	movs	r1, #2
 8005ad8:	4618      	mov	r0, r3
 8005ada:	f000 f925 	bl	8005d28 <RCCEx_PLLSAI2_Config>
 8005ade:	4603      	mov	r3, r0
 8005ae0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005ae2:	7cfb      	ldrb	r3, [r7, #19]
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d001      	beq.n	8005aec <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8005ae8:	7cfb      	ldrb	r3, [r7, #19]
 8005aea:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d00a      	beq.n	8005b0e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005af8:	4b10      	ldr	r3, [pc, #64]	@ (8005b3c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005afa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005afe:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005b06:	490d      	ldr	r1, [pc, #52]	@ (8005b3c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005b08:	4313      	orrs	r3, r2
 8005b0a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d00b      	beq.n	8005b32 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005b1a:	4b08      	ldr	r3, [pc, #32]	@ (8005b3c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005b1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005b20:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b2a:	4904      	ldr	r1, [pc, #16]	@ (8005b3c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005b2c:	4313      	orrs	r3, r2
 8005b2e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005b32:	7cbb      	ldrb	r3, [r7, #18]
}
 8005b34:	4618      	mov	r0, r3
 8005b36:	3718      	adds	r7, #24
 8005b38:	46bd      	mov	sp, r7
 8005b3a:	bd80      	pop	{r7, pc}
 8005b3c:	40021000 	.word	0x40021000

08005b40 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005b40:	b580      	push	{r7, lr}
 8005b42:	b084      	sub	sp, #16
 8005b44:	af00      	add	r7, sp, #0
 8005b46:	6078      	str	r0, [r7, #4]
 8005b48:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005b4a:	2300      	movs	r3, #0
 8005b4c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005b4e:	4b75      	ldr	r3, [pc, #468]	@ (8005d24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005b50:	68db      	ldr	r3, [r3, #12]
 8005b52:	f003 0303 	and.w	r3, r3, #3
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d018      	beq.n	8005b8c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8005b5a:	4b72      	ldr	r3, [pc, #456]	@ (8005d24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005b5c:	68db      	ldr	r3, [r3, #12]
 8005b5e:	f003 0203 	and.w	r2, r3, #3
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	429a      	cmp	r2, r3
 8005b68:	d10d      	bne.n	8005b86 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
       ||
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d009      	beq.n	8005b86 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8005b72:	4b6c      	ldr	r3, [pc, #432]	@ (8005d24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005b74:	68db      	ldr	r3, [r3, #12]
 8005b76:	091b      	lsrs	r3, r3, #4
 8005b78:	f003 0307 	and.w	r3, r3, #7
 8005b7c:	1c5a      	adds	r2, r3, #1
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	685b      	ldr	r3, [r3, #4]
       ||
 8005b82:	429a      	cmp	r2, r3
 8005b84:	d047      	beq.n	8005c16 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005b86:	2301      	movs	r3, #1
 8005b88:	73fb      	strb	r3, [r7, #15]
 8005b8a:	e044      	b.n	8005c16 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	2b03      	cmp	r3, #3
 8005b92:	d018      	beq.n	8005bc6 <RCCEx_PLLSAI1_Config+0x86>
 8005b94:	2b03      	cmp	r3, #3
 8005b96:	d825      	bhi.n	8005be4 <RCCEx_PLLSAI1_Config+0xa4>
 8005b98:	2b01      	cmp	r3, #1
 8005b9a:	d002      	beq.n	8005ba2 <RCCEx_PLLSAI1_Config+0x62>
 8005b9c:	2b02      	cmp	r3, #2
 8005b9e:	d009      	beq.n	8005bb4 <RCCEx_PLLSAI1_Config+0x74>
 8005ba0:	e020      	b.n	8005be4 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005ba2:	4b60      	ldr	r3, [pc, #384]	@ (8005d24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	f003 0302 	and.w	r3, r3, #2
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d11d      	bne.n	8005bea <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8005bae:	2301      	movs	r3, #1
 8005bb0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005bb2:	e01a      	b.n	8005bea <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005bb4:	4b5b      	ldr	r3, [pc, #364]	@ (8005d24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d116      	bne.n	8005bee <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8005bc0:	2301      	movs	r3, #1
 8005bc2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005bc4:	e013      	b.n	8005bee <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005bc6:	4b57      	ldr	r3, [pc, #348]	@ (8005d24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d10f      	bne.n	8005bf2 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005bd2:	4b54      	ldr	r3, [pc, #336]	@ (8005d24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d109      	bne.n	8005bf2 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8005bde:	2301      	movs	r3, #1
 8005be0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005be2:	e006      	b.n	8005bf2 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005be4:	2301      	movs	r3, #1
 8005be6:	73fb      	strb	r3, [r7, #15]
      break;
 8005be8:	e004      	b.n	8005bf4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005bea:	bf00      	nop
 8005bec:	e002      	b.n	8005bf4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005bee:	bf00      	nop
 8005bf0:	e000      	b.n	8005bf4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005bf2:	bf00      	nop
    }

    if(status == HAL_OK)
 8005bf4:	7bfb      	ldrb	r3, [r7, #15]
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d10d      	bne.n	8005c16 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005bfa:	4b4a      	ldr	r3, [pc, #296]	@ (8005d24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005bfc:	68db      	ldr	r3, [r3, #12]
 8005bfe:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	6819      	ldr	r1, [r3, #0]
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	685b      	ldr	r3, [r3, #4]
 8005c0a:	3b01      	subs	r3, #1
 8005c0c:	011b      	lsls	r3, r3, #4
 8005c0e:	430b      	orrs	r3, r1
 8005c10:	4944      	ldr	r1, [pc, #272]	@ (8005d24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005c12:	4313      	orrs	r3, r2
 8005c14:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005c16:	7bfb      	ldrb	r3, [r7, #15]
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d17d      	bne.n	8005d18 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005c1c:	4b41      	ldr	r3, [pc, #260]	@ (8005d24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	4a40      	ldr	r2, [pc, #256]	@ (8005d24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005c22:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8005c26:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005c28:	f7fd fef0 	bl	8003a0c <HAL_GetTick>
 8005c2c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005c2e:	e009      	b.n	8005c44 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005c30:	f7fd feec 	bl	8003a0c <HAL_GetTick>
 8005c34:	4602      	mov	r2, r0
 8005c36:	68bb      	ldr	r3, [r7, #8]
 8005c38:	1ad3      	subs	r3, r2, r3
 8005c3a:	2b02      	cmp	r3, #2
 8005c3c:	d902      	bls.n	8005c44 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005c3e:	2303      	movs	r3, #3
 8005c40:	73fb      	strb	r3, [r7, #15]
        break;
 8005c42:	e005      	b.n	8005c50 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005c44:	4b37      	ldr	r3, [pc, #220]	@ (8005d24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005c4c:	2b00      	cmp	r3, #0
 8005c4e:	d1ef      	bne.n	8005c30 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005c50:	7bfb      	ldrb	r3, [r7, #15]
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d160      	bne.n	8005d18 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005c56:	683b      	ldr	r3, [r7, #0]
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d111      	bne.n	8005c80 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005c5c:	4b31      	ldr	r3, [pc, #196]	@ (8005d24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005c5e:	691b      	ldr	r3, [r3, #16]
 8005c60:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8005c64:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005c68:	687a      	ldr	r2, [r7, #4]
 8005c6a:	6892      	ldr	r2, [r2, #8]
 8005c6c:	0211      	lsls	r1, r2, #8
 8005c6e:	687a      	ldr	r2, [r7, #4]
 8005c70:	68d2      	ldr	r2, [r2, #12]
 8005c72:	0912      	lsrs	r2, r2, #4
 8005c74:	0452      	lsls	r2, r2, #17
 8005c76:	430a      	orrs	r2, r1
 8005c78:	492a      	ldr	r1, [pc, #168]	@ (8005d24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005c7a:	4313      	orrs	r3, r2
 8005c7c:	610b      	str	r3, [r1, #16]
 8005c7e:	e027      	b.n	8005cd0 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005c80:	683b      	ldr	r3, [r7, #0]
 8005c82:	2b01      	cmp	r3, #1
 8005c84:	d112      	bne.n	8005cac <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005c86:	4b27      	ldr	r3, [pc, #156]	@ (8005d24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005c88:	691b      	ldr	r3, [r3, #16]
 8005c8a:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8005c8e:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005c92:	687a      	ldr	r2, [r7, #4]
 8005c94:	6892      	ldr	r2, [r2, #8]
 8005c96:	0211      	lsls	r1, r2, #8
 8005c98:	687a      	ldr	r2, [r7, #4]
 8005c9a:	6912      	ldr	r2, [r2, #16]
 8005c9c:	0852      	lsrs	r2, r2, #1
 8005c9e:	3a01      	subs	r2, #1
 8005ca0:	0552      	lsls	r2, r2, #21
 8005ca2:	430a      	orrs	r2, r1
 8005ca4:	491f      	ldr	r1, [pc, #124]	@ (8005d24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005ca6:	4313      	orrs	r3, r2
 8005ca8:	610b      	str	r3, [r1, #16]
 8005caa:	e011      	b.n	8005cd0 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005cac:	4b1d      	ldr	r3, [pc, #116]	@ (8005d24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005cae:	691b      	ldr	r3, [r3, #16]
 8005cb0:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005cb4:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005cb8:	687a      	ldr	r2, [r7, #4]
 8005cba:	6892      	ldr	r2, [r2, #8]
 8005cbc:	0211      	lsls	r1, r2, #8
 8005cbe:	687a      	ldr	r2, [r7, #4]
 8005cc0:	6952      	ldr	r2, [r2, #20]
 8005cc2:	0852      	lsrs	r2, r2, #1
 8005cc4:	3a01      	subs	r2, #1
 8005cc6:	0652      	lsls	r2, r2, #25
 8005cc8:	430a      	orrs	r2, r1
 8005cca:	4916      	ldr	r1, [pc, #88]	@ (8005d24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005ccc:	4313      	orrs	r3, r2
 8005cce:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005cd0:	4b14      	ldr	r3, [pc, #80]	@ (8005d24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	4a13      	ldr	r2, [pc, #76]	@ (8005d24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005cd6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005cda:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005cdc:	f7fd fe96 	bl	8003a0c <HAL_GetTick>
 8005ce0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005ce2:	e009      	b.n	8005cf8 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005ce4:	f7fd fe92 	bl	8003a0c <HAL_GetTick>
 8005ce8:	4602      	mov	r2, r0
 8005cea:	68bb      	ldr	r3, [r7, #8]
 8005cec:	1ad3      	subs	r3, r2, r3
 8005cee:	2b02      	cmp	r3, #2
 8005cf0:	d902      	bls.n	8005cf8 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8005cf2:	2303      	movs	r3, #3
 8005cf4:	73fb      	strb	r3, [r7, #15]
          break;
 8005cf6:	e005      	b.n	8005d04 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005cf8:	4b0a      	ldr	r3, [pc, #40]	@ (8005d24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d0ef      	beq.n	8005ce4 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8005d04:	7bfb      	ldrb	r3, [r7, #15]
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d106      	bne.n	8005d18 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005d0a:	4b06      	ldr	r3, [pc, #24]	@ (8005d24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d0c:	691a      	ldr	r2, [r3, #16]
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	699b      	ldr	r3, [r3, #24]
 8005d12:	4904      	ldr	r1, [pc, #16]	@ (8005d24 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005d14:	4313      	orrs	r3, r2
 8005d16:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005d18:	7bfb      	ldrb	r3, [r7, #15]
}
 8005d1a:	4618      	mov	r0, r3
 8005d1c:	3710      	adds	r7, #16
 8005d1e:	46bd      	mov	sp, r7
 8005d20:	bd80      	pop	{r7, pc}
 8005d22:	bf00      	nop
 8005d24:	40021000 	.word	0x40021000

08005d28 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005d28:	b580      	push	{r7, lr}
 8005d2a:	b084      	sub	sp, #16
 8005d2c:	af00      	add	r7, sp, #0
 8005d2e:	6078      	str	r0, [r7, #4]
 8005d30:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005d32:	2300      	movs	r3, #0
 8005d34:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005d36:	4b6a      	ldr	r3, [pc, #424]	@ (8005ee0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005d38:	68db      	ldr	r3, [r3, #12]
 8005d3a:	f003 0303 	and.w	r3, r3, #3
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d018      	beq.n	8005d74 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8005d42:	4b67      	ldr	r3, [pc, #412]	@ (8005ee0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005d44:	68db      	ldr	r3, [r3, #12]
 8005d46:	f003 0203 	and.w	r2, r3, #3
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	429a      	cmp	r2, r3
 8005d50:	d10d      	bne.n	8005d6e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
       ||
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d009      	beq.n	8005d6e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8005d5a:	4b61      	ldr	r3, [pc, #388]	@ (8005ee0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005d5c:	68db      	ldr	r3, [r3, #12]
 8005d5e:	091b      	lsrs	r3, r3, #4
 8005d60:	f003 0307 	and.w	r3, r3, #7
 8005d64:	1c5a      	adds	r2, r3, #1
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	685b      	ldr	r3, [r3, #4]
       ||
 8005d6a:	429a      	cmp	r2, r3
 8005d6c:	d047      	beq.n	8005dfe <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8005d6e:	2301      	movs	r3, #1
 8005d70:	73fb      	strb	r3, [r7, #15]
 8005d72:	e044      	b.n	8005dfe <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	681b      	ldr	r3, [r3, #0]
 8005d78:	2b03      	cmp	r3, #3
 8005d7a:	d018      	beq.n	8005dae <RCCEx_PLLSAI2_Config+0x86>
 8005d7c:	2b03      	cmp	r3, #3
 8005d7e:	d825      	bhi.n	8005dcc <RCCEx_PLLSAI2_Config+0xa4>
 8005d80:	2b01      	cmp	r3, #1
 8005d82:	d002      	beq.n	8005d8a <RCCEx_PLLSAI2_Config+0x62>
 8005d84:	2b02      	cmp	r3, #2
 8005d86:	d009      	beq.n	8005d9c <RCCEx_PLLSAI2_Config+0x74>
 8005d88:	e020      	b.n	8005dcc <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005d8a:	4b55      	ldr	r3, [pc, #340]	@ (8005ee0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	f003 0302 	and.w	r3, r3, #2
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d11d      	bne.n	8005dd2 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8005d96:	2301      	movs	r3, #1
 8005d98:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005d9a:	e01a      	b.n	8005dd2 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005d9c:	4b50      	ldr	r3, [pc, #320]	@ (8005ee0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d116      	bne.n	8005dd6 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8005da8:	2301      	movs	r3, #1
 8005daa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005dac:	e013      	b.n	8005dd6 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005dae:	4b4c      	ldr	r3, [pc, #304]	@ (8005ee0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d10f      	bne.n	8005dda <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005dba:	4b49      	ldr	r3, [pc, #292]	@ (8005ee0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d109      	bne.n	8005dda <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8005dc6:	2301      	movs	r3, #1
 8005dc8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005dca:	e006      	b.n	8005dda <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005dcc:	2301      	movs	r3, #1
 8005dce:	73fb      	strb	r3, [r7, #15]
      break;
 8005dd0:	e004      	b.n	8005ddc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005dd2:	bf00      	nop
 8005dd4:	e002      	b.n	8005ddc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005dd6:	bf00      	nop
 8005dd8:	e000      	b.n	8005ddc <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005dda:	bf00      	nop
    }

    if(status == HAL_OK)
 8005ddc:	7bfb      	ldrb	r3, [r7, #15]
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d10d      	bne.n	8005dfe <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005de2:	4b3f      	ldr	r3, [pc, #252]	@ (8005ee0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005de4:	68db      	ldr	r3, [r3, #12]
 8005de6:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	6819      	ldr	r1, [r3, #0]
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	685b      	ldr	r3, [r3, #4]
 8005df2:	3b01      	subs	r3, #1
 8005df4:	011b      	lsls	r3, r3, #4
 8005df6:	430b      	orrs	r3, r1
 8005df8:	4939      	ldr	r1, [pc, #228]	@ (8005ee0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005dfa:	4313      	orrs	r3, r2
 8005dfc:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005dfe:	7bfb      	ldrb	r3, [r7, #15]
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d167      	bne.n	8005ed4 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005e04:	4b36      	ldr	r3, [pc, #216]	@ (8005ee0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	4a35      	ldr	r2, [pc, #212]	@ (8005ee0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005e0a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005e0e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005e10:	f7fd fdfc 	bl	8003a0c <HAL_GetTick>
 8005e14:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005e16:	e009      	b.n	8005e2c <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005e18:	f7fd fdf8 	bl	8003a0c <HAL_GetTick>
 8005e1c:	4602      	mov	r2, r0
 8005e1e:	68bb      	ldr	r3, [r7, #8]
 8005e20:	1ad3      	subs	r3, r2, r3
 8005e22:	2b02      	cmp	r3, #2
 8005e24:	d902      	bls.n	8005e2c <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005e26:	2303      	movs	r3, #3
 8005e28:	73fb      	strb	r3, [r7, #15]
        break;
 8005e2a:	e005      	b.n	8005e38 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005e2c:	4b2c      	ldr	r3, [pc, #176]	@ (8005ee0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005e34:	2b00      	cmp	r3, #0
 8005e36:	d1ef      	bne.n	8005e18 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005e38:	7bfb      	ldrb	r3, [r7, #15]
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d14a      	bne.n	8005ed4 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005e3e:	683b      	ldr	r3, [r7, #0]
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d111      	bne.n	8005e68 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005e44:	4b26      	ldr	r3, [pc, #152]	@ (8005ee0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005e46:	695b      	ldr	r3, [r3, #20]
 8005e48:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8005e4c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005e50:	687a      	ldr	r2, [r7, #4]
 8005e52:	6892      	ldr	r2, [r2, #8]
 8005e54:	0211      	lsls	r1, r2, #8
 8005e56:	687a      	ldr	r2, [r7, #4]
 8005e58:	68d2      	ldr	r2, [r2, #12]
 8005e5a:	0912      	lsrs	r2, r2, #4
 8005e5c:	0452      	lsls	r2, r2, #17
 8005e5e:	430a      	orrs	r2, r1
 8005e60:	491f      	ldr	r1, [pc, #124]	@ (8005ee0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005e62:	4313      	orrs	r3, r2
 8005e64:	614b      	str	r3, [r1, #20]
 8005e66:	e011      	b.n	8005e8c <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005e68:	4b1d      	ldr	r3, [pc, #116]	@ (8005ee0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005e6a:	695b      	ldr	r3, [r3, #20]
 8005e6c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005e70:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005e74:	687a      	ldr	r2, [r7, #4]
 8005e76:	6892      	ldr	r2, [r2, #8]
 8005e78:	0211      	lsls	r1, r2, #8
 8005e7a:	687a      	ldr	r2, [r7, #4]
 8005e7c:	6912      	ldr	r2, [r2, #16]
 8005e7e:	0852      	lsrs	r2, r2, #1
 8005e80:	3a01      	subs	r2, #1
 8005e82:	0652      	lsls	r2, r2, #25
 8005e84:	430a      	orrs	r2, r1
 8005e86:	4916      	ldr	r1, [pc, #88]	@ (8005ee0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005e88:	4313      	orrs	r3, r2
 8005e8a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8005e8c:	4b14      	ldr	r3, [pc, #80]	@ (8005ee0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	4a13      	ldr	r2, [pc, #76]	@ (8005ee0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005e92:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005e96:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e98:	f7fd fdb8 	bl	8003a0c <HAL_GetTick>
 8005e9c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005e9e:	e009      	b.n	8005eb4 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005ea0:	f7fd fdb4 	bl	8003a0c <HAL_GetTick>
 8005ea4:	4602      	mov	r2, r0
 8005ea6:	68bb      	ldr	r3, [r7, #8]
 8005ea8:	1ad3      	subs	r3, r2, r3
 8005eaa:	2b02      	cmp	r3, #2
 8005eac:	d902      	bls.n	8005eb4 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8005eae:	2303      	movs	r3, #3
 8005eb0:	73fb      	strb	r3, [r7, #15]
          break;
 8005eb2:	e005      	b.n	8005ec0 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005eb4:	4b0a      	ldr	r3, [pc, #40]	@ (8005ee0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d0ef      	beq.n	8005ea0 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8005ec0:	7bfb      	ldrb	r3, [r7, #15]
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d106      	bne.n	8005ed4 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8005ec6:	4b06      	ldr	r3, [pc, #24]	@ (8005ee0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005ec8:	695a      	ldr	r2, [r3, #20]
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	695b      	ldr	r3, [r3, #20]
 8005ece:	4904      	ldr	r1, [pc, #16]	@ (8005ee0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005ed0:	4313      	orrs	r3, r2
 8005ed2:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005ed4:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ed6:	4618      	mov	r0, r3
 8005ed8:	3710      	adds	r7, #16
 8005eda:	46bd      	mov	sp, r7
 8005edc:	bd80      	pop	{r7, pc}
 8005ede:	bf00      	nop
 8005ee0:	40021000 	.word	0x40021000

08005ee4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005ee4:	b580      	push	{r7, lr}
 8005ee6:	b084      	sub	sp, #16
 8005ee8:	af00      	add	r7, sp, #0
 8005eea:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d101      	bne.n	8005ef6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005ef2:	2301      	movs	r3, #1
 8005ef4:	e095      	b.n	8006022 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d108      	bne.n	8005f10 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	685b      	ldr	r3, [r3, #4]
 8005f02:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005f06:	d009      	beq.n	8005f1c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	2200      	movs	r2, #0
 8005f0c:	61da      	str	r2, [r3, #28]
 8005f0e:	e005      	b.n	8005f1c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	2200      	movs	r2, #0
 8005f14:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	2200      	movs	r2, #0
 8005f1a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	2200      	movs	r2, #0
 8005f20:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8005f28:	b2db      	uxtb	r3, r3
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d106      	bne.n	8005f3c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	2200      	movs	r2, #0
 8005f32:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005f36:	6878      	ldr	r0, [r7, #4]
 8005f38:	f7fb fcd6 	bl	80018e8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	2202      	movs	r2, #2
 8005f40:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	681a      	ldr	r2, [r3, #0]
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005f52:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	68db      	ldr	r3, [r3, #12]
 8005f58:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005f5c:	d902      	bls.n	8005f64 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8005f5e:	2300      	movs	r3, #0
 8005f60:	60fb      	str	r3, [r7, #12]
 8005f62:	e002      	b.n	8005f6a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005f64:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005f68:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	68db      	ldr	r3, [r3, #12]
 8005f6e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8005f72:	d007      	beq.n	8005f84 <HAL_SPI_Init+0xa0>
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	68db      	ldr	r3, [r3, #12]
 8005f78:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8005f7c:	d002      	beq.n	8005f84 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	2200      	movs	r2, #0
 8005f82:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	685b      	ldr	r3, [r3, #4]
 8005f88:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	689b      	ldr	r3, [r3, #8]
 8005f90:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005f94:	431a      	orrs	r2, r3
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	691b      	ldr	r3, [r3, #16]
 8005f9a:	f003 0302 	and.w	r3, r3, #2
 8005f9e:	431a      	orrs	r2, r3
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	695b      	ldr	r3, [r3, #20]
 8005fa4:	f003 0301 	and.w	r3, r3, #1
 8005fa8:	431a      	orrs	r2, r3
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	699b      	ldr	r3, [r3, #24]
 8005fae:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005fb2:	431a      	orrs	r2, r3
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	69db      	ldr	r3, [r3, #28]
 8005fb8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005fbc:	431a      	orrs	r2, r3
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	6a1b      	ldr	r3, [r3, #32]
 8005fc2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005fc6:	ea42 0103 	orr.w	r1, r2, r3
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005fce:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	430a      	orrs	r2, r1
 8005fd8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	699b      	ldr	r3, [r3, #24]
 8005fde:	0c1b      	lsrs	r3, r3, #16
 8005fe0:	f003 0204 	and.w	r2, r3, #4
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fe8:	f003 0310 	and.w	r3, r3, #16
 8005fec:	431a      	orrs	r2, r3
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005ff2:	f003 0308 	and.w	r3, r3, #8
 8005ff6:	431a      	orrs	r2, r3
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	68db      	ldr	r3, [r3, #12]
 8005ffc:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8006000:	ea42 0103 	orr.w	r1, r2, r3
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	430a      	orrs	r2, r1
 8006010:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	2200      	movs	r2, #0
 8006016:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	2201      	movs	r2, #1
 800601c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8006020:	2300      	movs	r3, #0
}
 8006022:	4618      	mov	r0, r3
 8006024:	3710      	adds	r7, #16
 8006026:	46bd      	mov	sp, r7
 8006028:	bd80      	pop	{r7, pc}

0800602a <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 800602a:	b580      	push	{r7, lr}
 800602c:	b082      	sub	sp, #8
 800602e:	af00      	add	r7, sp, #0
 8006030:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	2b00      	cmp	r3, #0
 8006036:	d101      	bne.n	800603c <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 8006038:	2301      	movs	r3, #1
 800603a:	e01a      	b.n	8006072 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	2202      	movs	r2, #2
 8006040:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	681a      	ldr	r2, [r3, #0]
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006052:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 8006054:	6878      	ldr	r0, [r7, #4]
 8006056:	f7fb fd13 	bl	8001a80 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	2200      	movs	r2, #0
 800605e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_RESET;
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	2200      	movs	r2, #0
 8006064:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	2200      	movs	r2, #0
 800606c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  return HAL_OK;
 8006070:	2300      	movs	r3, #0
}
 8006072:	4618      	mov	r0, r3
 8006074:	3708      	adds	r7, #8
 8006076:	46bd      	mov	sp, r7
 8006078:	bd80      	pop	{r7, pc}

0800607a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800607a:	b580      	push	{r7, lr}
 800607c:	b088      	sub	sp, #32
 800607e:	af00      	add	r7, sp, #0
 8006080:	60f8      	str	r0, [r7, #12]
 8006082:	60b9      	str	r1, [r7, #8]
 8006084:	603b      	str	r3, [r7, #0]
 8006086:	4613      	mov	r3, r2
 8006088:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800608a:	f7fd fcbf 	bl	8003a0c <HAL_GetTick>
 800608e:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8006090:	88fb      	ldrh	r3, [r7, #6]
 8006092:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006094:	68fb      	ldr	r3, [r7, #12]
 8006096:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800609a:	b2db      	uxtb	r3, r3
 800609c:	2b01      	cmp	r3, #1
 800609e:	d001      	beq.n	80060a4 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80060a0:	2302      	movs	r3, #2
 80060a2:	e15c      	b.n	800635e <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 80060a4:	68bb      	ldr	r3, [r7, #8]
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d002      	beq.n	80060b0 <HAL_SPI_Transmit+0x36>
 80060aa:	88fb      	ldrh	r3, [r7, #6]
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d101      	bne.n	80060b4 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80060b0:	2301      	movs	r3, #1
 80060b2:	e154      	b.n	800635e <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80060ba:	2b01      	cmp	r3, #1
 80060bc:	d101      	bne.n	80060c2 <HAL_SPI_Transmit+0x48>
 80060be:	2302      	movs	r3, #2
 80060c0:	e14d      	b.n	800635e <HAL_SPI_Transmit+0x2e4>
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	2201      	movs	r2, #1
 80060c6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	2203      	movs	r2, #3
 80060ce:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	2200      	movs	r2, #0
 80060d6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	68ba      	ldr	r2, [r7, #8]
 80060dc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	88fa      	ldrh	r2, [r7, #6]
 80060e2:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	88fa      	ldrh	r2, [r7, #6]
 80060e8:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80060ea:	68fb      	ldr	r3, [r7, #12]
 80060ec:	2200      	movs	r2, #0
 80060ee:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	2200      	movs	r2, #0
 80060f4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	2200      	movs	r2, #0
 80060fc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	2200      	movs	r2, #0
 8006104:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	2200      	movs	r2, #0
 800610a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	689b      	ldr	r3, [r3, #8]
 8006110:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006114:	d10f      	bne.n	8006136 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	681a      	ldr	r2, [r3, #0]
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006124:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	681a      	ldr	r2, [r3, #0]
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006134:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	681b      	ldr	r3, [r3, #0]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006140:	2b40      	cmp	r3, #64	@ 0x40
 8006142:	d007      	beq.n	8006154 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	681a      	ldr	r2, [r3, #0]
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006152:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	68db      	ldr	r3, [r3, #12]
 8006158:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800615c:	d952      	bls.n	8006204 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	685b      	ldr	r3, [r3, #4]
 8006162:	2b00      	cmp	r3, #0
 8006164:	d002      	beq.n	800616c <HAL_SPI_Transmit+0xf2>
 8006166:	8b7b      	ldrh	r3, [r7, #26]
 8006168:	2b01      	cmp	r3, #1
 800616a:	d145      	bne.n	80061f8 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006170:	881a      	ldrh	r2, [r3, #0]
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800617c:	1c9a      	adds	r2, r3, #2
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006186:	b29b      	uxth	r3, r3
 8006188:	3b01      	subs	r3, #1
 800618a:	b29a      	uxth	r2, r3
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006190:	e032      	b.n	80061f8 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	681b      	ldr	r3, [r3, #0]
 8006196:	689b      	ldr	r3, [r3, #8]
 8006198:	f003 0302 	and.w	r3, r3, #2
 800619c:	2b02      	cmp	r3, #2
 800619e:	d112      	bne.n	80061c6 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061a4:	881a      	ldrh	r2, [r3, #0]
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061b0:	1c9a      	adds	r2, r3, #2
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80061ba:	b29b      	uxth	r3, r3
 80061bc:	3b01      	subs	r3, #1
 80061be:	b29a      	uxth	r2, r3
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80061c4:	e018      	b.n	80061f8 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80061c6:	f7fd fc21 	bl	8003a0c <HAL_GetTick>
 80061ca:	4602      	mov	r2, r0
 80061cc:	69fb      	ldr	r3, [r7, #28]
 80061ce:	1ad3      	subs	r3, r2, r3
 80061d0:	683a      	ldr	r2, [r7, #0]
 80061d2:	429a      	cmp	r2, r3
 80061d4:	d803      	bhi.n	80061de <HAL_SPI_Transmit+0x164>
 80061d6:	683b      	ldr	r3, [r7, #0]
 80061d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061dc:	d102      	bne.n	80061e4 <HAL_SPI_Transmit+0x16a>
 80061de:	683b      	ldr	r3, [r7, #0]
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d109      	bne.n	80061f8 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	2201      	movs	r2, #1
 80061e8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	2200      	movs	r2, #0
 80061f0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80061f4:	2303      	movs	r3, #3
 80061f6:	e0b2      	b.n	800635e <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80061fc:	b29b      	uxth	r3, r3
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d1c7      	bne.n	8006192 <HAL_SPI_Transmit+0x118>
 8006202:	e083      	b.n	800630c <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	685b      	ldr	r3, [r3, #4]
 8006208:	2b00      	cmp	r3, #0
 800620a:	d002      	beq.n	8006212 <HAL_SPI_Transmit+0x198>
 800620c:	8b7b      	ldrh	r3, [r7, #26]
 800620e:	2b01      	cmp	r3, #1
 8006210:	d177      	bne.n	8006302 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8006212:	68fb      	ldr	r3, [r7, #12]
 8006214:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006216:	b29b      	uxth	r3, r3
 8006218:	2b01      	cmp	r3, #1
 800621a:	d912      	bls.n	8006242 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006220:	881a      	ldrh	r2, [r3, #0]
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006228:	68fb      	ldr	r3, [r7, #12]
 800622a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800622c:	1c9a      	adds	r2, r3, #2
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006236:	b29b      	uxth	r3, r3
 8006238:	3b02      	subs	r3, #2
 800623a:	b29a      	uxth	r2, r3
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8006240:	e05f      	b.n	8006302 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	330c      	adds	r3, #12
 800624c:	7812      	ldrb	r2, [r2, #0]
 800624e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006254:	1c5a      	adds	r2, r3, #1
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800625e:	b29b      	uxth	r3, r3
 8006260:	3b01      	subs	r3, #1
 8006262:	b29a      	uxth	r2, r3
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8006268:	e04b      	b.n	8006302 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	689b      	ldr	r3, [r3, #8]
 8006270:	f003 0302 	and.w	r3, r3, #2
 8006274:	2b02      	cmp	r3, #2
 8006276:	d12b      	bne.n	80062d0 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800627c:	b29b      	uxth	r3, r3
 800627e:	2b01      	cmp	r3, #1
 8006280:	d912      	bls.n	80062a8 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006286:	881a      	ldrh	r2, [r3, #0]
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006292:	1c9a      	adds	r2, r3, #2
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800629c:	b29b      	uxth	r3, r3
 800629e:	3b02      	subs	r3, #2
 80062a0:	b29a      	uxth	r2, r3
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80062a6:	e02c      	b.n	8006302 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	330c      	adds	r3, #12
 80062b2:	7812      	ldrb	r2, [r2, #0]
 80062b4:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80062b6:	68fb      	ldr	r3, [r7, #12]
 80062b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062ba:	1c5a      	adds	r2, r3, #1
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80062c0:	68fb      	ldr	r3, [r7, #12]
 80062c2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80062c4:	b29b      	uxth	r3, r3
 80062c6:	3b01      	subs	r3, #1
 80062c8:	b29a      	uxth	r2, r3
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80062ce:	e018      	b.n	8006302 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80062d0:	f7fd fb9c 	bl	8003a0c <HAL_GetTick>
 80062d4:	4602      	mov	r2, r0
 80062d6:	69fb      	ldr	r3, [r7, #28]
 80062d8:	1ad3      	subs	r3, r2, r3
 80062da:	683a      	ldr	r2, [r7, #0]
 80062dc:	429a      	cmp	r2, r3
 80062de:	d803      	bhi.n	80062e8 <HAL_SPI_Transmit+0x26e>
 80062e0:	683b      	ldr	r3, [r7, #0]
 80062e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062e6:	d102      	bne.n	80062ee <HAL_SPI_Transmit+0x274>
 80062e8:	683b      	ldr	r3, [r7, #0]
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d109      	bne.n	8006302 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	2201      	movs	r2, #1
 80062f2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	2200      	movs	r2, #0
 80062fa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80062fe:	2303      	movs	r3, #3
 8006300:	e02d      	b.n	800635e <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8006306:	b29b      	uxth	r3, r3
 8006308:	2b00      	cmp	r3, #0
 800630a:	d1ae      	bne.n	800626a <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800630c:	69fa      	ldr	r2, [r7, #28]
 800630e:	6839      	ldr	r1, [r7, #0]
 8006310:	68f8      	ldr	r0, [r7, #12]
 8006312:	f000 fe45 	bl	8006fa0 <SPI_EndRxTxTransaction>
 8006316:	4603      	mov	r3, r0
 8006318:	2b00      	cmp	r3, #0
 800631a:	d002      	beq.n	8006322 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	2220      	movs	r2, #32
 8006320:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	689b      	ldr	r3, [r3, #8]
 8006326:	2b00      	cmp	r3, #0
 8006328:	d10a      	bne.n	8006340 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800632a:	2300      	movs	r3, #0
 800632c:	617b      	str	r3, [r7, #20]
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	68db      	ldr	r3, [r3, #12]
 8006334:	617b      	str	r3, [r7, #20]
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	689b      	ldr	r3, [r3, #8]
 800633c:	617b      	str	r3, [r7, #20]
 800633e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	2201      	movs	r2, #1
 8006344:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006348:	68fb      	ldr	r3, [r7, #12]
 800634a:	2200      	movs	r2, #0
 800634c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006354:	2b00      	cmp	r3, #0
 8006356:	d001      	beq.n	800635c <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8006358:	2301      	movs	r3, #1
 800635a:	e000      	b.n	800635e <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 800635c:	2300      	movs	r3, #0
  }
}
 800635e:	4618      	mov	r0, r3
 8006360:	3720      	adds	r7, #32
 8006362:	46bd      	mov	sp, r7
 8006364:	bd80      	pop	{r7, pc}
	...

08006368 <HAL_SPI_Receive_DMA>:
  * @note   When the CRC feature is enabled the pData Length must be Size + 1.
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8006368:	b580      	push	{r7, lr}
 800636a:	b084      	sub	sp, #16
 800636c:	af00      	add	r7, sp, #0
 800636e:	60f8      	str	r0, [r7, #12]
 8006370:	60b9      	str	r1, [r7, #8]
 8006372:	4613      	mov	r3, r2
 8006374:	80fb      	strh	r3, [r7, #6]
  /* Check rx dma handle */
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmarx));

  if (hspi->State != HAL_SPI_STATE_READY)
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800637c:	b2db      	uxtb	r3, r3
 800637e:	2b01      	cmp	r3, #1
 8006380:	d001      	beq.n	8006386 <HAL_SPI_Receive_DMA+0x1e>
  {
    return HAL_BUSY;
 8006382:	2302      	movs	r3, #2
 8006384:	e105      	b.n	8006592 <HAL_SPI_Receive_DMA+0x22a>
  }

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	689b      	ldr	r3, [r3, #8]
 800638a:	2b00      	cmp	r3, #0
 800638c:	d110      	bne.n	80063b0 <HAL_SPI_Receive_DMA+0x48>
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	685b      	ldr	r3, [r3, #4]
 8006392:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006396:	d10b      	bne.n	80063b0 <HAL_SPI_Receive_DMA+0x48>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	2204      	movs	r2, #4
 800639c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Check tx dma handle */
    assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
 80063a0:	88fb      	ldrh	r3, [r7, #6]
 80063a2:	68ba      	ldr	r2, [r7, #8]
 80063a4:	68b9      	ldr	r1, [r7, #8]
 80063a6:	68f8      	ldr	r0, [r7, #12]
 80063a8:	f000 f8fe 	bl	80065a8 <HAL_SPI_TransmitReceive_DMA>
 80063ac:	4603      	mov	r3, r0
 80063ae:	e0f0      	b.n	8006592 <HAL_SPI_Receive_DMA+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 80063b0:	68bb      	ldr	r3, [r7, #8]
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d002      	beq.n	80063bc <HAL_SPI_Receive_DMA+0x54>
 80063b6:	88fb      	ldrh	r3, [r7, #6]
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d101      	bne.n	80063c0 <HAL_SPI_Receive_DMA+0x58>
  {
    return HAL_ERROR;
 80063bc:	2301      	movs	r3, #1
 80063be:	e0e8      	b.n	8006592 <HAL_SPI_Receive_DMA+0x22a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80063c6:	2b01      	cmp	r3, #1
 80063c8:	d101      	bne.n	80063ce <HAL_SPI_Receive_DMA+0x66>
 80063ca:	2302      	movs	r3, #2
 80063cc:	e0e1      	b.n	8006592 <HAL_SPI_Receive_DMA+0x22a>
 80063ce:	68fb      	ldr	r3, [r7, #12]
 80063d0:	2201      	movs	r2, #1
 80063d2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80063d6:	68fb      	ldr	r3, [r7, #12]
 80063d8:	2204      	movs	r2, #4
 80063da:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80063de:	68fb      	ldr	r3, [r7, #12]
 80063e0:	2200      	movs	r2, #0
 80063e2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	68ba      	ldr	r2, [r7, #8]
 80063e8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 80063ea:	68fb      	ldr	r3, [r7, #12]
 80063ec:	88fa      	ldrh	r2, [r7, #6]
 80063ee:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	88fa      	ldrh	r2, [r7, #6]
 80063f6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	2200      	movs	r2, #0
 80063fe:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	2200      	movs	r2, #0
 8006404:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->TxXferSize  = 0U;
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	2200      	movs	r2, #0
 800640a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	2200      	movs	r2, #0
 8006410:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	689b      	ldr	r3, [r3, #8]
 8006416:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800641a:	d10f      	bne.n	800643c <HAL_SPI_Receive_DMA+0xd4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	681a      	ldr	r2, [r3, #0]
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800642a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	681b      	ldr	r3, [r3, #0]
 8006430:	681a      	ldr	r2, [r3, #0]
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800643a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */


  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	685a      	ldr	r2, [r3, #4]
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800644a:	605a      	str	r2, [r3, #4]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	68db      	ldr	r3, [r3, #12]
 8006450:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006454:	d908      	bls.n	8006468 <HAL_SPI_Receive_DMA+0x100>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006456:	68fb      	ldr	r3, [r7, #12]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	685a      	ldr	r2, [r3, #4]
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006464:	605a      	str	r2, [r3, #4]
 8006466:	e042      	b.n	80064ee <HAL_SPI_Receive_DMA+0x186>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006468:	68fb      	ldr	r3, [r7, #12]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	685a      	ldr	r2, [r3, #4]
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006476:	605a      	str	r2, [r3, #4]

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800647c:	699b      	ldr	r3, [r3, #24]
 800647e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006482:	d134      	bne.n	80064ee <HAL_SPI_Receive_DMA+0x186>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	685a      	ldr	r2, [r3, #4]
 800648a:	68fb      	ldr	r3, [r7, #12]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006492:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 8006494:	68fb      	ldr	r3, [r7, #12]
 8006496:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800649a:	b29b      	uxth	r3, r3
 800649c:	f003 0301 	and.w	r3, r3, #1
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d111      	bne.n	80064c8 <HAL_SPI_Receive_DMA+0x160>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	685a      	ldr	r2, [r3, #4]
 80064aa:	68fb      	ldr	r3, [r7, #12]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80064b2:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80064ba:	b29b      	uxth	r3, r3
 80064bc:	085b      	lsrs	r3, r3, #1
 80064be:	b29a      	uxth	r2, r3
 80064c0:	68fb      	ldr	r3, [r7, #12]
 80064c2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 80064c6:	e012      	b.n	80064ee <HAL_SPI_Receive_DMA+0x186>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 80064c8:	68fb      	ldr	r3, [r7, #12]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	685a      	ldr	r2, [r3, #4]
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80064d6:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80064de:	b29b      	uxth	r3, r3
 80064e0:	085b      	lsrs	r3, r3, #1
 80064e2:	b29b      	uxth	r3, r3
 80064e4:	3301      	adds	r3, #1
 80064e6:	b29a      	uxth	r2, r3
 80064e8:	68fb      	ldr	r3, [r7, #12]
 80064ea:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
      }
    }
  }

  /* Set the SPI RxDMA Half transfer complete callback */
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80064f2:	4a2a      	ldr	r2, [pc, #168]	@ (800659c <HAL_SPI_Receive_DMA+0x234>)
 80064f4:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the SPI Rx DMA transfer complete callback */
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80064fa:	4a29      	ldr	r2, [pc, #164]	@ (80065a0 <HAL_SPI_Receive_DMA+0x238>)
 80064fc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006502:	4a28      	ldr	r2, [pc, #160]	@ (80065a4 <HAL_SPI_Receive_DMA+0x23c>)
 8006504:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800650a:	2200      	movs	r2, #0
 800650c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	6d98      	ldr	r0, [r3, #88]	@ 0x58
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	330c      	adds	r3, #12
 8006518:	4619      	mov	r1, r3
 800651a:	68fb      	ldr	r3, [r7, #12]
 800651c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800651e:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8006520:	68fb      	ldr	r3, [r7, #12]
 8006522:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006526:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8006528:	f7fd fcfe 	bl	8003f28 <HAL_DMA_Start_IT>
 800652c:	4603      	mov	r3, r0
 800652e:	2b00      	cmp	r3, #0
 8006530:	d00b      	beq.n	800654a <HAL_SPI_Receive_DMA+0x1e2>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006536:	f043 0210 	orr.w	r2, r3, #16
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	2200      	movs	r2, #0
 8006542:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8006546:	2301      	movs	r3, #1
 8006548:	e023      	b.n	8006592 <HAL_SPI_Receive_DMA+0x22a>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006554:	2b40      	cmp	r3, #64	@ 0x40
 8006556:	d007      	beq.n	8006568 <HAL_SPI_Receive_DMA+0x200>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	681a      	ldr	r2, [r3, #0]
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006566:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	2200      	movs	r2, #0
 800656c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	685a      	ldr	r2, [r3, #4]
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	f042 0220 	orr.w	r2, r2, #32
 800657e:	605a      	str	r2, [r3, #4]

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	685a      	ldr	r2, [r3, #4]
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	f042 0201 	orr.w	r2, r2, #1
 800658e:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8006590:	2300      	movs	r3, #0
}
 8006592:	4618      	mov	r0, r3
 8006594:	3710      	adds	r7, #16
 8006596:	46bd      	mov	sp, r7
 8006598:	bd80      	pop	{r7, pc}
 800659a:	bf00      	nop
 800659c:	08006c11 	.word	0x08006c11
 80065a0:	08006ad9 	.word	0x08006ad9
 80065a4:	08006c49 	.word	0x08006c49

080065a8 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 80065a8:	b580      	push	{r7, lr}
 80065aa:	b086      	sub	sp, #24
 80065ac:	af00      	add	r7, sp, #0
 80065ae:	60f8      	str	r0, [r7, #12]
 80065b0:	60b9      	str	r1, [r7, #8]
 80065b2:	607a      	str	r2, [r7, #4]
 80065b4:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80065b6:	68fb      	ldr	r3, [r7, #12]
 80065b8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80065bc:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	685b      	ldr	r3, [r3, #4]
 80065c2:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 80065c4:	7dfb      	ldrb	r3, [r7, #23]
 80065c6:	2b01      	cmp	r3, #1
 80065c8:	d00c      	beq.n	80065e4 <HAL_SPI_TransmitReceive_DMA+0x3c>
 80065ca:	693b      	ldr	r3, [r7, #16]
 80065cc:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80065d0:	d106      	bne.n	80065e0 <HAL_SPI_TransmitReceive_DMA+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	689b      	ldr	r3, [r3, #8]
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d102      	bne.n	80065e0 <HAL_SPI_TransmitReceive_DMA+0x38>
 80065da:	7dfb      	ldrb	r3, [r7, #23]
 80065dc:	2b04      	cmp	r3, #4
 80065de:	d001      	beq.n	80065e4 <HAL_SPI_TransmitReceive_DMA+0x3c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80065e0:	2302      	movs	r3, #2
 80065e2:	e158      	b.n	8006896 <HAL_SPI_TransmitReceive_DMA+0x2ee>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80065e4:	68bb      	ldr	r3, [r7, #8]
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d005      	beq.n	80065f6 <HAL_SPI_TransmitReceive_DMA+0x4e>
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d002      	beq.n	80065f6 <HAL_SPI_TransmitReceive_DMA+0x4e>
 80065f0:	887b      	ldrh	r3, [r7, #2]
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d101      	bne.n	80065fa <HAL_SPI_TransmitReceive_DMA+0x52>
  {
    return HAL_ERROR;
 80065f6:	2301      	movs	r3, #1
 80065f8:	e14d      	b.n	8006896 <HAL_SPI_TransmitReceive_DMA+0x2ee>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006600:	2b01      	cmp	r3, #1
 8006602:	d101      	bne.n	8006608 <HAL_SPI_TransmitReceive_DMA+0x60>
 8006604:	2302      	movs	r3, #2
 8006606:	e146      	b.n	8006896 <HAL_SPI_TransmitReceive_DMA+0x2ee>
 8006608:	68fb      	ldr	r3, [r7, #12]
 800660a:	2201      	movs	r2, #1
 800660c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006616:	b2db      	uxtb	r3, r3
 8006618:	2b04      	cmp	r3, #4
 800661a:	d003      	beq.n	8006624 <HAL_SPI_TransmitReceive_DMA+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	2205      	movs	r2, #5
 8006620:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	2200      	movs	r2, #0
 8006628:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	68ba      	ldr	r2, [r7, #8]
 800662e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	887a      	ldrh	r2, [r7, #2]
 8006634:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	887a      	ldrh	r2, [r7, #2]
 800663a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	687a      	ldr	r2, [r7, #4]
 8006640:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	887a      	ldrh	r2, [r7, #2]
 8006646:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 800664a:	68fb      	ldr	r3, [r7, #12]
 800664c:	887a      	ldrh	r2, [r7, #2]
 800664e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	2200      	movs	r2, #0
 8006656:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	2200      	movs	r2, #0
 800665c:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Reset the threshold bit */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	685a      	ldr	r2, [r3, #4]
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	f422 42c0 	bic.w	r2, r2, #24576	@ 0x6000
 800666c:	605a      	str	r2, [r3, #4]

  /* The packing mode management is enabled by the DMA settings according the spi data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	68db      	ldr	r3, [r3, #12]
 8006672:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006676:	d908      	bls.n	800668a <HAL_SPI_TransmitReceive_DMA+0xe2>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	685a      	ldr	r2, [r3, #4]
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006686:	605a      	str	r2, [r3, #4]
 8006688:	e06f      	b.n	800676a <HAL_SPI_TransmitReceive_DMA+0x1c2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	685a      	ldr	r2, [r3, #4]
 8006690:	68fb      	ldr	r3, [r7, #12]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006698:	605a      	str	r2, [r3, #4]

    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800669e:	699b      	ldr	r3, [r3, #24]
 80066a0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80066a4:	d126      	bne.n	80066f4 <HAL_SPI_TransmitReceive_DMA+0x14c>
    {
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 80066a6:	68fb      	ldr	r3, [r7, #12]
 80066a8:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 80066aa:	f003 0301 	and.w	r3, r3, #1
 80066ae:	2b00      	cmp	r3, #0
 80066b0:	d10f      	bne.n	80066d2 <HAL_SPI_TransmitReceive_DMA+0x12a>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 80066b2:	68fb      	ldr	r3, [r7, #12]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	685a      	ldr	r2, [r3, #4]
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80066c0:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = hspi->TxXferCount >> 1U;
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80066c6:	b29b      	uxth	r3, r3
 80066c8:	085b      	lsrs	r3, r3, #1
 80066ca:	b29a      	uxth	r2, r3
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80066d0:	e010      	b.n	80066f4 <HAL_SPI_TransmitReceive_DMA+0x14c>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	685a      	ldr	r2, [r3, #4]
 80066d8:	68fb      	ldr	r3, [r7, #12]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80066e0:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80066e6:	b29b      	uxth	r3, r3
 80066e8:	085b      	lsrs	r3, r3, #1
 80066ea:	b29b      	uxth	r3, r3
 80066ec:	3301      	adds	r3, #1
 80066ee:	b29a      	uxth	r2, r3
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80066f8:	699b      	ldr	r3, [r3, #24]
 80066fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80066fe:	d134      	bne.n	800676a <HAL_SPI_TransmitReceive_DMA+0x1c2>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	685a      	ldr	r2, [r3, #4]
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800670e:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006716:	b29b      	uxth	r3, r3
 8006718:	f003 0301 	and.w	r3, r3, #1
 800671c:	2b00      	cmp	r3, #0
 800671e:	d111      	bne.n	8006744 <HAL_SPI_TransmitReceive_DMA+0x19c>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	685a      	ldr	r2, [r3, #4]
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800672e:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 8006730:	68fb      	ldr	r3, [r7, #12]
 8006732:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8006736:	b29b      	uxth	r3, r3
 8006738:	085b      	lsrs	r3, r3, #1
 800673a:	b29a      	uxth	r2, r3
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8006742:	e012      	b.n	800676a <HAL_SPI_TransmitReceive_DMA+0x1c2>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	685a      	ldr	r2, [r3, #4]
 800674a:	68fb      	ldr	r3, [r7, #12]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006752:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800675a:	b29b      	uxth	r3, r3
 800675c:	085b      	lsrs	r3, r3, #1
 800675e:	b29b      	uxth	r3, r3
 8006760:	3301      	adds	r3, #1
 8006762:	b29a      	uxth	r2, r3
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
      }
    }
  }

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006770:	b2db      	uxtb	r3, r3
 8006772:	2b04      	cmp	r3, #4
 8006774:	d108      	bne.n	8006788 <HAL_SPI_TransmitReceive_DMA+0x1e0>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800677a:	4a49      	ldr	r2, [pc, #292]	@ (80068a0 <HAL_SPI_TransmitReceive_DMA+0x2f8>)
 800677c:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006782:	4a48      	ldr	r2, [pc, #288]	@ (80068a4 <HAL_SPI_TransmitReceive_DMA+0x2fc>)
 8006784:	62da      	str	r2, [r3, #44]	@ 0x2c
 8006786:	e007      	b.n	8006798 <HAL_SPI_TransmitReceive_DMA+0x1f0>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800678c:	4a46      	ldr	r2, [pc, #280]	@ (80068a8 <HAL_SPI_TransmitReceive_DMA+0x300>)
 800678e:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006794:	4a45      	ldr	r2, [pc, #276]	@ (80068ac <HAL_SPI_TransmitReceive_DMA+0x304>)
 8006796:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800679c:	4a44      	ldr	r2, [pc, #272]	@ (80068b0 <HAL_SPI_TransmitReceive_DMA+0x308>)
 800679e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80067a4:	2200      	movs	r2, #0
 80067a6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 80067a8:	68fb      	ldr	r3, [r7, #12]
 80067aa:	6d98      	ldr	r0, [r3, #88]	@ 0x58
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	330c      	adds	r3, #12
 80067b2:	4619      	mov	r1, r3
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067b8:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80067c0:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 80067c2:	f7fd fbb1 	bl	8003f28 <HAL_DMA_Start_IT>
 80067c6:	4603      	mov	r3, r0
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d00b      	beq.n	80067e4 <HAL_SPI_TransmitReceive_DMA+0x23c>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80067d0:	f043 0210 	orr.w	r2, r3, #16
 80067d4:	68fb      	ldr	r3, [r7, #12]
 80067d6:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	2200      	movs	r2, #0
 80067dc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 80067e0:	2301      	movs	r3, #1
 80067e2:	e058      	b.n	8006896 <HAL_SPI_TransmitReceive_DMA+0x2ee>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	685a      	ldr	r2, [r3, #4]
 80067ea:	68fb      	ldr	r3, [r7, #12]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	f042 0201 	orr.w	r2, r2, #1
 80067f2:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80067f8:	2200      	movs	r2, #0
 80067fa:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->hdmatx->XferCpltCallback     = NULL;
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006800:	2200      	movs	r2, #0
 8006802:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi->hdmatx->XferErrorCallback    = NULL;
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006808:	2200      	movs	r2, #0
 800680a:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi->hdmatx->XferAbortCallback    = NULL;
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006810:	2200      	movs	r2, #0
 8006812:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800681c:	4619      	mov	r1, r3
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	330c      	adds	r3, #12
 8006824:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8006826:	68fb      	ldr	r3, [r7, #12]
 8006828:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800682a:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800682c:	f7fd fb7c 	bl	8003f28 <HAL_DMA_Start_IT>
 8006830:	4603      	mov	r3, r0
 8006832:	2b00      	cmp	r3, #0
 8006834:	d00b      	beq.n	800684e <HAL_SPI_TransmitReceive_DMA+0x2a6>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006836:	68fb      	ldr	r3, [r7, #12]
 8006838:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800683a:	f043 0210 	orr.w	r2, r3, #16
 800683e:	68fb      	ldr	r3, [r7, #12]
 8006840:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8006842:	68fb      	ldr	r3, [r7, #12]
 8006844:	2200      	movs	r2, #0
 8006846:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800684a:	2301      	movs	r3, #1
 800684c:	e023      	b.n	8006896 <HAL_SPI_TransmitReceive_DMA+0x2ee>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006858:	2b40      	cmp	r3, #64	@ 0x40
 800685a:	d007      	beq.n	800686c <HAL_SPI_TransmitReceive_DMA+0x2c4>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	681a      	ldr	r2, [r3, #0]
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800686a:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	2200      	movs	r2, #0
 8006870:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	685a      	ldr	r2, [r3, #4]
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	f042 0220 	orr.w	r2, r2, #32
 8006882:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	685a      	ldr	r2, [r3, #4]
 800688a:	68fb      	ldr	r3, [r7, #12]
 800688c:	681b      	ldr	r3, [r3, #0]
 800688e:	f042 0202 	orr.w	r2, r2, #2
 8006892:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8006894:	2300      	movs	r3, #0
}
 8006896:	4618      	mov	r0, r3
 8006898:	3718      	adds	r7, #24
 800689a:	46bd      	mov	sp, r7
 800689c:	bd80      	pop	{r7, pc}
 800689e:	bf00      	nop
 80068a0:	08006c11 	.word	0x08006c11
 80068a4:	08006ad9 	.word	0x08006ad9
 80068a8:	08006c2d 	.word	0x08006c2d
 80068ac:	08006b81 	.word	0x08006b81
 80068b0:	08006c49 	.word	0x08006c49

080068b4 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 80068b4:	b580      	push	{r7, lr}
 80068b6:	b088      	sub	sp, #32
 80068b8:	af00      	add	r7, sp, #0
 80068ba:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	685b      	ldr	r3, [r3, #4]
 80068c2:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	689b      	ldr	r3, [r3, #8]
 80068ca:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80068cc:	69bb      	ldr	r3, [r7, #24]
 80068ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d10e      	bne.n	80068f4 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80068d6:	69bb      	ldr	r3, [r7, #24]
 80068d8:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 80068dc:	2b00      	cmp	r3, #0
 80068de:	d009      	beq.n	80068f4 <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 80068e0:	69fb      	ldr	r3, [r7, #28]
 80068e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d004      	beq.n	80068f4 <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80068ee:	6878      	ldr	r0, [r7, #4]
 80068f0:	4798      	blx	r3
    return;
 80068f2:	e0ce      	b.n	8006a92 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 80068f4:	69bb      	ldr	r3, [r7, #24]
 80068f6:	f003 0302 	and.w	r3, r3, #2
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d009      	beq.n	8006912 <HAL_SPI_IRQHandler+0x5e>
 80068fe:	69fb      	ldr	r3, [r7, #28]
 8006900:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006904:	2b00      	cmp	r3, #0
 8006906:	d004      	beq.n	8006912 <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800690c:	6878      	ldr	r0, [r7, #4]
 800690e:	4798      	blx	r3
    return;
 8006910:	e0bf      	b.n	8006a92 <HAL_SPI_IRQHandler+0x1de>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8006912:	69bb      	ldr	r3, [r7, #24]
 8006914:	f003 0320 	and.w	r3, r3, #32
 8006918:	2b00      	cmp	r3, #0
 800691a:	d10a      	bne.n	8006932 <HAL_SPI_IRQHandler+0x7e>
 800691c:	69bb      	ldr	r3, [r7, #24]
 800691e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006922:	2b00      	cmp	r3, #0
 8006924:	d105      	bne.n	8006932 <HAL_SPI_IRQHandler+0x7e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8006926:	69bb      	ldr	r3, [r7, #24]
 8006928:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800692c:	2b00      	cmp	r3, #0
 800692e:	f000 80b0 	beq.w	8006a92 <HAL_SPI_IRQHandler+0x1de>
 8006932:	69fb      	ldr	r3, [r7, #28]
 8006934:	f003 0320 	and.w	r3, r3, #32
 8006938:	2b00      	cmp	r3, #0
 800693a:	f000 80aa 	beq.w	8006a92 <HAL_SPI_IRQHandler+0x1de>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800693e:	69bb      	ldr	r3, [r7, #24]
 8006940:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006944:	2b00      	cmp	r3, #0
 8006946:	d023      	beq.n	8006990 <HAL_SPI_IRQHandler+0xdc>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800694e:	b2db      	uxtb	r3, r3
 8006950:	2b03      	cmp	r3, #3
 8006952:	d011      	beq.n	8006978 <HAL_SPI_IRQHandler+0xc4>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006958:	f043 0204 	orr.w	r2, r3, #4
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006960:	2300      	movs	r3, #0
 8006962:	617b      	str	r3, [r7, #20]
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	68db      	ldr	r3, [r3, #12]
 800696a:	617b      	str	r3, [r7, #20]
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	689b      	ldr	r3, [r3, #8]
 8006972:	617b      	str	r3, [r7, #20]
 8006974:	697b      	ldr	r3, [r7, #20]
 8006976:	e00b      	b.n	8006990 <HAL_SPI_IRQHandler+0xdc>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006978:	2300      	movs	r3, #0
 800697a:	613b      	str	r3, [r7, #16]
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	68db      	ldr	r3, [r3, #12]
 8006982:	613b      	str	r3, [r7, #16]
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	689b      	ldr	r3, [r3, #8]
 800698a:	613b      	str	r3, [r7, #16]
 800698c:	693b      	ldr	r3, [r7, #16]
        return;
 800698e:	e080      	b.n	8006a92 <HAL_SPI_IRQHandler+0x1de>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8006990:	69bb      	ldr	r3, [r7, #24]
 8006992:	f003 0320 	and.w	r3, r3, #32
 8006996:	2b00      	cmp	r3, #0
 8006998:	d014      	beq.n	80069c4 <HAL_SPI_IRQHandler+0x110>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800699e:	f043 0201 	orr.w	r2, r3, #1
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80069a6:	2300      	movs	r3, #0
 80069a8:	60fb      	str	r3, [r7, #12]
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	681b      	ldr	r3, [r3, #0]
 80069ae:	689b      	ldr	r3, [r3, #8]
 80069b0:	60fb      	str	r3, [r7, #12]
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	681a      	ldr	r2, [r3, #0]
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80069c0:	601a      	str	r2, [r3, #0]
 80069c2:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 80069c4:	69bb      	ldr	r3, [r7, #24]
 80069c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d00c      	beq.n	80069e8 <HAL_SPI_IRQHandler+0x134>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80069d2:	f043 0208 	orr.w	r2, r3, #8
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 80069da:	2300      	movs	r3, #0
 80069dc:	60bb      	str	r3, [r7, #8]
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	689b      	ldr	r3, [r3, #8]
 80069e4:	60bb      	str	r3, [r7, #8]
 80069e6:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80069ec:	2b00      	cmp	r3, #0
 80069ee:	d04f      	beq.n	8006a90 <HAL_SPI_IRQHandler+0x1dc>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	685a      	ldr	r2, [r3, #4]
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80069fe:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	2201      	movs	r2, #1
 8006a04:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8006a08:	69fb      	ldr	r3, [r7, #28]
 8006a0a:	f003 0302 	and.w	r3, r3, #2
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d104      	bne.n	8006a1c <HAL_SPI_IRQHandler+0x168>
 8006a12:	69fb      	ldr	r3, [r7, #28]
 8006a14:	f003 0301 	and.w	r3, r3, #1
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d034      	beq.n	8006a86 <HAL_SPI_IRQHandler+0x1d2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	685a      	ldr	r2, [r3, #4]
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	f022 0203 	bic.w	r2, r2, #3
 8006a2a:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d011      	beq.n	8006a58 <HAL_SPI_IRQHandler+0x1a4>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a38:	4a17      	ldr	r2, [pc, #92]	@ (8006a98 <HAL_SPI_IRQHandler+0x1e4>)
 8006a3a:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006a40:	4618      	mov	r0, r3
 8006a42:	f7fd fb0f 	bl	8004064 <HAL_DMA_Abort_IT>
 8006a46:	4603      	mov	r3, r0
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d005      	beq.n	8006a58 <HAL_SPI_IRQHandler+0x1a4>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006a50:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d016      	beq.n	8006a8e <HAL_SPI_IRQHandler+0x1da>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a64:	4a0c      	ldr	r2, [pc, #48]	@ (8006a98 <HAL_SPI_IRQHandler+0x1e4>)
 8006a66:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a6c:	4618      	mov	r0, r3
 8006a6e:	f7fd faf9 	bl	8004064 <HAL_DMA_Abort_IT>
 8006a72:	4603      	mov	r3, r0
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d00a      	beq.n	8006a8e <HAL_SPI_IRQHandler+0x1da>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006a7c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 8006a84:	e003      	b.n	8006a8e <HAL_SPI_IRQHandler+0x1da>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8006a86:	6878      	ldr	r0, [r7, #4]
 8006a88:	f7fa fbf8 	bl	800127c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8006a8c:	e000      	b.n	8006a90 <HAL_SPI_IRQHandler+0x1dc>
        if (hspi->hdmatx != NULL)
 8006a8e:	bf00      	nop
    return;
 8006a90:	bf00      	nop
  }
}
 8006a92:	3720      	adds	r7, #32
 8006a94:	46bd      	mov	sp, r7
 8006a96:	bd80      	pop	{r7, pc}
 8006a98:	08006c89 	.word	0x08006c89

08006a9c <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006a9c:	b480      	push	{r7}
 8006a9e:	b083      	sub	sp, #12
 8006aa0:	af00      	add	r7, sp, #0
 8006aa2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8006aa4:	bf00      	nop
 8006aa6:	370c      	adds	r7, #12
 8006aa8:	46bd      	mov	sp, r7
 8006aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aae:	4770      	bx	lr

08006ab0 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006ab0:	b480      	push	{r7}
 8006ab2:	b083      	sub	sp, #12
 8006ab4:	af00      	add	r7, sp, #0
 8006ab6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8006ab8:	bf00      	nop
 8006aba:	370c      	adds	r7, #12
 8006abc:	46bd      	mov	sp, r7
 8006abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ac2:	4770      	bx	lr

08006ac4 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8006ac4:	b480      	push	{r7}
 8006ac6:	b083      	sub	sp, #12
 8006ac8:	af00      	add	r7, sp, #0
 8006aca:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8006acc:	bf00      	nop
 8006ace:	370c      	adds	r7, #12
 8006ad0:	46bd      	mov	sp, r7
 8006ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ad6:	4770      	bx	lr

08006ad8 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006ad8:	b580      	push	{r7, lr}
 8006ada:	b084      	sub	sp, #16
 8006adc:	af00      	add	r7, sp, #0
 8006ade:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ae4:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006ae6:	f7fc ff91 	bl	8003a0c <HAL_GetTick>
 8006aea:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	f003 0320 	and.w	r3, r3, #32
 8006af6:	2b20      	cmp	r3, #32
 8006af8:	d03c      	beq.n	8006b74 <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8006afa:	68fb      	ldr	r3, [r7, #12]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	685a      	ldr	r2, [r3, #4]
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	f022 0220 	bic.w	r2, r2, #32
 8006b08:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	689b      	ldr	r3, [r3, #8]
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	d10d      	bne.n	8006b2e <SPI_DMAReceiveCplt+0x56>
 8006b12:	68fb      	ldr	r3, [r7, #12]
 8006b14:	685b      	ldr	r3, [r3, #4]
 8006b16:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006b1a:	d108      	bne.n	8006b2e <SPI_DMAReceiveCplt+0x56>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	685a      	ldr	r2, [r3, #4]
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	f022 0203 	bic.w	r2, r2, #3
 8006b2a:	605a      	str	r2, [r3, #4]
 8006b2c:	e007      	b.n	8006b3e <SPI_DMAReceiveCplt+0x66>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	681b      	ldr	r3, [r3, #0]
 8006b32:	685a      	ldr	r2, [r3, #4]
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	f022 0201 	bic.w	r2, r2, #1
 8006b3c:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8006b3e:	68ba      	ldr	r2, [r7, #8]
 8006b40:	2164      	movs	r1, #100	@ 0x64
 8006b42:	68f8      	ldr	r0, [r7, #12]
 8006b44:	f000 f9d4 	bl	8006ef0 <SPI_EndRxTransaction>
 8006b48:	4603      	mov	r3, r0
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d002      	beq.n	8006b54 <SPI_DMAReceiveCplt+0x7c>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	2220      	movs	r2, #32
 8006b52:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    hspi->RxXferCount = 0U;
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	2200      	movs	r2, #0
 8006b58:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    hspi->State = HAL_SPI_STATE_READY;
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	2201      	movs	r2, #1
 8006b60:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d003      	beq.n	8006b74 <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8006b6c:	68f8      	ldr	r0, [r7, #12]
 8006b6e:	f7fa fb85 	bl	800127c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8006b72:	e002      	b.n	8006b7a <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8006b74:	68f8      	ldr	r0, [r7, #12]
 8006b76:	f7fa fb59 	bl	800122c <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006b7a:	3710      	adds	r7, #16
 8006b7c:	46bd      	mov	sp, r7
 8006b7e:	bd80      	pop	{r7, pc}

08006b80 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006b80:	b580      	push	{r7, lr}
 8006b82:	b084      	sub	sp, #16
 8006b84:	af00      	add	r7, sp, #0
 8006b86:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b8c:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006b8e:	f7fc ff3d 	bl	8003a0c <HAL_GetTick>
 8006b92:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	f003 0320 	and.w	r3, r3, #32
 8006b9e:	2b20      	cmp	r3, #32
 8006ba0:	d030      	beq.n	8006c04 <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	685a      	ldr	r2, [r3, #4]
 8006ba8:	68fb      	ldr	r3, [r7, #12]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	f022 0220 	bic.w	r2, r2, #32
 8006bb0:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8006bb2:	68ba      	ldr	r2, [r7, #8]
 8006bb4:	2164      	movs	r1, #100	@ 0x64
 8006bb6:	68f8      	ldr	r0, [r7, #12]
 8006bb8:	f000 f9f2 	bl	8006fa0 <SPI_EndRxTxTransaction>
 8006bbc:	4603      	mov	r3, r0
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d005      	beq.n	8006bce <SPI_DMATransmitReceiveCplt+0x4e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006bc2:	68fb      	ldr	r3, [r7, #12]
 8006bc4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006bc6:	f043 0220 	orr.w	r2, r3, #32
 8006bca:	68fb      	ldr	r3, [r7, #12]
 8006bcc:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	685a      	ldr	r2, [r3, #4]
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	f022 0203 	bic.w	r2, r2, #3
 8006bdc:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	2200      	movs	r2, #0
 8006be2:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->RxXferCount = 0U;
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	2200      	movs	r2, #0
 8006be8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
    hspi->State = HAL_SPI_STATE_READY;
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	2201      	movs	r2, #1
 8006bf0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d003      	beq.n	8006c04 <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8006bfc:	68f8      	ldr	r0, [r7, #12]
 8006bfe:	f7fa fb3d 	bl	800127c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8006c02:	e002      	b.n	8006c0a <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8006c04:	68f8      	ldr	r0, [r7, #12]
 8006c06:	f7ff ff49 	bl	8006a9c <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006c0a:	3710      	adds	r7, #16
 8006c0c:	46bd      	mov	sp, r7
 8006c0e:	bd80      	pop	{r7, pc}

08006c10 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006c10:	b580      	push	{r7, lr}
 8006c12:	b084      	sub	sp, #16
 8006c14:	af00      	add	r7, sp, #0
 8006c16:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c1c:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 8006c1e:	68f8      	ldr	r0, [r7, #12]
 8006c20:	f7ff ff46 	bl	8006ab0 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006c24:	bf00      	nop
 8006c26:	3710      	adds	r7, #16
 8006c28:	46bd      	mov	sp, r7
 8006c2a:	bd80      	pop	{r7, pc}

08006c2c <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006c2c:	b580      	push	{r7, lr}
 8006c2e:	b084      	sub	sp, #16
 8006c30:	af00      	add	r7, sp, #0
 8006c32:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c38:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8006c3a:	68f8      	ldr	r0, [r7, #12]
 8006c3c:	f7ff ff42 	bl	8006ac4 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006c40:	bf00      	nop
 8006c42:	3710      	adds	r7, #16
 8006c44:	46bd      	mov	sp, r7
 8006c46:	bd80      	pop	{r7, pc}

08006c48 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8006c48:	b580      	push	{r7, lr}
 8006c4a:	b084      	sub	sp, #16
 8006c4c:	af00      	add	r7, sp, #0
 8006c4e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c54:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	685a      	ldr	r2, [r3, #4]
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	f022 0203 	bic.w	r2, r2, #3
 8006c64:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8006c66:	68fb      	ldr	r3, [r7, #12]
 8006c68:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006c6a:	f043 0210 	orr.w	r2, r3, #16
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_READY;
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	2201      	movs	r2, #1
 8006c76:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8006c7a:	68f8      	ldr	r0, [r7, #12]
 8006c7c:	f7fa fafe 	bl	800127c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006c80:	bf00      	nop
 8006c82:	3710      	adds	r7, #16
 8006c84:	46bd      	mov	sp, r7
 8006c86:	bd80      	pop	{r7, pc}

08006c88 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006c88:	b580      	push	{r7, lr}
 8006c8a:	b084      	sub	sp, #16
 8006c8c:	af00      	add	r7, sp, #0
 8006c8e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c94:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	2200      	movs	r2, #0
 8006c9a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	2200      	movs	r2, #0
 8006ca2:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8006ca4:	68f8      	ldr	r0, [r7, #12]
 8006ca6:	f7fa fae9 	bl	800127c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006caa:	bf00      	nop
 8006cac:	3710      	adds	r7, #16
 8006cae:	46bd      	mov	sp, r7
 8006cb0:	bd80      	pop	{r7, pc}
	...

08006cb4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006cb4:	b580      	push	{r7, lr}
 8006cb6:	b088      	sub	sp, #32
 8006cb8:	af00      	add	r7, sp, #0
 8006cba:	60f8      	str	r0, [r7, #12]
 8006cbc:	60b9      	str	r1, [r7, #8]
 8006cbe:	603b      	str	r3, [r7, #0]
 8006cc0:	4613      	mov	r3, r2
 8006cc2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006cc4:	f7fc fea2 	bl	8003a0c <HAL_GetTick>
 8006cc8:	4602      	mov	r2, r0
 8006cca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ccc:	1a9b      	subs	r3, r3, r2
 8006cce:	683a      	ldr	r2, [r7, #0]
 8006cd0:	4413      	add	r3, r2
 8006cd2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006cd4:	f7fc fe9a 	bl	8003a0c <HAL_GetTick>
 8006cd8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006cda:	4b39      	ldr	r3, [pc, #228]	@ (8006dc0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	015b      	lsls	r3, r3, #5
 8006ce0:	0d1b      	lsrs	r3, r3, #20
 8006ce2:	69fa      	ldr	r2, [r7, #28]
 8006ce4:	fb02 f303 	mul.w	r3, r2, r3
 8006ce8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006cea:	e054      	b.n	8006d96 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006cec:	683b      	ldr	r3, [r7, #0]
 8006cee:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006cf2:	d050      	beq.n	8006d96 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006cf4:	f7fc fe8a 	bl	8003a0c <HAL_GetTick>
 8006cf8:	4602      	mov	r2, r0
 8006cfa:	69bb      	ldr	r3, [r7, #24]
 8006cfc:	1ad3      	subs	r3, r2, r3
 8006cfe:	69fa      	ldr	r2, [r7, #28]
 8006d00:	429a      	cmp	r2, r3
 8006d02:	d902      	bls.n	8006d0a <SPI_WaitFlagStateUntilTimeout+0x56>
 8006d04:	69fb      	ldr	r3, [r7, #28]
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d13d      	bne.n	8006d86 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	681b      	ldr	r3, [r3, #0]
 8006d0e:	685a      	ldr	r2, [r3, #4]
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006d18:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	685b      	ldr	r3, [r3, #4]
 8006d1e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006d22:	d111      	bne.n	8006d48 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	689b      	ldr	r3, [r3, #8]
 8006d28:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006d2c:	d004      	beq.n	8006d38 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	689b      	ldr	r3, [r3, #8]
 8006d32:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006d36:	d107      	bne.n	8006d48 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	681a      	ldr	r2, [r3, #0]
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006d46:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d4c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006d50:	d10f      	bne.n	8006d72 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006d52:	68fb      	ldr	r3, [r7, #12]
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	681a      	ldr	r2, [r3, #0]
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006d60:	601a      	str	r2, [r3, #0]
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	681a      	ldr	r2, [r3, #0]
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006d70:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	2201      	movs	r2, #1
 8006d76:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	2200      	movs	r2, #0
 8006d7e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8006d82:	2303      	movs	r3, #3
 8006d84:	e017      	b.n	8006db6 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006d86:	697b      	ldr	r3, [r7, #20]
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d101      	bne.n	8006d90 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006d8c:	2300      	movs	r3, #0
 8006d8e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006d90:	697b      	ldr	r3, [r7, #20]
 8006d92:	3b01      	subs	r3, #1
 8006d94:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	689a      	ldr	r2, [r3, #8]
 8006d9c:	68bb      	ldr	r3, [r7, #8]
 8006d9e:	4013      	ands	r3, r2
 8006da0:	68ba      	ldr	r2, [r7, #8]
 8006da2:	429a      	cmp	r2, r3
 8006da4:	bf0c      	ite	eq
 8006da6:	2301      	moveq	r3, #1
 8006da8:	2300      	movne	r3, #0
 8006daa:	b2db      	uxtb	r3, r3
 8006dac:	461a      	mov	r2, r3
 8006dae:	79fb      	ldrb	r3, [r7, #7]
 8006db0:	429a      	cmp	r2, r3
 8006db2:	d19b      	bne.n	8006cec <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006db4:	2300      	movs	r3, #0
}
 8006db6:	4618      	mov	r0, r3
 8006db8:	3720      	adds	r7, #32
 8006dba:	46bd      	mov	sp, r7
 8006dbc:	bd80      	pop	{r7, pc}
 8006dbe:	bf00      	nop
 8006dc0:	20000114 	.word	0x20000114

08006dc4 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006dc4:	b580      	push	{r7, lr}
 8006dc6:	b08a      	sub	sp, #40	@ 0x28
 8006dc8:	af00      	add	r7, sp, #0
 8006dca:	60f8      	str	r0, [r7, #12]
 8006dcc:	60b9      	str	r1, [r7, #8]
 8006dce:	607a      	str	r2, [r7, #4]
 8006dd0:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8006dd2:	2300      	movs	r3, #0
 8006dd4:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8006dd6:	f7fc fe19 	bl	8003a0c <HAL_GetTick>
 8006dda:	4602      	mov	r2, r0
 8006ddc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dde:	1a9b      	subs	r3, r3, r2
 8006de0:	683a      	ldr	r2, [r7, #0]
 8006de2:	4413      	add	r3, r2
 8006de4:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8006de6:	f7fc fe11 	bl	8003a0c <HAL_GetTick>
 8006dea:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	330c      	adds	r3, #12
 8006df2:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8006df4:	4b3d      	ldr	r3, [pc, #244]	@ (8006eec <SPI_WaitFifoStateUntilTimeout+0x128>)
 8006df6:	681a      	ldr	r2, [r3, #0]
 8006df8:	4613      	mov	r3, r2
 8006dfa:	009b      	lsls	r3, r3, #2
 8006dfc:	4413      	add	r3, r2
 8006dfe:	00da      	lsls	r2, r3, #3
 8006e00:	1ad3      	subs	r3, r2, r3
 8006e02:	0d1b      	lsrs	r3, r3, #20
 8006e04:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006e06:	fb02 f303 	mul.w	r3, r2, r3
 8006e0a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8006e0c:	e060      	b.n	8006ed0 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8006e0e:	68bb      	ldr	r3, [r7, #8]
 8006e10:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8006e14:	d107      	bne.n	8006e26 <SPI_WaitFifoStateUntilTimeout+0x62>
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d104      	bne.n	8006e26 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8006e1c:	69fb      	ldr	r3, [r7, #28]
 8006e1e:	781b      	ldrb	r3, [r3, #0]
 8006e20:	b2db      	uxtb	r3, r3
 8006e22:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8006e24:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8006e26:	683b      	ldr	r3, [r7, #0]
 8006e28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e2c:	d050      	beq.n	8006ed0 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006e2e:	f7fc fded 	bl	8003a0c <HAL_GetTick>
 8006e32:	4602      	mov	r2, r0
 8006e34:	6a3b      	ldr	r3, [r7, #32]
 8006e36:	1ad3      	subs	r3, r2, r3
 8006e38:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006e3a:	429a      	cmp	r2, r3
 8006e3c:	d902      	bls.n	8006e44 <SPI_WaitFifoStateUntilTimeout+0x80>
 8006e3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d13d      	bne.n	8006ec0 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	681b      	ldr	r3, [r3, #0]
 8006e48:	685a      	ldr	r2, [r3, #4]
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8006e52:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	685b      	ldr	r3, [r3, #4]
 8006e58:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006e5c:	d111      	bne.n	8006e82 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	689b      	ldr	r3, [r3, #8]
 8006e62:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006e66:	d004      	beq.n	8006e72 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	689b      	ldr	r3, [r3, #8]
 8006e6c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006e70:	d107      	bne.n	8006e82 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	681a      	ldr	r2, [r3, #0]
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006e80:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e86:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006e8a:	d10f      	bne.n	8006eac <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	681a      	ldr	r2, [r3, #0]
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006e9a:	601a      	str	r2, [r3, #0]
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	681a      	ldr	r2, [r3, #0]
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006eaa:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	2201      	movs	r2, #1
 8006eb0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	2200      	movs	r2, #0
 8006eb8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8006ebc:	2303      	movs	r3, #3
 8006ebe:	e010      	b.n	8006ee2 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8006ec0:	69bb      	ldr	r3, [r7, #24]
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d101      	bne.n	8006eca <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8006ec6:	2300      	movs	r3, #0
 8006ec8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8006eca:	69bb      	ldr	r3, [r7, #24]
 8006ecc:	3b01      	subs	r3, #1
 8006ece:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	689a      	ldr	r2, [r3, #8]
 8006ed6:	68bb      	ldr	r3, [r7, #8]
 8006ed8:	4013      	ands	r3, r2
 8006eda:	687a      	ldr	r2, [r7, #4]
 8006edc:	429a      	cmp	r2, r3
 8006ede:	d196      	bne.n	8006e0e <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8006ee0:	2300      	movs	r3, #0
}
 8006ee2:	4618      	mov	r0, r3
 8006ee4:	3728      	adds	r7, #40	@ 0x28
 8006ee6:	46bd      	mov	sp, r7
 8006ee8:	bd80      	pop	{r7, pc}
 8006eea:	bf00      	nop
 8006eec:	20000114 	.word	0x20000114

08006ef0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8006ef0:	b580      	push	{r7, lr}
 8006ef2:	b086      	sub	sp, #24
 8006ef4:	af02      	add	r7, sp, #8
 8006ef6:	60f8      	str	r0, [r7, #12]
 8006ef8:	60b9      	str	r1, [r7, #8]
 8006efa:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006efc:	68fb      	ldr	r3, [r7, #12]
 8006efe:	685b      	ldr	r3, [r3, #4]
 8006f00:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006f04:	d111      	bne.n	8006f2a <SPI_EndRxTransaction+0x3a>
 8006f06:	68fb      	ldr	r3, [r7, #12]
 8006f08:	689b      	ldr	r3, [r3, #8]
 8006f0a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006f0e:	d004      	beq.n	8006f1a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	689b      	ldr	r3, [r3, #8]
 8006f14:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006f18:	d107      	bne.n	8006f2a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	681a      	ldr	r2, [r3, #0]
 8006f20:	68fb      	ldr	r3, [r7, #12]
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006f28:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	9300      	str	r3, [sp, #0]
 8006f2e:	68bb      	ldr	r3, [r7, #8]
 8006f30:	2200      	movs	r2, #0
 8006f32:	2180      	movs	r1, #128	@ 0x80
 8006f34:	68f8      	ldr	r0, [r7, #12]
 8006f36:	f7ff febd 	bl	8006cb4 <SPI_WaitFlagStateUntilTimeout>
 8006f3a:	4603      	mov	r3, r0
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d007      	beq.n	8006f50 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006f44:	f043 0220 	orr.w	r2, r3, #32
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006f4c:	2303      	movs	r3, #3
 8006f4e:	e023      	b.n	8006f98 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	685b      	ldr	r3, [r3, #4]
 8006f54:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006f58:	d11d      	bne.n	8006f96 <SPI_EndRxTransaction+0xa6>
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	689b      	ldr	r3, [r3, #8]
 8006f5e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006f62:	d004      	beq.n	8006f6e <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	689b      	ldr	r3, [r3, #8]
 8006f68:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006f6c:	d113      	bne.n	8006f96 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	9300      	str	r3, [sp, #0]
 8006f72:	68bb      	ldr	r3, [r7, #8]
 8006f74:	2200      	movs	r2, #0
 8006f76:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8006f7a:	68f8      	ldr	r0, [r7, #12]
 8006f7c:	f7ff ff22 	bl	8006dc4 <SPI_WaitFifoStateUntilTimeout>
 8006f80:	4603      	mov	r3, r0
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d007      	beq.n	8006f96 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006f8a:	f043 0220 	orr.w	r2, r3, #32
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8006f92:	2303      	movs	r3, #3
 8006f94:	e000      	b.n	8006f98 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 8006f96:	2300      	movs	r3, #0
}
 8006f98:	4618      	mov	r0, r3
 8006f9a:	3710      	adds	r7, #16
 8006f9c:	46bd      	mov	sp, r7
 8006f9e:	bd80      	pop	{r7, pc}

08006fa0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006fa0:	b580      	push	{r7, lr}
 8006fa2:	b086      	sub	sp, #24
 8006fa4:	af02      	add	r7, sp, #8
 8006fa6:	60f8      	str	r0, [r7, #12]
 8006fa8:	60b9      	str	r1, [r7, #8]
 8006faa:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	9300      	str	r3, [sp, #0]
 8006fb0:	68bb      	ldr	r3, [r7, #8]
 8006fb2:	2200      	movs	r2, #0
 8006fb4:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8006fb8:	68f8      	ldr	r0, [r7, #12]
 8006fba:	f7ff ff03 	bl	8006dc4 <SPI_WaitFifoStateUntilTimeout>
 8006fbe:	4603      	mov	r3, r0
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d007      	beq.n	8006fd4 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006fc8:	f043 0220 	orr.w	r2, r3, #32
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006fd0:	2303      	movs	r3, #3
 8006fd2:	e027      	b.n	8007024 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	9300      	str	r3, [sp, #0]
 8006fd8:	68bb      	ldr	r3, [r7, #8]
 8006fda:	2200      	movs	r2, #0
 8006fdc:	2180      	movs	r1, #128	@ 0x80
 8006fde:	68f8      	ldr	r0, [r7, #12]
 8006fe0:	f7ff fe68 	bl	8006cb4 <SPI_WaitFlagStateUntilTimeout>
 8006fe4:	4603      	mov	r3, r0
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d007      	beq.n	8006ffa <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006fee:	f043 0220 	orr.w	r2, r3, #32
 8006ff2:	68fb      	ldr	r3, [r7, #12]
 8006ff4:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8006ff6:	2303      	movs	r3, #3
 8006ff8:	e014      	b.n	8007024 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	9300      	str	r3, [sp, #0]
 8006ffe:	68bb      	ldr	r3, [r7, #8]
 8007000:	2200      	movs	r2, #0
 8007002:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8007006:	68f8      	ldr	r0, [r7, #12]
 8007008:	f7ff fedc 	bl	8006dc4 <SPI_WaitFifoStateUntilTimeout>
 800700c:	4603      	mov	r3, r0
 800700e:	2b00      	cmp	r3, #0
 8007010:	d007      	beq.n	8007022 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007016:	f043 0220 	orr.w	r2, r3, #32
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800701e:	2303      	movs	r3, #3
 8007020:	e000      	b.n	8007024 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8007022:	2300      	movs	r3, #0
}
 8007024:	4618      	mov	r0, r3
 8007026:	3710      	adds	r7, #16
 8007028:	46bd      	mov	sp, r7
 800702a:	bd80      	pop	{r7, pc}

0800702c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800702c:	b580      	push	{r7, lr}
 800702e:	b082      	sub	sp, #8
 8007030:	af00      	add	r7, sp, #0
 8007032:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	2b00      	cmp	r3, #0
 8007038:	d101      	bne.n	800703e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800703a:	2301      	movs	r3, #1
 800703c:	e049      	b.n	80070d2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007044:	b2db      	uxtb	r3, r3
 8007046:	2b00      	cmp	r3, #0
 8007048:	d106      	bne.n	8007058 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	2200      	movs	r2, #0
 800704e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007052:	6878      	ldr	r0, [r7, #4]
 8007054:	f7fa ffd8 	bl	8002008 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	2202      	movs	r2, #2
 800705c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	681a      	ldr	r2, [r3, #0]
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	3304      	adds	r3, #4
 8007068:	4619      	mov	r1, r3
 800706a:	4610      	mov	r0, r2
 800706c:	f000 fbe2 	bl	8007834 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	2201      	movs	r2, #1
 8007074:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	2201      	movs	r2, #1
 800707c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	2201      	movs	r2, #1
 8007084:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	2201      	movs	r2, #1
 800708c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	2201      	movs	r2, #1
 8007094:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8007098:	687b      	ldr	r3, [r7, #4]
 800709a:	2201      	movs	r2, #1
 800709c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	2201      	movs	r2, #1
 80070a4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	2201      	movs	r2, #1
 80070ac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	2201      	movs	r2, #1
 80070b4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	2201      	movs	r2, #1
 80070bc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	2201      	movs	r2, #1
 80070c4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	2201      	movs	r2, #1
 80070cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80070d0:	2300      	movs	r3, #0
}
 80070d2:	4618      	mov	r0, r3
 80070d4:	3708      	adds	r7, #8
 80070d6:	46bd      	mov	sp, r7
 80070d8:	bd80      	pop	{r7, pc}
	...

080070dc <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80070dc:	b480      	push	{r7}
 80070de:	b085      	sub	sp, #20
 80070e0:	af00      	add	r7, sp, #0
 80070e2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80070ea:	b2db      	uxtb	r3, r3
 80070ec:	2b01      	cmp	r3, #1
 80070ee:	d001      	beq.n	80070f4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80070f0:	2301      	movs	r3, #1
 80070f2:	e047      	b.n	8007184 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	2202      	movs	r2, #2
 80070f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	4a23      	ldr	r2, [pc, #140]	@ (8007190 <HAL_TIM_Base_Start+0xb4>)
 8007102:	4293      	cmp	r3, r2
 8007104:	d01d      	beq.n	8007142 <HAL_TIM_Base_Start+0x66>
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800710e:	d018      	beq.n	8007142 <HAL_TIM_Base_Start+0x66>
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	4a1f      	ldr	r2, [pc, #124]	@ (8007194 <HAL_TIM_Base_Start+0xb8>)
 8007116:	4293      	cmp	r3, r2
 8007118:	d013      	beq.n	8007142 <HAL_TIM_Base_Start+0x66>
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	4a1e      	ldr	r2, [pc, #120]	@ (8007198 <HAL_TIM_Base_Start+0xbc>)
 8007120:	4293      	cmp	r3, r2
 8007122:	d00e      	beq.n	8007142 <HAL_TIM_Base_Start+0x66>
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	4a1c      	ldr	r2, [pc, #112]	@ (800719c <HAL_TIM_Base_Start+0xc0>)
 800712a:	4293      	cmp	r3, r2
 800712c:	d009      	beq.n	8007142 <HAL_TIM_Base_Start+0x66>
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	4a1b      	ldr	r2, [pc, #108]	@ (80071a0 <HAL_TIM_Base_Start+0xc4>)
 8007134:	4293      	cmp	r3, r2
 8007136:	d004      	beq.n	8007142 <HAL_TIM_Base_Start+0x66>
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	4a19      	ldr	r2, [pc, #100]	@ (80071a4 <HAL_TIM_Base_Start+0xc8>)
 800713e:	4293      	cmp	r3, r2
 8007140:	d115      	bne.n	800716e <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	681b      	ldr	r3, [r3, #0]
 8007146:	689a      	ldr	r2, [r3, #8]
 8007148:	4b17      	ldr	r3, [pc, #92]	@ (80071a8 <HAL_TIM_Base_Start+0xcc>)
 800714a:	4013      	ands	r3, r2
 800714c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	2b06      	cmp	r3, #6
 8007152:	d015      	beq.n	8007180 <HAL_TIM_Base_Start+0xa4>
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800715a:	d011      	beq.n	8007180 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	681a      	ldr	r2, [r3, #0]
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	f042 0201 	orr.w	r2, r2, #1
 800716a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800716c:	e008      	b.n	8007180 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	681b      	ldr	r3, [r3, #0]
 8007172:	681a      	ldr	r2, [r3, #0]
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	f042 0201 	orr.w	r2, r2, #1
 800717c:	601a      	str	r2, [r3, #0]
 800717e:	e000      	b.n	8007182 <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007180:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007182:	2300      	movs	r3, #0
}
 8007184:	4618      	mov	r0, r3
 8007186:	3714      	adds	r7, #20
 8007188:	46bd      	mov	sp, r7
 800718a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800718e:	4770      	bx	lr
 8007190:	40012c00 	.word	0x40012c00
 8007194:	40000400 	.word	0x40000400
 8007198:	40000800 	.word	0x40000800
 800719c:	40000c00 	.word	0x40000c00
 80071a0:	40013400 	.word	0x40013400
 80071a4:	40014000 	.word	0x40014000
 80071a8:	00010007 	.word	0x00010007

080071ac <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80071ac:	b480      	push	{r7}
 80071ae:	b085      	sub	sp, #20
 80071b0:	af00      	add	r7, sp, #0
 80071b2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80071ba:	b2db      	uxtb	r3, r3
 80071bc:	2b01      	cmp	r3, #1
 80071be:	d001      	beq.n	80071c4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80071c0:	2301      	movs	r3, #1
 80071c2:	e04f      	b.n	8007264 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	2202      	movs	r2, #2
 80071c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	68da      	ldr	r2, [r3, #12]
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	f042 0201 	orr.w	r2, r2, #1
 80071da:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	4a23      	ldr	r2, [pc, #140]	@ (8007270 <HAL_TIM_Base_Start_IT+0xc4>)
 80071e2:	4293      	cmp	r3, r2
 80071e4:	d01d      	beq.n	8007222 <HAL_TIM_Base_Start_IT+0x76>
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80071ee:	d018      	beq.n	8007222 <HAL_TIM_Base_Start_IT+0x76>
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	4a1f      	ldr	r2, [pc, #124]	@ (8007274 <HAL_TIM_Base_Start_IT+0xc8>)
 80071f6:	4293      	cmp	r3, r2
 80071f8:	d013      	beq.n	8007222 <HAL_TIM_Base_Start_IT+0x76>
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	4a1e      	ldr	r2, [pc, #120]	@ (8007278 <HAL_TIM_Base_Start_IT+0xcc>)
 8007200:	4293      	cmp	r3, r2
 8007202:	d00e      	beq.n	8007222 <HAL_TIM_Base_Start_IT+0x76>
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	4a1c      	ldr	r2, [pc, #112]	@ (800727c <HAL_TIM_Base_Start_IT+0xd0>)
 800720a:	4293      	cmp	r3, r2
 800720c:	d009      	beq.n	8007222 <HAL_TIM_Base_Start_IT+0x76>
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	4a1b      	ldr	r2, [pc, #108]	@ (8007280 <HAL_TIM_Base_Start_IT+0xd4>)
 8007214:	4293      	cmp	r3, r2
 8007216:	d004      	beq.n	8007222 <HAL_TIM_Base_Start_IT+0x76>
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	4a19      	ldr	r2, [pc, #100]	@ (8007284 <HAL_TIM_Base_Start_IT+0xd8>)
 800721e:	4293      	cmp	r3, r2
 8007220:	d115      	bne.n	800724e <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	681b      	ldr	r3, [r3, #0]
 8007226:	689a      	ldr	r2, [r3, #8]
 8007228:	4b17      	ldr	r3, [pc, #92]	@ (8007288 <HAL_TIM_Base_Start_IT+0xdc>)
 800722a:	4013      	ands	r3, r2
 800722c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800722e:	68fb      	ldr	r3, [r7, #12]
 8007230:	2b06      	cmp	r3, #6
 8007232:	d015      	beq.n	8007260 <HAL_TIM_Base_Start_IT+0xb4>
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800723a:	d011      	beq.n	8007260 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	681a      	ldr	r2, [r3, #0]
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	f042 0201 	orr.w	r2, r2, #1
 800724a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800724c:	e008      	b.n	8007260 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	681a      	ldr	r2, [r3, #0]
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	f042 0201 	orr.w	r2, r2, #1
 800725c:	601a      	str	r2, [r3, #0]
 800725e:	e000      	b.n	8007262 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007260:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8007262:	2300      	movs	r3, #0
}
 8007264:	4618      	mov	r0, r3
 8007266:	3714      	adds	r7, #20
 8007268:	46bd      	mov	sp, r7
 800726a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800726e:	4770      	bx	lr
 8007270:	40012c00 	.word	0x40012c00
 8007274:	40000400 	.word	0x40000400
 8007278:	40000800 	.word	0x40000800
 800727c:	40000c00 	.word	0x40000c00
 8007280:	40013400 	.word	0x40013400
 8007284:	40014000 	.word	0x40014000
 8007288:	00010007 	.word	0x00010007

0800728c <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 800728c:	b580      	push	{r7, lr}
 800728e:	b082      	sub	sp, #8
 8007290:	af00      	add	r7, sp, #0
 8007292:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	2b00      	cmp	r3, #0
 8007298:	d101      	bne.n	800729e <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800729a:	2301      	movs	r3, #1
 800729c:	e049      	b.n	8007332 <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80072a4:	b2db      	uxtb	r3, r3
 80072a6:	2b00      	cmp	r3, #0
 80072a8:	d106      	bne.n	80072b8 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	2200      	movs	r2, #0
 80072ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 80072b2:	6878      	ldr	r0, [r7, #4]
 80072b4:	f000 f841 	bl	800733a <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	2202      	movs	r2, #2
 80072bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	681a      	ldr	r2, [r3, #0]
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	3304      	adds	r3, #4
 80072c8:	4619      	mov	r1, r3
 80072ca:	4610      	mov	r0, r2
 80072cc:	f000 fab2 	bl	8007834 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	2201      	movs	r2, #1
 80072d4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	2201      	movs	r2, #1
 80072dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	2201      	movs	r2, #1
 80072e4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	2201      	movs	r2, #1
 80072ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	2201      	movs	r2, #1
 80072f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	2201      	movs	r2, #1
 80072fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	2201      	movs	r2, #1
 8007304:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	2201      	movs	r2, #1
 800730c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	2201      	movs	r2, #1
 8007314:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	2201      	movs	r2, #1
 800731c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	2201      	movs	r2, #1
 8007324:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	2201      	movs	r2, #1
 800732c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007330:	2300      	movs	r3, #0
}
 8007332:	4618      	mov	r0, r3
 8007334:	3708      	adds	r7, #8
 8007336:	46bd      	mov	sp, r7
 8007338:	bd80      	pop	{r7, pc}

0800733a <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 800733a:	b480      	push	{r7}
 800733c:	b083      	sub	sp, #12
 800733e:	af00      	add	r7, sp, #0
 8007340:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8007342:	bf00      	nop
 8007344:	370c      	adds	r7, #12
 8007346:	46bd      	mov	sp, r7
 8007348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800734c:	4770      	bx	lr

0800734e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800734e:	b580      	push	{r7, lr}
 8007350:	b084      	sub	sp, #16
 8007352:	af00      	add	r7, sp, #0
 8007354:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	68db      	ldr	r3, [r3, #12]
 800735c:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	691b      	ldr	r3, [r3, #16]
 8007364:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8007366:	68bb      	ldr	r3, [r7, #8]
 8007368:	f003 0302 	and.w	r3, r3, #2
 800736c:	2b00      	cmp	r3, #0
 800736e:	d020      	beq.n	80073b2 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	f003 0302 	and.w	r3, r3, #2
 8007376:	2b00      	cmp	r3, #0
 8007378:	d01b      	beq.n	80073b2 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	f06f 0202 	mvn.w	r2, #2
 8007382:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	2201      	movs	r2, #1
 8007388:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	699b      	ldr	r3, [r3, #24]
 8007390:	f003 0303 	and.w	r3, r3, #3
 8007394:	2b00      	cmp	r3, #0
 8007396:	d003      	beq.n	80073a0 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007398:	6878      	ldr	r0, [r7, #4]
 800739a:	f000 fa2c 	bl	80077f6 <HAL_TIM_IC_CaptureCallback>
 800739e:	e005      	b.n	80073ac <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80073a0:	6878      	ldr	r0, [r7, #4]
 80073a2:	f000 fa1e 	bl	80077e2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80073a6:	6878      	ldr	r0, [r7, #4]
 80073a8:	f000 fa2f 	bl	800780a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	2200      	movs	r2, #0
 80073b0:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80073b2:	68bb      	ldr	r3, [r7, #8]
 80073b4:	f003 0304 	and.w	r3, r3, #4
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d020      	beq.n	80073fe <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	f003 0304 	and.w	r3, r3, #4
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d01b      	beq.n	80073fe <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	f06f 0204 	mvn.w	r2, #4
 80073ce:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	2202      	movs	r2, #2
 80073d4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	699b      	ldr	r3, [r3, #24]
 80073dc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d003      	beq.n	80073ec <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80073e4:	6878      	ldr	r0, [r7, #4]
 80073e6:	f000 fa06 	bl	80077f6 <HAL_TIM_IC_CaptureCallback>
 80073ea:	e005      	b.n	80073f8 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80073ec:	6878      	ldr	r0, [r7, #4]
 80073ee:	f000 f9f8 	bl	80077e2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80073f2:	6878      	ldr	r0, [r7, #4]
 80073f4:	f000 fa09 	bl	800780a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	2200      	movs	r2, #0
 80073fc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80073fe:	68bb      	ldr	r3, [r7, #8]
 8007400:	f003 0308 	and.w	r3, r3, #8
 8007404:	2b00      	cmp	r3, #0
 8007406:	d020      	beq.n	800744a <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	f003 0308 	and.w	r3, r3, #8
 800740e:	2b00      	cmp	r3, #0
 8007410:	d01b      	beq.n	800744a <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	f06f 0208 	mvn.w	r2, #8
 800741a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	2204      	movs	r2, #4
 8007420:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007422:	687b      	ldr	r3, [r7, #4]
 8007424:	681b      	ldr	r3, [r3, #0]
 8007426:	69db      	ldr	r3, [r3, #28]
 8007428:	f003 0303 	and.w	r3, r3, #3
 800742c:	2b00      	cmp	r3, #0
 800742e:	d003      	beq.n	8007438 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007430:	6878      	ldr	r0, [r7, #4]
 8007432:	f000 f9e0 	bl	80077f6 <HAL_TIM_IC_CaptureCallback>
 8007436:	e005      	b.n	8007444 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007438:	6878      	ldr	r0, [r7, #4]
 800743a:	f000 f9d2 	bl	80077e2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800743e:	6878      	ldr	r0, [r7, #4]
 8007440:	f000 f9e3 	bl	800780a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	2200      	movs	r2, #0
 8007448:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800744a:	68bb      	ldr	r3, [r7, #8]
 800744c:	f003 0310 	and.w	r3, r3, #16
 8007450:	2b00      	cmp	r3, #0
 8007452:	d020      	beq.n	8007496 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	f003 0310 	and.w	r3, r3, #16
 800745a:	2b00      	cmp	r3, #0
 800745c:	d01b      	beq.n	8007496 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	f06f 0210 	mvn.w	r2, #16
 8007466:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	2208      	movs	r2, #8
 800746c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	69db      	ldr	r3, [r3, #28]
 8007474:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007478:	2b00      	cmp	r3, #0
 800747a:	d003      	beq.n	8007484 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800747c:	6878      	ldr	r0, [r7, #4]
 800747e:	f000 f9ba 	bl	80077f6 <HAL_TIM_IC_CaptureCallback>
 8007482:	e005      	b.n	8007490 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007484:	6878      	ldr	r0, [r7, #4]
 8007486:	f000 f9ac 	bl	80077e2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800748a:	6878      	ldr	r0, [r7, #4]
 800748c:	f000 f9bd 	bl	800780a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	2200      	movs	r2, #0
 8007494:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8007496:	68bb      	ldr	r3, [r7, #8]
 8007498:	f003 0301 	and.w	r3, r3, #1
 800749c:	2b00      	cmp	r3, #0
 800749e:	d00c      	beq.n	80074ba <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	f003 0301 	and.w	r3, r3, #1
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d007      	beq.n	80074ba <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	f06f 0201 	mvn.w	r2, #1
 80074b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80074b4:	6878      	ldr	r0, [r7, #4]
 80074b6:	f7fa f84b 	bl	8001550 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80074ba:	68bb      	ldr	r3, [r7, #8]
 80074bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d104      	bne.n	80074ce <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80074c4:	68bb      	ldr	r3, [r7, #8]
 80074c6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d00c      	beq.n	80074e8 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80074d4:	2b00      	cmp	r3, #0
 80074d6:	d007      	beq.n	80074e8 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80074e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80074e2:	6878      	ldr	r0, [r7, #4]
 80074e4:	f000 fe4e 	bl	8008184 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80074e8:	68bb      	ldr	r3, [r7, #8]
 80074ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d00c      	beq.n	800750c <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d007      	beq.n	800750c <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8007504:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007506:	6878      	ldr	r0, [r7, #4]
 8007508:	f000 fe46 	bl	8008198 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800750c:	68bb      	ldr	r3, [r7, #8]
 800750e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007512:	2b00      	cmp	r3, #0
 8007514:	d00c      	beq.n	8007530 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800751c:	2b00      	cmp	r3, #0
 800751e:	d007      	beq.n	8007530 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8007528:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800752a:	6878      	ldr	r0, [r7, #4]
 800752c:	f000 f977 	bl	800781e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8007530:	68bb      	ldr	r3, [r7, #8]
 8007532:	f003 0320 	and.w	r3, r3, #32
 8007536:	2b00      	cmp	r3, #0
 8007538:	d00c      	beq.n	8007554 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	f003 0320 	and.w	r3, r3, #32
 8007540:	2b00      	cmp	r3, #0
 8007542:	d007      	beq.n	8007554 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	681b      	ldr	r3, [r3, #0]
 8007548:	f06f 0220 	mvn.w	r2, #32
 800754c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800754e:	6878      	ldr	r0, [r7, #4]
 8007550:	f000 fe0e 	bl	8008170 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007554:	bf00      	nop
 8007556:	3710      	adds	r7, #16
 8007558:	46bd      	mov	sp, r7
 800755a:	bd80      	pop	{r7, pc}

0800755c <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 800755c:	b580      	push	{r7, lr}
 800755e:	b086      	sub	sp, #24
 8007560:	af00      	add	r7, sp, #0
 8007562:	60f8      	str	r0, [r7, #12]
 8007564:	60b9      	str	r1, [r7, #8]
 8007566:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007568:	2300      	movs	r3, #0
 800756a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007572:	2b01      	cmp	r3, #1
 8007574:	d101      	bne.n	800757a <HAL_TIM_OC_ConfigChannel+0x1e>
 8007576:	2302      	movs	r3, #2
 8007578:	e066      	b.n	8007648 <HAL_TIM_OC_ConfigChannel+0xec>
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	2201      	movs	r2, #1
 800757e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	2b14      	cmp	r3, #20
 8007586:	d857      	bhi.n	8007638 <HAL_TIM_OC_ConfigChannel+0xdc>
 8007588:	a201      	add	r2, pc, #4	@ (adr r2, 8007590 <HAL_TIM_OC_ConfigChannel+0x34>)
 800758a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800758e:	bf00      	nop
 8007590:	080075e5 	.word	0x080075e5
 8007594:	08007639 	.word	0x08007639
 8007598:	08007639 	.word	0x08007639
 800759c:	08007639 	.word	0x08007639
 80075a0:	080075f3 	.word	0x080075f3
 80075a4:	08007639 	.word	0x08007639
 80075a8:	08007639 	.word	0x08007639
 80075ac:	08007639 	.word	0x08007639
 80075b0:	08007601 	.word	0x08007601
 80075b4:	08007639 	.word	0x08007639
 80075b8:	08007639 	.word	0x08007639
 80075bc:	08007639 	.word	0x08007639
 80075c0:	0800760f 	.word	0x0800760f
 80075c4:	08007639 	.word	0x08007639
 80075c8:	08007639 	.word	0x08007639
 80075cc:	08007639 	.word	0x08007639
 80075d0:	0800761d 	.word	0x0800761d
 80075d4:	08007639 	.word	0x08007639
 80075d8:	08007639 	.word	0x08007639
 80075dc:	08007639 	.word	0x08007639
 80075e0:	0800762b 	.word	0x0800762b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	68b9      	ldr	r1, [r7, #8]
 80075ea:	4618      	mov	r0, r3
 80075ec:	f000 f9c8 	bl	8007980 <TIM_OC1_SetConfig>
      break;
 80075f0:	e025      	b.n	800763e <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	68b9      	ldr	r1, [r7, #8]
 80075f8:	4618      	mov	r0, r3
 80075fa:	f000 fa51 	bl	8007aa0 <TIM_OC2_SetConfig>
      break;
 80075fe:	e01e      	b.n	800763e <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	68b9      	ldr	r1, [r7, #8]
 8007606:	4618      	mov	r0, r3
 8007608:	f000 fad4 	bl	8007bb4 <TIM_OC3_SetConfig>
      break;
 800760c:	e017      	b.n	800763e <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	68b9      	ldr	r1, [r7, #8]
 8007614:	4618      	mov	r0, r3
 8007616:	f000 fb55 	bl	8007cc4 <TIM_OC4_SetConfig>
      break;
 800761a:	e010      	b.n	800763e <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800761c:	68fb      	ldr	r3, [r7, #12]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	68b9      	ldr	r1, [r7, #8]
 8007622:	4618      	mov	r0, r3
 8007624:	f000 fbb8 	bl	8007d98 <TIM_OC5_SetConfig>
      break;
 8007628:	e009      	b.n	800763e <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	68b9      	ldr	r1, [r7, #8]
 8007630:	4618      	mov	r0, r3
 8007632:	f000 fc15 	bl	8007e60 <TIM_OC6_SetConfig>
      break;
 8007636:	e002      	b.n	800763e <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      status = HAL_ERROR;
 8007638:	2301      	movs	r3, #1
 800763a:	75fb      	strb	r3, [r7, #23]
      break;
 800763c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	2200      	movs	r2, #0
 8007642:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007646:	7dfb      	ldrb	r3, [r7, #23]
}
 8007648:	4618      	mov	r0, r3
 800764a:	3718      	adds	r7, #24
 800764c:	46bd      	mov	sp, r7
 800764e:	bd80      	pop	{r7, pc}

08007650 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007650:	b580      	push	{r7, lr}
 8007652:	b084      	sub	sp, #16
 8007654:	af00      	add	r7, sp, #0
 8007656:	6078      	str	r0, [r7, #4]
 8007658:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800765a:	2300      	movs	r3, #0
 800765c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007664:	2b01      	cmp	r3, #1
 8007666:	d101      	bne.n	800766c <HAL_TIM_ConfigClockSource+0x1c>
 8007668:	2302      	movs	r3, #2
 800766a:	e0b6      	b.n	80077da <HAL_TIM_ConfigClockSource+0x18a>
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	2201      	movs	r2, #1
 8007670:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	2202      	movs	r2, #2
 8007678:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	681b      	ldr	r3, [r3, #0]
 8007680:	689b      	ldr	r3, [r3, #8]
 8007682:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007684:	68bb      	ldr	r3, [r7, #8]
 8007686:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800768a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800768e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007690:	68bb      	ldr	r3, [r7, #8]
 8007692:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007696:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	68ba      	ldr	r2, [r7, #8]
 800769e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80076a0:	683b      	ldr	r3, [r7, #0]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80076a8:	d03e      	beq.n	8007728 <HAL_TIM_ConfigClockSource+0xd8>
 80076aa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80076ae:	f200 8087 	bhi.w	80077c0 <HAL_TIM_ConfigClockSource+0x170>
 80076b2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80076b6:	f000 8086 	beq.w	80077c6 <HAL_TIM_ConfigClockSource+0x176>
 80076ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80076be:	d87f      	bhi.n	80077c0 <HAL_TIM_ConfigClockSource+0x170>
 80076c0:	2b70      	cmp	r3, #112	@ 0x70
 80076c2:	d01a      	beq.n	80076fa <HAL_TIM_ConfigClockSource+0xaa>
 80076c4:	2b70      	cmp	r3, #112	@ 0x70
 80076c6:	d87b      	bhi.n	80077c0 <HAL_TIM_ConfigClockSource+0x170>
 80076c8:	2b60      	cmp	r3, #96	@ 0x60
 80076ca:	d050      	beq.n	800776e <HAL_TIM_ConfigClockSource+0x11e>
 80076cc:	2b60      	cmp	r3, #96	@ 0x60
 80076ce:	d877      	bhi.n	80077c0 <HAL_TIM_ConfigClockSource+0x170>
 80076d0:	2b50      	cmp	r3, #80	@ 0x50
 80076d2:	d03c      	beq.n	800774e <HAL_TIM_ConfigClockSource+0xfe>
 80076d4:	2b50      	cmp	r3, #80	@ 0x50
 80076d6:	d873      	bhi.n	80077c0 <HAL_TIM_ConfigClockSource+0x170>
 80076d8:	2b40      	cmp	r3, #64	@ 0x40
 80076da:	d058      	beq.n	800778e <HAL_TIM_ConfigClockSource+0x13e>
 80076dc:	2b40      	cmp	r3, #64	@ 0x40
 80076de:	d86f      	bhi.n	80077c0 <HAL_TIM_ConfigClockSource+0x170>
 80076e0:	2b30      	cmp	r3, #48	@ 0x30
 80076e2:	d064      	beq.n	80077ae <HAL_TIM_ConfigClockSource+0x15e>
 80076e4:	2b30      	cmp	r3, #48	@ 0x30
 80076e6:	d86b      	bhi.n	80077c0 <HAL_TIM_ConfigClockSource+0x170>
 80076e8:	2b20      	cmp	r3, #32
 80076ea:	d060      	beq.n	80077ae <HAL_TIM_ConfigClockSource+0x15e>
 80076ec:	2b20      	cmp	r3, #32
 80076ee:	d867      	bhi.n	80077c0 <HAL_TIM_ConfigClockSource+0x170>
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d05c      	beq.n	80077ae <HAL_TIM_ConfigClockSource+0x15e>
 80076f4:	2b10      	cmp	r3, #16
 80076f6:	d05a      	beq.n	80077ae <HAL_TIM_ConfigClockSource+0x15e>
 80076f8:	e062      	b.n	80077c0 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80076fe:	683b      	ldr	r3, [r7, #0]
 8007700:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007702:	683b      	ldr	r3, [r7, #0]
 8007704:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007706:	683b      	ldr	r3, [r7, #0]
 8007708:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800770a:	f000 fc89 	bl	8008020 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	689b      	ldr	r3, [r3, #8]
 8007714:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007716:	68bb      	ldr	r3, [r7, #8]
 8007718:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800771c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	68ba      	ldr	r2, [r7, #8]
 8007724:	609a      	str	r2, [r3, #8]
      break;
 8007726:	e04f      	b.n	80077c8 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800772c:	683b      	ldr	r3, [r7, #0]
 800772e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007730:	683b      	ldr	r3, [r7, #0]
 8007732:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007734:	683b      	ldr	r3, [r7, #0]
 8007736:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007738:	f000 fc72 	bl	8008020 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	689a      	ldr	r2, [r3, #8]
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800774a:	609a      	str	r2, [r3, #8]
      break;
 800774c:	e03c      	b.n	80077c8 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007752:	683b      	ldr	r3, [r7, #0]
 8007754:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007756:	683b      	ldr	r3, [r7, #0]
 8007758:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800775a:	461a      	mov	r2, r3
 800775c:	f000 fbe6 	bl	8007f2c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	2150      	movs	r1, #80	@ 0x50
 8007766:	4618      	mov	r0, r3
 8007768:	f000 fc3f 	bl	8007fea <TIM_ITRx_SetConfig>
      break;
 800776c:	e02c      	b.n	80077c8 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007772:	683b      	ldr	r3, [r7, #0]
 8007774:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007776:	683b      	ldr	r3, [r7, #0]
 8007778:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800777a:	461a      	mov	r2, r3
 800777c:	f000 fc05 	bl	8007f8a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	2160      	movs	r1, #96	@ 0x60
 8007786:	4618      	mov	r0, r3
 8007788:	f000 fc2f 	bl	8007fea <TIM_ITRx_SetConfig>
      break;
 800778c:	e01c      	b.n	80077c8 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007792:	683b      	ldr	r3, [r7, #0]
 8007794:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007796:	683b      	ldr	r3, [r7, #0]
 8007798:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800779a:	461a      	mov	r2, r3
 800779c:	f000 fbc6 	bl	8007f2c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	2140      	movs	r1, #64	@ 0x40
 80077a6:	4618      	mov	r0, r3
 80077a8:	f000 fc1f 	bl	8007fea <TIM_ITRx_SetConfig>
      break;
 80077ac:	e00c      	b.n	80077c8 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	681a      	ldr	r2, [r3, #0]
 80077b2:	683b      	ldr	r3, [r7, #0]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	4619      	mov	r1, r3
 80077b8:	4610      	mov	r0, r2
 80077ba:	f000 fc16 	bl	8007fea <TIM_ITRx_SetConfig>
      break;
 80077be:	e003      	b.n	80077c8 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 80077c0:	2301      	movs	r3, #1
 80077c2:	73fb      	strb	r3, [r7, #15]
      break;
 80077c4:	e000      	b.n	80077c8 <HAL_TIM_ConfigClockSource+0x178>
      break;
 80077c6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	2201      	movs	r2, #1
 80077cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	2200      	movs	r2, #0
 80077d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80077d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80077da:	4618      	mov	r0, r3
 80077dc:	3710      	adds	r7, #16
 80077de:	46bd      	mov	sp, r7
 80077e0:	bd80      	pop	{r7, pc}

080077e2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80077e2:	b480      	push	{r7}
 80077e4:	b083      	sub	sp, #12
 80077e6:	af00      	add	r7, sp, #0
 80077e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80077ea:	bf00      	nop
 80077ec:	370c      	adds	r7, #12
 80077ee:	46bd      	mov	sp, r7
 80077f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077f4:	4770      	bx	lr

080077f6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80077f6:	b480      	push	{r7}
 80077f8:	b083      	sub	sp, #12
 80077fa:	af00      	add	r7, sp, #0
 80077fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80077fe:	bf00      	nop
 8007800:	370c      	adds	r7, #12
 8007802:	46bd      	mov	sp, r7
 8007804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007808:	4770      	bx	lr

0800780a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800780a:	b480      	push	{r7}
 800780c:	b083      	sub	sp, #12
 800780e:	af00      	add	r7, sp, #0
 8007810:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007812:	bf00      	nop
 8007814:	370c      	adds	r7, #12
 8007816:	46bd      	mov	sp, r7
 8007818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800781c:	4770      	bx	lr

0800781e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800781e:	b480      	push	{r7}
 8007820:	b083      	sub	sp, #12
 8007822:	af00      	add	r7, sp, #0
 8007824:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007826:	bf00      	nop
 8007828:	370c      	adds	r7, #12
 800782a:	46bd      	mov	sp, r7
 800782c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007830:	4770      	bx	lr
	...

08007834 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007834:	b480      	push	{r7}
 8007836:	b085      	sub	sp, #20
 8007838:	af00      	add	r7, sp, #0
 800783a:	6078      	str	r0, [r7, #4]
 800783c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	4a46      	ldr	r2, [pc, #280]	@ (8007960 <TIM_Base_SetConfig+0x12c>)
 8007848:	4293      	cmp	r3, r2
 800784a:	d013      	beq.n	8007874 <TIM_Base_SetConfig+0x40>
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007852:	d00f      	beq.n	8007874 <TIM_Base_SetConfig+0x40>
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	4a43      	ldr	r2, [pc, #268]	@ (8007964 <TIM_Base_SetConfig+0x130>)
 8007858:	4293      	cmp	r3, r2
 800785a:	d00b      	beq.n	8007874 <TIM_Base_SetConfig+0x40>
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	4a42      	ldr	r2, [pc, #264]	@ (8007968 <TIM_Base_SetConfig+0x134>)
 8007860:	4293      	cmp	r3, r2
 8007862:	d007      	beq.n	8007874 <TIM_Base_SetConfig+0x40>
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	4a41      	ldr	r2, [pc, #260]	@ (800796c <TIM_Base_SetConfig+0x138>)
 8007868:	4293      	cmp	r3, r2
 800786a:	d003      	beq.n	8007874 <TIM_Base_SetConfig+0x40>
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	4a40      	ldr	r2, [pc, #256]	@ (8007970 <TIM_Base_SetConfig+0x13c>)
 8007870:	4293      	cmp	r3, r2
 8007872:	d108      	bne.n	8007886 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800787a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800787c:	683b      	ldr	r3, [r7, #0]
 800787e:	685b      	ldr	r3, [r3, #4]
 8007880:	68fa      	ldr	r2, [r7, #12]
 8007882:	4313      	orrs	r3, r2
 8007884:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	4a35      	ldr	r2, [pc, #212]	@ (8007960 <TIM_Base_SetConfig+0x12c>)
 800788a:	4293      	cmp	r3, r2
 800788c:	d01f      	beq.n	80078ce <TIM_Base_SetConfig+0x9a>
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007894:	d01b      	beq.n	80078ce <TIM_Base_SetConfig+0x9a>
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	4a32      	ldr	r2, [pc, #200]	@ (8007964 <TIM_Base_SetConfig+0x130>)
 800789a:	4293      	cmp	r3, r2
 800789c:	d017      	beq.n	80078ce <TIM_Base_SetConfig+0x9a>
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	4a31      	ldr	r2, [pc, #196]	@ (8007968 <TIM_Base_SetConfig+0x134>)
 80078a2:	4293      	cmp	r3, r2
 80078a4:	d013      	beq.n	80078ce <TIM_Base_SetConfig+0x9a>
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	4a30      	ldr	r2, [pc, #192]	@ (800796c <TIM_Base_SetConfig+0x138>)
 80078aa:	4293      	cmp	r3, r2
 80078ac:	d00f      	beq.n	80078ce <TIM_Base_SetConfig+0x9a>
 80078ae:	687b      	ldr	r3, [r7, #4]
 80078b0:	4a2f      	ldr	r2, [pc, #188]	@ (8007970 <TIM_Base_SetConfig+0x13c>)
 80078b2:	4293      	cmp	r3, r2
 80078b4:	d00b      	beq.n	80078ce <TIM_Base_SetConfig+0x9a>
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	4a2e      	ldr	r2, [pc, #184]	@ (8007974 <TIM_Base_SetConfig+0x140>)
 80078ba:	4293      	cmp	r3, r2
 80078bc:	d007      	beq.n	80078ce <TIM_Base_SetConfig+0x9a>
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	4a2d      	ldr	r2, [pc, #180]	@ (8007978 <TIM_Base_SetConfig+0x144>)
 80078c2:	4293      	cmp	r3, r2
 80078c4:	d003      	beq.n	80078ce <TIM_Base_SetConfig+0x9a>
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	4a2c      	ldr	r2, [pc, #176]	@ (800797c <TIM_Base_SetConfig+0x148>)
 80078ca:	4293      	cmp	r3, r2
 80078cc:	d108      	bne.n	80078e0 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80078d4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80078d6:	683b      	ldr	r3, [r7, #0]
 80078d8:	68db      	ldr	r3, [r3, #12]
 80078da:	68fa      	ldr	r2, [r7, #12]
 80078dc:	4313      	orrs	r3, r2
 80078de:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80078e6:	683b      	ldr	r3, [r7, #0]
 80078e8:	695b      	ldr	r3, [r3, #20]
 80078ea:	4313      	orrs	r3, r2
 80078ec:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	68fa      	ldr	r2, [r7, #12]
 80078f2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80078f4:	683b      	ldr	r3, [r7, #0]
 80078f6:	689a      	ldr	r2, [r3, #8]
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80078fc:	683b      	ldr	r3, [r7, #0]
 80078fe:	681a      	ldr	r2, [r3, #0]
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	4a16      	ldr	r2, [pc, #88]	@ (8007960 <TIM_Base_SetConfig+0x12c>)
 8007908:	4293      	cmp	r3, r2
 800790a:	d00f      	beq.n	800792c <TIM_Base_SetConfig+0xf8>
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	4a18      	ldr	r2, [pc, #96]	@ (8007970 <TIM_Base_SetConfig+0x13c>)
 8007910:	4293      	cmp	r3, r2
 8007912:	d00b      	beq.n	800792c <TIM_Base_SetConfig+0xf8>
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	4a17      	ldr	r2, [pc, #92]	@ (8007974 <TIM_Base_SetConfig+0x140>)
 8007918:	4293      	cmp	r3, r2
 800791a:	d007      	beq.n	800792c <TIM_Base_SetConfig+0xf8>
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	4a16      	ldr	r2, [pc, #88]	@ (8007978 <TIM_Base_SetConfig+0x144>)
 8007920:	4293      	cmp	r3, r2
 8007922:	d003      	beq.n	800792c <TIM_Base_SetConfig+0xf8>
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	4a15      	ldr	r2, [pc, #84]	@ (800797c <TIM_Base_SetConfig+0x148>)
 8007928:	4293      	cmp	r3, r2
 800792a:	d103      	bne.n	8007934 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800792c:	683b      	ldr	r3, [r7, #0]
 800792e:	691a      	ldr	r2, [r3, #16]
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	2201      	movs	r2, #1
 8007938:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	691b      	ldr	r3, [r3, #16]
 800793e:	f003 0301 	and.w	r3, r3, #1
 8007942:	2b01      	cmp	r3, #1
 8007944:	d105      	bne.n	8007952 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	691b      	ldr	r3, [r3, #16]
 800794a:	f023 0201 	bic.w	r2, r3, #1
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	611a      	str	r2, [r3, #16]
  }
}
 8007952:	bf00      	nop
 8007954:	3714      	adds	r7, #20
 8007956:	46bd      	mov	sp, r7
 8007958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800795c:	4770      	bx	lr
 800795e:	bf00      	nop
 8007960:	40012c00 	.word	0x40012c00
 8007964:	40000400 	.word	0x40000400
 8007968:	40000800 	.word	0x40000800
 800796c:	40000c00 	.word	0x40000c00
 8007970:	40013400 	.word	0x40013400
 8007974:	40014000 	.word	0x40014000
 8007978:	40014400 	.word	0x40014400
 800797c:	40014800 	.word	0x40014800

08007980 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007980:	b480      	push	{r7}
 8007982:	b087      	sub	sp, #28
 8007984:	af00      	add	r7, sp, #0
 8007986:	6078      	str	r0, [r7, #4]
 8007988:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	6a1b      	ldr	r3, [r3, #32]
 800798e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	6a1b      	ldr	r3, [r3, #32]
 8007994:	f023 0201 	bic.w	r2, r3, #1
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	685b      	ldr	r3, [r3, #4]
 80079a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	699b      	ldr	r3, [r3, #24]
 80079a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80079ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80079b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80079b4:	68fb      	ldr	r3, [r7, #12]
 80079b6:	f023 0303 	bic.w	r3, r3, #3
 80079ba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80079bc:	683b      	ldr	r3, [r7, #0]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	68fa      	ldr	r2, [r7, #12]
 80079c2:	4313      	orrs	r3, r2
 80079c4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80079c6:	697b      	ldr	r3, [r7, #20]
 80079c8:	f023 0302 	bic.w	r3, r3, #2
 80079cc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80079ce:	683b      	ldr	r3, [r7, #0]
 80079d0:	689b      	ldr	r3, [r3, #8]
 80079d2:	697a      	ldr	r2, [r7, #20]
 80079d4:	4313      	orrs	r3, r2
 80079d6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	4a2c      	ldr	r2, [pc, #176]	@ (8007a8c <TIM_OC1_SetConfig+0x10c>)
 80079dc:	4293      	cmp	r3, r2
 80079de:	d00f      	beq.n	8007a00 <TIM_OC1_SetConfig+0x80>
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	4a2b      	ldr	r2, [pc, #172]	@ (8007a90 <TIM_OC1_SetConfig+0x110>)
 80079e4:	4293      	cmp	r3, r2
 80079e6:	d00b      	beq.n	8007a00 <TIM_OC1_SetConfig+0x80>
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	4a2a      	ldr	r2, [pc, #168]	@ (8007a94 <TIM_OC1_SetConfig+0x114>)
 80079ec:	4293      	cmp	r3, r2
 80079ee:	d007      	beq.n	8007a00 <TIM_OC1_SetConfig+0x80>
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	4a29      	ldr	r2, [pc, #164]	@ (8007a98 <TIM_OC1_SetConfig+0x118>)
 80079f4:	4293      	cmp	r3, r2
 80079f6:	d003      	beq.n	8007a00 <TIM_OC1_SetConfig+0x80>
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	4a28      	ldr	r2, [pc, #160]	@ (8007a9c <TIM_OC1_SetConfig+0x11c>)
 80079fc:	4293      	cmp	r3, r2
 80079fe:	d10c      	bne.n	8007a1a <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007a00:	697b      	ldr	r3, [r7, #20]
 8007a02:	f023 0308 	bic.w	r3, r3, #8
 8007a06:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007a08:	683b      	ldr	r3, [r7, #0]
 8007a0a:	68db      	ldr	r3, [r3, #12]
 8007a0c:	697a      	ldr	r2, [r7, #20]
 8007a0e:	4313      	orrs	r3, r2
 8007a10:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007a12:	697b      	ldr	r3, [r7, #20]
 8007a14:	f023 0304 	bic.w	r3, r3, #4
 8007a18:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007a1a:	687b      	ldr	r3, [r7, #4]
 8007a1c:	4a1b      	ldr	r2, [pc, #108]	@ (8007a8c <TIM_OC1_SetConfig+0x10c>)
 8007a1e:	4293      	cmp	r3, r2
 8007a20:	d00f      	beq.n	8007a42 <TIM_OC1_SetConfig+0xc2>
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	4a1a      	ldr	r2, [pc, #104]	@ (8007a90 <TIM_OC1_SetConfig+0x110>)
 8007a26:	4293      	cmp	r3, r2
 8007a28:	d00b      	beq.n	8007a42 <TIM_OC1_SetConfig+0xc2>
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	4a19      	ldr	r2, [pc, #100]	@ (8007a94 <TIM_OC1_SetConfig+0x114>)
 8007a2e:	4293      	cmp	r3, r2
 8007a30:	d007      	beq.n	8007a42 <TIM_OC1_SetConfig+0xc2>
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	4a18      	ldr	r2, [pc, #96]	@ (8007a98 <TIM_OC1_SetConfig+0x118>)
 8007a36:	4293      	cmp	r3, r2
 8007a38:	d003      	beq.n	8007a42 <TIM_OC1_SetConfig+0xc2>
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	4a17      	ldr	r2, [pc, #92]	@ (8007a9c <TIM_OC1_SetConfig+0x11c>)
 8007a3e:	4293      	cmp	r3, r2
 8007a40:	d111      	bne.n	8007a66 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007a42:	693b      	ldr	r3, [r7, #16]
 8007a44:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007a48:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007a4a:	693b      	ldr	r3, [r7, #16]
 8007a4c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007a50:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007a52:	683b      	ldr	r3, [r7, #0]
 8007a54:	695b      	ldr	r3, [r3, #20]
 8007a56:	693a      	ldr	r2, [r7, #16]
 8007a58:	4313      	orrs	r3, r2
 8007a5a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007a5c:	683b      	ldr	r3, [r7, #0]
 8007a5e:	699b      	ldr	r3, [r3, #24]
 8007a60:	693a      	ldr	r2, [r7, #16]
 8007a62:	4313      	orrs	r3, r2
 8007a64:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	693a      	ldr	r2, [r7, #16]
 8007a6a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	68fa      	ldr	r2, [r7, #12]
 8007a70:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007a72:	683b      	ldr	r3, [r7, #0]
 8007a74:	685a      	ldr	r2, [r3, #4]
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	697a      	ldr	r2, [r7, #20]
 8007a7e:	621a      	str	r2, [r3, #32]
}
 8007a80:	bf00      	nop
 8007a82:	371c      	adds	r7, #28
 8007a84:	46bd      	mov	sp, r7
 8007a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a8a:	4770      	bx	lr
 8007a8c:	40012c00 	.word	0x40012c00
 8007a90:	40013400 	.word	0x40013400
 8007a94:	40014000 	.word	0x40014000
 8007a98:	40014400 	.word	0x40014400
 8007a9c:	40014800 	.word	0x40014800

08007aa0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007aa0:	b480      	push	{r7}
 8007aa2:	b087      	sub	sp, #28
 8007aa4:	af00      	add	r7, sp, #0
 8007aa6:	6078      	str	r0, [r7, #4]
 8007aa8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	6a1b      	ldr	r3, [r3, #32]
 8007aae:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	6a1b      	ldr	r3, [r3, #32]
 8007ab4:	f023 0210 	bic.w	r2, r3, #16
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	685b      	ldr	r3, [r3, #4]
 8007ac0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	699b      	ldr	r3, [r3, #24]
 8007ac6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007ace:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007ad2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007ada:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007adc:	683b      	ldr	r3, [r7, #0]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	021b      	lsls	r3, r3, #8
 8007ae2:	68fa      	ldr	r2, [r7, #12]
 8007ae4:	4313      	orrs	r3, r2
 8007ae6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007ae8:	697b      	ldr	r3, [r7, #20]
 8007aea:	f023 0320 	bic.w	r3, r3, #32
 8007aee:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007af0:	683b      	ldr	r3, [r7, #0]
 8007af2:	689b      	ldr	r3, [r3, #8]
 8007af4:	011b      	lsls	r3, r3, #4
 8007af6:	697a      	ldr	r2, [r7, #20]
 8007af8:	4313      	orrs	r3, r2
 8007afa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	4a28      	ldr	r2, [pc, #160]	@ (8007ba0 <TIM_OC2_SetConfig+0x100>)
 8007b00:	4293      	cmp	r3, r2
 8007b02:	d003      	beq.n	8007b0c <TIM_OC2_SetConfig+0x6c>
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	4a27      	ldr	r2, [pc, #156]	@ (8007ba4 <TIM_OC2_SetConfig+0x104>)
 8007b08:	4293      	cmp	r3, r2
 8007b0a:	d10d      	bne.n	8007b28 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007b0c:	697b      	ldr	r3, [r7, #20]
 8007b0e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007b12:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007b14:	683b      	ldr	r3, [r7, #0]
 8007b16:	68db      	ldr	r3, [r3, #12]
 8007b18:	011b      	lsls	r3, r3, #4
 8007b1a:	697a      	ldr	r2, [r7, #20]
 8007b1c:	4313      	orrs	r3, r2
 8007b1e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007b20:	697b      	ldr	r3, [r7, #20]
 8007b22:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007b26:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	4a1d      	ldr	r2, [pc, #116]	@ (8007ba0 <TIM_OC2_SetConfig+0x100>)
 8007b2c:	4293      	cmp	r3, r2
 8007b2e:	d00f      	beq.n	8007b50 <TIM_OC2_SetConfig+0xb0>
 8007b30:	687b      	ldr	r3, [r7, #4]
 8007b32:	4a1c      	ldr	r2, [pc, #112]	@ (8007ba4 <TIM_OC2_SetConfig+0x104>)
 8007b34:	4293      	cmp	r3, r2
 8007b36:	d00b      	beq.n	8007b50 <TIM_OC2_SetConfig+0xb0>
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	4a1b      	ldr	r2, [pc, #108]	@ (8007ba8 <TIM_OC2_SetConfig+0x108>)
 8007b3c:	4293      	cmp	r3, r2
 8007b3e:	d007      	beq.n	8007b50 <TIM_OC2_SetConfig+0xb0>
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	4a1a      	ldr	r2, [pc, #104]	@ (8007bac <TIM_OC2_SetConfig+0x10c>)
 8007b44:	4293      	cmp	r3, r2
 8007b46:	d003      	beq.n	8007b50 <TIM_OC2_SetConfig+0xb0>
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	4a19      	ldr	r2, [pc, #100]	@ (8007bb0 <TIM_OC2_SetConfig+0x110>)
 8007b4c:	4293      	cmp	r3, r2
 8007b4e:	d113      	bne.n	8007b78 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007b50:	693b      	ldr	r3, [r7, #16]
 8007b52:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007b56:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007b58:	693b      	ldr	r3, [r7, #16]
 8007b5a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007b5e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007b60:	683b      	ldr	r3, [r7, #0]
 8007b62:	695b      	ldr	r3, [r3, #20]
 8007b64:	009b      	lsls	r3, r3, #2
 8007b66:	693a      	ldr	r2, [r7, #16]
 8007b68:	4313      	orrs	r3, r2
 8007b6a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007b6c:	683b      	ldr	r3, [r7, #0]
 8007b6e:	699b      	ldr	r3, [r3, #24]
 8007b70:	009b      	lsls	r3, r3, #2
 8007b72:	693a      	ldr	r2, [r7, #16]
 8007b74:	4313      	orrs	r3, r2
 8007b76:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	693a      	ldr	r2, [r7, #16]
 8007b7c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	68fa      	ldr	r2, [r7, #12]
 8007b82:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007b84:	683b      	ldr	r3, [r7, #0]
 8007b86:	685a      	ldr	r2, [r3, #4]
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	697a      	ldr	r2, [r7, #20]
 8007b90:	621a      	str	r2, [r3, #32]
}
 8007b92:	bf00      	nop
 8007b94:	371c      	adds	r7, #28
 8007b96:	46bd      	mov	sp, r7
 8007b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b9c:	4770      	bx	lr
 8007b9e:	bf00      	nop
 8007ba0:	40012c00 	.word	0x40012c00
 8007ba4:	40013400 	.word	0x40013400
 8007ba8:	40014000 	.word	0x40014000
 8007bac:	40014400 	.word	0x40014400
 8007bb0:	40014800 	.word	0x40014800

08007bb4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007bb4:	b480      	push	{r7}
 8007bb6:	b087      	sub	sp, #28
 8007bb8:	af00      	add	r7, sp, #0
 8007bba:	6078      	str	r0, [r7, #4]
 8007bbc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	6a1b      	ldr	r3, [r3, #32]
 8007bc2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007bc4:	687b      	ldr	r3, [r7, #4]
 8007bc6:	6a1b      	ldr	r3, [r3, #32]
 8007bc8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	685b      	ldr	r3, [r3, #4]
 8007bd4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	69db      	ldr	r3, [r3, #28]
 8007bda:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007be2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007be6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007be8:	68fb      	ldr	r3, [r7, #12]
 8007bea:	f023 0303 	bic.w	r3, r3, #3
 8007bee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007bf0:	683b      	ldr	r3, [r7, #0]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	68fa      	ldr	r2, [r7, #12]
 8007bf6:	4313      	orrs	r3, r2
 8007bf8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007bfa:	697b      	ldr	r3, [r7, #20]
 8007bfc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007c00:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007c02:	683b      	ldr	r3, [r7, #0]
 8007c04:	689b      	ldr	r3, [r3, #8]
 8007c06:	021b      	lsls	r3, r3, #8
 8007c08:	697a      	ldr	r2, [r7, #20]
 8007c0a:	4313      	orrs	r3, r2
 8007c0c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	4a27      	ldr	r2, [pc, #156]	@ (8007cb0 <TIM_OC3_SetConfig+0xfc>)
 8007c12:	4293      	cmp	r3, r2
 8007c14:	d003      	beq.n	8007c1e <TIM_OC3_SetConfig+0x6a>
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	4a26      	ldr	r2, [pc, #152]	@ (8007cb4 <TIM_OC3_SetConfig+0x100>)
 8007c1a:	4293      	cmp	r3, r2
 8007c1c:	d10d      	bne.n	8007c3a <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007c1e:	697b      	ldr	r3, [r7, #20]
 8007c20:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007c24:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007c26:	683b      	ldr	r3, [r7, #0]
 8007c28:	68db      	ldr	r3, [r3, #12]
 8007c2a:	021b      	lsls	r3, r3, #8
 8007c2c:	697a      	ldr	r2, [r7, #20]
 8007c2e:	4313      	orrs	r3, r2
 8007c30:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007c32:	697b      	ldr	r3, [r7, #20]
 8007c34:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007c38:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	4a1c      	ldr	r2, [pc, #112]	@ (8007cb0 <TIM_OC3_SetConfig+0xfc>)
 8007c3e:	4293      	cmp	r3, r2
 8007c40:	d00f      	beq.n	8007c62 <TIM_OC3_SetConfig+0xae>
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	4a1b      	ldr	r2, [pc, #108]	@ (8007cb4 <TIM_OC3_SetConfig+0x100>)
 8007c46:	4293      	cmp	r3, r2
 8007c48:	d00b      	beq.n	8007c62 <TIM_OC3_SetConfig+0xae>
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	4a1a      	ldr	r2, [pc, #104]	@ (8007cb8 <TIM_OC3_SetConfig+0x104>)
 8007c4e:	4293      	cmp	r3, r2
 8007c50:	d007      	beq.n	8007c62 <TIM_OC3_SetConfig+0xae>
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	4a19      	ldr	r2, [pc, #100]	@ (8007cbc <TIM_OC3_SetConfig+0x108>)
 8007c56:	4293      	cmp	r3, r2
 8007c58:	d003      	beq.n	8007c62 <TIM_OC3_SetConfig+0xae>
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	4a18      	ldr	r2, [pc, #96]	@ (8007cc0 <TIM_OC3_SetConfig+0x10c>)
 8007c5e:	4293      	cmp	r3, r2
 8007c60:	d113      	bne.n	8007c8a <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007c62:	693b      	ldr	r3, [r7, #16]
 8007c64:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007c68:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007c6a:	693b      	ldr	r3, [r7, #16]
 8007c6c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007c70:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007c72:	683b      	ldr	r3, [r7, #0]
 8007c74:	695b      	ldr	r3, [r3, #20]
 8007c76:	011b      	lsls	r3, r3, #4
 8007c78:	693a      	ldr	r2, [r7, #16]
 8007c7a:	4313      	orrs	r3, r2
 8007c7c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007c7e:	683b      	ldr	r3, [r7, #0]
 8007c80:	699b      	ldr	r3, [r3, #24]
 8007c82:	011b      	lsls	r3, r3, #4
 8007c84:	693a      	ldr	r2, [r7, #16]
 8007c86:	4313      	orrs	r3, r2
 8007c88:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	693a      	ldr	r2, [r7, #16]
 8007c8e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	68fa      	ldr	r2, [r7, #12]
 8007c94:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007c96:	683b      	ldr	r3, [r7, #0]
 8007c98:	685a      	ldr	r2, [r3, #4]
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	697a      	ldr	r2, [r7, #20]
 8007ca2:	621a      	str	r2, [r3, #32]
}
 8007ca4:	bf00      	nop
 8007ca6:	371c      	adds	r7, #28
 8007ca8:	46bd      	mov	sp, r7
 8007caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cae:	4770      	bx	lr
 8007cb0:	40012c00 	.word	0x40012c00
 8007cb4:	40013400 	.word	0x40013400
 8007cb8:	40014000 	.word	0x40014000
 8007cbc:	40014400 	.word	0x40014400
 8007cc0:	40014800 	.word	0x40014800

08007cc4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007cc4:	b480      	push	{r7}
 8007cc6:	b087      	sub	sp, #28
 8007cc8:	af00      	add	r7, sp, #0
 8007cca:	6078      	str	r0, [r7, #4]
 8007ccc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	6a1b      	ldr	r3, [r3, #32]
 8007cd2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	6a1b      	ldr	r3, [r3, #32]
 8007cd8:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	685b      	ldr	r3, [r3, #4]
 8007ce4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	69db      	ldr	r3, [r3, #28]
 8007cea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007cf2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007cf6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007cfe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007d00:	683b      	ldr	r3, [r7, #0]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	021b      	lsls	r3, r3, #8
 8007d06:	68fa      	ldr	r2, [r7, #12]
 8007d08:	4313      	orrs	r3, r2
 8007d0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007d0c:	693b      	ldr	r3, [r7, #16]
 8007d0e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007d12:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007d14:	683b      	ldr	r3, [r7, #0]
 8007d16:	689b      	ldr	r3, [r3, #8]
 8007d18:	031b      	lsls	r3, r3, #12
 8007d1a:	693a      	ldr	r2, [r7, #16]
 8007d1c:	4313      	orrs	r3, r2
 8007d1e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	4a18      	ldr	r2, [pc, #96]	@ (8007d84 <TIM_OC4_SetConfig+0xc0>)
 8007d24:	4293      	cmp	r3, r2
 8007d26:	d00f      	beq.n	8007d48 <TIM_OC4_SetConfig+0x84>
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	4a17      	ldr	r2, [pc, #92]	@ (8007d88 <TIM_OC4_SetConfig+0xc4>)
 8007d2c:	4293      	cmp	r3, r2
 8007d2e:	d00b      	beq.n	8007d48 <TIM_OC4_SetConfig+0x84>
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	4a16      	ldr	r2, [pc, #88]	@ (8007d8c <TIM_OC4_SetConfig+0xc8>)
 8007d34:	4293      	cmp	r3, r2
 8007d36:	d007      	beq.n	8007d48 <TIM_OC4_SetConfig+0x84>
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	4a15      	ldr	r2, [pc, #84]	@ (8007d90 <TIM_OC4_SetConfig+0xcc>)
 8007d3c:	4293      	cmp	r3, r2
 8007d3e:	d003      	beq.n	8007d48 <TIM_OC4_SetConfig+0x84>
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	4a14      	ldr	r2, [pc, #80]	@ (8007d94 <TIM_OC4_SetConfig+0xd0>)
 8007d44:	4293      	cmp	r3, r2
 8007d46:	d109      	bne.n	8007d5c <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007d48:	697b      	ldr	r3, [r7, #20]
 8007d4a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007d4e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007d50:	683b      	ldr	r3, [r7, #0]
 8007d52:	695b      	ldr	r3, [r3, #20]
 8007d54:	019b      	lsls	r3, r3, #6
 8007d56:	697a      	ldr	r2, [r7, #20]
 8007d58:	4313      	orrs	r3, r2
 8007d5a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	697a      	ldr	r2, [r7, #20]
 8007d60:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	68fa      	ldr	r2, [r7, #12]
 8007d66:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007d68:	683b      	ldr	r3, [r7, #0]
 8007d6a:	685a      	ldr	r2, [r3, #4]
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	693a      	ldr	r2, [r7, #16]
 8007d74:	621a      	str	r2, [r3, #32]
}
 8007d76:	bf00      	nop
 8007d78:	371c      	adds	r7, #28
 8007d7a:	46bd      	mov	sp, r7
 8007d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d80:	4770      	bx	lr
 8007d82:	bf00      	nop
 8007d84:	40012c00 	.word	0x40012c00
 8007d88:	40013400 	.word	0x40013400
 8007d8c:	40014000 	.word	0x40014000
 8007d90:	40014400 	.word	0x40014400
 8007d94:	40014800 	.word	0x40014800

08007d98 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007d98:	b480      	push	{r7}
 8007d9a:	b087      	sub	sp, #28
 8007d9c:	af00      	add	r7, sp, #0
 8007d9e:	6078      	str	r0, [r7, #4]
 8007da0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	6a1b      	ldr	r3, [r3, #32]
 8007da6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	6a1b      	ldr	r3, [r3, #32]
 8007dac:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	685b      	ldr	r3, [r3, #4]
 8007db8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007dbe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007dc6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007dca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007dcc:	683b      	ldr	r3, [r7, #0]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	68fa      	ldr	r2, [r7, #12]
 8007dd2:	4313      	orrs	r3, r2
 8007dd4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8007dd6:	693b      	ldr	r3, [r7, #16]
 8007dd8:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8007ddc:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007dde:	683b      	ldr	r3, [r7, #0]
 8007de0:	689b      	ldr	r3, [r3, #8]
 8007de2:	041b      	lsls	r3, r3, #16
 8007de4:	693a      	ldr	r2, [r7, #16]
 8007de6:	4313      	orrs	r3, r2
 8007de8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	4a17      	ldr	r2, [pc, #92]	@ (8007e4c <TIM_OC5_SetConfig+0xb4>)
 8007dee:	4293      	cmp	r3, r2
 8007df0:	d00f      	beq.n	8007e12 <TIM_OC5_SetConfig+0x7a>
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	4a16      	ldr	r2, [pc, #88]	@ (8007e50 <TIM_OC5_SetConfig+0xb8>)
 8007df6:	4293      	cmp	r3, r2
 8007df8:	d00b      	beq.n	8007e12 <TIM_OC5_SetConfig+0x7a>
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	4a15      	ldr	r2, [pc, #84]	@ (8007e54 <TIM_OC5_SetConfig+0xbc>)
 8007dfe:	4293      	cmp	r3, r2
 8007e00:	d007      	beq.n	8007e12 <TIM_OC5_SetConfig+0x7a>
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	4a14      	ldr	r2, [pc, #80]	@ (8007e58 <TIM_OC5_SetConfig+0xc0>)
 8007e06:	4293      	cmp	r3, r2
 8007e08:	d003      	beq.n	8007e12 <TIM_OC5_SetConfig+0x7a>
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	4a13      	ldr	r2, [pc, #76]	@ (8007e5c <TIM_OC5_SetConfig+0xc4>)
 8007e0e:	4293      	cmp	r3, r2
 8007e10:	d109      	bne.n	8007e26 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007e12:	697b      	ldr	r3, [r7, #20]
 8007e14:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007e18:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007e1a:	683b      	ldr	r3, [r7, #0]
 8007e1c:	695b      	ldr	r3, [r3, #20]
 8007e1e:	021b      	lsls	r3, r3, #8
 8007e20:	697a      	ldr	r2, [r7, #20]
 8007e22:	4313      	orrs	r3, r2
 8007e24:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	697a      	ldr	r2, [r7, #20]
 8007e2a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	68fa      	ldr	r2, [r7, #12]
 8007e30:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8007e32:	683b      	ldr	r3, [r7, #0]
 8007e34:	685a      	ldr	r2, [r3, #4]
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	693a      	ldr	r2, [r7, #16]
 8007e3e:	621a      	str	r2, [r3, #32]
}
 8007e40:	bf00      	nop
 8007e42:	371c      	adds	r7, #28
 8007e44:	46bd      	mov	sp, r7
 8007e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e4a:	4770      	bx	lr
 8007e4c:	40012c00 	.word	0x40012c00
 8007e50:	40013400 	.word	0x40013400
 8007e54:	40014000 	.word	0x40014000
 8007e58:	40014400 	.word	0x40014400
 8007e5c:	40014800 	.word	0x40014800

08007e60 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007e60:	b480      	push	{r7}
 8007e62:	b087      	sub	sp, #28
 8007e64:	af00      	add	r7, sp, #0
 8007e66:	6078      	str	r0, [r7, #4]
 8007e68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	6a1b      	ldr	r3, [r3, #32]
 8007e6e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	6a1b      	ldr	r3, [r3, #32]
 8007e74:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	685b      	ldr	r3, [r3, #4]
 8007e80:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007e86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007e8e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007e92:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007e94:	683b      	ldr	r3, [r7, #0]
 8007e96:	681b      	ldr	r3, [r3, #0]
 8007e98:	021b      	lsls	r3, r3, #8
 8007e9a:	68fa      	ldr	r2, [r7, #12]
 8007e9c:	4313      	orrs	r3, r2
 8007e9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007ea0:	693b      	ldr	r3, [r7, #16]
 8007ea2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007ea6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007ea8:	683b      	ldr	r3, [r7, #0]
 8007eaa:	689b      	ldr	r3, [r3, #8]
 8007eac:	051b      	lsls	r3, r3, #20
 8007eae:	693a      	ldr	r2, [r7, #16]
 8007eb0:	4313      	orrs	r3, r2
 8007eb2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	4a18      	ldr	r2, [pc, #96]	@ (8007f18 <TIM_OC6_SetConfig+0xb8>)
 8007eb8:	4293      	cmp	r3, r2
 8007eba:	d00f      	beq.n	8007edc <TIM_OC6_SetConfig+0x7c>
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	4a17      	ldr	r2, [pc, #92]	@ (8007f1c <TIM_OC6_SetConfig+0xbc>)
 8007ec0:	4293      	cmp	r3, r2
 8007ec2:	d00b      	beq.n	8007edc <TIM_OC6_SetConfig+0x7c>
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	4a16      	ldr	r2, [pc, #88]	@ (8007f20 <TIM_OC6_SetConfig+0xc0>)
 8007ec8:	4293      	cmp	r3, r2
 8007eca:	d007      	beq.n	8007edc <TIM_OC6_SetConfig+0x7c>
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	4a15      	ldr	r2, [pc, #84]	@ (8007f24 <TIM_OC6_SetConfig+0xc4>)
 8007ed0:	4293      	cmp	r3, r2
 8007ed2:	d003      	beq.n	8007edc <TIM_OC6_SetConfig+0x7c>
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	4a14      	ldr	r2, [pc, #80]	@ (8007f28 <TIM_OC6_SetConfig+0xc8>)
 8007ed8:	4293      	cmp	r3, r2
 8007eda:	d109      	bne.n	8007ef0 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007edc:	697b      	ldr	r3, [r7, #20]
 8007ede:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007ee2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007ee4:	683b      	ldr	r3, [r7, #0]
 8007ee6:	695b      	ldr	r3, [r3, #20]
 8007ee8:	029b      	lsls	r3, r3, #10
 8007eea:	697a      	ldr	r2, [r7, #20]
 8007eec:	4313      	orrs	r3, r2
 8007eee:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	697a      	ldr	r2, [r7, #20]
 8007ef4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	68fa      	ldr	r2, [r7, #12]
 8007efa:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007efc:	683b      	ldr	r3, [r7, #0]
 8007efe:	685a      	ldr	r2, [r3, #4]
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	693a      	ldr	r2, [r7, #16]
 8007f08:	621a      	str	r2, [r3, #32]
}
 8007f0a:	bf00      	nop
 8007f0c:	371c      	adds	r7, #28
 8007f0e:	46bd      	mov	sp, r7
 8007f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f14:	4770      	bx	lr
 8007f16:	bf00      	nop
 8007f18:	40012c00 	.word	0x40012c00
 8007f1c:	40013400 	.word	0x40013400
 8007f20:	40014000 	.word	0x40014000
 8007f24:	40014400 	.word	0x40014400
 8007f28:	40014800 	.word	0x40014800

08007f2c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007f2c:	b480      	push	{r7}
 8007f2e:	b087      	sub	sp, #28
 8007f30:	af00      	add	r7, sp, #0
 8007f32:	60f8      	str	r0, [r7, #12]
 8007f34:	60b9      	str	r1, [r7, #8]
 8007f36:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	6a1b      	ldr	r3, [r3, #32]
 8007f3c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	6a1b      	ldr	r3, [r3, #32]
 8007f42:	f023 0201 	bic.w	r2, r3, #1
 8007f46:	68fb      	ldr	r3, [r7, #12]
 8007f48:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	699b      	ldr	r3, [r3, #24]
 8007f4e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007f50:	693b      	ldr	r3, [r7, #16]
 8007f52:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007f56:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	011b      	lsls	r3, r3, #4
 8007f5c:	693a      	ldr	r2, [r7, #16]
 8007f5e:	4313      	orrs	r3, r2
 8007f60:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007f62:	697b      	ldr	r3, [r7, #20]
 8007f64:	f023 030a 	bic.w	r3, r3, #10
 8007f68:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007f6a:	697a      	ldr	r2, [r7, #20]
 8007f6c:	68bb      	ldr	r3, [r7, #8]
 8007f6e:	4313      	orrs	r3, r2
 8007f70:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	693a      	ldr	r2, [r7, #16]
 8007f76:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	697a      	ldr	r2, [r7, #20]
 8007f7c:	621a      	str	r2, [r3, #32]
}
 8007f7e:	bf00      	nop
 8007f80:	371c      	adds	r7, #28
 8007f82:	46bd      	mov	sp, r7
 8007f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f88:	4770      	bx	lr

08007f8a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007f8a:	b480      	push	{r7}
 8007f8c:	b087      	sub	sp, #28
 8007f8e:	af00      	add	r7, sp, #0
 8007f90:	60f8      	str	r0, [r7, #12]
 8007f92:	60b9      	str	r1, [r7, #8]
 8007f94:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	6a1b      	ldr	r3, [r3, #32]
 8007f9a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	6a1b      	ldr	r3, [r3, #32]
 8007fa0:	f023 0210 	bic.w	r2, r3, #16
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	699b      	ldr	r3, [r3, #24]
 8007fac:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007fae:	693b      	ldr	r3, [r7, #16]
 8007fb0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007fb4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	031b      	lsls	r3, r3, #12
 8007fba:	693a      	ldr	r2, [r7, #16]
 8007fbc:	4313      	orrs	r3, r2
 8007fbe:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007fc0:	697b      	ldr	r3, [r7, #20]
 8007fc2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007fc6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007fc8:	68bb      	ldr	r3, [r7, #8]
 8007fca:	011b      	lsls	r3, r3, #4
 8007fcc:	697a      	ldr	r2, [r7, #20]
 8007fce:	4313      	orrs	r3, r2
 8007fd0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007fd2:	68fb      	ldr	r3, [r7, #12]
 8007fd4:	693a      	ldr	r2, [r7, #16]
 8007fd6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	697a      	ldr	r2, [r7, #20]
 8007fdc:	621a      	str	r2, [r3, #32]
}
 8007fde:	bf00      	nop
 8007fe0:	371c      	adds	r7, #28
 8007fe2:	46bd      	mov	sp, r7
 8007fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fe8:	4770      	bx	lr

08007fea <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007fea:	b480      	push	{r7}
 8007fec:	b085      	sub	sp, #20
 8007fee:	af00      	add	r7, sp, #0
 8007ff0:	6078      	str	r0, [r7, #4]
 8007ff2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	689b      	ldr	r3, [r3, #8]
 8007ff8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008000:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008002:	683a      	ldr	r2, [r7, #0]
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	4313      	orrs	r3, r2
 8008008:	f043 0307 	orr.w	r3, r3, #7
 800800c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	68fa      	ldr	r2, [r7, #12]
 8008012:	609a      	str	r2, [r3, #8]
}
 8008014:	bf00      	nop
 8008016:	3714      	adds	r7, #20
 8008018:	46bd      	mov	sp, r7
 800801a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800801e:	4770      	bx	lr

08008020 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008020:	b480      	push	{r7}
 8008022:	b087      	sub	sp, #28
 8008024:	af00      	add	r7, sp, #0
 8008026:	60f8      	str	r0, [r7, #12]
 8008028:	60b9      	str	r1, [r7, #8]
 800802a:	607a      	str	r2, [r7, #4]
 800802c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	689b      	ldr	r3, [r3, #8]
 8008032:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008034:	697b      	ldr	r3, [r7, #20]
 8008036:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800803a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800803c:	683b      	ldr	r3, [r7, #0]
 800803e:	021a      	lsls	r2, r3, #8
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	431a      	orrs	r2, r3
 8008044:	68bb      	ldr	r3, [r7, #8]
 8008046:	4313      	orrs	r3, r2
 8008048:	697a      	ldr	r2, [r7, #20]
 800804a:	4313      	orrs	r3, r2
 800804c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	697a      	ldr	r2, [r7, #20]
 8008052:	609a      	str	r2, [r3, #8]
}
 8008054:	bf00      	nop
 8008056:	371c      	adds	r7, #28
 8008058:	46bd      	mov	sp, r7
 800805a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800805e:	4770      	bx	lr

08008060 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008060:	b480      	push	{r7}
 8008062:	b085      	sub	sp, #20
 8008064:	af00      	add	r7, sp, #0
 8008066:	6078      	str	r0, [r7, #4]
 8008068:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8008070:	2b01      	cmp	r3, #1
 8008072:	d101      	bne.n	8008078 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008074:	2302      	movs	r3, #2
 8008076:	e068      	b.n	800814a <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	2201      	movs	r2, #1
 800807c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	2202      	movs	r2, #2
 8008084:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	685b      	ldr	r3, [r3, #4]
 800808e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	689b      	ldr	r3, [r3, #8]
 8008096:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	4a2e      	ldr	r2, [pc, #184]	@ (8008158 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800809e:	4293      	cmp	r3, r2
 80080a0:	d004      	beq.n	80080ac <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	681b      	ldr	r3, [r3, #0]
 80080a6:	4a2d      	ldr	r2, [pc, #180]	@ (800815c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80080a8:	4293      	cmp	r3, r2
 80080aa:	d108      	bne.n	80080be <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80080b2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80080b4:	683b      	ldr	r3, [r7, #0]
 80080b6:	685b      	ldr	r3, [r3, #4]
 80080b8:	68fa      	ldr	r2, [r7, #12]
 80080ba:	4313      	orrs	r3, r2
 80080bc:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80080c4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80080c6:	683b      	ldr	r3, [r7, #0]
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	68fa      	ldr	r2, [r7, #12]
 80080cc:	4313      	orrs	r3, r2
 80080ce:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	68fa      	ldr	r2, [r7, #12]
 80080d6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	681b      	ldr	r3, [r3, #0]
 80080dc:	4a1e      	ldr	r2, [pc, #120]	@ (8008158 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80080de:	4293      	cmp	r3, r2
 80080e0:	d01d      	beq.n	800811e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80080e2:	687b      	ldr	r3, [r7, #4]
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80080ea:	d018      	beq.n	800811e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	4a1b      	ldr	r2, [pc, #108]	@ (8008160 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80080f2:	4293      	cmp	r3, r2
 80080f4:	d013      	beq.n	800811e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	4a1a      	ldr	r2, [pc, #104]	@ (8008164 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80080fc:	4293      	cmp	r3, r2
 80080fe:	d00e      	beq.n	800811e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	4a18      	ldr	r2, [pc, #96]	@ (8008168 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8008106:	4293      	cmp	r3, r2
 8008108:	d009      	beq.n	800811e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	4a13      	ldr	r2, [pc, #76]	@ (800815c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8008110:	4293      	cmp	r3, r2
 8008112:	d004      	beq.n	800811e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	4a14      	ldr	r2, [pc, #80]	@ (800816c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800811a:	4293      	cmp	r3, r2
 800811c:	d10c      	bne.n	8008138 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800811e:	68bb      	ldr	r3, [r7, #8]
 8008120:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008124:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008126:	683b      	ldr	r3, [r7, #0]
 8008128:	689b      	ldr	r3, [r3, #8]
 800812a:	68ba      	ldr	r2, [r7, #8]
 800812c:	4313      	orrs	r3, r2
 800812e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	68ba      	ldr	r2, [r7, #8]
 8008136:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	2201      	movs	r2, #1
 800813c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	2200      	movs	r2, #0
 8008144:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008148:	2300      	movs	r3, #0
}
 800814a:	4618      	mov	r0, r3
 800814c:	3714      	adds	r7, #20
 800814e:	46bd      	mov	sp, r7
 8008150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008154:	4770      	bx	lr
 8008156:	bf00      	nop
 8008158:	40012c00 	.word	0x40012c00
 800815c:	40013400 	.word	0x40013400
 8008160:	40000400 	.word	0x40000400
 8008164:	40000800 	.word	0x40000800
 8008168:	40000c00 	.word	0x40000c00
 800816c:	40014000 	.word	0x40014000

08008170 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008170:	b480      	push	{r7}
 8008172:	b083      	sub	sp, #12
 8008174:	af00      	add	r7, sp, #0
 8008176:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008178:	bf00      	nop
 800817a:	370c      	adds	r7, #12
 800817c:	46bd      	mov	sp, r7
 800817e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008182:	4770      	bx	lr

08008184 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008184:	b480      	push	{r7}
 8008186:	b083      	sub	sp, #12
 8008188:	af00      	add	r7, sp, #0
 800818a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800818c:	bf00      	nop
 800818e:	370c      	adds	r7, #12
 8008190:	46bd      	mov	sp, r7
 8008192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008196:	4770      	bx	lr

08008198 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008198:	b480      	push	{r7}
 800819a:	b083      	sub	sp, #12
 800819c:	af00      	add	r7, sp, #0
 800819e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80081a0:	bf00      	nop
 80081a2:	370c      	adds	r7, #12
 80081a4:	46bd      	mov	sp, r7
 80081a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081aa:	4770      	bx	lr

080081ac <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80081ac:	b580      	push	{r7, lr}
 80081ae:	b082      	sub	sp, #8
 80081b0:	af00      	add	r7, sp, #0
 80081b2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	2b00      	cmp	r3, #0
 80081b8:	d101      	bne.n	80081be <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80081ba:	2301      	movs	r3, #1
 80081bc:	e040      	b.n	8008240 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d106      	bne.n	80081d4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	2200      	movs	r2, #0
 80081ca:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80081ce:	6878      	ldr	r0, [r7, #4]
 80081d0:	f7f9 ff7c 	bl	80020cc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	2224      	movs	r2, #36	@ 0x24
 80081d8:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	681a      	ldr	r2, [r3, #0]
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	f022 0201 	bic.w	r2, r2, #1
 80081e8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081ee:	2b00      	cmp	r3, #0
 80081f0:	d002      	beq.n	80081f8 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80081f2:	6878      	ldr	r0, [r7, #4]
 80081f4:	f000 fe8e 	bl	8008f14 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80081f8:	6878      	ldr	r0, [r7, #4]
 80081fa:	f000 fbd3 	bl	80089a4 <UART_SetConfig>
 80081fe:	4603      	mov	r3, r0
 8008200:	2b01      	cmp	r3, #1
 8008202:	d101      	bne.n	8008208 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8008204:	2301      	movs	r3, #1
 8008206:	e01b      	b.n	8008240 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	685a      	ldr	r2, [r3, #4]
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008216:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	681b      	ldr	r3, [r3, #0]
 800821c:	689a      	ldr	r2, [r3, #8]
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008226:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	681b      	ldr	r3, [r3, #0]
 800822c:	681a      	ldr	r2, [r3, #0]
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	681b      	ldr	r3, [r3, #0]
 8008232:	f042 0201 	orr.w	r2, r2, #1
 8008236:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008238:	6878      	ldr	r0, [r7, #4]
 800823a:	f000 ff0d 	bl	8009058 <UART_CheckIdleState>
 800823e:	4603      	mov	r3, r0
}
 8008240:	4618      	mov	r0, r3
 8008242:	3708      	adds	r7, #8
 8008244:	46bd      	mov	sp, r7
 8008246:	bd80      	pop	{r7, pc}

08008248 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008248:	b580      	push	{r7, lr}
 800824a:	b08a      	sub	sp, #40	@ 0x28
 800824c:	af02      	add	r7, sp, #8
 800824e:	60f8      	str	r0, [r7, #12]
 8008250:	60b9      	str	r1, [r7, #8]
 8008252:	603b      	str	r3, [r7, #0]
 8008254:	4613      	mov	r3, r2
 8008256:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008258:	68fb      	ldr	r3, [r7, #12]
 800825a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800825c:	2b20      	cmp	r3, #32
 800825e:	d177      	bne.n	8008350 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8008260:	68bb      	ldr	r3, [r7, #8]
 8008262:	2b00      	cmp	r3, #0
 8008264:	d002      	beq.n	800826c <HAL_UART_Transmit+0x24>
 8008266:	88fb      	ldrh	r3, [r7, #6]
 8008268:	2b00      	cmp	r3, #0
 800826a:	d101      	bne.n	8008270 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800826c:	2301      	movs	r3, #1
 800826e:	e070      	b.n	8008352 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008270:	68fb      	ldr	r3, [r7, #12]
 8008272:	2200      	movs	r2, #0
 8008274:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	2221      	movs	r2, #33	@ 0x21
 800827c:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800827e:	f7fb fbc5 	bl	8003a0c <HAL_GetTick>
 8008282:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	88fa      	ldrh	r2, [r7, #6]
 8008288:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	88fa      	ldrh	r2, [r7, #6]
 8008290:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	689b      	ldr	r3, [r3, #8]
 8008298:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800829c:	d108      	bne.n	80082b0 <HAL_UART_Transmit+0x68>
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	691b      	ldr	r3, [r3, #16]
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	d104      	bne.n	80082b0 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80082a6:	2300      	movs	r3, #0
 80082a8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80082aa:	68bb      	ldr	r3, [r7, #8]
 80082ac:	61bb      	str	r3, [r7, #24]
 80082ae:	e003      	b.n	80082b8 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80082b0:	68bb      	ldr	r3, [r7, #8]
 80082b2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80082b4:	2300      	movs	r3, #0
 80082b6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80082b8:	e02f      	b.n	800831a <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80082ba:	683b      	ldr	r3, [r7, #0]
 80082bc:	9300      	str	r3, [sp, #0]
 80082be:	697b      	ldr	r3, [r7, #20]
 80082c0:	2200      	movs	r2, #0
 80082c2:	2180      	movs	r1, #128	@ 0x80
 80082c4:	68f8      	ldr	r0, [r7, #12]
 80082c6:	f000 ff6f 	bl	80091a8 <UART_WaitOnFlagUntilTimeout>
 80082ca:	4603      	mov	r3, r0
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d004      	beq.n	80082da <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	2220      	movs	r2, #32
 80082d4:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80082d6:	2303      	movs	r3, #3
 80082d8:	e03b      	b.n	8008352 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80082da:	69fb      	ldr	r3, [r7, #28]
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d10b      	bne.n	80082f8 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80082e0:	69bb      	ldr	r3, [r7, #24]
 80082e2:	881a      	ldrh	r2, [r3, #0]
 80082e4:	68fb      	ldr	r3, [r7, #12]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80082ec:	b292      	uxth	r2, r2
 80082ee:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80082f0:	69bb      	ldr	r3, [r7, #24]
 80082f2:	3302      	adds	r3, #2
 80082f4:	61bb      	str	r3, [r7, #24]
 80082f6:	e007      	b.n	8008308 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80082f8:	69fb      	ldr	r3, [r7, #28]
 80082fa:	781a      	ldrb	r2, [r3, #0]
 80082fc:	68fb      	ldr	r3, [r7, #12]
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8008302:	69fb      	ldr	r3, [r7, #28]
 8008304:	3301      	adds	r3, #1
 8008306:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008308:	68fb      	ldr	r3, [r7, #12]
 800830a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 800830e:	b29b      	uxth	r3, r3
 8008310:	3b01      	subs	r3, #1
 8008312:	b29a      	uxth	r2, r3
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 800831a:	68fb      	ldr	r3, [r7, #12]
 800831c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8008320:	b29b      	uxth	r3, r3
 8008322:	2b00      	cmp	r3, #0
 8008324:	d1c9      	bne.n	80082ba <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008326:	683b      	ldr	r3, [r7, #0]
 8008328:	9300      	str	r3, [sp, #0]
 800832a:	697b      	ldr	r3, [r7, #20]
 800832c:	2200      	movs	r2, #0
 800832e:	2140      	movs	r1, #64	@ 0x40
 8008330:	68f8      	ldr	r0, [r7, #12]
 8008332:	f000 ff39 	bl	80091a8 <UART_WaitOnFlagUntilTimeout>
 8008336:	4603      	mov	r3, r0
 8008338:	2b00      	cmp	r3, #0
 800833a:	d004      	beq.n	8008346 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	2220      	movs	r2, #32
 8008340:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8008342:	2303      	movs	r3, #3
 8008344:	e005      	b.n	8008352 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	2220      	movs	r2, #32
 800834a:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800834c:	2300      	movs	r3, #0
 800834e:	e000      	b.n	8008352 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8008350:	2302      	movs	r3, #2
  }
}
 8008352:	4618      	mov	r0, r3
 8008354:	3720      	adds	r7, #32
 8008356:	46bd      	mov	sp, r7
 8008358:	bd80      	pop	{r7, pc}
	...

0800835c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800835c:	b580      	push	{r7, lr}
 800835e:	b0ba      	sub	sp, #232	@ 0xe8
 8008360:	af00      	add	r7, sp, #0
 8008362:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	69db      	ldr	r3, [r3, #28]
 800836a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	681b      	ldr	r3, [r3, #0]
 800837c:	689b      	ldr	r3, [r3, #8]
 800837e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8008382:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8008386:	f640 030f 	movw	r3, #2063	@ 0x80f
 800838a:	4013      	ands	r3, r2
 800838c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8008390:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008394:	2b00      	cmp	r3, #0
 8008396:	d115      	bne.n	80083c4 <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8008398:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800839c:	f003 0320 	and.w	r3, r3, #32
 80083a0:	2b00      	cmp	r3, #0
 80083a2:	d00f      	beq.n	80083c4 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80083a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80083a8:	f003 0320 	and.w	r3, r3, #32
 80083ac:	2b00      	cmp	r3, #0
 80083ae:	d009      	beq.n	80083c4 <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	f000 82ca 	beq.w	800894e <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80083be:	6878      	ldr	r0, [r7, #4]
 80083c0:	4798      	blx	r3
      }
      return;
 80083c2:	e2c4      	b.n	800894e <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 80083c4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	f000 8117 	beq.w	80085fc <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80083ce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80083d2:	f003 0301 	and.w	r3, r3, #1
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	d106      	bne.n	80083e8 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80083da:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80083de:	4b85      	ldr	r3, [pc, #532]	@ (80085f4 <HAL_UART_IRQHandler+0x298>)
 80083e0:	4013      	ands	r3, r2
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	f000 810a 	beq.w	80085fc <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80083e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80083ec:	f003 0301 	and.w	r3, r3, #1
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	d011      	beq.n	8008418 <HAL_UART_IRQHandler+0xbc>
 80083f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80083f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d00b      	beq.n	8008418 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008400:	687b      	ldr	r3, [r7, #4]
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	2201      	movs	r2, #1
 8008406:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800840e:	f043 0201 	orr.w	r2, r3, #1
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008418:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800841c:	f003 0302 	and.w	r3, r3, #2
 8008420:	2b00      	cmp	r3, #0
 8008422:	d011      	beq.n	8008448 <HAL_UART_IRQHandler+0xec>
 8008424:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008428:	f003 0301 	and.w	r3, r3, #1
 800842c:	2b00      	cmp	r3, #0
 800842e:	d00b      	beq.n	8008448 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	2202      	movs	r2, #2
 8008436:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800843e:	f043 0204 	orr.w	r2, r3, #4
 8008442:	687b      	ldr	r3, [r7, #4]
 8008444:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008448:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800844c:	f003 0304 	and.w	r3, r3, #4
 8008450:	2b00      	cmp	r3, #0
 8008452:	d011      	beq.n	8008478 <HAL_UART_IRQHandler+0x11c>
 8008454:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008458:	f003 0301 	and.w	r3, r3, #1
 800845c:	2b00      	cmp	r3, #0
 800845e:	d00b      	beq.n	8008478 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	2204      	movs	r2, #4
 8008466:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800846e:	f043 0202 	orr.w	r2, r3, #2
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008478:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800847c:	f003 0308 	and.w	r3, r3, #8
 8008480:	2b00      	cmp	r3, #0
 8008482:	d017      	beq.n	80084b4 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8008484:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008488:	f003 0320 	and.w	r3, r3, #32
 800848c:	2b00      	cmp	r3, #0
 800848e:	d105      	bne.n	800849c <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8008490:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008494:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8008498:	2b00      	cmp	r3, #0
 800849a:	d00b      	beq.n	80084b4 <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	2208      	movs	r2, #8
 80084a2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80084aa:	f043 0208 	orr.w	r2, r3, #8
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80084b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80084b8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80084bc:	2b00      	cmp	r3, #0
 80084be:	d012      	beq.n	80084e6 <HAL_UART_IRQHandler+0x18a>
 80084c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80084c4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d00c      	beq.n	80084e6 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80084d4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80084dc:	f043 0220 	orr.w	r2, r3, #32
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	f000 8230 	beq.w	8008952 <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80084f2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80084f6:	f003 0320 	and.w	r3, r3, #32
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	d00d      	beq.n	800851a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80084fe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008502:	f003 0320 	and.w	r3, r3, #32
 8008506:	2b00      	cmp	r3, #0
 8008508:	d007      	beq.n	800851a <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800850e:	2b00      	cmp	r3, #0
 8008510:	d003      	beq.n	800851a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008516:	6878      	ldr	r0, [r7, #4]
 8008518:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8008520:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	689b      	ldr	r3, [r3, #8]
 800852a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800852e:	2b40      	cmp	r3, #64	@ 0x40
 8008530:	d005      	beq.n	800853e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008532:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008536:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800853a:	2b00      	cmp	r3, #0
 800853c:	d04f      	beq.n	80085de <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800853e:	6878      	ldr	r0, [r7, #4]
 8008540:	f000 ff66 	bl	8009410 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	689b      	ldr	r3, [r3, #8]
 800854a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800854e:	2b40      	cmp	r3, #64	@ 0x40
 8008550:	d141      	bne.n	80085d6 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	3308      	adds	r3, #8
 8008558:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800855c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008560:	e853 3f00 	ldrex	r3, [r3]
 8008564:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008568:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800856c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008570:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008574:	687b      	ldr	r3, [r7, #4]
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	3308      	adds	r3, #8
 800857a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800857e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008582:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008586:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800858a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800858e:	e841 2300 	strex	r3, r2, [r1]
 8008592:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008596:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800859a:	2b00      	cmp	r3, #0
 800859c:	d1d9      	bne.n	8008552 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d013      	beq.n	80085ce <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80085aa:	4a13      	ldr	r2, [pc, #76]	@ (80085f8 <HAL_UART_IRQHandler+0x29c>)
 80085ac:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80085b2:	4618      	mov	r0, r3
 80085b4:	f7fb fd56 	bl	8004064 <HAL_DMA_Abort_IT>
 80085b8:	4603      	mov	r3, r0
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d017      	beq.n	80085ee <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80085c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80085c4:	687a      	ldr	r2, [r7, #4]
 80085c6:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80085c8:	4610      	mov	r0, r2
 80085ca:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80085cc:	e00f      	b.n	80085ee <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80085ce:	6878      	ldr	r0, [r7, #4]
 80085d0:	f000 f9de 	bl	8008990 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80085d4:	e00b      	b.n	80085ee <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80085d6:	6878      	ldr	r0, [r7, #4]
 80085d8:	f000 f9da 	bl	8008990 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80085dc:	e007      	b.n	80085ee <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80085de:	6878      	ldr	r0, [r7, #4]
 80085e0:	f000 f9d6 	bl	8008990 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	2200      	movs	r2, #0
 80085e8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 80085ec:	e1b1      	b.n	8008952 <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80085ee:	bf00      	nop
    return;
 80085f0:	e1af      	b.n	8008952 <HAL_UART_IRQHandler+0x5f6>
 80085f2:	bf00      	nop
 80085f4:	04000120 	.word	0x04000120
 80085f8:	080096c1 	.word	0x080096c1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008600:	2b01      	cmp	r3, #1
 8008602:	f040 816a 	bne.w	80088da <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8008606:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800860a:	f003 0310 	and.w	r3, r3, #16
 800860e:	2b00      	cmp	r3, #0
 8008610:	f000 8163 	beq.w	80088da <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008614:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008618:	f003 0310 	and.w	r3, r3, #16
 800861c:	2b00      	cmp	r3, #0
 800861e:	f000 815c 	beq.w	80088da <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008622:	687b      	ldr	r3, [r7, #4]
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	2210      	movs	r2, #16
 8008628:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	689b      	ldr	r3, [r3, #8]
 8008630:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008634:	2b40      	cmp	r3, #64	@ 0x40
 8008636:	f040 80d4 	bne.w	80087e2 <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	685b      	ldr	r3, [r3, #4]
 8008642:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008646:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800864a:	2b00      	cmp	r3, #0
 800864c:	f000 80ad 	beq.w	80087aa <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8008656:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800865a:	429a      	cmp	r2, r3
 800865c:	f080 80a5 	bcs.w	80087aa <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008666:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	f003 0320 	and.w	r3, r3, #32
 8008676:	2b00      	cmp	r3, #0
 8008678:	f040 8086 	bne.w	8008788 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008684:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008688:	e853 3f00 	ldrex	r3, [r3]
 800868c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008690:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008694:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008698:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	461a      	mov	r2, r3
 80086a2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80086a6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80086aa:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086ae:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80086b2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80086b6:	e841 2300 	strex	r3, r2, [r1]
 80086ba:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80086be:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d1da      	bne.n	800867c <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	3308      	adds	r3, #8
 80086cc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086ce:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80086d0:	e853 3f00 	ldrex	r3, [r3]
 80086d4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80086d6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80086d8:	f023 0301 	bic.w	r3, r3, #1
 80086dc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	3308      	adds	r3, #8
 80086e6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80086ea:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80086ee:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086f0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80086f2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80086f6:	e841 2300 	strex	r3, r2, [r1]
 80086fa:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80086fc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d1e1      	bne.n	80086c6 <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	3308      	adds	r3, #8
 8008708:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800870a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800870c:	e853 3f00 	ldrex	r3, [r3]
 8008710:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008712:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008714:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008718:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	681b      	ldr	r3, [r3, #0]
 8008720:	3308      	adds	r3, #8
 8008722:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008726:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008728:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800872a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800872c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800872e:	e841 2300 	strex	r3, r2, [r1]
 8008732:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008734:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008736:	2b00      	cmp	r3, #0
 8008738:	d1e3      	bne.n	8008702 <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	2220      	movs	r2, #32
 800873e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	2200      	movs	r2, #0
 8008746:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800874e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008750:	e853 3f00 	ldrex	r3, [r3]
 8008754:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008756:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008758:	f023 0310 	bic.w	r3, r3, #16
 800875c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	461a      	mov	r2, r3
 8008766:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800876a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800876c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800876e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008770:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008772:	e841 2300 	strex	r3, r2, [r1]
 8008776:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008778:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800877a:	2b00      	cmp	r3, #0
 800877c:	d1e4      	bne.n	8008748 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008782:	4618      	mov	r0, r3
 8008784:	f7fb fc30 	bl	8003fe8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	2202      	movs	r2, #2
 800878c:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800879a:	b29b      	uxth	r3, r3
 800879c:	1ad3      	subs	r3, r2, r3
 800879e:	b29b      	uxth	r3, r3
 80087a0:	4619      	mov	r1, r3
 80087a2:	6878      	ldr	r0, [r7, #4]
 80087a4:	f7f8 fd02 	bl	80011ac <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80087a8:	e0d5      	b.n	8008956 <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80087b0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80087b4:	429a      	cmp	r2, r3
 80087b6:	f040 80ce 	bne.w	8008956 <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	f003 0320 	and.w	r3, r3, #32
 80087c6:	2b20      	cmp	r3, #32
 80087c8:	f040 80c5 	bne.w	8008956 <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	2202      	movs	r2, #2
 80087d0:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80087d8:	4619      	mov	r1, r3
 80087da:	6878      	ldr	r0, [r7, #4]
 80087dc:	f7f8 fce6 	bl	80011ac <HAL_UARTEx_RxEventCallback>
      return;
 80087e0:	e0b9      	b.n	8008956 <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80087ee:	b29b      	uxth	r3, r3
 80087f0:	1ad3      	subs	r3, r2, r3
 80087f2:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80087fc:	b29b      	uxth	r3, r3
 80087fe:	2b00      	cmp	r3, #0
 8008800:	f000 80ab 	beq.w	800895a <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8008804:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008808:	2b00      	cmp	r3, #0
 800880a:	f000 80a6 	beq.w	800895a <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008814:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008816:	e853 3f00 	ldrex	r3, [r3]
 800881a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800881c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800881e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008822:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	681b      	ldr	r3, [r3, #0]
 800882a:	461a      	mov	r2, r3
 800882c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008830:	647b      	str	r3, [r7, #68]	@ 0x44
 8008832:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008834:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008836:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008838:	e841 2300 	strex	r3, r2, [r1]
 800883c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800883e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008840:	2b00      	cmp	r3, #0
 8008842:	d1e4      	bne.n	800880e <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	681b      	ldr	r3, [r3, #0]
 8008848:	3308      	adds	r3, #8
 800884a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800884c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800884e:	e853 3f00 	ldrex	r3, [r3]
 8008852:	623b      	str	r3, [r7, #32]
   return(result);
 8008854:	6a3b      	ldr	r3, [r7, #32]
 8008856:	f023 0301 	bic.w	r3, r3, #1
 800885a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	3308      	adds	r3, #8
 8008864:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008868:	633a      	str	r2, [r7, #48]	@ 0x30
 800886a:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800886c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800886e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008870:	e841 2300 	strex	r3, r2, [r1]
 8008874:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008876:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008878:	2b00      	cmp	r3, #0
 800887a:	d1e3      	bne.n	8008844 <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	2220      	movs	r2, #32
 8008880:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	2200      	movs	r2, #0
 8008888:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	2200      	movs	r2, #0
 800888e:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008896:	693b      	ldr	r3, [r7, #16]
 8008898:	e853 3f00 	ldrex	r3, [r3]
 800889c:	60fb      	str	r3, [r7, #12]
   return(result);
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	f023 0310 	bic.w	r3, r3, #16
 80088a4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	681b      	ldr	r3, [r3, #0]
 80088ac:	461a      	mov	r2, r3
 80088ae:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80088b2:	61fb      	str	r3, [r7, #28]
 80088b4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088b6:	69b9      	ldr	r1, [r7, #24]
 80088b8:	69fa      	ldr	r2, [r7, #28]
 80088ba:	e841 2300 	strex	r3, r2, [r1]
 80088be:	617b      	str	r3, [r7, #20]
   return(result);
 80088c0:	697b      	ldr	r3, [r7, #20]
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d1e4      	bne.n	8008890 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	2202      	movs	r2, #2
 80088ca:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80088cc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80088d0:	4619      	mov	r1, r3
 80088d2:	6878      	ldr	r0, [r7, #4]
 80088d4:	f7f8 fc6a 	bl	80011ac <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80088d8:	e03f      	b.n	800895a <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80088da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80088de:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80088e2:	2b00      	cmp	r3, #0
 80088e4:	d00e      	beq.n	8008904 <HAL_UART_IRQHandler+0x5a8>
 80088e6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80088ea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80088ee:	2b00      	cmp	r3, #0
 80088f0:	d008      	beq.n	8008904 <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80088fa:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80088fc:	6878      	ldr	r0, [r7, #4]
 80088fe:	f000 ff1f 	bl	8009740 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008902:	e02d      	b.n	8008960 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8008904:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008908:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800890c:	2b00      	cmp	r3, #0
 800890e:	d00e      	beq.n	800892e <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8008910:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008914:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008918:	2b00      	cmp	r3, #0
 800891a:	d008      	beq.n	800892e <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008920:	2b00      	cmp	r3, #0
 8008922:	d01c      	beq.n	800895e <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008928:	6878      	ldr	r0, [r7, #4]
 800892a:	4798      	blx	r3
    }
    return;
 800892c:	e017      	b.n	800895e <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800892e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008932:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008936:	2b00      	cmp	r3, #0
 8008938:	d012      	beq.n	8008960 <HAL_UART_IRQHandler+0x604>
 800893a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800893e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008942:	2b00      	cmp	r3, #0
 8008944:	d00c      	beq.n	8008960 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 8008946:	6878      	ldr	r0, [r7, #4]
 8008948:	f000 fed0 	bl	80096ec <UART_EndTransmit_IT>
    return;
 800894c:	e008      	b.n	8008960 <HAL_UART_IRQHandler+0x604>
      return;
 800894e:	bf00      	nop
 8008950:	e006      	b.n	8008960 <HAL_UART_IRQHandler+0x604>
    return;
 8008952:	bf00      	nop
 8008954:	e004      	b.n	8008960 <HAL_UART_IRQHandler+0x604>
      return;
 8008956:	bf00      	nop
 8008958:	e002      	b.n	8008960 <HAL_UART_IRQHandler+0x604>
      return;
 800895a:	bf00      	nop
 800895c:	e000      	b.n	8008960 <HAL_UART_IRQHandler+0x604>
    return;
 800895e:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8008960:	37e8      	adds	r7, #232	@ 0xe8
 8008962:	46bd      	mov	sp, r7
 8008964:	bd80      	pop	{r7, pc}
 8008966:	bf00      	nop

08008968 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8008968:	b480      	push	{r7}
 800896a:	b083      	sub	sp, #12
 800896c:	af00      	add	r7, sp, #0
 800896e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8008970:	bf00      	nop
 8008972:	370c      	adds	r7, #12
 8008974:	46bd      	mov	sp, r7
 8008976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800897a:	4770      	bx	lr

0800897c <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800897c:	b480      	push	{r7}
 800897e:	b083      	sub	sp, #12
 8008980:	af00      	add	r7, sp, #0
 8008982:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8008984:	bf00      	nop
 8008986:	370c      	adds	r7, #12
 8008988:	46bd      	mov	sp, r7
 800898a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800898e:	4770      	bx	lr

08008990 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008990:	b480      	push	{r7}
 8008992:	b083      	sub	sp, #12
 8008994:	af00      	add	r7, sp, #0
 8008996:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8008998:	bf00      	nop
 800899a:	370c      	adds	r7, #12
 800899c:	46bd      	mov	sp, r7
 800899e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089a2:	4770      	bx	lr

080089a4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80089a4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80089a8:	b08a      	sub	sp, #40	@ 0x28
 80089aa:	af00      	add	r7, sp, #0
 80089ac:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80089ae:	2300      	movs	r3, #0
 80089b0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80089b4:	68fb      	ldr	r3, [r7, #12]
 80089b6:	689a      	ldr	r2, [r3, #8]
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	691b      	ldr	r3, [r3, #16]
 80089bc:	431a      	orrs	r2, r3
 80089be:	68fb      	ldr	r3, [r7, #12]
 80089c0:	695b      	ldr	r3, [r3, #20]
 80089c2:	431a      	orrs	r2, r3
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	69db      	ldr	r3, [r3, #28]
 80089c8:	4313      	orrs	r3, r2
 80089ca:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80089cc:	68fb      	ldr	r3, [r7, #12]
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	681a      	ldr	r2, [r3, #0]
 80089d2:	4ba4      	ldr	r3, [pc, #656]	@ (8008c64 <UART_SetConfig+0x2c0>)
 80089d4:	4013      	ands	r3, r2
 80089d6:	68fa      	ldr	r2, [r7, #12]
 80089d8:	6812      	ldr	r2, [r2, #0]
 80089da:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80089dc:	430b      	orrs	r3, r1
 80089de:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	685b      	ldr	r3, [r3, #4]
 80089e6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80089ea:	68fb      	ldr	r3, [r7, #12]
 80089ec:	68da      	ldr	r2, [r3, #12]
 80089ee:	68fb      	ldr	r3, [r7, #12]
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	430a      	orrs	r2, r1
 80089f4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80089f6:	68fb      	ldr	r3, [r7, #12]
 80089f8:	699b      	ldr	r3, [r3, #24]
 80089fa:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	4a99      	ldr	r2, [pc, #612]	@ (8008c68 <UART_SetConfig+0x2c4>)
 8008a02:	4293      	cmp	r3, r2
 8008a04:	d004      	beq.n	8008a10 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008a06:	68fb      	ldr	r3, [r7, #12]
 8008a08:	6a1b      	ldr	r3, [r3, #32]
 8008a0a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008a0c:	4313      	orrs	r3, r2
 8008a0e:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	689b      	ldr	r3, [r3, #8]
 8008a16:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008a20:	430a      	orrs	r2, r1
 8008a22:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008a24:	68fb      	ldr	r3, [r7, #12]
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	4a90      	ldr	r2, [pc, #576]	@ (8008c6c <UART_SetConfig+0x2c8>)
 8008a2a:	4293      	cmp	r3, r2
 8008a2c:	d126      	bne.n	8008a7c <UART_SetConfig+0xd8>
 8008a2e:	4b90      	ldr	r3, [pc, #576]	@ (8008c70 <UART_SetConfig+0x2cc>)
 8008a30:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008a34:	f003 0303 	and.w	r3, r3, #3
 8008a38:	2b03      	cmp	r3, #3
 8008a3a:	d81b      	bhi.n	8008a74 <UART_SetConfig+0xd0>
 8008a3c:	a201      	add	r2, pc, #4	@ (adr r2, 8008a44 <UART_SetConfig+0xa0>)
 8008a3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a42:	bf00      	nop
 8008a44:	08008a55 	.word	0x08008a55
 8008a48:	08008a65 	.word	0x08008a65
 8008a4c:	08008a5d 	.word	0x08008a5d
 8008a50:	08008a6d 	.word	0x08008a6d
 8008a54:	2301      	movs	r3, #1
 8008a56:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008a5a:	e116      	b.n	8008c8a <UART_SetConfig+0x2e6>
 8008a5c:	2302      	movs	r3, #2
 8008a5e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008a62:	e112      	b.n	8008c8a <UART_SetConfig+0x2e6>
 8008a64:	2304      	movs	r3, #4
 8008a66:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008a6a:	e10e      	b.n	8008c8a <UART_SetConfig+0x2e6>
 8008a6c:	2308      	movs	r3, #8
 8008a6e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008a72:	e10a      	b.n	8008c8a <UART_SetConfig+0x2e6>
 8008a74:	2310      	movs	r3, #16
 8008a76:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008a7a:	e106      	b.n	8008c8a <UART_SetConfig+0x2e6>
 8008a7c:	68fb      	ldr	r3, [r7, #12]
 8008a7e:	681b      	ldr	r3, [r3, #0]
 8008a80:	4a7c      	ldr	r2, [pc, #496]	@ (8008c74 <UART_SetConfig+0x2d0>)
 8008a82:	4293      	cmp	r3, r2
 8008a84:	d138      	bne.n	8008af8 <UART_SetConfig+0x154>
 8008a86:	4b7a      	ldr	r3, [pc, #488]	@ (8008c70 <UART_SetConfig+0x2cc>)
 8008a88:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008a8c:	f003 030c 	and.w	r3, r3, #12
 8008a90:	2b0c      	cmp	r3, #12
 8008a92:	d82d      	bhi.n	8008af0 <UART_SetConfig+0x14c>
 8008a94:	a201      	add	r2, pc, #4	@ (adr r2, 8008a9c <UART_SetConfig+0xf8>)
 8008a96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a9a:	bf00      	nop
 8008a9c:	08008ad1 	.word	0x08008ad1
 8008aa0:	08008af1 	.word	0x08008af1
 8008aa4:	08008af1 	.word	0x08008af1
 8008aa8:	08008af1 	.word	0x08008af1
 8008aac:	08008ae1 	.word	0x08008ae1
 8008ab0:	08008af1 	.word	0x08008af1
 8008ab4:	08008af1 	.word	0x08008af1
 8008ab8:	08008af1 	.word	0x08008af1
 8008abc:	08008ad9 	.word	0x08008ad9
 8008ac0:	08008af1 	.word	0x08008af1
 8008ac4:	08008af1 	.word	0x08008af1
 8008ac8:	08008af1 	.word	0x08008af1
 8008acc:	08008ae9 	.word	0x08008ae9
 8008ad0:	2300      	movs	r3, #0
 8008ad2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008ad6:	e0d8      	b.n	8008c8a <UART_SetConfig+0x2e6>
 8008ad8:	2302      	movs	r3, #2
 8008ada:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008ade:	e0d4      	b.n	8008c8a <UART_SetConfig+0x2e6>
 8008ae0:	2304      	movs	r3, #4
 8008ae2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008ae6:	e0d0      	b.n	8008c8a <UART_SetConfig+0x2e6>
 8008ae8:	2308      	movs	r3, #8
 8008aea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008aee:	e0cc      	b.n	8008c8a <UART_SetConfig+0x2e6>
 8008af0:	2310      	movs	r3, #16
 8008af2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008af6:	e0c8      	b.n	8008c8a <UART_SetConfig+0x2e6>
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	4a5e      	ldr	r2, [pc, #376]	@ (8008c78 <UART_SetConfig+0x2d4>)
 8008afe:	4293      	cmp	r3, r2
 8008b00:	d125      	bne.n	8008b4e <UART_SetConfig+0x1aa>
 8008b02:	4b5b      	ldr	r3, [pc, #364]	@ (8008c70 <UART_SetConfig+0x2cc>)
 8008b04:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008b08:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8008b0c:	2b30      	cmp	r3, #48	@ 0x30
 8008b0e:	d016      	beq.n	8008b3e <UART_SetConfig+0x19a>
 8008b10:	2b30      	cmp	r3, #48	@ 0x30
 8008b12:	d818      	bhi.n	8008b46 <UART_SetConfig+0x1a2>
 8008b14:	2b20      	cmp	r3, #32
 8008b16:	d00a      	beq.n	8008b2e <UART_SetConfig+0x18a>
 8008b18:	2b20      	cmp	r3, #32
 8008b1a:	d814      	bhi.n	8008b46 <UART_SetConfig+0x1a2>
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	d002      	beq.n	8008b26 <UART_SetConfig+0x182>
 8008b20:	2b10      	cmp	r3, #16
 8008b22:	d008      	beq.n	8008b36 <UART_SetConfig+0x192>
 8008b24:	e00f      	b.n	8008b46 <UART_SetConfig+0x1a2>
 8008b26:	2300      	movs	r3, #0
 8008b28:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008b2c:	e0ad      	b.n	8008c8a <UART_SetConfig+0x2e6>
 8008b2e:	2302      	movs	r3, #2
 8008b30:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008b34:	e0a9      	b.n	8008c8a <UART_SetConfig+0x2e6>
 8008b36:	2304      	movs	r3, #4
 8008b38:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008b3c:	e0a5      	b.n	8008c8a <UART_SetConfig+0x2e6>
 8008b3e:	2308      	movs	r3, #8
 8008b40:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008b44:	e0a1      	b.n	8008c8a <UART_SetConfig+0x2e6>
 8008b46:	2310      	movs	r3, #16
 8008b48:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008b4c:	e09d      	b.n	8008c8a <UART_SetConfig+0x2e6>
 8008b4e:	68fb      	ldr	r3, [r7, #12]
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	4a4a      	ldr	r2, [pc, #296]	@ (8008c7c <UART_SetConfig+0x2d8>)
 8008b54:	4293      	cmp	r3, r2
 8008b56:	d125      	bne.n	8008ba4 <UART_SetConfig+0x200>
 8008b58:	4b45      	ldr	r3, [pc, #276]	@ (8008c70 <UART_SetConfig+0x2cc>)
 8008b5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008b5e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8008b62:	2bc0      	cmp	r3, #192	@ 0xc0
 8008b64:	d016      	beq.n	8008b94 <UART_SetConfig+0x1f0>
 8008b66:	2bc0      	cmp	r3, #192	@ 0xc0
 8008b68:	d818      	bhi.n	8008b9c <UART_SetConfig+0x1f8>
 8008b6a:	2b80      	cmp	r3, #128	@ 0x80
 8008b6c:	d00a      	beq.n	8008b84 <UART_SetConfig+0x1e0>
 8008b6e:	2b80      	cmp	r3, #128	@ 0x80
 8008b70:	d814      	bhi.n	8008b9c <UART_SetConfig+0x1f8>
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d002      	beq.n	8008b7c <UART_SetConfig+0x1d8>
 8008b76:	2b40      	cmp	r3, #64	@ 0x40
 8008b78:	d008      	beq.n	8008b8c <UART_SetConfig+0x1e8>
 8008b7a:	e00f      	b.n	8008b9c <UART_SetConfig+0x1f8>
 8008b7c:	2300      	movs	r3, #0
 8008b7e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008b82:	e082      	b.n	8008c8a <UART_SetConfig+0x2e6>
 8008b84:	2302      	movs	r3, #2
 8008b86:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008b8a:	e07e      	b.n	8008c8a <UART_SetConfig+0x2e6>
 8008b8c:	2304      	movs	r3, #4
 8008b8e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008b92:	e07a      	b.n	8008c8a <UART_SetConfig+0x2e6>
 8008b94:	2308      	movs	r3, #8
 8008b96:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008b9a:	e076      	b.n	8008c8a <UART_SetConfig+0x2e6>
 8008b9c:	2310      	movs	r3, #16
 8008b9e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008ba2:	e072      	b.n	8008c8a <UART_SetConfig+0x2e6>
 8008ba4:	68fb      	ldr	r3, [r7, #12]
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	4a35      	ldr	r2, [pc, #212]	@ (8008c80 <UART_SetConfig+0x2dc>)
 8008baa:	4293      	cmp	r3, r2
 8008bac:	d12a      	bne.n	8008c04 <UART_SetConfig+0x260>
 8008bae:	4b30      	ldr	r3, [pc, #192]	@ (8008c70 <UART_SetConfig+0x2cc>)
 8008bb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008bb4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008bb8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008bbc:	d01a      	beq.n	8008bf4 <UART_SetConfig+0x250>
 8008bbe:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008bc2:	d81b      	bhi.n	8008bfc <UART_SetConfig+0x258>
 8008bc4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008bc8:	d00c      	beq.n	8008be4 <UART_SetConfig+0x240>
 8008bca:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008bce:	d815      	bhi.n	8008bfc <UART_SetConfig+0x258>
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	d003      	beq.n	8008bdc <UART_SetConfig+0x238>
 8008bd4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008bd8:	d008      	beq.n	8008bec <UART_SetConfig+0x248>
 8008bda:	e00f      	b.n	8008bfc <UART_SetConfig+0x258>
 8008bdc:	2300      	movs	r3, #0
 8008bde:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008be2:	e052      	b.n	8008c8a <UART_SetConfig+0x2e6>
 8008be4:	2302      	movs	r3, #2
 8008be6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008bea:	e04e      	b.n	8008c8a <UART_SetConfig+0x2e6>
 8008bec:	2304      	movs	r3, #4
 8008bee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008bf2:	e04a      	b.n	8008c8a <UART_SetConfig+0x2e6>
 8008bf4:	2308      	movs	r3, #8
 8008bf6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008bfa:	e046      	b.n	8008c8a <UART_SetConfig+0x2e6>
 8008bfc:	2310      	movs	r3, #16
 8008bfe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008c02:	e042      	b.n	8008c8a <UART_SetConfig+0x2e6>
 8008c04:	68fb      	ldr	r3, [r7, #12]
 8008c06:	681b      	ldr	r3, [r3, #0]
 8008c08:	4a17      	ldr	r2, [pc, #92]	@ (8008c68 <UART_SetConfig+0x2c4>)
 8008c0a:	4293      	cmp	r3, r2
 8008c0c:	d13a      	bne.n	8008c84 <UART_SetConfig+0x2e0>
 8008c0e:	4b18      	ldr	r3, [pc, #96]	@ (8008c70 <UART_SetConfig+0x2cc>)
 8008c10:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008c14:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8008c18:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008c1c:	d01a      	beq.n	8008c54 <UART_SetConfig+0x2b0>
 8008c1e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008c22:	d81b      	bhi.n	8008c5c <UART_SetConfig+0x2b8>
 8008c24:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008c28:	d00c      	beq.n	8008c44 <UART_SetConfig+0x2a0>
 8008c2a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008c2e:	d815      	bhi.n	8008c5c <UART_SetConfig+0x2b8>
 8008c30:	2b00      	cmp	r3, #0
 8008c32:	d003      	beq.n	8008c3c <UART_SetConfig+0x298>
 8008c34:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008c38:	d008      	beq.n	8008c4c <UART_SetConfig+0x2a8>
 8008c3a:	e00f      	b.n	8008c5c <UART_SetConfig+0x2b8>
 8008c3c:	2300      	movs	r3, #0
 8008c3e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008c42:	e022      	b.n	8008c8a <UART_SetConfig+0x2e6>
 8008c44:	2302      	movs	r3, #2
 8008c46:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008c4a:	e01e      	b.n	8008c8a <UART_SetConfig+0x2e6>
 8008c4c:	2304      	movs	r3, #4
 8008c4e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008c52:	e01a      	b.n	8008c8a <UART_SetConfig+0x2e6>
 8008c54:	2308      	movs	r3, #8
 8008c56:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008c5a:	e016      	b.n	8008c8a <UART_SetConfig+0x2e6>
 8008c5c:	2310      	movs	r3, #16
 8008c5e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008c62:	e012      	b.n	8008c8a <UART_SetConfig+0x2e6>
 8008c64:	efff69f3 	.word	0xefff69f3
 8008c68:	40008000 	.word	0x40008000
 8008c6c:	40013800 	.word	0x40013800
 8008c70:	40021000 	.word	0x40021000
 8008c74:	40004400 	.word	0x40004400
 8008c78:	40004800 	.word	0x40004800
 8008c7c:	40004c00 	.word	0x40004c00
 8008c80:	40005000 	.word	0x40005000
 8008c84:	2310      	movs	r3, #16
 8008c86:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	681b      	ldr	r3, [r3, #0]
 8008c8e:	4a9f      	ldr	r2, [pc, #636]	@ (8008f0c <UART_SetConfig+0x568>)
 8008c90:	4293      	cmp	r3, r2
 8008c92:	d17a      	bne.n	8008d8a <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008c94:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8008c98:	2b08      	cmp	r3, #8
 8008c9a:	d824      	bhi.n	8008ce6 <UART_SetConfig+0x342>
 8008c9c:	a201      	add	r2, pc, #4	@ (adr r2, 8008ca4 <UART_SetConfig+0x300>)
 8008c9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ca2:	bf00      	nop
 8008ca4:	08008cc9 	.word	0x08008cc9
 8008ca8:	08008ce7 	.word	0x08008ce7
 8008cac:	08008cd1 	.word	0x08008cd1
 8008cb0:	08008ce7 	.word	0x08008ce7
 8008cb4:	08008cd7 	.word	0x08008cd7
 8008cb8:	08008ce7 	.word	0x08008ce7
 8008cbc:	08008ce7 	.word	0x08008ce7
 8008cc0:	08008ce7 	.word	0x08008ce7
 8008cc4:	08008cdf 	.word	0x08008cdf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008cc8:	f7fc fb92 	bl	80053f0 <HAL_RCC_GetPCLK1Freq>
 8008ccc:	61f8      	str	r0, [r7, #28]
        break;
 8008cce:	e010      	b.n	8008cf2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008cd0:	4b8f      	ldr	r3, [pc, #572]	@ (8008f10 <UART_SetConfig+0x56c>)
 8008cd2:	61fb      	str	r3, [r7, #28]
        break;
 8008cd4:	e00d      	b.n	8008cf2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008cd6:	f7fc faf3 	bl	80052c0 <HAL_RCC_GetSysClockFreq>
 8008cda:	61f8      	str	r0, [r7, #28]
        break;
 8008cdc:	e009      	b.n	8008cf2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008cde:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008ce2:	61fb      	str	r3, [r7, #28]
        break;
 8008ce4:	e005      	b.n	8008cf2 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8008ce6:	2300      	movs	r3, #0
 8008ce8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8008cea:	2301      	movs	r3, #1
 8008cec:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8008cf0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008cf2:	69fb      	ldr	r3, [r7, #28]
 8008cf4:	2b00      	cmp	r3, #0
 8008cf6:	f000 80fb 	beq.w	8008ef0 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8008cfa:	68fb      	ldr	r3, [r7, #12]
 8008cfc:	685a      	ldr	r2, [r3, #4]
 8008cfe:	4613      	mov	r3, r2
 8008d00:	005b      	lsls	r3, r3, #1
 8008d02:	4413      	add	r3, r2
 8008d04:	69fa      	ldr	r2, [r7, #28]
 8008d06:	429a      	cmp	r2, r3
 8008d08:	d305      	bcc.n	8008d16 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8008d0a:	68fb      	ldr	r3, [r7, #12]
 8008d0c:	685b      	ldr	r3, [r3, #4]
 8008d0e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8008d10:	69fa      	ldr	r2, [r7, #28]
 8008d12:	429a      	cmp	r2, r3
 8008d14:	d903      	bls.n	8008d1e <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8008d16:	2301      	movs	r3, #1
 8008d18:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8008d1c:	e0e8      	b.n	8008ef0 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8008d1e:	69fb      	ldr	r3, [r7, #28]
 8008d20:	2200      	movs	r2, #0
 8008d22:	461c      	mov	r4, r3
 8008d24:	4615      	mov	r5, r2
 8008d26:	f04f 0200 	mov.w	r2, #0
 8008d2a:	f04f 0300 	mov.w	r3, #0
 8008d2e:	022b      	lsls	r3, r5, #8
 8008d30:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8008d34:	0222      	lsls	r2, r4, #8
 8008d36:	68f9      	ldr	r1, [r7, #12]
 8008d38:	6849      	ldr	r1, [r1, #4]
 8008d3a:	0849      	lsrs	r1, r1, #1
 8008d3c:	2000      	movs	r0, #0
 8008d3e:	4688      	mov	r8, r1
 8008d40:	4681      	mov	r9, r0
 8008d42:	eb12 0a08 	adds.w	sl, r2, r8
 8008d46:	eb43 0b09 	adc.w	fp, r3, r9
 8008d4a:	68fb      	ldr	r3, [r7, #12]
 8008d4c:	685b      	ldr	r3, [r3, #4]
 8008d4e:	2200      	movs	r2, #0
 8008d50:	603b      	str	r3, [r7, #0]
 8008d52:	607a      	str	r2, [r7, #4]
 8008d54:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008d58:	4650      	mov	r0, sl
 8008d5a:	4659      	mov	r1, fp
 8008d5c:	f7f7 ff54 	bl	8000c08 <__aeabi_uldivmod>
 8008d60:	4602      	mov	r2, r0
 8008d62:	460b      	mov	r3, r1
 8008d64:	4613      	mov	r3, r2
 8008d66:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008d68:	69bb      	ldr	r3, [r7, #24]
 8008d6a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008d6e:	d308      	bcc.n	8008d82 <UART_SetConfig+0x3de>
 8008d70:	69bb      	ldr	r3, [r7, #24]
 8008d72:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008d76:	d204      	bcs.n	8008d82 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8008d78:	68fb      	ldr	r3, [r7, #12]
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	69ba      	ldr	r2, [r7, #24]
 8008d7e:	60da      	str	r2, [r3, #12]
 8008d80:	e0b6      	b.n	8008ef0 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8008d82:	2301      	movs	r3, #1
 8008d84:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8008d88:	e0b2      	b.n	8008ef0 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008d8a:	68fb      	ldr	r3, [r7, #12]
 8008d8c:	69db      	ldr	r3, [r3, #28]
 8008d8e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008d92:	d15e      	bne.n	8008e52 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8008d94:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8008d98:	2b08      	cmp	r3, #8
 8008d9a:	d828      	bhi.n	8008dee <UART_SetConfig+0x44a>
 8008d9c:	a201      	add	r2, pc, #4	@ (adr r2, 8008da4 <UART_SetConfig+0x400>)
 8008d9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008da2:	bf00      	nop
 8008da4:	08008dc9 	.word	0x08008dc9
 8008da8:	08008dd1 	.word	0x08008dd1
 8008dac:	08008dd9 	.word	0x08008dd9
 8008db0:	08008def 	.word	0x08008def
 8008db4:	08008ddf 	.word	0x08008ddf
 8008db8:	08008def 	.word	0x08008def
 8008dbc:	08008def 	.word	0x08008def
 8008dc0:	08008def 	.word	0x08008def
 8008dc4:	08008de7 	.word	0x08008de7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008dc8:	f7fc fb12 	bl	80053f0 <HAL_RCC_GetPCLK1Freq>
 8008dcc:	61f8      	str	r0, [r7, #28]
        break;
 8008dce:	e014      	b.n	8008dfa <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008dd0:	f7fc fb24 	bl	800541c <HAL_RCC_GetPCLK2Freq>
 8008dd4:	61f8      	str	r0, [r7, #28]
        break;
 8008dd6:	e010      	b.n	8008dfa <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008dd8:	4b4d      	ldr	r3, [pc, #308]	@ (8008f10 <UART_SetConfig+0x56c>)
 8008dda:	61fb      	str	r3, [r7, #28]
        break;
 8008ddc:	e00d      	b.n	8008dfa <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008dde:	f7fc fa6f 	bl	80052c0 <HAL_RCC_GetSysClockFreq>
 8008de2:	61f8      	str	r0, [r7, #28]
        break;
 8008de4:	e009      	b.n	8008dfa <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008de6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008dea:	61fb      	str	r3, [r7, #28]
        break;
 8008dec:	e005      	b.n	8008dfa <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8008dee:	2300      	movs	r3, #0
 8008df0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8008df2:	2301      	movs	r3, #1
 8008df4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8008df8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008dfa:	69fb      	ldr	r3, [r7, #28]
 8008dfc:	2b00      	cmp	r3, #0
 8008dfe:	d077      	beq.n	8008ef0 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008e00:	69fb      	ldr	r3, [r7, #28]
 8008e02:	005a      	lsls	r2, r3, #1
 8008e04:	68fb      	ldr	r3, [r7, #12]
 8008e06:	685b      	ldr	r3, [r3, #4]
 8008e08:	085b      	lsrs	r3, r3, #1
 8008e0a:	441a      	add	r2, r3
 8008e0c:	68fb      	ldr	r3, [r7, #12]
 8008e0e:	685b      	ldr	r3, [r3, #4]
 8008e10:	fbb2 f3f3 	udiv	r3, r2, r3
 8008e14:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008e16:	69bb      	ldr	r3, [r7, #24]
 8008e18:	2b0f      	cmp	r3, #15
 8008e1a:	d916      	bls.n	8008e4a <UART_SetConfig+0x4a6>
 8008e1c:	69bb      	ldr	r3, [r7, #24]
 8008e1e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008e22:	d212      	bcs.n	8008e4a <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008e24:	69bb      	ldr	r3, [r7, #24]
 8008e26:	b29b      	uxth	r3, r3
 8008e28:	f023 030f 	bic.w	r3, r3, #15
 8008e2c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008e2e:	69bb      	ldr	r3, [r7, #24]
 8008e30:	085b      	lsrs	r3, r3, #1
 8008e32:	b29b      	uxth	r3, r3
 8008e34:	f003 0307 	and.w	r3, r3, #7
 8008e38:	b29a      	uxth	r2, r3
 8008e3a:	8afb      	ldrh	r3, [r7, #22]
 8008e3c:	4313      	orrs	r3, r2
 8008e3e:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8008e40:	68fb      	ldr	r3, [r7, #12]
 8008e42:	681b      	ldr	r3, [r3, #0]
 8008e44:	8afa      	ldrh	r2, [r7, #22]
 8008e46:	60da      	str	r2, [r3, #12]
 8008e48:	e052      	b.n	8008ef0 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8008e4a:	2301      	movs	r3, #1
 8008e4c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8008e50:	e04e      	b.n	8008ef0 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008e52:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8008e56:	2b08      	cmp	r3, #8
 8008e58:	d827      	bhi.n	8008eaa <UART_SetConfig+0x506>
 8008e5a:	a201      	add	r2, pc, #4	@ (adr r2, 8008e60 <UART_SetConfig+0x4bc>)
 8008e5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008e60:	08008e85 	.word	0x08008e85
 8008e64:	08008e8d 	.word	0x08008e8d
 8008e68:	08008e95 	.word	0x08008e95
 8008e6c:	08008eab 	.word	0x08008eab
 8008e70:	08008e9b 	.word	0x08008e9b
 8008e74:	08008eab 	.word	0x08008eab
 8008e78:	08008eab 	.word	0x08008eab
 8008e7c:	08008eab 	.word	0x08008eab
 8008e80:	08008ea3 	.word	0x08008ea3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008e84:	f7fc fab4 	bl	80053f0 <HAL_RCC_GetPCLK1Freq>
 8008e88:	61f8      	str	r0, [r7, #28]
        break;
 8008e8a:	e014      	b.n	8008eb6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008e8c:	f7fc fac6 	bl	800541c <HAL_RCC_GetPCLK2Freq>
 8008e90:	61f8      	str	r0, [r7, #28]
        break;
 8008e92:	e010      	b.n	8008eb6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008e94:	4b1e      	ldr	r3, [pc, #120]	@ (8008f10 <UART_SetConfig+0x56c>)
 8008e96:	61fb      	str	r3, [r7, #28]
        break;
 8008e98:	e00d      	b.n	8008eb6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008e9a:	f7fc fa11 	bl	80052c0 <HAL_RCC_GetSysClockFreq>
 8008e9e:	61f8      	str	r0, [r7, #28]
        break;
 8008ea0:	e009      	b.n	8008eb6 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008ea2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008ea6:	61fb      	str	r3, [r7, #28]
        break;
 8008ea8:	e005      	b.n	8008eb6 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8008eaa:	2300      	movs	r3, #0
 8008eac:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8008eae:	2301      	movs	r3, #1
 8008eb0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8008eb4:	bf00      	nop
    }

    if (pclk != 0U)
 8008eb6:	69fb      	ldr	r3, [r7, #28]
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	d019      	beq.n	8008ef0 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	685b      	ldr	r3, [r3, #4]
 8008ec0:	085a      	lsrs	r2, r3, #1
 8008ec2:	69fb      	ldr	r3, [r7, #28]
 8008ec4:	441a      	add	r2, r3
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	685b      	ldr	r3, [r3, #4]
 8008eca:	fbb2 f3f3 	udiv	r3, r2, r3
 8008ece:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008ed0:	69bb      	ldr	r3, [r7, #24]
 8008ed2:	2b0f      	cmp	r3, #15
 8008ed4:	d909      	bls.n	8008eea <UART_SetConfig+0x546>
 8008ed6:	69bb      	ldr	r3, [r7, #24]
 8008ed8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008edc:	d205      	bcs.n	8008eea <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008ede:	69bb      	ldr	r3, [r7, #24]
 8008ee0:	b29a      	uxth	r2, r3
 8008ee2:	68fb      	ldr	r3, [r7, #12]
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	60da      	str	r2, [r3, #12]
 8008ee8:	e002      	b.n	8008ef0 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8008eea:	2301      	movs	r3, #1
 8008eec:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008ef0:	68fb      	ldr	r3, [r7, #12]
 8008ef2:	2200      	movs	r2, #0
 8008ef4:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	2200      	movs	r2, #0
 8008efa:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8008efc:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8008f00:	4618      	mov	r0, r3
 8008f02:	3728      	adds	r7, #40	@ 0x28
 8008f04:	46bd      	mov	sp, r7
 8008f06:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008f0a:	bf00      	nop
 8008f0c:	40008000 	.word	0x40008000
 8008f10:	00f42400 	.word	0x00f42400

08008f14 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008f14:	b480      	push	{r7}
 8008f16:	b083      	sub	sp, #12
 8008f18:	af00      	add	r7, sp, #0
 8008f1a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008f20:	f003 0308 	and.w	r3, r3, #8
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	d00a      	beq.n	8008f3e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	685b      	ldr	r3, [r3, #4]
 8008f2e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	430a      	orrs	r2, r1
 8008f3c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008f3e:	687b      	ldr	r3, [r7, #4]
 8008f40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008f42:	f003 0301 	and.w	r3, r3, #1
 8008f46:	2b00      	cmp	r3, #0
 8008f48:	d00a      	beq.n	8008f60 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	685b      	ldr	r3, [r3, #4]
 8008f50:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008f58:	687b      	ldr	r3, [r7, #4]
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	430a      	orrs	r2, r1
 8008f5e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008f64:	f003 0302 	and.w	r3, r3, #2
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	d00a      	beq.n	8008f82 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	685b      	ldr	r3, [r3, #4]
 8008f72:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f7a:	687b      	ldr	r3, [r7, #4]
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	430a      	orrs	r2, r1
 8008f80:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008f86:	f003 0304 	and.w	r3, r3, #4
 8008f8a:	2b00      	cmp	r3, #0
 8008f8c:	d00a      	beq.n	8008fa4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	681b      	ldr	r3, [r3, #0]
 8008f92:	685b      	ldr	r3, [r3, #4]
 8008f94:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	681b      	ldr	r3, [r3, #0]
 8008fa0:	430a      	orrs	r2, r1
 8008fa2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008fa4:	687b      	ldr	r3, [r7, #4]
 8008fa6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008fa8:	f003 0310 	and.w	r3, r3, #16
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	d00a      	beq.n	8008fc6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	689b      	ldr	r3, [r3, #8]
 8008fb6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008fbe:	687b      	ldr	r3, [r7, #4]
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	430a      	orrs	r2, r1
 8008fc4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008fc6:	687b      	ldr	r3, [r7, #4]
 8008fc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008fca:	f003 0320 	and.w	r3, r3, #32
 8008fce:	2b00      	cmp	r3, #0
 8008fd0:	d00a      	beq.n	8008fe8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	681b      	ldr	r3, [r3, #0]
 8008fd6:	689b      	ldr	r3, [r3, #8]
 8008fd8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008fdc:	687b      	ldr	r3, [r7, #4]
 8008fde:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	681b      	ldr	r3, [r3, #0]
 8008fe4:	430a      	orrs	r2, r1
 8008fe6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008fec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008ff0:	2b00      	cmp	r3, #0
 8008ff2:	d01a      	beq.n	800902a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	681b      	ldr	r3, [r3, #0]
 8008ff8:	685b      	ldr	r3, [r3, #4]
 8008ffa:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	430a      	orrs	r2, r1
 8009008:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800900e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009012:	d10a      	bne.n	800902a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	685b      	ldr	r3, [r3, #4]
 800901a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800901e:	687b      	ldr	r3, [r7, #4]
 8009020:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	430a      	orrs	r2, r1
 8009028:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800902e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009032:	2b00      	cmp	r3, #0
 8009034:	d00a      	beq.n	800904c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	685b      	ldr	r3, [r3, #4]
 800903c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009044:	687b      	ldr	r3, [r7, #4]
 8009046:	681b      	ldr	r3, [r3, #0]
 8009048:	430a      	orrs	r2, r1
 800904a:	605a      	str	r2, [r3, #4]
  }
}
 800904c:	bf00      	nop
 800904e:	370c      	adds	r7, #12
 8009050:	46bd      	mov	sp, r7
 8009052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009056:	4770      	bx	lr

08009058 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009058:	b580      	push	{r7, lr}
 800905a:	b098      	sub	sp, #96	@ 0x60
 800905c:	af02      	add	r7, sp, #8
 800905e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	2200      	movs	r2, #0
 8009064:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009068:	f7fa fcd0 	bl	8003a0c <HAL_GetTick>
 800906c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	681b      	ldr	r3, [r3, #0]
 8009072:	681b      	ldr	r3, [r3, #0]
 8009074:	f003 0308 	and.w	r3, r3, #8
 8009078:	2b08      	cmp	r3, #8
 800907a:	d12e      	bne.n	80090da <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800907c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009080:	9300      	str	r3, [sp, #0]
 8009082:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009084:	2200      	movs	r2, #0
 8009086:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800908a:	6878      	ldr	r0, [r7, #4]
 800908c:	f000 f88c 	bl	80091a8 <UART_WaitOnFlagUntilTimeout>
 8009090:	4603      	mov	r3, r0
 8009092:	2b00      	cmp	r3, #0
 8009094:	d021      	beq.n	80090da <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8009096:	687b      	ldr	r3, [r7, #4]
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800909c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800909e:	e853 3f00 	ldrex	r3, [r3]
 80090a2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80090a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80090a6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80090aa:	653b      	str	r3, [r7, #80]	@ 0x50
 80090ac:	687b      	ldr	r3, [r7, #4]
 80090ae:	681b      	ldr	r3, [r3, #0]
 80090b0:	461a      	mov	r2, r3
 80090b2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80090b4:	647b      	str	r3, [r7, #68]	@ 0x44
 80090b6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090b8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80090ba:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80090bc:	e841 2300 	strex	r3, r2, [r1]
 80090c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80090c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80090c4:	2b00      	cmp	r3, #0
 80090c6:	d1e6      	bne.n	8009096 <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	2220      	movs	r2, #32
 80090cc:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80090ce:	687b      	ldr	r3, [r7, #4]
 80090d0:	2200      	movs	r2, #0
 80090d2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80090d6:	2303      	movs	r3, #3
 80090d8:	e062      	b.n	80091a0 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	681b      	ldr	r3, [r3, #0]
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	f003 0304 	and.w	r3, r3, #4
 80090e4:	2b04      	cmp	r3, #4
 80090e6:	d149      	bne.n	800917c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80090e8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80090ec:	9300      	str	r3, [sp, #0]
 80090ee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80090f0:	2200      	movs	r2, #0
 80090f2:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80090f6:	6878      	ldr	r0, [r7, #4]
 80090f8:	f000 f856 	bl	80091a8 <UART_WaitOnFlagUntilTimeout>
 80090fc:	4603      	mov	r3, r0
 80090fe:	2b00      	cmp	r3, #0
 8009100:	d03c      	beq.n	800917c <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009108:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800910a:	e853 3f00 	ldrex	r3, [r3]
 800910e:	623b      	str	r3, [r7, #32]
   return(result);
 8009110:	6a3b      	ldr	r3, [r7, #32]
 8009112:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009116:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	461a      	mov	r2, r3
 800911e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009120:	633b      	str	r3, [r7, #48]	@ 0x30
 8009122:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009124:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009126:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009128:	e841 2300 	strex	r3, r2, [r1]
 800912c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800912e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009130:	2b00      	cmp	r3, #0
 8009132:	d1e6      	bne.n	8009102 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	681b      	ldr	r3, [r3, #0]
 8009138:	3308      	adds	r3, #8
 800913a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800913c:	693b      	ldr	r3, [r7, #16]
 800913e:	e853 3f00 	ldrex	r3, [r3]
 8009142:	60fb      	str	r3, [r7, #12]
   return(result);
 8009144:	68fb      	ldr	r3, [r7, #12]
 8009146:	f023 0301 	bic.w	r3, r3, #1
 800914a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	681b      	ldr	r3, [r3, #0]
 8009150:	3308      	adds	r3, #8
 8009152:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009154:	61fa      	str	r2, [r7, #28]
 8009156:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009158:	69b9      	ldr	r1, [r7, #24]
 800915a:	69fa      	ldr	r2, [r7, #28]
 800915c:	e841 2300 	strex	r3, r2, [r1]
 8009160:	617b      	str	r3, [r7, #20]
   return(result);
 8009162:	697b      	ldr	r3, [r7, #20]
 8009164:	2b00      	cmp	r3, #0
 8009166:	d1e5      	bne.n	8009134 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	2220      	movs	r2, #32
 800916c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	2200      	movs	r2, #0
 8009174:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009178:	2303      	movs	r3, #3
 800917a:	e011      	b.n	80091a0 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800917c:	687b      	ldr	r3, [r7, #4]
 800917e:	2220      	movs	r2, #32
 8009180:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	2220      	movs	r2, #32
 8009186:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	2200      	movs	r2, #0
 800918e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	2200      	movs	r2, #0
 8009194:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	2200      	movs	r2, #0
 800919a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800919e:	2300      	movs	r3, #0
}
 80091a0:	4618      	mov	r0, r3
 80091a2:	3758      	adds	r7, #88	@ 0x58
 80091a4:	46bd      	mov	sp, r7
 80091a6:	bd80      	pop	{r7, pc}

080091a8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80091a8:	b580      	push	{r7, lr}
 80091aa:	b084      	sub	sp, #16
 80091ac:	af00      	add	r7, sp, #0
 80091ae:	60f8      	str	r0, [r7, #12]
 80091b0:	60b9      	str	r1, [r7, #8]
 80091b2:	603b      	str	r3, [r7, #0]
 80091b4:	4613      	mov	r3, r2
 80091b6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80091b8:	e04f      	b.n	800925a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80091ba:	69bb      	ldr	r3, [r7, #24]
 80091bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80091c0:	d04b      	beq.n	800925a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80091c2:	f7fa fc23 	bl	8003a0c <HAL_GetTick>
 80091c6:	4602      	mov	r2, r0
 80091c8:	683b      	ldr	r3, [r7, #0]
 80091ca:	1ad3      	subs	r3, r2, r3
 80091cc:	69ba      	ldr	r2, [r7, #24]
 80091ce:	429a      	cmp	r2, r3
 80091d0:	d302      	bcc.n	80091d8 <UART_WaitOnFlagUntilTimeout+0x30>
 80091d2:	69bb      	ldr	r3, [r7, #24]
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	d101      	bne.n	80091dc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80091d8:	2303      	movs	r3, #3
 80091da:	e04e      	b.n	800927a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80091dc:	68fb      	ldr	r3, [r7, #12]
 80091de:	681b      	ldr	r3, [r3, #0]
 80091e0:	681b      	ldr	r3, [r3, #0]
 80091e2:	f003 0304 	and.w	r3, r3, #4
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	d037      	beq.n	800925a <UART_WaitOnFlagUntilTimeout+0xb2>
 80091ea:	68bb      	ldr	r3, [r7, #8]
 80091ec:	2b80      	cmp	r3, #128	@ 0x80
 80091ee:	d034      	beq.n	800925a <UART_WaitOnFlagUntilTimeout+0xb2>
 80091f0:	68bb      	ldr	r3, [r7, #8]
 80091f2:	2b40      	cmp	r3, #64	@ 0x40
 80091f4:	d031      	beq.n	800925a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80091f6:	68fb      	ldr	r3, [r7, #12]
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	69db      	ldr	r3, [r3, #28]
 80091fc:	f003 0308 	and.w	r3, r3, #8
 8009200:	2b08      	cmp	r3, #8
 8009202:	d110      	bne.n	8009226 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009204:	68fb      	ldr	r3, [r7, #12]
 8009206:	681b      	ldr	r3, [r3, #0]
 8009208:	2208      	movs	r2, #8
 800920a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800920c:	68f8      	ldr	r0, [r7, #12]
 800920e:	f000 f8ff 	bl	8009410 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009212:	68fb      	ldr	r3, [r7, #12]
 8009214:	2208      	movs	r2, #8
 8009216:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800921a:	68fb      	ldr	r3, [r7, #12]
 800921c:	2200      	movs	r2, #0
 800921e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8009222:	2301      	movs	r3, #1
 8009224:	e029      	b.n	800927a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009226:	68fb      	ldr	r3, [r7, #12]
 8009228:	681b      	ldr	r3, [r3, #0]
 800922a:	69db      	ldr	r3, [r3, #28]
 800922c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009230:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009234:	d111      	bne.n	800925a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009236:	68fb      	ldr	r3, [r7, #12]
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800923e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009240:	68f8      	ldr	r0, [r7, #12]
 8009242:	f000 f8e5 	bl	8009410 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009246:	68fb      	ldr	r3, [r7, #12]
 8009248:	2220      	movs	r2, #32
 800924a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800924e:	68fb      	ldr	r3, [r7, #12]
 8009250:	2200      	movs	r2, #0
 8009252:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8009256:	2303      	movs	r3, #3
 8009258:	e00f      	b.n	800927a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800925a:	68fb      	ldr	r3, [r7, #12]
 800925c:	681b      	ldr	r3, [r3, #0]
 800925e:	69da      	ldr	r2, [r3, #28]
 8009260:	68bb      	ldr	r3, [r7, #8]
 8009262:	4013      	ands	r3, r2
 8009264:	68ba      	ldr	r2, [r7, #8]
 8009266:	429a      	cmp	r2, r3
 8009268:	bf0c      	ite	eq
 800926a:	2301      	moveq	r3, #1
 800926c:	2300      	movne	r3, #0
 800926e:	b2db      	uxtb	r3, r3
 8009270:	461a      	mov	r2, r3
 8009272:	79fb      	ldrb	r3, [r7, #7]
 8009274:	429a      	cmp	r2, r3
 8009276:	d0a0      	beq.n	80091ba <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009278:	2300      	movs	r3, #0
}
 800927a:	4618      	mov	r0, r3
 800927c:	3710      	adds	r7, #16
 800927e:	46bd      	mov	sp, r7
 8009280:	bd80      	pop	{r7, pc}
	...

08009284 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009284:	b580      	push	{r7, lr}
 8009286:	b096      	sub	sp, #88	@ 0x58
 8009288:	af00      	add	r7, sp, #0
 800928a:	60f8      	str	r0, [r7, #12]
 800928c:	60b9      	str	r1, [r7, #8]
 800928e:	4613      	mov	r3, r2
 8009290:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8009292:	68fb      	ldr	r3, [r7, #12]
 8009294:	68ba      	ldr	r2, [r7, #8]
 8009296:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize = Size;
 8009298:	68fb      	ldr	r3, [r7, #12]
 800929a:	88fa      	ldrh	r2, [r7, #6]
 800929c:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	2200      	movs	r2, #0
 80092a4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80092a8:	68fb      	ldr	r3, [r7, #12]
 80092aa:	2222      	movs	r2, #34	@ 0x22
 80092ac:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  if (huart->hdmarx != NULL)
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	d028      	beq.n	800930a <UART_Start_Receive_DMA+0x86>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80092b8:	68fb      	ldr	r3, [r7, #12]
 80092ba:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80092bc:	4a3e      	ldr	r2, [pc, #248]	@ (80093b8 <UART_Start_Receive_DMA+0x134>)
 80092be:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80092c4:	4a3d      	ldr	r2, [pc, #244]	@ (80093bc <UART_Start_Receive_DMA+0x138>)
 80092c6:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80092cc:	4a3c      	ldr	r2, [pc, #240]	@ (80093c0 <UART_Start_Receive_DMA+0x13c>)
 80092ce:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 80092d0:	68fb      	ldr	r3, [r7, #12]
 80092d2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80092d4:	2200      	movs	r2, #0
 80092d6:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 80092d8:	68fb      	ldr	r3, [r7, #12]
 80092da:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	3324      	adds	r3, #36	@ 0x24
 80092e2:	4619      	mov	r1, r3
 80092e4:	68fb      	ldr	r3, [r7, #12]
 80092e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80092e8:	461a      	mov	r2, r3
 80092ea:	88fb      	ldrh	r3, [r7, #6]
 80092ec:	f7fa fe1c 	bl	8003f28 <HAL_DMA_Start_IT>
 80092f0:	4603      	mov	r3, r0
 80092f2:	2b00      	cmp	r3, #0
 80092f4:	d009      	beq.n	800930a <UART_Start_Receive_DMA+0x86>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80092f6:	68fb      	ldr	r3, [r7, #12]
 80092f8:	2210      	movs	r2, #16
 80092fa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 80092fe:	68fb      	ldr	r3, [r7, #12]
 8009300:	2220      	movs	r2, #32
 8009302:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      return HAL_ERROR;
 8009306:	2301      	movs	r3, #1
 8009308:	e051      	b.n	80093ae <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800930a:	68fb      	ldr	r3, [r7, #12]
 800930c:	691b      	ldr	r3, [r3, #16]
 800930e:	2b00      	cmp	r3, #0
 8009310:	d018      	beq.n	8009344 <UART_Start_Receive_DMA+0xc0>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009312:	68fb      	ldr	r3, [r7, #12]
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009318:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800931a:	e853 3f00 	ldrex	r3, [r3]
 800931e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009320:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009322:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009326:	657b      	str	r3, [r7, #84]	@ 0x54
 8009328:	68fb      	ldr	r3, [r7, #12]
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	461a      	mov	r2, r3
 800932e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009330:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009332:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009334:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8009336:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009338:	e841 2300 	strex	r3, r2, [r1]
 800933c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800933e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009340:	2b00      	cmp	r3, #0
 8009342:	d1e6      	bne.n	8009312 <UART_Start_Receive_DMA+0x8e>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009344:	68fb      	ldr	r3, [r7, #12]
 8009346:	681b      	ldr	r3, [r3, #0]
 8009348:	3308      	adds	r3, #8
 800934a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800934c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800934e:	e853 3f00 	ldrex	r3, [r3]
 8009352:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009354:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009356:	f043 0301 	orr.w	r3, r3, #1
 800935a:	653b      	str	r3, [r7, #80]	@ 0x50
 800935c:	68fb      	ldr	r3, [r7, #12]
 800935e:	681b      	ldr	r3, [r3, #0]
 8009360:	3308      	adds	r3, #8
 8009362:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8009364:	637a      	str	r2, [r7, #52]	@ 0x34
 8009366:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009368:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800936a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800936c:	e841 2300 	strex	r3, r2, [r1]
 8009370:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8009372:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009374:	2b00      	cmp	r3, #0
 8009376:	d1e5      	bne.n	8009344 <UART_Start_Receive_DMA+0xc0>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	3308      	adds	r3, #8
 800937e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009380:	697b      	ldr	r3, [r7, #20]
 8009382:	e853 3f00 	ldrex	r3, [r3]
 8009386:	613b      	str	r3, [r7, #16]
   return(result);
 8009388:	693b      	ldr	r3, [r7, #16]
 800938a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800938e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	3308      	adds	r3, #8
 8009396:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009398:	623a      	str	r2, [r7, #32]
 800939a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800939c:	69f9      	ldr	r1, [r7, #28]
 800939e:	6a3a      	ldr	r2, [r7, #32]
 80093a0:	e841 2300 	strex	r3, r2, [r1]
 80093a4:	61bb      	str	r3, [r7, #24]
   return(result);
 80093a6:	69bb      	ldr	r3, [r7, #24]
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	d1e5      	bne.n	8009378 <UART_Start_Receive_DMA+0xf4>

  return HAL_OK;
 80093ac:	2300      	movs	r3, #0
}
 80093ae:	4618      	mov	r0, r3
 80093b0:	3758      	adds	r7, #88	@ 0x58
 80093b2:	46bd      	mov	sp, r7
 80093b4:	bd80      	pop	{r7, pc}
 80093b6:	bf00      	nop
 80093b8:	080094d9 	.word	0x080094d9
 80093bc:	08009605 	.word	0x08009605
 80093c0:	08009643 	.word	0x08009643

080093c4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80093c4:	b480      	push	{r7}
 80093c6:	b089      	sub	sp, #36	@ 0x24
 80093c8:	af00      	add	r7, sp, #0
 80093ca:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
#else
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093d2:	68fb      	ldr	r3, [r7, #12]
 80093d4:	e853 3f00 	ldrex	r3, [r3]
 80093d8:	60bb      	str	r3, [r7, #8]
   return(result);
 80093da:	68bb      	ldr	r3, [r7, #8]
 80093dc:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80093e0:	61fb      	str	r3, [r7, #28]
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	681b      	ldr	r3, [r3, #0]
 80093e6:	461a      	mov	r2, r3
 80093e8:	69fb      	ldr	r3, [r7, #28]
 80093ea:	61bb      	str	r3, [r7, #24]
 80093ec:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093ee:	6979      	ldr	r1, [r7, #20]
 80093f0:	69ba      	ldr	r2, [r7, #24]
 80093f2:	e841 2300 	strex	r3, r2, [r1]
 80093f6:	613b      	str	r3, [r7, #16]
   return(result);
 80093f8:	693b      	ldr	r3, [r7, #16]
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	d1e6      	bne.n	80093cc <UART_EndTxTransfer+0x8>
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	2220      	movs	r2, #32
 8009402:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 8009404:	bf00      	nop
 8009406:	3724      	adds	r7, #36	@ 0x24
 8009408:	46bd      	mov	sp, r7
 800940a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800940e:	4770      	bx	lr

08009410 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009410:	b480      	push	{r7}
 8009412:	b095      	sub	sp, #84	@ 0x54
 8009414:	af00      	add	r7, sp, #0
 8009416:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800941e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009420:	e853 3f00 	ldrex	r3, [r3]
 8009424:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009426:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009428:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800942c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	681b      	ldr	r3, [r3, #0]
 8009432:	461a      	mov	r2, r3
 8009434:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009436:	643b      	str	r3, [r7, #64]	@ 0x40
 8009438:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800943a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800943c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800943e:	e841 2300 	strex	r3, r2, [r1]
 8009442:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009444:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009446:	2b00      	cmp	r3, #0
 8009448:	d1e6      	bne.n	8009418 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	681b      	ldr	r3, [r3, #0]
 800944e:	3308      	adds	r3, #8
 8009450:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009452:	6a3b      	ldr	r3, [r7, #32]
 8009454:	e853 3f00 	ldrex	r3, [r3]
 8009458:	61fb      	str	r3, [r7, #28]
   return(result);
 800945a:	69fb      	ldr	r3, [r7, #28]
 800945c:	f023 0301 	bic.w	r3, r3, #1
 8009460:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	3308      	adds	r3, #8
 8009468:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800946a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800946c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800946e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009470:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009472:	e841 2300 	strex	r3, r2, [r1]
 8009476:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009478:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800947a:	2b00      	cmp	r3, #0
 800947c:	d1e5      	bne.n	800944a <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009482:	2b01      	cmp	r3, #1
 8009484:	d118      	bne.n	80094b8 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009486:	687b      	ldr	r3, [r7, #4]
 8009488:	681b      	ldr	r3, [r3, #0]
 800948a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800948c:	68fb      	ldr	r3, [r7, #12]
 800948e:	e853 3f00 	ldrex	r3, [r3]
 8009492:	60bb      	str	r3, [r7, #8]
   return(result);
 8009494:	68bb      	ldr	r3, [r7, #8]
 8009496:	f023 0310 	bic.w	r3, r3, #16
 800949a:	647b      	str	r3, [r7, #68]	@ 0x44
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	681b      	ldr	r3, [r3, #0]
 80094a0:	461a      	mov	r2, r3
 80094a2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80094a4:	61bb      	str	r3, [r7, #24]
 80094a6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80094a8:	6979      	ldr	r1, [r7, #20]
 80094aa:	69ba      	ldr	r2, [r7, #24]
 80094ac:	e841 2300 	strex	r3, r2, [r1]
 80094b0:	613b      	str	r3, [r7, #16]
   return(result);
 80094b2:	693b      	ldr	r3, [r7, #16]
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	d1e6      	bne.n	8009486 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	2220      	movs	r2, #32
 80094bc:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	2200      	movs	r2, #0
 80094c4:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	2200      	movs	r2, #0
 80094ca:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80094cc:	bf00      	nop
 80094ce:	3754      	adds	r7, #84	@ 0x54
 80094d0:	46bd      	mov	sp, r7
 80094d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094d6:	4770      	bx	lr

080094d8 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80094d8:	b580      	push	{r7, lr}
 80094da:	b09c      	sub	sp, #112	@ 0x70
 80094dc:	af00      	add	r7, sp, #0
 80094de:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80094e4:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	681b      	ldr	r3, [r3, #0]
 80094ec:	f003 0320 	and.w	r3, r3, #32
 80094f0:	2b00      	cmp	r3, #0
 80094f2:	d171      	bne.n	80095d8 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 80094f4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80094f6:	2200      	movs	r2, #0
 80094f8:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80094fc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80094fe:	681b      	ldr	r3, [r3, #0]
 8009500:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009502:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009504:	e853 3f00 	ldrex	r3, [r3]
 8009508:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800950a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800950c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009510:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009512:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009514:	681b      	ldr	r3, [r3, #0]
 8009516:	461a      	mov	r2, r3
 8009518:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800951a:	65bb      	str	r3, [r7, #88]	@ 0x58
 800951c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800951e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009520:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009522:	e841 2300 	strex	r3, r2, [r1]
 8009526:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009528:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800952a:	2b00      	cmp	r3, #0
 800952c:	d1e6      	bne.n	80094fc <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800952e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009530:	681b      	ldr	r3, [r3, #0]
 8009532:	3308      	adds	r3, #8
 8009534:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009536:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009538:	e853 3f00 	ldrex	r3, [r3]
 800953c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800953e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009540:	f023 0301 	bic.w	r3, r3, #1
 8009544:	667b      	str	r3, [r7, #100]	@ 0x64
 8009546:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	3308      	adds	r3, #8
 800954c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800954e:	647a      	str	r2, [r7, #68]	@ 0x44
 8009550:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009552:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009554:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009556:	e841 2300 	strex	r3, r2, [r1]
 800955a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800955c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800955e:	2b00      	cmp	r3, #0
 8009560:	d1e5      	bne.n	800952e <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009562:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009564:	681b      	ldr	r3, [r3, #0]
 8009566:	3308      	adds	r3, #8
 8009568:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800956a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800956c:	e853 3f00 	ldrex	r3, [r3]
 8009570:	623b      	str	r3, [r7, #32]
   return(result);
 8009572:	6a3b      	ldr	r3, [r7, #32]
 8009574:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009578:	663b      	str	r3, [r7, #96]	@ 0x60
 800957a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800957c:	681b      	ldr	r3, [r3, #0]
 800957e:	3308      	adds	r3, #8
 8009580:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8009582:	633a      	str	r2, [r7, #48]	@ 0x30
 8009584:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009586:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009588:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800958a:	e841 2300 	strex	r3, r2, [r1]
 800958e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009590:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009592:	2b00      	cmp	r3, #0
 8009594:	d1e5      	bne.n	8009562 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8009596:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009598:	2220      	movs	r2, #32
 800959a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800959e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80095a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80095a2:	2b01      	cmp	r3, #1
 80095a4:	d118      	bne.n	80095d8 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80095a6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095ac:	693b      	ldr	r3, [r7, #16]
 80095ae:	e853 3f00 	ldrex	r3, [r3]
 80095b2:	60fb      	str	r3, [r7, #12]
   return(result);
 80095b4:	68fb      	ldr	r3, [r7, #12]
 80095b6:	f023 0310 	bic.w	r3, r3, #16
 80095ba:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80095bc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	461a      	mov	r2, r3
 80095c2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80095c4:	61fb      	str	r3, [r7, #28]
 80095c6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095c8:	69b9      	ldr	r1, [r7, #24]
 80095ca:	69fa      	ldr	r2, [r7, #28]
 80095cc:	e841 2300 	strex	r3, r2, [r1]
 80095d0:	617b      	str	r3, [r7, #20]
   return(result);
 80095d2:	697b      	ldr	r3, [r7, #20]
 80095d4:	2b00      	cmp	r3, #0
 80095d6:	d1e6      	bne.n	80095a6 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80095d8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80095da:	2200      	movs	r2, #0
 80095dc:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80095de:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80095e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80095e2:	2b01      	cmp	r3, #1
 80095e4:	d107      	bne.n	80095f6 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80095e6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80095e8:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80095ec:	4619      	mov	r1, r3
 80095ee:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80095f0:	f7f7 fddc 	bl	80011ac <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80095f4:	e002      	b.n	80095fc <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 80095f6:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80095f8:	f7ff f9b6 	bl	8008968 <HAL_UART_RxCpltCallback>
}
 80095fc:	bf00      	nop
 80095fe:	3770      	adds	r7, #112	@ 0x70
 8009600:	46bd      	mov	sp, r7
 8009602:	bd80      	pop	{r7, pc}

08009604 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8009604:	b580      	push	{r7, lr}
 8009606:	b084      	sub	sp, #16
 8009608:	af00      	add	r7, sp, #0
 800960a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009610:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8009612:	68fb      	ldr	r3, [r7, #12]
 8009614:	2201      	movs	r2, #1
 8009616:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009618:	68fb      	ldr	r3, [r7, #12]
 800961a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800961c:	2b01      	cmp	r3, #1
 800961e:	d109      	bne.n	8009634 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8009620:	68fb      	ldr	r3, [r7, #12]
 8009622:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8009626:	085b      	lsrs	r3, r3, #1
 8009628:	b29b      	uxth	r3, r3
 800962a:	4619      	mov	r1, r3
 800962c:	68f8      	ldr	r0, [r7, #12]
 800962e:	f7f7 fdbd 	bl	80011ac <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8009632:	e002      	b.n	800963a <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8009634:	68f8      	ldr	r0, [r7, #12]
 8009636:	f7ff f9a1 	bl	800897c <HAL_UART_RxHalfCpltCallback>
}
 800963a:	bf00      	nop
 800963c:	3710      	adds	r7, #16
 800963e:	46bd      	mov	sp, r7
 8009640:	bd80      	pop	{r7, pc}

08009642 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8009642:	b580      	push	{r7, lr}
 8009644:	b086      	sub	sp, #24
 8009646:	af00      	add	r7, sp, #0
 8009648:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800964e:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8009650:	697b      	ldr	r3, [r7, #20]
 8009652:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009654:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8009656:	697b      	ldr	r3, [r7, #20]
 8009658:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800965c:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800965e:	697b      	ldr	r3, [r7, #20]
 8009660:	681b      	ldr	r3, [r3, #0]
 8009662:	689b      	ldr	r3, [r3, #8]
 8009664:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009668:	2b80      	cmp	r3, #128	@ 0x80
 800966a:	d109      	bne.n	8009680 <UART_DMAError+0x3e>
 800966c:	693b      	ldr	r3, [r7, #16]
 800966e:	2b21      	cmp	r3, #33	@ 0x21
 8009670:	d106      	bne.n	8009680 <UART_DMAError+0x3e>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8009672:	697b      	ldr	r3, [r7, #20]
 8009674:	2200      	movs	r2, #0
 8009676:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    UART_EndTxTransfer(huart);
 800967a:	6978      	ldr	r0, [r7, #20]
 800967c:	f7ff fea2 	bl	80093c4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8009680:	697b      	ldr	r3, [r7, #20]
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	689b      	ldr	r3, [r3, #8]
 8009686:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800968a:	2b40      	cmp	r3, #64	@ 0x40
 800968c:	d109      	bne.n	80096a2 <UART_DMAError+0x60>
 800968e:	68fb      	ldr	r3, [r7, #12]
 8009690:	2b22      	cmp	r3, #34	@ 0x22
 8009692:	d106      	bne.n	80096a2 <UART_DMAError+0x60>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8009694:	697b      	ldr	r3, [r7, #20]
 8009696:	2200      	movs	r2, #0
 8009698:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
    UART_EndRxTransfer(huart);
 800969c:	6978      	ldr	r0, [r7, #20]
 800969e:	f7ff feb7 	bl	8009410 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80096a2:	697b      	ldr	r3, [r7, #20]
 80096a4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80096a8:	f043 0210 	orr.w	r2, r3, #16
 80096ac:	697b      	ldr	r3, [r7, #20]
 80096ae:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80096b2:	6978      	ldr	r0, [r7, #20]
 80096b4:	f7ff f96c 	bl	8008990 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80096b8:	bf00      	nop
 80096ba:	3718      	adds	r7, #24
 80096bc:	46bd      	mov	sp, r7
 80096be:	bd80      	pop	{r7, pc}

080096c0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80096c0:	b580      	push	{r7, lr}
 80096c2:	b084      	sub	sp, #16
 80096c4:	af00      	add	r7, sp, #0
 80096c6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80096cc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80096ce:	68fb      	ldr	r3, [r7, #12]
 80096d0:	2200      	movs	r2, #0
 80096d2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 80096d6:	68fb      	ldr	r3, [r7, #12]
 80096d8:	2200      	movs	r2, #0
 80096da:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80096de:	68f8      	ldr	r0, [r7, #12]
 80096e0:	f7ff f956 	bl	8008990 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80096e4:	bf00      	nop
 80096e6:	3710      	adds	r7, #16
 80096e8:	46bd      	mov	sp, r7
 80096ea:	bd80      	pop	{r7, pc}

080096ec <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80096ec:	b580      	push	{r7, lr}
 80096ee:	b088      	sub	sp, #32
 80096f0:	af00      	add	r7, sp, #0
 80096f2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096fa:	68fb      	ldr	r3, [r7, #12]
 80096fc:	e853 3f00 	ldrex	r3, [r3]
 8009700:	60bb      	str	r3, [r7, #8]
   return(result);
 8009702:	68bb      	ldr	r3, [r7, #8]
 8009704:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009708:	61fb      	str	r3, [r7, #28]
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	681b      	ldr	r3, [r3, #0]
 800970e:	461a      	mov	r2, r3
 8009710:	69fb      	ldr	r3, [r7, #28]
 8009712:	61bb      	str	r3, [r7, #24]
 8009714:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009716:	6979      	ldr	r1, [r7, #20]
 8009718:	69ba      	ldr	r2, [r7, #24]
 800971a:	e841 2300 	strex	r3, r2, [r1]
 800971e:	613b      	str	r3, [r7, #16]
   return(result);
 8009720:	693b      	ldr	r3, [r7, #16]
 8009722:	2b00      	cmp	r3, #0
 8009724:	d1e6      	bne.n	80096f4 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	2220      	movs	r2, #32
 800972a:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	2200      	movs	r2, #0
 8009730:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009732:	6878      	ldr	r0, [r7, #4]
 8009734:	f7f7 fdb6 	bl	80012a4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009738:	bf00      	nop
 800973a:	3720      	adds	r7, #32
 800973c:	46bd      	mov	sp, r7
 800973e:	bd80      	pop	{r7, pc}

08009740 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8009740:	b480      	push	{r7}
 8009742:	b083      	sub	sp, #12
 8009744:	af00      	add	r7, sp, #0
 8009746:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009748:	bf00      	nop
 800974a:	370c      	adds	r7, #12
 800974c:	46bd      	mov	sp, r7
 800974e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009752:	4770      	bx	lr

08009754 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009754:	b580      	push	{r7, lr}
 8009756:	b08c      	sub	sp, #48	@ 0x30
 8009758:	af00      	add	r7, sp, #0
 800975a:	60f8      	str	r0, [r7, #12]
 800975c:	60b9      	str	r1, [r7, #8]
 800975e:	4613      	mov	r3, r2
 8009760:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009762:	68fb      	ldr	r3, [r7, #12]
 8009764:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009768:	2b20      	cmp	r3, #32
 800976a:	d142      	bne.n	80097f2 <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 800976c:	68bb      	ldr	r3, [r7, #8]
 800976e:	2b00      	cmp	r3, #0
 8009770:	d002      	beq.n	8009778 <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 8009772:	88fb      	ldrh	r3, [r7, #6]
 8009774:	2b00      	cmp	r3, #0
 8009776:	d101      	bne.n	800977c <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 8009778:	2301      	movs	r3, #1
 800977a:	e03b      	b.n	80097f4 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 800977c:	68fb      	ldr	r3, [r7, #12]
 800977e:	2201      	movs	r2, #1
 8009780:	661a      	str	r2, [r3, #96]	@ 0x60
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009782:	68fb      	ldr	r3, [r7, #12]
 8009784:	2200      	movs	r2, #0
 8009786:	665a      	str	r2, [r3, #100]	@ 0x64

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8009788:	88fb      	ldrh	r3, [r7, #6]
 800978a:	461a      	mov	r2, r3
 800978c:	68b9      	ldr	r1, [r7, #8]
 800978e:	68f8      	ldr	r0, [r7, #12]
 8009790:	f7ff fd78 	bl	8009284 <UART_Start_Receive_DMA>
 8009794:	4603      	mov	r3, r0
 8009796:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 800979a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800979e:	2b00      	cmp	r3, #0
 80097a0:	d124      	bne.n	80097ec <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80097a2:	68fb      	ldr	r3, [r7, #12]
 80097a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80097a6:	2b01      	cmp	r3, #1
 80097a8:	d11d      	bne.n	80097e6 <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80097aa:	68fb      	ldr	r3, [r7, #12]
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	2210      	movs	r2, #16
 80097b0:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80097b2:	68fb      	ldr	r3, [r7, #12]
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097b8:	69bb      	ldr	r3, [r7, #24]
 80097ba:	e853 3f00 	ldrex	r3, [r3]
 80097be:	617b      	str	r3, [r7, #20]
   return(result);
 80097c0:	697b      	ldr	r3, [r7, #20]
 80097c2:	f043 0310 	orr.w	r3, r3, #16
 80097c6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80097c8:	68fb      	ldr	r3, [r7, #12]
 80097ca:	681b      	ldr	r3, [r3, #0]
 80097cc:	461a      	mov	r2, r3
 80097ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097d0:	627b      	str	r3, [r7, #36]	@ 0x24
 80097d2:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097d4:	6a39      	ldr	r1, [r7, #32]
 80097d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80097d8:	e841 2300 	strex	r3, r2, [r1]
 80097dc:	61fb      	str	r3, [r7, #28]
   return(result);
 80097de:	69fb      	ldr	r3, [r7, #28]
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	d1e6      	bne.n	80097b2 <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 80097e4:	e002      	b.n	80097ec <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 80097e6:	2301      	movs	r3, #1
 80097e8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 80097ec:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80097f0:	e000      	b.n	80097f4 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80097f2:	2302      	movs	r3, #2
  }
}
 80097f4:	4618      	mov	r0, r3
 80097f6:	3730      	adds	r7, #48	@ 0x30
 80097f8:	46bd      	mov	sp, r7
 80097fa:	bd80      	pop	{r7, pc}

080097fc <__NVIC_SetPriority>:
{
 80097fc:	b480      	push	{r7}
 80097fe:	b083      	sub	sp, #12
 8009800:	af00      	add	r7, sp, #0
 8009802:	4603      	mov	r3, r0
 8009804:	6039      	str	r1, [r7, #0]
 8009806:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009808:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800980c:	2b00      	cmp	r3, #0
 800980e:	db0a      	blt.n	8009826 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009810:	683b      	ldr	r3, [r7, #0]
 8009812:	b2da      	uxtb	r2, r3
 8009814:	490c      	ldr	r1, [pc, #48]	@ (8009848 <__NVIC_SetPriority+0x4c>)
 8009816:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800981a:	0112      	lsls	r2, r2, #4
 800981c:	b2d2      	uxtb	r2, r2
 800981e:	440b      	add	r3, r1
 8009820:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8009824:	e00a      	b.n	800983c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009826:	683b      	ldr	r3, [r7, #0]
 8009828:	b2da      	uxtb	r2, r3
 800982a:	4908      	ldr	r1, [pc, #32]	@ (800984c <__NVIC_SetPriority+0x50>)
 800982c:	79fb      	ldrb	r3, [r7, #7]
 800982e:	f003 030f 	and.w	r3, r3, #15
 8009832:	3b04      	subs	r3, #4
 8009834:	0112      	lsls	r2, r2, #4
 8009836:	b2d2      	uxtb	r2, r2
 8009838:	440b      	add	r3, r1
 800983a:	761a      	strb	r2, [r3, #24]
}
 800983c:	bf00      	nop
 800983e:	370c      	adds	r7, #12
 8009840:	46bd      	mov	sp, r7
 8009842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009846:	4770      	bx	lr
 8009848:	e000e100 	.word	0xe000e100
 800984c:	e000ed00 	.word	0xe000ed00

08009850 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8009850:	b580      	push	{r7, lr}
 8009852:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8009854:	4b05      	ldr	r3, [pc, #20]	@ (800986c <SysTick_Handler+0x1c>)
 8009856:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8009858:	f001 fe62 	bl	800b520 <xTaskGetSchedulerState>
 800985c:	4603      	mov	r3, r0
 800985e:	2b01      	cmp	r3, #1
 8009860:	d001      	beq.n	8009866 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8009862:	f002 fe61 	bl	800c528 <xPortSysTickHandler>
  }
}
 8009866:	bf00      	nop
 8009868:	bd80      	pop	{r7, pc}
 800986a:	bf00      	nop
 800986c:	e000e010 	.word	0xe000e010

08009870 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8009870:	b580      	push	{r7, lr}
 8009872:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8009874:	2100      	movs	r1, #0
 8009876:	f06f 0004 	mvn.w	r0, #4
 800987a:	f7ff ffbf 	bl	80097fc <__NVIC_SetPriority>
#endif
}
 800987e:	bf00      	nop
 8009880:	bd80      	pop	{r7, pc}
	...

08009884 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8009884:	b480      	push	{r7}
 8009886:	b083      	sub	sp, #12
 8009888:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800988a:	f3ef 8305 	mrs	r3, IPSR
 800988e:	603b      	str	r3, [r7, #0]
  return(result);
 8009890:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009892:	2b00      	cmp	r3, #0
 8009894:	d003      	beq.n	800989e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8009896:	f06f 0305 	mvn.w	r3, #5
 800989a:	607b      	str	r3, [r7, #4]
 800989c:	e00c      	b.n	80098b8 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800989e:	4b0a      	ldr	r3, [pc, #40]	@ (80098c8 <osKernelInitialize+0x44>)
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	2b00      	cmp	r3, #0
 80098a4:	d105      	bne.n	80098b2 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80098a6:	4b08      	ldr	r3, [pc, #32]	@ (80098c8 <osKernelInitialize+0x44>)
 80098a8:	2201      	movs	r2, #1
 80098aa:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80098ac:	2300      	movs	r3, #0
 80098ae:	607b      	str	r3, [r7, #4]
 80098b0:	e002      	b.n	80098b8 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80098b2:	f04f 33ff 	mov.w	r3, #4294967295
 80098b6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80098b8:	687b      	ldr	r3, [r7, #4]
}
 80098ba:	4618      	mov	r0, r3
 80098bc:	370c      	adds	r7, #12
 80098be:	46bd      	mov	sp, r7
 80098c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098c4:	4770      	bx	lr
 80098c6:	bf00      	nop
 80098c8:	2000071c 	.word	0x2000071c

080098cc <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80098cc:	b580      	push	{r7, lr}
 80098ce:	b082      	sub	sp, #8
 80098d0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80098d2:	f3ef 8305 	mrs	r3, IPSR
 80098d6:	603b      	str	r3, [r7, #0]
  return(result);
 80098d8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80098da:	2b00      	cmp	r3, #0
 80098dc:	d003      	beq.n	80098e6 <osKernelStart+0x1a>
    stat = osErrorISR;
 80098de:	f06f 0305 	mvn.w	r3, #5
 80098e2:	607b      	str	r3, [r7, #4]
 80098e4:	e010      	b.n	8009908 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80098e6:	4b0b      	ldr	r3, [pc, #44]	@ (8009914 <osKernelStart+0x48>)
 80098e8:	681b      	ldr	r3, [r3, #0]
 80098ea:	2b01      	cmp	r3, #1
 80098ec:	d109      	bne.n	8009902 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80098ee:	f7ff ffbf 	bl	8009870 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80098f2:	4b08      	ldr	r3, [pc, #32]	@ (8009914 <osKernelStart+0x48>)
 80098f4:	2202      	movs	r2, #2
 80098f6:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80098f8:	f001 f99e 	bl	800ac38 <vTaskStartScheduler>
      stat = osOK;
 80098fc:	2300      	movs	r3, #0
 80098fe:	607b      	str	r3, [r7, #4]
 8009900:	e002      	b.n	8009908 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8009902:	f04f 33ff 	mov.w	r3, #4294967295
 8009906:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8009908:	687b      	ldr	r3, [r7, #4]
}
 800990a:	4618      	mov	r0, r3
 800990c:	3708      	adds	r7, #8
 800990e:	46bd      	mov	sp, r7
 8009910:	bd80      	pop	{r7, pc}
 8009912:	bf00      	nop
 8009914:	2000071c 	.word	0x2000071c

08009918 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8009918:	b580      	push	{r7, lr}
 800991a:	b08e      	sub	sp, #56	@ 0x38
 800991c:	af04      	add	r7, sp, #16
 800991e:	60f8      	str	r0, [r7, #12]
 8009920:	60b9      	str	r1, [r7, #8]
 8009922:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8009924:	2300      	movs	r3, #0
 8009926:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009928:	f3ef 8305 	mrs	r3, IPSR
 800992c:	617b      	str	r3, [r7, #20]
  return(result);
 800992e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8009930:	2b00      	cmp	r3, #0
 8009932:	d17e      	bne.n	8009a32 <osThreadNew+0x11a>
 8009934:	68fb      	ldr	r3, [r7, #12]
 8009936:	2b00      	cmp	r3, #0
 8009938:	d07b      	beq.n	8009a32 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800993a:	2380      	movs	r3, #128	@ 0x80
 800993c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800993e:	2318      	movs	r3, #24
 8009940:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8009942:	2300      	movs	r3, #0
 8009944:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8009946:	f04f 33ff 	mov.w	r3, #4294967295
 800994a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	2b00      	cmp	r3, #0
 8009950:	d045      	beq.n	80099de <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	681b      	ldr	r3, [r3, #0]
 8009956:	2b00      	cmp	r3, #0
 8009958:	d002      	beq.n	8009960 <osThreadNew+0x48>
        name = attr->name;
 800995a:	687b      	ldr	r3, [r7, #4]
 800995c:	681b      	ldr	r3, [r3, #0]
 800995e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8009960:	687b      	ldr	r3, [r7, #4]
 8009962:	699b      	ldr	r3, [r3, #24]
 8009964:	2b00      	cmp	r3, #0
 8009966:	d002      	beq.n	800996e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	699b      	ldr	r3, [r3, #24]
 800996c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800996e:	69fb      	ldr	r3, [r7, #28]
 8009970:	2b00      	cmp	r3, #0
 8009972:	d008      	beq.n	8009986 <osThreadNew+0x6e>
 8009974:	69fb      	ldr	r3, [r7, #28]
 8009976:	2b38      	cmp	r3, #56	@ 0x38
 8009978:	d805      	bhi.n	8009986 <osThreadNew+0x6e>
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	685b      	ldr	r3, [r3, #4]
 800997e:	f003 0301 	and.w	r3, r3, #1
 8009982:	2b00      	cmp	r3, #0
 8009984:	d001      	beq.n	800998a <osThreadNew+0x72>
        return (NULL);
 8009986:	2300      	movs	r3, #0
 8009988:	e054      	b.n	8009a34 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	695b      	ldr	r3, [r3, #20]
 800998e:	2b00      	cmp	r3, #0
 8009990:	d003      	beq.n	800999a <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	695b      	ldr	r3, [r3, #20]
 8009996:	089b      	lsrs	r3, r3, #2
 8009998:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800999a:	687b      	ldr	r3, [r7, #4]
 800999c:	689b      	ldr	r3, [r3, #8]
 800999e:	2b00      	cmp	r3, #0
 80099a0:	d00e      	beq.n	80099c0 <osThreadNew+0xa8>
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	68db      	ldr	r3, [r3, #12]
 80099a6:	2ba7      	cmp	r3, #167	@ 0xa7
 80099a8:	d90a      	bls.n	80099c0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80099aa:	687b      	ldr	r3, [r7, #4]
 80099ac:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80099ae:	2b00      	cmp	r3, #0
 80099b0:	d006      	beq.n	80099c0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	695b      	ldr	r3, [r3, #20]
 80099b6:	2b00      	cmp	r3, #0
 80099b8:	d002      	beq.n	80099c0 <osThreadNew+0xa8>
        mem = 1;
 80099ba:	2301      	movs	r3, #1
 80099bc:	61bb      	str	r3, [r7, #24]
 80099be:	e010      	b.n	80099e2 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	689b      	ldr	r3, [r3, #8]
 80099c4:	2b00      	cmp	r3, #0
 80099c6:	d10c      	bne.n	80099e2 <osThreadNew+0xca>
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	68db      	ldr	r3, [r3, #12]
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	d108      	bne.n	80099e2 <osThreadNew+0xca>
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	691b      	ldr	r3, [r3, #16]
 80099d4:	2b00      	cmp	r3, #0
 80099d6:	d104      	bne.n	80099e2 <osThreadNew+0xca>
          mem = 0;
 80099d8:	2300      	movs	r3, #0
 80099da:	61bb      	str	r3, [r7, #24]
 80099dc:	e001      	b.n	80099e2 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80099de:	2300      	movs	r3, #0
 80099e0:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80099e2:	69bb      	ldr	r3, [r7, #24]
 80099e4:	2b01      	cmp	r3, #1
 80099e6:	d110      	bne.n	8009a0a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80099e8:	687b      	ldr	r3, [r7, #4]
 80099ea:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80099ec:	687a      	ldr	r2, [r7, #4]
 80099ee:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80099f0:	9202      	str	r2, [sp, #8]
 80099f2:	9301      	str	r3, [sp, #4]
 80099f4:	69fb      	ldr	r3, [r7, #28]
 80099f6:	9300      	str	r3, [sp, #0]
 80099f8:	68bb      	ldr	r3, [r7, #8]
 80099fa:	6a3a      	ldr	r2, [r7, #32]
 80099fc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80099fe:	68f8      	ldr	r0, [r7, #12]
 8009a00:	f000 ff26 	bl	800a850 <xTaskCreateStatic>
 8009a04:	4603      	mov	r3, r0
 8009a06:	613b      	str	r3, [r7, #16]
 8009a08:	e013      	b.n	8009a32 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8009a0a:	69bb      	ldr	r3, [r7, #24]
 8009a0c:	2b00      	cmp	r3, #0
 8009a0e:	d110      	bne.n	8009a32 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8009a10:	6a3b      	ldr	r3, [r7, #32]
 8009a12:	b29a      	uxth	r2, r3
 8009a14:	f107 0310 	add.w	r3, r7, #16
 8009a18:	9301      	str	r3, [sp, #4]
 8009a1a:	69fb      	ldr	r3, [r7, #28]
 8009a1c:	9300      	str	r3, [sp, #0]
 8009a1e:	68bb      	ldr	r3, [r7, #8]
 8009a20:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009a22:	68f8      	ldr	r0, [r7, #12]
 8009a24:	f000 ff74 	bl	800a910 <xTaskCreate>
 8009a28:	4603      	mov	r3, r0
 8009a2a:	2b01      	cmp	r3, #1
 8009a2c:	d001      	beq.n	8009a32 <osThreadNew+0x11a>
            hTask = NULL;
 8009a2e:	2300      	movs	r3, #0
 8009a30:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8009a32:	693b      	ldr	r3, [r7, #16]
}
 8009a34:	4618      	mov	r0, r3
 8009a36:	3728      	adds	r7, #40	@ 0x28
 8009a38:	46bd      	mov	sp, r7
 8009a3a:	bd80      	pop	{r7, pc}

08009a3c <osThreadFlagsSet>:
  return (count);
}
#endif /* (configUSE_OS2_THREAD_ENUMERATE == 1) */

#if (configUSE_OS2_THREAD_FLAGS == 1)
uint32_t osThreadFlagsSet (osThreadId_t thread_id, uint32_t flags) {
 8009a3c:	b580      	push	{r7, lr}
 8009a3e:	b088      	sub	sp, #32
 8009a40:	af02      	add	r7, sp, #8
 8009a42:	6078      	str	r0, [r7, #4]
 8009a44:	6039      	str	r1, [r7, #0]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	617b      	str	r3, [r7, #20]
  uint32_t rflags;
  BaseType_t yield;

  if ((hTask == NULL) || ((flags & THREAD_FLAGS_INVALID_BITS) != 0U)) {
 8009a4a:	697b      	ldr	r3, [r7, #20]
 8009a4c:	2b00      	cmp	r3, #0
 8009a4e:	d002      	beq.n	8009a56 <osThreadFlagsSet+0x1a>
 8009a50:	683b      	ldr	r3, [r7, #0]
 8009a52:	2b00      	cmp	r3, #0
 8009a54:	da03      	bge.n	8009a5e <osThreadFlagsSet+0x22>
    rflags = (uint32_t)osErrorParameter;
 8009a56:	f06f 0303 	mvn.w	r3, #3
 8009a5a:	60fb      	str	r3, [r7, #12]
 8009a5c:	e035      	b.n	8009aca <osThreadFlagsSet+0x8e>
  }
  else {
    rflags = (uint32_t)osError;
 8009a5e:	f04f 33ff 	mov.w	r3, #4294967295
 8009a62:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009a64:	f3ef 8305 	mrs	r3, IPSR
 8009a68:	613b      	str	r3, [r7, #16]
  return(result);
 8009a6a:	693b      	ldr	r3, [r7, #16]

    if (IS_IRQ()) {
 8009a6c:	2b00      	cmp	r3, #0
 8009a6e:	d01f      	beq.n	8009ab0 <osThreadFlagsSet+0x74>
      yield = pdFALSE;
 8009a70:	2300      	movs	r3, #0
 8009a72:	60bb      	str	r3, [r7, #8]

      (void)xTaskNotifyFromISR (hTask, flags, eSetBits, &yield);
 8009a74:	f107 0308 	add.w	r3, r7, #8
 8009a78:	9300      	str	r3, [sp, #0]
 8009a7a:	2300      	movs	r3, #0
 8009a7c:	2201      	movs	r2, #1
 8009a7e:	6839      	ldr	r1, [r7, #0]
 8009a80:	6978      	ldr	r0, [r7, #20]
 8009a82:	f001 fefd 	bl	800b880 <xTaskGenericNotifyFromISR>
      (void)xTaskNotifyAndQueryFromISR (hTask, 0, eNoAction, &rflags, NULL);
 8009a86:	f107 030c 	add.w	r3, r7, #12
 8009a8a:	2200      	movs	r2, #0
 8009a8c:	9200      	str	r2, [sp, #0]
 8009a8e:	2200      	movs	r2, #0
 8009a90:	2100      	movs	r1, #0
 8009a92:	6978      	ldr	r0, [r7, #20]
 8009a94:	f001 fef4 	bl	800b880 <xTaskGenericNotifyFromISR>

      portYIELD_FROM_ISR (yield);
 8009a98:	68bb      	ldr	r3, [r7, #8]
 8009a9a:	2b00      	cmp	r3, #0
 8009a9c:	d015      	beq.n	8009aca <osThreadFlagsSet+0x8e>
 8009a9e:	4b0d      	ldr	r3, [pc, #52]	@ (8009ad4 <osThreadFlagsSet+0x98>)
 8009aa0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009aa4:	601a      	str	r2, [r3, #0]
 8009aa6:	f3bf 8f4f 	dsb	sy
 8009aaa:	f3bf 8f6f 	isb	sy
 8009aae:	e00c      	b.n	8009aca <osThreadFlagsSet+0x8e>
    }
    else {
      (void)xTaskNotify (hTask, flags, eSetBits);
 8009ab0:	2300      	movs	r3, #0
 8009ab2:	2201      	movs	r2, #1
 8009ab4:	6839      	ldr	r1, [r7, #0]
 8009ab6:	6978      	ldr	r0, [r7, #20]
 8009ab8:	f001 fe20 	bl	800b6fc <xTaskGenericNotify>
      (void)xTaskNotifyAndQuery (hTask, 0, eNoAction, &rflags);
 8009abc:	f107 030c 	add.w	r3, r7, #12
 8009ac0:	2200      	movs	r2, #0
 8009ac2:	2100      	movs	r1, #0
 8009ac4:	6978      	ldr	r0, [r7, #20]
 8009ac6:	f001 fe19 	bl	800b6fc <xTaskGenericNotify>
    }
  }
  /* Return flags after setting */
  return (rflags);
 8009aca:	68fb      	ldr	r3, [r7, #12]
}
 8009acc:	4618      	mov	r0, r3
 8009ace:	3718      	adds	r7, #24
 8009ad0:	46bd      	mov	sp, r7
 8009ad2:	bd80      	pop	{r7, pc}
 8009ad4:	e000ed04 	.word	0xe000ed04

08009ad8 <osThreadFlagsClear>:

uint32_t osThreadFlagsClear (uint32_t flags) {
 8009ad8:	b580      	push	{r7, lr}
 8009ada:	b086      	sub	sp, #24
 8009adc:	af00      	add	r7, sp, #0
 8009ade:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009ae0:	f3ef 8305 	mrs	r3, IPSR
 8009ae4:	60fb      	str	r3, [r7, #12]
  return(result);
 8009ae6:	68fb      	ldr	r3, [r7, #12]
  TaskHandle_t hTask;
  uint32_t rflags, cflags;

  if (IS_IRQ()) {
 8009ae8:	2b00      	cmp	r3, #0
 8009aea:	d003      	beq.n	8009af4 <osThreadFlagsClear+0x1c>
    rflags = (uint32_t)osErrorISR;
 8009aec:	f06f 0305 	mvn.w	r3, #5
 8009af0:	617b      	str	r3, [r7, #20]
 8009af2:	e02a      	b.n	8009b4a <osThreadFlagsClear+0x72>
  }
  else if ((flags & THREAD_FLAGS_INVALID_BITS) != 0U) {
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	2b00      	cmp	r3, #0
 8009af8:	da03      	bge.n	8009b02 <osThreadFlagsClear+0x2a>
    rflags = (uint32_t)osErrorParameter;
 8009afa:	f06f 0303 	mvn.w	r3, #3
 8009afe:	617b      	str	r3, [r7, #20]
 8009b00:	e023      	b.n	8009b4a <osThreadFlagsClear+0x72>
  }
  else {
    hTask = xTaskGetCurrentTaskHandle();
 8009b02:	f001 fcfd 	bl	800b500 <xTaskGetCurrentTaskHandle>
 8009b06:	6138      	str	r0, [r7, #16]

    if (xTaskNotifyAndQuery (hTask, 0, eNoAction, &cflags) == pdPASS) {
 8009b08:	f107 0308 	add.w	r3, r7, #8
 8009b0c:	2200      	movs	r2, #0
 8009b0e:	2100      	movs	r1, #0
 8009b10:	6938      	ldr	r0, [r7, #16]
 8009b12:	f001 fdf3 	bl	800b6fc <xTaskGenericNotify>
 8009b16:	4603      	mov	r3, r0
 8009b18:	2b01      	cmp	r3, #1
 8009b1a:	d113      	bne.n	8009b44 <osThreadFlagsClear+0x6c>
      rflags = cflags;
 8009b1c:	68bb      	ldr	r3, [r7, #8]
 8009b1e:	617b      	str	r3, [r7, #20]
      cflags &= ~flags;
 8009b20:	687b      	ldr	r3, [r7, #4]
 8009b22:	43da      	mvns	r2, r3
 8009b24:	68bb      	ldr	r3, [r7, #8]
 8009b26:	4013      	ands	r3, r2
 8009b28:	60bb      	str	r3, [r7, #8]

      if (xTaskNotify (hTask, cflags, eSetValueWithOverwrite) != pdPASS) {
 8009b2a:	68b9      	ldr	r1, [r7, #8]
 8009b2c:	2300      	movs	r3, #0
 8009b2e:	2203      	movs	r2, #3
 8009b30:	6938      	ldr	r0, [r7, #16]
 8009b32:	f001 fde3 	bl	800b6fc <xTaskGenericNotify>
 8009b36:	4603      	mov	r3, r0
 8009b38:	2b01      	cmp	r3, #1
 8009b3a:	d006      	beq.n	8009b4a <osThreadFlagsClear+0x72>
        rflags = (uint32_t)osError;
 8009b3c:	f04f 33ff 	mov.w	r3, #4294967295
 8009b40:	617b      	str	r3, [r7, #20]
 8009b42:	e002      	b.n	8009b4a <osThreadFlagsClear+0x72>
      }
    }
    else {
      rflags = (uint32_t)osError;
 8009b44:	f04f 33ff 	mov.w	r3, #4294967295
 8009b48:	617b      	str	r3, [r7, #20]
    }
  }

  /* Return flags before clearing */
  return (rflags);
 8009b4a:	697b      	ldr	r3, [r7, #20]
}
 8009b4c:	4618      	mov	r0, r3
 8009b4e:	3718      	adds	r7, #24
 8009b50:	46bd      	mov	sp, r7
 8009b52:	bd80      	pop	{r7, pc}

08009b54 <osThreadFlagsWait>:
  }

  return (rflags);
}

uint32_t osThreadFlagsWait (uint32_t flags, uint32_t options, uint32_t timeout) {
 8009b54:	b580      	push	{r7, lr}
 8009b56:	b08c      	sub	sp, #48	@ 0x30
 8009b58:	af00      	add	r7, sp, #0
 8009b5a:	60f8      	str	r0, [r7, #12]
 8009b5c:	60b9      	str	r1, [r7, #8]
 8009b5e:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009b60:	f3ef 8305 	mrs	r3, IPSR
 8009b64:	617b      	str	r3, [r7, #20]
  return(result);
 8009b66:	697b      	ldr	r3, [r7, #20]
  uint32_t rflags, nval;
  uint32_t clear;
  TickType_t t0, td, tout;
  BaseType_t rval;

  if (IS_IRQ()) {
 8009b68:	2b00      	cmp	r3, #0
 8009b6a:	d003      	beq.n	8009b74 <osThreadFlagsWait+0x20>
    rflags = (uint32_t)osErrorISR;
 8009b6c:	f06f 0305 	mvn.w	r3, #5
 8009b70:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009b72:	e06b      	b.n	8009c4c <osThreadFlagsWait+0xf8>
  }
  else if ((flags & THREAD_FLAGS_INVALID_BITS) != 0U) {
 8009b74:	68fb      	ldr	r3, [r7, #12]
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	da03      	bge.n	8009b82 <osThreadFlagsWait+0x2e>
    rflags = (uint32_t)osErrorParameter;
 8009b7a:	f06f 0303 	mvn.w	r3, #3
 8009b7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009b80:	e064      	b.n	8009c4c <osThreadFlagsWait+0xf8>
  }
  else {
    if ((options & osFlagsNoClear) == osFlagsNoClear) {
 8009b82:	68bb      	ldr	r3, [r7, #8]
 8009b84:	f003 0302 	and.w	r3, r3, #2
 8009b88:	2b00      	cmp	r3, #0
 8009b8a:	d002      	beq.n	8009b92 <osThreadFlagsWait+0x3e>
      clear = 0U;
 8009b8c:	2300      	movs	r3, #0
 8009b8e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009b90:	e001      	b.n	8009b96 <osThreadFlagsWait+0x42>
    } else {
      clear = flags;
 8009b92:	68fb      	ldr	r3, [r7, #12]
 8009b94:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    rflags = 0U;
 8009b96:	2300      	movs	r3, #0
 8009b98:	62fb      	str	r3, [r7, #44]	@ 0x2c
    tout   = timeout;
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	627b      	str	r3, [r7, #36]	@ 0x24

    t0 = xTaskGetTickCount();
 8009b9e:	f001 f967 	bl	800ae70 <xTaskGetTickCount>
 8009ba2:	6238      	str	r0, [r7, #32]
    do {
      rval = xTaskNotifyWait (0, clear, &nval, tout);
 8009ba4:	f107 0210 	add.w	r2, r7, #16
 8009ba8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009baa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009bac:	2000      	movs	r0, #0
 8009bae:	f001 fd45 	bl	800b63c <xTaskNotifyWait>
 8009bb2:	61f8      	str	r0, [r7, #28]

      if (rval == pdPASS) {
 8009bb4:	69fb      	ldr	r3, [r7, #28]
 8009bb6:	2b01      	cmp	r3, #1
 8009bb8:	d137      	bne.n	8009c2a <osThreadFlagsWait+0xd6>
        rflags &= flags;
 8009bba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009bbc:	68fb      	ldr	r3, [r7, #12]
 8009bbe:	4013      	ands	r3, r2
 8009bc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        rflags |= nval;
 8009bc2:	693b      	ldr	r3, [r7, #16]
 8009bc4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009bc6:	4313      	orrs	r3, r2
 8009bc8:	62fb      	str	r3, [r7, #44]	@ 0x2c

        if ((options & osFlagsWaitAll) == osFlagsWaitAll) {
 8009bca:	68bb      	ldr	r3, [r7, #8]
 8009bcc:	f003 0301 	and.w	r3, r3, #1
 8009bd0:	2b00      	cmp	r3, #0
 8009bd2:	d00c      	beq.n	8009bee <osThreadFlagsWait+0x9a>
          if ((flags & rflags) == flags) {
 8009bd4:	68fa      	ldr	r2, [r7, #12]
 8009bd6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009bd8:	4013      	ands	r3, r2
 8009bda:	68fa      	ldr	r2, [r7, #12]
 8009bdc:	429a      	cmp	r2, r3
 8009bde:	d032      	beq.n	8009c46 <osThreadFlagsWait+0xf2>
            break;
          } else {
            if (timeout == 0U) {
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	2b00      	cmp	r3, #0
 8009be4:	d10f      	bne.n	8009c06 <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 8009be6:	f06f 0302 	mvn.w	r3, #2
 8009bea:	62fb      	str	r3, [r7, #44]	@ 0x2c
              break;
 8009bec:	e02e      	b.n	8009c4c <osThreadFlagsWait+0xf8>
            }
          }
        }
        else {
          if ((flags & rflags) != 0) {
 8009bee:	68fa      	ldr	r2, [r7, #12]
 8009bf0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009bf2:	4013      	ands	r3, r2
 8009bf4:	2b00      	cmp	r3, #0
 8009bf6:	d128      	bne.n	8009c4a <osThreadFlagsWait+0xf6>
            break;
          } else {
            if (timeout == 0U) {
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	2b00      	cmp	r3, #0
 8009bfc:	d103      	bne.n	8009c06 <osThreadFlagsWait+0xb2>
              rflags = (uint32_t)osErrorResource;
 8009bfe:	f06f 0302 	mvn.w	r3, #2
 8009c02:	62fb      	str	r3, [r7, #44]	@ 0x2c
              break;
 8009c04:	e022      	b.n	8009c4c <osThreadFlagsWait+0xf8>
            }
          }
        }

        /* Update timeout */
        td = xTaskGetTickCount() - t0;
 8009c06:	f001 f933 	bl	800ae70 <xTaskGetTickCount>
 8009c0a:	4602      	mov	r2, r0
 8009c0c:	6a3b      	ldr	r3, [r7, #32]
 8009c0e:	1ad3      	subs	r3, r2, r3
 8009c10:	61bb      	str	r3, [r7, #24]

        if (td > tout) {
 8009c12:	69ba      	ldr	r2, [r7, #24]
 8009c14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c16:	429a      	cmp	r2, r3
 8009c18:	d902      	bls.n	8009c20 <osThreadFlagsWait+0xcc>
          tout  = 0;
 8009c1a:	2300      	movs	r3, #0
 8009c1c:	627b      	str	r3, [r7, #36]	@ 0x24
 8009c1e:	e00e      	b.n	8009c3e <osThreadFlagsWait+0xea>
        } else {
          tout -= td;
 8009c20:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009c22:	69bb      	ldr	r3, [r7, #24]
 8009c24:	1ad3      	subs	r3, r2, r3
 8009c26:	627b      	str	r3, [r7, #36]	@ 0x24
 8009c28:	e009      	b.n	8009c3e <osThreadFlagsWait+0xea>
        }
      }
      else {
        if (timeout == 0) {
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	2b00      	cmp	r3, #0
 8009c2e:	d103      	bne.n	8009c38 <osThreadFlagsWait+0xe4>
          rflags = (uint32_t)osErrorResource;
 8009c30:	f06f 0302 	mvn.w	r3, #2
 8009c34:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8009c36:	e002      	b.n	8009c3e <osThreadFlagsWait+0xea>
        } else {
          rflags = (uint32_t)osErrorTimeout;
 8009c38:	f06f 0301 	mvn.w	r3, #1
 8009c3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
      }
    }
    while (rval != pdFAIL);
 8009c3e:	69fb      	ldr	r3, [r7, #28]
 8009c40:	2b00      	cmp	r3, #0
 8009c42:	d1af      	bne.n	8009ba4 <osThreadFlagsWait+0x50>
 8009c44:	e002      	b.n	8009c4c <osThreadFlagsWait+0xf8>
            break;
 8009c46:	bf00      	nop
 8009c48:	e000      	b.n	8009c4c <osThreadFlagsWait+0xf8>
            break;
 8009c4a:	bf00      	nop
  }

  /* Return flags before clearing */
  return (rflags);
 8009c4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8009c4e:	4618      	mov	r0, r3
 8009c50:	3730      	adds	r7, #48	@ 0x30
 8009c52:	46bd      	mov	sp, r7
 8009c54:	bd80      	pop	{r7, pc}

08009c56 <osDelay>:
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8009c56:	b580      	push	{r7, lr}
 8009c58:	b084      	sub	sp, #16
 8009c5a:	af00      	add	r7, sp, #0
 8009c5c:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8009c5e:	f3ef 8305 	mrs	r3, IPSR
 8009c62:	60bb      	str	r3, [r7, #8]
  return(result);
 8009c64:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	d003      	beq.n	8009c72 <osDelay+0x1c>
    stat = osErrorISR;
 8009c6a:	f06f 0305 	mvn.w	r3, #5
 8009c6e:	60fb      	str	r3, [r7, #12]
 8009c70:	e007      	b.n	8009c82 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8009c72:	2300      	movs	r3, #0
 8009c74:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	2b00      	cmp	r3, #0
 8009c7a:	d002      	beq.n	8009c82 <osDelay+0x2c>
      vTaskDelay(ticks);
 8009c7c:	6878      	ldr	r0, [r7, #4]
 8009c7e:	f000 ffa5 	bl	800abcc <vTaskDelay>
    }
  }

  return (stat);
 8009c82:	68fb      	ldr	r3, [r7, #12]
}
 8009c84:	4618      	mov	r0, r3
 8009c86:	3710      	adds	r7, #16
 8009c88:	46bd      	mov	sp, r7
 8009c8a:	bd80      	pop	{r7, pc}

08009c8c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8009c8c:	b480      	push	{r7}
 8009c8e:	b085      	sub	sp, #20
 8009c90:	af00      	add	r7, sp, #0
 8009c92:	60f8      	str	r0, [r7, #12]
 8009c94:	60b9      	str	r1, [r7, #8]
 8009c96:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8009c98:	68fb      	ldr	r3, [r7, #12]
 8009c9a:	4a07      	ldr	r2, [pc, #28]	@ (8009cb8 <vApplicationGetIdleTaskMemory+0x2c>)
 8009c9c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8009c9e:	68bb      	ldr	r3, [r7, #8]
 8009ca0:	4a06      	ldr	r2, [pc, #24]	@ (8009cbc <vApplicationGetIdleTaskMemory+0x30>)
 8009ca2:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	2280      	movs	r2, #128	@ 0x80
 8009ca8:	601a      	str	r2, [r3, #0]
}
 8009caa:	bf00      	nop
 8009cac:	3714      	adds	r7, #20
 8009cae:	46bd      	mov	sp, r7
 8009cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cb4:	4770      	bx	lr
 8009cb6:	bf00      	nop
 8009cb8:	20000720 	.word	0x20000720
 8009cbc:	200007c8 	.word	0x200007c8

08009cc0 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8009cc0:	b480      	push	{r7}
 8009cc2:	b085      	sub	sp, #20
 8009cc4:	af00      	add	r7, sp, #0
 8009cc6:	60f8      	str	r0, [r7, #12]
 8009cc8:	60b9      	str	r1, [r7, #8]
 8009cca:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8009ccc:	68fb      	ldr	r3, [r7, #12]
 8009cce:	4a07      	ldr	r2, [pc, #28]	@ (8009cec <vApplicationGetTimerTaskMemory+0x2c>)
 8009cd0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8009cd2:	68bb      	ldr	r3, [r7, #8]
 8009cd4:	4a06      	ldr	r2, [pc, #24]	@ (8009cf0 <vApplicationGetTimerTaskMemory+0x30>)
 8009cd6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8009cde:	601a      	str	r2, [r3, #0]
}
 8009ce0:	bf00      	nop
 8009ce2:	3714      	adds	r7, #20
 8009ce4:	46bd      	mov	sp, r7
 8009ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cea:	4770      	bx	lr
 8009cec:	200009c8 	.word	0x200009c8
 8009cf0:	20000a70 	.word	0x20000a70

08009cf4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8009cf4:	b480      	push	{r7}
 8009cf6:	b083      	sub	sp, #12
 8009cf8:	af00      	add	r7, sp, #0
 8009cfa:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	f103 0208 	add.w	r2, r3, #8
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	f04f 32ff 	mov.w	r2, #4294967295
 8009d0c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	f103 0208 	add.w	r2, r3, #8
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8009d18:	687b      	ldr	r3, [r7, #4]
 8009d1a:	f103 0208 	add.w	r2, r3, #8
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	2200      	movs	r2, #0
 8009d26:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8009d28:	bf00      	nop
 8009d2a:	370c      	adds	r7, #12
 8009d2c:	46bd      	mov	sp, r7
 8009d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d32:	4770      	bx	lr

08009d34 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8009d34:	b480      	push	{r7}
 8009d36:	b083      	sub	sp, #12
 8009d38:	af00      	add	r7, sp, #0
 8009d3a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	2200      	movs	r2, #0
 8009d40:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8009d42:	bf00      	nop
 8009d44:	370c      	adds	r7, #12
 8009d46:	46bd      	mov	sp, r7
 8009d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d4c:	4770      	bx	lr

08009d4e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009d4e:	b480      	push	{r7}
 8009d50:	b085      	sub	sp, #20
 8009d52:	af00      	add	r7, sp, #0
 8009d54:	6078      	str	r0, [r7, #4]
 8009d56:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	685b      	ldr	r3, [r3, #4]
 8009d5c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8009d5e:	683b      	ldr	r3, [r7, #0]
 8009d60:	68fa      	ldr	r2, [r7, #12]
 8009d62:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8009d64:	68fb      	ldr	r3, [r7, #12]
 8009d66:	689a      	ldr	r2, [r3, #8]
 8009d68:	683b      	ldr	r3, [r7, #0]
 8009d6a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8009d6c:	68fb      	ldr	r3, [r7, #12]
 8009d6e:	689b      	ldr	r3, [r3, #8]
 8009d70:	683a      	ldr	r2, [r7, #0]
 8009d72:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8009d74:	68fb      	ldr	r3, [r7, #12]
 8009d76:	683a      	ldr	r2, [r7, #0]
 8009d78:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8009d7a:	683b      	ldr	r3, [r7, #0]
 8009d7c:	687a      	ldr	r2, [r7, #4]
 8009d7e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	681b      	ldr	r3, [r3, #0]
 8009d84:	1c5a      	adds	r2, r3, #1
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	601a      	str	r2, [r3, #0]
}
 8009d8a:	bf00      	nop
 8009d8c:	3714      	adds	r7, #20
 8009d8e:	46bd      	mov	sp, r7
 8009d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d94:	4770      	bx	lr

08009d96 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8009d96:	b480      	push	{r7}
 8009d98:	b085      	sub	sp, #20
 8009d9a:	af00      	add	r7, sp, #0
 8009d9c:	6078      	str	r0, [r7, #4]
 8009d9e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8009da0:	683b      	ldr	r3, [r7, #0]
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8009da6:	68bb      	ldr	r3, [r7, #8]
 8009da8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009dac:	d103      	bne.n	8009db6 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	691b      	ldr	r3, [r3, #16]
 8009db2:	60fb      	str	r3, [r7, #12]
 8009db4:	e00c      	b.n	8009dd0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8009db6:	687b      	ldr	r3, [r7, #4]
 8009db8:	3308      	adds	r3, #8
 8009dba:	60fb      	str	r3, [r7, #12]
 8009dbc:	e002      	b.n	8009dc4 <vListInsert+0x2e>
 8009dbe:	68fb      	ldr	r3, [r7, #12]
 8009dc0:	685b      	ldr	r3, [r3, #4]
 8009dc2:	60fb      	str	r3, [r7, #12]
 8009dc4:	68fb      	ldr	r3, [r7, #12]
 8009dc6:	685b      	ldr	r3, [r3, #4]
 8009dc8:	681b      	ldr	r3, [r3, #0]
 8009dca:	68ba      	ldr	r2, [r7, #8]
 8009dcc:	429a      	cmp	r2, r3
 8009dce:	d2f6      	bcs.n	8009dbe <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8009dd0:	68fb      	ldr	r3, [r7, #12]
 8009dd2:	685a      	ldr	r2, [r3, #4]
 8009dd4:	683b      	ldr	r3, [r7, #0]
 8009dd6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8009dd8:	683b      	ldr	r3, [r7, #0]
 8009dda:	685b      	ldr	r3, [r3, #4]
 8009ddc:	683a      	ldr	r2, [r7, #0]
 8009dde:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8009de0:	683b      	ldr	r3, [r7, #0]
 8009de2:	68fa      	ldr	r2, [r7, #12]
 8009de4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8009de6:	68fb      	ldr	r3, [r7, #12]
 8009de8:	683a      	ldr	r2, [r7, #0]
 8009dea:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8009dec:	683b      	ldr	r3, [r7, #0]
 8009dee:	687a      	ldr	r2, [r7, #4]
 8009df0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	1c5a      	adds	r2, r3, #1
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	601a      	str	r2, [r3, #0]
}
 8009dfc:	bf00      	nop
 8009dfe:	3714      	adds	r7, #20
 8009e00:	46bd      	mov	sp, r7
 8009e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e06:	4770      	bx	lr

08009e08 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8009e08:	b480      	push	{r7}
 8009e0a:	b085      	sub	sp, #20
 8009e0c:	af00      	add	r7, sp, #0
 8009e0e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	691b      	ldr	r3, [r3, #16]
 8009e14:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	685b      	ldr	r3, [r3, #4]
 8009e1a:	687a      	ldr	r2, [r7, #4]
 8009e1c:	6892      	ldr	r2, [r2, #8]
 8009e1e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	689b      	ldr	r3, [r3, #8]
 8009e24:	687a      	ldr	r2, [r7, #4]
 8009e26:	6852      	ldr	r2, [r2, #4]
 8009e28:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8009e2a:	68fb      	ldr	r3, [r7, #12]
 8009e2c:	685b      	ldr	r3, [r3, #4]
 8009e2e:	687a      	ldr	r2, [r7, #4]
 8009e30:	429a      	cmp	r2, r3
 8009e32:	d103      	bne.n	8009e3c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8009e34:	687b      	ldr	r3, [r7, #4]
 8009e36:	689a      	ldr	r2, [r3, #8]
 8009e38:	68fb      	ldr	r3, [r7, #12]
 8009e3a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	2200      	movs	r2, #0
 8009e40:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8009e42:	68fb      	ldr	r3, [r7, #12]
 8009e44:	681b      	ldr	r3, [r3, #0]
 8009e46:	1e5a      	subs	r2, r3, #1
 8009e48:	68fb      	ldr	r3, [r7, #12]
 8009e4a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8009e4c:	68fb      	ldr	r3, [r7, #12]
 8009e4e:	681b      	ldr	r3, [r3, #0]
}
 8009e50:	4618      	mov	r0, r3
 8009e52:	3714      	adds	r7, #20
 8009e54:	46bd      	mov	sp, r7
 8009e56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e5a:	4770      	bx	lr

08009e5c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8009e5c:	b580      	push	{r7, lr}
 8009e5e:	b084      	sub	sp, #16
 8009e60:	af00      	add	r7, sp, #0
 8009e62:	6078      	str	r0, [r7, #4]
 8009e64:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8009e66:	687b      	ldr	r3, [r7, #4]
 8009e68:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8009e6a:	68fb      	ldr	r3, [r7, #12]
 8009e6c:	2b00      	cmp	r3, #0
 8009e6e:	d10b      	bne.n	8009e88 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8009e70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e74:	f383 8811 	msr	BASEPRI, r3
 8009e78:	f3bf 8f6f 	isb	sy
 8009e7c:	f3bf 8f4f 	dsb	sy
 8009e80:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8009e82:	bf00      	nop
 8009e84:	bf00      	nop
 8009e86:	e7fd      	b.n	8009e84 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8009e88:	f002 fabe 	bl	800c408 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009e8c:	68fb      	ldr	r3, [r7, #12]
 8009e8e:	681a      	ldr	r2, [r3, #0]
 8009e90:	68fb      	ldr	r3, [r7, #12]
 8009e92:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009e94:	68f9      	ldr	r1, [r7, #12]
 8009e96:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8009e98:	fb01 f303 	mul.w	r3, r1, r3
 8009e9c:	441a      	add	r2, r3
 8009e9e:	68fb      	ldr	r3, [r7, #12]
 8009ea0:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8009ea2:	68fb      	ldr	r3, [r7, #12]
 8009ea4:	2200      	movs	r2, #0
 8009ea6:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8009ea8:	68fb      	ldr	r3, [r7, #12]
 8009eaa:	681a      	ldr	r2, [r3, #0]
 8009eac:	68fb      	ldr	r3, [r7, #12]
 8009eae:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8009eb0:	68fb      	ldr	r3, [r7, #12]
 8009eb2:	681a      	ldr	r2, [r3, #0]
 8009eb4:	68fb      	ldr	r3, [r7, #12]
 8009eb6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009eb8:	3b01      	subs	r3, #1
 8009eba:	68f9      	ldr	r1, [r7, #12]
 8009ebc:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8009ebe:	fb01 f303 	mul.w	r3, r1, r3
 8009ec2:	441a      	add	r2, r3
 8009ec4:	68fb      	ldr	r3, [r7, #12]
 8009ec6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8009ec8:	68fb      	ldr	r3, [r7, #12]
 8009eca:	22ff      	movs	r2, #255	@ 0xff
 8009ecc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8009ed0:	68fb      	ldr	r3, [r7, #12]
 8009ed2:	22ff      	movs	r2, #255	@ 0xff
 8009ed4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8009ed8:	683b      	ldr	r3, [r7, #0]
 8009eda:	2b00      	cmp	r3, #0
 8009edc:	d114      	bne.n	8009f08 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009ede:	68fb      	ldr	r3, [r7, #12]
 8009ee0:	691b      	ldr	r3, [r3, #16]
 8009ee2:	2b00      	cmp	r3, #0
 8009ee4:	d01a      	beq.n	8009f1c <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009ee6:	68fb      	ldr	r3, [r7, #12]
 8009ee8:	3310      	adds	r3, #16
 8009eea:	4618      	mov	r0, r3
 8009eec:	f001 f942 	bl	800b174 <xTaskRemoveFromEventList>
 8009ef0:	4603      	mov	r3, r0
 8009ef2:	2b00      	cmp	r3, #0
 8009ef4:	d012      	beq.n	8009f1c <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8009ef6:	4b0d      	ldr	r3, [pc, #52]	@ (8009f2c <xQueueGenericReset+0xd0>)
 8009ef8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009efc:	601a      	str	r2, [r3, #0]
 8009efe:	f3bf 8f4f 	dsb	sy
 8009f02:	f3bf 8f6f 	isb	sy
 8009f06:	e009      	b.n	8009f1c <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8009f08:	68fb      	ldr	r3, [r7, #12]
 8009f0a:	3310      	adds	r3, #16
 8009f0c:	4618      	mov	r0, r3
 8009f0e:	f7ff fef1 	bl	8009cf4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8009f12:	68fb      	ldr	r3, [r7, #12]
 8009f14:	3324      	adds	r3, #36	@ 0x24
 8009f16:	4618      	mov	r0, r3
 8009f18:	f7ff feec 	bl	8009cf4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8009f1c:	f002 faa6 	bl	800c46c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8009f20:	2301      	movs	r3, #1
}
 8009f22:	4618      	mov	r0, r3
 8009f24:	3710      	adds	r7, #16
 8009f26:	46bd      	mov	sp, r7
 8009f28:	bd80      	pop	{r7, pc}
 8009f2a:	bf00      	nop
 8009f2c:	e000ed04 	.word	0xe000ed04

08009f30 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8009f30:	b580      	push	{r7, lr}
 8009f32:	b08e      	sub	sp, #56	@ 0x38
 8009f34:	af02      	add	r7, sp, #8
 8009f36:	60f8      	str	r0, [r7, #12]
 8009f38:	60b9      	str	r1, [r7, #8]
 8009f3a:	607a      	str	r2, [r7, #4]
 8009f3c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8009f3e:	68fb      	ldr	r3, [r7, #12]
 8009f40:	2b00      	cmp	r3, #0
 8009f42:	d10b      	bne.n	8009f5c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8009f44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f48:	f383 8811 	msr	BASEPRI, r3
 8009f4c:	f3bf 8f6f 	isb	sy
 8009f50:	f3bf 8f4f 	dsb	sy
 8009f54:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8009f56:	bf00      	nop
 8009f58:	bf00      	nop
 8009f5a:	e7fd      	b.n	8009f58 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8009f5c:	683b      	ldr	r3, [r7, #0]
 8009f5e:	2b00      	cmp	r3, #0
 8009f60:	d10b      	bne.n	8009f7a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8009f62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f66:	f383 8811 	msr	BASEPRI, r3
 8009f6a:	f3bf 8f6f 	isb	sy
 8009f6e:	f3bf 8f4f 	dsb	sy
 8009f72:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8009f74:	bf00      	nop
 8009f76:	bf00      	nop
 8009f78:	e7fd      	b.n	8009f76 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	2b00      	cmp	r3, #0
 8009f7e:	d002      	beq.n	8009f86 <xQueueGenericCreateStatic+0x56>
 8009f80:	68bb      	ldr	r3, [r7, #8]
 8009f82:	2b00      	cmp	r3, #0
 8009f84:	d001      	beq.n	8009f8a <xQueueGenericCreateStatic+0x5a>
 8009f86:	2301      	movs	r3, #1
 8009f88:	e000      	b.n	8009f8c <xQueueGenericCreateStatic+0x5c>
 8009f8a:	2300      	movs	r3, #0
 8009f8c:	2b00      	cmp	r3, #0
 8009f8e:	d10b      	bne.n	8009fa8 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8009f90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f94:	f383 8811 	msr	BASEPRI, r3
 8009f98:	f3bf 8f6f 	isb	sy
 8009f9c:	f3bf 8f4f 	dsb	sy
 8009fa0:	623b      	str	r3, [r7, #32]
}
 8009fa2:	bf00      	nop
 8009fa4:	bf00      	nop
 8009fa6:	e7fd      	b.n	8009fa4 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	2b00      	cmp	r3, #0
 8009fac:	d102      	bne.n	8009fb4 <xQueueGenericCreateStatic+0x84>
 8009fae:	68bb      	ldr	r3, [r7, #8]
 8009fb0:	2b00      	cmp	r3, #0
 8009fb2:	d101      	bne.n	8009fb8 <xQueueGenericCreateStatic+0x88>
 8009fb4:	2301      	movs	r3, #1
 8009fb6:	e000      	b.n	8009fba <xQueueGenericCreateStatic+0x8a>
 8009fb8:	2300      	movs	r3, #0
 8009fba:	2b00      	cmp	r3, #0
 8009fbc:	d10b      	bne.n	8009fd6 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8009fbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009fc2:	f383 8811 	msr	BASEPRI, r3
 8009fc6:	f3bf 8f6f 	isb	sy
 8009fca:	f3bf 8f4f 	dsb	sy
 8009fce:	61fb      	str	r3, [r7, #28]
}
 8009fd0:	bf00      	nop
 8009fd2:	bf00      	nop
 8009fd4:	e7fd      	b.n	8009fd2 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8009fd6:	2350      	movs	r3, #80	@ 0x50
 8009fd8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8009fda:	697b      	ldr	r3, [r7, #20]
 8009fdc:	2b50      	cmp	r3, #80	@ 0x50
 8009fde:	d00b      	beq.n	8009ff8 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8009fe0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009fe4:	f383 8811 	msr	BASEPRI, r3
 8009fe8:	f3bf 8f6f 	isb	sy
 8009fec:	f3bf 8f4f 	dsb	sy
 8009ff0:	61bb      	str	r3, [r7, #24]
}
 8009ff2:	bf00      	nop
 8009ff4:	bf00      	nop
 8009ff6:	e7fd      	b.n	8009ff4 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8009ff8:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8009ffa:	683b      	ldr	r3, [r7, #0]
 8009ffc:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8009ffe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a000:	2b00      	cmp	r3, #0
 800a002:	d00d      	beq.n	800a020 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800a004:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a006:	2201      	movs	r2, #1
 800a008:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800a00c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800a010:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a012:	9300      	str	r3, [sp, #0]
 800a014:	4613      	mov	r3, r2
 800a016:	687a      	ldr	r2, [r7, #4]
 800a018:	68b9      	ldr	r1, [r7, #8]
 800a01a:	68f8      	ldr	r0, [r7, #12]
 800a01c:	f000 f805 	bl	800a02a <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800a020:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800a022:	4618      	mov	r0, r3
 800a024:	3730      	adds	r7, #48	@ 0x30
 800a026:	46bd      	mov	sp, r7
 800a028:	bd80      	pop	{r7, pc}

0800a02a <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800a02a:	b580      	push	{r7, lr}
 800a02c:	b084      	sub	sp, #16
 800a02e:	af00      	add	r7, sp, #0
 800a030:	60f8      	str	r0, [r7, #12]
 800a032:	60b9      	str	r1, [r7, #8]
 800a034:	607a      	str	r2, [r7, #4]
 800a036:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800a038:	68bb      	ldr	r3, [r7, #8]
 800a03a:	2b00      	cmp	r3, #0
 800a03c:	d103      	bne.n	800a046 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800a03e:	69bb      	ldr	r3, [r7, #24]
 800a040:	69ba      	ldr	r2, [r7, #24]
 800a042:	601a      	str	r2, [r3, #0]
 800a044:	e002      	b.n	800a04c <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800a046:	69bb      	ldr	r3, [r7, #24]
 800a048:	687a      	ldr	r2, [r7, #4]
 800a04a:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800a04c:	69bb      	ldr	r3, [r7, #24]
 800a04e:	68fa      	ldr	r2, [r7, #12]
 800a050:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800a052:	69bb      	ldr	r3, [r7, #24]
 800a054:	68ba      	ldr	r2, [r7, #8]
 800a056:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800a058:	2101      	movs	r1, #1
 800a05a:	69b8      	ldr	r0, [r7, #24]
 800a05c:	f7ff fefe 	bl	8009e5c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800a060:	69bb      	ldr	r3, [r7, #24]
 800a062:	78fa      	ldrb	r2, [r7, #3]
 800a064:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800a068:	bf00      	nop
 800a06a:	3710      	adds	r7, #16
 800a06c:	46bd      	mov	sp, r7
 800a06e:	bd80      	pop	{r7, pc}

0800a070 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800a070:	b580      	push	{r7, lr}
 800a072:	b08e      	sub	sp, #56	@ 0x38
 800a074:	af00      	add	r7, sp, #0
 800a076:	60f8      	str	r0, [r7, #12]
 800a078:	60b9      	str	r1, [r7, #8]
 800a07a:	607a      	str	r2, [r7, #4]
 800a07c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800a07e:	2300      	movs	r3, #0
 800a080:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a082:	68fb      	ldr	r3, [r7, #12]
 800a084:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800a086:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a088:	2b00      	cmp	r3, #0
 800a08a:	d10b      	bne.n	800a0a4 <xQueueGenericSend+0x34>
	__asm volatile
 800a08c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a090:	f383 8811 	msr	BASEPRI, r3
 800a094:	f3bf 8f6f 	isb	sy
 800a098:	f3bf 8f4f 	dsb	sy
 800a09c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800a09e:	bf00      	nop
 800a0a0:	bf00      	nop
 800a0a2:	e7fd      	b.n	800a0a0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a0a4:	68bb      	ldr	r3, [r7, #8]
 800a0a6:	2b00      	cmp	r3, #0
 800a0a8:	d103      	bne.n	800a0b2 <xQueueGenericSend+0x42>
 800a0aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a0ae:	2b00      	cmp	r3, #0
 800a0b0:	d101      	bne.n	800a0b6 <xQueueGenericSend+0x46>
 800a0b2:	2301      	movs	r3, #1
 800a0b4:	e000      	b.n	800a0b8 <xQueueGenericSend+0x48>
 800a0b6:	2300      	movs	r3, #0
 800a0b8:	2b00      	cmp	r3, #0
 800a0ba:	d10b      	bne.n	800a0d4 <xQueueGenericSend+0x64>
	__asm volatile
 800a0bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0c0:	f383 8811 	msr	BASEPRI, r3
 800a0c4:	f3bf 8f6f 	isb	sy
 800a0c8:	f3bf 8f4f 	dsb	sy
 800a0cc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800a0ce:	bf00      	nop
 800a0d0:	bf00      	nop
 800a0d2:	e7fd      	b.n	800a0d0 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a0d4:	683b      	ldr	r3, [r7, #0]
 800a0d6:	2b02      	cmp	r3, #2
 800a0d8:	d103      	bne.n	800a0e2 <xQueueGenericSend+0x72>
 800a0da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a0de:	2b01      	cmp	r3, #1
 800a0e0:	d101      	bne.n	800a0e6 <xQueueGenericSend+0x76>
 800a0e2:	2301      	movs	r3, #1
 800a0e4:	e000      	b.n	800a0e8 <xQueueGenericSend+0x78>
 800a0e6:	2300      	movs	r3, #0
 800a0e8:	2b00      	cmp	r3, #0
 800a0ea:	d10b      	bne.n	800a104 <xQueueGenericSend+0x94>
	__asm volatile
 800a0ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0f0:	f383 8811 	msr	BASEPRI, r3
 800a0f4:	f3bf 8f6f 	isb	sy
 800a0f8:	f3bf 8f4f 	dsb	sy
 800a0fc:	623b      	str	r3, [r7, #32]
}
 800a0fe:	bf00      	nop
 800a100:	bf00      	nop
 800a102:	e7fd      	b.n	800a100 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a104:	f001 fa0c 	bl	800b520 <xTaskGetSchedulerState>
 800a108:	4603      	mov	r3, r0
 800a10a:	2b00      	cmp	r3, #0
 800a10c:	d102      	bne.n	800a114 <xQueueGenericSend+0xa4>
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	2b00      	cmp	r3, #0
 800a112:	d101      	bne.n	800a118 <xQueueGenericSend+0xa8>
 800a114:	2301      	movs	r3, #1
 800a116:	e000      	b.n	800a11a <xQueueGenericSend+0xaa>
 800a118:	2300      	movs	r3, #0
 800a11a:	2b00      	cmp	r3, #0
 800a11c:	d10b      	bne.n	800a136 <xQueueGenericSend+0xc6>
	__asm volatile
 800a11e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a122:	f383 8811 	msr	BASEPRI, r3
 800a126:	f3bf 8f6f 	isb	sy
 800a12a:	f3bf 8f4f 	dsb	sy
 800a12e:	61fb      	str	r3, [r7, #28]
}
 800a130:	bf00      	nop
 800a132:	bf00      	nop
 800a134:	e7fd      	b.n	800a132 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a136:	f002 f967 	bl	800c408 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a13a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a13c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a13e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a140:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a142:	429a      	cmp	r2, r3
 800a144:	d302      	bcc.n	800a14c <xQueueGenericSend+0xdc>
 800a146:	683b      	ldr	r3, [r7, #0]
 800a148:	2b02      	cmp	r3, #2
 800a14a:	d129      	bne.n	800a1a0 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a14c:	683a      	ldr	r2, [r7, #0]
 800a14e:	68b9      	ldr	r1, [r7, #8]
 800a150:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a152:	f000 fa0f 	bl	800a574 <prvCopyDataToQueue>
 800a156:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a158:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a15a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a15c:	2b00      	cmp	r3, #0
 800a15e:	d010      	beq.n	800a182 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a160:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a162:	3324      	adds	r3, #36	@ 0x24
 800a164:	4618      	mov	r0, r3
 800a166:	f001 f805 	bl	800b174 <xTaskRemoveFromEventList>
 800a16a:	4603      	mov	r3, r0
 800a16c:	2b00      	cmp	r3, #0
 800a16e:	d013      	beq.n	800a198 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800a170:	4b3f      	ldr	r3, [pc, #252]	@ (800a270 <xQueueGenericSend+0x200>)
 800a172:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a176:	601a      	str	r2, [r3, #0]
 800a178:	f3bf 8f4f 	dsb	sy
 800a17c:	f3bf 8f6f 	isb	sy
 800a180:	e00a      	b.n	800a198 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800a182:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a184:	2b00      	cmp	r3, #0
 800a186:	d007      	beq.n	800a198 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800a188:	4b39      	ldr	r3, [pc, #228]	@ (800a270 <xQueueGenericSend+0x200>)
 800a18a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a18e:	601a      	str	r2, [r3, #0]
 800a190:	f3bf 8f4f 	dsb	sy
 800a194:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800a198:	f002 f968 	bl	800c46c <vPortExitCritical>
				return pdPASS;
 800a19c:	2301      	movs	r3, #1
 800a19e:	e063      	b.n	800a268 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	2b00      	cmp	r3, #0
 800a1a4:	d103      	bne.n	800a1ae <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a1a6:	f002 f961 	bl	800c46c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800a1aa:	2300      	movs	r3, #0
 800a1ac:	e05c      	b.n	800a268 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a1ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a1b0:	2b00      	cmp	r3, #0
 800a1b2:	d106      	bne.n	800a1c2 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a1b4:	f107 0314 	add.w	r3, r7, #20
 800a1b8:	4618      	mov	r0, r3
 800a1ba:	f001 f83f 	bl	800b23c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a1be:	2301      	movs	r3, #1
 800a1c0:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a1c2:	f002 f953 	bl	800c46c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a1c6:	f000 fda7 	bl	800ad18 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a1ca:	f002 f91d 	bl	800c408 <vPortEnterCritical>
 800a1ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1d0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a1d4:	b25b      	sxtb	r3, r3
 800a1d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a1da:	d103      	bne.n	800a1e4 <xQueueGenericSend+0x174>
 800a1dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1de:	2200      	movs	r2, #0
 800a1e0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a1e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1e6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a1ea:	b25b      	sxtb	r3, r3
 800a1ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a1f0:	d103      	bne.n	800a1fa <xQueueGenericSend+0x18a>
 800a1f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a1f4:	2200      	movs	r2, #0
 800a1f6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a1fa:	f002 f937 	bl	800c46c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a1fe:	1d3a      	adds	r2, r7, #4
 800a200:	f107 0314 	add.w	r3, r7, #20
 800a204:	4611      	mov	r1, r2
 800a206:	4618      	mov	r0, r3
 800a208:	f001 f82e 	bl	800b268 <xTaskCheckForTimeOut>
 800a20c:	4603      	mov	r3, r0
 800a20e:	2b00      	cmp	r3, #0
 800a210:	d124      	bne.n	800a25c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800a212:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a214:	f000 faa6 	bl	800a764 <prvIsQueueFull>
 800a218:	4603      	mov	r3, r0
 800a21a:	2b00      	cmp	r3, #0
 800a21c:	d018      	beq.n	800a250 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800a21e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a220:	3310      	adds	r3, #16
 800a222:	687a      	ldr	r2, [r7, #4]
 800a224:	4611      	mov	r1, r2
 800a226:	4618      	mov	r0, r3
 800a228:	f000 ff52 	bl	800b0d0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800a22c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a22e:	f000 fa31 	bl	800a694 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800a232:	f000 fd7f 	bl	800ad34 <xTaskResumeAll>
 800a236:	4603      	mov	r3, r0
 800a238:	2b00      	cmp	r3, #0
 800a23a:	f47f af7c 	bne.w	800a136 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800a23e:	4b0c      	ldr	r3, [pc, #48]	@ (800a270 <xQueueGenericSend+0x200>)
 800a240:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a244:	601a      	str	r2, [r3, #0]
 800a246:	f3bf 8f4f 	dsb	sy
 800a24a:	f3bf 8f6f 	isb	sy
 800a24e:	e772      	b.n	800a136 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800a250:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a252:	f000 fa1f 	bl	800a694 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a256:	f000 fd6d 	bl	800ad34 <xTaskResumeAll>
 800a25a:	e76c      	b.n	800a136 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800a25c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800a25e:	f000 fa19 	bl	800a694 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a262:	f000 fd67 	bl	800ad34 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800a266:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800a268:	4618      	mov	r0, r3
 800a26a:	3738      	adds	r7, #56	@ 0x38
 800a26c:	46bd      	mov	sp, r7
 800a26e:	bd80      	pop	{r7, pc}
 800a270:	e000ed04 	.word	0xe000ed04

0800a274 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 800a274:	b580      	push	{r7, lr}
 800a276:	b090      	sub	sp, #64	@ 0x40
 800a278:	af00      	add	r7, sp, #0
 800a27a:	60f8      	str	r0, [r7, #12]
 800a27c:	60b9      	str	r1, [r7, #8]
 800a27e:	607a      	str	r2, [r7, #4]
 800a280:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800a282:	68fb      	ldr	r3, [r7, #12]
 800a284:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 800a286:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a288:	2b00      	cmp	r3, #0
 800a28a:	d10b      	bne.n	800a2a4 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800a28c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a290:	f383 8811 	msr	BASEPRI, r3
 800a294:	f3bf 8f6f 	isb	sy
 800a298:	f3bf 8f4f 	dsb	sy
 800a29c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800a29e:	bf00      	nop
 800a2a0:	bf00      	nop
 800a2a2:	e7fd      	b.n	800a2a0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a2a4:	68bb      	ldr	r3, [r7, #8]
 800a2a6:	2b00      	cmp	r3, #0
 800a2a8:	d103      	bne.n	800a2b2 <xQueueGenericSendFromISR+0x3e>
 800a2aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a2ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a2ae:	2b00      	cmp	r3, #0
 800a2b0:	d101      	bne.n	800a2b6 <xQueueGenericSendFromISR+0x42>
 800a2b2:	2301      	movs	r3, #1
 800a2b4:	e000      	b.n	800a2b8 <xQueueGenericSendFromISR+0x44>
 800a2b6:	2300      	movs	r3, #0
 800a2b8:	2b00      	cmp	r3, #0
 800a2ba:	d10b      	bne.n	800a2d4 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800a2bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2c0:	f383 8811 	msr	BASEPRI, r3
 800a2c4:	f3bf 8f6f 	isb	sy
 800a2c8:	f3bf 8f4f 	dsb	sy
 800a2cc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800a2ce:	bf00      	nop
 800a2d0:	bf00      	nop
 800a2d2:	e7fd      	b.n	800a2d0 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800a2d4:	683b      	ldr	r3, [r7, #0]
 800a2d6:	2b02      	cmp	r3, #2
 800a2d8:	d103      	bne.n	800a2e2 <xQueueGenericSendFromISR+0x6e>
 800a2da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a2dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a2de:	2b01      	cmp	r3, #1
 800a2e0:	d101      	bne.n	800a2e6 <xQueueGenericSendFromISR+0x72>
 800a2e2:	2301      	movs	r3, #1
 800a2e4:	e000      	b.n	800a2e8 <xQueueGenericSendFromISR+0x74>
 800a2e6:	2300      	movs	r3, #0
 800a2e8:	2b00      	cmp	r3, #0
 800a2ea:	d10b      	bne.n	800a304 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800a2ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2f0:	f383 8811 	msr	BASEPRI, r3
 800a2f4:	f3bf 8f6f 	isb	sy
 800a2f8:	f3bf 8f4f 	dsb	sy
 800a2fc:	623b      	str	r3, [r7, #32]
}
 800a2fe:	bf00      	nop
 800a300:	bf00      	nop
 800a302:	e7fd      	b.n	800a300 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800a304:	f002 f960 	bl	800c5c8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800a308:	f3ef 8211 	mrs	r2, BASEPRI
 800a30c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a310:	f383 8811 	msr	BASEPRI, r3
 800a314:	f3bf 8f6f 	isb	sy
 800a318:	f3bf 8f4f 	dsb	sy
 800a31c:	61fa      	str	r2, [r7, #28]
 800a31e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800a320:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800a322:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800a324:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a326:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a328:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a32a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a32c:	429a      	cmp	r2, r3
 800a32e:	d302      	bcc.n	800a336 <xQueueGenericSendFromISR+0xc2>
 800a330:	683b      	ldr	r3, [r7, #0]
 800a332:	2b02      	cmp	r3, #2
 800a334:	d12f      	bne.n	800a396 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800a336:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a338:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a33c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a340:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a342:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a344:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800a346:	683a      	ldr	r2, [r7, #0]
 800a348:	68b9      	ldr	r1, [r7, #8]
 800a34a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800a34c:	f000 f912 	bl	800a574 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800a350:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800a354:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a358:	d112      	bne.n	800a380 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a35a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a35c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a35e:	2b00      	cmp	r3, #0
 800a360:	d016      	beq.n	800a390 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a362:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a364:	3324      	adds	r3, #36	@ 0x24
 800a366:	4618      	mov	r0, r3
 800a368:	f000 ff04 	bl	800b174 <xTaskRemoveFromEventList>
 800a36c:	4603      	mov	r3, r0
 800a36e:	2b00      	cmp	r3, #0
 800a370:	d00e      	beq.n	800a390 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	2b00      	cmp	r3, #0
 800a376:	d00b      	beq.n	800a390 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	2201      	movs	r2, #1
 800a37c:	601a      	str	r2, [r3, #0]
 800a37e:	e007      	b.n	800a390 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800a380:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800a384:	3301      	adds	r3, #1
 800a386:	b2db      	uxtb	r3, r3
 800a388:	b25a      	sxtb	r2, r3
 800a38a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a38c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800a390:	2301      	movs	r3, #1
 800a392:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800a394:	e001      	b.n	800a39a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800a396:	2300      	movs	r3, #0
 800a398:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a39a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a39c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800a39e:	697b      	ldr	r3, [r7, #20]
 800a3a0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800a3a4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800a3a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 800a3a8:	4618      	mov	r0, r3
 800a3aa:	3740      	adds	r7, #64	@ 0x40
 800a3ac:	46bd      	mov	sp, r7
 800a3ae:	bd80      	pop	{r7, pc}

0800a3b0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800a3b0:	b580      	push	{r7, lr}
 800a3b2:	b08c      	sub	sp, #48	@ 0x30
 800a3b4:	af00      	add	r7, sp, #0
 800a3b6:	60f8      	str	r0, [r7, #12]
 800a3b8:	60b9      	str	r1, [r7, #8]
 800a3ba:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800a3bc:	2300      	movs	r3, #0
 800a3be:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800a3c0:	68fb      	ldr	r3, [r7, #12]
 800a3c2:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800a3c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a3c6:	2b00      	cmp	r3, #0
 800a3c8:	d10b      	bne.n	800a3e2 <xQueueReceive+0x32>
	__asm volatile
 800a3ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3ce:	f383 8811 	msr	BASEPRI, r3
 800a3d2:	f3bf 8f6f 	isb	sy
 800a3d6:	f3bf 8f4f 	dsb	sy
 800a3da:	623b      	str	r3, [r7, #32]
}
 800a3dc:	bf00      	nop
 800a3de:	bf00      	nop
 800a3e0:	e7fd      	b.n	800a3de <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800a3e2:	68bb      	ldr	r3, [r7, #8]
 800a3e4:	2b00      	cmp	r3, #0
 800a3e6:	d103      	bne.n	800a3f0 <xQueueReceive+0x40>
 800a3e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a3ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a3ec:	2b00      	cmp	r3, #0
 800a3ee:	d101      	bne.n	800a3f4 <xQueueReceive+0x44>
 800a3f0:	2301      	movs	r3, #1
 800a3f2:	e000      	b.n	800a3f6 <xQueueReceive+0x46>
 800a3f4:	2300      	movs	r3, #0
 800a3f6:	2b00      	cmp	r3, #0
 800a3f8:	d10b      	bne.n	800a412 <xQueueReceive+0x62>
	__asm volatile
 800a3fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3fe:	f383 8811 	msr	BASEPRI, r3
 800a402:	f3bf 8f6f 	isb	sy
 800a406:	f3bf 8f4f 	dsb	sy
 800a40a:	61fb      	str	r3, [r7, #28]
}
 800a40c:	bf00      	nop
 800a40e:	bf00      	nop
 800a410:	e7fd      	b.n	800a40e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800a412:	f001 f885 	bl	800b520 <xTaskGetSchedulerState>
 800a416:	4603      	mov	r3, r0
 800a418:	2b00      	cmp	r3, #0
 800a41a:	d102      	bne.n	800a422 <xQueueReceive+0x72>
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	2b00      	cmp	r3, #0
 800a420:	d101      	bne.n	800a426 <xQueueReceive+0x76>
 800a422:	2301      	movs	r3, #1
 800a424:	e000      	b.n	800a428 <xQueueReceive+0x78>
 800a426:	2300      	movs	r3, #0
 800a428:	2b00      	cmp	r3, #0
 800a42a:	d10b      	bne.n	800a444 <xQueueReceive+0x94>
	__asm volatile
 800a42c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a430:	f383 8811 	msr	BASEPRI, r3
 800a434:	f3bf 8f6f 	isb	sy
 800a438:	f3bf 8f4f 	dsb	sy
 800a43c:	61bb      	str	r3, [r7, #24]
}
 800a43e:	bf00      	nop
 800a440:	bf00      	nop
 800a442:	e7fd      	b.n	800a440 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800a444:	f001 ffe0 	bl	800c408 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a448:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a44a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a44c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a44e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a450:	2b00      	cmp	r3, #0
 800a452:	d01f      	beq.n	800a494 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800a454:	68b9      	ldr	r1, [r7, #8]
 800a456:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a458:	f000 f8f6 	bl	800a648 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800a45c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a45e:	1e5a      	subs	r2, r3, #1
 800a460:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a462:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a464:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a466:	691b      	ldr	r3, [r3, #16]
 800a468:	2b00      	cmp	r3, #0
 800a46a:	d00f      	beq.n	800a48c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a46c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a46e:	3310      	adds	r3, #16
 800a470:	4618      	mov	r0, r3
 800a472:	f000 fe7f 	bl	800b174 <xTaskRemoveFromEventList>
 800a476:	4603      	mov	r3, r0
 800a478:	2b00      	cmp	r3, #0
 800a47a:	d007      	beq.n	800a48c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800a47c:	4b3c      	ldr	r3, [pc, #240]	@ (800a570 <xQueueReceive+0x1c0>)
 800a47e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a482:	601a      	str	r2, [r3, #0]
 800a484:	f3bf 8f4f 	dsb	sy
 800a488:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800a48c:	f001 ffee 	bl	800c46c <vPortExitCritical>
				return pdPASS;
 800a490:	2301      	movs	r3, #1
 800a492:	e069      	b.n	800a568 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	2b00      	cmp	r3, #0
 800a498:	d103      	bne.n	800a4a2 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800a49a:	f001 ffe7 	bl	800c46c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800a49e:	2300      	movs	r3, #0
 800a4a0:	e062      	b.n	800a568 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800a4a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a4a4:	2b00      	cmp	r3, #0
 800a4a6:	d106      	bne.n	800a4b6 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800a4a8:	f107 0310 	add.w	r3, r7, #16
 800a4ac:	4618      	mov	r0, r3
 800a4ae:	f000 fec5 	bl	800b23c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800a4b2:	2301      	movs	r3, #1
 800a4b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800a4b6:	f001 ffd9 	bl	800c46c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800a4ba:	f000 fc2d 	bl	800ad18 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800a4be:	f001 ffa3 	bl	800c408 <vPortEnterCritical>
 800a4c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4c4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a4c8:	b25b      	sxtb	r3, r3
 800a4ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a4ce:	d103      	bne.n	800a4d8 <xQueueReceive+0x128>
 800a4d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4d2:	2200      	movs	r2, #0
 800a4d4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a4d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4da:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a4de:	b25b      	sxtb	r3, r3
 800a4e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a4e4:	d103      	bne.n	800a4ee <xQueueReceive+0x13e>
 800a4e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4e8:	2200      	movs	r2, #0
 800a4ea:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a4ee:	f001 ffbd 	bl	800c46c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800a4f2:	1d3a      	adds	r2, r7, #4
 800a4f4:	f107 0310 	add.w	r3, r7, #16
 800a4f8:	4611      	mov	r1, r2
 800a4fa:	4618      	mov	r0, r3
 800a4fc:	f000 feb4 	bl	800b268 <xTaskCheckForTimeOut>
 800a500:	4603      	mov	r3, r0
 800a502:	2b00      	cmp	r3, #0
 800a504:	d123      	bne.n	800a54e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a506:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a508:	f000 f916 	bl	800a738 <prvIsQueueEmpty>
 800a50c:	4603      	mov	r3, r0
 800a50e:	2b00      	cmp	r3, #0
 800a510:	d017      	beq.n	800a542 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800a512:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a514:	3324      	adds	r3, #36	@ 0x24
 800a516:	687a      	ldr	r2, [r7, #4]
 800a518:	4611      	mov	r1, r2
 800a51a:	4618      	mov	r0, r3
 800a51c:	f000 fdd8 	bl	800b0d0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800a520:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a522:	f000 f8b7 	bl	800a694 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800a526:	f000 fc05 	bl	800ad34 <xTaskResumeAll>
 800a52a:	4603      	mov	r3, r0
 800a52c:	2b00      	cmp	r3, #0
 800a52e:	d189      	bne.n	800a444 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 800a530:	4b0f      	ldr	r3, [pc, #60]	@ (800a570 <xQueueReceive+0x1c0>)
 800a532:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a536:	601a      	str	r2, [r3, #0]
 800a538:	f3bf 8f4f 	dsb	sy
 800a53c:	f3bf 8f6f 	isb	sy
 800a540:	e780      	b.n	800a444 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800a542:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a544:	f000 f8a6 	bl	800a694 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800a548:	f000 fbf4 	bl	800ad34 <xTaskResumeAll>
 800a54c:	e77a      	b.n	800a444 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800a54e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a550:	f000 f8a0 	bl	800a694 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800a554:	f000 fbee 	bl	800ad34 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800a558:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a55a:	f000 f8ed 	bl	800a738 <prvIsQueueEmpty>
 800a55e:	4603      	mov	r3, r0
 800a560:	2b00      	cmp	r3, #0
 800a562:	f43f af6f 	beq.w	800a444 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800a566:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800a568:	4618      	mov	r0, r3
 800a56a:	3730      	adds	r7, #48	@ 0x30
 800a56c:	46bd      	mov	sp, r7
 800a56e:	bd80      	pop	{r7, pc}
 800a570:	e000ed04 	.word	0xe000ed04

0800a574 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800a574:	b580      	push	{r7, lr}
 800a576:	b086      	sub	sp, #24
 800a578:	af00      	add	r7, sp, #0
 800a57a:	60f8      	str	r0, [r7, #12]
 800a57c:	60b9      	str	r1, [r7, #8]
 800a57e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800a580:	2300      	movs	r3, #0
 800a582:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800a584:	68fb      	ldr	r3, [r7, #12]
 800a586:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a588:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800a58a:	68fb      	ldr	r3, [r7, #12]
 800a58c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a58e:	2b00      	cmp	r3, #0
 800a590:	d10d      	bne.n	800a5ae <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800a592:	68fb      	ldr	r3, [r7, #12]
 800a594:	681b      	ldr	r3, [r3, #0]
 800a596:	2b00      	cmp	r3, #0
 800a598:	d14d      	bne.n	800a636 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800a59a:	68fb      	ldr	r3, [r7, #12]
 800a59c:	689b      	ldr	r3, [r3, #8]
 800a59e:	4618      	mov	r0, r3
 800a5a0:	f000 ffdc 	bl	800b55c <xTaskPriorityDisinherit>
 800a5a4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800a5a6:	68fb      	ldr	r3, [r7, #12]
 800a5a8:	2200      	movs	r2, #0
 800a5aa:	609a      	str	r2, [r3, #8]
 800a5ac:	e043      	b.n	800a636 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	2b00      	cmp	r3, #0
 800a5b2:	d119      	bne.n	800a5e8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a5b4:	68fb      	ldr	r3, [r7, #12]
 800a5b6:	6858      	ldr	r0, [r3, #4]
 800a5b8:	68fb      	ldr	r3, [r7, #12]
 800a5ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a5bc:	461a      	mov	r2, r3
 800a5be:	68b9      	ldr	r1, [r7, #8]
 800a5c0:	f003 fa47 	bl	800da52 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a5c4:	68fb      	ldr	r3, [r7, #12]
 800a5c6:	685a      	ldr	r2, [r3, #4]
 800a5c8:	68fb      	ldr	r3, [r7, #12]
 800a5ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a5cc:	441a      	add	r2, r3
 800a5ce:	68fb      	ldr	r3, [r7, #12]
 800a5d0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a5d2:	68fb      	ldr	r3, [r7, #12]
 800a5d4:	685a      	ldr	r2, [r3, #4]
 800a5d6:	68fb      	ldr	r3, [r7, #12]
 800a5d8:	689b      	ldr	r3, [r3, #8]
 800a5da:	429a      	cmp	r2, r3
 800a5dc:	d32b      	bcc.n	800a636 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800a5de:	68fb      	ldr	r3, [r7, #12]
 800a5e0:	681a      	ldr	r2, [r3, #0]
 800a5e2:	68fb      	ldr	r3, [r7, #12]
 800a5e4:	605a      	str	r2, [r3, #4]
 800a5e6:	e026      	b.n	800a636 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800a5e8:	68fb      	ldr	r3, [r7, #12]
 800a5ea:	68d8      	ldr	r0, [r3, #12]
 800a5ec:	68fb      	ldr	r3, [r7, #12]
 800a5ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a5f0:	461a      	mov	r2, r3
 800a5f2:	68b9      	ldr	r1, [r7, #8]
 800a5f4:	f003 fa2d 	bl	800da52 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800a5f8:	68fb      	ldr	r3, [r7, #12]
 800a5fa:	68da      	ldr	r2, [r3, #12]
 800a5fc:	68fb      	ldr	r3, [r7, #12]
 800a5fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a600:	425b      	negs	r3, r3
 800a602:	441a      	add	r2, r3
 800a604:	68fb      	ldr	r3, [r7, #12]
 800a606:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800a608:	68fb      	ldr	r3, [r7, #12]
 800a60a:	68da      	ldr	r2, [r3, #12]
 800a60c:	68fb      	ldr	r3, [r7, #12]
 800a60e:	681b      	ldr	r3, [r3, #0]
 800a610:	429a      	cmp	r2, r3
 800a612:	d207      	bcs.n	800a624 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800a614:	68fb      	ldr	r3, [r7, #12]
 800a616:	689a      	ldr	r2, [r3, #8]
 800a618:	68fb      	ldr	r3, [r7, #12]
 800a61a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a61c:	425b      	negs	r3, r3
 800a61e:	441a      	add	r2, r3
 800a620:	68fb      	ldr	r3, [r7, #12]
 800a622:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	2b02      	cmp	r3, #2
 800a628:	d105      	bne.n	800a636 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800a62a:	693b      	ldr	r3, [r7, #16]
 800a62c:	2b00      	cmp	r3, #0
 800a62e:	d002      	beq.n	800a636 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800a630:	693b      	ldr	r3, [r7, #16]
 800a632:	3b01      	subs	r3, #1
 800a634:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800a636:	693b      	ldr	r3, [r7, #16]
 800a638:	1c5a      	adds	r2, r3, #1
 800a63a:	68fb      	ldr	r3, [r7, #12]
 800a63c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800a63e:	697b      	ldr	r3, [r7, #20]
}
 800a640:	4618      	mov	r0, r3
 800a642:	3718      	adds	r7, #24
 800a644:	46bd      	mov	sp, r7
 800a646:	bd80      	pop	{r7, pc}

0800a648 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 800a648:	b580      	push	{r7, lr}
 800a64a:	b082      	sub	sp, #8
 800a64c:	af00      	add	r7, sp, #0
 800a64e:	6078      	str	r0, [r7, #4]
 800a650:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a656:	2b00      	cmp	r3, #0
 800a658:	d018      	beq.n	800a68c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800a65a:	687b      	ldr	r3, [r7, #4]
 800a65c:	68da      	ldr	r2, [r3, #12]
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a662:	441a      	add	r2, r3
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	68da      	ldr	r2, [r3, #12]
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	689b      	ldr	r3, [r3, #8]
 800a670:	429a      	cmp	r2, r3
 800a672:	d303      	bcc.n	800a67c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	681a      	ldr	r2, [r3, #0]
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800a67c:	687b      	ldr	r3, [r7, #4]
 800a67e:	68d9      	ldr	r1, [r3, #12]
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a684:	461a      	mov	r2, r3
 800a686:	6838      	ldr	r0, [r7, #0]
 800a688:	f003 f9e3 	bl	800da52 <memcpy>
	}
}
 800a68c:	bf00      	nop
 800a68e:	3708      	adds	r7, #8
 800a690:	46bd      	mov	sp, r7
 800a692:	bd80      	pop	{r7, pc}

0800a694 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800a694:	b580      	push	{r7, lr}
 800a696:	b084      	sub	sp, #16
 800a698:	af00      	add	r7, sp, #0
 800a69a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800a69c:	f001 feb4 	bl	800c408 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a6a6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a6a8:	e011      	b.n	800a6ce <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800a6aa:	687b      	ldr	r3, [r7, #4]
 800a6ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a6ae:	2b00      	cmp	r3, #0
 800a6b0:	d012      	beq.n	800a6d8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	3324      	adds	r3, #36	@ 0x24
 800a6b6:	4618      	mov	r0, r3
 800a6b8:	f000 fd5c 	bl	800b174 <xTaskRemoveFromEventList>
 800a6bc:	4603      	mov	r3, r0
 800a6be:	2b00      	cmp	r3, #0
 800a6c0:	d001      	beq.n	800a6c6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800a6c2:	f000 fe35 	bl	800b330 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800a6c6:	7bfb      	ldrb	r3, [r7, #15]
 800a6c8:	3b01      	subs	r3, #1
 800a6ca:	b2db      	uxtb	r3, r3
 800a6cc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800a6ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800a6d2:	2b00      	cmp	r3, #0
 800a6d4:	dce9      	bgt.n	800a6aa <prvUnlockQueue+0x16>
 800a6d6:	e000      	b.n	800a6da <prvUnlockQueue+0x46>
					break;
 800a6d8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	22ff      	movs	r2, #255	@ 0xff
 800a6de:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800a6e2:	f001 fec3 	bl	800c46c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800a6e6:	f001 fe8f 	bl	800c408 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a6f0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a6f2:	e011      	b.n	800a718 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	691b      	ldr	r3, [r3, #16]
 800a6f8:	2b00      	cmp	r3, #0
 800a6fa:	d012      	beq.n	800a722 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	3310      	adds	r3, #16
 800a700:	4618      	mov	r0, r3
 800a702:	f000 fd37 	bl	800b174 <xTaskRemoveFromEventList>
 800a706:	4603      	mov	r3, r0
 800a708:	2b00      	cmp	r3, #0
 800a70a:	d001      	beq.n	800a710 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800a70c:	f000 fe10 	bl	800b330 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800a710:	7bbb      	ldrb	r3, [r7, #14]
 800a712:	3b01      	subs	r3, #1
 800a714:	b2db      	uxtb	r3, r3
 800a716:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800a718:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a71c:	2b00      	cmp	r3, #0
 800a71e:	dce9      	bgt.n	800a6f4 <prvUnlockQueue+0x60>
 800a720:	e000      	b.n	800a724 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800a722:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	22ff      	movs	r2, #255	@ 0xff
 800a728:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800a72c:	f001 fe9e 	bl	800c46c <vPortExitCritical>
}
 800a730:	bf00      	nop
 800a732:	3710      	adds	r7, #16
 800a734:	46bd      	mov	sp, r7
 800a736:	bd80      	pop	{r7, pc}

0800a738 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800a738:	b580      	push	{r7, lr}
 800a73a:	b084      	sub	sp, #16
 800a73c:	af00      	add	r7, sp, #0
 800a73e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a740:	f001 fe62 	bl	800c408 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 800a744:	687b      	ldr	r3, [r7, #4]
 800a746:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a748:	2b00      	cmp	r3, #0
 800a74a:	d102      	bne.n	800a752 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800a74c:	2301      	movs	r3, #1
 800a74e:	60fb      	str	r3, [r7, #12]
 800a750:	e001      	b.n	800a756 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800a752:	2300      	movs	r3, #0
 800a754:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a756:	f001 fe89 	bl	800c46c <vPortExitCritical>

	return xReturn;
 800a75a:	68fb      	ldr	r3, [r7, #12]
}
 800a75c:	4618      	mov	r0, r3
 800a75e:	3710      	adds	r7, #16
 800a760:	46bd      	mov	sp, r7
 800a762:	bd80      	pop	{r7, pc}

0800a764 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 800a764:	b580      	push	{r7, lr}
 800a766:	b084      	sub	sp, #16
 800a768:	af00      	add	r7, sp, #0
 800a76a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800a76c:	f001 fe4c 	bl	800c408 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a778:	429a      	cmp	r2, r3
 800a77a:	d102      	bne.n	800a782 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800a77c:	2301      	movs	r3, #1
 800a77e:	60fb      	str	r3, [r7, #12]
 800a780:	e001      	b.n	800a786 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800a782:	2300      	movs	r3, #0
 800a784:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800a786:	f001 fe71 	bl	800c46c <vPortExitCritical>

	return xReturn;
 800a78a:	68fb      	ldr	r3, [r7, #12]
}
 800a78c:	4618      	mov	r0, r3
 800a78e:	3710      	adds	r7, #16
 800a790:	46bd      	mov	sp, r7
 800a792:	bd80      	pop	{r7, pc}

0800a794 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 800a794:	b480      	push	{r7}
 800a796:	b085      	sub	sp, #20
 800a798:	af00      	add	r7, sp, #0
 800a79a:	6078      	str	r0, [r7, #4]
 800a79c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a79e:	2300      	movs	r3, #0
 800a7a0:	60fb      	str	r3, [r7, #12]
 800a7a2:	e014      	b.n	800a7ce <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 800a7a4:	4a0f      	ldr	r2, [pc, #60]	@ (800a7e4 <vQueueAddToRegistry+0x50>)
 800a7a6:	68fb      	ldr	r3, [r7, #12]
 800a7a8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800a7ac:	2b00      	cmp	r3, #0
 800a7ae:	d10b      	bne.n	800a7c8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800a7b0:	490c      	ldr	r1, [pc, #48]	@ (800a7e4 <vQueueAddToRegistry+0x50>)
 800a7b2:	68fb      	ldr	r3, [r7, #12]
 800a7b4:	683a      	ldr	r2, [r7, #0]
 800a7b6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800a7ba:	4a0a      	ldr	r2, [pc, #40]	@ (800a7e4 <vQueueAddToRegistry+0x50>)
 800a7bc:	68fb      	ldr	r3, [r7, #12]
 800a7be:	00db      	lsls	r3, r3, #3
 800a7c0:	4413      	add	r3, r2
 800a7c2:	687a      	ldr	r2, [r7, #4]
 800a7c4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800a7c6:	e006      	b.n	800a7d6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a7c8:	68fb      	ldr	r3, [r7, #12]
 800a7ca:	3301      	adds	r3, #1
 800a7cc:	60fb      	str	r3, [r7, #12]
 800a7ce:	68fb      	ldr	r3, [r7, #12]
 800a7d0:	2b07      	cmp	r3, #7
 800a7d2:	d9e7      	bls.n	800a7a4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 800a7d4:	bf00      	nop
 800a7d6:	bf00      	nop
 800a7d8:	3714      	adds	r7, #20
 800a7da:	46bd      	mov	sp, r7
 800a7dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7e0:	4770      	bx	lr
 800a7e2:	bf00      	nop
 800a7e4:	20000e70 	.word	0x20000e70

0800a7e8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800a7e8:	b580      	push	{r7, lr}
 800a7ea:	b086      	sub	sp, #24
 800a7ec:	af00      	add	r7, sp, #0
 800a7ee:	60f8      	str	r0, [r7, #12]
 800a7f0:	60b9      	str	r1, [r7, #8]
 800a7f2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 800a7f4:	68fb      	ldr	r3, [r7, #12]
 800a7f6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800a7f8:	f001 fe06 	bl	800c408 <vPortEnterCritical>
 800a7fc:	697b      	ldr	r3, [r7, #20]
 800a7fe:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a802:	b25b      	sxtb	r3, r3
 800a804:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a808:	d103      	bne.n	800a812 <vQueueWaitForMessageRestricted+0x2a>
 800a80a:	697b      	ldr	r3, [r7, #20]
 800a80c:	2200      	movs	r2, #0
 800a80e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a812:	697b      	ldr	r3, [r7, #20]
 800a814:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a818:	b25b      	sxtb	r3, r3
 800a81a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a81e:	d103      	bne.n	800a828 <vQueueWaitForMessageRestricted+0x40>
 800a820:	697b      	ldr	r3, [r7, #20]
 800a822:	2200      	movs	r2, #0
 800a824:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a828:	f001 fe20 	bl	800c46c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800a82c:	697b      	ldr	r3, [r7, #20]
 800a82e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a830:	2b00      	cmp	r3, #0
 800a832:	d106      	bne.n	800a842 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800a834:	697b      	ldr	r3, [r7, #20]
 800a836:	3324      	adds	r3, #36	@ 0x24
 800a838:	687a      	ldr	r2, [r7, #4]
 800a83a:	68b9      	ldr	r1, [r7, #8]
 800a83c:	4618      	mov	r0, r3
 800a83e:	f000 fc6d 	bl	800b11c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800a842:	6978      	ldr	r0, [r7, #20]
 800a844:	f7ff ff26 	bl	800a694 <prvUnlockQueue>
	}
 800a848:	bf00      	nop
 800a84a:	3718      	adds	r7, #24
 800a84c:	46bd      	mov	sp, r7
 800a84e:	bd80      	pop	{r7, pc}

0800a850 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800a850:	b580      	push	{r7, lr}
 800a852:	b08e      	sub	sp, #56	@ 0x38
 800a854:	af04      	add	r7, sp, #16
 800a856:	60f8      	str	r0, [r7, #12]
 800a858:	60b9      	str	r1, [r7, #8]
 800a85a:	607a      	str	r2, [r7, #4]
 800a85c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800a85e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a860:	2b00      	cmp	r3, #0
 800a862:	d10b      	bne.n	800a87c <xTaskCreateStatic+0x2c>
	__asm volatile
 800a864:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a868:	f383 8811 	msr	BASEPRI, r3
 800a86c:	f3bf 8f6f 	isb	sy
 800a870:	f3bf 8f4f 	dsb	sy
 800a874:	623b      	str	r3, [r7, #32]
}
 800a876:	bf00      	nop
 800a878:	bf00      	nop
 800a87a:	e7fd      	b.n	800a878 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800a87c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a87e:	2b00      	cmp	r3, #0
 800a880:	d10b      	bne.n	800a89a <xTaskCreateStatic+0x4a>
	__asm volatile
 800a882:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a886:	f383 8811 	msr	BASEPRI, r3
 800a88a:	f3bf 8f6f 	isb	sy
 800a88e:	f3bf 8f4f 	dsb	sy
 800a892:	61fb      	str	r3, [r7, #28]
}
 800a894:	bf00      	nop
 800a896:	bf00      	nop
 800a898:	e7fd      	b.n	800a896 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800a89a:	23a8      	movs	r3, #168	@ 0xa8
 800a89c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800a89e:	693b      	ldr	r3, [r7, #16]
 800a8a0:	2ba8      	cmp	r3, #168	@ 0xa8
 800a8a2:	d00b      	beq.n	800a8bc <xTaskCreateStatic+0x6c>
	__asm volatile
 800a8a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a8a8:	f383 8811 	msr	BASEPRI, r3
 800a8ac:	f3bf 8f6f 	isb	sy
 800a8b0:	f3bf 8f4f 	dsb	sy
 800a8b4:	61bb      	str	r3, [r7, #24]
}
 800a8b6:	bf00      	nop
 800a8b8:	bf00      	nop
 800a8ba:	e7fd      	b.n	800a8b8 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800a8bc:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800a8be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8c0:	2b00      	cmp	r3, #0
 800a8c2:	d01e      	beq.n	800a902 <xTaskCreateStatic+0xb2>
 800a8c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a8c6:	2b00      	cmp	r3, #0
 800a8c8:	d01b      	beq.n	800a902 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800a8ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a8cc:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800a8ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8d0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a8d2:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800a8d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8d6:	2202      	movs	r2, #2
 800a8d8:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800a8dc:	2300      	movs	r3, #0
 800a8de:	9303      	str	r3, [sp, #12]
 800a8e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8e2:	9302      	str	r3, [sp, #8]
 800a8e4:	f107 0314 	add.w	r3, r7, #20
 800a8e8:	9301      	str	r3, [sp, #4]
 800a8ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8ec:	9300      	str	r3, [sp, #0]
 800a8ee:	683b      	ldr	r3, [r7, #0]
 800a8f0:	687a      	ldr	r2, [r7, #4]
 800a8f2:	68b9      	ldr	r1, [r7, #8]
 800a8f4:	68f8      	ldr	r0, [r7, #12]
 800a8f6:	f000 f851 	bl	800a99c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a8fa:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800a8fc:	f000 f8f6 	bl	800aaec <prvAddNewTaskToReadyList>
 800a900:	e001      	b.n	800a906 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 800a902:	2300      	movs	r3, #0
 800a904:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800a906:	697b      	ldr	r3, [r7, #20]
	}
 800a908:	4618      	mov	r0, r3
 800a90a:	3728      	adds	r7, #40	@ 0x28
 800a90c:	46bd      	mov	sp, r7
 800a90e:	bd80      	pop	{r7, pc}

0800a910 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800a910:	b580      	push	{r7, lr}
 800a912:	b08c      	sub	sp, #48	@ 0x30
 800a914:	af04      	add	r7, sp, #16
 800a916:	60f8      	str	r0, [r7, #12]
 800a918:	60b9      	str	r1, [r7, #8]
 800a91a:	603b      	str	r3, [r7, #0]
 800a91c:	4613      	mov	r3, r2
 800a91e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800a920:	88fb      	ldrh	r3, [r7, #6]
 800a922:	009b      	lsls	r3, r3, #2
 800a924:	4618      	mov	r0, r3
 800a926:	f001 fe91 	bl	800c64c <pvPortMalloc>
 800a92a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800a92c:	697b      	ldr	r3, [r7, #20]
 800a92e:	2b00      	cmp	r3, #0
 800a930:	d00e      	beq.n	800a950 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800a932:	20a8      	movs	r0, #168	@ 0xa8
 800a934:	f001 fe8a 	bl	800c64c <pvPortMalloc>
 800a938:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800a93a:	69fb      	ldr	r3, [r7, #28]
 800a93c:	2b00      	cmp	r3, #0
 800a93e:	d003      	beq.n	800a948 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800a940:	69fb      	ldr	r3, [r7, #28]
 800a942:	697a      	ldr	r2, [r7, #20]
 800a944:	631a      	str	r2, [r3, #48]	@ 0x30
 800a946:	e005      	b.n	800a954 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800a948:	6978      	ldr	r0, [r7, #20]
 800a94a:	f001 ff4d 	bl	800c7e8 <vPortFree>
 800a94e:	e001      	b.n	800a954 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800a950:	2300      	movs	r3, #0
 800a952:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800a954:	69fb      	ldr	r3, [r7, #28]
 800a956:	2b00      	cmp	r3, #0
 800a958:	d017      	beq.n	800a98a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800a95a:	69fb      	ldr	r3, [r7, #28]
 800a95c:	2200      	movs	r2, #0
 800a95e:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800a962:	88fa      	ldrh	r2, [r7, #6]
 800a964:	2300      	movs	r3, #0
 800a966:	9303      	str	r3, [sp, #12]
 800a968:	69fb      	ldr	r3, [r7, #28]
 800a96a:	9302      	str	r3, [sp, #8]
 800a96c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a96e:	9301      	str	r3, [sp, #4]
 800a970:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a972:	9300      	str	r3, [sp, #0]
 800a974:	683b      	ldr	r3, [r7, #0]
 800a976:	68b9      	ldr	r1, [r7, #8]
 800a978:	68f8      	ldr	r0, [r7, #12]
 800a97a:	f000 f80f 	bl	800a99c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800a97e:	69f8      	ldr	r0, [r7, #28]
 800a980:	f000 f8b4 	bl	800aaec <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800a984:	2301      	movs	r3, #1
 800a986:	61bb      	str	r3, [r7, #24]
 800a988:	e002      	b.n	800a990 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800a98a:	f04f 33ff 	mov.w	r3, #4294967295
 800a98e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800a990:	69bb      	ldr	r3, [r7, #24]
	}
 800a992:	4618      	mov	r0, r3
 800a994:	3720      	adds	r7, #32
 800a996:	46bd      	mov	sp, r7
 800a998:	bd80      	pop	{r7, pc}
	...

0800a99c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800a99c:	b580      	push	{r7, lr}
 800a99e:	b088      	sub	sp, #32
 800a9a0:	af00      	add	r7, sp, #0
 800a9a2:	60f8      	str	r0, [r7, #12]
 800a9a4:	60b9      	str	r1, [r7, #8]
 800a9a6:	607a      	str	r2, [r7, #4]
 800a9a8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800a9aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a9ac:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	009b      	lsls	r3, r3, #2
 800a9b2:	461a      	mov	r2, r3
 800a9b4:	21a5      	movs	r1, #165	@ 0xa5
 800a9b6:	f002 ff0a 	bl	800d7ce <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800a9ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a9bc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a9be:	687b      	ldr	r3, [r7, #4]
 800a9c0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a9c4:	3b01      	subs	r3, #1
 800a9c6:	009b      	lsls	r3, r3, #2
 800a9c8:	4413      	add	r3, r2
 800a9ca:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800a9cc:	69bb      	ldr	r3, [r7, #24]
 800a9ce:	f023 0307 	bic.w	r3, r3, #7
 800a9d2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800a9d4:	69bb      	ldr	r3, [r7, #24]
 800a9d6:	f003 0307 	and.w	r3, r3, #7
 800a9da:	2b00      	cmp	r3, #0
 800a9dc:	d00b      	beq.n	800a9f6 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800a9de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a9e2:	f383 8811 	msr	BASEPRI, r3
 800a9e6:	f3bf 8f6f 	isb	sy
 800a9ea:	f3bf 8f4f 	dsb	sy
 800a9ee:	617b      	str	r3, [r7, #20]
}
 800a9f0:	bf00      	nop
 800a9f2:	bf00      	nop
 800a9f4:	e7fd      	b.n	800a9f2 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800a9f6:	68bb      	ldr	r3, [r7, #8]
 800a9f8:	2b00      	cmp	r3, #0
 800a9fa:	d01f      	beq.n	800aa3c <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a9fc:	2300      	movs	r3, #0
 800a9fe:	61fb      	str	r3, [r7, #28]
 800aa00:	e012      	b.n	800aa28 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800aa02:	68ba      	ldr	r2, [r7, #8]
 800aa04:	69fb      	ldr	r3, [r7, #28]
 800aa06:	4413      	add	r3, r2
 800aa08:	7819      	ldrb	r1, [r3, #0]
 800aa0a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800aa0c:	69fb      	ldr	r3, [r7, #28]
 800aa0e:	4413      	add	r3, r2
 800aa10:	3334      	adds	r3, #52	@ 0x34
 800aa12:	460a      	mov	r2, r1
 800aa14:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800aa16:	68ba      	ldr	r2, [r7, #8]
 800aa18:	69fb      	ldr	r3, [r7, #28]
 800aa1a:	4413      	add	r3, r2
 800aa1c:	781b      	ldrb	r3, [r3, #0]
 800aa1e:	2b00      	cmp	r3, #0
 800aa20:	d006      	beq.n	800aa30 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800aa22:	69fb      	ldr	r3, [r7, #28]
 800aa24:	3301      	adds	r3, #1
 800aa26:	61fb      	str	r3, [r7, #28]
 800aa28:	69fb      	ldr	r3, [r7, #28]
 800aa2a:	2b0f      	cmp	r3, #15
 800aa2c:	d9e9      	bls.n	800aa02 <prvInitialiseNewTask+0x66>
 800aa2e:	e000      	b.n	800aa32 <prvInitialiseNewTask+0x96>
			{
				break;
 800aa30:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800aa32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa34:	2200      	movs	r2, #0
 800aa36:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800aa3a:	e003      	b.n	800aa44 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800aa3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa3e:	2200      	movs	r2, #0
 800aa40:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800aa44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aa46:	2b37      	cmp	r3, #55	@ 0x37
 800aa48:	d901      	bls.n	800aa4e <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800aa4a:	2337      	movs	r3, #55	@ 0x37
 800aa4c:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800aa4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa50:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800aa52:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800aa54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa56:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800aa58:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800aa5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa5c:	2200      	movs	r2, #0
 800aa5e:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800aa60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa62:	3304      	adds	r3, #4
 800aa64:	4618      	mov	r0, r3
 800aa66:	f7ff f965 	bl	8009d34 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800aa6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa6c:	3318      	adds	r3, #24
 800aa6e:	4618      	mov	r0, r3
 800aa70:	f7ff f960 	bl	8009d34 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800aa74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa76:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800aa78:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800aa7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aa7c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800aa80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa82:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800aa84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa86:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800aa88:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800aa8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa8c:	2200      	movs	r2, #0
 800aa8e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800aa92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa94:	2200      	movs	r2, #0
 800aa96:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800aa9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aa9c:	3354      	adds	r3, #84	@ 0x54
 800aa9e:	224c      	movs	r2, #76	@ 0x4c
 800aaa0:	2100      	movs	r1, #0
 800aaa2:	4618      	mov	r0, r3
 800aaa4:	f002 fe93 	bl	800d7ce <memset>
 800aaa8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aaaa:	4a0d      	ldr	r2, [pc, #52]	@ (800aae0 <prvInitialiseNewTask+0x144>)
 800aaac:	659a      	str	r2, [r3, #88]	@ 0x58
 800aaae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aab0:	4a0c      	ldr	r2, [pc, #48]	@ (800aae4 <prvInitialiseNewTask+0x148>)
 800aab2:	65da      	str	r2, [r3, #92]	@ 0x5c
 800aab4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aab6:	4a0c      	ldr	r2, [pc, #48]	@ (800aae8 <prvInitialiseNewTask+0x14c>)
 800aab8:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800aaba:	683a      	ldr	r2, [r7, #0]
 800aabc:	68f9      	ldr	r1, [r7, #12]
 800aabe:	69b8      	ldr	r0, [r7, #24]
 800aac0:	f001 fb72 	bl	800c1a8 <pxPortInitialiseStack>
 800aac4:	4602      	mov	r2, r0
 800aac6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800aac8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800aaca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aacc:	2b00      	cmp	r3, #0
 800aace:	d002      	beq.n	800aad6 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800aad0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800aad2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800aad4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800aad6:	bf00      	nop
 800aad8:	3720      	adds	r7, #32
 800aada:	46bd      	mov	sp, r7
 800aadc:	bd80      	pop	{r7, pc}
 800aade:	bf00      	nop
 800aae0:	2000344c 	.word	0x2000344c
 800aae4:	200034b4 	.word	0x200034b4
 800aae8:	2000351c 	.word	0x2000351c

0800aaec <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800aaec:	b580      	push	{r7, lr}
 800aaee:	b082      	sub	sp, #8
 800aaf0:	af00      	add	r7, sp, #0
 800aaf2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800aaf4:	f001 fc88 	bl	800c408 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 800aaf8:	4b2d      	ldr	r3, [pc, #180]	@ (800abb0 <prvAddNewTaskToReadyList+0xc4>)
 800aafa:	681b      	ldr	r3, [r3, #0]
 800aafc:	3301      	adds	r3, #1
 800aafe:	4a2c      	ldr	r2, [pc, #176]	@ (800abb0 <prvAddNewTaskToReadyList+0xc4>)
 800ab00:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800ab02:	4b2c      	ldr	r3, [pc, #176]	@ (800abb4 <prvAddNewTaskToReadyList+0xc8>)
 800ab04:	681b      	ldr	r3, [r3, #0]
 800ab06:	2b00      	cmp	r3, #0
 800ab08:	d109      	bne.n	800ab1e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800ab0a:	4a2a      	ldr	r2, [pc, #168]	@ (800abb4 <prvAddNewTaskToReadyList+0xc8>)
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800ab10:	4b27      	ldr	r3, [pc, #156]	@ (800abb0 <prvAddNewTaskToReadyList+0xc4>)
 800ab12:	681b      	ldr	r3, [r3, #0]
 800ab14:	2b01      	cmp	r3, #1
 800ab16:	d110      	bne.n	800ab3a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 800ab18:	f000 fc2e 	bl	800b378 <prvInitialiseTaskLists>
 800ab1c:	e00d      	b.n	800ab3a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800ab1e:	4b26      	ldr	r3, [pc, #152]	@ (800abb8 <prvAddNewTaskToReadyList+0xcc>)
 800ab20:	681b      	ldr	r3, [r3, #0]
 800ab22:	2b00      	cmp	r3, #0
 800ab24:	d109      	bne.n	800ab3a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800ab26:	4b23      	ldr	r3, [pc, #140]	@ (800abb4 <prvAddNewTaskToReadyList+0xc8>)
 800ab28:	681b      	ldr	r3, [r3, #0]
 800ab2a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ab2c:	687b      	ldr	r3, [r7, #4]
 800ab2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab30:	429a      	cmp	r2, r3
 800ab32:	d802      	bhi.n	800ab3a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800ab34:	4a1f      	ldr	r2, [pc, #124]	@ (800abb4 <prvAddNewTaskToReadyList+0xc8>)
 800ab36:	687b      	ldr	r3, [r7, #4]
 800ab38:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800ab3a:	4b20      	ldr	r3, [pc, #128]	@ (800abbc <prvAddNewTaskToReadyList+0xd0>)
 800ab3c:	681b      	ldr	r3, [r3, #0]
 800ab3e:	3301      	adds	r3, #1
 800ab40:	4a1e      	ldr	r2, [pc, #120]	@ (800abbc <prvAddNewTaskToReadyList+0xd0>)
 800ab42:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800ab44:	4b1d      	ldr	r3, [pc, #116]	@ (800abbc <prvAddNewTaskToReadyList+0xd0>)
 800ab46:	681a      	ldr	r2, [r3, #0]
 800ab48:	687b      	ldr	r3, [r7, #4]
 800ab4a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ab50:	4b1b      	ldr	r3, [pc, #108]	@ (800abc0 <prvAddNewTaskToReadyList+0xd4>)
 800ab52:	681b      	ldr	r3, [r3, #0]
 800ab54:	429a      	cmp	r2, r3
 800ab56:	d903      	bls.n	800ab60 <prvAddNewTaskToReadyList+0x74>
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab5c:	4a18      	ldr	r2, [pc, #96]	@ (800abc0 <prvAddNewTaskToReadyList+0xd4>)
 800ab5e:	6013      	str	r3, [r2, #0]
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ab64:	4613      	mov	r3, r2
 800ab66:	009b      	lsls	r3, r3, #2
 800ab68:	4413      	add	r3, r2
 800ab6a:	009b      	lsls	r3, r3, #2
 800ab6c:	4a15      	ldr	r2, [pc, #84]	@ (800abc4 <prvAddNewTaskToReadyList+0xd8>)
 800ab6e:	441a      	add	r2, r3
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	3304      	adds	r3, #4
 800ab74:	4619      	mov	r1, r3
 800ab76:	4610      	mov	r0, r2
 800ab78:	f7ff f8e9 	bl	8009d4e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800ab7c:	f001 fc76 	bl	800c46c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800ab80:	4b0d      	ldr	r3, [pc, #52]	@ (800abb8 <prvAddNewTaskToReadyList+0xcc>)
 800ab82:	681b      	ldr	r3, [r3, #0]
 800ab84:	2b00      	cmp	r3, #0
 800ab86:	d00e      	beq.n	800aba6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800ab88:	4b0a      	ldr	r3, [pc, #40]	@ (800abb4 <prvAddNewTaskToReadyList+0xc8>)
 800ab8a:	681b      	ldr	r3, [r3, #0]
 800ab8c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab92:	429a      	cmp	r2, r3
 800ab94:	d207      	bcs.n	800aba6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800ab96:	4b0c      	ldr	r3, [pc, #48]	@ (800abc8 <prvAddNewTaskToReadyList+0xdc>)
 800ab98:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ab9c:	601a      	str	r2, [r3, #0]
 800ab9e:	f3bf 8f4f 	dsb	sy
 800aba2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800aba6:	bf00      	nop
 800aba8:	3708      	adds	r7, #8
 800abaa:	46bd      	mov	sp, r7
 800abac:	bd80      	pop	{r7, pc}
 800abae:	bf00      	nop
 800abb0:	20001384 	.word	0x20001384
 800abb4:	20000eb0 	.word	0x20000eb0
 800abb8:	20001390 	.word	0x20001390
 800abbc:	200013a0 	.word	0x200013a0
 800abc0:	2000138c 	.word	0x2000138c
 800abc4:	20000eb4 	.word	0x20000eb4
 800abc8:	e000ed04 	.word	0xe000ed04

0800abcc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800abcc:	b580      	push	{r7, lr}
 800abce:	b084      	sub	sp, #16
 800abd0:	af00      	add	r7, sp, #0
 800abd2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 800abd4:	2300      	movs	r3, #0
 800abd6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	2b00      	cmp	r3, #0
 800abdc:	d018      	beq.n	800ac10 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800abde:	4b14      	ldr	r3, [pc, #80]	@ (800ac30 <vTaskDelay+0x64>)
 800abe0:	681b      	ldr	r3, [r3, #0]
 800abe2:	2b00      	cmp	r3, #0
 800abe4:	d00b      	beq.n	800abfe <vTaskDelay+0x32>
	__asm volatile
 800abe6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800abea:	f383 8811 	msr	BASEPRI, r3
 800abee:	f3bf 8f6f 	isb	sy
 800abf2:	f3bf 8f4f 	dsb	sy
 800abf6:	60bb      	str	r3, [r7, #8]
}
 800abf8:	bf00      	nop
 800abfa:	bf00      	nop
 800abfc:	e7fd      	b.n	800abfa <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800abfe:	f000 f88b 	bl	800ad18 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800ac02:	2100      	movs	r1, #0
 800ac04:	6878      	ldr	r0, [r7, #4]
 800ac06:	f000 ff21 	bl	800ba4c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800ac0a:	f000 f893 	bl	800ad34 <xTaskResumeAll>
 800ac0e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800ac10:	68fb      	ldr	r3, [r7, #12]
 800ac12:	2b00      	cmp	r3, #0
 800ac14:	d107      	bne.n	800ac26 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 800ac16:	4b07      	ldr	r3, [pc, #28]	@ (800ac34 <vTaskDelay+0x68>)
 800ac18:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ac1c:	601a      	str	r2, [r3, #0]
 800ac1e:	f3bf 8f4f 	dsb	sy
 800ac22:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800ac26:	bf00      	nop
 800ac28:	3710      	adds	r7, #16
 800ac2a:	46bd      	mov	sp, r7
 800ac2c:	bd80      	pop	{r7, pc}
 800ac2e:	bf00      	nop
 800ac30:	200013ac 	.word	0x200013ac
 800ac34:	e000ed04 	.word	0xe000ed04

0800ac38 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800ac38:	b580      	push	{r7, lr}
 800ac3a:	b08a      	sub	sp, #40	@ 0x28
 800ac3c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800ac3e:	2300      	movs	r3, #0
 800ac40:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800ac42:	2300      	movs	r3, #0
 800ac44:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 800ac46:	463a      	mov	r2, r7
 800ac48:	1d39      	adds	r1, r7, #4
 800ac4a:	f107 0308 	add.w	r3, r7, #8
 800ac4e:	4618      	mov	r0, r3
 800ac50:	f7ff f81c 	bl	8009c8c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 800ac54:	6839      	ldr	r1, [r7, #0]
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	68ba      	ldr	r2, [r7, #8]
 800ac5a:	9202      	str	r2, [sp, #8]
 800ac5c:	9301      	str	r3, [sp, #4]
 800ac5e:	2300      	movs	r3, #0
 800ac60:	9300      	str	r3, [sp, #0]
 800ac62:	2300      	movs	r3, #0
 800ac64:	460a      	mov	r2, r1
 800ac66:	4924      	ldr	r1, [pc, #144]	@ (800acf8 <vTaskStartScheduler+0xc0>)
 800ac68:	4824      	ldr	r0, [pc, #144]	@ (800acfc <vTaskStartScheduler+0xc4>)
 800ac6a:	f7ff fdf1 	bl	800a850 <xTaskCreateStatic>
 800ac6e:	4603      	mov	r3, r0
 800ac70:	4a23      	ldr	r2, [pc, #140]	@ (800ad00 <vTaskStartScheduler+0xc8>)
 800ac72:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 800ac74:	4b22      	ldr	r3, [pc, #136]	@ (800ad00 <vTaskStartScheduler+0xc8>)
 800ac76:	681b      	ldr	r3, [r3, #0]
 800ac78:	2b00      	cmp	r3, #0
 800ac7a:	d002      	beq.n	800ac82 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800ac7c:	2301      	movs	r3, #1
 800ac7e:	617b      	str	r3, [r7, #20]
 800ac80:	e001      	b.n	800ac86 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800ac82:	2300      	movs	r3, #0
 800ac84:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 800ac86:	697b      	ldr	r3, [r7, #20]
 800ac88:	2b01      	cmp	r3, #1
 800ac8a:	d102      	bne.n	800ac92 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800ac8c:	f000 ff32 	bl	800baf4 <xTimerCreateTimerTask>
 800ac90:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800ac92:	697b      	ldr	r3, [r7, #20]
 800ac94:	2b01      	cmp	r3, #1
 800ac96:	d11b      	bne.n	800acd0 <vTaskStartScheduler+0x98>
	__asm volatile
 800ac98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac9c:	f383 8811 	msr	BASEPRI, r3
 800aca0:	f3bf 8f6f 	isb	sy
 800aca4:	f3bf 8f4f 	dsb	sy
 800aca8:	613b      	str	r3, [r7, #16]
}
 800acaa:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800acac:	4b15      	ldr	r3, [pc, #84]	@ (800ad04 <vTaskStartScheduler+0xcc>)
 800acae:	681b      	ldr	r3, [r3, #0]
 800acb0:	3354      	adds	r3, #84	@ 0x54
 800acb2:	4a15      	ldr	r2, [pc, #84]	@ (800ad08 <vTaskStartScheduler+0xd0>)
 800acb4:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800acb6:	4b15      	ldr	r3, [pc, #84]	@ (800ad0c <vTaskStartScheduler+0xd4>)
 800acb8:	f04f 32ff 	mov.w	r2, #4294967295
 800acbc:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800acbe:	4b14      	ldr	r3, [pc, #80]	@ (800ad10 <vTaskStartScheduler+0xd8>)
 800acc0:	2201      	movs	r2, #1
 800acc2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800acc4:	4b13      	ldr	r3, [pc, #76]	@ (800ad14 <vTaskStartScheduler+0xdc>)
 800acc6:	2200      	movs	r2, #0
 800acc8:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800acca:	f001 faf9 	bl	800c2c0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800acce:	e00f      	b.n	800acf0 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800acd0:	697b      	ldr	r3, [r7, #20]
 800acd2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800acd6:	d10b      	bne.n	800acf0 <vTaskStartScheduler+0xb8>
	__asm volatile
 800acd8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800acdc:	f383 8811 	msr	BASEPRI, r3
 800ace0:	f3bf 8f6f 	isb	sy
 800ace4:	f3bf 8f4f 	dsb	sy
 800ace8:	60fb      	str	r3, [r7, #12]
}
 800acea:	bf00      	nop
 800acec:	bf00      	nop
 800acee:	e7fd      	b.n	800acec <vTaskStartScheduler+0xb4>
}
 800acf0:	bf00      	nop
 800acf2:	3718      	adds	r7, #24
 800acf4:	46bd      	mov	sp, r7
 800acf6:	bd80      	pop	{r7, pc}
 800acf8:	0800fcc8 	.word	0x0800fcc8
 800acfc:	0800b349 	.word	0x0800b349
 800ad00:	200013a8 	.word	0x200013a8
 800ad04:	20000eb0 	.word	0x20000eb0
 800ad08:	20000140 	.word	0x20000140
 800ad0c:	200013a4 	.word	0x200013a4
 800ad10:	20001390 	.word	0x20001390
 800ad14:	20001388 	.word	0x20001388

0800ad18 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800ad18:	b480      	push	{r7}
 800ad1a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800ad1c:	4b04      	ldr	r3, [pc, #16]	@ (800ad30 <vTaskSuspendAll+0x18>)
 800ad1e:	681b      	ldr	r3, [r3, #0]
 800ad20:	3301      	adds	r3, #1
 800ad22:	4a03      	ldr	r2, [pc, #12]	@ (800ad30 <vTaskSuspendAll+0x18>)
 800ad24:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800ad26:	bf00      	nop
 800ad28:	46bd      	mov	sp, r7
 800ad2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad2e:	4770      	bx	lr
 800ad30:	200013ac 	.word	0x200013ac

0800ad34 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800ad34:	b580      	push	{r7, lr}
 800ad36:	b084      	sub	sp, #16
 800ad38:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800ad3a:	2300      	movs	r3, #0
 800ad3c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800ad3e:	2300      	movs	r3, #0
 800ad40:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800ad42:	4b42      	ldr	r3, [pc, #264]	@ (800ae4c <xTaskResumeAll+0x118>)
 800ad44:	681b      	ldr	r3, [r3, #0]
 800ad46:	2b00      	cmp	r3, #0
 800ad48:	d10b      	bne.n	800ad62 <xTaskResumeAll+0x2e>
	__asm volatile
 800ad4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ad4e:	f383 8811 	msr	BASEPRI, r3
 800ad52:	f3bf 8f6f 	isb	sy
 800ad56:	f3bf 8f4f 	dsb	sy
 800ad5a:	603b      	str	r3, [r7, #0]
}
 800ad5c:	bf00      	nop
 800ad5e:	bf00      	nop
 800ad60:	e7fd      	b.n	800ad5e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800ad62:	f001 fb51 	bl	800c408 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800ad66:	4b39      	ldr	r3, [pc, #228]	@ (800ae4c <xTaskResumeAll+0x118>)
 800ad68:	681b      	ldr	r3, [r3, #0]
 800ad6a:	3b01      	subs	r3, #1
 800ad6c:	4a37      	ldr	r2, [pc, #220]	@ (800ae4c <xTaskResumeAll+0x118>)
 800ad6e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ad70:	4b36      	ldr	r3, [pc, #216]	@ (800ae4c <xTaskResumeAll+0x118>)
 800ad72:	681b      	ldr	r3, [r3, #0]
 800ad74:	2b00      	cmp	r3, #0
 800ad76:	d162      	bne.n	800ae3e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800ad78:	4b35      	ldr	r3, [pc, #212]	@ (800ae50 <xTaskResumeAll+0x11c>)
 800ad7a:	681b      	ldr	r3, [r3, #0]
 800ad7c:	2b00      	cmp	r3, #0
 800ad7e:	d05e      	beq.n	800ae3e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800ad80:	e02f      	b.n	800ade2 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800ad82:	4b34      	ldr	r3, [pc, #208]	@ (800ae54 <xTaskResumeAll+0x120>)
 800ad84:	68db      	ldr	r3, [r3, #12]
 800ad86:	68db      	ldr	r3, [r3, #12]
 800ad88:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800ad8a:	68fb      	ldr	r3, [r7, #12]
 800ad8c:	3318      	adds	r3, #24
 800ad8e:	4618      	mov	r0, r3
 800ad90:	f7ff f83a 	bl	8009e08 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800ad94:	68fb      	ldr	r3, [r7, #12]
 800ad96:	3304      	adds	r3, #4
 800ad98:	4618      	mov	r0, r3
 800ad9a:	f7ff f835 	bl	8009e08 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800ad9e:	68fb      	ldr	r3, [r7, #12]
 800ada0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ada2:	4b2d      	ldr	r3, [pc, #180]	@ (800ae58 <xTaskResumeAll+0x124>)
 800ada4:	681b      	ldr	r3, [r3, #0]
 800ada6:	429a      	cmp	r2, r3
 800ada8:	d903      	bls.n	800adb2 <xTaskResumeAll+0x7e>
 800adaa:	68fb      	ldr	r3, [r7, #12]
 800adac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800adae:	4a2a      	ldr	r2, [pc, #168]	@ (800ae58 <xTaskResumeAll+0x124>)
 800adb0:	6013      	str	r3, [r2, #0]
 800adb2:	68fb      	ldr	r3, [r7, #12]
 800adb4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800adb6:	4613      	mov	r3, r2
 800adb8:	009b      	lsls	r3, r3, #2
 800adba:	4413      	add	r3, r2
 800adbc:	009b      	lsls	r3, r3, #2
 800adbe:	4a27      	ldr	r2, [pc, #156]	@ (800ae5c <xTaskResumeAll+0x128>)
 800adc0:	441a      	add	r2, r3
 800adc2:	68fb      	ldr	r3, [r7, #12]
 800adc4:	3304      	adds	r3, #4
 800adc6:	4619      	mov	r1, r3
 800adc8:	4610      	mov	r0, r2
 800adca:	f7fe ffc0 	bl	8009d4e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800adce:	68fb      	ldr	r3, [r7, #12]
 800add0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800add2:	4b23      	ldr	r3, [pc, #140]	@ (800ae60 <xTaskResumeAll+0x12c>)
 800add4:	681b      	ldr	r3, [r3, #0]
 800add6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800add8:	429a      	cmp	r2, r3
 800adda:	d302      	bcc.n	800ade2 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800addc:	4b21      	ldr	r3, [pc, #132]	@ (800ae64 <xTaskResumeAll+0x130>)
 800adde:	2201      	movs	r2, #1
 800ade0:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800ade2:	4b1c      	ldr	r3, [pc, #112]	@ (800ae54 <xTaskResumeAll+0x120>)
 800ade4:	681b      	ldr	r3, [r3, #0]
 800ade6:	2b00      	cmp	r3, #0
 800ade8:	d1cb      	bne.n	800ad82 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800adea:	68fb      	ldr	r3, [r7, #12]
 800adec:	2b00      	cmp	r3, #0
 800adee:	d001      	beq.n	800adf4 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800adf0:	f000 fb66 	bl	800b4c0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800adf4:	4b1c      	ldr	r3, [pc, #112]	@ (800ae68 <xTaskResumeAll+0x134>)
 800adf6:	681b      	ldr	r3, [r3, #0]
 800adf8:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	2b00      	cmp	r3, #0
 800adfe:	d010      	beq.n	800ae22 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800ae00:	f000 f846 	bl	800ae90 <xTaskIncrementTick>
 800ae04:	4603      	mov	r3, r0
 800ae06:	2b00      	cmp	r3, #0
 800ae08:	d002      	beq.n	800ae10 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800ae0a:	4b16      	ldr	r3, [pc, #88]	@ (800ae64 <xTaskResumeAll+0x130>)
 800ae0c:	2201      	movs	r2, #1
 800ae0e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	3b01      	subs	r3, #1
 800ae14:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800ae16:	687b      	ldr	r3, [r7, #4]
 800ae18:	2b00      	cmp	r3, #0
 800ae1a:	d1f1      	bne.n	800ae00 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800ae1c:	4b12      	ldr	r3, [pc, #72]	@ (800ae68 <xTaskResumeAll+0x134>)
 800ae1e:	2200      	movs	r2, #0
 800ae20:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800ae22:	4b10      	ldr	r3, [pc, #64]	@ (800ae64 <xTaskResumeAll+0x130>)
 800ae24:	681b      	ldr	r3, [r3, #0]
 800ae26:	2b00      	cmp	r3, #0
 800ae28:	d009      	beq.n	800ae3e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800ae2a:	2301      	movs	r3, #1
 800ae2c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800ae2e:	4b0f      	ldr	r3, [pc, #60]	@ (800ae6c <xTaskResumeAll+0x138>)
 800ae30:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ae34:	601a      	str	r2, [r3, #0]
 800ae36:	f3bf 8f4f 	dsb	sy
 800ae3a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800ae3e:	f001 fb15 	bl	800c46c <vPortExitCritical>

	return xAlreadyYielded;
 800ae42:	68bb      	ldr	r3, [r7, #8]
}
 800ae44:	4618      	mov	r0, r3
 800ae46:	3710      	adds	r7, #16
 800ae48:	46bd      	mov	sp, r7
 800ae4a:	bd80      	pop	{r7, pc}
 800ae4c:	200013ac 	.word	0x200013ac
 800ae50:	20001384 	.word	0x20001384
 800ae54:	20001344 	.word	0x20001344
 800ae58:	2000138c 	.word	0x2000138c
 800ae5c:	20000eb4 	.word	0x20000eb4
 800ae60:	20000eb0 	.word	0x20000eb0
 800ae64:	20001398 	.word	0x20001398
 800ae68:	20001394 	.word	0x20001394
 800ae6c:	e000ed04 	.word	0xe000ed04

0800ae70 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800ae70:	b480      	push	{r7}
 800ae72:	b083      	sub	sp, #12
 800ae74:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800ae76:	4b05      	ldr	r3, [pc, #20]	@ (800ae8c <xTaskGetTickCount+0x1c>)
 800ae78:	681b      	ldr	r3, [r3, #0]
 800ae7a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800ae7c:	687b      	ldr	r3, [r7, #4]
}
 800ae7e:	4618      	mov	r0, r3
 800ae80:	370c      	adds	r7, #12
 800ae82:	46bd      	mov	sp, r7
 800ae84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae88:	4770      	bx	lr
 800ae8a:	bf00      	nop
 800ae8c:	20001388 	.word	0x20001388

0800ae90 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800ae90:	b580      	push	{r7, lr}
 800ae92:	b086      	sub	sp, #24
 800ae94:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800ae96:	2300      	movs	r3, #0
 800ae98:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800ae9a:	4b4f      	ldr	r3, [pc, #316]	@ (800afd8 <xTaskIncrementTick+0x148>)
 800ae9c:	681b      	ldr	r3, [r3, #0]
 800ae9e:	2b00      	cmp	r3, #0
 800aea0:	f040 8090 	bne.w	800afc4 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800aea4:	4b4d      	ldr	r3, [pc, #308]	@ (800afdc <xTaskIncrementTick+0x14c>)
 800aea6:	681b      	ldr	r3, [r3, #0]
 800aea8:	3301      	adds	r3, #1
 800aeaa:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800aeac:	4a4b      	ldr	r2, [pc, #300]	@ (800afdc <xTaskIncrementTick+0x14c>)
 800aeae:	693b      	ldr	r3, [r7, #16]
 800aeb0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800aeb2:	693b      	ldr	r3, [r7, #16]
 800aeb4:	2b00      	cmp	r3, #0
 800aeb6:	d121      	bne.n	800aefc <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800aeb8:	4b49      	ldr	r3, [pc, #292]	@ (800afe0 <xTaskIncrementTick+0x150>)
 800aeba:	681b      	ldr	r3, [r3, #0]
 800aebc:	681b      	ldr	r3, [r3, #0]
 800aebe:	2b00      	cmp	r3, #0
 800aec0:	d00b      	beq.n	800aeda <xTaskIncrementTick+0x4a>
	__asm volatile
 800aec2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aec6:	f383 8811 	msr	BASEPRI, r3
 800aeca:	f3bf 8f6f 	isb	sy
 800aece:	f3bf 8f4f 	dsb	sy
 800aed2:	603b      	str	r3, [r7, #0]
}
 800aed4:	bf00      	nop
 800aed6:	bf00      	nop
 800aed8:	e7fd      	b.n	800aed6 <xTaskIncrementTick+0x46>
 800aeda:	4b41      	ldr	r3, [pc, #260]	@ (800afe0 <xTaskIncrementTick+0x150>)
 800aedc:	681b      	ldr	r3, [r3, #0]
 800aede:	60fb      	str	r3, [r7, #12]
 800aee0:	4b40      	ldr	r3, [pc, #256]	@ (800afe4 <xTaskIncrementTick+0x154>)
 800aee2:	681b      	ldr	r3, [r3, #0]
 800aee4:	4a3e      	ldr	r2, [pc, #248]	@ (800afe0 <xTaskIncrementTick+0x150>)
 800aee6:	6013      	str	r3, [r2, #0]
 800aee8:	4a3e      	ldr	r2, [pc, #248]	@ (800afe4 <xTaskIncrementTick+0x154>)
 800aeea:	68fb      	ldr	r3, [r7, #12]
 800aeec:	6013      	str	r3, [r2, #0]
 800aeee:	4b3e      	ldr	r3, [pc, #248]	@ (800afe8 <xTaskIncrementTick+0x158>)
 800aef0:	681b      	ldr	r3, [r3, #0]
 800aef2:	3301      	adds	r3, #1
 800aef4:	4a3c      	ldr	r2, [pc, #240]	@ (800afe8 <xTaskIncrementTick+0x158>)
 800aef6:	6013      	str	r3, [r2, #0]
 800aef8:	f000 fae2 	bl	800b4c0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800aefc:	4b3b      	ldr	r3, [pc, #236]	@ (800afec <xTaskIncrementTick+0x15c>)
 800aefe:	681b      	ldr	r3, [r3, #0]
 800af00:	693a      	ldr	r2, [r7, #16]
 800af02:	429a      	cmp	r2, r3
 800af04:	d349      	bcc.n	800af9a <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800af06:	4b36      	ldr	r3, [pc, #216]	@ (800afe0 <xTaskIncrementTick+0x150>)
 800af08:	681b      	ldr	r3, [r3, #0]
 800af0a:	681b      	ldr	r3, [r3, #0]
 800af0c:	2b00      	cmp	r3, #0
 800af0e:	d104      	bne.n	800af1a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800af10:	4b36      	ldr	r3, [pc, #216]	@ (800afec <xTaskIncrementTick+0x15c>)
 800af12:	f04f 32ff 	mov.w	r2, #4294967295
 800af16:	601a      	str	r2, [r3, #0]
					break;
 800af18:	e03f      	b.n	800af9a <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800af1a:	4b31      	ldr	r3, [pc, #196]	@ (800afe0 <xTaskIncrementTick+0x150>)
 800af1c:	681b      	ldr	r3, [r3, #0]
 800af1e:	68db      	ldr	r3, [r3, #12]
 800af20:	68db      	ldr	r3, [r3, #12]
 800af22:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800af24:	68bb      	ldr	r3, [r7, #8]
 800af26:	685b      	ldr	r3, [r3, #4]
 800af28:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800af2a:	693a      	ldr	r2, [r7, #16]
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	429a      	cmp	r2, r3
 800af30:	d203      	bcs.n	800af3a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800af32:	4a2e      	ldr	r2, [pc, #184]	@ (800afec <xTaskIncrementTick+0x15c>)
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800af38:	e02f      	b.n	800af9a <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800af3a:	68bb      	ldr	r3, [r7, #8]
 800af3c:	3304      	adds	r3, #4
 800af3e:	4618      	mov	r0, r3
 800af40:	f7fe ff62 	bl	8009e08 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800af44:	68bb      	ldr	r3, [r7, #8]
 800af46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800af48:	2b00      	cmp	r3, #0
 800af4a:	d004      	beq.n	800af56 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800af4c:	68bb      	ldr	r3, [r7, #8]
 800af4e:	3318      	adds	r3, #24
 800af50:	4618      	mov	r0, r3
 800af52:	f7fe ff59 	bl	8009e08 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800af56:	68bb      	ldr	r3, [r7, #8]
 800af58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800af5a:	4b25      	ldr	r3, [pc, #148]	@ (800aff0 <xTaskIncrementTick+0x160>)
 800af5c:	681b      	ldr	r3, [r3, #0]
 800af5e:	429a      	cmp	r2, r3
 800af60:	d903      	bls.n	800af6a <xTaskIncrementTick+0xda>
 800af62:	68bb      	ldr	r3, [r7, #8]
 800af64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800af66:	4a22      	ldr	r2, [pc, #136]	@ (800aff0 <xTaskIncrementTick+0x160>)
 800af68:	6013      	str	r3, [r2, #0]
 800af6a:	68bb      	ldr	r3, [r7, #8]
 800af6c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800af6e:	4613      	mov	r3, r2
 800af70:	009b      	lsls	r3, r3, #2
 800af72:	4413      	add	r3, r2
 800af74:	009b      	lsls	r3, r3, #2
 800af76:	4a1f      	ldr	r2, [pc, #124]	@ (800aff4 <xTaskIncrementTick+0x164>)
 800af78:	441a      	add	r2, r3
 800af7a:	68bb      	ldr	r3, [r7, #8]
 800af7c:	3304      	adds	r3, #4
 800af7e:	4619      	mov	r1, r3
 800af80:	4610      	mov	r0, r2
 800af82:	f7fe fee4 	bl	8009d4e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800af86:	68bb      	ldr	r3, [r7, #8]
 800af88:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800af8a:	4b1b      	ldr	r3, [pc, #108]	@ (800aff8 <xTaskIncrementTick+0x168>)
 800af8c:	681b      	ldr	r3, [r3, #0]
 800af8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800af90:	429a      	cmp	r2, r3
 800af92:	d3b8      	bcc.n	800af06 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 800af94:	2301      	movs	r3, #1
 800af96:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800af98:	e7b5      	b.n	800af06 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800af9a:	4b17      	ldr	r3, [pc, #92]	@ (800aff8 <xTaskIncrementTick+0x168>)
 800af9c:	681b      	ldr	r3, [r3, #0]
 800af9e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800afa0:	4914      	ldr	r1, [pc, #80]	@ (800aff4 <xTaskIncrementTick+0x164>)
 800afa2:	4613      	mov	r3, r2
 800afa4:	009b      	lsls	r3, r3, #2
 800afa6:	4413      	add	r3, r2
 800afa8:	009b      	lsls	r3, r3, #2
 800afaa:	440b      	add	r3, r1
 800afac:	681b      	ldr	r3, [r3, #0]
 800afae:	2b01      	cmp	r3, #1
 800afb0:	d901      	bls.n	800afb6 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800afb2:	2301      	movs	r3, #1
 800afb4:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 800afb6:	4b11      	ldr	r3, [pc, #68]	@ (800affc <xTaskIncrementTick+0x16c>)
 800afb8:	681b      	ldr	r3, [r3, #0]
 800afba:	2b00      	cmp	r3, #0
 800afbc:	d007      	beq.n	800afce <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800afbe:	2301      	movs	r3, #1
 800afc0:	617b      	str	r3, [r7, #20]
 800afc2:	e004      	b.n	800afce <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 800afc4:	4b0e      	ldr	r3, [pc, #56]	@ (800b000 <xTaskIncrementTick+0x170>)
 800afc6:	681b      	ldr	r3, [r3, #0]
 800afc8:	3301      	adds	r3, #1
 800afca:	4a0d      	ldr	r2, [pc, #52]	@ (800b000 <xTaskIncrementTick+0x170>)
 800afcc:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800afce:	697b      	ldr	r3, [r7, #20]
}
 800afd0:	4618      	mov	r0, r3
 800afd2:	3718      	adds	r7, #24
 800afd4:	46bd      	mov	sp, r7
 800afd6:	bd80      	pop	{r7, pc}
 800afd8:	200013ac 	.word	0x200013ac
 800afdc:	20001388 	.word	0x20001388
 800afe0:	2000133c 	.word	0x2000133c
 800afe4:	20001340 	.word	0x20001340
 800afe8:	2000139c 	.word	0x2000139c
 800afec:	200013a4 	.word	0x200013a4
 800aff0:	2000138c 	.word	0x2000138c
 800aff4:	20000eb4 	.word	0x20000eb4
 800aff8:	20000eb0 	.word	0x20000eb0
 800affc:	20001398 	.word	0x20001398
 800b000:	20001394 	.word	0x20001394

0800b004 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800b004:	b480      	push	{r7}
 800b006:	b085      	sub	sp, #20
 800b008:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800b00a:	4b2b      	ldr	r3, [pc, #172]	@ (800b0b8 <vTaskSwitchContext+0xb4>)
 800b00c:	681b      	ldr	r3, [r3, #0]
 800b00e:	2b00      	cmp	r3, #0
 800b010:	d003      	beq.n	800b01a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800b012:	4b2a      	ldr	r3, [pc, #168]	@ (800b0bc <vTaskSwitchContext+0xb8>)
 800b014:	2201      	movs	r2, #1
 800b016:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800b018:	e047      	b.n	800b0aa <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800b01a:	4b28      	ldr	r3, [pc, #160]	@ (800b0bc <vTaskSwitchContext+0xb8>)
 800b01c:	2200      	movs	r2, #0
 800b01e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b020:	4b27      	ldr	r3, [pc, #156]	@ (800b0c0 <vTaskSwitchContext+0xbc>)
 800b022:	681b      	ldr	r3, [r3, #0]
 800b024:	60fb      	str	r3, [r7, #12]
 800b026:	e011      	b.n	800b04c <vTaskSwitchContext+0x48>
 800b028:	68fb      	ldr	r3, [r7, #12]
 800b02a:	2b00      	cmp	r3, #0
 800b02c:	d10b      	bne.n	800b046 <vTaskSwitchContext+0x42>
	__asm volatile
 800b02e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b032:	f383 8811 	msr	BASEPRI, r3
 800b036:	f3bf 8f6f 	isb	sy
 800b03a:	f3bf 8f4f 	dsb	sy
 800b03e:	607b      	str	r3, [r7, #4]
}
 800b040:	bf00      	nop
 800b042:	bf00      	nop
 800b044:	e7fd      	b.n	800b042 <vTaskSwitchContext+0x3e>
 800b046:	68fb      	ldr	r3, [r7, #12]
 800b048:	3b01      	subs	r3, #1
 800b04a:	60fb      	str	r3, [r7, #12]
 800b04c:	491d      	ldr	r1, [pc, #116]	@ (800b0c4 <vTaskSwitchContext+0xc0>)
 800b04e:	68fa      	ldr	r2, [r7, #12]
 800b050:	4613      	mov	r3, r2
 800b052:	009b      	lsls	r3, r3, #2
 800b054:	4413      	add	r3, r2
 800b056:	009b      	lsls	r3, r3, #2
 800b058:	440b      	add	r3, r1
 800b05a:	681b      	ldr	r3, [r3, #0]
 800b05c:	2b00      	cmp	r3, #0
 800b05e:	d0e3      	beq.n	800b028 <vTaskSwitchContext+0x24>
 800b060:	68fa      	ldr	r2, [r7, #12]
 800b062:	4613      	mov	r3, r2
 800b064:	009b      	lsls	r3, r3, #2
 800b066:	4413      	add	r3, r2
 800b068:	009b      	lsls	r3, r3, #2
 800b06a:	4a16      	ldr	r2, [pc, #88]	@ (800b0c4 <vTaskSwitchContext+0xc0>)
 800b06c:	4413      	add	r3, r2
 800b06e:	60bb      	str	r3, [r7, #8]
 800b070:	68bb      	ldr	r3, [r7, #8]
 800b072:	685b      	ldr	r3, [r3, #4]
 800b074:	685a      	ldr	r2, [r3, #4]
 800b076:	68bb      	ldr	r3, [r7, #8]
 800b078:	605a      	str	r2, [r3, #4]
 800b07a:	68bb      	ldr	r3, [r7, #8]
 800b07c:	685a      	ldr	r2, [r3, #4]
 800b07e:	68bb      	ldr	r3, [r7, #8]
 800b080:	3308      	adds	r3, #8
 800b082:	429a      	cmp	r2, r3
 800b084:	d104      	bne.n	800b090 <vTaskSwitchContext+0x8c>
 800b086:	68bb      	ldr	r3, [r7, #8]
 800b088:	685b      	ldr	r3, [r3, #4]
 800b08a:	685a      	ldr	r2, [r3, #4]
 800b08c:	68bb      	ldr	r3, [r7, #8]
 800b08e:	605a      	str	r2, [r3, #4]
 800b090:	68bb      	ldr	r3, [r7, #8]
 800b092:	685b      	ldr	r3, [r3, #4]
 800b094:	68db      	ldr	r3, [r3, #12]
 800b096:	4a0c      	ldr	r2, [pc, #48]	@ (800b0c8 <vTaskSwitchContext+0xc4>)
 800b098:	6013      	str	r3, [r2, #0]
 800b09a:	4a09      	ldr	r2, [pc, #36]	@ (800b0c0 <vTaskSwitchContext+0xbc>)
 800b09c:	68fb      	ldr	r3, [r7, #12]
 800b09e:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800b0a0:	4b09      	ldr	r3, [pc, #36]	@ (800b0c8 <vTaskSwitchContext+0xc4>)
 800b0a2:	681b      	ldr	r3, [r3, #0]
 800b0a4:	3354      	adds	r3, #84	@ 0x54
 800b0a6:	4a09      	ldr	r2, [pc, #36]	@ (800b0cc <vTaskSwitchContext+0xc8>)
 800b0a8:	6013      	str	r3, [r2, #0]
}
 800b0aa:	bf00      	nop
 800b0ac:	3714      	adds	r7, #20
 800b0ae:	46bd      	mov	sp, r7
 800b0b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0b4:	4770      	bx	lr
 800b0b6:	bf00      	nop
 800b0b8:	200013ac 	.word	0x200013ac
 800b0bc:	20001398 	.word	0x20001398
 800b0c0:	2000138c 	.word	0x2000138c
 800b0c4:	20000eb4 	.word	0x20000eb4
 800b0c8:	20000eb0 	.word	0x20000eb0
 800b0cc:	20000140 	.word	0x20000140

0800b0d0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800b0d0:	b580      	push	{r7, lr}
 800b0d2:	b084      	sub	sp, #16
 800b0d4:	af00      	add	r7, sp, #0
 800b0d6:	6078      	str	r0, [r7, #4]
 800b0d8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800b0da:	687b      	ldr	r3, [r7, #4]
 800b0dc:	2b00      	cmp	r3, #0
 800b0de:	d10b      	bne.n	800b0f8 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800b0e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b0e4:	f383 8811 	msr	BASEPRI, r3
 800b0e8:	f3bf 8f6f 	isb	sy
 800b0ec:	f3bf 8f4f 	dsb	sy
 800b0f0:	60fb      	str	r3, [r7, #12]
}
 800b0f2:	bf00      	nop
 800b0f4:	bf00      	nop
 800b0f6:	e7fd      	b.n	800b0f4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b0f8:	4b07      	ldr	r3, [pc, #28]	@ (800b118 <vTaskPlaceOnEventList+0x48>)
 800b0fa:	681b      	ldr	r3, [r3, #0]
 800b0fc:	3318      	adds	r3, #24
 800b0fe:	4619      	mov	r1, r3
 800b100:	6878      	ldr	r0, [r7, #4]
 800b102:	f7fe fe48 	bl	8009d96 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800b106:	2101      	movs	r1, #1
 800b108:	6838      	ldr	r0, [r7, #0]
 800b10a:	f000 fc9f 	bl	800ba4c <prvAddCurrentTaskToDelayedList>
}
 800b10e:	bf00      	nop
 800b110:	3710      	adds	r7, #16
 800b112:	46bd      	mov	sp, r7
 800b114:	bd80      	pop	{r7, pc}
 800b116:	bf00      	nop
 800b118:	20000eb0 	.word	0x20000eb0

0800b11c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800b11c:	b580      	push	{r7, lr}
 800b11e:	b086      	sub	sp, #24
 800b120:	af00      	add	r7, sp, #0
 800b122:	60f8      	str	r0, [r7, #12]
 800b124:	60b9      	str	r1, [r7, #8]
 800b126:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800b128:	68fb      	ldr	r3, [r7, #12]
 800b12a:	2b00      	cmp	r3, #0
 800b12c:	d10b      	bne.n	800b146 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800b12e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b132:	f383 8811 	msr	BASEPRI, r3
 800b136:	f3bf 8f6f 	isb	sy
 800b13a:	f3bf 8f4f 	dsb	sy
 800b13e:	617b      	str	r3, [r7, #20]
}
 800b140:	bf00      	nop
 800b142:	bf00      	nop
 800b144:	e7fd      	b.n	800b142 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b146:	4b0a      	ldr	r3, [pc, #40]	@ (800b170 <vTaskPlaceOnEventListRestricted+0x54>)
 800b148:	681b      	ldr	r3, [r3, #0]
 800b14a:	3318      	adds	r3, #24
 800b14c:	4619      	mov	r1, r3
 800b14e:	68f8      	ldr	r0, [r7, #12]
 800b150:	f7fe fdfd 	bl	8009d4e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	2b00      	cmp	r3, #0
 800b158:	d002      	beq.n	800b160 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800b15a:	f04f 33ff 	mov.w	r3, #4294967295
 800b15e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800b160:	6879      	ldr	r1, [r7, #4]
 800b162:	68b8      	ldr	r0, [r7, #8]
 800b164:	f000 fc72 	bl	800ba4c <prvAddCurrentTaskToDelayedList>
	}
 800b168:	bf00      	nop
 800b16a:	3718      	adds	r7, #24
 800b16c:	46bd      	mov	sp, r7
 800b16e:	bd80      	pop	{r7, pc}
 800b170:	20000eb0 	.word	0x20000eb0

0800b174 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800b174:	b580      	push	{r7, lr}
 800b176:	b086      	sub	sp, #24
 800b178:	af00      	add	r7, sp, #0
 800b17a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	68db      	ldr	r3, [r3, #12]
 800b180:	68db      	ldr	r3, [r3, #12]
 800b182:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800b184:	693b      	ldr	r3, [r7, #16]
 800b186:	2b00      	cmp	r3, #0
 800b188:	d10b      	bne.n	800b1a2 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800b18a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b18e:	f383 8811 	msr	BASEPRI, r3
 800b192:	f3bf 8f6f 	isb	sy
 800b196:	f3bf 8f4f 	dsb	sy
 800b19a:	60fb      	str	r3, [r7, #12]
}
 800b19c:	bf00      	nop
 800b19e:	bf00      	nop
 800b1a0:	e7fd      	b.n	800b19e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800b1a2:	693b      	ldr	r3, [r7, #16]
 800b1a4:	3318      	adds	r3, #24
 800b1a6:	4618      	mov	r0, r3
 800b1a8:	f7fe fe2e 	bl	8009e08 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b1ac:	4b1d      	ldr	r3, [pc, #116]	@ (800b224 <xTaskRemoveFromEventList+0xb0>)
 800b1ae:	681b      	ldr	r3, [r3, #0]
 800b1b0:	2b00      	cmp	r3, #0
 800b1b2:	d11d      	bne.n	800b1f0 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800b1b4:	693b      	ldr	r3, [r7, #16]
 800b1b6:	3304      	adds	r3, #4
 800b1b8:	4618      	mov	r0, r3
 800b1ba:	f7fe fe25 	bl	8009e08 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800b1be:	693b      	ldr	r3, [r7, #16]
 800b1c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b1c2:	4b19      	ldr	r3, [pc, #100]	@ (800b228 <xTaskRemoveFromEventList+0xb4>)
 800b1c4:	681b      	ldr	r3, [r3, #0]
 800b1c6:	429a      	cmp	r2, r3
 800b1c8:	d903      	bls.n	800b1d2 <xTaskRemoveFromEventList+0x5e>
 800b1ca:	693b      	ldr	r3, [r7, #16]
 800b1cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b1ce:	4a16      	ldr	r2, [pc, #88]	@ (800b228 <xTaskRemoveFromEventList+0xb4>)
 800b1d0:	6013      	str	r3, [r2, #0]
 800b1d2:	693b      	ldr	r3, [r7, #16]
 800b1d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b1d6:	4613      	mov	r3, r2
 800b1d8:	009b      	lsls	r3, r3, #2
 800b1da:	4413      	add	r3, r2
 800b1dc:	009b      	lsls	r3, r3, #2
 800b1de:	4a13      	ldr	r2, [pc, #76]	@ (800b22c <xTaskRemoveFromEventList+0xb8>)
 800b1e0:	441a      	add	r2, r3
 800b1e2:	693b      	ldr	r3, [r7, #16]
 800b1e4:	3304      	adds	r3, #4
 800b1e6:	4619      	mov	r1, r3
 800b1e8:	4610      	mov	r0, r2
 800b1ea:	f7fe fdb0 	bl	8009d4e <vListInsertEnd>
 800b1ee:	e005      	b.n	800b1fc <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800b1f0:	693b      	ldr	r3, [r7, #16]
 800b1f2:	3318      	adds	r3, #24
 800b1f4:	4619      	mov	r1, r3
 800b1f6:	480e      	ldr	r0, [pc, #56]	@ (800b230 <xTaskRemoveFromEventList+0xbc>)
 800b1f8:	f7fe fda9 	bl	8009d4e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b1fc:	693b      	ldr	r3, [r7, #16]
 800b1fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b200:	4b0c      	ldr	r3, [pc, #48]	@ (800b234 <xTaskRemoveFromEventList+0xc0>)
 800b202:	681b      	ldr	r3, [r3, #0]
 800b204:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b206:	429a      	cmp	r2, r3
 800b208:	d905      	bls.n	800b216 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800b20a:	2301      	movs	r3, #1
 800b20c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800b20e:	4b0a      	ldr	r3, [pc, #40]	@ (800b238 <xTaskRemoveFromEventList+0xc4>)
 800b210:	2201      	movs	r2, #1
 800b212:	601a      	str	r2, [r3, #0]
 800b214:	e001      	b.n	800b21a <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800b216:	2300      	movs	r3, #0
 800b218:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800b21a:	697b      	ldr	r3, [r7, #20]
}
 800b21c:	4618      	mov	r0, r3
 800b21e:	3718      	adds	r7, #24
 800b220:	46bd      	mov	sp, r7
 800b222:	bd80      	pop	{r7, pc}
 800b224:	200013ac 	.word	0x200013ac
 800b228:	2000138c 	.word	0x2000138c
 800b22c:	20000eb4 	.word	0x20000eb4
 800b230:	20001344 	.word	0x20001344
 800b234:	20000eb0 	.word	0x20000eb0
 800b238:	20001398 	.word	0x20001398

0800b23c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800b23c:	b480      	push	{r7}
 800b23e:	b083      	sub	sp, #12
 800b240:	af00      	add	r7, sp, #0
 800b242:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800b244:	4b06      	ldr	r3, [pc, #24]	@ (800b260 <vTaskInternalSetTimeOutState+0x24>)
 800b246:	681a      	ldr	r2, [r3, #0]
 800b248:	687b      	ldr	r3, [r7, #4]
 800b24a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800b24c:	4b05      	ldr	r3, [pc, #20]	@ (800b264 <vTaskInternalSetTimeOutState+0x28>)
 800b24e:	681a      	ldr	r2, [r3, #0]
 800b250:	687b      	ldr	r3, [r7, #4]
 800b252:	605a      	str	r2, [r3, #4]
}
 800b254:	bf00      	nop
 800b256:	370c      	adds	r7, #12
 800b258:	46bd      	mov	sp, r7
 800b25a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b25e:	4770      	bx	lr
 800b260:	2000139c 	.word	0x2000139c
 800b264:	20001388 	.word	0x20001388

0800b268 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800b268:	b580      	push	{r7, lr}
 800b26a:	b088      	sub	sp, #32
 800b26c:	af00      	add	r7, sp, #0
 800b26e:	6078      	str	r0, [r7, #4]
 800b270:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800b272:	687b      	ldr	r3, [r7, #4]
 800b274:	2b00      	cmp	r3, #0
 800b276:	d10b      	bne.n	800b290 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 800b278:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b27c:	f383 8811 	msr	BASEPRI, r3
 800b280:	f3bf 8f6f 	isb	sy
 800b284:	f3bf 8f4f 	dsb	sy
 800b288:	613b      	str	r3, [r7, #16]
}
 800b28a:	bf00      	nop
 800b28c:	bf00      	nop
 800b28e:	e7fd      	b.n	800b28c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800b290:	683b      	ldr	r3, [r7, #0]
 800b292:	2b00      	cmp	r3, #0
 800b294:	d10b      	bne.n	800b2ae <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800b296:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b29a:	f383 8811 	msr	BASEPRI, r3
 800b29e:	f3bf 8f6f 	isb	sy
 800b2a2:	f3bf 8f4f 	dsb	sy
 800b2a6:	60fb      	str	r3, [r7, #12]
}
 800b2a8:	bf00      	nop
 800b2aa:	bf00      	nop
 800b2ac:	e7fd      	b.n	800b2aa <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800b2ae:	f001 f8ab 	bl	800c408 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800b2b2:	4b1d      	ldr	r3, [pc, #116]	@ (800b328 <xTaskCheckForTimeOut+0xc0>)
 800b2b4:	681b      	ldr	r3, [r3, #0]
 800b2b6:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800b2b8:	687b      	ldr	r3, [r7, #4]
 800b2ba:	685b      	ldr	r3, [r3, #4]
 800b2bc:	69ba      	ldr	r2, [r7, #24]
 800b2be:	1ad3      	subs	r3, r2, r3
 800b2c0:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800b2c2:	683b      	ldr	r3, [r7, #0]
 800b2c4:	681b      	ldr	r3, [r3, #0]
 800b2c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b2ca:	d102      	bne.n	800b2d2 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800b2cc:	2300      	movs	r3, #0
 800b2ce:	61fb      	str	r3, [r7, #28]
 800b2d0:	e023      	b.n	800b31a <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	681a      	ldr	r2, [r3, #0]
 800b2d6:	4b15      	ldr	r3, [pc, #84]	@ (800b32c <xTaskCheckForTimeOut+0xc4>)
 800b2d8:	681b      	ldr	r3, [r3, #0]
 800b2da:	429a      	cmp	r2, r3
 800b2dc:	d007      	beq.n	800b2ee <xTaskCheckForTimeOut+0x86>
 800b2de:	687b      	ldr	r3, [r7, #4]
 800b2e0:	685b      	ldr	r3, [r3, #4]
 800b2e2:	69ba      	ldr	r2, [r7, #24]
 800b2e4:	429a      	cmp	r2, r3
 800b2e6:	d302      	bcc.n	800b2ee <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800b2e8:	2301      	movs	r3, #1
 800b2ea:	61fb      	str	r3, [r7, #28]
 800b2ec:	e015      	b.n	800b31a <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800b2ee:	683b      	ldr	r3, [r7, #0]
 800b2f0:	681b      	ldr	r3, [r3, #0]
 800b2f2:	697a      	ldr	r2, [r7, #20]
 800b2f4:	429a      	cmp	r2, r3
 800b2f6:	d20b      	bcs.n	800b310 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800b2f8:	683b      	ldr	r3, [r7, #0]
 800b2fa:	681a      	ldr	r2, [r3, #0]
 800b2fc:	697b      	ldr	r3, [r7, #20]
 800b2fe:	1ad2      	subs	r2, r2, r3
 800b300:	683b      	ldr	r3, [r7, #0]
 800b302:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800b304:	6878      	ldr	r0, [r7, #4]
 800b306:	f7ff ff99 	bl	800b23c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800b30a:	2300      	movs	r3, #0
 800b30c:	61fb      	str	r3, [r7, #28]
 800b30e:	e004      	b.n	800b31a <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800b310:	683b      	ldr	r3, [r7, #0]
 800b312:	2200      	movs	r2, #0
 800b314:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800b316:	2301      	movs	r3, #1
 800b318:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800b31a:	f001 f8a7 	bl	800c46c <vPortExitCritical>

	return xReturn;
 800b31e:	69fb      	ldr	r3, [r7, #28]
}
 800b320:	4618      	mov	r0, r3
 800b322:	3720      	adds	r7, #32
 800b324:	46bd      	mov	sp, r7
 800b326:	bd80      	pop	{r7, pc}
 800b328:	20001388 	.word	0x20001388
 800b32c:	2000139c 	.word	0x2000139c

0800b330 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800b330:	b480      	push	{r7}
 800b332:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800b334:	4b03      	ldr	r3, [pc, #12]	@ (800b344 <vTaskMissedYield+0x14>)
 800b336:	2201      	movs	r2, #1
 800b338:	601a      	str	r2, [r3, #0]
}
 800b33a:	bf00      	nop
 800b33c:	46bd      	mov	sp, r7
 800b33e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b342:	4770      	bx	lr
 800b344:	20001398 	.word	0x20001398

0800b348 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800b348:	b580      	push	{r7, lr}
 800b34a:	b082      	sub	sp, #8
 800b34c:	af00      	add	r7, sp, #0
 800b34e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800b350:	f000 f852 	bl	800b3f8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800b354:	4b06      	ldr	r3, [pc, #24]	@ (800b370 <prvIdleTask+0x28>)
 800b356:	681b      	ldr	r3, [r3, #0]
 800b358:	2b01      	cmp	r3, #1
 800b35a:	d9f9      	bls.n	800b350 <prvIdleTask+0x8>
			{
				taskYIELD();
 800b35c:	4b05      	ldr	r3, [pc, #20]	@ (800b374 <prvIdleTask+0x2c>)
 800b35e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b362:	601a      	str	r2, [r3, #0]
 800b364:	f3bf 8f4f 	dsb	sy
 800b368:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800b36c:	e7f0      	b.n	800b350 <prvIdleTask+0x8>
 800b36e:	bf00      	nop
 800b370:	20000eb4 	.word	0x20000eb4
 800b374:	e000ed04 	.word	0xe000ed04

0800b378 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800b378:	b580      	push	{r7, lr}
 800b37a:	b082      	sub	sp, #8
 800b37c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b37e:	2300      	movs	r3, #0
 800b380:	607b      	str	r3, [r7, #4]
 800b382:	e00c      	b.n	800b39e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800b384:	687a      	ldr	r2, [r7, #4]
 800b386:	4613      	mov	r3, r2
 800b388:	009b      	lsls	r3, r3, #2
 800b38a:	4413      	add	r3, r2
 800b38c:	009b      	lsls	r3, r3, #2
 800b38e:	4a12      	ldr	r2, [pc, #72]	@ (800b3d8 <prvInitialiseTaskLists+0x60>)
 800b390:	4413      	add	r3, r2
 800b392:	4618      	mov	r0, r3
 800b394:	f7fe fcae 	bl	8009cf4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b398:	687b      	ldr	r3, [r7, #4]
 800b39a:	3301      	adds	r3, #1
 800b39c:	607b      	str	r3, [r7, #4]
 800b39e:	687b      	ldr	r3, [r7, #4]
 800b3a0:	2b37      	cmp	r3, #55	@ 0x37
 800b3a2:	d9ef      	bls.n	800b384 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800b3a4:	480d      	ldr	r0, [pc, #52]	@ (800b3dc <prvInitialiseTaskLists+0x64>)
 800b3a6:	f7fe fca5 	bl	8009cf4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800b3aa:	480d      	ldr	r0, [pc, #52]	@ (800b3e0 <prvInitialiseTaskLists+0x68>)
 800b3ac:	f7fe fca2 	bl	8009cf4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800b3b0:	480c      	ldr	r0, [pc, #48]	@ (800b3e4 <prvInitialiseTaskLists+0x6c>)
 800b3b2:	f7fe fc9f 	bl	8009cf4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800b3b6:	480c      	ldr	r0, [pc, #48]	@ (800b3e8 <prvInitialiseTaskLists+0x70>)
 800b3b8:	f7fe fc9c 	bl	8009cf4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800b3bc:	480b      	ldr	r0, [pc, #44]	@ (800b3ec <prvInitialiseTaskLists+0x74>)
 800b3be:	f7fe fc99 	bl	8009cf4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800b3c2:	4b0b      	ldr	r3, [pc, #44]	@ (800b3f0 <prvInitialiseTaskLists+0x78>)
 800b3c4:	4a05      	ldr	r2, [pc, #20]	@ (800b3dc <prvInitialiseTaskLists+0x64>)
 800b3c6:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800b3c8:	4b0a      	ldr	r3, [pc, #40]	@ (800b3f4 <prvInitialiseTaskLists+0x7c>)
 800b3ca:	4a05      	ldr	r2, [pc, #20]	@ (800b3e0 <prvInitialiseTaskLists+0x68>)
 800b3cc:	601a      	str	r2, [r3, #0]
}
 800b3ce:	bf00      	nop
 800b3d0:	3708      	adds	r7, #8
 800b3d2:	46bd      	mov	sp, r7
 800b3d4:	bd80      	pop	{r7, pc}
 800b3d6:	bf00      	nop
 800b3d8:	20000eb4 	.word	0x20000eb4
 800b3dc:	20001314 	.word	0x20001314
 800b3e0:	20001328 	.word	0x20001328
 800b3e4:	20001344 	.word	0x20001344
 800b3e8:	20001358 	.word	0x20001358
 800b3ec:	20001370 	.word	0x20001370
 800b3f0:	2000133c 	.word	0x2000133c
 800b3f4:	20001340 	.word	0x20001340

0800b3f8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800b3f8:	b580      	push	{r7, lr}
 800b3fa:	b082      	sub	sp, #8
 800b3fc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b3fe:	e019      	b.n	800b434 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800b400:	f001 f802 	bl	800c408 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b404:	4b10      	ldr	r3, [pc, #64]	@ (800b448 <prvCheckTasksWaitingTermination+0x50>)
 800b406:	68db      	ldr	r3, [r3, #12]
 800b408:	68db      	ldr	r3, [r3, #12]
 800b40a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b40c:	687b      	ldr	r3, [r7, #4]
 800b40e:	3304      	adds	r3, #4
 800b410:	4618      	mov	r0, r3
 800b412:	f7fe fcf9 	bl	8009e08 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800b416:	4b0d      	ldr	r3, [pc, #52]	@ (800b44c <prvCheckTasksWaitingTermination+0x54>)
 800b418:	681b      	ldr	r3, [r3, #0]
 800b41a:	3b01      	subs	r3, #1
 800b41c:	4a0b      	ldr	r2, [pc, #44]	@ (800b44c <prvCheckTasksWaitingTermination+0x54>)
 800b41e:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800b420:	4b0b      	ldr	r3, [pc, #44]	@ (800b450 <prvCheckTasksWaitingTermination+0x58>)
 800b422:	681b      	ldr	r3, [r3, #0]
 800b424:	3b01      	subs	r3, #1
 800b426:	4a0a      	ldr	r2, [pc, #40]	@ (800b450 <prvCheckTasksWaitingTermination+0x58>)
 800b428:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800b42a:	f001 f81f 	bl	800c46c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800b42e:	6878      	ldr	r0, [r7, #4]
 800b430:	f000 f810 	bl	800b454 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b434:	4b06      	ldr	r3, [pc, #24]	@ (800b450 <prvCheckTasksWaitingTermination+0x58>)
 800b436:	681b      	ldr	r3, [r3, #0]
 800b438:	2b00      	cmp	r3, #0
 800b43a:	d1e1      	bne.n	800b400 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800b43c:	bf00      	nop
 800b43e:	bf00      	nop
 800b440:	3708      	adds	r7, #8
 800b442:	46bd      	mov	sp, r7
 800b444:	bd80      	pop	{r7, pc}
 800b446:	bf00      	nop
 800b448:	20001358 	.word	0x20001358
 800b44c:	20001384 	.word	0x20001384
 800b450:	2000136c 	.word	0x2000136c

0800b454 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800b454:	b580      	push	{r7, lr}
 800b456:	b084      	sub	sp, #16
 800b458:	af00      	add	r7, sp, #0
 800b45a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	3354      	adds	r3, #84	@ 0x54
 800b460:	4618      	mov	r0, r3
 800b462:	f002 fa2d 	bl	800d8c0 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800b466:	687b      	ldr	r3, [r7, #4]
 800b468:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800b46c:	2b00      	cmp	r3, #0
 800b46e:	d108      	bne.n	800b482 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800b470:	687b      	ldr	r3, [r7, #4]
 800b472:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b474:	4618      	mov	r0, r3
 800b476:	f001 f9b7 	bl	800c7e8 <vPortFree>
				vPortFree( pxTCB );
 800b47a:	6878      	ldr	r0, [r7, #4]
 800b47c:	f001 f9b4 	bl	800c7e8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800b480:	e019      	b.n	800b4b6 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800b488:	2b01      	cmp	r3, #1
 800b48a:	d103      	bne.n	800b494 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800b48c:	6878      	ldr	r0, [r7, #4]
 800b48e:	f001 f9ab 	bl	800c7e8 <vPortFree>
	}
 800b492:	e010      	b.n	800b4b6 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800b49a:	2b02      	cmp	r3, #2
 800b49c:	d00b      	beq.n	800b4b6 <prvDeleteTCB+0x62>
	__asm volatile
 800b49e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b4a2:	f383 8811 	msr	BASEPRI, r3
 800b4a6:	f3bf 8f6f 	isb	sy
 800b4aa:	f3bf 8f4f 	dsb	sy
 800b4ae:	60fb      	str	r3, [r7, #12]
}
 800b4b0:	bf00      	nop
 800b4b2:	bf00      	nop
 800b4b4:	e7fd      	b.n	800b4b2 <prvDeleteTCB+0x5e>
	}
 800b4b6:	bf00      	nop
 800b4b8:	3710      	adds	r7, #16
 800b4ba:	46bd      	mov	sp, r7
 800b4bc:	bd80      	pop	{r7, pc}
	...

0800b4c0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800b4c0:	b480      	push	{r7}
 800b4c2:	b083      	sub	sp, #12
 800b4c4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b4c6:	4b0c      	ldr	r3, [pc, #48]	@ (800b4f8 <prvResetNextTaskUnblockTime+0x38>)
 800b4c8:	681b      	ldr	r3, [r3, #0]
 800b4ca:	681b      	ldr	r3, [r3, #0]
 800b4cc:	2b00      	cmp	r3, #0
 800b4ce:	d104      	bne.n	800b4da <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800b4d0:	4b0a      	ldr	r3, [pc, #40]	@ (800b4fc <prvResetNextTaskUnblockTime+0x3c>)
 800b4d2:	f04f 32ff 	mov.w	r2, #4294967295
 800b4d6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800b4d8:	e008      	b.n	800b4ec <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800b4da:	4b07      	ldr	r3, [pc, #28]	@ (800b4f8 <prvResetNextTaskUnblockTime+0x38>)
 800b4dc:	681b      	ldr	r3, [r3, #0]
 800b4de:	68db      	ldr	r3, [r3, #12]
 800b4e0:	68db      	ldr	r3, [r3, #12]
 800b4e2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	685b      	ldr	r3, [r3, #4]
 800b4e8:	4a04      	ldr	r2, [pc, #16]	@ (800b4fc <prvResetNextTaskUnblockTime+0x3c>)
 800b4ea:	6013      	str	r3, [r2, #0]
}
 800b4ec:	bf00      	nop
 800b4ee:	370c      	adds	r7, #12
 800b4f0:	46bd      	mov	sp, r7
 800b4f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4f6:	4770      	bx	lr
 800b4f8:	2000133c 	.word	0x2000133c
 800b4fc:	200013a4 	.word	0x200013a4

0800b500 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 800b500:	b480      	push	{r7}
 800b502:	b083      	sub	sp, #12
 800b504:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 800b506:	4b05      	ldr	r3, [pc, #20]	@ (800b51c <xTaskGetCurrentTaskHandle+0x1c>)
 800b508:	681b      	ldr	r3, [r3, #0]
 800b50a:	607b      	str	r3, [r7, #4]

		return xReturn;
 800b50c:	687b      	ldr	r3, [r7, #4]
	}
 800b50e:	4618      	mov	r0, r3
 800b510:	370c      	adds	r7, #12
 800b512:	46bd      	mov	sp, r7
 800b514:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b518:	4770      	bx	lr
 800b51a:	bf00      	nop
 800b51c:	20000eb0 	.word	0x20000eb0

0800b520 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800b520:	b480      	push	{r7}
 800b522:	b083      	sub	sp, #12
 800b524:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800b526:	4b0b      	ldr	r3, [pc, #44]	@ (800b554 <xTaskGetSchedulerState+0x34>)
 800b528:	681b      	ldr	r3, [r3, #0]
 800b52a:	2b00      	cmp	r3, #0
 800b52c:	d102      	bne.n	800b534 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800b52e:	2301      	movs	r3, #1
 800b530:	607b      	str	r3, [r7, #4]
 800b532:	e008      	b.n	800b546 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b534:	4b08      	ldr	r3, [pc, #32]	@ (800b558 <xTaskGetSchedulerState+0x38>)
 800b536:	681b      	ldr	r3, [r3, #0]
 800b538:	2b00      	cmp	r3, #0
 800b53a:	d102      	bne.n	800b542 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800b53c:	2302      	movs	r3, #2
 800b53e:	607b      	str	r3, [r7, #4]
 800b540:	e001      	b.n	800b546 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800b542:	2300      	movs	r3, #0
 800b544:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800b546:	687b      	ldr	r3, [r7, #4]
	}
 800b548:	4618      	mov	r0, r3
 800b54a:	370c      	adds	r7, #12
 800b54c:	46bd      	mov	sp, r7
 800b54e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b552:	4770      	bx	lr
 800b554:	20001390 	.word	0x20001390
 800b558:	200013ac 	.word	0x200013ac

0800b55c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800b55c:	b580      	push	{r7, lr}
 800b55e:	b086      	sub	sp, #24
 800b560:	af00      	add	r7, sp, #0
 800b562:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800b568:	2300      	movs	r3, #0
 800b56a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800b56c:	687b      	ldr	r3, [r7, #4]
 800b56e:	2b00      	cmp	r3, #0
 800b570:	d058      	beq.n	800b624 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800b572:	4b2f      	ldr	r3, [pc, #188]	@ (800b630 <xTaskPriorityDisinherit+0xd4>)
 800b574:	681b      	ldr	r3, [r3, #0]
 800b576:	693a      	ldr	r2, [r7, #16]
 800b578:	429a      	cmp	r2, r3
 800b57a:	d00b      	beq.n	800b594 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800b57c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b580:	f383 8811 	msr	BASEPRI, r3
 800b584:	f3bf 8f6f 	isb	sy
 800b588:	f3bf 8f4f 	dsb	sy
 800b58c:	60fb      	str	r3, [r7, #12]
}
 800b58e:	bf00      	nop
 800b590:	bf00      	nop
 800b592:	e7fd      	b.n	800b590 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800b594:	693b      	ldr	r3, [r7, #16]
 800b596:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b598:	2b00      	cmp	r3, #0
 800b59a:	d10b      	bne.n	800b5b4 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800b59c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b5a0:	f383 8811 	msr	BASEPRI, r3
 800b5a4:	f3bf 8f6f 	isb	sy
 800b5a8:	f3bf 8f4f 	dsb	sy
 800b5ac:	60bb      	str	r3, [r7, #8]
}
 800b5ae:	bf00      	nop
 800b5b0:	bf00      	nop
 800b5b2:	e7fd      	b.n	800b5b0 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 800b5b4:	693b      	ldr	r3, [r7, #16]
 800b5b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b5b8:	1e5a      	subs	r2, r3, #1
 800b5ba:	693b      	ldr	r3, [r7, #16]
 800b5bc:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800b5be:	693b      	ldr	r3, [r7, #16]
 800b5c0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b5c2:	693b      	ldr	r3, [r7, #16]
 800b5c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b5c6:	429a      	cmp	r2, r3
 800b5c8:	d02c      	beq.n	800b624 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800b5ca:	693b      	ldr	r3, [r7, #16]
 800b5cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b5ce:	2b00      	cmp	r3, #0
 800b5d0:	d128      	bne.n	800b624 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b5d2:	693b      	ldr	r3, [r7, #16]
 800b5d4:	3304      	adds	r3, #4
 800b5d6:	4618      	mov	r0, r3
 800b5d8:	f7fe fc16 	bl	8009e08 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800b5dc:	693b      	ldr	r3, [r7, #16]
 800b5de:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b5e0:	693b      	ldr	r3, [r7, #16]
 800b5e2:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800b5e4:	693b      	ldr	r3, [r7, #16]
 800b5e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b5e8:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800b5ec:	693b      	ldr	r3, [r7, #16]
 800b5ee:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800b5f0:	693b      	ldr	r3, [r7, #16]
 800b5f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b5f4:	4b0f      	ldr	r3, [pc, #60]	@ (800b634 <xTaskPriorityDisinherit+0xd8>)
 800b5f6:	681b      	ldr	r3, [r3, #0]
 800b5f8:	429a      	cmp	r2, r3
 800b5fa:	d903      	bls.n	800b604 <xTaskPriorityDisinherit+0xa8>
 800b5fc:	693b      	ldr	r3, [r7, #16]
 800b5fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b600:	4a0c      	ldr	r2, [pc, #48]	@ (800b634 <xTaskPriorityDisinherit+0xd8>)
 800b602:	6013      	str	r3, [r2, #0]
 800b604:	693b      	ldr	r3, [r7, #16]
 800b606:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b608:	4613      	mov	r3, r2
 800b60a:	009b      	lsls	r3, r3, #2
 800b60c:	4413      	add	r3, r2
 800b60e:	009b      	lsls	r3, r3, #2
 800b610:	4a09      	ldr	r2, [pc, #36]	@ (800b638 <xTaskPriorityDisinherit+0xdc>)
 800b612:	441a      	add	r2, r3
 800b614:	693b      	ldr	r3, [r7, #16]
 800b616:	3304      	adds	r3, #4
 800b618:	4619      	mov	r1, r3
 800b61a:	4610      	mov	r0, r2
 800b61c:	f7fe fb97 	bl	8009d4e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800b620:	2301      	movs	r3, #1
 800b622:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800b624:	697b      	ldr	r3, [r7, #20]
	}
 800b626:	4618      	mov	r0, r3
 800b628:	3718      	adds	r7, #24
 800b62a:	46bd      	mov	sp, r7
 800b62c:	bd80      	pop	{r7, pc}
 800b62e:	bf00      	nop
 800b630:	20000eb0 	.word	0x20000eb0
 800b634:	2000138c 	.word	0x2000138c
 800b638:	20000eb4 	.word	0x20000eb4

0800b63c <xTaskNotifyWait>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskNotifyWait( uint32_t ulBitsToClearOnEntry, uint32_t ulBitsToClearOnExit, uint32_t *pulNotificationValue, TickType_t xTicksToWait )
	{
 800b63c:	b580      	push	{r7, lr}
 800b63e:	b086      	sub	sp, #24
 800b640:	af00      	add	r7, sp, #0
 800b642:	60f8      	str	r0, [r7, #12]
 800b644:	60b9      	str	r1, [r7, #8]
 800b646:	607a      	str	r2, [r7, #4]
 800b648:	603b      	str	r3, [r7, #0]
	BaseType_t xReturn;

		taskENTER_CRITICAL();
 800b64a:	f000 fedd 	bl	800c408 <vPortEnterCritical>
		{
			/* Only block if a notification is not already pending. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800b64e:	4b29      	ldr	r3, [pc, #164]	@ (800b6f4 <xTaskNotifyWait+0xb8>)
 800b650:	681b      	ldr	r3, [r3, #0]
 800b652:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 800b656:	b2db      	uxtb	r3, r3
 800b658:	2b02      	cmp	r3, #2
 800b65a:	d01c      	beq.n	800b696 <xTaskNotifyWait+0x5a>
			{
				/* Clear bits in the task's notification value as bits may get
				set	by the notifying task or interrupt.  This can be used to
				clear the value to zero. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnEntry;
 800b65c:	4b25      	ldr	r3, [pc, #148]	@ (800b6f4 <xTaskNotifyWait+0xb8>)
 800b65e:	681b      	ldr	r3, [r3, #0]
 800b660:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 800b664:	68fa      	ldr	r2, [r7, #12]
 800b666:	43d2      	mvns	r2, r2
 800b668:	400a      	ands	r2, r1
 800b66a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 800b66e:	4b21      	ldr	r3, [pc, #132]	@ (800b6f4 <xTaskNotifyWait+0xb8>)
 800b670:	681b      	ldr	r3, [r3, #0]
 800b672:	2201      	movs	r2, #1
 800b674:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

				if( xTicksToWait > ( TickType_t ) 0 )
 800b678:	683b      	ldr	r3, [r7, #0]
 800b67a:	2b00      	cmp	r3, #0
 800b67c:	d00b      	beq.n	800b696 <xTaskNotifyWait+0x5a>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800b67e:	2101      	movs	r1, #1
 800b680:	6838      	ldr	r0, [r7, #0]
 800b682:	f000 f9e3 	bl	800ba4c <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 800b686:	4b1c      	ldr	r3, [pc, #112]	@ (800b6f8 <xTaskNotifyWait+0xbc>)
 800b688:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b68c:	601a      	str	r2, [r3, #0]
 800b68e:	f3bf 8f4f 	dsb	sy
 800b692:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800b696:	f000 fee9 	bl	800c46c <vPortExitCritical>

		taskENTER_CRITICAL();
 800b69a:	f000 feb5 	bl	800c408 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_WAIT();

			if( pulNotificationValue != NULL )
 800b69e:	687b      	ldr	r3, [r7, #4]
 800b6a0:	2b00      	cmp	r3, #0
 800b6a2:	d005      	beq.n	800b6b0 <xTaskNotifyWait+0x74>
			{
				/* Output the current notification value, which may or may not
				have changed. */
				*pulNotificationValue = pxCurrentTCB->ulNotifiedValue;
 800b6a4:	4b13      	ldr	r3, [pc, #76]	@ (800b6f4 <xTaskNotifyWait+0xb8>)
 800b6a6:	681b      	ldr	r3, [r3, #0]
 800b6a8:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 800b6ac:	687b      	ldr	r3, [r7, #4]
 800b6ae:	601a      	str	r2, [r3, #0]

			/* If ucNotifyValue is set then either the task never entered the
			blocked state (because a notification was already pending) or the
			task unblocked because of a notification.  Otherwise the task
			unblocked because of a timeout. */
			if( pxCurrentTCB->ucNotifyState != taskNOTIFICATION_RECEIVED )
 800b6b0:	4b10      	ldr	r3, [pc, #64]	@ (800b6f4 <xTaskNotifyWait+0xb8>)
 800b6b2:	681b      	ldr	r3, [r3, #0]
 800b6b4:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 800b6b8:	b2db      	uxtb	r3, r3
 800b6ba:	2b02      	cmp	r3, #2
 800b6bc:	d002      	beq.n	800b6c4 <xTaskNotifyWait+0x88>
			{
				/* A notification was not received. */
				xReturn = pdFALSE;
 800b6be:	2300      	movs	r3, #0
 800b6c0:	617b      	str	r3, [r7, #20]
 800b6c2:	e00a      	b.n	800b6da <xTaskNotifyWait+0x9e>
			}
			else
			{
				/* A notification was already pending or a notification was
				received while the task was waiting. */
				pxCurrentTCB->ulNotifiedValue &= ~ulBitsToClearOnExit;
 800b6c4:	4b0b      	ldr	r3, [pc, #44]	@ (800b6f4 <xTaskNotifyWait+0xb8>)
 800b6c6:	681b      	ldr	r3, [r3, #0]
 800b6c8:	f8d3 10a0 	ldr.w	r1, [r3, #160]	@ 0xa0
 800b6cc:	68ba      	ldr	r2, [r7, #8]
 800b6ce:	43d2      	mvns	r2, r2
 800b6d0:	400a      	ands	r2, r1
 800b6d2:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
				xReturn = pdTRUE;
 800b6d6:	2301      	movs	r3, #1
 800b6d8:	617b      	str	r3, [r7, #20]
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800b6da:	4b06      	ldr	r3, [pc, #24]	@ (800b6f4 <xTaskNotifyWait+0xb8>)
 800b6dc:	681b      	ldr	r3, [r3, #0]
 800b6de:	2200      	movs	r2, #0
 800b6e0:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
		}
		taskEXIT_CRITICAL();
 800b6e4:	f000 fec2 	bl	800c46c <vPortExitCritical>

		return xReturn;
 800b6e8:	697b      	ldr	r3, [r7, #20]
	}
 800b6ea:	4618      	mov	r0, r3
 800b6ec:	3718      	adds	r7, #24
 800b6ee:	46bd      	mov	sp, r7
 800b6f0:	bd80      	pop	{r7, pc}
 800b6f2:	bf00      	nop
 800b6f4:	20000eb0 	.word	0x20000eb0
 800b6f8:	e000ed04 	.word	0xe000ed04

0800b6fc <xTaskGenericNotify>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue )
	{
 800b6fc:	b580      	push	{r7, lr}
 800b6fe:	b08a      	sub	sp, #40	@ 0x28
 800b700:	af00      	add	r7, sp, #0
 800b702:	60f8      	str	r0, [r7, #12]
 800b704:	60b9      	str	r1, [r7, #8]
 800b706:	603b      	str	r3, [r7, #0]
 800b708:	4613      	mov	r3, r2
 800b70a:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	BaseType_t xReturn = pdPASS;
 800b70c:	2301      	movs	r3, #1
 800b70e:	627b      	str	r3, [r7, #36]	@ 0x24
	uint8_t ucOriginalNotifyState;

		configASSERT( xTaskToNotify );
 800b710:	68fb      	ldr	r3, [r7, #12]
 800b712:	2b00      	cmp	r3, #0
 800b714:	d10b      	bne.n	800b72e <xTaskGenericNotify+0x32>
	__asm volatile
 800b716:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b71a:	f383 8811 	msr	BASEPRI, r3
 800b71e:	f3bf 8f6f 	isb	sy
 800b722:	f3bf 8f4f 	dsb	sy
 800b726:	61bb      	str	r3, [r7, #24]
}
 800b728:	bf00      	nop
 800b72a:	bf00      	nop
 800b72c:	e7fd      	b.n	800b72a <xTaskGenericNotify+0x2e>
		pxTCB = xTaskToNotify;
 800b72e:	68fb      	ldr	r3, [r7, #12]
 800b730:	623b      	str	r3, [r7, #32]

		taskENTER_CRITICAL();
 800b732:	f000 fe69 	bl	800c408 <vPortEnterCritical>
		{
			if( pulPreviousNotificationValue != NULL )
 800b736:	683b      	ldr	r3, [r7, #0]
 800b738:	2b00      	cmp	r3, #0
 800b73a:	d004      	beq.n	800b746 <xTaskGenericNotify+0x4a>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800b73c:	6a3b      	ldr	r3, [r7, #32]
 800b73e:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 800b742:	683b      	ldr	r3, [r7, #0]
 800b744:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800b746:	6a3b      	ldr	r3, [r7, #32]
 800b748:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 800b74c:	77fb      	strb	r3, [r7, #31]

			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800b74e:	6a3b      	ldr	r3, [r7, #32]
 800b750:	2202      	movs	r2, #2
 800b752:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			switch( eAction )
 800b756:	79fb      	ldrb	r3, [r7, #7]
 800b758:	2b04      	cmp	r3, #4
 800b75a:	d82e      	bhi.n	800b7ba <xTaskGenericNotify+0xbe>
 800b75c:	a201      	add	r2, pc, #4	@ (adr r2, 800b764 <xTaskGenericNotify+0x68>)
 800b75e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b762:	bf00      	nop
 800b764:	0800b7df 	.word	0x0800b7df
 800b768:	0800b779 	.word	0x0800b779
 800b76c:	0800b78b 	.word	0x0800b78b
 800b770:	0800b79b 	.word	0x0800b79b
 800b774:	0800b7a5 	.word	0x0800b7a5
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800b778:	6a3b      	ldr	r3, [r7, #32]
 800b77a:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 800b77e:	68bb      	ldr	r3, [r7, #8]
 800b780:	431a      	orrs	r2, r3
 800b782:	6a3b      	ldr	r3, [r7, #32]
 800b784:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 800b788:	e02c      	b.n	800b7e4 <xTaskGenericNotify+0xe8>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800b78a:	6a3b      	ldr	r3, [r7, #32]
 800b78c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800b790:	1c5a      	adds	r2, r3, #1
 800b792:	6a3b      	ldr	r3, [r7, #32]
 800b794:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 800b798:	e024      	b.n	800b7e4 <xTaskGenericNotify+0xe8>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800b79a:	6a3b      	ldr	r3, [r7, #32]
 800b79c:	68ba      	ldr	r2, [r7, #8]
 800b79e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 800b7a2:	e01f      	b.n	800b7e4 <xTaskGenericNotify+0xe8>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800b7a4:	7ffb      	ldrb	r3, [r7, #31]
 800b7a6:	2b02      	cmp	r3, #2
 800b7a8:	d004      	beq.n	800b7b4 <xTaskGenericNotify+0xb8>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800b7aa:	6a3b      	ldr	r3, [r7, #32]
 800b7ac:	68ba      	ldr	r2, [r7, #8]
 800b7ae:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800b7b2:	e017      	b.n	800b7e4 <xTaskGenericNotify+0xe8>
						xReturn = pdFAIL;
 800b7b4:	2300      	movs	r3, #0
 800b7b6:	627b      	str	r3, [r7, #36]	@ 0x24
					break;
 800b7b8:	e014      	b.n	800b7e4 <xTaskGenericNotify+0xe8>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800b7ba:	6a3b      	ldr	r3, [r7, #32]
 800b7bc:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800b7c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b7c4:	d00d      	beq.n	800b7e2 <xTaskGenericNotify+0xe6>
	__asm volatile
 800b7c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b7ca:	f383 8811 	msr	BASEPRI, r3
 800b7ce:	f3bf 8f6f 	isb	sy
 800b7d2:	f3bf 8f4f 	dsb	sy
 800b7d6:	617b      	str	r3, [r7, #20]
}
 800b7d8:	bf00      	nop
 800b7da:	bf00      	nop
 800b7dc:	e7fd      	b.n	800b7da <xTaskGenericNotify+0xde>
					break;
 800b7de:	bf00      	nop
 800b7e0:	e000      	b.n	800b7e4 <xTaskGenericNotify+0xe8>

					break;
 800b7e2:	bf00      	nop

			traceTASK_NOTIFY();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800b7e4:	7ffb      	ldrb	r3, [r7, #31]
 800b7e6:	2b01      	cmp	r3, #1
 800b7e8:	d13b      	bne.n	800b862 <xTaskGenericNotify+0x166>
			{
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b7ea:	6a3b      	ldr	r3, [r7, #32]
 800b7ec:	3304      	adds	r3, #4
 800b7ee:	4618      	mov	r0, r3
 800b7f0:	f7fe fb0a 	bl	8009e08 <uxListRemove>
				prvAddTaskToReadyList( pxTCB );
 800b7f4:	6a3b      	ldr	r3, [r7, #32]
 800b7f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b7f8:	4b1d      	ldr	r3, [pc, #116]	@ (800b870 <xTaskGenericNotify+0x174>)
 800b7fa:	681b      	ldr	r3, [r3, #0]
 800b7fc:	429a      	cmp	r2, r3
 800b7fe:	d903      	bls.n	800b808 <xTaskGenericNotify+0x10c>
 800b800:	6a3b      	ldr	r3, [r7, #32]
 800b802:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b804:	4a1a      	ldr	r2, [pc, #104]	@ (800b870 <xTaskGenericNotify+0x174>)
 800b806:	6013      	str	r3, [r2, #0]
 800b808:	6a3b      	ldr	r3, [r7, #32]
 800b80a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b80c:	4613      	mov	r3, r2
 800b80e:	009b      	lsls	r3, r3, #2
 800b810:	4413      	add	r3, r2
 800b812:	009b      	lsls	r3, r3, #2
 800b814:	4a17      	ldr	r2, [pc, #92]	@ (800b874 <xTaskGenericNotify+0x178>)
 800b816:	441a      	add	r2, r3
 800b818:	6a3b      	ldr	r3, [r7, #32]
 800b81a:	3304      	adds	r3, #4
 800b81c:	4619      	mov	r1, r3
 800b81e:	4610      	mov	r0, r2
 800b820:	f7fe fa95 	bl	8009d4e <vListInsertEnd>

				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800b824:	6a3b      	ldr	r3, [r7, #32]
 800b826:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b828:	2b00      	cmp	r3, #0
 800b82a:	d00b      	beq.n	800b844 <xTaskGenericNotify+0x148>
	__asm volatile
 800b82c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b830:	f383 8811 	msr	BASEPRI, r3
 800b834:	f3bf 8f6f 	isb	sy
 800b838:	f3bf 8f4f 	dsb	sy
 800b83c:	613b      	str	r3, [r7, #16]
}
 800b83e:	bf00      	nop
 800b840:	bf00      	nop
 800b842:	e7fd      	b.n	800b840 <xTaskGenericNotify+0x144>
					earliest possible time. */
					prvResetNextTaskUnblockTime();
				}
				#endif

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b844:	6a3b      	ldr	r3, [r7, #32]
 800b846:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b848:	4b0b      	ldr	r3, [pc, #44]	@ (800b878 <xTaskGenericNotify+0x17c>)
 800b84a:	681b      	ldr	r3, [r3, #0]
 800b84c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b84e:	429a      	cmp	r2, r3
 800b850:	d907      	bls.n	800b862 <xTaskGenericNotify+0x166>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					taskYIELD_IF_USING_PREEMPTION();
 800b852:	4b0a      	ldr	r3, [pc, #40]	@ (800b87c <xTaskGenericNotify+0x180>)
 800b854:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b858:	601a      	str	r2, [r3, #0]
 800b85a:	f3bf 8f4f 	dsb	sy
 800b85e:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 800b862:	f000 fe03 	bl	800c46c <vPortExitCritical>

		return xReturn;
 800b866:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 800b868:	4618      	mov	r0, r3
 800b86a:	3728      	adds	r7, #40	@ 0x28
 800b86c:	46bd      	mov	sp, r7
 800b86e:	bd80      	pop	{r7, pc}
 800b870:	2000138c 	.word	0x2000138c
 800b874:	20000eb4 	.word	0x20000eb4
 800b878:	20000eb0 	.word	0x20000eb0
 800b87c:	e000ed04 	.word	0xe000ed04

0800b880 <xTaskGenericNotifyFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	BaseType_t xTaskGenericNotifyFromISR( TaskHandle_t xTaskToNotify, uint32_t ulValue, eNotifyAction eAction, uint32_t *pulPreviousNotificationValue, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800b880:	b580      	push	{r7, lr}
 800b882:	b08e      	sub	sp, #56	@ 0x38
 800b884:	af00      	add	r7, sp, #0
 800b886:	60f8      	str	r0, [r7, #12]
 800b888:	60b9      	str	r1, [r7, #8]
 800b88a:	603b      	str	r3, [r7, #0]
 800b88c:	4613      	mov	r3, r2
 800b88e:	71fb      	strb	r3, [r7, #7]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	BaseType_t xReturn = pdPASS;
 800b890:	2301      	movs	r3, #1
 800b892:	637b      	str	r3, [r7, #52]	@ 0x34
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 800b894:	68fb      	ldr	r3, [r7, #12]
 800b896:	2b00      	cmp	r3, #0
 800b898:	d10b      	bne.n	800b8b2 <xTaskGenericNotifyFromISR+0x32>
	__asm volatile
 800b89a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b89e:	f383 8811 	msr	BASEPRI, r3
 800b8a2:	f3bf 8f6f 	isb	sy
 800b8a6:	f3bf 8f4f 	dsb	sy
 800b8aa:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800b8ac:	bf00      	nop
 800b8ae:	bf00      	nop
 800b8b0:	e7fd      	b.n	800b8ae <xTaskGenericNotifyFromISR+0x2e>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800b8b2:	f000 fe89 	bl	800c5c8 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 800b8b6:	68fb      	ldr	r3, [r7, #12]
 800b8b8:	633b      	str	r3, [r7, #48]	@ 0x30
	__asm volatile
 800b8ba:	f3ef 8211 	mrs	r2, BASEPRI
 800b8be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b8c2:	f383 8811 	msr	BASEPRI, r3
 800b8c6:	f3bf 8f6f 	isb	sy
 800b8ca:	f3bf 8f4f 	dsb	sy
 800b8ce:	623a      	str	r2, [r7, #32]
 800b8d0:	61fb      	str	r3, [r7, #28]
	return ulOriginalBASEPRI;
 800b8d2:	6a3b      	ldr	r3, [r7, #32]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800b8d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
		{
			if( pulPreviousNotificationValue != NULL )
 800b8d6:	683b      	ldr	r3, [r7, #0]
 800b8d8:	2b00      	cmp	r3, #0
 800b8da:	d004      	beq.n	800b8e6 <xTaskGenericNotifyFromISR+0x66>
			{
				*pulPreviousNotificationValue = pxTCB->ulNotifiedValue;
 800b8dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b8de:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 800b8e2:	683b      	ldr	r3, [r7, #0]
 800b8e4:	601a      	str	r2, [r3, #0]
			}

			ucOriginalNotifyState = pxTCB->ucNotifyState;
 800b8e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b8e8:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 800b8ec:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 800b8f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b8f2:	2202      	movs	r2, #2
 800b8f4:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			switch( eAction )
 800b8f8:	79fb      	ldrb	r3, [r7, #7]
 800b8fa:	2b04      	cmp	r3, #4
 800b8fc:	d82e      	bhi.n	800b95c <xTaskGenericNotifyFromISR+0xdc>
 800b8fe:	a201      	add	r2, pc, #4	@ (adr r2, 800b904 <xTaskGenericNotifyFromISR+0x84>)
 800b900:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b904:	0800b981 	.word	0x0800b981
 800b908:	0800b919 	.word	0x0800b919
 800b90c:	0800b92b 	.word	0x0800b92b
 800b910:	0800b93b 	.word	0x0800b93b
 800b914:	0800b945 	.word	0x0800b945
			{
				case eSetBits	:
					pxTCB->ulNotifiedValue |= ulValue;
 800b918:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b91a:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 800b91e:	68bb      	ldr	r3, [r7, #8]
 800b920:	431a      	orrs	r2, r3
 800b922:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b924:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 800b928:	e02d      	b.n	800b986 <xTaskGenericNotifyFromISR+0x106>

				case eIncrement	:
					( pxTCB->ulNotifiedValue )++;
 800b92a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b92c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800b930:	1c5a      	adds	r2, r3, #1
 800b932:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b934:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 800b938:	e025      	b.n	800b986 <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithOverwrite	:
					pxTCB->ulNotifiedValue = ulValue;
 800b93a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b93c:	68ba      	ldr	r2, [r7, #8]
 800b93e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					break;
 800b942:	e020      	b.n	800b986 <xTaskGenericNotifyFromISR+0x106>

				case eSetValueWithoutOverwrite :
					if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800b944:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800b948:	2b02      	cmp	r3, #2
 800b94a:	d004      	beq.n	800b956 <xTaskGenericNotifyFromISR+0xd6>
					{
						pxTCB->ulNotifiedValue = ulValue;
 800b94c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b94e:	68ba      	ldr	r2, [r7, #8]
 800b950:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
					else
					{
						/* The value could not be written to the task. */
						xReturn = pdFAIL;
					}
					break;
 800b954:	e017      	b.n	800b986 <xTaskGenericNotifyFromISR+0x106>
						xReturn = pdFAIL;
 800b956:	2300      	movs	r3, #0
 800b958:	637b      	str	r3, [r7, #52]	@ 0x34
					break;
 800b95a:	e014      	b.n	800b986 <xTaskGenericNotifyFromISR+0x106>

				default:
					/* Should not get here if all enums are handled.
					Artificially force an assert by testing a value the
					compiler can't assume is const. */
					configASSERT( pxTCB->ulNotifiedValue == ~0UL );
 800b95c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b95e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800b962:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b966:	d00d      	beq.n	800b984 <xTaskGenericNotifyFromISR+0x104>
	__asm volatile
 800b968:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b96c:	f383 8811 	msr	BASEPRI, r3
 800b970:	f3bf 8f6f 	isb	sy
 800b974:	f3bf 8f4f 	dsb	sy
 800b978:	61bb      	str	r3, [r7, #24]
}
 800b97a:	bf00      	nop
 800b97c:	bf00      	nop
 800b97e:	e7fd      	b.n	800b97c <xTaskGenericNotifyFromISR+0xfc>
					break;
 800b980:	bf00      	nop
 800b982:	e000      	b.n	800b986 <xTaskGenericNotifyFromISR+0x106>
					break;
 800b984:	bf00      	nop

			traceTASK_NOTIFY_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800b986:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800b98a:	2b01      	cmp	r3, #1
 800b98c:	d147      	bne.n	800ba1e <xTaskGenericNotifyFromISR+0x19e>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800b98e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b990:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b992:	2b00      	cmp	r3, #0
 800b994:	d00b      	beq.n	800b9ae <xTaskGenericNotifyFromISR+0x12e>
	__asm volatile
 800b996:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b99a:	f383 8811 	msr	BASEPRI, r3
 800b99e:	f3bf 8f6f 	isb	sy
 800b9a2:	f3bf 8f4f 	dsb	sy
 800b9a6:	617b      	str	r3, [r7, #20]
}
 800b9a8:	bf00      	nop
 800b9aa:	bf00      	nop
 800b9ac:	e7fd      	b.n	800b9aa <xTaskGenericNotifyFromISR+0x12a>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800b9ae:	4b21      	ldr	r3, [pc, #132]	@ (800ba34 <xTaskGenericNotifyFromISR+0x1b4>)
 800b9b0:	681b      	ldr	r3, [r3, #0]
 800b9b2:	2b00      	cmp	r3, #0
 800b9b4:	d11d      	bne.n	800b9f2 <xTaskGenericNotifyFromISR+0x172>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b9b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b9b8:	3304      	adds	r3, #4
 800b9ba:	4618      	mov	r0, r3
 800b9bc:	f7fe fa24 	bl	8009e08 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800b9c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b9c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b9c4:	4b1c      	ldr	r3, [pc, #112]	@ (800ba38 <xTaskGenericNotifyFromISR+0x1b8>)
 800b9c6:	681b      	ldr	r3, [r3, #0]
 800b9c8:	429a      	cmp	r2, r3
 800b9ca:	d903      	bls.n	800b9d4 <xTaskGenericNotifyFromISR+0x154>
 800b9cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b9ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b9d0:	4a19      	ldr	r2, [pc, #100]	@ (800ba38 <xTaskGenericNotifyFromISR+0x1b8>)
 800b9d2:	6013      	str	r3, [r2, #0]
 800b9d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b9d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b9d8:	4613      	mov	r3, r2
 800b9da:	009b      	lsls	r3, r3, #2
 800b9dc:	4413      	add	r3, r2
 800b9de:	009b      	lsls	r3, r3, #2
 800b9e0:	4a16      	ldr	r2, [pc, #88]	@ (800ba3c <xTaskGenericNotifyFromISR+0x1bc>)
 800b9e2:	441a      	add	r2, r3
 800b9e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b9e6:	3304      	adds	r3, #4
 800b9e8:	4619      	mov	r1, r3
 800b9ea:	4610      	mov	r0, r2
 800b9ec:	f7fe f9af 	bl	8009d4e <vListInsertEnd>
 800b9f0:	e005      	b.n	800b9fe <xTaskGenericNotifyFromISR+0x17e>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800b9f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b9f4:	3318      	adds	r3, #24
 800b9f6:	4619      	mov	r1, r3
 800b9f8:	4811      	ldr	r0, [pc, #68]	@ (800ba40 <xTaskGenericNotifyFromISR+0x1c0>)
 800b9fa:	f7fe f9a8 	bl	8009d4e <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b9fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ba00:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ba02:	4b10      	ldr	r3, [pc, #64]	@ (800ba44 <xTaskGenericNotifyFromISR+0x1c4>)
 800ba04:	681b      	ldr	r3, [r3, #0]
 800ba06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ba08:	429a      	cmp	r2, r3
 800ba0a:	d908      	bls.n	800ba1e <xTaskGenericNotifyFromISR+0x19e>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 800ba0c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ba0e:	2b00      	cmp	r3, #0
 800ba10:	d002      	beq.n	800ba18 <xTaskGenericNotifyFromISR+0x198>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 800ba12:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ba14:	2201      	movs	r2, #1
 800ba16:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter to an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 800ba18:	4b0b      	ldr	r3, [pc, #44]	@ (800ba48 <xTaskGenericNotifyFromISR+0x1c8>)
 800ba1a:	2201      	movs	r2, #1
 800ba1c:	601a      	str	r2, [r3, #0]
 800ba1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ba20:	613b      	str	r3, [r7, #16]
	__asm volatile
 800ba22:	693b      	ldr	r3, [r7, #16]
 800ba24:	f383 8811 	msr	BASEPRI, r3
}
 800ba28:	bf00      	nop
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xReturn;
 800ba2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
	}
 800ba2c:	4618      	mov	r0, r3
 800ba2e:	3738      	adds	r7, #56	@ 0x38
 800ba30:	46bd      	mov	sp, r7
 800ba32:	bd80      	pop	{r7, pc}
 800ba34:	200013ac 	.word	0x200013ac
 800ba38:	2000138c 	.word	0x2000138c
 800ba3c:	20000eb4 	.word	0x20000eb4
 800ba40:	20001344 	.word	0x20001344
 800ba44:	20000eb0 	.word	0x20000eb0
 800ba48:	20001398 	.word	0x20001398

0800ba4c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800ba4c:	b580      	push	{r7, lr}
 800ba4e:	b084      	sub	sp, #16
 800ba50:	af00      	add	r7, sp, #0
 800ba52:	6078      	str	r0, [r7, #4]
 800ba54:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800ba56:	4b21      	ldr	r3, [pc, #132]	@ (800badc <prvAddCurrentTaskToDelayedList+0x90>)
 800ba58:	681b      	ldr	r3, [r3, #0]
 800ba5a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ba5c:	4b20      	ldr	r3, [pc, #128]	@ (800bae0 <prvAddCurrentTaskToDelayedList+0x94>)
 800ba5e:	681b      	ldr	r3, [r3, #0]
 800ba60:	3304      	adds	r3, #4
 800ba62:	4618      	mov	r0, r3
 800ba64:	f7fe f9d0 	bl	8009e08 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800ba68:	687b      	ldr	r3, [r7, #4]
 800ba6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ba6e:	d10a      	bne.n	800ba86 <prvAddCurrentTaskToDelayedList+0x3a>
 800ba70:	683b      	ldr	r3, [r7, #0]
 800ba72:	2b00      	cmp	r3, #0
 800ba74:	d007      	beq.n	800ba86 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ba76:	4b1a      	ldr	r3, [pc, #104]	@ (800bae0 <prvAddCurrentTaskToDelayedList+0x94>)
 800ba78:	681b      	ldr	r3, [r3, #0]
 800ba7a:	3304      	adds	r3, #4
 800ba7c:	4619      	mov	r1, r3
 800ba7e:	4819      	ldr	r0, [pc, #100]	@ (800bae4 <prvAddCurrentTaskToDelayedList+0x98>)
 800ba80:	f7fe f965 	bl	8009d4e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800ba84:	e026      	b.n	800bad4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800ba86:	68fa      	ldr	r2, [r7, #12]
 800ba88:	687b      	ldr	r3, [r7, #4]
 800ba8a:	4413      	add	r3, r2
 800ba8c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800ba8e:	4b14      	ldr	r3, [pc, #80]	@ (800bae0 <prvAddCurrentTaskToDelayedList+0x94>)
 800ba90:	681b      	ldr	r3, [r3, #0]
 800ba92:	68ba      	ldr	r2, [r7, #8]
 800ba94:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800ba96:	68ba      	ldr	r2, [r7, #8]
 800ba98:	68fb      	ldr	r3, [r7, #12]
 800ba9a:	429a      	cmp	r2, r3
 800ba9c:	d209      	bcs.n	800bab2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800ba9e:	4b12      	ldr	r3, [pc, #72]	@ (800bae8 <prvAddCurrentTaskToDelayedList+0x9c>)
 800baa0:	681a      	ldr	r2, [r3, #0]
 800baa2:	4b0f      	ldr	r3, [pc, #60]	@ (800bae0 <prvAddCurrentTaskToDelayedList+0x94>)
 800baa4:	681b      	ldr	r3, [r3, #0]
 800baa6:	3304      	adds	r3, #4
 800baa8:	4619      	mov	r1, r3
 800baaa:	4610      	mov	r0, r2
 800baac:	f7fe f973 	bl	8009d96 <vListInsert>
}
 800bab0:	e010      	b.n	800bad4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800bab2:	4b0e      	ldr	r3, [pc, #56]	@ (800baec <prvAddCurrentTaskToDelayedList+0xa0>)
 800bab4:	681a      	ldr	r2, [r3, #0]
 800bab6:	4b0a      	ldr	r3, [pc, #40]	@ (800bae0 <prvAddCurrentTaskToDelayedList+0x94>)
 800bab8:	681b      	ldr	r3, [r3, #0]
 800baba:	3304      	adds	r3, #4
 800babc:	4619      	mov	r1, r3
 800babe:	4610      	mov	r0, r2
 800bac0:	f7fe f969 	bl	8009d96 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800bac4:	4b0a      	ldr	r3, [pc, #40]	@ (800baf0 <prvAddCurrentTaskToDelayedList+0xa4>)
 800bac6:	681b      	ldr	r3, [r3, #0]
 800bac8:	68ba      	ldr	r2, [r7, #8]
 800baca:	429a      	cmp	r2, r3
 800bacc:	d202      	bcs.n	800bad4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800bace:	4a08      	ldr	r2, [pc, #32]	@ (800baf0 <prvAddCurrentTaskToDelayedList+0xa4>)
 800bad0:	68bb      	ldr	r3, [r7, #8]
 800bad2:	6013      	str	r3, [r2, #0]
}
 800bad4:	bf00      	nop
 800bad6:	3710      	adds	r7, #16
 800bad8:	46bd      	mov	sp, r7
 800bada:	bd80      	pop	{r7, pc}
 800badc:	20001388 	.word	0x20001388
 800bae0:	20000eb0 	.word	0x20000eb0
 800bae4:	20001370 	.word	0x20001370
 800bae8:	20001340 	.word	0x20001340
 800baec:	2000133c 	.word	0x2000133c
 800baf0:	200013a4 	.word	0x200013a4

0800baf4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800baf4:	b580      	push	{r7, lr}
 800baf6:	b08a      	sub	sp, #40	@ 0x28
 800baf8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800bafa:	2300      	movs	r3, #0
 800bafc:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800bafe:	f000 fb13 	bl	800c128 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800bb02:	4b1d      	ldr	r3, [pc, #116]	@ (800bb78 <xTimerCreateTimerTask+0x84>)
 800bb04:	681b      	ldr	r3, [r3, #0]
 800bb06:	2b00      	cmp	r3, #0
 800bb08:	d021      	beq.n	800bb4e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800bb0a:	2300      	movs	r3, #0
 800bb0c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800bb0e:	2300      	movs	r3, #0
 800bb10:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800bb12:	1d3a      	adds	r2, r7, #4
 800bb14:	f107 0108 	add.w	r1, r7, #8
 800bb18:	f107 030c 	add.w	r3, r7, #12
 800bb1c:	4618      	mov	r0, r3
 800bb1e:	f7fe f8cf 	bl	8009cc0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800bb22:	6879      	ldr	r1, [r7, #4]
 800bb24:	68bb      	ldr	r3, [r7, #8]
 800bb26:	68fa      	ldr	r2, [r7, #12]
 800bb28:	9202      	str	r2, [sp, #8]
 800bb2a:	9301      	str	r3, [sp, #4]
 800bb2c:	2302      	movs	r3, #2
 800bb2e:	9300      	str	r3, [sp, #0]
 800bb30:	2300      	movs	r3, #0
 800bb32:	460a      	mov	r2, r1
 800bb34:	4911      	ldr	r1, [pc, #68]	@ (800bb7c <xTimerCreateTimerTask+0x88>)
 800bb36:	4812      	ldr	r0, [pc, #72]	@ (800bb80 <xTimerCreateTimerTask+0x8c>)
 800bb38:	f7fe fe8a 	bl	800a850 <xTaskCreateStatic>
 800bb3c:	4603      	mov	r3, r0
 800bb3e:	4a11      	ldr	r2, [pc, #68]	@ (800bb84 <xTimerCreateTimerTask+0x90>)
 800bb40:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800bb42:	4b10      	ldr	r3, [pc, #64]	@ (800bb84 <xTimerCreateTimerTask+0x90>)
 800bb44:	681b      	ldr	r3, [r3, #0]
 800bb46:	2b00      	cmp	r3, #0
 800bb48:	d001      	beq.n	800bb4e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800bb4a:	2301      	movs	r3, #1
 800bb4c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800bb4e:	697b      	ldr	r3, [r7, #20]
 800bb50:	2b00      	cmp	r3, #0
 800bb52:	d10b      	bne.n	800bb6c <xTimerCreateTimerTask+0x78>
	__asm volatile
 800bb54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb58:	f383 8811 	msr	BASEPRI, r3
 800bb5c:	f3bf 8f6f 	isb	sy
 800bb60:	f3bf 8f4f 	dsb	sy
 800bb64:	613b      	str	r3, [r7, #16]
}
 800bb66:	bf00      	nop
 800bb68:	bf00      	nop
 800bb6a:	e7fd      	b.n	800bb68 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800bb6c:	697b      	ldr	r3, [r7, #20]
}
 800bb6e:	4618      	mov	r0, r3
 800bb70:	3718      	adds	r7, #24
 800bb72:	46bd      	mov	sp, r7
 800bb74:	bd80      	pop	{r7, pc}
 800bb76:	bf00      	nop
 800bb78:	200013e0 	.word	0x200013e0
 800bb7c:	0800fcd0 	.word	0x0800fcd0
 800bb80:	0800bcc1 	.word	0x0800bcc1
 800bb84:	200013e4 	.word	0x200013e4

0800bb88 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800bb88:	b580      	push	{r7, lr}
 800bb8a:	b08a      	sub	sp, #40	@ 0x28
 800bb8c:	af00      	add	r7, sp, #0
 800bb8e:	60f8      	str	r0, [r7, #12]
 800bb90:	60b9      	str	r1, [r7, #8]
 800bb92:	607a      	str	r2, [r7, #4]
 800bb94:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800bb96:	2300      	movs	r3, #0
 800bb98:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800bb9a:	68fb      	ldr	r3, [r7, #12]
 800bb9c:	2b00      	cmp	r3, #0
 800bb9e:	d10b      	bne.n	800bbb8 <xTimerGenericCommand+0x30>
	__asm volatile
 800bba0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bba4:	f383 8811 	msr	BASEPRI, r3
 800bba8:	f3bf 8f6f 	isb	sy
 800bbac:	f3bf 8f4f 	dsb	sy
 800bbb0:	623b      	str	r3, [r7, #32]
}
 800bbb2:	bf00      	nop
 800bbb4:	bf00      	nop
 800bbb6:	e7fd      	b.n	800bbb4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800bbb8:	4b19      	ldr	r3, [pc, #100]	@ (800bc20 <xTimerGenericCommand+0x98>)
 800bbba:	681b      	ldr	r3, [r3, #0]
 800bbbc:	2b00      	cmp	r3, #0
 800bbbe:	d02a      	beq.n	800bc16 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800bbc0:	68bb      	ldr	r3, [r7, #8]
 800bbc2:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800bbc8:	68fb      	ldr	r3, [r7, #12]
 800bbca:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800bbcc:	68bb      	ldr	r3, [r7, #8]
 800bbce:	2b05      	cmp	r3, #5
 800bbd0:	dc18      	bgt.n	800bc04 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800bbd2:	f7ff fca5 	bl	800b520 <xTaskGetSchedulerState>
 800bbd6:	4603      	mov	r3, r0
 800bbd8:	2b02      	cmp	r3, #2
 800bbda:	d109      	bne.n	800bbf0 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800bbdc:	4b10      	ldr	r3, [pc, #64]	@ (800bc20 <xTimerGenericCommand+0x98>)
 800bbde:	6818      	ldr	r0, [r3, #0]
 800bbe0:	f107 0110 	add.w	r1, r7, #16
 800bbe4:	2300      	movs	r3, #0
 800bbe6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bbe8:	f7fe fa42 	bl	800a070 <xQueueGenericSend>
 800bbec:	6278      	str	r0, [r7, #36]	@ 0x24
 800bbee:	e012      	b.n	800bc16 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800bbf0:	4b0b      	ldr	r3, [pc, #44]	@ (800bc20 <xTimerGenericCommand+0x98>)
 800bbf2:	6818      	ldr	r0, [r3, #0]
 800bbf4:	f107 0110 	add.w	r1, r7, #16
 800bbf8:	2300      	movs	r3, #0
 800bbfa:	2200      	movs	r2, #0
 800bbfc:	f7fe fa38 	bl	800a070 <xQueueGenericSend>
 800bc00:	6278      	str	r0, [r7, #36]	@ 0x24
 800bc02:	e008      	b.n	800bc16 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800bc04:	4b06      	ldr	r3, [pc, #24]	@ (800bc20 <xTimerGenericCommand+0x98>)
 800bc06:	6818      	ldr	r0, [r3, #0]
 800bc08:	f107 0110 	add.w	r1, r7, #16
 800bc0c:	2300      	movs	r3, #0
 800bc0e:	683a      	ldr	r2, [r7, #0]
 800bc10:	f7fe fb30 	bl	800a274 <xQueueGenericSendFromISR>
 800bc14:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800bc16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800bc18:	4618      	mov	r0, r3
 800bc1a:	3728      	adds	r7, #40	@ 0x28
 800bc1c:	46bd      	mov	sp, r7
 800bc1e:	bd80      	pop	{r7, pc}
 800bc20:	200013e0 	.word	0x200013e0

0800bc24 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800bc24:	b580      	push	{r7, lr}
 800bc26:	b088      	sub	sp, #32
 800bc28:	af02      	add	r7, sp, #8
 800bc2a:	6078      	str	r0, [r7, #4]
 800bc2c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800bc2e:	4b23      	ldr	r3, [pc, #140]	@ (800bcbc <prvProcessExpiredTimer+0x98>)
 800bc30:	681b      	ldr	r3, [r3, #0]
 800bc32:	68db      	ldr	r3, [r3, #12]
 800bc34:	68db      	ldr	r3, [r3, #12]
 800bc36:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800bc38:	697b      	ldr	r3, [r7, #20]
 800bc3a:	3304      	adds	r3, #4
 800bc3c:	4618      	mov	r0, r3
 800bc3e:	f7fe f8e3 	bl	8009e08 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800bc42:	697b      	ldr	r3, [r7, #20]
 800bc44:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bc48:	f003 0304 	and.w	r3, r3, #4
 800bc4c:	2b00      	cmp	r3, #0
 800bc4e:	d023      	beq.n	800bc98 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800bc50:	697b      	ldr	r3, [r7, #20]
 800bc52:	699a      	ldr	r2, [r3, #24]
 800bc54:	687b      	ldr	r3, [r7, #4]
 800bc56:	18d1      	adds	r1, r2, r3
 800bc58:	687b      	ldr	r3, [r7, #4]
 800bc5a:	683a      	ldr	r2, [r7, #0]
 800bc5c:	6978      	ldr	r0, [r7, #20]
 800bc5e:	f000 f8d5 	bl	800be0c <prvInsertTimerInActiveList>
 800bc62:	4603      	mov	r3, r0
 800bc64:	2b00      	cmp	r3, #0
 800bc66:	d020      	beq.n	800bcaa <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800bc68:	2300      	movs	r3, #0
 800bc6a:	9300      	str	r3, [sp, #0]
 800bc6c:	2300      	movs	r3, #0
 800bc6e:	687a      	ldr	r2, [r7, #4]
 800bc70:	2100      	movs	r1, #0
 800bc72:	6978      	ldr	r0, [r7, #20]
 800bc74:	f7ff ff88 	bl	800bb88 <xTimerGenericCommand>
 800bc78:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800bc7a:	693b      	ldr	r3, [r7, #16]
 800bc7c:	2b00      	cmp	r3, #0
 800bc7e:	d114      	bne.n	800bcaa <prvProcessExpiredTimer+0x86>
	__asm volatile
 800bc80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bc84:	f383 8811 	msr	BASEPRI, r3
 800bc88:	f3bf 8f6f 	isb	sy
 800bc8c:	f3bf 8f4f 	dsb	sy
 800bc90:	60fb      	str	r3, [r7, #12]
}
 800bc92:	bf00      	nop
 800bc94:	bf00      	nop
 800bc96:	e7fd      	b.n	800bc94 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800bc98:	697b      	ldr	r3, [r7, #20]
 800bc9a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bc9e:	f023 0301 	bic.w	r3, r3, #1
 800bca2:	b2da      	uxtb	r2, r3
 800bca4:	697b      	ldr	r3, [r7, #20]
 800bca6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800bcaa:	697b      	ldr	r3, [r7, #20]
 800bcac:	6a1b      	ldr	r3, [r3, #32]
 800bcae:	6978      	ldr	r0, [r7, #20]
 800bcb0:	4798      	blx	r3
}
 800bcb2:	bf00      	nop
 800bcb4:	3718      	adds	r7, #24
 800bcb6:	46bd      	mov	sp, r7
 800bcb8:	bd80      	pop	{r7, pc}
 800bcba:	bf00      	nop
 800bcbc:	200013d8 	.word	0x200013d8

0800bcc0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800bcc0:	b580      	push	{r7, lr}
 800bcc2:	b084      	sub	sp, #16
 800bcc4:	af00      	add	r7, sp, #0
 800bcc6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800bcc8:	f107 0308 	add.w	r3, r7, #8
 800bccc:	4618      	mov	r0, r3
 800bcce:	f000 f859 	bl	800bd84 <prvGetNextExpireTime>
 800bcd2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800bcd4:	68bb      	ldr	r3, [r7, #8]
 800bcd6:	4619      	mov	r1, r3
 800bcd8:	68f8      	ldr	r0, [r7, #12]
 800bcda:	f000 f805 	bl	800bce8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800bcde:	f000 f8d7 	bl	800be90 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800bce2:	bf00      	nop
 800bce4:	e7f0      	b.n	800bcc8 <prvTimerTask+0x8>
	...

0800bce8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800bce8:	b580      	push	{r7, lr}
 800bcea:	b084      	sub	sp, #16
 800bcec:	af00      	add	r7, sp, #0
 800bcee:	6078      	str	r0, [r7, #4]
 800bcf0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800bcf2:	f7ff f811 	bl	800ad18 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800bcf6:	f107 0308 	add.w	r3, r7, #8
 800bcfa:	4618      	mov	r0, r3
 800bcfc:	f000 f866 	bl	800bdcc <prvSampleTimeNow>
 800bd00:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800bd02:	68bb      	ldr	r3, [r7, #8]
 800bd04:	2b00      	cmp	r3, #0
 800bd06:	d130      	bne.n	800bd6a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800bd08:	683b      	ldr	r3, [r7, #0]
 800bd0a:	2b00      	cmp	r3, #0
 800bd0c:	d10a      	bne.n	800bd24 <prvProcessTimerOrBlockTask+0x3c>
 800bd0e:	687a      	ldr	r2, [r7, #4]
 800bd10:	68fb      	ldr	r3, [r7, #12]
 800bd12:	429a      	cmp	r2, r3
 800bd14:	d806      	bhi.n	800bd24 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800bd16:	f7ff f80d 	bl	800ad34 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800bd1a:	68f9      	ldr	r1, [r7, #12]
 800bd1c:	6878      	ldr	r0, [r7, #4]
 800bd1e:	f7ff ff81 	bl	800bc24 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800bd22:	e024      	b.n	800bd6e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800bd24:	683b      	ldr	r3, [r7, #0]
 800bd26:	2b00      	cmp	r3, #0
 800bd28:	d008      	beq.n	800bd3c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800bd2a:	4b13      	ldr	r3, [pc, #76]	@ (800bd78 <prvProcessTimerOrBlockTask+0x90>)
 800bd2c:	681b      	ldr	r3, [r3, #0]
 800bd2e:	681b      	ldr	r3, [r3, #0]
 800bd30:	2b00      	cmp	r3, #0
 800bd32:	d101      	bne.n	800bd38 <prvProcessTimerOrBlockTask+0x50>
 800bd34:	2301      	movs	r3, #1
 800bd36:	e000      	b.n	800bd3a <prvProcessTimerOrBlockTask+0x52>
 800bd38:	2300      	movs	r3, #0
 800bd3a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800bd3c:	4b0f      	ldr	r3, [pc, #60]	@ (800bd7c <prvProcessTimerOrBlockTask+0x94>)
 800bd3e:	6818      	ldr	r0, [r3, #0]
 800bd40:	687a      	ldr	r2, [r7, #4]
 800bd42:	68fb      	ldr	r3, [r7, #12]
 800bd44:	1ad3      	subs	r3, r2, r3
 800bd46:	683a      	ldr	r2, [r7, #0]
 800bd48:	4619      	mov	r1, r3
 800bd4a:	f7fe fd4d 	bl	800a7e8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800bd4e:	f7fe fff1 	bl	800ad34 <xTaskResumeAll>
 800bd52:	4603      	mov	r3, r0
 800bd54:	2b00      	cmp	r3, #0
 800bd56:	d10a      	bne.n	800bd6e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800bd58:	4b09      	ldr	r3, [pc, #36]	@ (800bd80 <prvProcessTimerOrBlockTask+0x98>)
 800bd5a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bd5e:	601a      	str	r2, [r3, #0]
 800bd60:	f3bf 8f4f 	dsb	sy
 800bd64:	f3bf 8f6f 	isb	sy
}
 800bd68:	e001      	b.n	800bd6e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800bd6a:	f7fe ffe3 	bl	800ad34 <xTaskResumeAll>
}
 800bd6e:	bf00      	nop
 800bd70:	3710      	adds	r7, #16
 800bd72:	46bd      	mov	sp, r7
 800bd74:	bd80      	pop	{r7, pc}
 800bd76:	bf00      	nop
 800bd78:	200013dc 	.word	0x200013dc
 800bd7c:	200013e0 	.word	0x200013e0
 800bd80:	e000ed04 	.word	0xe000ed04

0800bd84 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800bd84:	b480      	push	{r7}
 800bd86:	b085      	sub	sp, #20
 800bd88:	af00      	add	r7, sp, #0
 800bd8a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800bd8c:	4b0e      	ldr	r3, [pc, #56]	@ (800bdc8 <prvGetNextExpireTime+0x44>)
 800bd8e:	681b      	ldr	r3, [r3, #0]
 800bd90:	681b      	ldr	r3, [r3, #0]
 800bd92:	2b00      	cmp	r3, #0
 800bd94:	d101      	bne.n	800bd9a <prvGetNextExpireTime+0x16>
 800bd96:	2201      	movs	r2, #1
 800bd98:	e000      	b.n	800bd9c <prvGetNextExpireTime+0x18>
 800bd9a:	2200      	movs	r2, #0
 800bd9c:	687b      	ldr	r3, [r7, #4]
 800bd9e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800bda0:	687b      	ldr	r3, [r7, #4]
 800bda2:	681b      	ldr	r3, [r3, #0]
 800bda4:	2b00      	cmp	r3, #0
 800bda6:	d105      	bne.n	800bdb4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800bda8:	4b07      	ldr	r3, [pc, #28]	@ (800bdc8 <prvGetNextExpireTime+0x44>)
 800bdaa:	681b      	ldr	r3, [r3, #0]
 800bdac:	68db      	ldr	r3, [r3, #12]
 800bdae:	681b      	ldr	r3, [r3, #0]
 800bdb0:	60fb      	str	r3, [r7, #12]
 800bdb2:	e001      	b.n	800bdb8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800bdb4:	2300      	movs	r3, #0
 800bdb6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800bdb8:	68fb      	ldr	r3, [r7, #12]
}
 800bdba:	4618      	mov	r0, r3
 800bdbc:	3714      	adds	r7, #20
 800bdbe:	46bd      	mov	sp, r7
 800bdc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdc4:	4770      	bx	lr
 800bdc6:	bf00      	nop
 800bdc8:	200013d8 	.word	0x200013d8

0800bdcc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800bdcc:	b580      	push	{r7, lr}
 800bdce:	b084      	sub	sp, #16
 800bdd0:	af00      	add	r7, sp, #0
 800bdd2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800bdd4:	f7ff f84c 	bl	800ae70 <xTaskGetTickCount>
 800bdd8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800bdda:	4b0b      	ldr	r3, [pc, #44]	@ (800be08 <prvSampleTimeNow+0x3c>)
 800bddc:	681b      	ldr	r3, [r3, #0]
 800bdde:	68fa      	ldr	r2, [r7, #12]
 800bde0:	429a      	cmp	r2, r3
 800bde2:	d205      	bcs.n	800bdf0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800bde4:	f000 f93a 	bl	800c05c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800bde8:	687b      	ldr	r3, [r7, #4]
 800bdea:	2201      	movs	r2, #1
 800bdec:	601a      	str	r2, [r3, #0]
 800bdee:	e002      	b.n	800bdf6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800bdf0:	687b      	ldr	r3, [r7, #4]
 800bdf2:	2200      	movs	r2, #0
 800bdf4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800bdf6:	4a04      	ldr	r2, [pc, #16]	@ (800be08 <prvSampleTimeNow+0x3c>)
 800bdf8:	68fb      	ldr	r3, [r7, #12]
 800bdfa:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800bdfc:	68fb      	ldr	r3, [r7, #12]
}
 800bdfe:	4618      	mov	r0, r3
 800be00:	3710      	adds	r7, #16
 800be02:	46bd      	mov	sp, r7
 800be04:	bd80      	pop	{r7, pc}
 800be06:	bf00      	nop
 800be08:	200013e8 	.word	0x200013e8

0800be0c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800be0c:	b580      	push	{r7, lr}
 800be0e:	b086      	sub	sp, #24
 800be10:	af00      	add	r7, sp, #0
 800be12:	60f8      	str	r0, [r7, #12]
 800be14:	60b9      	str	r1, [r7, #8]
 800be16:	607a      	str	r2, [r7, #4]
 800be18:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800be1a:	2300      	movs	r3, #0
 800be1c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800be1e:	68fb      	ldr	r3, [r7, #12]
 800be20:	68ba      	ldr	r2, [r7, #8]
 800be22:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800be24:	68fb      	ldr	r3, [r7, #12]
 800be26:	68fa      	ldr	r2, [r7, #12]
 800be28:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800be2a:	68ba      	ldr	r2, [r7, #8]
 800be2c:	687b      	ldr	r3, [r7, #4]
 800be2e:	429a      	cmp	r2, r3
 800be30:	d812      	bhi.n	800be58 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800be32:	687a      	ldr	r2, [r7, #4]
 800be34:	683b      	ldr	r3, [r7, #0]
 800be36:	1ad2      	subs	r2, r2, r3
 800be38:	68fb      	ldr	r3, [r7, #12]
 800be3a:	699b      	ldr	r3, [r3, #24]
 800be3c:	429a      	cmp	r2, r3
 800be3e:	d302      	bcc.n	800be46 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800be40:	2301      	movs	r3, #1
 800be42:	617b      	str	r3, [r7, #20]
 800be44:	e01b      	b.n	800be7e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800be46:	4b10      	ldr	r3, [pc, #64]	@ (800be88 <prvInsertTimerInActiveList+0x7c>)
 800be48:	681a      	ldr	r2, [r3, #0]
 800be4a:	68fb      	ldr	r3, [r7, #12]
 800be4c:	3304      	adds	r3, #4
 800be4e:	4619      	mov	r1, r3
 800be50:	4610      	mov	r0, r2
 800be52:	f7fd ffa0 	bl	8009d96 <vListInsert>
 800be56:	e012      	b.n	800be7e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800be58:	687a      	ldr	r2, [r7, #4]
 800be5a:	683b      	ldr	r3, [r7, #0]
 800be5c:	429a      	cmp	r2, r3
 800be5e:	d206      	bcs.n	800be6e <prvInsertTimerInActiveList+0x62>
 800be60:	68ba      	ldr	r2, [r7, #8]
 800be62:	683b      	ldr	r3, [r7, #0]
 800be64:	429a      	cmp	r2, r3
 800be66:	d302      	bcc.n	800be6e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800be68:	2301      	movs	r3, #1
 800be6a:	617b      	str	r3, [r7, #20]
 800be6c:	e007      	b.n	800be7e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800be6e:	4b07      	ldr	r3, [pc, #28]	@ (800be8c <prvInsertTimerInActiveList+0x80>)
 800be70:	681a      	ldr	r2, [r3, #0]
 800be72:	68fb      	ldr	r3, [r7, #12]
 800be74:	3304      	adds	r3, #4
 800be76:	4619      	mov	r1, r3
 800be78:	4610      	mov	r0, r2
 800be7a:	f7fd ff8c 	bl	8009d96 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800be7e:	697b      	ldr	r3, [r7, #20]
}
 800be80:	4618      	mov	r0, r3
 800be82:	3718      	adds	r7, #24
 800be84:	46bd      	mov	sp, r7
 800be86:	bd80      	pop	{r7, pc}
 800be88:	200013dc 	.word	0x200013dc
 800be8c:	200013d8 	.word	0x200013d8

0800be90 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800be90:	b580      	push	{r7, lr}
 800be92:	b08e      	sub	sp, #56	@ 0x38
 800be94:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800be96:	e0ce      	b.n	800c036 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800be98:	687b      	ldr	r3, [r7, #4]
 800be9a:	2b00      	cmp	r3, #0
 800be9c:	da19      	bge.n	800bed2 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800be9e:	1d3b      	adds	r3, r7, #4
 800bea0:	3304      	adds	r3, #4
 800bea2:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800bea4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bea6:	2b00      	cmp	r3, #0
 800bea8:	d10b      	bne.n	800bec2 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800beaa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800beae:	f383 8811 	msr	BASEPRI, r3
 800beb2:	f3bf 8f6f 	isb	sy
 800beb6:	f3bf 8f4f 	dsb	sy
 800beba:	61fb      	str	r3, [r7, #28]
}
 800bebc:	bf00      	nop
 800bebe:	bf00      	nop
 800bec0:	e7fd      	b.n	800bebe <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800bec2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bec4:	681b      	ldr	r3, [r3, #0]
 800bec6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bec8:	6850      	ldr	r0, [r2, #4]
 800beca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800becc:	6892      	ldr	r2, [r2, #8]
 800bece:	4611      	mov	r1, r2
 800bed0:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800bed2:	687b      	ldr	r3, [r7, #4]
 800bed4:	2b00      	cmp	r3, #0
 800bed6:	f2c0 80ae 	blt.w	800c036 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800beda:	68fb      	ldr	r3, [r7, #12]
 800bedc:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800bede:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bee0:	695b      	ldr	r3, [r3, #20]
 800bee2:	2b00      	cmp	r3, #0
 800bee4:	d004      	beq.n	800bef0 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800bee6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bee8:	3304      	adds	r3, #4
 800beea:	4618      	mov	r0, r3
 800beec:	f7fd ff8c 	bl	8009e08 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800bef0:	463b      	mov	r3, r7
 800bef2:	4618      	mov	r0, r3
 800bef4:	f7ff ff6a 	bl	800bdcc <prvSampleTimeNow>
 800bef8:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800befa:	687b      	ldr	r3, [r7, #4]
 800befc:	2b09      	cmp	r3, #9
 800befe:	f200 8097 	bhi.w	800c030 <prvProcessReceivedCommands+0x1a0>
 800bf02:	a201      	add	r2, pc, #4	@ (adr r2, 800bf08 <prvProcessReceivedCommands+0x78>)
 800bf04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bf08:	0800bf31 	.word	0x0800bf31
 800bf0c:	0800bf31 	.word	0x0800bf31
 800bf10:	0800bf31 	.word	0x0800bf31
 800bf14:	0800bfa7 	.word	0x0800bfa7
 800bf18:	0800bfbb 	.word	0x0800bfbb
 800bf1c:	0800c007 	.word	0x0800c007
 800bf20:	0800bf31 	.word	0x0800bf31
 800bf24:	0800bf31 	.word	0x0800bf31
 800bf28:	0800bfa7 	.word	0x0800bfa7
 800bf2c:	0800bfbb 	.word	0x0800bfbb
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800bf30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf32:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bf36:	f043 0301 	orr.w	r3, r3, #1
 800bf3a:	b2da      	uxtb	r2, r3
 800bf3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf3e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800bf42:	68ba      	ldr	r2, [r7, #8]
 800bf44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf46:	699b      	ldr	r3, [r3, #24]
 800bf48:	18d1      	adds	r1, r2, r3
 800bf4a:	68bb      	ldr	r3, [r7, #8]
 800bf4c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bf4e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bf50:	f7ff ff5c 	bl	800be0c <prvInsertTimerInActiveList>
 800bf54:	4603      	mov	r3, r0
 800bf56:	2b00      	cmp	r3, #0
 800bf58:	d06c      	beq.n	800c034 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800bf5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf5c:	6a1b      	ldr	r3, [r3, #32]
 800bf5e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bf60:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800bf62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf64:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bf68:	f003 0304 	and.w	r3, r3, #4
 800bf6c:	2b00      	cmp	r3, #0
 800bf6e:	d061      	beq.n	800c034 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800bf70:	68ba      	ldr	r2, [r7, #8]
 800bf72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bf74:	699b      	ldr	r3, [r3, #24]
 800bf76:	441a      	add	r2, r3
 800bf78:	2300      	movs	r3, #0
 800bf7a:	9300      	str	r3, [sp, #0]
 800bf7c:	2300      	movs	r3, #0
 800bf7e:	2100      	movs	r1, #0
 800bf80:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bf82:	f7ff fe01 	bl	800bb88 <xTimerGenericCommand>
 800bf86:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800bf88:	6a3b      	ldr	r3, [r7, #32]
 800bf8a:	2b00      	cmp	r3, #0
 800bf8c:	d152      	bne.n	800c034 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800bf8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf92:	f383 8811 	msr	BASEPRI, r3
 800bf96:	f3bf 8f6f 	isb	sy
 800bf9a:	f3bf 8f4f 	dsb	sy
 800bf9e:	61bb      	str	r3, [r7, #24]
}
 800bfa0:	bf00      	nop
 800bfa2:	bf00      	nop
 800bfa4:	e7fd      	b.n	800bfa2 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800bfa6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bfa8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bfac:	f023 0301 	bic.w	r3, r3, #1
 800bfb0:	b2da      	uxtb	r2, r3
 800bfb2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bfb4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800bfb8:	e03d      	b.n	800c036 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800bfba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bfbc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800bfc0:	f043 0301 	orr.w	r3, r3, #1
 800bfc4:	b2da      	uxtb	r2, r3
 800bfc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bfc8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800bfcc:	68ba      	ldr	r2, [r7, #8]
 800bfce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bfd0:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800bfd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bfd4:	699b      	ldr	r3, [r3, #24]
 800bfd6:	2b00      	cmp	r3, #0
 800bfd8:	d10b      	bne.n	800bff2 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800bfda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bfde:	f383 8811 	msr	BASEPRI, r3
 800bfe2:	f3bf 8f6f 	isb	sy
 800bfe6:	f3bf 8f4f 	dsb	sy
 800bfea:	617b      	str	r3, [r7, #20]
}
 800bfec:	bf00      	nop
 800bfee:	bf00      	nop
 800bff0:	e7fd      	b.n	800bfee <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800bff2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bff4:	699a      	ldr	r2, [r3, #24]
 800bff6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bff8:	18d1      	adds	r1, r2, r3
 800bffa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bffc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800bffe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c000:	f7ff ff04 	bl	800be0c <prvInsertTimerInActiveList>
					break;
 800c004:	e017      	b.n	800c036 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800c006:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c008:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c00c:	f003 0302 	and.w	r3, r3, #2
 800c010:	2b00      	cmp	r3, #0
 800c012:	d103      	bne.n	800c01c <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800c014:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800c016:	f000 fbe7 	bl	800c7e8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800c01a:	e00c      	b.n	800c036 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800c01c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c01e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c022:	f023 0301 	bic.w	r3, r3, #1
 800c026:	b2da      	uxtb	r2, r3
 800c028:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c02a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800c02e:	e002      	b.n	800c036 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800c030:	bf00      	nop
 800c032:	e000      	b.n	800c036 <prvProcessReceivedCommands+0x1a6>
					break;
 800c034:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800c036:	4b08      	ldr	r3, [pc, #32]	@ (800c058 <prvProcessReceivedCommands+0x1c8>)
 800c038:	681b      	ldr	r3, [r3, #0]
 800c03a:	1d39      	adds	r1, r7, #4
 800c03c:	2200      	movs	r2, #0
 800c03e:	4618      	mov	r0, r3
 800c040:	f7fe f9b6 	bl	800a3b0 <xQueueReceive>
 800c044:	4603      	mov	r3, r0
 800c046:	2b00      	cmp	r3, #0
 800c048:	f47f af26 	bne.w	800be98 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800c04c:	bf00      	nop
 800c04e:	bf00      	nop
 800c050:	3730      	adds	r7, #48	@ 0x30
 800c052:	46bd      	mov	sp, r7
 800c054:	bd80      	pop	{r7, pc}
 800c056:	bf00      	nop
 800c058:	200013e0 	.word	0x200013e0

0800c05c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800c05c:	b580      	push	{r7, lr}
 800c05e:	b088      	sub	sp, #32
 800c060:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800c062:	e049      	b.n	800c0f8 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c064:	4b2e      	ldr	r3, [pc, #184]	@ (800c120 <prvSwitchTimerLists+0xc4>)
 800c066:	681b      	ldr	r3, [r3, #0]
 800c068:	68db      	ldr	r3, [r3, #12]
 800c06a:	681b      	ldr	r3, [r3, #0]
 800c06c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800c06e:	4b2c      	ldr	r3, [pc, #176]	@ (800c120 <prvSwitchTimerLists+0xc4>)
 800c070:	681b      	ldr	r3, [r3, #0]
 800c072:	68db      	ldr	r3, [r3, #12]
 800c074:	68db      	ldr	r3, [r3, #12]
 800c076:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c078:	68fb      	ldr	r3, [r7, #12]
 800c07a:	3304      	adds	r3, #4
 800c07c:	4618      	mov	r0, r3
 800c07e:	f7fd fec3 	bl	8009e08 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c082:	68fb      	ldr	r3, [r7, #12]
 800c084:	6a1b      	ldr	r3, [r3, #32]
 800c086:	68f8      	ldr	r0, [r7, #12]
 800c088:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800c08a:	68fb      	ldr	r3, [r7, #12]
 800c08c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c090:	f003 0304 	and.w	r3, r3, #4
 800c094:	2b00      	cmp	r3, #0
 800c096:	d02f      	beq.n	800c0f8 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800c098:	68fb      	ldr	r3, [r7, #12]
 800c09a:	699b      	ldr	r3, [r3, #24]
 800c09c:	693a      	ldr	r2, [r7, #16]
 800c09e:	4413      	add	r3, r2
 800c0a0:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800c0a2:	68ba      	ldr	r2, [r7, #8]
 800c0a4:	693b      	ldr	r3, [r7, #16]
 800c0a6:	429a      	cmp	r2, r3
 800c0a8:	d90e      	bls.n	800c0c8 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800c0aa:	68fb      	ldr	r3, [r7, #12]
 800c0ac:	68ba      	ldr	r2, [r7, #8]
 800c0ae:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800c0b0:	68fb      	ldr	r3, [r7, #12]
 800c0b2:	68fa      	ldr	r2, [r7, #12]
 800c0b4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800c0b6:	4b1a      	ldr	r3, [pc, #104]	@ (800c120 <prvSwitchTimerLists+0xc4>)
 800c0b8:	681a      	ldr	r2, [r3, #0]
 800c0ba:	68fb      	ldr	r3, [r7, #12]
 800c0bc:	3304      	adds	r3, #4
 800c0be:	4619      	mov	r1, r3
 800c0c0:	4610      	mov	r0, r2
 800c0c2:	f7fd fe68 	bl	8009d96 <vListInsert>
 800c0c6:	e017      	b.n	800c0f8 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800c0c8:	2300      	movs	r3, #0
 800c0ca:	9300      	str	r3, [sp, #0]
 800c0cc:	2300      	movs	r3, #0
 800c0ce:	693a      	ldr	r2, [r7, #16]
 800c0d0:	2100      	movs	r1, #0
 800c0d2:	68f8      	ldr	r0, [r7, #12]
 800c0d4:	f7ff fd58 	bl	800bb88 <xTimerGenericCommand>
 800c0d8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800c0da:	687b      	ldr	r3, [r7, #4]
 800c0dc:	2b00      	cmp	r3, #0
 800c0de:	d10b      	bne.n	800c0f8 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800c0e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c0e4:	f383 8811 	msr	BASEPRI, r3
 800c0e8:	f3bf 8f6f 	isb	sy
 800c0ec:	f3bf 8f4f 	dsb	sy
 800c0f0:	603b      	str	r3, [r7, #0]
}
 800c0f2:	bf00      	nop
 800c0f4:	bf00      	nop
 800c0f6:	e7fd      	b.n	800c0f4 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800c0f8:	4b09      	ldr	r3, [pc, #36]	@ (800c120 <prvSwitchTimerLists+0xc4>)
 800c0fa:	681b      	ldr	r3, [r3, #0]
 800c0fc:	681b      	ldr	r3, [r3, #0]
 800c0fe:	2b00      	cmp	r3, #0
 800c100:	d1b0      	bne.n	800c064 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800c102:	4b07      	ldr	r3, [pc, #28]	@ (800c120 <prvSwitchTimerLists+0xc4>)
 800c104:	681b      	ldr	r3, [r3, #0]
 800c106:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800c108:	4b06      	ldr	r3, [pc, #24]	@ (800c124 <prvSwitchTimerLists+0xc8>)
 800c10a:	681b      	ldr	r3, [r3, #0]
 800c10c:	4a04      	ldr	r2, [pc, #16]	@ (800c120 <prvSwitchTimerLists+0xc4>)
 800c10e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800c110:	4a04      	ldr	r2, [pc, #16]	@ (800c124 <prvSwitchTimerLists+0xc8>)
 800c112:	697b      	ldr	r3, [r7, #20]
 800c114:	6013      	str	r3, [r2, #0]
}
 800c116:	bf00      	nop
 800c118:	3718      	adds	r7, #24
 800c11a:	46bd      	mov	sp, r7
 800c11c:	bd80      	pop	{r7, pc}
 800c11e:	bf00      	nop
 800c120:	200013d8 	.word	0x200013d8
 800c124:	200013dc 	.word	0x200013dc

0800c128 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800c128:	b580      	push	{r7, lr}
 800c12a:	b082      	sub	sp, #8
 800c12c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800c12e:	f000 f96b 	bl	800c408 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800c132:	4b15      	ldr	r3, [pc, #84]	@ (800c188 <prvCheckForValidListAndQueue+0x60>)
 800c134:	681b      	ldr	r3, [r3, #0]
 800c136:	2b00      	cmp	r3, #0
 800c138:	d120      	bne.n	800c17c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800c13a:	4814      	ldr	r0, [pc, #80]	@ (800c18c <prvCheckForValidListAndQueue+0x64>)
 800c13c:	f7fd fdda 	bl	8009cf4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800c140:	4813      	ldr	r0, [pc, #76]	@ (800c190 <prvCheckForValidListAndQueue+0x68>)
 800c142:	f7fd fdd7 	bl	8009cf4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800c146:	4b13      	ldr	r3, [pc, #76]	@ (800c194 <prvCheckForValidListAndQueue+0x6c>)
 800c148:	4a10      	ldr	r2, [pc, #64]	@ (800c18c <prvCheckForValidListAndQueue+0x64>)
 800c14a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800c14c:	4b12      	ldr	r3, [pc, #72]	@ (800c198 <prvCheckForValidListAndQueue+0x70>)
 800c14e:	4a10      	ldr	r2, [pc, #64]	@ (800c190 <prvCheckForValidListAndQueue+0x68>)
 800c150:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800c152:	2300      	movs	r3, #0
 800c154:	9300      	str	r3, [sp, #0]
 800c156:	4b11      	ldr	r3, [pc, #68]	@ (800c19c <prvCheckForValidListAndQueue+0x74>)
 800c158:	4a11      	ldr	r2, [pc, #68]	@ (800c1a0 <prvCheckForValidListAndQueue+0x78>)
 800c15a:	2110      	movs	r1, #16
 800c15c:	200a      	movs	r0, #10
 800c15e:	f7fd fee7 	bl	8009f30 <xQueueGenericCreateStatic>
 800c162:	4603      	mov	r3, r0
 800c164:	4a08      	ldr	r2, [pc, #32]	@ (800c188 <prvCheckForValidListAndQueue+0x60>)
 800c166:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800c168:	4b07      	ldr	r3, [pc, #28]	@ (800c188 <prvCheckForValidListAndQueue+0x60>)
 800c16a:	681b      	ldr	r3, [r3, #0]
 800c16c:	2b00      	cmp	r3, #0
 800c16e:	d005      	beq.n	800c17c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800c170:	4b05      	ldr	r3, [pc, #20]	@ (800c188 <prvCheckForValidListAndQueue+0x60>)
 800c172:	681b      	ldr	r3, [r3, #0]
 800c174:	490b      	ldr	r1, [pc, #44]	@ (800c1a4 <prvCheckForValidListAndQueue+0x7c>)
 800c176:	4618      	mov	r0, r3
 800c178:	f7fe fb0c 	bl	800a794 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800c17c:	f000 f976 	bl	800c46c <vPortExitCritical>
}
 800c180:	bf00      	nop
 800c182:	46bd      	mov	sp, r7
 800c184:	bd80      	pop	{r7, pc}
 800c186:	bf00      	nop
 800c188:	200013e0 	.word	0x200013e0
 800c18c:	200013b0 	.word	0x200013b0
 800c190:	200013c4 	.word	0x200013c4
 800c194:	200013d8 	.word	0x200013d8
 800c198:	200013dc 	.word	0x200013dc
 800c19c:	2000148c 	.word	0x2000148c
 800c1a0:	200013ec 	.word	0x200013ec
 800c1a4:	0800fcd8 	.word	0x0800fcd8

0800c1a8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800c1a8:	b480      	push	{r7}
 800c1aa:	b085      	sub	sp, #20
 800c1ac:	af00      	add	r7, sp, #0
 800c1ae:	60f8      	str	r0, [r7, #12]
 800c1b0:	60b9      	str	r1, [r7, #8]
 800c1b2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800c1b4:	68fb      	ldr	r3, [r7, #12]
 800c1b6:	3b04      	subs	r3, #4
 800c1b8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800c1ba:	68fb      	ldr	r3, [r7, #12]
 800c1bc:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800c1c0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c1c2:	68fb      	ldr	r3, [r7, #12]
 800c1c4:	3b04      	subs	r3, #4
 800c1c6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800c1c8:	68bb      	ldr	r3, [r7, #8]
 800c1ca:	f023 0201 	bic.w	r2, r3, #1
 800c1ce:	68fb      	ldr	r3, [r7, #12]
 800c1d0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800c1d2:	68fb      	ldr	r3, [r7, #12]
 800c1d4:	3b04      	subs	r3, #4
 800c1d6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800c1d8:	4a0c      	ldr	r2, [pc, #48]	@ (800c20c <pxPortInitialiseStack+0x64>)
 800c1da:	68fb      	ldr	r3, [r7, #12]
 800c1dc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800c1de:	68fb      	ldr	r3, [r7, #12]
 800c1e0:	3b14      	subs	r3, #20
 800c1e2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800c1e4:	687a      	ldr	r2, [r7, #4]
 800c1e6:	68fb      	ldr	r3, [r7, #12]
 800c1e8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800c1ea:	68fb      	ldr	r3, [r7, #12]
 800c1ec:	3b04      	subs	r3, #4
 800c1ee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800c1f0:	68fb      	ldr	r3, [r7, #12]
 800c1f2:	f06f 0202 	mvn.w	r2, #2
 800c1f6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800c1f8:	68fb      	ldr	r3, [r7, #12]
 800c1fa:	3b20      	subs	r3, #32
 800c1fc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800c1fe:	68fb      	ldr	r3, [r7, #12]
}
 800c200:	4618      	mov	r0, r3
 800c202:	3714      	adds	r7, #20
 800c204:	46bd      	mov	sp, r7
 800c206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c20a:	4770      	bx	lr
 800c20c:	0800c211 	.word	0x0800c211

0800c210 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800c210:	b480      	push	{r7}
 800c212:	b085      	sub	sp, #20
 800c214:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800c216:	2300      	movs	r3, #0
 800c218:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800c21a:	4b13      	ldr	r3, [pc, #76]	@ (800c268 <prvTaskExitError+0x58>)
 800c21c:	681b      	ldr	r3, [r3, #0]
 800c21e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c222:	d00b      	beq.n	800c23c <prvTaskExitError+0x2c>
	__asm volatile
 800c224:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c228:	f383 8811 	msr	BASEPRI, r3
 800c22c:	f3bf 8f6f 	isb	sy
 800c230:	f3bf 8f4f 	dsb	sy
 800c234:	60fb      	str	r3, [r7, #12]
}
 800c236:	bf00      	nop
 800c238:	bf00      	nop
 800c23a:	e7fd      	b.n	800c238 <prvTaskExitError+0x28>
	__asm volatile
 800c23c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c240:	f383 8811 	msr	BASEPRI, r3
 800c244:	f3bf 8f6f 	isb	sy
 800c248:	f3bf 8f4f 	dsb	sy
 800c24c:	60bb      	str	r3, [r7, #8]
}
 800c24e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800c250:	bf00      	nop
 800c252:	687b      	ldr	r3, [r7, #4]
 800c254:	2b00      	cmp	r3, #0
 800c256:	d0fc      	beq.n	800c252 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800c258:	bf00      	nop
 800c25a:	bf00      	nop
 800c25c:	3714      	adds	r7, #20
 800c25e:	46bd      	mov	sp, r7
 800c260:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c264:	4770      	bx	lr
 800c266:	bf00      	nop
 800c268:	20000130 	.word	0x20000130
 800c26c:	00000000 	.word	0x00000000

0800c270 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800c270:	4b07      	ldr	r3, [pc, #28]	@ (800c290 <pxCurrentTCBConst2>)
 800c272:	6819      	ldr	r1, [r3, #0]
 800c274:	6808      	ldr	r0, [r1, #0]
 800c276:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c27a:	f380 8809 	msr	PSP, r0
 800c27e:	f3bf 8f6f 	isb	sy
 800c282:	f04f 0000 	mov.w	r0, #0
 800c286:	f380 8811 	msr	BASEPRI, r0
 800c28a:	4770      	bx	lr
 800c28c:	f3af 8000 	nop.w

0800c290 <pxCurrentTCBConst2>:
 800c290:	20000eb0 	.word	0x20000eb0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800c294:	bf00      	nop
 800c296:	bf00      	nop

0800c298 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800c298:	4808      	ldr	r0, [pc, #32]	@ (800c2bc <prvPortStartFirstTask+0x24>)
 800c29a:	6800      	ldr	r0, [r0, #0]
 800c29c:	6800      	ldr	r0, [r0, #0]
 800c29e:	f380 8808 	msr	MSP, r0
 800c2a2:	f04f 0000 	mov.w	r0, #0
 800c2a6:	f380 8814 	msr	CONTROL, r0
 800c2aa:	b662      	cpsie	i
 800c2ac:	b661      	cpsie	f
 800c2ae:	f3bf 8f4f 	dsb	sy
 800c2b2:	f3bf 8f6f 	isb	sy
 800c2b6:	df00      	svc	0
 800c2b8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800c2ba:	bf00      	nop
 800c2bc:	e000ed08 	.word	0xe000ed08

0800c2c0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800c2c0:	b580      	push	{r7, lr}
 800c2c2:	b086      	sub	sp, #24
 800c2c4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800c2c6:	4b47      	ldr	r3, [pc, #284]	@ (800c3e4 <xPortStartScheduler+0x124>)
 800c2c8:	681b      	ldr	r3, [r3, #0]
 800c2ca:	4a47      	ldr	r2, [pc, #284]	@ (800c3e8 <xPortStartScheduler+0x128>)
 800c2cc:	4293      	cmp	r3, r2
 800c2ce:	d10b      	bne.n	800c2e8 <xPortStartScheduler+0x28>
	__asm volatile
 800c2d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c2d4:	f383 8811 	msr	BASEPRI, r3
 800c2d8:	f3bf 8f6f 	isb	sy
 800c2dc:	f3bf 8f4f 	dsb	sy
 800c2e0:	613b      	str	r3, [r7, #16]
}
 800c2e2:	bf00      	nop
 800c2e4:	bf00      	nop
 800c2e6:	e7fd      	b.n	800c2e4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800c2e8:	4b3e      	ldr	r3, [pc, #248]	@ (800c3e4 <xPortStartScheduler+0x124>)
 800c2ea:	681b      	ldr	r3, [r3, #0]
 800c2ec:	4a3f      	ldr	r2, [pc, #252]	@ (800c3ec <xPortStartScheduler+0x12c>)
 800c2ee:	4293      	cmp	r3, r2
 800c2f0:	d10b      	bne.n	800c30a <xPortStartScheduler+0x4a>
	__asm volatile
 800c2f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c2f6:	f383 8811 	msr	BASEPRI, r3
 800c2fa:	f3bf 8f6f 	isb	sy
 800c2fe:	f3bf 8f4f 	dsb	sy
 800c302:	60fb      	str	r3, [r7, #12]
}
 800c304:	bf00      	nop
 800c306:	bf00      	nop
 800c308:	e7fd      	b.n	800c306 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800c30a:	4b39      	ldr	r3, [pc, #228]	@ (800c3f0 <xPortStartScheduler+0x130>)
 800c30c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800c30e:	697b      	ldr	r3, [r7, #20]
 800c310:	781b      	ldrb	r3, [r3, #0]
 800c312:	b2db      	uxtb	r3, r3
 800c314:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800c316:	697b      	ldr	r3, [r7, #20]
 800c318:	22ff      	movs	r2, #255	@ 0xff
 800c31a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800c31c:	697b      	ldr	r3, [r7, #20]
 800c31e:	781b      	ldrb	r3, [r3, #0]
 800c320:	b2db      	uxtb	r3, r3
 800c322:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800c324:	78fb      	ldrb	r3, [r7, #3]
 800c326:	b2db      	uxtb	r3, r3
 800c328:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800c32c:	b2da      	uxtb	r2, r3
 800c32e:	4b31      	ldr	r3, [pc, #196]	@ (800c3f4 <xPortStartScheduler+0x134>)
 800c330:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800c332:	4b31      	ldr	r3, [pc, #196]	@ (800c3f8 <xPortStartScheduler+0x138>)
 800c334:	2207      	movs	r2, #7
 800c336:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c338:	e009      	b.n	800c34e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800c33a:	4b2f      	ldr	r3, [pc, #188]	@ (800c3f8 <xPortStartScheduler+0x138>)
 800c33c:	681b      	ldr	r3, [r3, #0]
 800c33e:	3b01      	subs	r3, #1
 800c340:	4a2d      	ldr	r2, [pc, #180]	@ (800c3f8 <xPortStartScheduler+0x138>)
 800c342:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800c344:	78fb      	ldrb	r3, [r7, #3]
 800c346:	b2db      	uxtb	r3, r3
 800c348:	005b      	lsls	r3, r3, #1
 800c34a:	b2db      	uxtb	r3, r3
 800c34c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800c34e:	78fb      	ldrb	r3, [r7, #3]
 800c350:	b2db      	uxtb	r3, r3
 800c352:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c356:	2b80      	cmp	r3, #128	@ 0x80
 800c358:	d0ef      	beq.n	800c33a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800c35a:	4b27      	ldr	r3, [pc, #156]	@ (800c3f8 <xPortStartScheduler+0x138>)
 800c35c:	681b      	ldr	r3, [r3, #0]
 800c35e:	f1c3 0307 	rsb	r3, r3, #7
 800c362:	2b04      	cmp	r3, #4
 800c364:	d00b      	beq.n	800c37e <xPortStartScheduler+0xbe>
	__asm volatile
 800c366:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c36a:	f383 8811 	msr	BASEPRI, r3
 800c36e:	f3bf 8f6f 	isb	sy
 800c372:	f3bf 8f4f 	dsb	sy
 800c376:	60bb      	str	r3, [r7, #8]
}
 800c378:	bf00      	nop
 800c37a:	bf00      	nop
 800c37c:	e7fd      	b.n	800c37a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800c37e:	4b1e      	ldr	r3, [pc, #120]	@ (800c3f8 <xPortStartScheduler+0x138>)
 800c380:	681b      	ldr	r3, [r3, #0]
 800c382:	021b      	lsls	r3, r3, #8
 800c384:	4a1c      	ldr	r2, [pc, #112]	@ (800c3f8 <xPortStartScheduler+0x138>)
 800c386:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800c388:	4b1b      	ldr	r3, [pc, #108]	@ (800c3f8 <xPortStartScheduler+0x138>)
 800c38a:	681b      	ldr	r3, [r3, #0]
 800c38c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800c390:	4a19      	ldr	r2, [pc, #100]	@ (800c3f8 <xPortStartScheduler+0x138>)
 800c392:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800c394:	687b      	ldr	r3, [r7, #4]
 800c396:	b2da      	uxtb	r2, r3
 800c398:	697b      	ldr	r3, [r7, #20]
 800c39a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800c39c:	4b17      	ldr	r3, [pc, #92]	@ (800c3fc <xPortStartScheduler+0x13c>)
 800c39e:	681b      	ldr	r3, [r3, #0]
 800c3a0:	4a16      	ldr	r2, [pc, #88]	@ (800c3fc <xPortStartScheduler+0x13c>)
 800c3a2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800c3a6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800c3a8:	4b14      	ldr	r3, [pc, #80]	@ (800c3fc <xPortStartScheduler+0x13c>)
 800c3aa:	681b      	ldr	r3, [r3, #0]
 800c3ac:	4a13      	ldr	r2, [pc, #76]	@ (800c3fc <xPortStartScheduler+0x13c>)
 800c3ae:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800c3b2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800c3b4:	f000 f8da 	bl	800c56c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800c3b8:	4b11      	ldr	r3, [pc, #68]	@ (800c400 <xPortStartScheduler+0x140>)
 800c3ba:	2200      	movs	r2, #0
 800c3bc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800c3be:	f000 f8f9 	bl	800c5b4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800c3c2:	4b10      	ldr	r3, [pc, #64]	@ (800c404 <xPortStartScheduler+0x144>)
 800c3c4:	681b      	ldr	r3, [r3, #0]
 800c3c6:	4a0f      	ldr	r2, [pc, #60]	@ (800c404 <xPortStartScheduler+0x144>)
 800c3c8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800c3cc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800c3ce:	f7ff ff63 	bl	800c298 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800c3d2:	f7fe fe17 	bl	800b004 <vTaskSwitchContext>
	prvTaskExitError();
 800c3d6:	f7ff ff1b 	bl	800c210 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800c3da:	2300      	movs	r3, #0
}
 800c3dc:	4618      	mov	r0, r3
 800c3de:	3718      	adds	r7, #24
 800c3e0:	46bd      	mov	sp, r7
 800c3e2:	bd80      	pop	{r7, pc}
 800c3e4:	e000ed00 	.word	0xe000ed00
 800c3e8:	410fc271 	.word	0x410fc271
 800c3ec:	410fc270 	.word	0x410fc270
 800c3f0:	e000e400 	.word	0xe000e400
 800c3f4:	200014dc 	.word	0x200014dc
 800c3f8:	200014e0 	.word	0x200014e0
 800c3fc:	e000ed20 	.word	0xe000ed20
 800c400:	20000130 	.word	0x20000130
 800c404:	e000ef34 	.word	0xe000ef34

0800c408 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800c408:	b480      	push	{r7}
 800c40a:	b083      	sub	sp, #12
 800c40c:	af00      	add	r7, sp, #0
	__asm volatile
 800c40e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c412:	f383 8811 	msr	BASEPRI, r3
 800c416:	f3bf 8f6f 	isb	sy
 800c41a:	f3bf 8f4f 	dsb	sy
 800c41e:	607b      	str	r3, [r7, #4]
}
 800c420:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800c422:	4b10      	ldr	r3, [pc, #64]	@ (800c464 <vPortEnterCritical+0x5c>)
 800c424:	681b      	ldr	r3, [r3, #0]
 800c426:	3301      	adds	r3, #1
 800c428:	4a0e      	ldr	r2, [pc, #56]	@ (800c464 <vPortEnterCritical+0x5c>)
 800c42a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800c42c:	4b0d      	ldr	r3, [pc, #52]	@ (800c464 <vPortEnterCritical+0x5c>)
 800c42e:	681b      	ldr	r3, [r3, #0]
 800c430:	2b01      	cmp	r3, #1
 800c432:	d110      	bne.n	800c456 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800c434:	4b0c      	ldr	r3, [pc, #48]	@ (800c468 <vPortEnterCritical+0x60>)
 800c436:	681b      	ldr	r3, [r3, #0]
 800c438:	b2db      	uxtb	r3, r3
 800c43a:	2b00      	cmp	r3, #0
 800c43c:	d00b      	beq.n	800c456 <vPortEnterCritical+0x4e>
	__asm volatile
 800c43e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c442:	f383 8811 	msr	BASEPRI, r3
 800c446:	f3bf 8f6f 	isb	sy
 800c44a:	f3bf 8f4f 	dsb	sy
 800c44e:	603b      	str	r3, [r7, #0]
}
 800c450:	bf00      	nop
 800c452:	bf00      	nop
 800c454:	e7fd      	b.n	800c452 <vPortEnterCritical+0x4a>
	}
}
 800c456:	bf00      	nop
 800c458:	370c      	adds	r7, #12
 800c45a:	46bd      	mov	sp, r7
 800c45c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c460:	4770      	bx	lr
 800c462:	bf00      	nop
 800c464:	20000130 	.word	0x20000130
 800c468:	e000ed04 	.word	0xe000ed04

0800c46c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800c46c:	b480      	push	{r7}
 800c46e:	b083      	sub	sp, #12
 800c470:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800c472:	4b12      	ldr	r3, [pc, #72]	@ (800c4bc <vPortExitCritical+0x50>)
 800c474:	681b      	ldr	r3, [r3, #0]
 800c476:	2b00      	cmp	r3, #0
 800c478:	d10b      	bne.n	800c492 <vPortExitCritical+0x26>
	__asm volatile
 800c47a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c47e:	f383 8811 	msr	BASEPRI, r3
 800c482:	f3bf 8f6f 	isb	sy
 800c486:	f3bf 8f4f 	dsb	sy
 800c48a:	607b      	str	r3, [r7, #4]
}
 800c48c:	bf00      	nop
 800c48e:	bf00      	nop
 800c490:	e7fd      	b.n	800c48e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800c492:	4b0a      	ldr	r3, [pc, #40]	@ (800c4bc <vPortExitCritical+0x50>)
 800c494:	681b      	ldr	r3, [r3, #0]
 800c496:	3b01      	subs	r3, #1
 800c498:	4a08      	ldr	r2, [pc, #32]	@ (800c4bc <vPortExitCritical+0x50>)
 800c49a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800c49c:	4b07      	ldr	r3, [pc, #28]	@ (800c4bc <vPortExitCritical+0x50>)
 800c49e:	681b      	ldr	r3, [r3, #0]
 800c4a0:	2b00      	cmp	r3, #0
 800c4a2:	d105      	bne.n	800c4b0 <vPortExitCritical+0x44>
 800c4a4:	2300      	movs	r3, #0
 800c4a6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c4a8:	683b      	ldr	r3, [r7, #0]
 800c4aa:	f383 8811 	msr	BASEPRI, r3
}
 800c4ae:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800c4b0:	bf00      	nop
 800c4b2:	370c      	adds	r7, #12
 800c4b4:	46bd      	mov	sp, r7
 800c4b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4ba:	4770      	bx	lr
 800c4bc:	20000130 	.word	0x20000130

0800c4c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800c4c0:	f3ef 8009 	mrs	r0, PSP
 800c4c4:	f3bf 8f6f 	isb	sy
 800c4c8:	4b15      	ldr	r3, [pc, #84]	@ (800c520 <pxCurrentTCBConst>)
 800c4ca:	681a      	ldr	r2, [r3, #0]
 800c4cc:	f01e 0f10 	tst.w	lr, #16
 800c4d0:	bf08      	it	eq
 800c4d2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800c4d6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c4da:	6010      	str	r0, [r2, #0]
 800c4dc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800c4e0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800c4e4:	f380 8811 	msr	BASEPRI, r0
 800c4e8:	f3bf 8f4f 	dsb	sy
 800c4ec:	f3bf 8f6f 	isb	sy
 800c4f0:	f7fe fd88 	bl	800b004 <vTaskSwitchContext>
 800c4f4:	f04f 0000 	mov.w	r0, #0
 800c4f8:	f380 8811 	msr	BASEPRI, r0
 800c4fc:	bc09      	pop	{r0, r3}
 800c4fe:	6819      	ldr	r1, [r3, #0]
 800c500:	6808      	ldr	r0, [r1, #0]
 800c502:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c506:	f01e 0f10 	tst.w	lr, #16
 800c50a:	bf08      	it	eq
 800c50c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800c510:	f380 8809 	msr	PSP, r0
 800c514:	f3bf 8f6f 	isb	sy
 800c518:	4770      	bx	lr
 800c51a:	bf00      	nop
 800c51c:	f3af 8000 	nop.w

0800c520 <pxCurrentTCBConst>:
 800c520:	20000eb0 	.word	0x20000eb0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800c524:	bf00      	nop
 800c526:	bf00      	nop

0800c528 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800c528:	b580      	push	{r7, lr}
 800c52a:	b082      	sub	sp, #8
 800c52c:	af00      	add	r7, sp, #0
	__asm volatile
 800c52e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c532:	f383 8811 	msr	BASEPRI, r3
 800c536:	f3bf 8f6f 	isb	sy
 800c53a:	f3bf 8f4f 	dsb	sy
 800c53e:	607b      	str	r3, [r7, #4]
}
 800c540:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800c542:	f7fe fca5 	bl	800ae90 <xTaskIncrementTick>
 800c546:	4603      	mov	r3, r0
 800c548:	2b00      	cmp	r3, #0
 800c54a:	d003      	beq.n	800c554 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800c54c:	4b06      	ldr	r3, [pc, #24]	@ (800c568 <xPortSysTickHandler+0x40>)
 800c54e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c552:	601a      	str	r2, [r3, #0]
 800c554:	2300      	movs	r3, #0
 800c556:	603b      	str	r3, [r7, #0]
	__asm volatile
 800c558:	683b      	ldr	r3, [r7, #0]
 800c55a:	f383 8811 	msr	BASEPRI, r3
}
 800c55e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800c560:	bf00      	nop
 800c562:	3708      	adds	r7, #8
 800c564:	46bd      	mov	sp, r7
 800c566:	bd80      	pop	{r7, pc}
 800c568:	e000ed04 	.word	0xe000ed04

0800c56c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800c56c:	b480      	push	{r7}
 800c56e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800c570:	4b0b      	ldr	r3, [pc, #44]	@ (800c5a0 <vPortSetupTimerInterrupt+0x34>)
 800c572:	2200      	movs	r2, #0
 800c574:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800c576:	4b0b      	ldr	r3, [pc, #44]	@ (800c5a4 <vPortSetupTimerInterrupt+0x38>)
 800c578:	2200      	movs	r2, #0
 800c57a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800c57c:	4b0a      	ldr	r3, [pc, #40]	@ (800c5a8 <vPortSetupTimerInterrupt+0x3c>)
 800c57e:	681b      	ldr	r3, [r3, #0]
 800c580:	4a0a      	ldr	r2, [pc, #40]	@ (800c5ac <vPortSetupTimerInterrupt+0x40>)
 800c582:	fba2 2303 	umull	r2, r3, r2, r3
 800c586:	099b      	lsrs	r3, r3, #6
 800c588:	4a09      	ldr	r2, [pc, #36]	@ (800c5b0 <vPortSetupTimerInterrupt+0x44>)
 800c58a:	3b01      	subs	r3, #1
 800c58c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800c58e:	4b04      	ldr	r3, [pc, #16]	@ (800c5a0 <vPortSetupTimerInterrupt+0x34>)
 800c590:	2207      	movs	r2, #7
 800c592:	601a      	str	r2, [r3, #0]
}
 800c594:	bf00      	nop
 800c596:	46bd      	mov	sp, r7
 800c598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c59c:	4770      	bx	lr
 800c59e:	bf00      	nop
 800c5a0:	e000e010 	.word	0xe000e010
 800c5a4:	e000e018 	.word	0xe000e018
 800c5a8:	20000114 	.word	0x20000114
 800c5ac:	10624dd3 	.word	0x10624dd3
 800c5b0:	e000e014 	.word	0xe000e014

0800c5b4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800c5b4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800c5c4 <vPortEnableVFP+0x10>
 800c5b8:	6801      	ldr	r1, [r0, #0]
 800c5ba:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800c5be:	6001      	str	r1, [r0, #0]
 800c5c0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800c5c2:	bf00      	nop
 800c5c4:	e000ed88 	.word	0xe000ed88

0800c5c8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800c5c8:	b480      	push	{r7}
 800c5ca:	b085      	sub	sp, #20
 800c5cc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800c5ce:	f3ef 8305 	mrs	r3, IPSR
 800c5d2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800c5d4:	68fb      	ldr	r3, [r7, #12]
 800c5d6:	2b0f      	cmp	r3, #15
 800c5d8:	d915      	bls.n	800c606 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800c5da:	4a18      	ldr	r2, [pc, #96]	@ (800c63c <vPortValidateInterruptPriority+0x74>)
 800c5dc:	68fb      	ldr	r3, [r7, #12]
 800c5de:	4413      	add	r3, r2
 800c5e0:	781b      	ldrb	r3, [r3, #0]
 800c5e2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800c5e4:	4b16      	ldr	r3, [pc, #88]	@ (800c640 <vPortValidateInterruptPriority+0x78>)
 800c5e6:	781b      	ldrb	r3, [r3, #0]
 800c5e8:	7afa      	ldrb	r2, [r7, #11]
 800c5ea:	429a      	cmp	r2, r3
 800c5ec:	d20b      	bcs.n	800c606 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800c5ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c5f2:	f383 8811 	msr	BASEPRI, r3
 800c5f6:	f3bf 8f6f 	isb	sy
 800c5fa:	f3bf 8f4f 	dsb	sy
 800c5fe:	607b      	str	r3, [r7, #4]
}
 800c600:	bf00      	nop
 800c602:	bf00      	nop
 800c604:	e7fd      	b.n	800c602 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800c606:	4b0f      	ldr	r3, [pc, #60]	@ (800c644 <vPortValidateInterruptPriority+0x7c>)
 800c608:	681b      	ldr	r3, [r3, #0]
 800c60a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800c60e:	4b0e      	ldr	r3, [pc, #56]	@ (800c648 <vPortValidateInterruptPriority+0x80>)
 800c610:	681b      	ldr	r3, [r3, #0]
 800c612:	429a      	cmp	r2, r3
 800c614:	d90b      	bls.n	800c62e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800c616:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c61a:	f383 8811 	msr	BASEPRI, r3
 800c61e:	f3bf 8f6f 	isb	sy
 800c622:	f3bf 8f4f 	dsb	sy
 800c626:	603b      	str	r3, [r7, #0]
}
 800c628:	bf00      	nop
 800c62a:	bf00      	nop
 800c62c:	e7fd      	b.n	800c62a <vPortValidateInterruptPriority+0x62>
	}
 800c62e:	bf00      	nop
 800c630:	3714      	adds	r7, #20
 800c632:	46bd      	mov	sp, r7
 800c634:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c638:	4770      	bx	lr
 800c63a:	bf00      	nop
 800c63c:	e000e3f0 	.word	0xe000e3f0
 800c640:	200014dc 	.word	0x200014dc
 800c644:	e000ed0c 	.word	0xe000ed0c
 800c648:	200014e0 	.word	0x200014e0

0800c64c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800c64c:	b580      	push	{r7, lr}
 800c64e:	b08a      	sub	sp, #40	@ 0x28
 800c650:	af00      	add	r7, sp, #0
 800c652:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800c654:	2300      	movs	r3, #0
 800c656:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800c658:	f7fe fb5e 	bl	800ad18 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800c65c:	4b5c      	ldr	r3, [pc, #368]	@ (800c7d0 <pvPortMalloc+0x184>)
 800c65e:	681b      	ldr	r3, [r3, #0]
 800c660:	2b00      	cmp	r3, #0
 800c662:	d101      	bne.n	800c668 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800c664:	f000 f924 	bl	800c8b0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800c668:	4b5a      	ldr	r3, [pc, #360]	@ (800c7d4 <pvPortMalloc+0x188>)
 800c66a:	681a      	ldr	r2, [r3, #0]
 800c66c:	687b      	ldr	r3, [r7, #4]
 800c66e:	4013      	ands	r3, r2
 800c670:	2b00      	cmp	r3, #0
 800c672:	f040 8095 	bne.w	800c7a0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800c676:	687b      	ldr	r3, [r7, #4]
 800c678:	2b00      	cmp	r3, #0
 800c67a:	d01e      	beq.n	800c6ba <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800c67c:	2208      	movs	r2, #8
 800c67e:	687b      	ldr	r3, [r7, #4]
 800c680:	4413      	add	r3, r2
 800c682:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800c684:	687b      	ldr	r3, [r7, #4]
 800c686:	f003 0307 	and.w	r3, r3, #7
 800c68a:	2b00      	cmp	r3, #0
 800c68c:	d015      	beq.n	800c6ba <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800c68e:	687b      	ldr	r3, [r7, #4]
 800c690:	f023 0307 	bic.w	r3, r3, #7
 800c694:	3308      	adds	r3, #8
 800c696:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c698:	687b      	ldr	r3, [r7, #4]
 800c69a:	f003 0307 	and.w	r3, r3, #7
 800c69e:	2b00      	cmp	r3, #0
 800c6a0:	d00b      	beq.n	800c6ba <pvPortMalloc+0x6e>
	__asm volatile
 800c6a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c6a6:	f383 8811 	msr	BASEPRI, r3
 800c6aa:	f3bf 8f6f 	isb	sy
 800c6ae:	f3bf 8f4f 	dsb	sy
 800c6b2:	617b      	str	r3, [r7, #20]
}
 800c6b4:	bf00      	nop
 800c6b6:	bf00      	nop
 800c6b8:	e7fd      	b.n	800c6b6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800c6ba:	687b      	ldr	r3, [r7, #4]
 800c6bc:	2b00      	cmp	r3, #0
 800c6be:	d06f      	beq.n	800c7a0 <pvPortMalloc+0x154>
 800c6c0:	4b45      	ldr	r3, [pc, #276]	@ (800c7d8 <pvPortMalloc+0x18c>)
 800c6c2:	681b      	ldr	r3, [r3, #0]
 800c6c4:	687a      	ldr	r2, [r7, #4]
 800c6c6:	429a      	cmp	r2, r3
 800c6c8:	d86a      	bhi.n	800c7a0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800c6ca:	4b44      	ldr	r3, [pc, #272]	@ (800c7dc <pvPortMalloc+0x190>)
 800c6cc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800c6ce:	4b43      	ldr	r3, [pc, #268]	@ (800c7dc <pvPortMalloc+0x190>)
 800c6d0:	681b      	ldr	r3, [r3, #0]
 800c6d2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c6d4:	e004      	b.n	800c6e0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800c6d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6d8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800c6da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6dc:	681b      	ldr	r3, [r3, #0]
 800c6de:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800c6e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6e2:	685b      	ldr	r3, [r3, #4]
 800c6e4:	687a      	ldr	r2, [r7, #4]
 800c6e6:	429a      	cmp	r2, r3
 800c6e8:	d903      	bls.n	800c6f2 <pvPortMalloc+0xa6>
 800c6ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6ec:	681b      	ldr	r3, [r3, #0]
 800c6ee:	2b00      	cmp	r3, #0
 800c6f0:	d1f1      	bne.n	800c6d6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800c6f2:	4b37      	ldr	r3, [pc, #220]	@ (800c7d0 <pvPortMalloc+0x184>)
 800c6f4:	681b      	ldr	r3, [r3, #0]
 800c6f6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c6f8:	429a      	cmp	r2, r3
 800c6fa:	d051      	beq.n	800c7a0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800c6fc:	6a3b      	ldr	r3, [r7, #32]
 800c6fe:	681b      	ldr	r3, [r3, #0]
 800c700:	2208      	movs	r2, #8
 800c702:	4413      	add	r3, r2
 800c704:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800c706:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c708:	681a      	ldr	r2, [r3, #0]
 800c70a:	6a3b      	ldr	r3, [r7, #32]
 800c70c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800c70e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c710:	685a      	ldr	r2, [r3, #4]
 800c712:	687b      	ldr	r3, [r7, #4]
 800c714:	1ad2      	subs	r2, r2, r3
 800c716:	2308      	movs	r3, #8
 800c718:	005b      	lsls	r3, r3, #1
 800c71a:	429a      	cmp	r2, r3
 800c71c:	d920      	bls.n	800c760 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800c71e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c720:	687b      	ldr	r3, [r7, #4]
 800c722:	4413      	add	r3, r2
 800c724:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800c726:	69bb      	ldr	r3, [r7, #24]
 800c728:	f003 0307 	and.w	r3, r3, #7
 800c72c:	2b00      	cmp	r3, #0
 800c72e:	d00b      	beq.n	800c748 <pvPortMalloc+0xfc>
	__asm volatile
 800c730:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c734:	f383 8811 	msr	BASEPRI, r3
 800c738:	f3bf 8f6f 	isb	sy
 800c73c:	f3bf 8f4f 	dsb	sy
 800c740:	613b      	str	r3, [r7, #16]
}
 800c742:	bf00      	nop
 800c744:	bf00      	nop
 800c746:	e7fd      	b.n	800c744 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800c748:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c74a:	685a      	ldr	r2, [r3, #4]
 800c74c:	687b      	ldr	r3, [r7, #4]
 800c74e:	1ad2      	subs	r2, r2, r3
 800c750:	69bb      	ldr	r3, [r7, #24]
 800c752:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800c754:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c756:	687a      	ldr	r2, [r7, #4]
 800c758:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800c75a:	69b8      	ldr	r0, [r7, #24]
 800c75c:	f000 f90a 	bl	800c974 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800c760:	4b1d      	ldr	r3, [pc, #116]	@ (800c7d8 <pvPortMalloc+0x18c>)
 800c762:	681a      	ldr	r2, [r3, #0]
 800c764:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c766:	685b      	ldr	r3, [r3, #4]
 800c768:	1ad3      	subs	r3, r2, r3
 800c76a:	4a1b      	ldr	r2, [pc, #108]	@ (800c7d8 <pvPortMalloc+0x18c>)
 800c76c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800c76e:	4b1a      	ldr	r3, [pc, #104]	@ (800c7d8 <pvPortMalloc+0x18c>)
 800c770:	681a      	ldr	r2, [r3, #0]
 800c772:	4b1b      	ldr	r3, [pc, #108]	@ (800c7e0 <pvPortMalloc+0x194>)
 800c774:	681b      	ldr	r3, [r3, #0]
 800c776:	429a      	cmp	r2, r3
 800c778:	d203      	bcs.n	800c782 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800c77a:	4b17      	ldr	r3, [pc, #92]	@ (800c7d8 <pvPortMalloc+0x18c>)
 800c77c:	681b      	ldr	r3, [r3, #0]
 800c77e:	4a18      	ldr	r2, [pc, #96]	@ (800c7e0 <pvPortMalloc+0x194>)
 800c780:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800c782:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c784:	685a      	ldr	r2, [r3, #4]
 800c786:	4b13      	ldr	r3, [pc, #76]	@ (800c7d4 <pvPortMalloc+0x188>)
 800c788:	681b      	ldr	r3, [r3, #0]
 800c78a:	431a      	orrs	r2, r3
 800c78c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c78e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800c790:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c792:	2200      	movs	r2, #0
 800c794:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800c796:	4b13      	ldr	r3, [pc, #76]	@ (800c7e4 <pvPortMalloc+0x198>)
 800c798:	681b      	ldr	r3, [r3, #0]
 800c79a:	3301      	adds	r3, #1
 800c79c:	4a11      	ldr	r2, [pc, #68]	@ (800c7e4 <pvPortMalloc+0x198>)
 800c79e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800c7a0:	f7fe fac8 	bl	800ad34 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800c7a4:	69fb      	ldr	r3, [r7, #28]
 800c7a6:	f003 0307 	and.w	r3, r3, #7
 800c7aa:	2b00      	cmp	r3, #0
 800c7ac:	d00b      	beq.n	800c7c6 <pvPortMalloc+0x17a>
	__asm volatile
 800c7ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c7b2:	f383 8811 	msr	BASEPRI, r3
 800c7b6:	f3bf 8f6f 	isb	sy
 800c7ba:	f3bf 8f4f 	dsb	sy
 800c7be:	60fb      	str	r3, [r7, #12]
}
 800c7c0:	bf00      	nop
 800c7c2:	bf00      	nop
 800c7c4:	e7fd      	b.n	800c7c2 <pvPortMalloc+0x176>
	return pvReturn;
 800c7c6:	69fb      	ldr	r3, [r7, #28]
}
 800c7c8:	4618      	mov	r0, r3
 800c7ca:	3728      	adds	r7, #40	@ 0x28
 800c7cc:	46bd      	mov	sp, r7
 800c7ce:	bd80      	pop	{r7, pc}
 800c7d0:	2000342c 	.word	0x2000342c
 800c7d4:	20003440 	.word	0x20003440
 800c7d8:	20003430 	.word	0x20003430
 800c7dc:	20003424 	.word	0x20003424
 800c7e0:	20003434 	.word	0x20003434
 800c7e4:	20003438 	.word	0x20003438

0800c7e8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800c7e8:	b580      	push	{r7, lr}
 800c7ea:	b086      	sub	sp, #24
 800c7ec:	af00      	add	r7, sp, #0
 800c7ee:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800c7f0:	687b      	ldr	r3, [r7, #4]
 800c7f2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800c7f4:	687b      	ldr	r3, [r7, #4]
 800c7f6:	2b00      	cmp	r3, #0
 800c7f8:	d04f      	beq.n	800c89a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800c7fa:	2308      	movs	r3, #8
 800c7fc:	425b      	negs	r3, r3
 800c7fe:	697a      	ldr	r2, [r7, #20]
 800c800:	4413      	add	r3, r2
 800c802:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800c804:	697b      	ldr	r3, [r7, #20]
 800c806:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800c808:	693b      	ldr	r3, [r7, #16]
 800c80a:	685a      	ldr	r2, [r3, #4]
 800c80c:	4b25      	ldr	r3, [pc, #148]	@ (800c8a4 <vPortFree+0xbc>)
 800c80e:	681b      	ldr	r3, [r3, #0]
 800c810:	4013      	ands	r3, r2
 800c812:	2b00      	cmp	r3, #0
 800c814:	d10b      	bne.n	800c82e <vPortFree+0x46>
	__asm volatile
 800c816:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c81a:	f383 8811 	msr	BASEPRI, r3
 800c81e:	f3bf 8f6f 	isb	sy
 800c822:	f3bf 8f4f 	dsb	sy
 800c826:	60fb      	str	r3, [r7, #12]
}
 800c828:	bf00      	nop
 800c82a:	bf00      	nop
 800c82c:	e7fd      	b.n	800c82a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800c82e:	693b      	ldr	r3, [r7, #16]
 800c830:	681b      	ldr	r3, [r3, #0]
 800c832:	2b00      	cmp	r3, #0
 800c834:	d00b      	beq.n	800c84e <vPortFree+0x66>
	__asm volatile
 800c836:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c83a:	f383 8811 	msr	BASEPRI, r3
 800c83e:	f3bf 8f6f 	isb	sy
 800c842:	f3bf 8f4f 	dsb	sy
 800c846:	60bb      	str	r3, [r7, #8]
}
 800c848:	bf00      	nop
 800c84a:	bf00      	nop
 800c84c:	e7fd      	b.n	800c84a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800c84e:	693b      	ldr	r3, [r7, #16]
 800c850:	685a      	ldr	r2, [r3, #4]
 800c852:	4b14      	ldr	r3, [pc, #80]	@ (800c8a4 <vPortFree+0xbc>)
 800c854:	681b      	ldr	r3, [r3, #0]
 800c856:	4013      	ands	r3, r2
 800c858:	2b00      	cmp	r3, #0
 800c85a:	d01e      	beq.n	800c89a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800c85c:	693b      	ldr	r3, [r7, #16]
 800c85e:	681b      	ldr	r3, [r3, #0]
 800c860:	2b00      	cmp	r3, #0
 800c862:	d11a      	bne.n	800c89a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800c864:	693b      	ldr	r3, [r7, #16]
 800c866:	685a      	ldr	r2, [r3, #4]
 800c868:	4b0e      	ldr	r3, [pc, #56]	@ (800c8a4 <vPortFree+0xbc>)
 800c86a:	681b      	ldr	r3, [r3, #0]
 800c86c:	43db      	mvns	r3, r3
 800c86e:	401a      	ands	r2, r3
 800c870:	693b      	ldr	r3, [r7, #16]
 800c872:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800c874:	f7fe fa50 	bl	800ad18 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800c878:	693b      	ldr	r3, [r7, #16]
 800c87a:	685a      	ldr	r2, [r3, #4]
 800c87c:	4b0a      	ldr	r3, [pc, #40]	@ (800c8a8 <vPortFree+0xc0>)
 800c87e:	681b      	ldr	r3, [r3, #0]
 800c880:	4413      	add	r3, r2
 800c882:	4a09      	ldr	r2, [pc, #36]	@ (800c8a8 <vPortFree+0xc0>)
 800c884:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800c886:	6938      	ldr	r0, [r7, #16]
 800c888:	f000 f874 	bl	800c974 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800c88c:	4b07      	ldr	r3, [pc, #28]	@ (800c8ac <vPortFree+0xc4>)
 800c88e:	681b      	ldr	r3, [r3, #0]
 800c890:	3301      	adds	r3, #1
 800c892:	4a06      	ldr	r2, [pc, #24]	@ (800c8ac <vPortFree+0xc4>)
 800c894:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800c896:	f7fe fa4d 	bl	800ad34 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800c89a:	bf00      	nop
 800c89c:	3718      	adds	r7, #24
 800c89e:	46bd      	mov	sp, r7
 800c8a0:	bd80      	pop	{r7, pc}
 800c8a2:	bf00      	nop
 800c8a4:	20003440 	.word	0x20003440
 800c8a8:	20003430 	.word	0x20003430
 800c8ac:	2000343c 	.word	0x2000343c

0800c8b0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800c8b0:	b480      	push	{r7}
 800c8b2:	b085      	sub	sp, #20
 800c8b4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800c8b6:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 800c8ba:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800c8bc:	4b27      	ldr	r3, [pc, #156]	@ (800c95c <prvHeapInit+0xac>)
 800c8be:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800c8c0:	68fb      	ldr	r3, [r7, #12]
 800c8c2:	f003 0307 	and.w	r3, r3, #7
 800c8c6:	2b00      	cmp	r3, #0
 800c8c8:	d00c      	beq.n	800c8e4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800c8ca:	68fb      	ldr	r3, [r7, #12]
 800c8cc:	3307      	adds	r3, #7
 800c8ce:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c8d0:	68fb      	ldr	r3, [r7, #12]
 800c8d2:	f023 0307 	bic.w	r3, r3, #7
 800c8d6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800c8d8:	68ba      	ldr	r2, [r7, #8]
 800c8da:	68fb      	ldr	r3, [r7, #12]
 800c8dc:	1ad3      	subs	r3, r2, r3
 800c8de:	4a1f      	ldr	r2, [pc, #124]	@ (800c95c <prvHeapInit+0xac>)
 800c8e0:	4413      	add	r3, r2
 800c8e2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800c8e4:	68fb      	ldr	r3, [r7, #12]
 800c8e6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800c8e8:	4a1d      	ldr	r2, [pc, #116]	@ (800c960 <prvHeapInit+0xb0>)
 800c8ea:	687b      	ldr	r3, [r7, #4]
 800c8ec:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800c8ee:	4b1c      	ldr	r3, [pc, #112]	@ (800c960 <prvHeapInit+0xb0>)
 800c8f0:	2200      	movs	r2, #0
 800c8f2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800c8f4:	687b      	ldr	r3, [r7, #4]
 800c8f6:	68ba      	ldr	r2, [r7, #8]
 800c8f8:	4413      	add	r3, r2
 800c8fa:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800c8fc:	2208      	movs	r2, #8
 800c8fe:	68fb      	ldr	r3, [r7, #12]
 800c900:	1a9b      	subs	r3, r3, r2
 800c902:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800c904:	68fb      	ldr	r3, [r7, #12]
 800c906:	f023 0307 	bic.w	r3, r3, #7
 800c90a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800c90c:	68fb      	ldr	r3, [r7, #12]
 800c90e:	4a15      	ldr	r2, [pc, #84]	@ (800c964 <prvHeapInit+0xb4>)
 800c910:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800c912:	4b14      	ldr	r3, [pc, #80]	@ (800c964 <prvHeapInit+0xb4>)
 800c914:	681b      	ldr	r3, [r3, #0]
 800c916:	2200      	movs	r2, #0
 800c918:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800c91a:	4b12      	ldr	r3, [pc, #72]	@ (800c964 <prvHeapInit+0xb4>)
 800c91c:	681b      	ldr	r3, [r3, #0]
 800c91e:	2200      	movs	r2, #0
 800c920:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800c922:	687b      	ldr	r3, [r7, #4]
 800c924:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800c926:	683b      	ldr	r3, [r7, #0]
 800c928:	68fa      	ldr	r2, [r7, #12]
 800c92a:	1ad2      	subs	r2, r2, r3
 800c92c:	683b      	ldr	r3, [r7, #0]
 800c92e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800c930:	4b0c      	ldr	r3, [pc, #48]	@ (800c964 <prvHeapInit+0xb4>)
 800c932:	681a      	ldr	r2, [r3, #0]
 800c934:	683b      	ldr	r3, [r7, #0]
 800c936:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c938:	683b      	ldr	r3, [r7, #0]
 800c93a:	685b      	ldr	r3, [r3, #4]
 800c93c:	4a0a      	ldr	r2, [pc, #40]	@ (800c968 <prvHeapInit+0xb8>)
 800c93e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800c940:	683b      	ldr	r3, [r7, #0]
 800c942:	685b      	ldr	r3, [r3, #4]
 800c944:	4a09      	ldr	r2, [pc, #36]	@ (800c96c <prvHeapInit+0xbc>)
 800c946:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800c948:	4b09      	ldr	r3, [pc, #36]	@ (800c970 <prvHeapInit+0xc0>)
 800c94a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800c94e:	601a      	str	r2, [r3, #0]
}
 800c950:	bf00      	nop
 800c952:	3714      	adds	r7, #20
 800c954:	46bd      	mov	sp, r7
 800c956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c95a:	4770      	bx	lr
 800c95c:	200014e4 	.word	0x200014e4
 800c960:	20003424 	.word	0x20003424
 800c964:	2000342c 	.word	0x2000342c
 800c968:	20003434 	.word	0x20003434
 800c96c:	20003430 	.word	0x20003430
 800c970:	20003440 	.word	0x20003440

0800c974 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800c974:	b480      	push	{r7}
 800c976:	b085      	sub	sp, #20
 800c978:	af00      	add	r7, sp, #0
 800c97a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800c97c:	4b28      	ldr	r3, [pc, #160]	@ (800ca20 <prvInsertBlockIntoFreeList+0xac>)
 800c97e:	60fb      	str	r3, [r7, #12]
 800c980:	e002      	b.n	800c988 <prvInsertBlockIntoFreeList+0x14>
 800c982:	68fb      	ldr	r3, [r7, #12]
 800c984:	681b      	ldr	r3, [r3, #0]
 800c986:	60fb      	str	r3, [r7, #12]
 800c988:	68fb      	ldr	r3, [r7, #12]
 800c98a:	681b      	ldr	r3, [r3, #0]
 800c98c:	687a      	ldr	r2, [r7, #4]
 800c98e:	429a      	cmp	r2, r3
 800c990:	d8f7      	bhi.n	800c982 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800c992:	68fb      	ldr	r3, [r7, #12]
 800c994:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800c996:	68fb      	ldr	r3, [r7, #12]
 800c998:	685b      	ldr	r3, [r3, #4]
 800c99a:	68ba      	ldr	r2, [r7, #8]
 800c99c:	4413      	add	r3, r2
 800c99e:	687a      	ldr	r2, [r7, #4]
 800c9a0:	429a      	cmp	r2, r3
 800c9a2:	d108      	bne.n	800c9b6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800c9a4:	68fb      	ldr	r3, [r7, #12]
 800c9a6:	685a      	ldr	r2, [r3, #4]
 800c9a8:	687b      	ldr	r3, [r7, #4]
 800c9aa:	685b      	ldr	r3, [r3, #4]
 800c9ac:	441a      	add	r2, r3
 800c9ae:	68fb      	ldr	r3, [r7, #12]
 800c9b0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800c9b2:	68fb      	ldr	r3, [r7, #12]
 800c9b4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800c9b6:	687b      	ldr	r3, [r7, #4]
 800c9b8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800c9ba:	687b      	ldr	r3, [r7, #4]
 800c9bc:	685b      	ldr	r3, [r3, #4]
 800c9be:	68ba      	ldr	r2, [r7, #8]
 800c9c0:	441a      	add	r2, r3
 800c9c2:	68fb      	ldr	r3, [r7, #12]
 800c9c4:	681b      	ldr	r3, [r3, #0]
 800c9c6:	429a      	cmp	r2, r3
 800c9c8:	d118      	bne.n	800c9fc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800c9ca:	68fb      	ldr	r3, [r7, #12]
 800c9cc:	681a      	ldr	r2, [r3, #0]
 800c9ce:	4b15      	ldr	r3, [pc, #84]	@ (800ca24 <prvInsertBlockIntoFreeList+0xb0>)
 800c9d0:	681b      	ldr	r3, [r3, #0]
 800c9d2:	429a      	cmp	r2, r3
 800c9d4:	d00d      	beq.n	800c9f2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800c9d6:	687b      	ldr	r3, [r7, #4]
 800c9d8:	685a      	ldr	r2, [r3, #4]
 800c9da:	68fb      	ldr	r3, [r7, #12]
 800c9dc:	681b      	ldr	r3, [r3, #0]
 800c9de:	685b      	ldr	r3, [r3, #4]
 800c9e0:	441a      	add	r2, r3
 800c9e2:	687b      	ldr	r3, [r7, #4]
 800c9e4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800c9e6:	68fb      	ldr	r3, [r7, #12]
 800c9e8:	681b      	ldr	r3, [r3, #0]
 800c9ea:	681a      	ldr	r2, [r3, #0]
 800c9ec:	687b      	ldr	r3, [r7, #4]
 800c9ee:	601a      	str	r2, [r3, #0]
 800c9f0:	e008      	b.n	800ca04 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800c9f2:	4b0c      	ldr	r3, [pc, #48]	@ (800ca24 <prvInsertBlockIntoFreeList+0xb0>)
 800c9f4:	681a      	ldr	r2, [r3, #0]
 800c9f6:	687b      	ldr	r3, [r7, #4]
 800c9f8:	601a      	str	r2, [r3, #0]
 800c9fa:	e003      	b.n	800ca04 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800c9fc:	68fb      	ldr	r3, [r7, #12]
 800c9fe:	681a      	ldr	r2, [r3, #0]
 800ca00:	687b      	ldr	r3, [r7, #4]
 800ca02:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800ca04:	68fa      	ldr	r2, [r7, #12]
 800ca06:	687b      	ldr	r3, [r7, #4]
 800ca08:	429a      	cmp	r2, r3
 800ca0a:	d002      	beq.n	800ca12 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800ca0c:	68fb      	ldr	r3, [r7, #12]
 800ca0e:	687a      	ldr	r2, [r7, #4]
 800ca10:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ca12:	bf00      	nop
 800ca14:	3714      	adds	r7, #20
 800ca16:	46bd      	mov	sp, r7
 800ca18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca1c:	4770      	bx	lr
 800ca1e:	bf00      	nop
 800ca20:	20003424 	.word	0x20003424
 800ca24:	2000342c 	.word	0x2000342c

0800ca28 <calloc>:
 800ca28:	4b02      	ldr	r3, [pc, #8]	@ (800ca34 <calloc+0xc>)
 800ca2a:	460a      	mov	r2, r1
 800ca2c:	4601      	mov	r1, r0
 800ca2e:	6818      	ldr	r0, [r3, #0]
 800ca30:	f000 b802 	b.w	800ca38 <_calloc_r>
 800ca34:	20000140 	.word	0x20000140

0800ca38 <_calloc_r>:
 800ca38:	b570      	push	{r4, r5, r6, lr}
 800ca3a:	fba1 5402 	umull	r5, r4, r1, r2
 800ca3e:	b93c      	cbnz	r4, 800ca50 <_calloc_r+0x18>
 800ca40:	4629      	mov	r1, r5
 800ca42:	f000 f837 	bl	800cab4 <_malloc_r>
 800ca46:	4606      	mov	r6, r0
 800ca48:	b928      	cbnz	r0, 800ca56 <_calloc_r+0x1e>
 800ca4a:	2600      	movs	r6, #0
 800ca4c:	4630      	mov	r0, r6
 800ca4e:	bd70      	pop	{r4, r5, r6, pc}
 800ca50:	220c      	movs	r2, #12
 800ca52:	6002      	str	r2, [r0, #0]
 800ca54:	e7f9      	b.n	800ca4a <_calloc_r+0x12>
 800ca56:	462a      	mov	r2, r5
 800ca58:	4621      	mov	r1, r4
 800ca5a:	f000 feb8 	bl	800d7ce <memset>
 800ca5e:	e7f5      	b.n	800ca4c <_calloc_r+0x14>

0800ca60 <malloc>:
 800ca60:	4b02      	ldr	r3, [pc, #8]	@ (800ca6c <malloc+0xc>)
 800ca62:	4601      	mov	r1, r0
 800ca64:	6818      	ldr	r0, [r3, #0]
 800ca66:	f000 b825 	b.w	800cab4 <_malloc_r>
 800ca6a:	bf00      	nop
 800ca6c:	20000140 	.word	0x20000140

0800ca70 <sbrk_aligned>:
 800ca70:	b570      	push	{r4, r5, r6, lr}
 800ca72:	4e0f      	ldr	r6, [pc, #60]	@ (800cab0 <sbrk_aligned+0x40>)
 800ca74:	460c      	mov	r4, r1
 800ca76:	6831      	ldr	r1, [r6, #0]
 800ca78:	4605      	mov	r5, r0
 800ca7a:	b911      	cbnz	r1, 800ca82 <sbrk_aligned+0x12>
 800ca7c:	f000 ff9a 	bl	800d9b4 <_sbrk_r>
 800ca80:	6030      	str	r0, [r6, #0]
 800ca82:	4621      	mov	r1, r4
 800ca84:	4628      	mov	r0, r5
 800ca86:	f000 ff95 	bl	800d9b4 <_sbrk_r>
 800ca8a:	1c43      	adds	r3, r0, #1
 800ca8c:	d103      	bne.n	800ca96 <sbrk_aligned+0x26>
 800ca8e:	f04f 34ff 	mov.w	r4, #4294967295
 800ca92:	4620      	mov	r0, r4
 800ca94:	bd70      	pop	{r4, r5, r6, pc}
 800ca96:	1cc4      	adds	r4, r0, #3
 800ca98:	f024 0403 	bic.w	r4, r4, #3
 800ca9c:	42a0      	cmp	r0, r4
 800ca9e:	d0f8      	beq.n	800ca92 <sbrk_aligned+0x22>
 800caa0:	1a21      	subs	r1, r4, r0
 800caa2:	4628      	mov	r0, r5
 800caa4:	f000 ff86 	bl	800d9b4 <_sbrk_r>
 800caa8:	3001      	adds	r0, #1
 800caaa:	d1f2      	bne.n	800ca92 <sbrk_aligned+0x22>
 800caac:	e7ef      	b.n	800ca8e <sbrk_aligned+0x1e>
 800caae:	bf00      	nop
 800cab0:	20003444 	.word	0x20003444

0800cab4 <_malloc_r>:
 800cab4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cab8:	1ccd      	adds	r5, r1, #3
 800caba:	f025 0503 	bic.w	r5, r5, #3
 800cabe:	3508      	adds	r5, #8
 800cac0:	2d0c      	cmp	r5, #12
 800cac2:	bf38      	it	cc
 800cac4:	250c      	movcc	r5, #12
 800cac6:	2d00      	cmp	r5, #0
 800cac8:	4606      	mov	r6, r0
 800caca:	db01      	blt.n	800cad0 <_malloc_r+0x1c>
 800cacc:	42a9      	cmp	r1, r5
 800cace:	d904      	bls.n	800cada <_malloc_r+0x26>
 800cad0:	230c      	movs	r3, #12
 800cad2:	6033      	str	r3, [r6, #0]
 800cad4:	2000      	movs	r0, #0
 800cad6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cada:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800cbb0 <_malloc_r+0xfc>
 800cade:	f000 f869 	bl	800cbb4 <__malloc_lock>
 800cae2:	f8d8 3000 	ldr.w	r3, [r8]
 800cae6:	461c      	mov	r4, r3
 800cae8:	bb44      	cbnz	r4, 800cb3c <_malloc_r+0x88>
 800caea:	4629      	mov	r1, r5
 800caec:	4630      	mov	r0, r6
 800caee:	f7ff ffbf 	bl	800ca70 <sbrk_aligned>
 800caf2:	1c43      	adds	r3, r0, #1
 800caf4:	4604      	mov	r4, r0
 800caf6:	d158      	bne.n	800cbaa <_malloc_r+0xf6>
 800caf8:	f8d8 4000 	ldr.w	r4, [r8]
 800cafc:	4627      	mov	r7, r4
 800cafe:	2f00      	cmp	r7, #0
 800cb00:	d143      	bne.n	800cb8a <_malloc_r+0xd6>
 800cb02:	2c00      	cmp	r4, #0
 800cb04:	d04b      	beq.n	800cb9e <_malloc_r+0xea>
 800cb06:	6823      	ldr	r3, [r4, #0]
 800cb08:	4639      	mov	r1, r7
 800cb0a:	4630      	mov	r0, r6
 800cb0c:	eb04 0903 	add.w	r9, r4, r3
 800cb10:	f000 ff50 	bl	800d9b4 <_sbrk_r>
 800cb14:	4581      	cmp	r9, r0
 800cb16:	d142      	bne.n	800cb9e <_malloc_r+0xea>
 800cb18:	6821      	ldr	r1, [r4, #0]
 800cb1a:	1a6d      	subs	r5, r5, r1
 800cb1c:	4629      	mov	r1, r5
 800cb1e:	4630      	mov	r0, r6
 800cb20:	f7ff ffa6 	bl	800ca70 <sbrk_aligned>
 800cb24:	3001      	adds	r0, #1
 800cb26:	d03a      	beq.n	800cb9e <_malloc_r+0xea>
 800cb28:	6823      	ldr	r3, [r4, #0]
 800cb2a:	442b      	add	r3, r5
 800cb2c:	6023      	str	r3, [r4, #0]
 800cb2e:	f8d8 3000 	ldr.w	r3, [r8]
 800cb32:	685a      	ldr	r2, [r3, #4]
 800cb34:	bb62      	cbnz	r2, 800cb90 <_malloc_r+0xdc>
 800cb36:	f8c8 7000 	str.w	r7, [r8]
 800cb3a:	e00f      	b.n	800cb5c <_malloc_r+0xa8>
 800cb3c:	6822      	ldr	r2, [r4, #0]
 800cb3e:	1b52      	subs	r2, r2, r5
 800cb40:	d420      	bmi.n	800cb84 <_malloc_r+0xd0>
 800cb42:	2a0b      	cmp	r2, #11
 800cb44:	d917      	bls.n	800cb76 <_malloc_r+0xc2>
 800cb46:	1961      	adds	r1, r4, r5
 800cb48:	42a3      	cmp	r3, r4
 800cb4a:	6025      	str	r5, [r4, #0]
 800cb4c:	bf18      	it	ne
 800cb4e:	6059      	strne	r1, [r3, #4]
 800cb50:	6863      	ldr	r3, [r4, #4]
 800cb52:	bf08      	it	eq
 800cb54:	f8c8 1000 	streq.w	r1, [r8]
 800cb58:	5162      	str	r2, [r4, r5]
 800cb5a:	604b      	str	r3, [r1, #4]
 800cb5c:	4630      	mov	r0, r6
 800cb5e:	f000 f82f 	bl	800cbc0 <__malloc_unlock>
 800cb62:	f104 000b 	add.w	r0, r4, #11
 800cb66:	1d23      	adds	r3, r4, #4
 800cb68:	f020 0007 	bic.w	r0, r0, #7
 800cb6c:	1ac2      	subs	r2, r0, r3
 800cb6e:	bf1c      	itt	ne
 800cb70:	1a1b      	subne	r3, r3, r0
 800cb72:	50a3      	strne	r3, [r4, r2]
 800cb74:	e7af      	b.n	800cad6 <_malloc_r+0x22>
 800cb76:	6862      	ldr	r2, [r4, #4]
 800cb78:	42a3      	cmp	r3, r4
 800cb7a:	bf0c      	ite	eq
 800cb7c:	f8c8 2000 	streq.w	r2, [r8]
 800cb80:	605a      	strne	r2, [r3, #4]
 800cb82:	e7eb      	b.n	800cb5c <_malloc_r+0xa8>
 800cb84:	4623      	mov	r3, r4
 800cb86:	6864      	ldr	r4, [r4, #4]
 800cb88:	e7ae      	b.n	800cae8 <_malloc_r+0x34>
 800cb8a:	463c      	mov	r4, r7
 800cb8c:	687f      	ldr	r7, [r7, #4]
 800cb8e:	e7b6      	b.n	800cafe <_malloc_r+0x4a>
 800cb90:	461a      	mov	r2, r3
 800cb92:	685b      	ldr	r3, [r3, #4]
 800cb94:	42a3      	cmp	r3, r4
 800cb96:	d1fb      	bne.n	800cb90 <_malloc_r+0xdc>
 800cb98:	2300      	movs	r3, #0
 800cb9a:	6053      	str	r3, [r2, #4]
 800cb9c:	e7de      	b.n	800cb5c <_malloc_r+0xa8>
 800cb9e:	230c      	movs	r3, #12
 800cba0:	6033      	str	r3, [r6, #0]
 800cba2:	4630      	mov	r0, r6
 800cba4:	f000 f80c 	bl	800cbc0 <__malloc_unlock>
 800cba8:	e794      	b.n	800cad4 <_malloc_r+0x20>
 800cbaa:	6005      	str	r5, [r0, #0]
 800cbac:	e7d6      	b.n	800cb5c <_malloc_r+0xa8>
 800cbae:	bf00      	nop
 800cbb0:	20003448 	.word	0x20003448

0800cbb4 <__malloc_lock>:
 800cbb4:	4801      	ldr	r0, [pc, #4]	@ (800cbbc <__malloc_lock+0x8>)
 800cbb6:	f000 bf4a 	b.w	800da4e <__retarget_lock_acquire_recursive>
 800cbba:	bf00      	nop
 800cbbc:	2000358c 	.word	0x2000358c

0800cbc0 <__malloc_unlock>:
 800cbc0:	4801      	ldr	r0, [pc, #4]	@ (800cbc8 <__malloc_unlock+0x8>)
 800cbc2:	f000 bf45 	b.w	800da50 <__retarget_lock_release_recursive>
 800cbc6:	bf00      	nop
 800cbc8:	2000358c 	.word	0x2000358c

0800cbcc <_strtol_l.constprop.0>:
 800cbcc:	2b24      	cmp	r3, #36	@ 0x24
 800cbce:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cbd2:	4686      	mov	lr, r0
 800cbd4:	4690      	mov	r8, r2
 800cbd6:	d801      	bhi.n	800cbdc <_strtol_l.constprop.0+0x10>
 800cbd8:	2b01      	cmp	r3, #1
 800cbda:	d106      	bne.n	800cbea <_strtol_l.constprop.0+0x1e>
 800cbdc:	f000 ff0c 	bl	800d9f8 <__errno>
 800cbe0:	2316      	movs	r3, #22
 800cbe2:	6003      	str	r3, [r0, #0]
 800cbe4:	2000      	movs	r0, #0
 800cbe6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cbea:	4834      	ldr	r0, [pc, #208]	@ (800ccbc <_strtol_l.constprop.0+0xf0>)
 800cbec:	460d      	mov	r5, r1
 800cbee:	462a      	mov	r2, r5
 800cbf0:	f815 4b01 	ldrb.w	r4, [r5], #1
 800cbf4:	5d06      	ldrb	r6, [r0, r4]
 800cbf6:	f016 0608 	ands.w	r6, r6, #8
 800cbfa:	d1f8      	bne.n	800cbee <_strtol_l.constprop.0+0x22>
 800cbfc:	2c2d      	cmp	r4, #45	@ 0x2d
 800cbfe:	d12d      	bne.n	800cc5c <_strtol_l.constprop.0+0x90>
 800cc00:	782c      	ldrb	r4, [r5, #0]
 800cc02:	2601      	movs	r6, #1
 800cc04:	1c95      	adds	r5, r2, #2
 800cc06:	f033 0210 	bics.w	r2, r3, #16
 800cc0a:	d109      	bne.n	800cc20 <_strtol_l.constprop.0+0x54>
 800cc0c:	2c30      	cmp	r4, #48	@ 0x30
 800cc0e:	d12a      	bne.n	800cc66 <_strtol_l.constprop.0+0x9a>
 800cc10:	782a      	ldrb	r2, [r5, #0]
 800cc12:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800cc16:	2a58      	cmp	r2, #88	@ 0x58
 800cc18:	d125      	bne.n	800cc66 <_strtol_l.constprop.0+0x9a>
 800cc1a:	786c      	ldrb	r4, [r5, #1]
 800cc1c:	2310      	movs	r3, #16
 800cc1e:	3502      	adds	r5, #2
 800cc20:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800cc24:	f10c 3cff 	add.w	ip, ip, #4294967295
 800cc28:	2200      	movs	r2, #0
 800cc2a:	fbbc f9f3 	udiv	r9, ip, r3
 800cc2e:	4610      	mov	r0, r2
 800cc30:	fb03 ca19 	mls	sl, r3, r9, ip
 800cc34:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800cc38:	2f09      	cmp	r7, #9
 800cc3a:	d81b      	bhi.n	800cc74 <_strtol_l.constprop.0+0xa8>
 800cc3c:	463c      	mov	r4, r7
 800cc3e:	42a3      	cmp	r3, r4
 800cc40:	dd27      	ble.n	800cc92 <_strtol_l.constprop.0+0xc6>
 800cc42:	1c57      	adds	r7, r2, #1
 800cc44:	d007      	beq.n	800cc56 <_strtol_l.constprop.0+0x8a>
 800cc46:	4581      	cmp	r9, r0
 800cc48:	d320      	bcc.n	800cc8c <_strtol_l.constprop.0+0xc0>
 800cc4a:	d101      	bne.n	800cc50 <_strtol_l.constprop.0+0x84>
 800cc4c:	45a2      	cmp	sl, r4
 800cc4e:	db1d      	blt.n	800cc8c <_strtol_l.constprop.0+0xc0>
 800cc50:	fb00 4003 	mla	r0, r0, r3, r4
 800cc54:	2201      	movs	r2, #1
 800cc56:	f815 4b01 	ldrb.w	r4, [r5], #1
 800cc5a:	e7eb      	b.n	800cc34 <_strtol_l.constprop.0+0x68>
 800cc5c:	2c2b      	cmp	r4, #43	@ 0x2b
 800cc5e:	bf04      	itt	eq
 800cc60:	782c      	ldrbeq	r4, [r5, #0]
 800cc62:	1c95      	addeq	r5, r2, #2
 800cc64:	e7cf      	b.n	800cc06 <_strtol_l.constprop.0+0x3a>
 800cc66:	2b00      	cmp	r3, #0
 800cc68:	d1da      	bne.n	800cc20 <_strtol_l.constprop.0+0x54>
 800cc6a:	2c30      	cmp	r4, #48	@ 0x30
 800cc6c:	bf0c      	ite	eq
 800cc6e:	2308      	moveq	r3, #8
 800cc70:	230a      	movne	r3, #10
 800cc72:	e7d5      	b.n	800cc20 <_strtol_l.constprop.0+0x54>
 800cc74:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800cc78:	2f19      	cmp	r7, #25
 800cc7a:	d801      	bhi.n	800cc80 <_strtol_l.constprop.0+0xb4>
 800cc7c:	3c37      	subs	r4, #55	@ 0x37
 800cc7e:	e7de      	b.n	800cc3e <_strtol_l.constprop.0+0x72>
 800cc80:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800cc84:	2f19      	cmp	r7, #25
 800cc86:	d804      	bhi.n	800cc92 <_strtol_l.constprop.0+0xc6>
 800cc88:	3c57      	subs	r4, #87	@ 0x57
 800cc8a:	e7d8      	b.n	800cc3e <_strtol_l.constprop.0+0x72>
 800cc8c:	f04f 32ff 	mov.w	r2, #4294967295
 800cc90:	e7e1      	b.n	800cc56 <_strtol_l.constprop.0+0x8a>
 800cc92:	1c53      	adds	r3, r2, #1
 800cc94:	d108      	bne.n	800cca8 <_strtol_l.constprop.0+0xdc>
 800cc96:	2322      	movs	r3, #34	@ 0x22
 800cc98:	f8ce 3000 	str.w	r3, [lr]
 800cc9c:	4660      	mov	r0, ip
 800cc9e:	f1b8 0f00 	cmp.w	r8, #0
 800cca2:	d0a0      	beq.n	800cbe6 <_strtol_l.constprop.0+0x1a>
 800cca4:	1e69      	subs	r1, r5, #1
 800cca6:	e006      	b.n	800ccb6 <_strtol_l.constprop.0+0xea>
 800cca8:	b106      	cbz	r6, 800ccac <_strtol_l.constprop.0+0xe0>
 800ccaa:	4240      	negs	r0, r0
 800ccac:	f1b8 0f00 	cmp.w	r8, #0
 800ccb0:	d099      	beq.n	800cbe6 <_strtol_l.constprop.0+0x1a>
 800ccb2:	2a00      	cmp	r2, #0
 800ccb4:	d1f6      	bne.n	800cca4 <_strtol_l.constprop.0+0xd8>
 800ccb6:	f8c8 1000 	str.w	r1, [r8]
 800ccba:	e794      	b.n	800cbe6 <_strtol_l.constprop.0+0x1a>
 800ccbc:	0800fdb9 	.word	0x0800fdb9

0800ccc0 <strtol>:
 800ccc0:	4613      	mov	r3, r2
 800ccc2:	460a      	mov	r2, r1
 800ccc4:	4601      	mov	r1, r0
 800ccc6:	4802      	ldr	r0, [pc, #8]	@ (800ccd0 <strtol+0x10>)
 800ccc8:	6800      	ldr	r0, [r0, #0]
 800ccca:	f7ff bf7f 	b.w	800cbcc <_strtol_l.constprop.0>
 800ccce:	bf00      	nop
 800ccd0:	20000140 	.word	0x20000140

0800ccd4 <__cvt>:
 800ccd4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ccd8:	ec57 6b10 	vmov	r6, r7, d0
 800ccdc:	2f00      	cmp	r7, #0
 800ccde:	460c      	mov	r4, r1
 800cce0:	4619      	mov	r1, r3
 800cce2:	463b      	mov	r3, r7
 800cce4:	bfbb      	ittet	lt
 800cce6:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800ccea:	461f      	movlt	r7, r3
 800ccec:	2300      	movge	r3, #0
 800ccee:	232d      	movlt	r3, #45	@ 0x2d
 800ccf0:	700b      	strb	r3, [r1, #0]
 800ccf2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ccf4:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800ccf8:	4691      	mov	r9, r2
 800ccfa:	f023 0820 	bic.w	r8, r3, #32
 800ccfe:	bfbc      	itt	lt
 800cd00:	4632      	movlt	r2, r6
 800cd02:	4616      	movlt	r6, r2
 800cd04:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800cd08:	d005      	beq.n	800cd16 <__cvt+0x42>
 800cd0a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800cd0e:	d100      	bne.n	800cd12 <__cvt+0x3e>
 800cd10:	3401      	adds	r4, #1
 800cd12:	2102      	movs	r1, #2
 800cd14:	e000      	b.n	800cd18 <__cvt+0x44>
 800cd16:	2103      	movs	r1, #3
 800cd18:	ab03      	add	r3, sp, #12
 800cd1a:	9301      	str	r3, [sp, #4]
 800cd1c:	ab02      	add	r3, sp, #8
 800cd1e:	9300      	str	r3, [sp, #0]
 800cd20:	ec47 6b10 	vmov	d0, r6, r7
 800cd24:	4653      	mov	r3, sl
 800cd26:	4622      	mov	r2, r4
 800cd28:	f000 ff4a 	bl	800dbc0 <_dtoa_r>
 800cd2c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800cd30:	4605      	mov	r5, r0
 800cd32:	d119      	bne.n	800cd68 <__cvt+0x94>
 800cd34:	f019 0f01 	tst.w	r9, #1
 800cd38:	d00e      	beq.n	800cd58 <__cvt+0x84>
 800cd3a:	eb00 0904 	add.w	r9, r0, r4
 800cd3e:	2200      	movs	r2, #0
 800cd40:	2300      	movs	r3, #0
 800cd42:	4630      	mov	r0, r6
 800cd44:	4639      	mov	r1, r7
 800cd46:	f7f3 fecf 	bl	8000ae8 <__aeabi_dcmpeq>
 800cd4a:	b108      	cbz	r0, 800cd50 <__cvt+0x7c>
 800cd4c:	f8cd 900c 	str.w	r9, [sp, #12]
 800cd50:	2230      	movs	r2, #48	@ 0x30
 800cd52:	9b03      	ldr	r3, [sp, #12]
 800cd54:	454b      	cmp	r3, r9
 800cd56:	d31e      	bcc.n	800cd96 <__cvt+0xc2>
 800cd58:	9b03      	ldr	r3, [sp, #12]
 800cd5a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800cd5c:	1b5b      	subs	r3, r3, r5
 800cd5e:	4628      	mov	r0, r5
 800cd60:	6013      	str	r3, [r2, #0]
 800cd62:	b004      	add	sp, #16
 800cd64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cd68:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800cd6c:	eb00 0904 	add.w	r9, r0, r4
 800cd70:	d1e5      	bne.n	800cd3e <__cvt+0x6a>
 800cd72:	7803      	ldrb	r3, [r0, #0]
 800cd74:	2b30      	cmp	r3, #48	@ 0x30
 800cd76:	d10a      	bne.n	800cd8e <__cvt+0xba>
 800cd78:	2200      	movs	r2, #0
 800cd7a:	2300      	movs	r3, #0
 800cd7c:	4630      	mov	r0, r6
 800cd7e:	4639      	mov	r1, r7
 800cd80:	f7f3 feb2 	bl	8000ae8 <__aeabi_dcmpeq>
 800cd84:	b918      	cbnz	r0, 800cd8e <__cvt+0xba>
 800cd86:	f1c4 0401 	rsb	r4, r4, #1
 800cd8a:	f8ca 4000 	str.w	r4, [sl]
 800cd8e:	f8da 3000 	ldr.w	r3, [sl]
 800cd92:	4499      	add	r9, r3
 800cd94:	e7d3      	b.n	800cd3e <__cvt+0x6a>
 800cd96:	1c59      	adds	r1, r3, #1
 800cd98:	9103      	str	r1, [sp, #12]
 800cd9a:	701a      	strb	r2, [r3, #0]
 800cd9c:	e7d9      	b.n	800cd52 <__cvt+0x7e>

0800cd9e <__exponent>:
 800cd9e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cda0:	2900      	cmp	r1, #0
 800cda2:	bfba      	itte	lt
 800cda4:	4249      	neglt	r1, r1
 800cda6:	232d      	movlt	r3, #45	@ 0x2d
 800cda8:	232b      	movge	r3, #43	@ 0x2b
 800cdaa:	2909      	cmp	r1, #9
 800cdac:	7002      	strb	r2, [r0, #0]
 800cdae:	7043      	strb	r3, [r0, #1]
 800cdb0:	dd29      	ble.n	800ce06 <__exponent+0x68>
 800cdb2:	f10d 0307 	add.w	r3, sp, #7
 800cdb6:	461d      	mov	r5, r3
 800cdb8:	270a      	movs	r7, #10
 800cdba:	461a      	mov	r2, r3
 800cdbc:	fbb1 f6f7 	udiv	r6, r1, r7
 800cdc0:	fb07 1416 	mls	r4, r7, r6, r1
 800cdc4:	3430      	adds	r4, #48	@ 0x30
 800cdc6:	f802 4c01 	strb.w	r4, [r2, #-1]
 800cdca:	460c      	mov	r4, r1
 800cdcc:	2c63      	cmp	r4, #99	@ 0x63
 800cdce:	f103 33ff 	add.w	r3, r3, #4294967295
 800cdd2:	4631      	mov	r1, r6
 800cdd4:	dcf1      	bgt.n	800cdba <__exponent+0x1c>
 800cdd6:	3130      	adds	r1, #48	@ 0x30
 800cdd8:	1e94      	subs	r4, r2, #2
 800cdda:	f803 1c01 	strb.w	r1, [r3, #-1]
 800cdde:	1c41      	adds	r1, r0, #1
 800cde0:	4623      	mov	r3, r4
 800cde2:	42ab      	cmp	r3, r5
 800cde4:	d30a      	bcc.n	800cdfc <__exponent+0x5e>
 800cde6:	f10d 0309 	add.w	r3, sp, #9
 800cdea:	1a9b      	subs	r3, r3, r2
 800cdec:	42ac      	cmp	r4, r5
 800cdee:	bf88      	it	hi
 800cdf0:	2300      	movhi	r3, #0
 800cdf2:	3302      	adds	r3, #2
 800cdf4:	4403      	add	r3, r0
 800cdf6:	1a18      	subs	r0, r3, r0
 800cdf8:	b003      	add	sp, #12
 800cdfa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cdfc:	f813 6b01 	ldrb.w	r6, [r3], #1
 800ce00:	f801 6f01 	strb.w	r6, [r1, #1]!
 800ce04:	e7ed      	b.n	800cde2 <__exponent+0x44>
 800ce06:	2330      	movs	r3, #48	@ 0x30
 800ce08:	3130      	adds	r1, #48	@ 0x30
 800ce0a:	7083      	strb	r3, [r0, #2]
 800ce0c:	70c1      	strb	r1, [r0, #3]
 800ce0e:	1d03      	adds	r3, r0, #4
 800ce10:	e7f1      	b.n	800cdf6 <__exponent+0x58>
	...

0800ce14 <_printf_float>:
 800ce14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce18:	b08d      	sub	sp, #52	@ 0x34
 800ce1a:	460c      	mov	r4, r1
 800ce1c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800ce20:	4616      	mov	r6, r2
 800ce22:	461f      	mov	r7, r3
 800ce24:	4605      	mov	r5, r0
 800ce26:	f000 fd37 	bl	800d898 <_localeconv_r>
 800ce2a:	6803      	ldr	r3, [r0, #0]
 800ce2c:	9304      	str	r3, [sp, #16]
 800ce2e:	4618      	mov	r0, r3
 800ce30:	f7f3 fa2e 	bl	8000290 <strlen>
 800ce34:	2300      	movs	r3, #0
 800ce36:	930a      	str	r3, [sp, #40]	@ 0x28
 800ce38:	f8d8 3000 	ldr.w	r3, [r8]
 800ce3c:	9005      	str	r0, [sp, #20]
 800ce3e:	3307      	adds	r3, #7
 800ce40:	f023 0307 	bic.w	r3, r3, #7
 800ce44:	f103 0208 	add.w	r2, r3, #8
 800ce48:	f894 a018 	ldrb.w	sl, [r4, #24]
 800ce4c:	f8d4 b000 	ldr.w	fp, [r4]
 800ce50:	f8c8 2000 	str.w	r2, [r8]
 800ce54:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ce58:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800ce5c:	9307      	str	r3, [sp, #28]
 800ce5e:	f8cd 8018 	str.w	r8, [sp, #24]
 800ce62:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800ce66:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ce6a:	4b9c      	ldr	r3, [pc, #624]	@ (800d0dc <_printf_float+0x2c8>)
 800ce6c:	f04f 32ff 	mov.w	r2, #4294967295
 800ce70:	f7f3 fe6c 	bl	8000b4c <__aeabi_dcmpun>
 800ce74:	bb70      	cbnz	r0, 800ced4 <_printf_float+0xc0>
 800ce76:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ce7a:	4b98      	ldr	r3, [pc, #608]	@ (800d0dc <_printf_float+0x2c8>)
 800ce7c:	f04f 32ff 	mov.w	r2, #4294967295
 800ce80:	f7f3 fe46 	bl	8000b10 <__aeabi_dcmple>
 800ce84:	bb30      	cbnz	r0, 800ced4 <_printf_float+0xc0>
 800ce86:	2200      	movs	r2, #0
 800ce88:	2300      	movs	r3, #0
 800ce8a:	4640      	mov	r0, r8
 800ce8c:	4649      	mov	r1, r9
 800ce8e:	f7f3 fe35 	bl	8000afc <__aeabi_dcmplt>
 800ce92:	b110      	cbz	r0, 800ce9a <_printf_float+0x86>
 800ce94:	232d      	movs	r3, #45	@ 0x2d
 800ce96:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ce9a:	4a91      	ldr	r2, [pc, #580]	@ (800d0e0 <_printf_float+0x2cc>)
 800ce9c:	4b91      	ldr	r3, [pc, #580]	@ (800d0e4 <_printf_float+0x2d0>)
 800ce9e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800cea2:	bf94      	ite	ls
 800cea4:	4690      	movls	r8, r2
 800cea6:	4698      	movhi	r8, r3
 800cea8:	2303      	movs	r3, #3
 800ceaa:	6123      	str	r3, [r4, #16]
 800ceac:	f02b 0304 	bic.w	r3, fp, #4
 800ceb0:	6023      	str	r3, [r4, #0]
 800ceb2:	f04f 0900 	mov.w	r9, #0
 800ceb6:	9700      	str	r7, [sp, #0]
 800ceb8:	4633      	mov	r3, r6
 800ceba:	aa0b      	add	r2, sp, #44	@ 0x2c
 800cebc:	4621      	mov	r1, r4
 800cebe:	4628      	mov	r0, r5
 800cec0:	f000 f9d2 	bl	800d268 <_printf_common>
 800cec4:	3001      	adds	r0, #1
 800cec6:	f040 808d 	bne.w	800cfe4 <_printf_float+0x1d0>
 800ceca:	f04f 30ff 	mov.w	r0, #4294967295
 800cece:	b00d      	add	sp, #52	@ 0x34
 800ced0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ced4:	4642      	mov	r2, r8
 800ced6:	464b      	mov	r3, r9
 800ced8:	4640      	mov	r0, r8
 800ceda:	4649      	mov	r1, r9
 800cedc:	f7f3 fe36 	bl	8000b4c <__aeabi_dcmpun>
 800cee0:	b140      	cbz	r0, 800cef4 <_printf_float+0xe0>
 800cee2:	464b      	mov	r3, r9
 800cee4:	2b00      	cmp	r3, #0
 800cee6:	bfbc      	itt	lt
 800cee8:	232d      	movlt	r3, #45	@ 0x2d
 800ceea:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800ceee:	4a7e      	ldr	r2, [pc, #504]	@ (800d0e8 <_printf_float+0x2d4>)
 800cef0:	4b7e      	ldr	r3, [pc, #504]	@ (800d0ec <_printf_float+0x2d8>)
 800cef2:	e7d4      	b.n	800ce9e <_printf_float+0x8a>
 800cef4:	6863      	ldr	r3, [r4, #4]
 800cef6:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800cefa:	9206      	str	r2, [sp, #24]
 800cefc:	1c5a      	adds	r2, r3, #1
 800cefe:	d13b      	bne.n	800cf78 <_printf_float+0x164>
 800cf00:	2306      	movs	r3, #6
 800cf02:	6063      	str	r3, [r4, #4]
 800cf04:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800cf08:	2300      	movs	r3, #0
 800cf0a:	6022      	str	r2, [r4, #0]
 800cf0c:	9303      	str	r3, [sp, #12]
 800cf0e:	ab0a      	add	r3, sp, #40	@ 0x28
 800cf10:	e9cd a301 	strd	sl, r3, [sp, #4]
 800cf14:	ab09      	add	r3, sp, #36	@ 0x24
 800cf16:	9300      	str	r3, [sp, #0]
 800cf18:	6861      	ldr	r1, [r4, #4]
 800cf1a:	ec49 8b10 	vmov	d0, r8, r9
 800cf1e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800cf22:	4628      	mov	r0, r5
 800cf24:	f7ff fed6 	bl	800ccd4 <__cvt>
 800cf28:	9b06      	ldr	r3, [sp, #24]
 800cf2a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800cf2c:	2b47      	cmp	r3, #71	@ 0x47
 800cf2e:	4680      	mov	r8, r0
 800cf30:	d129      	bne.n	800cf86 <_printf_float+0x172>
 800cf32:	1cc8      	adds	r0, r1, #3
 800cf34:	db02      	blt.n	800cf3c <_printf_float+0x128>
 800cf36:	6863      	ldr	r3, [r4, #4]
 800cf38:	4299      	cmp	r1, r3
 800cf3a:	dd41      	ble.n	800cfc0 <_printf_float+0x1ac>
 800cf3c:	f1aa 0a02 	sub.w	sl, sl, #2
 800cf40:	fa5f fa8a 	uxtb.w	sl, sl
 800cf44:	3901      	subs	r1, #1
 800cf46:	4652      	mov	r2, sl
 800cf48:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800cf4c:	9109      	str	r1, [sp, #36]	@ 0x24
 800cf4e:	f7ff ff26 	bl	800cd9e <__exponent>
 800cf52:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800cf54:	1813      	adds	r3, r2, r0
 800cf56:	2a01      	cmp	r2, #1
 800cf58:	4681      	mov	r9, r0
 800cf5a:	6123      	str	r3, [r4, #16]
 800cf5c:	dc02      	bgt.n	800cf64 <_printf_float+0x150>
 800cf5e:	6822      	ldr	r2, [r4, #0]
 800cf60:	07d2      	lsls	r2, r2, #31
 800cf62:	d501      	bpl.n	800cf68 <_printf_float+0x154>
 800cf64:	3301      	adds	r3, #1
 800cf66:	6123      	str	r3, [r4, #16]
 800cf68:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800cf6c:	2b00      	cmp	r3, #0
 800cf6e:	d0a2      	beq.n	800ceb6 <_printf_float+0xa2>
 800cf70:	232d      	movs	r3, #45	@ 0x2d
 800cf72:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cf76:	e79e      	b.n	800ceb6 <_printf_float+0xa2>
 800cf78:	9a06      	ldr	r2, [sp, #24]
 800cf7a:	2a47      	cmp	r2, #71	@ 0x47
 800cf7c:	d1c2      	bne.n	800cf04 <_printf_float+0xf0>
 800cf7e:	2b00      	cmp	r3, #0
 800cf80:	d1c0      	bne.n	800cf04 <_printf_float+0xf0>
 800cf82:	2301      	movs	r3, #1
 800cf84:	e7bd      	b.n	800cf02 <_printf_float+0xee>
 800cf86:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800cf8a:	d9db      	bls.n	800cf44 <_printf_float+0x130>
 800cf8c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800cf90:	d118      	bne.n	800cfc4 <_printf_float+0x1b0>
 800cf92:	2900      	cmp	r1, #0
 800cf94:	6863      	ldr	r3, [r4, #4]
 800cf96:	dd0b      	ble.n	800cfb0 <_printf_float+0x19c>
 800cf98:	6121      	str	r1, [r4, #16]
 800cf9a:	b913      	cbnz	r3, 800cfa2 <_printf_float+0x18e>
 800cf9c:	6822      	ldr	r2, [r4, #0]
 800cf9e:	07d0      	lsls	r0, r2, #31
 800cfa0:	d502      	bpl.n	800cfa8 <_printf_float+0x194>
 800cfa2:	3301      	adds	r3, #1
 800cfa4:	440b      	add	r3, r1
 800cfa6:	6123      	str	r3, [r4, #16]
 800cfa8:	65a1      	str	r1, [r4, #88]	@ 0x58
 800cfaa:	f04f 0900 	mov.w	r9, #0
 800cfae:	e7db      	b.n	800cf68 <_printf_float+0x154>
 800cfb0:	b913      	cbnz	r3, 800cfb8 <_printf_float+0x1a4>
 800cfb2:	6822      	ldr	r2, [r4, #0]
 800cfb4:	07d2      	lsls	r2, r2, #31
 800cfb6:	d501      	bpl.n	800cfbc <_printf_float+0x1a8>
 800cfb8:	3302      	adds	r3, #2
 800cfba:	e7f4      	b.n	800cfa6 <_printf_float+0x192>
 800cfbc:	2301      	movs	r3, #1
 800cfbe:	e7f2      	b.n	800cfa6 <_printf_float+0x192>
 800cfc0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800cfc4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cfc6:	4299      	cmp	r1, r3
 800cfc8:	db05      	blt.n	800cfd6 <_printf_float+0x1c2>
 800cfca:	6823      	ldr	r3, [r4, #0]
 800cfcc:	6121      	str	r1, [r4, #16]
 800cfce:	07d8      	lsls	r0, r3, #31
 800cfd0:	d5ea      	bpl.n	800cfa8 <_printf_float+0x194>
 800cfd2:	1c4b      	adds	r3, r1, #1
 800cfd4:	e7e7      	b.n	800cfa6 <_printf_float+0x192>
 800cfd6:	2900      	cmp	r1, #0
 800cfd8:	bfd4      	ite	le
 800cfda:	f1c1 0202 	rsble	r2, r1, #2
 800cfde:	2201      	movgt	r2, #1
 800cfe0:	4413      	add	r3, r2
 800cfe2:	e7e0      	b.n	800cfa6 <_printf_float+0x192>
 800cfe4:	6823      	ldr	r3, [r4, #0]
 800cfe6:	055a      	lsls	r2, r3, #21
 800cfe8:	d407      	bmi.n	800cffa <_printf_float+0x1e6>
 800cfea:	6923      	ldr	r3, [r4, #16]
 800cfec:	4642      	mov	r2, r8
 800cfee:	4631      	mov	r1, r6
 800cff0:	4628      	mov	r0, r5
 800cff2:	47b8      	blx	r7
 800cff4:	3001      	adds	r0, #1
 800cff6:	d12b      	bne.n	800d050 <_printf_float+0x23c>
 800cff8:	e767      	b.n	800ceca <_printf_float+0xb6>
 800cffa:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800cffe:	f240 80dd 	bls.w	800d1bc <_printf_float+0x3a8>
 800d002:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800d006:	2200      	movs	r2, #0
 800d008:	2300      	movs	r3, #0
 800d00a:	f7f3 fd6d 	bl	8000ae8 <__aeabi_dcmpeq>
 800d00e:	2800      	cmp	r0, #0
 800d010:	d033      	beq.n	800d07a <_printf_float+0x266>
 800d012:	4a37      	ldr	r2, [pc, #220]	@ (800d0f0 <_printf_float+0x2dc>)
 800d014:	2301      	movs	r3, #1
 800d016:	4631      	mov	r1, r6
 800d018:	4628      	mov	r0, r5
 800d01a:	47b8      	blx	r7
 800d01c:	3001      	adds	r0, #1
 800d01e:	f43f af54 	beq.w	800ceca <_printf_float+0xb6>
 800d022:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800d026:	4543      	cmp	r3, r8
 800d028:	db02      	blt.n	800d030 <_printf_float+0x21c>
 800d02a:	6823      	ldr	r3, [r4, #0]
 800d02c:	07d8      	lsls	r0, r3, #31
 800d02e:	d50f      	bpl.n	800d050 <_printf_float+0x23c>
 800d030:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d034:	4631      	mov	r1, r6
 800d036:	4628      	mov	r0, r5
 800d038:	47b8      	blx	r7
 800d03a:	3001      	adds	r0, #1
 800d03c:	f43f af45 	beq.w	800ceca <_printf_float+0xb6>
 800d040:	f04f 0900 	mov.w	r9, #0
 800d044:	f108 38ff 	add.w	r8, r8, #4294967295
 800d048:	f104 0a1a 	add.w	sl, r4, #26
 800d04c:	45c8      	cmp	r8, r9
 800d04e:	dc09      	bgt.n	800d064 <_printf_float+0x250>
 800d050:	6823      	ldr	r3, [r4, #0]
 800d052:	079b      	lsls	r3, r3, #30
 800d054:	f100 8103 	bmi.w	800d25e <_printf_float+0x44a>
 800d058:	68e0      	ldr	r0, [r4, #12]
 800d05a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d05c:	4298      	cmp	r0, r3
 800d05e:	bfb8      	it	lt
 800d060:	4618      	movlt	r0, r3
 800d062:	e734      	b.n	800cece <_printf_float+0xba>
 800d064:	2301      	movs	r3, #1
 800d066:	4652      	mov	r2, sl
 800d068:	4631      	mov	r1, r6
 800d06a:	4628      	mov	r0, r5
 800d06c:	47b8      	blx	r7
 800d06e:	3001      	adds	r0, #1
 800d070:	f43f af2b 	beq.w	800ceca <_printf_float+0xb6>
 800d074:	f109 0901 	add.w	r9, r9, #1
 800d078:	e7e8      	b.n	800d04c <_printf_float+0x238>
 800d07a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d07c:	2b00      	cmp	r3, #0
 800d07e:	dc39      	bgt.n	800d0f4 <_printf_float+0x2e0>
 800d080:	4a1b      	ldr	r2, [pc, #108]	@ (800d0f0 <_printf_float+0x2dc>)
 800d082:	2301      	movs	r3, #1
 800d084:	4631      	mov	r1, r6
 800d086:	4628      	mov	r0, r5
 800d088:	47b8      	blx	r7
 800d08a:	3001      	adds	r0, #1
 800d08c:	f43f af1d 	beq.w	800ceca <_printf_float+0xb6>
 800d090:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800d094:	ea59 0303 	orrs.w	r3, r9, r3
 800d098:	d102      	bne.n	800d0a0 <_printf_float+0x28c>
 800d09a:	6823      	ldr	r3, [r4, #0]
 800d09c:	07d9      	lsls	r1, r3, #31
 800d09e:	d5d7      	bpl.n	800d050 <_printf_float+0x23c>
 800d0a0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d0a4:	4631      	mov	r1, r6
 800d0a6:	4628      	mov	r0, r5
 800d0a8:	47b8      	blx	r7
 800d0aa:	3001      	adds	r0, #1
 800d0ac:	f43f af0d 	beq.w	800ceca <_printf_float+0xb6>
 800d0b0:	f04f 0a00 	mov.w	sl, #0
 800d0b4:	f104 0b1a 	add.w	fp, r4, #26
 800d0b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d0ba:	425b      	negs	r3, r3
 800d0bc:	4553      	cmp	r3, sl
 800d0be:	dc01      	bgt.n	800d0c4 <_printf_float+0x2b0>
 800d0c0:	464b      	mov	r3, r9
 800d0c2:	e793      	b.n	800cfec <_printf_float+0x1d8>
 800d0c4:	2301      	movs	r3, #1
 800d0c6:	465a      	mov	r2, fp
 800d0c8:	4631      	mov	r1, r6
 800d0ca:	4628      	mov	r0, r5
 800d0cc:	47b8      	blx	r7
 800d0ce:	3001      	adds	r0, #1
 800d0d0:	f43f aefb 	beq.w	800ceca <_printf_float+0xb6>
 800d0d4:	f10a 0a01 	add.w	sl, sl, #1
 800d0d8:	e7ee      	b.n	800d0b8 <_printf_float+0x2a4>
 800d0da:	bf00      	nop
 800d0dc:	7fefffff 	.word	0x7fefffff
 800d0e0:	0800feb9 	.word	0x0800feb9
 800d0e4:	0800febd 	.word	0x0800febd
 800d0e8:	0800fec1 	.word	0x0800fec1
 800d0ec:	0800fec5 	.word	0x0800fec5
 800d0f0:	0800fec9 	.word	0x0800fec9
 800d0f4:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800d0f6:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800d0fa:	4553      	cmp	r3, sl
 800d0fc:	bfa8      	it	ge
 800d0fe:	4653      	movge	r3, sl
 800d100:	2b00      	cmp	r3, #0
 800d102:	4699      	mov	r9, r3
 800d104:	dc36      	bgt.n	800d174 <_printf_float+0x360>
 800d106:	f04f 0b00 	mov.w	fp, #0
 800d10a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d10e:	f104 021a 	add.w	r2, r4, #26
 800d112:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800d114:	9306      	str	r3, [sp, #24]
 800d116:	eba3 0309 	sub.w	r3, r3, r9
 800d11a:	455b      	cmp	r3, fp
 800d11c:	dc31      	bgt.n	800d182 <_printf_float+0x36e>
 800d11e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d120:	459a      	cmp	sl, r3
 800d122:	dc3a      	bgt.n	800d19a <_printf_float+0x386>
 800d124:	6823      	ldr	r3, [r4, #0]
 800d126:	07da      	lsls	r2, r3, #31
 800d128:	d437      	bmi.n	800d19a <_printf_float+0x386>
 800d12a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d12c:	ebaa 0903 	sub.w	r9, sl, r3
 800d130:	9b06      	ldr	r3, [sp, #24]
 800d132:	ebaa 0303 	sub.w	r3, sl, r3
 800d136:	4599      	cmp	r9, r3
 800d138:	bfa8      	it	ge
 800d13a:	4699      	movge	r9, r3
 800d13c:	f1b9 0f00 	cmp.w	r9, #0
 800d140:	dc33      	bgt.n	800d1aa <_printf_float+0x396>
 800d142:	f04f 0800 	mov.w	r8, #0
 800d146:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d14a:	f104 0b1a 	add.w	fp, r4, #26
 800d14e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d150:	ebaa 0303 	sub.w	r3, sl, r3
 800d154:	eba3 0309 	sub.w	r3, r3, r9
 800d158:	4543      	cmp	r3, r8
 800d15a:	f77f af79 	ble.w	800d050 <_printf_float+0x23c>
 800d15e:	2301      	movs	r3, #1
 800d160:	465a      	mov	r2, fp
 800d162:	4631      	mov	r1, r6
 800d164:	4628      	mov	r0, r5
 800d166:	47b8      	blx	r7
 800d168:	3001      	adds	r0, #1
 800d16a:	f43f aeae 	beq.w	800ceca <_printf_float+0xb6>
 800d16e:	f108 0801 	add.w	r8, r8, #1
 800d172:	e7ec      	b.n	800d14e <_printf_float+0x33a>
 800d174:	4642      	mov	r2, r8
 800d176:	4631      	mov	r1, r6
 800d178:	4628      	mov	r0, r5
 800d17a:	47b8      	blx	r7
 800d17c:	3001      	adds	r0, #1
 800d17e:	d1c2      	bne.n	800d106 <_printf_float+0x2f2>
 800d180:	e6a3      	b.n	800ceca <_printf_float+0xb6>
 800d182:	2301      	movs	r3, #1
 800d184:	4631      	mov	r1, r6
 800d186:	4628      	mov	r0, r5
 800d188:	9206      	str	r2, [sp, #24]
 800d18a:	47b8      	blx	r7
 800d18c:	3001      	adds	r0, #1
 800d18e:	f43f ae9c 	beq.w	800ceca <_printf_float+0xb6>
 800d192:	9a06      	ldr	r2, [sp, #24]
 800d194:	f10b 0b01 	add.w	fp, fp, #1
 800d198:	e7bb      	b.n	800d112 <_printf_float+0x2fe>
 800d19a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d19e:	4631      	mov	r1, r6
 800d1a0:	4628      	mov	r0, r5
 800d1a2:	47b8      	blx	r7
 800d1a4:	3001      	adds	r0, #1
 800d1a6:	d1c0      	bne.n	800d12a <_printf_float+0x316>
 800d1a8:	e68f      	b.n	800ceca <_printf_float+0xb6>
 800d1aa:	9a06      	ldr	r2, [sp, #24]
 800d1ac:	464b      	mov	r3, r9
 800d1ae:	4442      	add	r2, r8
 800d1b0:	4631      	mov	r1, r6
 800d1b2:	4628      	mov	r0, r5
 800d1b4:	47b8      	blx	r7
 800d1b6:	3001      	adds	r0, #1
 800d1b8:	d1c3      	bne.n	800d142 <_printf_float+0x32e>
 800d1ba:	e686      	b.n	800ceca <_printf_float+0xb6>
 800d1bc:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800d1c0:	f1ba 0f01 	cmp.w	sl, #1
 800d1c4:	dc01      	bgt.n	800d1ca <_printf_float+0x3b6>
 800d1c6:	07db      	lsls	r3, r3, #31
 800d1c8:	d536      	bpl.n	800d238 <_printf_float+0x424>
 800d1ca:	2301      	movs	r3, #1
 800d1cc:	4642      	mov	r2, r8
 800d1ce:	4631      	mov	r1, r6
 800d1d0:	4628      	mov	r0, r5
 800d1d2:	47b8      	blx	r7
 800d1d4:	3001      	adds	r0, #1
 800d1d6:	f43f ae78 	beq.w	800ceca <_printf_float+0xb6>
 800d1da:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d1de:	4631      	mov	r1, r6
 800d1e0:	4628      	mov	r0, r5
 800d1e2:	47b8      	blx	r7
 800d1e4:	3001      	adds	r0, #1
 800d1e6:	f43f ae70 	beq.w	800ceca <_printf_float+0xb6>
 800d1ea:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800d1ee:	2200      	movs	r2, #0
 800d1f0:	2300      	movs	r3, #0
 800d1f2:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d1f6:	f7f3 fc77 	bl	8000ae8 <__aeabi_dcmpeq>
 800d1fa:	b9c0      	cbnz	r0, 800d22e <_printf_float+0x41a>
 800d1fc:	4653      	mov	r3, sl
 800d1fe:	f108 0201 	add.w	r2, r8, #1
 800d202:	4631      	mov	r1, r6
 800d204:	4628      	mov	r0, r5
 800d206:	47b8      	blx	r7
 800d208:	3001      	adds	r0, #1
 800d20a:	d10c      	bne.n	800d226 <_printf_float+0x412>
 800d20c:	e65d      	b.n	800ceca <_printf_float+0xb6>
 800d20e:	2301      	movs	r3, #1
 800d210:	465a      	mov	r2, fp
 800d212:	4631      	mov	r1, r6
 800d214:	4628      	mov	r0, r5
 800d216:	47b8      	blx	r7
 800d218:	3001      	adds	r0, #1
 800d21a:	f43f ae56 	beq.w	800ceca <_printf_float+0xb6>
 800d21e:	f108 0801 	add.w	r8, r8, #1
 800d222:	45d0      	cmp	r8, sl
 800d224:	dbf3      	blt.n	800d20e <_printf_float+0x3fa>
 800d226:	464b      	mov	r3, r9
 800d228:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800d22c:	e6df      	b.n	800cfee <_printf_float+0x1da>
 800d22e:	f04f 0800 	mov.w	r8, #0
 800d232:	f104 0b1a 	add.w	fp, r4, #26
 800d236:	e7f4      	b.n	800d222 <_printf_float+0x40e>
 800d238:	2301      	movs	r3, #1
 800d23a:	4642      	mov	r2, r8
 800d23c:	e7e1      	b.n	800d202 <_printf_float+0x3ee>
 800d23e:	2301      	movs	r3, #1
 800d240:	464a      	mov	r2, r9
 800d242:	4631      	mov	r1, r6
 800d244:	4628      	mov	r0, r5
 800d246:	47b8      	blx	r7
 800d248:	3001      	adds	r0, #1
 800d24a:	f43f ae3e 	beq.w	800ceca <_printf_float+0xb6>
 800d24e:	f108 0801 	add.w	r8, r8, #1
 800d252:	68e3      	ldr	r3, [r4, #12]
 800d254:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800d256:	1a5b      	subs	r3, r3, r1
 800d258:	4543      	cmp	r3, r8
 800d25a:	dcf0      	bgt.n	800d23e <_printf_float+0x42a>
 800d25c:	e6fc      	b.n	800d058 <_printf_float+0x244>
 800d25e:	f04f 0800 	mov.w	r8, #0
 800d262:	f104 0919 	add.w	r9, r4, #25
 800d266:	e7f4      	b.n	800d252 <_printf_float+0x43e>

0800d268 <_printf_common>:
 800d268:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d26c:	4616      	mov	r6, r2
 800d26e:	4698      	mov	r8, r3
 800d270:	688a      	ldr	r2, [r1, #8]
 800d272:	690b      	ldr	r3, [r1, #16]
 800d274:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800d278:	4293      	cmp	r3, r2
 800d27a:	bfb8      	it	lt
 800d27c:	4613      	movlt	r3, r2
 800d27e:	6033      	str	r3, [r6, #0]
 800d280:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800d284:	4607      	mov	r7, r0
 800d286:	460c      	mov	r4, r1
 800d288:	b10a      	cbz	r2, 800d28e <_printf_common+0x26>
 800d28a:	3301      	adds	r3, #1
 800d28c:	6033      	str	r3, [r6, #0]
 800d28e:	6823      	ldr	r3, [r4, #0]
 800d290:	0699      	lsls	r1, r3, #26
 800d292:	bf42      	ittt	mi
 800d294:	6833      	ldrmi	r3, [r6, #0]
 800d296:	3302      	addmi	r3, #2
 800d298:	6033      	strmi	r3, [r6, #0]
 800d29a:	6825      	ldr	r5, [r4, #0]
 800d29c:	f015 0506 	ands.w	r5, r5, #6
 800d2a0:	d106      	bne.n	800d2b0 <_printf_common+0x48>
 800d2a2:	f104 0a19 	add.w	sl, r4, #25
 800d2a6:	68e3      	ldr	r3, [r4, #12]
 800d2a8:	6832      	ldr	r2, [r6, #0]
 800d2aa:	1a9b      	subs	r3, r3, r2
 800d2ac:	42ab      	cmp	r3, r5
 800d2ae:	dc26      	bgt.n	800d2fe <_printf_common+0x96>
 800d2b0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800d2b4:	6822      	ldr	r2, [r4, #0]
 800d2b6:	3b00      	subs	r3, #0
 800d2b8:	bf18      	it	ne
 800d2ba:	2301      	movne	r3, #1
 800d2bc:	0692      	lsls	r2, r2, #26
 800d2be:	d42b      	bmi.n	800d318 <_printf_common+0xb0>
 800d2c0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800d2c4:	4641      	mov	r1, r8
 800d2c6:	4638      	mov	r0, r7
 800d2c8:	47c8      	blx	r9
 800d2ca:	3001      	adds	r0, #1
 800d2cc:	d01e      	beq.n	800d30c <_printf_common+0xa4>
 800d2ce:	6823      	ldr	r3, [r4, #0]
 800d2d0:	6922      	ldr	r2, [r4, #16]
 800d2d2:	f003 0306 	and.w	r3, r3, #6
 800d2d6:	2b04      	cmp	r3, #4
 800d2d8:	bf02      	ittt	eq
 800d2da:	68e5      	ldreq	r5, [r4, #12]
 800d2dc:	6833      	ldreq	r3, [r6, #0]
 800d2de:	1aed      	subeq	r5, r5, r3
 800d2e0:	68a3      	ldr	r3, [r4, #8]
 800d2e2:	bf0c      	ite	eq
 800d2e4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d2e8:	2500      	movne	r5, #0
 800d2ea:	4293      	cmp	r3, r2
 800d2ec:	bfc4      	itt	gt
 800d2ee:	1a9b      	subgt	r3, r3, r2
 800d2f0:	18ed      	addgt	r5, r5, r3
 800d2f2:	2600      	movs	r6, #0
 800d2f4:	341a      	adds	r4, #26
 800d2f6:	42b5      	cmp	r5, r6
 800d2f8:	d11a      	bne.n	800d330 <_printf_common+0xc8>
 800d2fa:	2000      	movs	r0, #0
 800d2fc:	e008      	b.n	800d310 <_printf_common+0xa8>
 800d2fe:	2301      	movs	r3, #1
 800d300:	4652      	mov	r2, sl
 800d302:	4641      	mov	r1, r8
 800d304:	4638      	mov	r0, r7
 800d306:	47c8      	blx	r9
 800d308:	3001      	adds	r0, #1
 800d30a:	d103      	bne.n	800d314 <_printf_common+0xac>
 800d30c:	f04f 30ff 	mov.w	r0, #4294967295
 800d310:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d314:	3501      	adds	r5, #1
 800d316:	e7c6      	b.n	800d2a6 <_printf_common+0x3e>
 800d318:	18e1      	adds	r1, r4, r3
 800d31a:	1c5a      	adds	r2, r3, #1
 800d31c:	2030      	movs	r0, #48	@ 0x30
 800d31e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800d322:	4422      	add	r2, r4
 800d324:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800d328:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800d32c:	3302      	adds	r3, #2
 800d32e:	e7c7      	b.n	800d2c0 <_printf_common+0x58>
 800d330:	2301      	movs	r3, #1
 800d332:	4622      	mov	r2, r4
 800d334:	4641      	mov	r1, r8
 800d336:	4638      	mov	r0, r7
 800d338:	47c8      	blx	r9
 800d33a:	3001      	adds	r0, #1
 800d33c:	d0e6      	beq.n	800d30c <_printf_common+0xa4>
 800d33e:	3601      	adds	r6, #1
 800d340:	e7d9      	b.n	800d2f6 <_printf_common+0x8e>
	...

0800d344 <_printf_i>:
 800d344:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d348:	7e0f      	ldrb	r7, [r1, #24]
 800d34a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800d34c:	2f78      	cmp	r7, #120	@ 0x78
 800d34e:	4691      	mov	r9, r2
 800d350:	4680      	mov	r8, r0
 800d352:	460c      	mov	r4, r1
 800d354:	469a      	mov	sl, r3
 800d356:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800d35a:	d807      	bhi.n	800d36c <_printf_i+0x28>
 800d35c:	2f62      	cmp	r7, #98	@ 0x62
 800d35e:	d80a      	bhi.n	800d376 <_printf_i+0x32>
 800d360:	2f00      	cmp	r7, #0
 800d362:	f000 80d2 	beq.w	800d50a <_printf_i+0x1c6>
 800d366:	2f58      	cmp	r7, #88	@ 0x58
 800d368:	f000 80b9 	beq.w	800d4de <_printf_i+0x19a>
 800d36c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d370:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800d374:	e03a      	b.n	800d3ec <_printf_i+0xa8>
 800d376:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800d37a:	2b15      	cmp	r3, #21
 800d37c:	d8f6      	bhi.n	800d36c <_printf_i+0x28>
 800d37e:	a101      	add	r1, pc, #4	@ (adr r1, 800d384 <_printf_i+0x40>)
 800d380:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800d384:	0800d3dd 	.word	0x0800d3dd
 800d388:	0800d3f1 	.word	0x0800d3f1
 800d38c:	0800d36d 	.word	0x0800d36d
 800d390:	0800d36d 	.word	0x0800d36d
 800d394:	0800d36d 	.word	0x0800d36d
 800d398:	0800d36d 	.word	0x0800d36d
 800d39c:	0800d3f1 	.word	0x0800d3f1
 800d3a0:	0800d36d 	.word	0x0800d36d
 800d3a4:	0800d36d 	.word	0x0800d36d
 800d3a8:	0800d36d 	.word	0x0800d36d
 800d3ac:	0800d36d 	.word	0x0800d36d
 800d3b0:	0800d4f1 	.word	0x0800d4f1
 800d3b4:	0800d41b 	.word	0x0800d41b
 800d3b8:	0800d4ab 	.word	0x0800d4ab
 800d3bc:	0800d36d 	.word	0x0800d36d
 800d3c0:	0800d36d 	.word	0x0800d36d
 800d3c4:	0800d513 	.word	0x0800d513
 800d3c8:	0800d36d 	.word	0x0800d36d
 800d3cc:	0800d41b 	.word	0x0800d41b
 800d3d0:	0800d36d 	.word	0x0800d36d
 800d3d4:	0800d36d 	.word	0x0800d36d
 800d3d8:	0800d4b3 	.word	0x0800d4b3
 800d3dc:	6833      	ldr	r3, [r6, #0]
 800d3de:	1d1a      	adds	r2, r3, #4
 800d3e0:	681b      	ldr	r3, [r3, #0]
 800d3e2:	6032      	str	r2, [r6, #0]
 800d3e4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d3e8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800d3ec:	2301      	movs	r3, #1
 800d3ee:	e09d      	b.n	800d52c <_printf_i+0x1e8>
 800d3f0:	6833      	ldr	r3, [r6, #0]
 800d3f2:	6820      	ldr	r0, [r4, #0]
 800d3f4:	1d19      	adds	r1, r3, #4
 800d3f6:	6031      	str	r1, [r6, #0]
 800d3f8:	0606      	lsls	r6, r0, #24
 800d3fa:	d501      	bpl.n	800d400 <_printf_i+0xbc>
 800d3fc:	681d      	ldr	r5, [r3, #0]
 800d3fe:	e003      	b.n	800d408 <_printf_i+0xc4>
 800d400:	0645      	lsls	r5, r0, #25
 800d402:	d5fb      	bpl.n	800d3fc <_printf_i+0xb8>
 800d404:	f9b3 5000 	ldrsh.w	r5, [r3]
 800d408:	2d00      	cmp	r5, #0
 800d40a:	da03      	bge.n	800d414 <_printf_i+0xd0>
 800d40c:	232d      	movs	r3, #45	@ 0x2d
 800d40e:	426d      	negs	r5, r5
 800d410:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d414:	4859      	ldr	r0, [pc, #356]	@ (800d57c <_printf_i+0x238>)
 800d416:	230a      	movs	r3, #10
 800d418:	e011      	b.n	800d43e <_printf_i+0xfa>
 800d41a:	6821      	ldr	r1, [r4, #0]
 800d41c:	6833      	ldr	r3, [r6, #0]
 800d41e:	0608      	lsls	r0, r1, #24
 800d420:	f853 5b04 	ldr.w	r5, [r3], #4
 800d424:	d402      	bmi.n	800d42c <_printf_i+0xe8>
 800d426:	0649      	lsls	r1, r1, #25
 800d428:	bf48      	it	mi
 800d42a:	b2ad      	uxthmi	r5, r5
 800d42c:	2f6f      	cmp	r7, #111	@ 0x6f
 800d42e:	4853      	ldr	r0, [pc, #332]	@ (800d57c <_printf_i+0x238>)
 800d430:	6033      	str	r3, [r6, #0]
 800d432:	bf14      	ite	ne
 800d434:	230a      	movne	r3, #10
 800d436:	2308      	moveq	r3, #8
 800d438:	2100      	movs	r1, #0
 800d43a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800d43e:	6866      	ldr	r6, [r4, #4]
 800d440:	60a6      	str	r6, [r4, #8]
 800d442:	2e00      	cmp	r6, #0
 800d444:	bfa2      	ittt	ge
 800d446:	6821      	ldrge	r1, [r4, #0]
 800d448:	f021 0104 	bicge.w	r1, r1, #4
 800d44c:	6021      	strge	r1, [r4, #0]
 800d44e:	b90d      	cbnz	r5, 800d454 <_printf_i+0x110>
 800d450:	2e00      	cmp	r6, #0
 800d452:	d04b      	beq.n	800d4ec <_printf_i+0x1a8>
 800d454:	4616      	mov	r6, r2
 800d456:	fbb5 f1f3 	udiv	r1, r5, r3
 800d45a:	fb03 5711 	mls	r7, r3, r1, r5
 800d45e:	5dc7      	ldrb	r7, [r0, r7]
 800d460:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800d464:	462f      	mov	r7, r5
 800d466:	42bb      	cmp	r3, r7
 800d468:	460d      	mov	r5, r1
 800d46a:	d9f4      	bls.n	800d456 <_printf_i+0x112>
 800d46c:	2b08      	cmp	r3, #8
 800d46e:	d10b      	bne.n	800d488 <_printf_i+0x144>
 800d470:	6823      	ldr	r3, [r4, #0]
 800d472:	07df      	lsls	r7, r3, #31
 800d474:	d508      	bpl.n	800d488 <_printf_i+0x144>
 800d476:	6923      	ldr	r3, [r4, #16]
 800d478:	6861      	ldr	r1, [r4, #4]
 800d47a:	4299      	cmp	r1, r3
 800d47c:	bfde      	ittt	le
 800d47e:	2330      	movle	r3, #48	@ 0x30
 800d480:	f806 3c01 	strble.w	r3, [r6, #-1]
 800d484:	f106 36ff 	addle.w	r6, r6, #4294967295
 800d488:	1b92      	subs	r2, r2, r6
 800d48a:	6122      	str	r2, [r4, #16]
 800d48c:	f8cd a000 	str.w	sl, [sp]
 800d490:	464b      	mov	r3, r9
 800d492:	aa03      	add	r2, sp, #12
 800d494:	4621      	mov	r1, r4
 800d496:	4640      	mov	r0, r8
 800d498:	f7ff fee6 	bl	800d268 <_printf_common>
 800d49c:	3001      	adds	r0, #1
 800d49e:	d14a      	bne.n	800d536 <_printf_i+0x1f2>
 800d4a0:	f04f 30ff 	mov.w	r0, #4294967295
 800d4a4:	b004      	add	sp, #16
 800d4a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d4aa:	6823      	ldr	r3, [r4, #0]
 800d4ac:	f043 0320 	orr.w	r3, r3, #32
 800d4b0:	6023      	str	r3, [r4, #0]
 800d4b2:	4833      	ldr	r0, [pc, #204]	@ (800d580 <_printf_i+0x23c>)
 800d4b4:	2778      	movs	r7, #120	@ 0x78
 800d4b6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800d4ba:	6823      	ldr	r3, [r4, #0]
 800d4bc:	6831      	ldr	r1, [r6, #0]
 800d4be:	061f      	lsls	r7, r3, #24
 800d4c0:	f851 5b04 	ldr.w	r5, [r1], #4
 800d4c4:	d402      	bmi.n	800d4cc <_printf_i+0x188>
 800d4c6:	065f      	lsls	r7, r3, #25
 800d4c8:	bf48      	it	mi
 800d4ca:	b2ad      	uxthmi	r5, r5
 800d4cc:	6031      	str	r1, [r6, #0]
 800d4ce:	07d9      	lsls	r1, r3, #31
 800d4d0:	bf44      	itt	mi
 800d4d2:	f043 0320 	orrmi.w	r3, r3, #32
 800d4d6:	6023      	strmi	r3, [r4, #0]
 800d4d8:	b11d      	cbz	r5, 800d4e2 <_printf_i+0x19e>
 800d4da:	2310      	movs	r3, #16
 800d4dc:	e7ac      	b.n	800d438 <_printf_i+0xf4>
 800d4de:	4827      	ldr	r0, [pc, #156]	@ (800d57c <_printf_i+0x238>)
 800d4e0:	e7e9      	b.n	800d4b6 <_printf_i+0x172>
 800d4e2:	6823      	ldr	r3, [r4, #0]
 800d4e4:	f023 0320 	bic.w	r3, r3, #32
 800d4e8:	6023      	str	r3, [r4, #0]
 800d4ea:	e7f6      	b.n	800d4da <_printf_i+0x196>
 800d4ec:	4616      	mov	r6, r2
 800d4ee:	e7bd      	b.n	800d46c <_printf_i+0x128>
 800d4f0:	6833      	ldr	r3, [r6, #0]
 800d4f2:	6825      	ldr	r5, [r4, #0]
 800d4f4:	6961      	ldr	r1, [r4, #20]
 800d4f6:	1d18      	adds	r0, r3, #4
 800d4f8:	6030      	str	r0, [r6, #0]
 800d4fa:	062e      	lsls	r6, r5, #24
 800d4fc:	681b      	ldr	r3, [r3, #0]
 800d4fe:	d501      	bpl.n	800d504 <_printf_i+0x1c0>
 800d500:	6019      	str	r1, [r3, #0]
 800d502:	e002      	b.n	800d50a <_printf_i+0x1c6>
 800d504:	0668      	lsls	r0, r5, #25
 800d506:	d5fb      	bpl.n	800d500 <_printf_i+0x1bc>
 800d508:	8019      	strh	r1, [r3, #0]
 800d50a:	2300      	movs	r3, #0
 800d50c:	6123      	str	r3, [r4, #16]
 800d50e:	4616      	mov	r6, r2
 800d510:	e7bc      	b.n	800d48c <_printf_i+0x148>
 800d512:	6833      	ldr	r3, [r6, #0]
 800d514:	1d1a      	adds	r2, r3, #4
 800d516:	6032      	str	r2, [r6, #0]
 800d518:	681e      	ldr	r6, [r3, #0]
 800d51a:	6862      	ldr	r2, [r4, #4]
 800d51c:	2100      	movs	r1, #0
 800d51e:	4630      	mov	r0, r6
 800d520:	f7f2 fe66 	bl	80001f0 <memchr>
 800d524:	b108      	cbz	r0, 800d52a <_printf_i+0x1e6>
 800d526:	1b80      	subs	r0, r0, r6
 800d528:	6060      	str	r0, [r4, #4]
 800d52a:	6863      	ldr	r3, [r4, #4]
 800d52c:	6123      	str	r3, [r4, #16]
 800d52e:	2300      	movs	r3, #0
 800d530:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d534:	e7aa      	b.n	800d48c <_printf_i+0x148>
 800d536:	6923      	ldr	r3, [r4, #16]
 800d538:	4632      	mov	r2, r6
 800d53a:	4649      	mov	r1, r9
 800d53c:	4640      	mov	r0, r8
 800d53e:	47d0      	blx	sl
 800d540:	3001      	adds	r0, #1
 800d542:	d0ad      	beq.n	800d4a0 <_printf_i+0x15c>
 800d544:	6823      	ldr	r3, [r4, #0]
 800d546:	079b      	lsls	r3, r3, #30
 800d548:	d413      	bmi.n	800d572 <_printf_i+0x22e>
 800d54a:	68e0      	ldr	r0, [r4, #12]
 800d54c:	9b03      	ldr	r3, [sp, #12]
 800d54e:	4298      	cmp	r0, r3
 800d550:	bfb8      	it	lt
 800d552:	4618      	movlt	r0, r3
 800d554:	e7a6      	b.n	800d4a4 <_printf_i+0x160>
 800d556:	2301      	movs	r3, #1
 800d558:	4632      	mov	r2, r6
 800d55a:	4649      	mov	r1, r9
 800d55c:	4640      	mov	r0, r8
 800d55e:	47d0      	blx	sl
 800d560:	3001      	adds	r0, #1
 800d562:	d09d      	beq.n	800d4a0 <_printf_i+0x15c>
 800d564:	3501      	adds	r5, #1
 800d566:	68e3      	ldr	r3, [r4, #12]
 800d568:	9903      	ldr	r1, [sp, #12]
 800d56a:	1a5b      	subs	r3, r3, r1
 800d56c:	42ab      	cmp	r3, r5
 800d56e:	dcf2      	bgt.n	800d556 <_printf_i+0x212>
 800d570:	e7eb      	b.n	800d54a <_printf_i+0x206>
 800d572:	2500      	movs	r5, #0
 800d574:	f104 0619 	add.w	r6, r4, #25
 800d578:	e7f5      	b.n	800d566 <_printf_i+0x222>
 800d57a:	bf00      	nop
 800d57c:	0800fecb 	.word	0x0800fecb
 800d580:	0800fedc 	.word	0x0800fedc

0800d584 <std>:
 800d584:	2300      	movs	r3, #0
 800d586:	b510      	push	{r4, lr}
 800d588:	4604      	mov	r4, r0
 800d58a:	e9c0 3300 	strd	r3, r3, [r0]
 800d58e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d592:	6083      	str	r3, [r0, #8]
 800d594:	8181      	strh	r1, [r0, #12]
 800d596:	6643      	str	r3, [r0, #100]	@ 0x64
 800d598:	81c2      	strh	r2, [r0, #14]
 800d59a:	6183      	str	r3, [r0, #24]
 800d59c:	4619      	mov	r1, r3
 800d59e:	2208      	movs	r2, #8
 800d5a0:	305c      	adds	r0, #92	@ 0x5c
 800d5a2:	f000 f914 	bl	800d7ce <memset>
 800d5a6:	4b0d      	ldr	r3, [pc, #52]	@ (800d5dc <std+0x58>)
 800d5a8:	6263      	str	r3, [r4, #36]	@ 0x24
 800d5aa:	4b0d      	ldr	r3, [pc, #52]	@ (800d5e0 <std+0x5c>)
 800d5ac:	62a3      	str	r3, [r4, #40]	@ 0x28
 800d5ae:	4b0d      	ldr	r3, [pc, #52]	@ (800d5e4 <std+0x60>)
 800d5b0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800d5b2:	4b0d      	ldr	r3, [pc, #52]	@ (800d5e8 <std+0x64>)
 800d5b4:	6323      	str	r3, [r4, #48]	@ 0x30
 800d5b6:	4b0d      	ldr	r3, [pc, #52]	@ (800d5ec <std+0x68>)
 800d5b8:	6224      	str	r4, [r4, #32]
 800d5ba:	429c      	cmp	r4, r3
 800d5bc:	d006      	beq.n	800d5cc <std+0x48>
 800d5be:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800d5c2:	4294      	cmp	r4, r2
 800d5c4:	d002      	beq.n	800d5cc <std+0x48>
 800d5c6:	33d0      	adds	r3, #208	@ 0xd0
 800d5c8:	429c      	cmp	r4, r3
 800d5ca:	d105      	bne.n	800d5d8 <std+0x54>
 800d5cc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800d5d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d5d4:	f000 ba3a 	b.w	800da4c <__retarget_lock_init_recursive>
 800d5d8:	bd10      	pop	{r4, pc}
 800d5da:	bf00      	nop
 800d5dc:	0800d749 	.word	0x0800d749
 800d5e0:	0800d76b 	.word	0x0800d76b
 800d5e4:	0800d7a3 	.word	0x0800d7a3
 800d5e8:	0800d7c7 	.word	0x0800d7c7
 800d5ec:	2000344c 	.word	0x2000344c

0800d5f0 <stdio_exit_handler>:
 800d5f0:	4a02      	ldr	r2, [pc, #8]	@ (800d5fc <stdio_exit_handler+0xc>)
 800d5f2:	4903      	ldr	r1, [pc, #12]	@ (800d600 <stdio_exit_handler+0x10>)
 800d5f4:	4803      	ldr	r0, [pc, #12]	@ (800d604 <stdio_exit_handler+0x14>)
 800d5f6:	f000 b869 	b.w	800d6cc <_fwalk_sglue>
 800d5fa:	bf00      	nop
 800d5fc:	20000134 	.word	0x20000134
 800d600:	0800f299 	.word	0x0800f299
 800d604:	20000144 	.word	0x20000144

0800d608 <cleanup_stdio>:
 800d608:	6841      	ldr	r1, [r0, #4]
 800d60a:	4b0c      	ldr	r3, [pc, #48]	@ (800d63c <cleanup_stdio+0x34>)
 800d60c:	4299      	cmp	r1, r3
 800d60e:	b510      	push	{r4, lr}
 800d610:	4604      	mov	r4, r0
 800d612:	d001      	beq.n	800d618 <cleanup_stdio+0x10>
 800d614:	f001 fe40 	bl	800f298 <_fflush_r>
 800d618:	68a1      	ldr	r1, [r4, #8]
 800d61a:	4b09      	ldr	r3, [pc, #36]	@ (800d640 <cleanup_stdio+0x38>)
 800d61c:	4299      	cmp	r1, r3
 800d61e:	d002      	beq.n	800d626 <cleanup_stdio+0x1e>
 800d620:	4620      	mov	r0, r4
 800d622:	f001 fe39 	bl	800f298 <_fflush_r>
 800d626:	68e1      	ldr	r1, [r4, #12]
 800d628:	4b06      	ldr	r3, [pc, #24]	@ (800d644 <cleanup_stdio+0x3c>)
 800d62a:	4299      	cmp	r1, r3
 800d62c:	d004      	beq.n	800d638 <cleanup_stdio+0x30>
 800d62e:	4620      	mov	r0, r4
 800d630:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d634:	f001 be30 	b.w	800f298 <_fflush_r>
 800d638:	bd10      	pop	{r4, pc}
 800d63a:	bf00      	nop
 800d63c:	2000344c 	.word	0x2000344c
 800d640:	200034b4 	.word	0x200034b4
 800d644:	2000351c 	.word	0x2000351c

0800d648 <global_stdio_init.part.0>:
 800d648:	b510      	push	{r4, lr}
 800d64a:	4b0b      	ldr	r3, [pc, #44]	@ (800d678 <global_stdio_init.part.0+0x30>)
 800d64c:	4c0b      	ldr	r4, [pc, #44]	@ (800d67c <global_stdio_init.part.0+0x34>)
 800d64e:	4a0c      	ldr	r2, [pc, #48]	@ (800d680 <global_stdio_init.part.0+0x38>)
 800d650:	601a      	str	r2, [r3, #0]
 800d652:	4620      	mov	r0, r4
 800d654:	2200      	movs	r2, #0
 800d656:	2104      	movs	r1, #4
 800d658:	f7ff ff94 	bl	800d584 <std>
 800d65c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800d660:	2201      	movs	r2, #1
 800d662:	2109      	movs	r1, #9
 800d664:	f7ff ff8e 	bl	800d584 <std>
 800d668:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800d66c:	2202      	movs	r2, #2
 800d66e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d672:	2112      	movs	r1, #18
 800d674:	f7ff bf86 	b.w	800d584 <std>
 800d678:	20003584 	.word	0x20003584
 800d67c:	2000344c 	.word	0x2000344c
 800d680:	0800d5f1 	.word	0x0800d5f1

0800d684 <__sfp_lock_acquire>:
 800d684:	4801      	ldr	r0, [pc, #4]	@ (800d68c <__sfp_lock_acquire+0x8>)
 800d686:	f000 b9e2 	b.w	800da4e <__retarget_lock_acquire_recursive>
 800d68a:	bf00      	nop
 800d68c:	2000358d 	.word	0x2000358d

0800d690 <__sfp_lock_release>:
 800d690:	4801      	ldr	r0, [pc, #4]	@ (800d698 <__sfp_lock_release+0x8>)
 800d692:	f000 b9dd 	b.w	800da50 <__retarget_lock_release_recursive>
 800d696:	bf00      	nop
 800d698:	2000358d 	.word	0x2000358d

0800d69c <__sinit>:
 800d69c:	b510      	push	{r4, lr}
 800d69e:	4604      	mov	r4, r0
 800d6a0:	f7ff fff0 	bl	800d684 <__sfp_lock_acquire>
 800d6a4:	6a23      	ldr	r3, [r4, #32]
 800d6a6:	b11b      	cbz	r3, 800d6b0 <__sinit+0x14>
 800d6a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d6ac:	f7ff bff0 	b.w	800d690 <__sfp_lock_release>
 800d6b0:	4b04      	ldr	r3, [pc, #16]	@ (800d6c4 <__sinit+0x28>)
 800d6b2:	6223      	str	r3, [r4, #32]
 800d6b4:	4b04      	ldr	r3, [pc, #16]	@ (800d6c8 <__sinit+0x2c>)
 800d6b6:	681b      	ldr	r3, [r3, #0]
 800d6b8:	2b00      	cmp	r3, #0
 800d6ba:	d1f5      	bne.n	800d6a8 <__sinit+0xc>
 800d6bc:	f7ff ffc4 	bl	800d648 <global_stdio_init.part.0>
 800d6c0:	e7f2      	b.n	800d6a8 <__sinit+0xc>
 800d6c2:	bf00      	nop
 800d6c4:	0800d609 	.word	0x0800d609
 800d6c8:	20003584 	.word	0x20003584

0800d6cc <_fwalk_sglue>:
 800d6cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d6d0:	4607      	mov	r7, r0
 800d6d2:	4688      	mov	r8, r1
 800d6d4:	4614      	mov	r4, r2
 800d6d6:	2600      	movs	r6, #0
 800d6d8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d6dc:	f1b9 0901 	subs.w	r9, r9, #1
 800d6e0:	d505      	bpl.n	800d6ee <_fwalk_sglue+0x22>
 800d6e2:	6824      	ldr	r4, [r4, #0]
 800d6e4:	2c00      	cmp	r4, #0
 800d6e6:	d1f7      	bne.n	800d6d8 <_fwalk_sglue+0xc>
 800d6e8:	4630      	mov	r0, r6
 800d6ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d6ee:	89ab      	ldrh	r3, [r5, #12]
 800d6f0:	2b01      	cmp	r3, #1
 800d6f2:	d907      	bls.n	800d704 <_fwalk_sglue+0x38>
 800d6f4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d6f8:	3301      	adds	r3, #1
 800d6fa:	d003      	beq.n	800d704 <_fwalk_sglue+0x38>
 800d6fc:	4629      	mov	r1, r5
 800d6fe:	4638      	mov	r0, r7
 800d700:	47c0      	blx	r8
 800d702:	4306      	orrs	r6, r0
 800d704:	3568      	adds	r5, #104	@ 0x68
 800d706:	e7e9      	b.n	800d6dc <_fwalk_sglue+0x10>

0800d708 <siprintf>:
 800d708:	b40e      	push	{r1, r2, r3}
 800d70a:	b500      	push	{lr}
 800d70c:	b09c      	sub	sp, #112	@ 0x70
 800d70e:	ab1d      	add	r3, sp, #116	@ 0x74
 800d710:	9002      	str	r0, [sp, #8]
 800d712:	9006      	str	r0, [sp, #24]
 800d714:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800d718:	4809      	ldr	r0, [pc, #36]	@ (800d740 <siprintf+0x38>)
 800d71a:	9107      	str	r1, [sp, #28]
 800d71c:	9104      	str	r1, [sp, #16]
 800d71e:	4909      	ldr	r1, [pc, #36]	@ (800d744 <siprintf+0x3c>)
 800d720:	f853 2b04 	ldr.w	r2, [r3], #4
 800d724:	9105      	str	r1, [sp, #20]
 800d726:	6800      	ldr	r0, [r0, #0]
 800d728:	9301      	str	r3, [sp, #4]
 800d72a:	a902      	add	r1, sp, #8
 800d72c:	f001 fc34 	bl	800ef98 <_svfiprintf_r>
 800d730:	9b02      	ldr	r3, [sp, #8]
 800d732:	2200      	movs	r2, #0
 800d734:	701a      	strb	r2, [r3, #0]
 800d736:	b01c      	add	sp, #112	@ 0x70
 800d738:	f85d eb04 	ldr.w	lr, [sp], #4
 800d73c:	b003      	add	sp, #12
 800d73e:	4770      	bx	lr
 800d740:	20000140 	.word	0x20000140
 800d744:	ffff0208 	.word	0xffff0208

0800d748 <__sread>:
 800d748:	b510      	push	{r4, lr}
 800d74a:	460c      	mov	r4, r1
 800d74c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d750:	f000 f91e 	bl	800d990 <_read_r>
 800d754:	2800      	cmp	r0, #0
 800d756:	bfab      	itete	ge
 800d758:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800d75a:	89a3      	ldrhlt	r3, [r4, #12]
 800d75c:	181b      	addge	r3, r3, r0
 800d75e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800d762:	bfac      	ite	ge
 800d764:	6563      	strge	r3, [r4, #84]	@ 0x54
 800d766:	81a3      	strhlt	r3, [r4, #12]
 800d768:	bd10      	pop	{r4, pc}

0800d76a <__swrite>:
 800d76a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d76e:	461f      	mov	r7, r3
 800d770:	898b      	ldrh	r3, [r1, #12]
 800d772:	05db      	lsls	r3, r3, #23
 800d774:	4605      	mov	r5, r0
 800d776:	460c      	mov	r4, r1
 800d778:	4616      	mov	r6, r2
 800d77a:	d505      	bpl.n	800d788 <__swrite+0x1e>
 800d77c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d780:	2302      	movs	r3, #2
 800d782:	2200      	movs	r2, #0
 800d784:	f000 f8f2 	bl	800d96c <_lseek_r>
 800d788:	89a3      	ldrh	r3, [r4, #12]
 800d78a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d78e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800d792:	81a3      	strh	r3, [r4, #12]
 800d794:	4632      	mov	r2, r6
 800d796:	463b      	mov	r3, r7
 800d798:	4628      	mov	r0, r5
 800d79a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d79e:	f000 b919 	b.w	800d9d4 <_write_r>

0800d7a2 <__sseek>:
 800d7a2:	b510      	push	{r4, lr}
 800d7a4:	460c      	mov	r4, r1
 800d7a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d7aa:	f000 f8df 	bl	800d96c <_lseek_r>
 800d7ae:	1c43      	adds	r3, r0, #1
 800d7b0:	89a3      	ldrh	r3, [r4, #12]
 800d7b2:	bf15      	itete	ne
 800d7b4:	6560      	strne	r0, [r4, #84]	@ 0x54
 800d7b6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800d7ba:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800d7be:	81a3      	strheq	r3, [r4, #12]
 800d7c0:	bf18      	it	ne
 800d7c2:	81a3      	strhne	r3, [r4, #12]
 800d7c4:	bd10      	pop	{r4, pc}

0800d7c6 <__sclose>:
 800d7c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d7ca:	f000 b869 	b.w	800d8a0 <_close_r>

0800d7ce <memset>:
 800d7ce:	4402      	add	r2, r0
 800d7d0:	4603      	mov	r3, r0
 800d7d2:	4293      	cmp	r3, r2
 800d7d4:	d100      	bne.n	800d7d8 <memset+0xa>
 800d7d6:	4770      	bx	lr
 800d7d8:	f803 1b01 	strb.w	r1, [r3], #1
 800d7dc:	e7f9      	b.n	800d7d2 <memset+0x4>
	...

0800d7e0 <strtok>:
 800d7e0:	4b16      	ldr	r3, [pc, #88]	@ (800d83c <strtok+0x5c>)
 800d7e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d7e6:	681f      	ldr	r7, [r3, #0]
 800d7e8:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 800d7ea:	4605      	mov	r5, r0
 800d7ec:	460e      	mov	r6, r1
 800d7ee:	b9ec      	cbnz	r4, 800d82c <strtok+0x4c>
 800d7f0:	2050      	movs	r0, #80	@ 0x50
 800d7f2:	f7ff f935 	bl	800ca60 <malloc>
 800d7f6:	4602      	mov	r2, r0
 800d7f8:	6478      	str	r0, [r7, #68]	@ 0x44
 800d7fa:	b920      	cbnz	r0, 800d806 <strtok+0x26>
 800d7fc:	4b10      	ldr	r3, [pc, #64]	@ (800d840 <strtok+0x60>)
 800d7fe:	4811      	ldr	r0, [pc, #68]	@ (800d844 <strtok+0x64>)
 800d800:	215b      	movs	r1, #91	@ 0x5b
 800d802:	f000 f935 	bl	800da70 <__assert_func>
 800d806:	e9c0 4400 	strd	r4, r4, [r0]
 800d80a:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800d80e:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800d812:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 800d816:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 800d81a:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 800d81e:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 800d822:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 800d826:	6184      	str	r4, [r0, #24]
 800d828:	7704      	strb	r4, [r0, #28]
 800d82a:	6244      	str	r4, [r0, #36]	@ 0x24
 800d82c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d82e:	4631      	mov	r1, r6
 800d830:	4628      	mov	r0, r5
 800d832:	2301      	movs	r3, #1
 800d834:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d838:	f000 b806 	b.w	800d848 <__strtok_r>
 800d83c:	20000140 	.word	0x20000140
 800d840:	0800feed 	.word	0x0800feed
 800d844:	0800ff04 	.word	0x0800ff04

0800d848 <__strtok_r>:
 800d848:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d84a:	4604      	mov	r4, r0
 800d84c:	b908      	cbnz	r0, 800d852 <__strtok_r+0xa>
 800d84e:	6814      	ldr	r4, [r2, #0]
 800d850:	b144      	cbz	r4, 800d864 <__strtok_r+0x1c>
 800d852:	4620      	mov	r0, r4
 800d854:	f814 5b01 	ldrb.w	r5, [r4], #1
 800d858:	460f      	mov	r7, r1
 800d85a:	f817 6b01 	ldrb.w	r6, [r7], #1
 800d85e:	b91e      	cbnz	r6, 800d868 <__strtok_r+0x20>
 800d860:	b965      	cbnz	r5, 800d87c <__strtok_r+0x34>
 800d862:	6015      	str	r5, [r2, #0]
 800d864:	2000      	movs	r0, #0
 800d866:	e005      	b.n	800d874 <__strtok_r+0x2c>
 800d868:	42b5      	cmp	r5, r6
 800d86a:	d1f6      	bne.n	800d85a <__strtok_r+0x12>
 800d86c:	2b00      	cmp	r3, #0
 800d86e:	d1f0      	bne.n	800d852 <__strtok_r+0xa>
 800d870:	6014      	str	r4, [r2, #0]
 800d872:	7003      	strb	r3, [r0, #0]
 800d874:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d876:	461c      	mov	r4, r3
 800d878:	e00c      	b.n	800d894 <__strtok_r+0x4c>
 800d87a:	b915      	cbnz	r5, 800d882 <__strtok_r+0x3a>
 800d87c:	f814 3b01 	ldrb.w	r3, [r4], #1
 800d880:	460e      	mov	r6, r1
 800d882:	f816 5b01 	ldrb.w	r5, [r6], #1
 800d886:	42ab      	cmp	r3, r5
 800d888:	d1f7      	bne.n	800d87a <__strtok_r+0x32>
 800d88a:	2b00      	cmp	r3, #0
 800d88c:	d0f3      	beq.n	800d876 <__strtok_r+0x2e>
 800d88e:	2300      	movs	r3, #0
 800d890:	f804 3c01 	strb.w	r3, [r4, #-1]
 800d894:	6014      	str	r4, [r2, #0]
 800d896:	e7ed      	b.n	800d874 <__strtok_r+0x2c>

0800d898 <_localeconv_r>:
 800d898:	4800      	ldr	r0, [pc, #0]	@ (800d89c <_localeconv_r+0x4>)
 800d89a:	4770      	bx	lr
 800d89c:	20000280 	.word	0x20000280

0800d8a0 <_close_r>:
 800d8a0:	b538      	push	{r3, r4, r5, lr}
 800d8a2:	4d06      	ldr	r5, [pc, #24]	@ (800d8bc <_close_r+0x1c>)
 800d8a4:	2300      	movs	r3, #0
 800d8a6:	4604      	mov	r4, r0
 800d8a8:	4608      	mov	r0, r1
 800d8aa:	602b      	str	r3, [r5, #0]
 800d8ac:	f7f4 fa86 	bl	8001dbc <_close>
 800d8b0:	1c43      	adds	r3, r0, #1
 800d8b2:	d102      	bne.n	800d8ba <_close_r+0x1a>
 800d8b4:	682b      	ldr	r3, [r5, #0]
 800d8b6:	b103      	cbz	r3, 800d8ba <_close_r+0x1a>
 800d8b8:	6023      	str	r3, [r4, #0]
 800d8ba:	bd38      	pop	{r3, r4, r5, pc}
 800d8bc:	20003588 	.word	0x20003588

0800d8c0 <_reclaim_reent>:
 800d8c0:	4b29      	ldr	r3, [pc, #164]	@ (800d968 <_reclaim_reent+0xa8>)
 800d8c2:	681b      	ldr	r3, [r3, #0]
 800d8c4:	4283      	cmp	r3, r0
 800d8c6:	b570      	push	{r4, r5, r6, lr}
 800d8c8:	4604      	mov	r4, r0
 800d8ca:	d04b      	beq.n	800d964 <_reclaim_reent+0xa4>
 800d8cc:	69c3      	ldr	r3, [r0, #28]
 800d8ce:	b1ab      	cbz	r3, 800d8fc <_reclaim_reent+0x3c>
 800d8d0:	68db      	ldr	r3, [r3, #12]
 800d8d2:	b16b      	cbz	r3, 800d8f0 <_reclaim_reent+0x30>
 800d8d4:	2500      	movs	r5, #0
 800d8d6:	69e3      	ldr	r3, [r4, #28]
 800d8d8:	68db      	ldr	r3, [r3, #12]
 800d8da:	5959      	ldr	r1, [r3, r5]
 800d8dc:	2900      	cmp	r1, #0
 800d8de:	d13b      	bne.n	800d958 <_reclaim_reent+0x98>
 800d8e0:	3504      	adds	r5, #4
 800d8e2:	2d80      	cmp	r5, #128	@ 0x80
 800d8e4:	d1f7      	bne.n	800d8d6 <_reclaim_reent+0x16>
 800d8e6:	69e3      	ldr	r3, [r4, #28]
 800d8e8:	4620      	mov	r0, r4
 800d8ea:	68d9      	ldr	r1, [r3, #12]
 800d8ec:	f000 ff2c 	bl	800e748 <_free_r>
 800d8f0:	69e3      	ldr	r3, [r4, #28]
 800d8f2:	6819      	ldr	r1, [r3, #0]
 800d8f4:	b111      	cbz	r1, 800d8fc <_reclaim_reent+0x3c>
 800d8f6:	4620      	mov	r0, r4
 800d8f8:	f000 ff26 	bl	800e748 <_free_r>
 800d8fc:	6961      	ldr	r1, [r4, #20]
 800d8fe:	b111      	cbz	r1, 800d906 <_reclaim_reent+0x46>
 800d900:	4620      	mov	r0, r4
 800d902:	f000 ff21 	bl	800e748 <_free_r>
 800d906:	69e1      	ldr	r1, [r4, #28]
 800d908:	b111      	cbz	r1, 800d910 <_reclaim_reent+0x50>
 800d90a:	4620      	mov	r0, r4
 800d90c:	f000 ff1c 	bl	800e748 <_free_r>
 800d910:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800d912:	b111      	cbz	r1, 800d91a <_reclaim_reent+0x5a>
 800d914:	4620      	mov	r0, r4
 800d916:	f000 ff17 	bl	800e748 <_free_r>
 800d91a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d91c:	b111      	cbz	r1, 800d924 <_reclaim_reent+0x64>
 800d91e:	4620      	mov	r0, r4
 800d920:	f000 ff12 	bl	800e748 <_free_r>
 800d924:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800d926:	b111      	cbz	r1, 800d92e <_reclaim_reent+0x6e>
 800d928:	4620      	mov	r0, r4
 800d92a:	f000 ff0d 	bl	800e748 <_free_r>
 800d92e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800d930:	b111      	cbz	r1, 800d938 <_reclaim_reent+0x78>
 800d932:	4620      	mov	r0, r4
 800d934:	f000 ff08 	bl	800e748 <_free_r>
 800d938:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800d93a:	b111      	cbz	r1, 800d942 <_reclaim_reent+0x82>
 800d93c:	4620      	mov	r0, r4
 800d93e:	f000 ff03 	bl	800e748 <_free_r>
 800d942:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800d944:	b111      	cbz	r1, 800d94c <_reclaim_reent+0x8c>
 800d946:	4620      	mov	r0, r4
 800d948:	f000 fefe 	bl	800e748 <_free_r>
 800d94c:	6a23      	ldr	r3, [r4, #32]
 800d94e:	b14b      	cbz	r3, 800d964 <_reclaim_reent+0xa4>
 800d950:	4620      	mov	r0, r4
 800d952:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800d956:	4718      	bx	r3
 800d958:	680e      	ldr	r6, [r1, #0]
 800d95a:	4620      	mov	r0, r4
 800d95c:	f000 fef4 	bl	800e748 <_free_r>
 800d960:	4631      	mov	r1, r6
 800d962:	e7bb      	b.n	800d8dc <_reclaim_reent+0x1c>
 800d964:	bd70      	pop	{r4, r5, r6, pc}
 800d966:	bf00      	nop
 800d968:	20000140 	.word	0x20000140

0800d96c <_lseek_r>:
 800d96c:	b538      	push	{r3, r4, r5, lr}
 800d96e:	4d07      	ldr	r5, [pc, #28]	@ (800d98c <_lseek_r+0x20>)
 800d970:	4604      	mov	r4, r0
 800d972:	4608      	mov	r0, r1
 800d974:	4611      	mov	r1, r2
 800d976:	2200      	movs	r2, #0
 800d978:	602a      	str	r2, [r5, #0]
 800d97a:	461a      	mov	r2, r3
 800d97c:	f7f4 fa45 	bl	8001e0a <_lseek>
 800d980:	1c43      	adds	r3, r0, #1
 800d982:	d102      	bne.n	800d98a <_lseek_r+0x1e>
 800d984:	682b      	ldr	r3, [r5, #0]
 800d986:	b103      	cbz	r3, 800d98a <_lseek_r+0x1e>
 800d988:	6023      	str	r3, [r4, #0]
 800d98a:	bd38      	pop	{r3, r4, r5, pc}
 800d98c:	20003588 	.word	0x20003588

0800d990 <_read_r>:
 800d990:	b538      	push	{r3, r4, r5, lr}
 800d992:	4d07      	ldr	r5, [pc, #28]	@ (800d9b0 <_read_r+0x20>)
 800d994:	4604      	mov	r4, r0
 800d996:	4608      	mov	r0, r1
 800d998:	4611      	mov	r1, r2
 800d99a:	2200      	movs	r2, #0
 800d99c:	602a      	str	r2, [r5, #0]
 800d99e:	461a      	mov	r2, r3
 800d9a0:	f7f4 f9d3 	bl	8001d4a <_read>
 800d9a4:	1c43      	adds	r3, r0, #1
 800d9a6:	d102      	bne.n	800d9ae <_read_r+0x1e>
 800d9a8:	682b      	ldr	r3, [r5, #0]
 800d9aa:	b103      	cbz	r3, 800d9ae <_read_r+0x1e>
 800d9ac:	6023      	str	r3, [r4, #0]
 800d9ae:	bd38      	pop	{r3, r4, r5, pc}
 800d9b0:	20003588 	.word	0x20003588

0800d9b4 <_sbrk_r>:
 800d9b4:	b538      	push	{r3, r4, r5, lr}
 800d9b6:	4d06      	ldr	r5, [pc, #24]	@ (800d9d0 <_sbrk_r+0x1c>)
 800d9b8:	2300      	movs	r3, #0
 800d9ba:	4604      	mov	r4, r0
 800d9bc:	4608      	mov	r0, r1
 800d9be:	602b      	str	r3, [r5, #0]
 800d9c0:	f7f4 fa30 	bl	8001e24 <_sbrk>
 800d9c4:	1c43      	adds	r3, r0, #1
 800d9c6:	d102      	bne.n	800d9ce <_sbrk_r+0x1a>
 800d9c8:	682b      	ldr	r3, [r5, #0]
 800d9ca:	b103      	cbz	r3, 800d9ce <_sbrk_r+0x1a>
 800d9cc:	6023      	str	r3, [r4, #0]
 800d9ce:	bd38      	pop	{r3, r4, r5, pc}
 800d9d0:	20003588 	.word	0x20003588

0800d9d4 <_write_r>:
 800d9d4:	b538      	push	{r3, r4, r5, lr}
 800d9d6:	4d07      	ldr	r5, [pc, #28]	@ (800d9f4 <_write_r+0x20>)
 800d9d8:	4604      	mov	r4, r0
 800d9da:	4608      	mov	r0, r1
 800d9dc:	4611      	mov	r1, r2
 800d9de:	2200      	movs	r2, #0
 800d9e0:	602a      	str	r2, [r5, #0]
 800d9e2:	461a      	mov	r2, r3
 800d9e4:	f7f4 f9ce 	bl	8001d84 <_write>
 800d9e8:	1c43      	adds	r3, r0, #1
 800d9ea:	d102      	bne.n	800d9f2 <_write_r+0x1e>
 800d9ec:	682b      	ldr	r3, [r5, #0]
 800d9ee:	b103      	cbz	r3, 800d9f2 <_write_r+0x1e>
 800d9f0:	6023      	str	r3, [r4, #0]
 800d9f2:	bd38      	pop	{r3, r4, r5, pc}
 800d9f4:	20003588 	.word	0x20003588

0800d9f8 <__errno>:
 800d9f8:	4b01      	ldr	r3, [pc, #4]	@ (800da00 <__errno+0x8>)
 800d9fa:	6818      	ldr	r0, [r3, #0]
 800d9fc:	4770      	bx	lr
 800d9fe:	bf00      	nop
 800da00:	20000140 	.word	0x20000140

0800da04 <__libc_init_array>:
 800da04:	b570      	push	{r4, r5, r6, lr}
 800da06:	4d0d      	ldr	r5, [pc, #52]	@ (800da3c <__libc_init_array+0x38>)
 800da08:	4c0d      	ldr	r4, [pc, #52]	@ (800da40 <__libc_init_array+0x3c>)
 800da0a:	1b64      	subs	r4, r4, r5
 800da0c:	10a4      	asrs	r4, r4, #2
 800da0e:	2600      	movs	r6, #0
 800da10:	42a6      	cmp	r6, r4
 800da12:	d109      	bne.n	800da28 <__libc_init_array+0x24>
 800da14:	4d0b      	ldr	r5, [pc, #44]	@ (800da44 <__libc_init_array+0x40>)
 800da16:	4c0c      	ldr	r4, [pc, #48]	@ (800da48 <__libc_init_array+0x44>)
 800da18:	f001 ff8c 	bl	800f934 <_init>
 800da1c:	1b64      	subs	r4, r4, r5
 800da1e:	10a4      	asrs	r4, r4, #2
 800da20:	2600      	movs	r6, #0
 800da22:	42a6      	cmp	r6, r4
 800da24:	d105      	bne.n	800da32 <__libc_init_array+0x2e>
 800da26:	bd70      	pop	{r4, r5, r6, pc}
 800da28:	f855 3b04 	ldr.w	r3, [r5], #4
 800da2c:	4798      	blx	r3
 800da2e:	3601      	adds	r6, #1
 800da30:	e7ee      	b.n	800da10 <__libc_init_array+0xc>
 800da32:	f855 3b04 	ldr.w	r3, [r5], #4
 800da36:	4798      	blx	r3
 800da38:	3601      	adds	r6, #1
 800da3a:	e7f2      	b.n	800da22 <__libc_init_array+0x1e>
 800da3c:	0801018c 	.word	0x0801018c
 800da40:	0801018c 	.word	0x0801018c
 800da44:	0801018c 	.word	0x0801018c
 800da48:	08010190 	.word	0x08010190

0800da4c <__retarget_lock_init_recursive>:
 800da4c:	4770      	bx	lr

0800da4e <__retarget_lock_acquire_recursive>:
 800da4e:	4770      	bx	lr

0800da50 <__retarget_lock_release_recursive>:
 800da50:	4770      	bx	lr

0800da52 <memcpy>:
 800da52:	440a      	add	r2, r1
 800da54:	4291      	cmp	r1, r2
 800da56:	f100 33ff 	add.w	r3, r0, #4294967295
 800da5a:	d100      	bne.n	800da5e <memcpy+0xc>
 800da5c:	4770      	bx	lr
 800da5e:	b510      	push	{r4, lr}
 800da60:	f811 4b01 	ldrb.w	r4, [r1], #1
 800da64:	f803 4f01 	strb.w	r4, [r3, #1]!
 800da68:	4291      	cmp	r1, r2
 800da6a:	d1f9      	bne.n	800da60 <memcpy+0xe>
 800da6c:	bd10      	pop	{r4, pc}
	...

0800da70 <__assert_func>:
 800da70:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800da72:	4614      	mov	r4, r2
 800da74:	461a      	mov	r2, r3
 800da76:	4b09      	ldr	r3, [pc, #36]	@ (800da9c <__assert_func+0x2c>)
 800da78:	681b      	ldr	r3, [r3, #0]
 800da7a:	4605      	mov	r5, r0
 800da7c:	68d8      	ldr	r0, [r3, #12]
 800da7e:	b954      	cbnz	r4, 800da96 <__assert_func+0x26>
 800da80:	4b07      	ldr	r3, [pc, #28]	@ (800daa0 <__assert_func+0x30>)
 800da82:	461c      	mov	r4, r3
 800da84:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800da88:	9100      	str	r1, [sp, #0]
 800da8a:	462b      	mov	r3, r5
 800da8c:	4905      	ldr	r1, [pc, #20]	@ (800daa4 <__assert_func+0x34>)
 800da8e:	f001 fc2b 	bl	800f2e8 <fiprintf>
 800da92:	f001 fc55 	bl	800f340 <abort>
 800da96:	4b04      	ldr	r3, [pc, #16]	@ (800daa8 <__assert_func+0x38>)
 800da98:	e7f4      	b.n	800da84 <__assert_func+0x14>
 800da9a:	bf00      	nop
 800da9c:	20000140 	.word	0x20000140
 800daa0:	0800ff99 	.word	0x0800ff99
 800daa4:	0800ff6b 	.word	0x0800ff6b
 800daa8:	0800ff5e 	.word	0x0800ff5e

0800daac <quorem>:
 800daac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dab0:	6903      	ldr	r3, [r0, #16]
 800dab2:	690c      	ldr	r4, [r1, #16]
 800dab4:	42a3      	cmp	r3, r4
 800dab6:	4607      	mov	r7, r0
 800dab8:	db7e      	blt.n	800dbb8 <quorem+0x10c>
 800daba:	3c01      	subs	r4, #1
 800dabc:	f101 0814 	add.w	r8, r1, #20
 800dac0:	00a3      	lsls	r3, r4, #2
 800dac2:	f100 0514 	add.w	r5, r0, #20
 800dac6:	9300      	str	r3, [sp, #0]
 800dac8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800dacc:	9301      	str	r3, [sp, #4]
 800dace:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800dad2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800dad6:	3301      	adds	r3, #1
 800dad8:	429a      	cmp	r2, r3
 800dada:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800dade:	fbb2 f6f3 	udiv	r6, r2, r3
 800dae2:	d32e      	bcc.n	800db42 <quorem+0x96>
 800dae4:	f04f 0a00 	mov.w	sl, #0
 800dae8:	46c4      	mov	ip, r8
 800daea:	46ae      	mov	lr, r5
 800daec:	46d3      	mov	fp, sl
 800daee:	f85c 3b04 	ldr.w	r3, [ip], #4
 800daf2:	b298      	uxth	r0, r3
 800daf4:	fb06 a000 	mla	r0, r6, r0, sl
 800daf8:	0c02      	lsrs	r2, r0, #16
 800dafa:	0c1b      	lsrs	r3, r3, #16
 800dafc:	fb06 2303 	mla	r3, r6, r3, r2
 800db00:	f8de 2000 	ldr.w	r2, [lr]
 800db04:	b280      	uxth	r0, r0
 800db06:	b292      	uxth	r2, r2
 800db08:	1a12      	subs	r2, r2, r0
 800db0a:	445a      	add	r2, fp
 800db0c:	f8de 0000 	ldr.w	r0, [lr]
 800db10:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800db14:	b29b      	uxth	r3, r3
 800db16:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800db1a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800db1e:	b292      	uxth	r2, r2
 800db20:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800db24:	45e1      	cmp	r9, ip
 800db26:	f84e 2b04 	str.w	r2, [lr], #4
 800db2a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800db2e:	d2de      	bcs.n	800daee <quorem+0x42>
 800db30:	9b00      	ldr	r3, [sp, #0]
 800db32:	58eb      	ldr	r3, [r5, r3]
 800db34:	b92b      	cbnz	r3, 800db42 <quorem+0x96>
 800db36:	9b01      	ldr	r3, [sp, #4]
 800db38:	3b04      	subs	r3, #4
 800db3a:	429d      	cmp	r5, r3
 800db3c:	461a      	mov	r2, r3
 800db3e:	d32f      	bcc.n	800dba0 <quorem+0xf4>
 800db40:	613c      	str	r4, [r7, #16]
 800db42:	4638      	mov	r0, r7
 800db44:	f001 f8c4 	bl	800ecd0 <__mcmp>
 800db48:	2800      	cmp	r0, #0
 800db4a:	db25      	blt.n	800db98 <quorem+0xec>
 800db4c:	4629      	mov	r1, r5
 800db4e:	2000      	movs	r0, #0
 800db50:	f858 2b04 	ldr.w	r2, [r8], #4
 800db54:	f8d1 c000 	ldr.w	ip, [r1]
 800db58:	fa1f fe82 	uxth.w	lr, r2
 800db5c:	fa1f f38c 	uxth.w	r3, ip
 800db60:	eba3 030e 	sub.w	r3, r3, lr
 800db64:	4403      	add	r3, r0
 800db66:	0c12      	lsrs	r2, r2, #16
 800db68:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800db6c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800db70:	b29b      	uxth	r3, r3
 800db72:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800db76:	45c1      	cmp	r9, r8
 800db78:	f841 3b04 	str.w	r3, [r1], #4
 800db7c:	ea4f 4022 	mov.w	r0, r2, asr #16
 800db80:	d2e6      	bcs.n	800db50 <quorem+0xa4>
 800db82:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800db86:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800db8a:	b922      	cbnz	r2, 800db96 <quorem+0xea>
 800db8c:	3b04      	subs	r3, #4
 800db8e:	429d      	cmp	r5, r3
 800db90:	461a      	mov	r2, r3
 800db92:	d30b      	bcc.n	800dbac <quorem+0x100>
 800db94:	613c      	str	r4, [r7, #16]
 800db96:	3601      	adds	r6, #1
 800db98:	4630      	mov	r0, r6
 800db9a:	b003      	add	sp, #12
 800db9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dba0:	6812      	ldr	r2, [r2, #0]
 800dba2:	3b04      	subs	r3, #4
 800dba4:	2a00      	cmp	r2, #0
 800dba6:	d1cb      	bne.n	800db40 <quorem+0x94>
 800dba8:	3c01      	subs	r4, #1
 800dbaa:	e7c6      	b.n	800db3a <quorem+0x8e>
 800dbac:	6812      	ldr	r2, [r2, #0]
 800dbae:	3b04      	subs	r3, #4
 800dbb0:	2a00      	cmp	r2, #0
 800dbb2:	d1ef      	bne.n	800db94 <quorem+0xe8>
 800dbb4:	3c01      	subs	r4, #1
 800dbb6:	e7ea      	b.n	800db8e <quorem+0xe2>
 800dbb8:	2000      	movs	r0, #0
 800dbba:	e7ee      	b.n	800db9a <quorem+0xee>
 800dbbc:	0000      	movs	r0, r0
	...

0800dbc0 <_dtoa_r>:
 800dbc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dbc4:	69c7      	ldr	r7, [r0, #28]
 800dbc6:	b099      	sub	sp, #100	@ 0x64
 800dbc8:	ed8d 0b02 	vstr	d0, [sp, #8]
 800dbcc:	ec55 4b10 	vmov	r4, r5, d0
 800dbd0:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 800dbd2:	9109      	str	r1, [sp, #36]	@ 0x24
 800dbd4:	4683      	mov	fp, r0
 800dbd6:	920e      	str	r2, [sp, #56]	@ 0x38
 800dbd8:	9313      	str	r3, [sp, #76]	@ 0x4c
 800dbda:	b97f      	cbnz	r7, 800dbfc <_dtoa_r+0x3c>
 800dbdc:	2010      	movs	r0, #16
 800dbde:	f7fe ff3f 	bl	800ca60 <malloc>
 800dbe2:	4602      	mov	r2, r0
 800dbe4:	f8cb 001c 	str.w	r0, [fp, #28]
 800dbe8:	b920      	cbnz	r0, 800dbf4 <_dtoa_r+0x34>
 800dbea:	4ba7      	ldr	r3, [pc, #668]	@ (800de88 <_dtoa_r+0x2c8>)
 800dbec:	21ef      	movs	r1, #239	@ 0xef
 800dbee:	48a7      	ldr	r0, [pc, #668]	@ (800de8c <_dtoa_r+0x2cc>)
 800dbf0:	f7ff ff3e 	bl	800da70 <__assert_func>
 800dbf4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800dbf8:	6007      	str	r7, [r0, #0]
 800dbfa:	60c7      	str	r7, [r0, #12]
 800dbfc:	f8db 301c 	ldr.w	r3, [fp, #28]
 800dc00:	6819      	ldr	r1, [r3, #0]
 800dc02:	b159      	cbz	r1, 800dc1c <_dtoa_r+0x5c>
 800dc04:	685a      	ldr	r2, [r3, #4]
 800dc06:	604a      	str	r2, [r1, #4]
 800dc08:	2301      	movs	r3, #1
 800dc0a:	4093      	lsls	r3, r2
 800dc0c:	608b      	str	r3, [r1, #8]
 800dc0e:	4658      	mov	r0, fp
 800dc10:	f000 fe24 	bl	800e85c <_Bfree>
 800dc14:	f8db 301c 	ldr.w	r3, [fp, #28]
 800dc18:	2200      	movs	r2, #0
 800dc1a:	601a      	str	r2, [r3, #0]
 800dc1c:	1e2b      	subs	r3, r5, #0
 800dc1e:	bfb9      	ittee	lt
 800dc20:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800dc24:	9303      	strlt	r3, [sp, #12]
 800dc26:	2300      	movge	r3, #0
 800dc28:	6033      	strge	r3, [r6, #0]
 800dc2a:	9f03      	ldr	r7, [sp, #12]
 800dc2c:	4b98      	ldr	r3, [pc, #608]	@ (800de90 <_dtoa_r+0x2d0>)
 800dc2e:	bfbc      	itt	lt
 800dc30:	2201      	movlt	r2, #1
 800dc32:	6032      	strlt	r2, [r6, #0]
 800dc34:	43bb      	bics	r3, r7
 800dc36:	d112      	bne.n	800dc5e <_dtoa_r+0x9e>
 800dc38:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800dc3a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800dc3e:	6013      	str	r3, [r2, #0]
 800dc40:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800dc44:	4323      	orrs	r3, r4
 800dc46:	f000 854d 	beq.w	800e6e4 <_dtoa_r+0xb24>
 800dc4a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800dc4c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800dea4 <_dtoa_r+0x2e4>
 800dc50:	2b00      	cmp	r3, #0
 800dc52:	f000 854f 	beq.w	800e6f4 <_dtoa_r+0xb34>
 800dc56:	f10a 0303 	add.w	r3, sl, #3
 800dc5a:	f000 bd49 	b.w	800e6f0 <_dtoa_r+0xb30>
 800dc5e:	ed9d 7b02 	vldr	d7, [sp, #8]
 800dc62:	2200      	movs	r2, #0
 800dc64:	ec51 0b17 	vmov	r0, r1, d7
 800dc68:	2300      	movs	r3, #0
 800dc6a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800dc6e:	f7f2 ff3b 	bl	8000ae8 <__aeabi_dcmpeq>
 800dc72:	4680      	mov	r8, r0
 800dc74:	b158      	cbz	r0, 800dc8e <_dtoa_r+0xce>
 800dc76:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800dc78:	2301      	movs	r3, #1
 800dc7a:	6013      	str	r3, [r2, #0]
 800dc7c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800dc7e:	b113      	cbz	r3, 800dc86 <_dtoa_r+0xc6>
 800dc80:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800dc82:	4b84      	ldr	r3, [pc, #528]	@ (800de94 <_dtoa_r+0x2d4>)
 800dc84:	6013      	str	r3, [r2, #0]
 800dc86:	f8df a220 	ldr.w	sl, [pc, #544]	@ 800dea8 <_dtoa_r+0x2e8>
 800dc8a:	f000 bd33 	b.w	800e6f4 <_dtoa_r+0xb34>
 800dc8e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800dc92:	aa16      	add	r2, sp, #88	@ 0x58
 800dc94:	a917      	add	r1, sp, #92	@ 0x5c
 800dc96:	4658      	mov	r0, fp
 800dc98:	f001 f8ca 	bl	800ee30 <__d2b>
 800dc9c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800dca0:	4681      	mov	r9, r0
 800dca2:	2e00      	cmp	r6, #0
 800dca4:	d077      	beq.n	800dd96 <_dtoa_r+0x1d6>
 800dca6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800dca8:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800dcac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800dcb0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800dcb4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800dcb8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800dcbc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800dcc0:	4619      	mov	r1, r3
 800dcc2:	2200      	movs	r2, #0
 800dcc4:	4b74      	ldr	r3, [pc, #464]	@ (800de98 <_dtoa_r+0x2d8>)
 800dcc6:	f7f2 faef 	bl	80002a8 <__aeabi_dsub>
 800dcca:	a369      	add	r3, pc, #420	@ (adr r3, 800de70 <_dtoa_r+0x2b0>)
 800dccc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dcd0:	f7f2 fca2 	bl	8000618 <__aeabi_dmul>
 800dcd4:	a368      	add	r3, pc, #416	@ (adr r3, 800de78 <_dtoa_r+0x2b8>)
 800dcd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dcda:	f7f2 fae7 	bl	80002ac <__adddf3>
 800dcde:	4604      	mov	r4, r0
 800dce0:	4630      	mov	r0, r6
 800dce2:	460d      	mov	r5, r1
 800dce4:	f7f2 fc2e 	bl	8000544 <__aeabi_i2d>
 800dce8:	a365      	add	r3, pc, #404	@ (adr r3, 800de80 <_dtoa_r+0x2c0>)
 800dcea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dcee:	f7f2 fc93 	bl	8000618 <__aeabi_dmul>
 800dcf2:	4602      	mov	r2, r0
 800dcf4:	460b      	mov	r3, r1
 800dcf6:	4620      	mov	r0, r4
 800dcf8:	4629      	mov	r1, r5
 800dcfa:	f7f2 fad7 	bl	80002ac <__adddf3>
 800dcfe:	4604      	mov	r4, r0
 800dd00:	460d      	mov	r5, r1
 800dd02:	f7f2 ff39 	bl	8000b78 <__aeabi_d2iz>
 800dd06:	2200      	movs	r2, #0
 800dd08:	4607      	mov	r7, r0
 800dd0a:	2300      	movs	r3, #0
 800dd0c:	4620      	mov	r0, r4
 800dd0e:	4629      	mov	r1, r5
 800dd10:	f7f2 fef4 	bl	8000afc <__aeabi_dcmplt>
 800dd14:	b140      	cbz	r0, 800dd28 <_dtoa_r+0x168>
 800dd16:	4638      	mov	r0, r7
 800dd18:	f7f2 fc14 	bl	8000544 <__aeabi_i2d>
 800dd1c:	4622      	mov	r2, r4
 800dd1e:	462b      	mov	r3, r5
 800dd20:	f7f2 fee2 	bl	8000ae8 <__aeabi_dcmpeq>
 800dd24:	b900      	cbnz	r0, 800dd28 <_dtoa_r+0x168>
 800dd26:	3f01      	subs	r7, #1
 800dd28:	2f16      	cmp	r7, #22
 800dd2a:	d851      	bhi.n	800ddd0 <_dtoa_r+0x210>
 800dd2c:	4b5b      	ldr	r3, [pc, #364]	@ (800de9c <_dtoa_r+0x2dc>)
 800dd2e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800dd32:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd36:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800dd3a:	f7f2 fedf 	bl	8000afc <__aeabi_dcmplt>
 800dd3e:	2800      	cmp	r0, #0
 800dd40:	d048      	beq.n	800ddd4 <_dtoa_r+0x214>
 800dd42:	3f01      	subs	r7, #1
 800dd44:	2300      	movs	r3, #0
 800dd46:	9312      	str	r3, [sp, #72]	@ 0x48
 800dd48:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800dd4a:	1b9b      	subs	r3, r3, r6
 800dd4c:	1e5a      	subs	r2, r3, #1
 800dd4e:	bf44      	itt	mi
 800dd50:	f1c3 0801 	rsbmi	r8, r3, #1
 800dd54:	2300      	movmi	r3, #0
 800dd56:	9208      	str	r2, [sp, #32]
 800dd58:	bf54      	ite	pl
 800dd5a:	f04f 0800 	movpl.w	r8, #0
 800dd5e:	9308      	strmi	r3, [sp, #32]
 800dd60:	2f00      	cmp	r7, #0
 800dd62:	db39      	blt.n	800ddd8 <_dtoa_r+0x218>
 800dd64:	9b08      	ldr	r3, [sp, #32]
 800dd66:	970f      	str	r7, [sp, #60]	@ 0x3c
 800dd68:	443b      	add	r3, r7
 800dd6a:	9308      	str	r3, [sp, #32]
 800dd6c:	2300      	movs	r3, #0
 800dd6e:	930a      	str	r3, [sp, #40]	@ 0x28
 800dd70:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dd72:	2b09      	cmp	r3, #9
 800dd74:	d864      	bhi.n	800de40 <_dtoa_r+0x280>
 800dd76:	2b05      	cmp	r3, #5
 800dd78:	bfc4      	itt	gt
 800dd7a:	3b04      	subgt	r3, #4
 800dd7c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800dd7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dd80:	f1a3 0302 	sub.w	r3, r3, #2
 800dd84:	bfcc      	ite	gt
 800dd86:	2400      	movgt	r4, #0
 800dd88:	2401      	movle	r4, #1
 800dd8a:	2b03      	cmp	r3, #3
 800dd8c:	d863      	bhi.n	800de56 <_dtoa_r+0x296>
 800dd8e:	e8df f003 	tbb	[pc, r3]
 800dd92:	372a      	.short	0x372a
 800dd94:	5535      	.short	0x5535
 800dd96:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800dd9a:	441e      	add	r6, r3
 800dd9c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800dda0:	2b20      	cmp	r3, #32
 800dda2:	bfc1      	itttt	gt
 800dda4:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800dda8:	409f      	lslgt	r7, r3
 800ddaa:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800ddae:	fa24 f303 	lsrgt.w	r3, r4, r3
 800ddb2:	bfd6      	itet	le
 800ddb4:	f1c3 0320 	rsble	r3, r3, #32
 800ddb8:	ea47 0003 	orrgt.w	r0, r7, r3
 800ddbc:	fa04 f003 	lslle.w	r0, r4, r3
 800ddc0:	f7f2 fbb0 	bl	8000524 <__aeabi_ui2d>
 800ddc4:	2201      	movs	r2, #1
 800ddc6:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800ddca:	3e01      	subs	r6, #1
 800ddcc:	9214      	str	r2, [sp, #80]	@ 0x50
 800ddce:	e777      	b.n	800dcc0 <_dtoa_r+0x100>
 800ddd0:	2301      	movs	r3, #1
 800ddd2:	e7b8      	b.n	800dd46 <_dtoa_r+0x186>
 800ddd4:	9012      	str	r0, [sp, #72]	@ 0x48
 800ddd6:	e7b7      	b.n	800dd48 <_dtoa_r+0x188>
 800ddd8:	427b      	negs	r3, r7
 800ddda:	930a      	str	r3, [sp, #40]	@ 0x28
 800dddc:	2300      	movs	r3, #0
 800ddde:	eba8 0807 	sub.w	r8, r8, r7
 800dde2:	930f      	str	r3, [sp, #60]	@ 0x3c
 800dde4:	e7c4      	b.n	800dd70 <_dtoa_r+0x1b0>
 800dde6:	2300      	movs	r3, #0
 800dde8:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ddea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800ddec:	2b00      	cmp	r3, #0
 800ddee:	dc35      	bgt.n	800de5c <_dtoa_r+0x29c>
 800ddf0:	2301      	movs	r3, #1
 800ddf2:	9300      	str	r3, [sp, #0]
 800ddf4:	9307      	str	r3, [sp, #28]
 800ddf6:	461a      	mov	r2, r3
 800ddf8:	920e      	str	r2, [sp, #56]	@ 0x38
 800ddfa:	e00b      	b.n	800de14 <_dtoa_r+0x254>
 800ddfc:	2301      	movs	r3, #1
 800ddfe:	e7f3      	b.n	800dde8 <_dtoa_r+0x228>
 800de00:	2300      	movs	r3, #0
 800de02:	930b      	str	r3, [sp, #44]	@ 0x2c
 800de04:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800de06:	18fb      	adds	r3, r7, r3
 800de08:	9300      	str	r3, [sp, #0]
 800de0a:	3301      	adds	r3, #1
 800de0c:	2b01      	cmp	r3, #1
 800de0e:	9307      	str	r3, [sp, #28]
 800de10:	bfb8      	it	lt
 800de12:	2301      	movlt	r3, #1
 800de14:	f8db 001c 	ldr.w	r0, [fp, #28]
 800de18:	2100      	movs	r1, #0
 800de1a:	2204      	movs	r2, #4
 800de1c:	f102 0514 	add.w	r5, r2, #20
 800de20:	429d      	cmp	r5, r3
 800de22:	d91f      	bls.n	800de64 <_dtoa_r+0x2a4>
 800de24:	6041      	str	r1, [r0, #4]
 800de26:	4658      	mov	r0, fp
 800de28:	f000 fcd8 	bl	800e7dc <_Balloc>
 800de2c:	4682      	mov	sl, r0
 800de2e:	2800      	cmp	r0, #0
 800de30:	d13c      	bne.n	800deac <_dtoa_r+0x2ec>
 800de32:	4b1b      	ldr	r3, [pc, #108]	@ (800dea0 <_dtoa_r+0x2e0>)
 800de34:	4602      	mov	r2, r0
 800de36:	f240 11af 	movw	r1, #431	@ 0x1af
 800de3a:	e6d8      	b.n	800dbee <_dtoa_r+0x2e>
 800de3c:	2301      	movs	r3, #1
 800de3e:	e7e0      	b.n	800de02 <_dtoa_r+0x242>
 800de40:	2401      	movs	r4, #1
 800de42:	2300      	movs	r3, #0
 800de44:	9309      	str	r3, [sp, #36]	@ 0x24
 800de46:	940b      	str	r4, [sp, #44]	@ 0x2c
 800de48:	f04f 33ff 	mov.w	r3, #4294967295
 800de4c:	9300      	str	r3, [sp, #0]
 800de4e:	9307      	str	r3, [sp, #28]
 800de50:	2200      	movs	r2, #0
 800de52:	2312      	movs	r3, #18
 800de54:	e7d0      	b.n	800ddf8 <_dtoa_r+0x238>
 800de56:	2301      	movs	r3, #1
 800de58:	930b      	str	r3, [sp, #44]	@ 0x2c
 800de5a:	e7f5      	b.n	800de48 <_dtoa_r+0x288>
 800de5c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800de5e:	9300      	str	r3, [sp, #0]
 800de60:	9307      	str	r3, [sp, #28]
 800de62:	e7d7      	b.n	800de14 <_dtoa_r+0x254>
 800de64:	3101      	adds	r1, #1
 800de66:	0052      	lsls	r2, r2, #1
 800de68:	e7d8      	b.n	800de1c <_dtoa_r+0x25c>
 800de6a:	bf00      	nop
 800de6c:	f3af 8000 	nop.w
 800de70:	636f4361 	.word	0x636f4361
 800de74:	3fd287a7 	.word	0x3fd287a7
 800de78:	8b60c8b3 	.word	0x8b60c8b3
 800de7c:	3fc68a28 	.word	0x3fc68a28
 800de80:	509f79fb 	.word	0x509f79fb
 800de84:	3fd34413 	.word	0x3fd34413
 800de88:	0800feed 	.word	0x0800feed
 800de8c:	0800ffa7 	.word	0x0800ffa7
 800de90:	7ff00000 	.word	0x7ff00000
 800de94:	0800feca 	.word	0x0800feca
 800de98:	3ff80000 	.word	0x3ff80000
 800de9c:	080100a0 	.word	0x080100a0
 800dea0:	0800ffff 	.word	0x0800ffff
 800dea4:	0800ffa3 	.word	0x0800ffa3
 800dea8:	0800fec9 	.word	0x0800fec9
 800deac:	f8db 301c 	ldr.w	r3, [fp, #28]
 800deb0:	6018      	str	r0, [r3, #0]
 800deb2:	9b07      	ldr	r3, [sp, #28]
 800deb4:	2b0e      	cmp	r3, #14
 800deb6:	f200 80a4 	bhi.w	800e002 <_dtoa_r+0x442>
 800deba:	2c00      	cmp	r4, #0
 800debc:	f000 80a1 	beq.w	800e002 <_dtoa_r+0x442>
 800dec0:	2f00      	cmp	r7, #0
 800dec2:	dd33      	ble.n	800df2c <_dtoa_r+0x36c>
 800dec4:	4bad      	ldr	r3, [pc, #692]	@ (800e17c <_dtoa_r+0x5bc>)
 800dec6:	f007 020f 	and.w	r2, r7, #15
 800deca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800dece:	ed93 7b00 	vldr	d7, [r3]
 800ded2:	05f8      	lsls	r0, r7, #23
 800ded4:	ed8d 7b04 	vstr	d7, [sp, #16]
 800ded8:	ea4f 1427 	mov.w	r4, r7, asr #4
 800dedc:	d516      	bpl.n	800df0c <_dtoa_r+0x34c>
 800dede:	4ba8      	ldr	r3, [pc, #672]	@ (800e180 <_dtoa_r+0x5c0>)
 800dee0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800dee4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800dee8:	f7f2 fcc0 	bl	800086c <__aeabi_ddiv>
 800deec:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800def0:	f004 040f 	and.w	r4, r4, #15
 800def4:	2603      	movs	r6, #3
 800def6:	4da2      	ldr	r5, [pc, #648]	@ (800e180 <_dtoa_r+0x5c0>)
 800def8:	b954      	cbnz	r4, 800df10 <_dtoa_r+0x350>
 800defa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800defe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800df02:	f7f2 fcb3 	bl	800086c <__aeabi_ddiv>
 800df06:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800df0a:	e028      	b.n	800df5e <_dtoa_r+0x39e>
 800df0c:	2602      	movs	r6, #2
 800df0e:	e7f2      	b.n	800def6 <_dtoa_r+0x336>
 800df10:	07e1      	lsls	r1, r4, #31
 800df12:	d508      	bpl.n	800df26 <_dtoa_r+0x366>
 800df14:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800df18:	e9d5 2300 	ldrd	r2, r3, [r5]
 800df1c:	f7f2 fb7c 	bl	8000618 <__aeabi_dmul>
 800df20:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800df24:	3601      	adds	r6, #1
 800df26:	1064      	asrs	r4, r4, #1
 800df28:	3508      	adds	r5, #8
 800df2a:	e7e5      	b.n	800def8 <_dtoa_r+0x338>
 800df2c:	f000 80d2 	beq.w	800e0d4 <_dtoa_r+0x514>
 800df30:	427c      	negs	r4, r7
 800df32:	4b92      	ldr	r3, [pc, #584]	@ (800e17c <_dtoa_r+0x5bc>)
 800df34:	4d92      	ldr	r5, [pc, #584]	@ (800e180 <_dtoa_r+0x5c0>)
 800df36:	f004 020f 	and.w	r2, r4, #15
 800df3a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800df3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df42:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800df46:	f7f2 fb67 	bl	8000618 <__aeabi_dmul>
 800df4a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800df4e:	1124      	asrs	r4, r4, #4
 800df50:	2300      	movs	r3, #0
 800df52:	2602      	movs	r6, #2
 800df54:	2c00      	cmp	r4, #0
 800df56:	f040 80b2 	bne.w	800e0be <_dtoa_r+0x4fe>
 800df5a:	2b00      	cmp	r3, #0
 800df5c:	d1d3      	bne.n	800df06 <_dtoa_r+0x346>
 800df5e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800df60:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800df64:	2b00      	cmp	r3, #0
 800df66:	f000 80b7 	beq.w	800e0d8 <_dtoa_r+0x518>
 800df6a:	4b86      	ldr	r3, [pc, #536]	@ (800e184 <_dtoa_r+0x5c4>)
 800df6c:	2200      	movs	r2, #0
 800df6e:	4620      	mov	r0, r4
 800df70:	4629      	mov	r1, r5
 800df72:	f7f2 fdc3 	bl	8000afc <__aeabi_dcmplt>
 800df76:	2800      	cmp	r0, #0
 800df78:	f000 80ae 	beq.w	800e0d8 <_dtoa_r+0x518>
 800df7c:	9b07      	ldr	r3, [sp, #28]
 800df7e:	2b00      	cmp	r3, #0
 800df80:	f000 80aa 	beq.w	800e0d8 <_dtoa_r+0x518>
 800df84:	9b00      	ldr	r3, [sp, #0]
 800df86:	2b00      	cmp	r3, #0
 800df88:	dd37      	ble.n	800dffa <_dtoa_r+0x43a>
 800df8a:	1e7b      	subs	r3, r7, #1
 800df8c:	9304      	str	r3, [sp, #16]
 800df8e:	4620      	mov	r0, r4
 800df90:	4b7d      	ldr	r3, [pc, #500]	@ (800e188 <_dtoa_r+0x5c8>)
 800df92:	2200      	movs	r2, #0
 800df94:	4629      	mov	r1, r5
 800df96:	f7f2 fb3f 	bl	8000618 <__aeabi_dmul>
 800df9a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800df9e:	9c00      	ldr	r4, [sp, #0]
 800dfa0:	3601      	adds	r6, #1
 800dfa2:	4630      	mov	r0, r6
 800dfa4:	f7f2 face 	bl	8000544 <__aeabi_i2d>
 800dfa8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800dfac:	f7f2 fb34 	bl	8000618 <__aeabi_dmul>
 800dfb0:	4b76      	ldr	r3, [pc, #472]	@ (800e18c <_dtoa_r+0x5cc>)
 800dfb2:	2200      	movs	r2, #0
 800dfb4:	f7f2 f97a 	bl	80002ac <__adddf3>
 800dfb8:	4605      	mov	r5, r0
 800dfba:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800dfbe:	2c00      	cmp	r4, #0
 800dfc0:	f040 808d 	bne.w	800e0de <_dtoa_r+0x51e>
 800dfc4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800dfc8:	4b71      	ldr	r3, [pc, #452]	@ (800e190 <_dtoa_r+0x5d0>)
 800dfca:	2200      	movs	r2, #0
 800dfcc:	f7f2 f96c 	bl	80002a8 <__aeabi_dsub>
 800dfd0:	4602      	mov	r2, r0
 800dfd2:	460b      	mov	r3, r1
 800dfd4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800dfd8:	462a      	mov	r2, r5
 800dfda:	4633      	mov	r3, r6
 800dfdc:	f7f2 fdac 	bl	8000b38 <__aeabi_dcmpgt>
 800dfe0:	2800      	cmp	r0, #0
 800dfe2:	f040 828b 	bne.w	800e4fc <_dtoa_r+0x93c>
 800dfe6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800dfea:	462a      	mov	r2, r5
 800dfec:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800dff0:	f7f2 fd84 	bl	8000afc <__aeabi_dcmplt>
 800dff4:	2800      	cmp	r0, #0
 800dff6:	f040 8128 	bne.w	800e24a <_dtoa_r+0x68a>
 800dffa:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 800dffe:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800e002:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800e004:	2b00      	cmp	r3, #0
 800e006:	f2c0 815a 	blt.w	800e2be <_dtoa_r+0x6fe>
 800e00a:	2f0e      	cmp	r7, #14
 800e00c:	f300 8157 	bgt.w	800e2be <_dtoa_r+0x6fe>
 800e010:	4b5a      	ldr	r3, [pc, #360]	@ (800e17c <_dtoa_r+0x5bc>)
 800e012:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800e016:	ed93 7b00 	vldr	d7, [r3]
 800e01a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e01c:	2b00      	cmp	r3, #0
 800e01e:	ed8d 7b00 	vstr	d7, [sp]
 800e022:	da03      	bge.n	800e02c <_dtoa_r+0x46c>
 800e024:	9b07      	ldr	r3, [sp, #28]
 800e026:	2b00      	cmp	r3, #0
 800e028:	f340 8101 	ble.w	800e22e <_dtoa_r+0x66e>
 800e02c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800e030:	4656      	mov	r6, sl
 800e032:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e036:	4620      	mov	r0, r4
 800e038:	4629      	mov	r1, r5
 800e03a:	f7f2 fc17 	bl	800086c <__aeabi_ddiv>
 800e03e:	f7f2 fd9b 	bl	8000b78 <__aeabi_d2iz>
 800e042:	4680      	mov	r8, r0
 800e044:	f7f2 fa7e 	bl	8000544 <__aeabi_i2d>
 800e048:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e04c:	f7f2 fae4 	bl	8000618 <__aeabi_dmul>
 800e050:	4602      	mov	r2, r0
 800e052:	460b      	mov	r3, r1
 800e054:	4620      	mov	r0, r4
 800e056:	4629      	mov	r1, r5
 800e058:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800e05c:	f7f2 f924 	bl	80002a8 <__aeabi_dsub>
 800e060:	f806 4b01 	strb.w	r4, [r6], #1
 800e064:	9d07      	ldr	r5, [sp, #28]
 800e066:	eba6 040a 	sub.w	r4, r6, sl
 800e06a:	42a5      	cmp	r5, r4
 800e06c:	4602      	mov	r2, r0
 800e06e:	460b      	mov	r3, r1
 800e070:	f040 8117 	bne.w	800e2a2 <_dtoa_r+0x6e2>
 800e074:	f7f2 f91a 	bl	80002ac <__adddf3>
 800e078:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e07c:	4604      	mov	r4, r0
 800e07e:	460d      	mov	r5, r1
 800e080:	f7f2 fd5a 	bl	8000b38 <__aeabi_dcmpgt>
 800e084:	2800      	cmp	r0, #0
 800e086:	f040 80f9 	bne.w	800e27c <_dtoa_r+0x6bc>
 800e08a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e08e:	4620      	mov	r0, r4
 800e090:	4629      	mov	r1, r5
 800e092:	f7f2 fd29 	bl	8000ae8 <__aeabi_dcmpeq>
 800e096:	b118      	cbz	r0, 800e0a0 <_dtoa_r+0x4e0>
 800e098:	f018 0f01 	tst.w	r8, #1
 800e09c:	f040 80ee 	bne.w	800e27c <_dtoa_r+0x6bc>
 800e0a0:	4649      	mov	r1, r9
 800e0a2:	4658      	mov	r0, fp
 800e0a4:	f000 fbda 	bl	800e85c <_Bfree>
 800e0a8:	2300      	movs	r3, #0
 800e0aa:	7033      	strb	r3, [r6, #0]
 800e0ac:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800e0ae:	3701      	adds	r7, #1
 800e0b0:	601f      	str	r7, [r3, #0]
 800e0b2:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800e0b4:	2b00      	cmp	r3, #0
 800e0b6:	f000 831d 	beq.w	800e6f4 <_dtoa_r+0xb34>
 800e0ba:	601e      	str	r6, [r3, #0]
 800e0bc:	e31a      	b.n	800e6f4 <_dtoa_r+0xb34>
 800e0be:	07e2      	lsls	r2, r4, #31
 800e0c0:	d505      	bpl.n	800e0ce <_dtoa_r+0x50e>
 800e0c2:	e9d5 2300 	ldrd	r2, r3, [r5]
 800e0c6:	f7f2 faa7 	bl	8000618 <__aeabi_dmul>
 800e0ca:	3601      	adds	r6, #1
 800e0cc:	2301      	movs	r3, #1
 800e0ce:	1064      	asrs	r4, r4, #1
 800e0d0:	3508      	adds	r5, #8
 800e0d2:	e73f      	b.n	800df54 <_dtoa_r+0x394>
 800e0d4:	2602      	movs	r6, #2
 800e0d6:	e742      	b.n	800df5e <_dtoa_r+0x39e>
 800e0d8:	9c07      	ldr	r4, [sp, #28]
 800e0da:	9704      	str	r7, [sp, #16]
 800e0dc:	e761      	b.n	800dfa2 <_dtoa_r+0x3e2>
 800e0de:	4b27      	ldr	r3, [pc, #156]	@ (800e17c <_dtoa_r+0x5bc>)
 800e0e0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e0e2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800e0e6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800e0ea:	4454      	add	r4, sl
 800e0ec:	2900      	cmp	r1, #0
 800e0ee:	d053      	beq.n	800e198 <_dtoa_r+0x5d8>
 800e0f0:	4928      	ldr	r1, [pc, #160]	@ (800e194 <_dtoa_r+0x5d4>)
 800e0f2:	2000      	movs	r0, #0
 800e0f4:	f7f2 fbba 	bl	800086c <__aeabi_ddiv>
 800e0f8:	4633      	mov	r3, r6
 800e0fa:	462a      	mov	r2, r5
 800e0fc:	f7f2 f8d4 	bl	80002a8 <__aeabi_dsub>
 800e100:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800e104:	4656      	mov	r6, sl
 800e106:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e10a:	f7f2 fd35 	bl	8000b78 <__aeabi_d2iz>
 800e10e:	4605      	mov	r5, r0
 800e110:	f7f2 fa18 	bl	8000544 <__aeabi_i2d>
 800e114:	4602      	mov	r2, r0
 800e116:	460b      	mov	r3, r1
 800e118:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e11c:	f7f2 f8c4 	bl	80002a8 <__aeabi_dsub>
 800e120:	3530      	adds	r5, #48	@ 0x30
 800e122:	4602      	mov	r2, r0
 800e124:	460b      	mov	r3, r1
 800e126:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800e12a:	f806 5b01 	strb.w	r5, [r6], #1
 800e12e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800e132:	f7f2 fce3 	bl	8000afc <__aeabi_dcmplt>
 800e136:	2800      	cmp	r0, #0
 800e138:	d171      	bne.n	800e21e <_dtoa_r+0x65e>
 800e13a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e13e:	4911      	ldr	r1, [pc, #68]	@ (800e184 <_dtoa_r+0x5c4>)
 800e140:	2000      	movs	r0, #0
 800e142:	f7f2 f8b1 	bl	80002a8 <__aeabi_dsub>
 800e146:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800e14a:	f7f2 fcd7 	bl	8000afc <__aeabi_dcmplt>
 800e14e:	2800      	cmp	r0, #0
 800e150:	f040 8095 	bne.w	800e27e <_dtoa_r+0x6be>
 800e154:	42a6      	cmp	r6, r4
 800e156:	f43f af50 	beq.w	800dffa <_dtoa_r+0x43a>
 800e15a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800e15e:	4b0a      	ldr	r3, [pc, #40]	@ (800e188 <_dtoa_r+0x5c8>)
 800e160:	2200      	movs	r2, #0
 800e162:	f7f2 fa59 	bl	8000618 <__aeabi_dmul>
 800e166:	4b08      	ldr	r3, [pc, #32]	@ (800e188 <_dtoa_r+0x5c8>)
 800e168:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800e16c:	2200      	movs	r2, #0
 800e16e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e172:	f7f2 fa51 	bl	8000618 <__aeabi_dmul>
 800e176:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e17a:	e7c4      	b.n	800e106 <_dtoa_r+0x546>
 800e17c:	080100a0 	.word	0x080100a0
 800e180:	08010078 	.word	0x08010078
 800e184:	3ff00000 	.word	0x3ff00000
 800e188:	40240000 	.word	0x40240000
 800e18c:	401c0000 	.word	0x401c0000
 800e190:	40140000 	.word	0x40140000
 800e194:	3fe00000 	.word	0x3fe00000
 800e198:	4631      	mov	r1, r6
 800e19a:	4628      	mov	r0, r5
 800e19c:	f7f2 fa3c 	bl	8000618 <__aeabi_dmul>
 800e1a0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800e1a4:	9415      	str	r4, [sp, #84]	@ 0x54
 800e1a6:	4656      	mov	r6, sl
 800e1a8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e1ac:	f7f2 fce4 	bl	8000b78 <__aeabi_d2iz>
 800e1b0:	4605      	mov	r5, r0
 800e1b2:	f7f2 f9c7 	bl	8000544 <__aeabi_i2d>
 800e1b6:	4602      	mov	r2, r0
 800e1b8:	460b      	mov	r3, r1
 800e1ba:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e1be:	f7f2 f873 	bl	80002a8 <__aeabi_dsub>
 800e1c2:	3530      	adds	r5, #48	@ 0x30
 800e1c4:	f806 5b01 	strb.w	r5, [r6], #1
 800e1c8:	4602      	mov	r2, r0
 800e1ca:	460b      	mov	r3, r1
 800e1cc:	42a6      	cmp	r6, r4
 800e1ce:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800e1d2:	f04f 0200 	mov.w	r2, #0
 800e1d6:	d124      	bne.n	800e222 <_dtoa_r+0x662>
 800e1d8:	4bac      	ldr	r3, [pc, #688]	@ (800e48c <_dtoa_r+0x8cc>)
 800e1da:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800e1de:	f7f2 f865 	bl	80002ac <__adddf3>
 800e1e2:	4602      	mov	r2, r0
 800e1e4:	460b      	mov	r3, r1
 800e1e6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e1ea:	f7f2 fca5 	bl	8000b38 <__aeabi_dcmpgt>
 800e1ee:	2800      	cmp	r0, #0
 800e1f0:	d145      	bne.n	800e27e <_dtoa_r+0x6be>
 800e1f2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800e1f6:	49a5      	ldr	r1, [pc, #660]	@ (800e48c <_dtoa_r+0x8cc>)
 800e1f8:	2000      	movs	r0, #0
 800e1fa:	f7f2 f855 	bl	80002a8 <__aeabi_dsub>
 800e1fe:	4602      	mov	r2, r0
 800e200:	460b      	mov	r3, r1
 800e202:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800e206:	f7f2 fc79 	bl	8000afc <__aeabi_dcmplt>
 800e20a:	2800      	cmp	r0, #0
 800e20c:	f43f aef5 	beq.w	800dffa <_dtoa_r+0x43a>
 800e210:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800e212:	1e73      	subs	r3, r6, #1
 800e214:	9315      	str	r3, [sp, #84]	@ 0x54
 800e216:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800e21a:	2b30      	cmp	r3, #48	@ 0x30
 800e21c:	d0f8      	beq.n	800e210 <_dtoa_r+0x650>
 800e21e:	9f04      	ldr	r7, [sp, #16]
 800e220:	e73e      	b.n	800e0a0 <_dtoa_r+0x4e0>
 800e222:	4b9b      	ldr	r3, [pc, #620]	@ (800e490 <_dtoa_r+0x8d0>)
 800e224:	f7f2 f9f8 	bl	8000618 <__aeabi_dmul>
 800e228:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800e22c:	e7bc      	b.n	800e1a8 <_dtoa_r+0x5e8>
 800e22e:	d10c      	bne.n	800e24a <_dtoa_r+0x68a>
 800e230:	4b98      	ldr	r3, [pc, #608]	@ (800e494 <_dtoa_r+0x8d4>)
 800e232:	2200      	movs	r2, #0
 800e234:	e9dd 0100 	ldrd	r0, r1, [sp]
 800e238:	f7f2 f9ee 	bl	8000618 <__aeabi_dmul>
 800e23c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e240:	f7f2 fc70 	bl	8000b24 <__aeabi_dcmpge>
 800e244:	2800      	cmp	r0, #0
 800e246:	f000 8157 	beq.w	800e4f8 <_dtoa_r+0x938>
 800e24a:	2400      	movs	r4, #0
 800e24c:	4625      	mov	r5, r4
 800e24e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800e250:	43db      	mvns	r3, r3
 800e252:	9304      	str	r3, [sp, #16]
 800e254:	4656      	mov	r6, sl
 800e256:	2700      	movs	r7, #0
 800e258:	4621      	mov	r1, r4
 800e25a:	4658      	mov	r0, fp
 800e25c:	f000 fafe 	bl	800e85c <_Bfree>
 800e260:	2d00      	cmp	r5, #0
 800e262:	d0dc      	beq.n	800e21e <_dtoa_r+0x65e>
 800e264:	b12f      	cbz	r7, 800e272 <_dtoa_r+0x6b2>
 800e266:	42af      	cmp	r7, r5
 800e268:	d003      	beq.n	800e272 <_dtoa_r+0x6b2>
 800e26a:	4639      	mov	r1, r7
 800e26c:	4658      	mov	r0, fp
 800e26e:	f000 faf5 	bl	800e85c <_Bfree>
 800e272:	4629      	mov	r1, r5
 800e274:	4658      	mov	r0, fp
 800e276:	f000 faf1 	bl	800e85c <_Bfree>
 800e27a:	e7d0      	b.n	800e21e <_dtoa_r+0x65e>
 800e27c:	9704      	str	r7, [sp, #16]
 800e27e:	4633      	mov	r3, r6
 800e280:	461e      	mov	r6, r3
 800e282:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e286:	2a39      	cmp	r2, #57	@ 0x39
 800e288:	d107      	bne.n	800e29a <_dtoa_r+0x6da>
 800e28a:	459a      	cmp	sl, r3
 800e28c:	d1f8      	bne.n	800e280 <_dtoa_r+0x6c0>
 800e28e:	9a04      	ldr	r2, [sp, #16]
 800e290:	3201      	adds	r2, #1
 800e292:	9204      	str	r2, [sp, #16]
 800e294:	2230      	movs	r2, #48	@ 0x30
 800e296:	f88a 2000 	strb.w	r2, [sl]
 800e29a:	781a      	ldrb	r2, [r3, #0]
 800e29c:	3201      	adds	r2, #1
 800e29e:	701a      	strb	r2, [r3, #0]
 800e2a0:	e7bd      	b.n	800e21e <_dtoa_r+0x65e>
 800e2a2:	4b7b      	ldr	r3, [pc, #492]	@ (800e490 <_dtoa_r+0x8d0>)
 800e2a4:	2200      	movs	r2, #0
 800e2a6:	f7f2 f9b7 	bl	8000618 <__aeabi_dmul>
 800e2aa:	2200      	movs	r2, #0
 800e2ac:	2300      	movs	r3, #0
 800e2ae:	4604      	mov	r4, r0
 800e2b0:	460d      	mov	r5, r1
 800e2b2:	f7f2 fc19 	bl	8000ae8 <__aeabi_dcmpeq>
 800e2b6:	2800      	cmp	r0, #0
 800e2b8:	f43f aebb 	beq.w	800e032 <_dtoa_r+0x472>
 800e2bc:	e6f0      	b.n	800e0a0 <_dtoa_r+0x4e0>
 800e2be:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800e2c0:	2a00      	cmp	r2, #0
 800e2c2:	f000 80db 	beq.w	800e47c <_dtoa_r+0x8bc>
 800e2c6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e2c8:	2a01      	cmp	r2, #1
 800e2ca:	f300 80bf 	bgt.w	800e44c <_dtoa_r+0x88c>
 800e2ce:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800e2d0:	2a00      	cmp	r2, #0
 800e2d2:	f000 80b7 	beq.w	800e444 <_dtoa_r+0x884>
 800e2d6:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800e2da:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800e2dc:	4646      	mov	r6, r8
 800e2de:	9a08      	ldr	r2, [sp, #32]
 800e2e0:	2101      	movs	r1, #1
 800e2e2:	441a      	add	r2, r3
 800e2e4:	4658      	mov	r0, fp
 800e2e6:	4498      	add	r8, r3
 800e2e8:	9208      	str	r2, [sp, #32]
 800e2ea:	f000 fb6b 	bl	800e9c4 <__i2b>
 800e2ee:	4605      	mov	r5, r0
 800e2f0:	b15e      	cbz	r6, 800e30a <_dtoa_r+0x74a>
 800e2f2:	9b08      	ldr	r3, [sp, #32]
 800e2f4:	2b00      	cmp	r3, #0
 800e2f6:	dd08      	ble.n	800e30a <_dtoa_r+0x74a>
 800e2f8:	42b3      	cmp	r3, r6
 800e2fa:	9a08      	ldr	r2, [sp, #32]
 800e2fc:	bfa8      	it	ge
 800e2fe:	4633      	movge	r3, r6
 800e300:	eba8 0803 	sub.w	r8, r8, r3
 800e304:	1af6      	subs	r6, r6, r3
 800e306:	1ad3      	subs	r3, r2, r3
 800e308:	9308      	str	r3, [sp, #32]
 800e30a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e30c:	b1f3      	cbz	r3, 800e34c <_dtoa_r+0x78c>
 800e30e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e310:	2b00      	cmp	r3, #0
 800e312:	f000 80b7 	beq.w	800e484 <_dtoa_r+0x8c4>
 800e316:	b18c      	cbz	r4, 800e33c <_dtoa_r+0x77c>
 800e318:	4629      	mov	r1, r5
 800e31a:	4622      	mov	r2, r4
 800e31c:	4658      	mov	r0, fp
 800e31e:	f000 fc11 	bl	800eb44 <__pow5mult>
 800e322:	464a      	mov	r2, r9
 800e324:	4601      	mov	r1, r0
 800e326:	4605      	mov	r5, r0
 800e328:	4658      	mov	r0, fp
 800e32a:	f000 fb61 	bl	800e9f0 <__multiply>
 800e32e:	4649      	mov	r1, r9
 800e330:	9004      	str	r0, [sp, #16]
 800e332:	4658      	mov	r0, fp
 800e334:	f000 fa92 	bl	800e85c <_Bfree>
 800e338:	9b04      	ldr	r3, [sp, #16]
 800e33a:	4699      	mov	r9, r3
 800e33c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e33e:	1b1a      	subs	r2, r3, r4
 800e340:	d004      	beq.n	800e34c <_dtoa_r+0x78c>
 800e342:	4649      	mov	r1, r9
 800e344:	4658      	mov	r0, fp
 800e346:	f000 fbfd 	bl	800eb44 <__pow5mult>
 800e34a:	4681      	mov	r9, r0
 800e34c:	2101      	movs	r1, #1
 800e34e:	4658      	mov	r0, fp
 800e350:	f000 fb38 	bl	800e9c4 <__i2b>
 800e354:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e356:	4604      	mov	r4, r0
 800e358:	2b00      	cmp	r3, #0
 800e35a:	f000 81cf 	beq.w	800e6fc <_dtoa_r+0xb3c>
 800e35e:	461a      	mov	r2, r3
 800e360:	4601      	mov	r1, r0
 800e362:	4658      	mov	r0, fp
 800e364:	f000 fbee 	bl	800eb44 <__pow5mult>
 800e368:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e36a:	2b01      	cmp	r3, #1
 800e36c:	4604      	mov	r4, r0
 800e36e:	f300 8095 	bgt.w	800e49c <_dtoa_r+0x8dc>
 800e372:	9b02      	ldr	r3, [sp, #8]
 800e374:	2b00      	cmp	r3, #0
 800e376:	f040 8087 	bne.w	800e488 <_dtoa_r+0x8c8>
 800e37a:	9b03      	ldr	r3, [sp, #12]
 800e37c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e380:	2b00      	cmp	r3, #0
 800e382:	f040 8089 	bne.w	800e498 <_dtoa_r+0x8d8>
 800e386:	9b03      	ldr	r3, [sp, #12]
 800e388:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800e38c:	0d1b      	lsrs	r3, r3, #20
 800e38e:	051b      	lsls	r3, r3, #20
 800e390:	b12b      	cbz	r3, 800e39e <_dtoa_r+0x7de>
 800e392:	9b08      	ldr	r3, [sp, #32]
 800e394:	3301      	adds	r3, #1
 800e396:	9308      	str	r3, [sp, #32]
 800e398:	f108 0801 	add.w	r8, r8, #1
 800e39c:	2301      	movs	r3, #1
 800e39e:	930a      	str	r3, [sp, #40]	@ 0x28
 800e3a0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e3a2:	2b00      	cmp	r3, #0
 800e3a4:	f000 81b0 	beq.w	800e708 <_dtoa_r+0xb48>
 800e3a8:	6923      	ldr	r3, [r4, #16]
 800e3aa:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800e3ae:	6918      	ldr	r0, [r3, #16]
 800e3b0:	f000 fabc 	bl	800e92c <__hi0bits>
 800e3b4:	f1c0 0020 	rsb	r0, r0, #32
 800e3b8:	9b08      	ldr	r3, [sp, #32]
 800e3ba:	4418      	add	r0, r3
 800e3bc:	f010 001f 	ands.w	r0, r0, #31
 800e3c0:	d077      	beq.n	800e4b2 <_dtoa_r+0x8f2>
 800e3c2:	f1c0 0320 	rsb	r3, r0, #32
 800e3c6:	2b04      	cmp	r3, #4
 800e3c8:	dd6b      	ble.n	800e4a2 <_dtoa_r+0x8e2>
 800e3ca:	9b08      	ldr	r3, [sp, #32]
 800e3cc:	f1c0 001c 	rsb	r0, r0, #28
 800e3d0:	4403      	add	r3, r0
 800e3d2:	4480      	add	r8, r0
 800e3d4:	4406      	add	r6, r0
 800e3d6:	9308      	str	r3, [sp, #32]
 800e3d8:	f1b8 0f00 	cmp.w	r8, #0
 800e3dc:	dd05      	ble.n	800e3ea <_dtoa_r+0x82a>
 800e3de:	4649      	mov	r1, r9
 800e3e0:	4642      	mov	r2, r8
 800e3e2:	4658      	mov	r0, fp
 800e3e4:	f000 fc08 	bl	800ebf8 <__lshift>
 800e3e8:	4681      	mov	r9, r0
 800e3ea:	9b08      	ldr	r3, [sp, #32]
 800e3ec:	2b00      	cmp	r3, #0
 800e3ee:	dd05      	ble.n	800e3fc <_dtoa_r+0x83c>
 800e3f0:	4621      	mov	r1, r4
 800e3f2:	461a      	mov	r2, r3
 800e3f4:	4658      	mov	r0, fp
 800e3f6:	f000 fbff 	bl	800ebf8 <__lshift>
 800e3fa:	4604      	mov	r4, r0
 800e3fc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800e3fe:	2b00      	cmp	r3, #0
 800e400:	d059      	beq.n	800e4b6 <_dtoa_r+0x8f6>
 800e402:	4621      	mov	r1, r4
 800e404:	4648      	mov	r0, r9
 800e406:	f000 fc63 	bl	800ecd0 <__mcmp>
 800e40a:	2800      	cmp	r0, #0
 800e40c:	da53      	bge.n	800e4b6 <_dtoa_r+0x8f6>
 800e40e:	1e7b      	subs	r3, r7, #1
 800e410:	9304      	str	r3, [sp, #16]
 800e412:	4649      	mov	r1, r9
 800e414:	2300      	movs	r3, #0
 800e416:	220a      	movs	r2, #10
 800e418:	4658      	mov	r0, fp
 800e41a:	f000 fa41 	bl	800e8a0 <__multadd>
 800e41e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e420:	4681      	mov	r9, r0
 800e422:	2b00      	cmp	r3, #0
 800e424:	f000 8172 	beq.w	800e70c <_dtoa_r+0xb4c>
 800e428:	2300      	movs	r3, #0
 800e42a:	4629      	mov	r1, r5
 800e42c:	220a      	movs	r2, #10
 800e42e:	4658      	mov	r0, fp
 800e430:	f000 fa36 	bl	800e8a0 <__multadd>
 800e434:	9b00      	ldr	r3, [sp, #0]
 800e436:	2b00      	cmp	r3, #0
 800e438:	4605      	mov	r5, r0
 800e43a:	dc67      	bgt.n	800e50c <_dtoa_r+0x94c>
 800e43c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e43e:	2b02      	cmp	r3, #2
 800e440:	dc41      	bgt.n	800e4c6 <_dtoa_r+0x906>
 800e442:	e063      	b.n	800e50c <_dtoa_r+0x94c>
 800e444:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800e446:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800e44a:	e746      	b.n	800e2da <_dtoa_r+0x71a>
 800e44c:	9b07      	ldr	r3, [sp, #28]
 800e44e:	1e5c      	subs	r4, r3, #1
 800e450:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e452:	42a3      	cmp	r3, r4
 800e454:	bfbf      	itttt	lt
 800e456:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 800e458:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 800e45a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 800e45c:	1ae3      	sublt	r3, r4, r3
 800e45e:	bfb4      	ite	lt
 800e460:	18d2      	addlt	r2, r2, r3
 800e462:	1b1c      	subge	r4, r3, r4
 800e464:	9b07      	ldr	r3, [sp, #28]
 800e466:	bfbc      	itt	lt
 800e468:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 800e46a:	2400      	movlt	r4, #0
 800e46c:	2b00      	cmp	r3, #0
 800e46e:	bfb5      	itete	lt
 800e470:	eba8 0603 	sublt.w	r6, r8, r3
 800e474:	9b07      	ldrge	r3, [sp, #28]
 800e476:	2300      	movlt	r3, #0
 800e478:	4646      	movge	r6, r8
 800e47a:	e730      	b.n	800e2de <_dtoa_r+0x71e>
 800e47c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 800e47e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800e480:	4646      	mov	r6, r8
 800e482:	e735      	b.n	800e2f0 <_dtoa_r+0x730>
 800e484:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e486:	e75c      	b.n	800e342 <_dtoa_r+0x782>
 800e488:	2300      	movs	r3, #0
 800e48a:	e788      	b.n	800e39e <_dtoa_r+0x7de>
 800e48c:	3fe00000 	.word	0x3fe00000
 800e490:	40240000 	.word	0x40240000
 800e494:	40140000 	.word	0x40140000
 800e498:	9b02      	ldr	r3, [sp, #8]
 800e49a:	e780      	b.n	800e39e <_dtoa_r+0x7de>
 800e49c:	2300      	movs	r3, #0
 800e49e:	930a      	str	r3, [sp, #40]	@ 0x28
 800e4a0:	e782      	b.n	800e3a8 <_dtoa_r+0x7e8>
 800e4a2:	d099      	beq.n	800e3d8 <_dtoa_r+0x818>
 800e4a4:	9a08      	ldr	r2, [sp, #32]
 800e4a6:	331c      	adds	r3, #28
 800e4a8:	441a      	add	r2, r3
 800e4aa:	4498      	add	r8, r3
 800e4ac:	441e      	add	r6, r3
 800e4ae:	9208      	str	r2, [sp, #32]
 800e4b0:	e792      	b.n	800e3d8 <_dtoa_r+0x818>
 800e4b2:	4603      	mov	r3, r0
 800e4b4:	e7f6      	b.n	800e4a4 <_dtoa_r+0x8e4>
 800e4b6:	9b07      	ldr	r3, [sp, #28]
 800e4b8:	9704      	str	r7, [sp, #16]
 800e4ba:	2b00      	cmp	r3, #0
 800e4bc:	dc20      	bgt.n	800e500 <_dtoa_r+0x940>
 800e4be:	9300      	str	r3, [sp, #0]
 800e4c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e4c2:	2b02      	cmp	r3, #2
 800e4c4:	dd1e      	ble.n	800e504 <_dtoa_r+0x944>
 800e4c6:	9b00      	ldr	r3, [sp, #0]
 800e4c8:	2b00      	cmp	r3, #0
 800e4ca:	f47f aec0 	bne.w	800e24e <_dtoa_r+0x68e>
 800e4ce:	4621      	mov	r1, r4
 800e4d0:	2205      	movs	r2, #5
 800e4d2:	4658      	mov	r0, fp
 800e4d4:	f000 f9e4 	bl	800e8a0 <__multadd>
 800e4d8:	4601      	mov	r1, r0
 800e4da:	4604      	mov	r4, r0
 800e4dc:	4648      	mov	r0, r9
 800e4de:	f000 fbf7 	bl	800ecd0 <__mcmp>
 800e4e2:	2800      	cmp	r0, #0
 800e4e4:	f77f aeb3 	ble.w	800e24e <_dtoa_r+0x68e>
 800e4e8:	4656      	mov	r6, sl
 800e4ea:	2331      	movs	r3, #49	@ 0x31
 800e4ec:	f806 3b01 	strb.w	r3, [r6], #1
 800e4f0:	9b04      	ldr	r3, [sp, #16]
 800e4f2:	3301      	adds	r3, #1
 800e4f4:	9304      	str	r3, [sp, #16]
 800e4f6:	e6ae      	b.n	800e256 <_dtoa_r+0x696>
 800e4f8:	9c07      	ldr	r4, [sp, #28]
 800e4fa:	9704      	str	r7, [sp, #16]
 800e4fc:	4625      	mov	r5, r4
 800e4fe:	e7f3      	b.n	800e4e8 <_dtoa_r+0x928>
 800e500:	9b07      	ldr	r3, [sp, #28]
 800e502:	9300      	str	r3, [sp, #0]
 800e504:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e506:	2b00      	cmp	r3, #0
 800e508:	f000 8104 	beq.w	800e714 <_dtoa_r+0xb54>
 800e50c:	2e00      	cmp	r6, #0
 800e50e:	dd05      	ble.n	800e51c <_dtoa_r+0x95c>
 800e510:	4629      	mov	r1, r5
 800e512:	4632      	mov	r2, r6
 800e514:	4658      	mov	r0, fp
 800e516:	f000 fb6f 	bl	800ebf8 <__lshift>
 800e51a:	4605      	mov	r5, r0
 800e51c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e51e:	2b00      	cmp	r3, #0
 800e520:	d05a      	beq.n	800e5d8 <_dtoa_r+0xa18>
 800e522:	6869      	ldr	r1, [r5, #4]
 800e524:	4658      	mov	r0, fp
 800e526:	f000 f959 	bl	800e7dc <_Balloc>
 800e52a:	4606      	mov	r6, r0
 800e52c:	b928      	cbnz	r0, 800e53a <_dtoa_r+0x97a>
 800e52e:	4b84      	ldr	r3, [pc, #528]	@ (800e740 <_dtoa_r+0xb80>)
 800e530:	4602      	mov	r2, r0
 800e532:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800e536:	f7ff bb5a 	b.w	800dbee <_dtoa_r+0x2e>
 800e53a:	692a      	ldr	r2, [r5, #16]
 800e53c:	3202      	adds	r2, #2
 800e53e:	0092      	lsls	r2, r2, #2
 800e540:	f105 010c 	add.w	r1, r5, #12
 800e544:	300c      	adds	r0, #12
 800e546:	f7ff fa84 	bl	800da52 <memcpy>
 800e54a:	2201      	movs	r2, #1
 800e54c:	4631      	mov	r1, r6
 800e54e:	4658      	mov	r0, fp
 800e550:	f000 fb52 	bl	800ebf8 <__lshift>
 800e554:	f10a 0301 	add.w	r3, sl, #1
 800e558:	9307      	str	r3, [sp, #28]
 800e55a:	9b00      	ldr	r3, [sp, #0]
 800e55c:	4453      	add	r3, sl
 800e55e:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e560:	9b02      	ldr	r3, [sp, #8]
 800e562:	f003 0301 	and.w	r3, r3, #1
 800e566:	462f      	mov	r7, r5
 800e568:	930a      	str	r3, [sp, #40]	@ 0x28
 800e56a:	4605      	mov	r5, r0
 800e56c:	9b07      	ldr	r3, [sp, #28]
 800e56e:	4621      	mov	r1, r4
 800e570:	3b01      	subs	r3, #1
 800e572:	4648      	mov	r0, r9
 800e574:	9300      	str	r3, [sp, #0]
 800e576:	f7ff fa99 	bl	800daac <quorem>
 800e57a:	4639      	mov	r1, r7
 800e57c:	9002      	str	r0, [sp, #8]
 800e57e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800e582:	4648      	mov	r0, r9
 800e584:	f000 fba4 	bl	800ecd0 <__mcmp>
 800e588:	462a      	mov	r2, r5
 800e58a:	9008      	str	r0, [sp, #32]
 800e58c:	4621      	mov	r1, r4
 800e58e:	4658      	mov	r0, fp
 800e590:	f000 fbba 	bl	800ed08 <__mdiff>
 800e594:	68c2      	ldr	r2, [r0, #12]
 800e596:	4606      	mov	r6, r0
 800e598:	bb02      	cbnz	r2, 800e5dc <_dtoa_r+0xa1c>
 800e59a:	4601      	mov	r1, r0
 800e59c:	4648      	mov	r0, r9
 800e59e:	f000 fb97 	bl	800ecd0 <__mcmp>
 800e5a2:	4602      	mov	r2, r0
 800e5a4:	4631      	mov	r1, r6
 800e5a6:	4658      	mov	r0, fp
 800e5a8:	920e      	str	r2, [sp, #56]	@ 0x38
 800e5aa:	f000 f957 	bl	800e85c <_Bfree>
 800e5ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e5b0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e5b2:	9e07      	ldr	r6, [sp, #28]
 800e5b4:	ea43 0102 	orr.w	r1, r3, r2
 800e5b8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e5ba:	4319      	orrs	r1, r3
 800e5bc:	d110      	bne.n	800e5e0 <_dtoa_r+0xa20>
 800e5be:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800e5c2:	d029      	beq.n	800e618 <_dtoa_r+0xa58>
 800e5c4:	9b08      	ldr	r3, [sp, #32]
 800e5c6:	2b00      	cmp	r3, #0
 800e5c8:	dd02      	ble.n	800e5d0 <_dtoa_r+0xa10>
 800e5ca:	9b02      	ldr	r3, [sp, #8]
 800e5cc:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 800e5d0:	9b00      	ldr	r3, [sp, #0]
 800e5d2:	f883 8000 	strb.w	r8, [r3]
 800e5d6:	e63f      	b.n	800e258 <_dtoa_r+0x698>
 800e5d8:	4628      	mov	r0, r5
 800e5da:	e7bb      	b.n	800e554 <_dtoa_r+0x994>
 800e5dc:	2201      	movs	r2, #1
 800e5de:	e7e1      	b.n	800e5a4 <_dtoa_r+0x9e4>
 800e5e0:	9b08      	ldr	r3, [sp, #32]
 800e5e2:	2b00      	cmp	r3, #0
 800e5e4:	db04      	blt.n	800e5f0 <_dtoa_r+0xa30>
 800e5e6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e5e8:	430b      	orrs	r3, r1
 800e5ea:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800e5ec:	430b      	orrs	r3, r1
 800e5ee:	d120      	bne.n	800e632 <_dtoa_r+0xa72>
 800e5f0:	2a00      	cmp	r2, #0
 800e5f2:	dded      	ble.n	800e5d0 <_dtoa_r+0xa10>
 800e5f4:	4649      	mov	r1, r9
 800e5f6:	2201      	movs	r2, #1
 800e5f8:	4658      	mov	r0, fp
 800e5fa:	f000 fafd 	bl	800ebf8 <__lshift>
 800e5fe:	4621      	mov	r1, r4
 800e600:	4681      	mov	r9, r0
 800e602:	f000 fb65 	bl	800ecd0 <__mcmp>
 800e606:	2800      	cmp	r0, #0
 800e608:	dc03      	bgt.n	800e612 <_dtoa_r+0xa52>
 800e60a:	d1e1      	bne.n	800e5d0 <_dtoa_r+0xa10>
 800e60c:	f018 0f01 	tst.w	r8, #1
 800e610:	d0de      	beq.n	800e5d0 <_dtoa_r+0xa10>
 800e612:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800e616:	d1d8      	bne.n	800e5ca <_dtoa_r+0xa0a>
 800e618:	9a00      	ldr	r2, [sp, #0]
 800e61a:	2339      	movs	r3, #57	@ 0x39
 800e61c:	7013      	strb	r3, [r2, #0]
 800e61e:	4633      	mov	r3, r6
 800e620:	461e      	mov	r6, r3
 800e622:	3b01      	subs	r3, #1
 800e624:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800e628:	2a39      	cmp	r2, #57	@ 0x39
 800e62a:	d052      	beq.n	800e6d2 <_dtoa_r+0xb12>
 800e62c:	3201      	adds	r2, #1
 800e62e:	701a      	strb	r2, [r3, #0]
 800e630:	e612      	b.n	800e258 <_dtoa_r+0x698>
 800e632:	2a00      	cmp	r2, #0
 800e634:	dd07      	ble.n	800e646 <_dtoa_r+0xa86>
 800e636:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800e63a:	d0ed      	beq.n	800e618 <_dtoa_r+0xa58>
 800e63c:	9a00      	ldr	r2, [sp, #0]
 800e63e:	f108 0301 	add.w	r3, r8, #1
 800e642:	7013      	strb	r3, [r2, #0]
 800e644:	e608      	b.n	800e258 <_dtoa_r+0x698>
 800e646:	9b07      	ldr	r3, [sp, #28]
 800e648:	9a07      	ldr	r2, [sp, #28]
 800e64a:	f803 8c01 	strb.w	r8, [r3, #-1]
 800e64e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e650:	4293      	cmp	r3, r2
 800e652:	d028      	beq.n	800e6a6 <_dtoa_r+0xae6>
 800e654:	4649      	mov	r1, r9
 800e656:	2300      	movs	r3, #0
 800e658:	220a      	movs	r2, #10
 800e65a:	4658      	mov	r0, fp
 800e65c:	f000 f920 	bl	800e8a0 <__multadd>
 800e660:	42af      	cmp	r7, r5
 800e662:	4681      	mov	r9, r0
 800e664:	f04f 0300 	mov.w	r3, #0
 800e668:	f04f 020a 	mov.w	r2, #10
 800e66c:	4639      	mov	r1, r7
 800e66e:	4658      	mov	r0, fp
 800e670:	d107      	bne.n	800e682 <_dtoa_r+0xac2>
 800e672:	f000 f915 	bl	800e8a0 <__multadd>
 800e676:	4607      	mov	r7, r0
 800e678:	4605      	mov	r5, r0
 800e67a:	9b07      	ldr	r3, [sp, #28]
 800e67c:	3301      	adds	r3, #1
 800e67e:	9307      	str	r3, [sp, #28]
 800e680:	e774      	b.n	800e56c <_dtoa_r+0x9ac>
 800e682:	f000 f90d 	bl	800e8a0 <__multadd>
 800e686:	4629      	mov	r1, r5
 800e688:	4607      	mov	r7, r0
 800e68a:	2300      	movs	r3, #0
 800e68c:	220a      	movs	r2, #10
 800e68e:	4658      	mov	r0, fp
 800e690:	f000 f906 	bl	800e8a0 <__multadd>
 800e694:	4605      	mov	r5, r0
 800e696:	e7f0      	b.n	800e67a <_dtoa_r+0xaba>
 800e698:	9b00      	ldr	r3, [sp, #0]
 800e69a:	2b00      	cmp	r3, #0
 800e69c:	bfcc      	ite	gt
 800e69e:	461e      	movgt	r6, r3
 800e6a0:	2601      	movle	r6, #1
 800e6a2:	4456      	add	r6, sl
 800e6a4:	2700      	movs	r7, #0
 800e6a6:	4649      	mov	r1, r9
 800e6a8:	2201      	movs	r2, #1
 800e6aa:	4658      	mov	r0, fp
 800e6ac:	f000 faa4 	bl	800ebf8 <__lshift>
 800e6b0:	4621      	mov	r1, r4
 800e6b2:	4681      	mov	r9, r0
 800e6b4:	f000 fb0c 	bl	800ecd0 <__mcmp>
 800e6b8:	2800      	cmp	r0, #0
 800e6ba:	dcb0      	bgt.n	800e61e <_dtoa_r+0xa5e>
 800e6bc:	d102      	bne.n	800e6c4 <_dtoa_r+0xb04>
 800e6be:	f018 0f01 	tst.w	r8, #1
 800e6c2:	d1ac      	bne.n	800e61e <_dtoa_r+0xa5e>
 800e6c4:	4633      	mov	r3, r6
 800e6c6:	461e      	mov	r6, r3
 800e6c8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e6cc:	2a30      	cmp	r2, #48	@ 0x30
 800e6ce:	d0fa      	beq.n	800e6c6 <_dtoa_r+0xb06>
 800e6d0:	e5c2      	b.n	800e258 <_dtoa_r+0x698>
 800e6d2:	459a      	cmp	sl, r3
 800e6d4:	d1a4      	bne.n	800e620 <_dtoa_r+0xa60>
 800e6d6:	9b04      	ldr	r3, [sp, #16]
 800e6d8:	3301      	adds	r3, #1
 800e6da:	9304      	str	r3, [sp, #16]
 800e6dc:	2331      	movs	r3, #49	@ 0x31
 800e6de:	f88a 3000 	strb.w	r3, [sl]
 800e6e2:	e5b9      	b.n	800e258 <_dtoa_r+0x698>
 800e6e4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800e6e6:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800e744 <_dtoa_r+0xb84>
 800e6ea:	b11b      	cbz	r3, 800e6f4 <_dtoa_r+0xb34>
 800e6ec:	f10a 0308 	add.w	r3, sl, #8
 800e6f0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 800e6f2:	6013      	str	r3, [r2, #0]
 800e6f4:	4650      	mov	r0, sl
 800e6f6:	b019      	add	sp, #100	@ 0x64
 800e6f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e6fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e6fe:	2b01      	cmp	r3, #1
 800e700:	f77f ae37 	ble.w	800e372 <_dtoa_r+0x7b2>
 800e704:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e706:	930a      	str	r3, [sp, #40]	@ 0x28
 800e708:	2001      	movs	r0, #1
 800e70a:	e655      	b.n	800e3b8 <_dtoa_r+0x7f8>
 800e70c:	9b00      	ldr	r3, [sp, #0]
 800e70e:	2b00      	cmp	r3, #0
 800e710:	f77f aed6 	ble.w	800e4c0 <_dtoa_r+0x900>
 800e714:	4656      	mov	r6, sl
 800e716:	4621      	mov	r1, r4
 800e718:	4648      	mov	r0, r9
 800e71a:	f7ff f9c7 	bl	800daac <quorem>
 800e71e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800e722:	f806 8b01 	strb.w	r8, [r6], #1
 800e726:	9b00      	ldr	r3, [sp, #0]
 800e728:	eba6 020a 	sub.w	r2, r6, sl
 800e72c:	4293      	cmp	r3, r2
 800e72e:	ddb3      	ble.n	800e698 <_dtoa_r+0xad8>
 800e730:	4649      	mov	r1, r9
 800e732:	2300      	movs	r3, #0
 800e734:	220a      	movs	r2, #10
 800e736:	4658      	mov	r0, fp
 800e738:	f000 f8b2 	bl	800e8a0 <__multadd>
 800e73c:	4681      	mov	r9, r0
 800e73e:	e7ea      	b.n	800e716 <_dtoa_r+0xb56>
 800e740:	0800ffff 	.word	0x0800ffff
 800e744:	0800ff9a 	.word	0x0800ff9a

0800e748 <_free_r>:
 800e748:	b538      	push	{r3, r4, r5, lr}
 800e74a:	4605      	mov	r5, r0
 800e74c:	2900      	cmp	r1, #0
 800e74e:	d041      	beq.n	800e7d4 <_free_r+0x8c>
 800e750:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e754:	1f0c      	subs	r4, r1, #4
 800e756:	2b00      	cmp	r3, #0
 800e758:	bfb8      	it	lt
 800e75a:	18e4      	addlt	r4, r4, r3
 800e75c:	f7fe fa2a 	bl	800cbb4 <__malloc_lock>
 800e760:	4a1d      	ldr	r2, [pc, #116]	@ (800e7d8 <_free_r+0x90>)
 800e762:	6813      	ldr	r3, [r2, #0]
 800e764:	b933      	cbnz	r3, 800e774 <_free_r+0x2c>
 800e766:	6063      	str	r3, [r4, #4]
 800e768:	6014      	str	r4, [r2, #0]
 800e76a:	4628      	mov	r0, r5
 800e76c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e770:	f7fe ba26 	b.w	800cbc0 <__malloc_unlock>
 800e774:	42a3      	cmp	r3, r4
 800e776:	d908      	bls.n	800e78a <_free_r+0x42>
 800e778:	6820      	ldr	r0, [r4, #0]
 800e77a:	1821      	adds	r1, r4, r0
 800e77c:	428b      	cmp	r3, r1
 800e77e:	bf01      	itttt	eq
 800e780:	6819      	ldreq	r1, [r3, #0]
 800e782:	685b      	ldreq	r3, [r3, #4]
 800e784:	1809      	addeq	r1, r1, r0
 800e786:	6021      	streq	r1, [r4, #0]
 800e788:	e7ed      	b.n	800e766 <_free_r+0x1e>
 800e78a:	461a      	mov	r2, r3
 800e78c:	685b      	ldr	r3, [r3, #4]
 800e78e:	b10b      	cbz	r3, 800e794 <_free_r+0x4c>
 800e790:	42a3      	cmp	r3, r4
 800e792:	d9fa      	bls.n	800e78a <_free_r+0x42>
 800e794:	6811      	ldr	r1, [r2, #0]
 800e796:	1850      	adds	r0, r2, r1
 800e798:	42a0      	cmp	r0, r4
 800e79a:	d10b      	bne.n	800e7b4 <_free_r+0x6c>
 800e79c:	6820      	ldr	r0, [r4, #0]
 800e79e:	4401      	add	r1, r0
 800e7a0:	1850      	adds	r0, r2, r1
 800e7a2:	4283      	cmp	r3, r0
 800e7a4:	6011      	str	r1, [r2, #0]
 800e7a6:	d1e0      	bne.n	800e76a <_free_r+0x22>
 800e7a8:	6818      	ldr	r0, [r3, #0]
 800e7aa:	685b      	ldr	r3, [r3, #4]
 800e7ac:	6053      	str	r3, [r2, #4]
 800e7ae:	4408      	add	r0, r1
 800e7b0:	6010      	str	r0, [r2, #0]
 800e7b2:	e7da      	b.n	800e76a <_free_r+0x22>
 800e7b4:	d902      	bls.n	800e7bc <_free_r+0x74>
 800e7b6:	230c      	movs	r3, #12
 800e7b8:	602b      	str	r3, [r5, #0]
 800e7ba:	e7d6      	b.n	800e76a <_free_r+0x22>
 800e7bc:	6820      	ldr	r0, [r4, #0]
 800e7be:	1821      	adds	r1, r4, r0
 800e7c0:	428b      	cmp	r3, r1
 800e7c2:	bf04      	itt	eq
 800e7c4:	6819      	ldreq	r1, [r3, #0]
 800e7c6:	685b      	ldreq	r3, [r3, #4]
 800e7c8:	6063      	str	r3, [r4, #4]
 800e7ca:	bf04      	itt	eq
 800e7cc:	1809      	addeq	r1, r1, r0
 800e7ce:	6021      	streq	r1, [r4, #0]
 800e7d0:	6054      	str	r4, [r2, #4]
 800e7d2:	e7ca      	b.n	800e76a <_free_r+0x22>
 800e7d4:	bd38      	pop	{r3, r4, r5, pc}
 800e7d6:	bf00      	nop
 800e7d8:	20003448 	.word	0x20003448

0800e7dc <_Balloc>:
 800e7dc:	b570      	push	{r4, r5, r6, lr}
 800e7de:	69c6      	ldr	r6, [r0, #28]
 800e7e0:	4604      	mov	r4, r0
 800e7e2:	460d      	mov	r5, r1
 800e7e4:	b976      	cbnz	r6, 800e804 <_Balloc+0x28>
 800e7e6:	2010      	movs	r0, #16
 800e7e8:	f7fe f93a 	bl	800ca60 <malloc>
 800e7ec:	4602      	mov	r2, r0
 800e7ee:	61e0      	str	r0, [r4, #28]
 800e7f0:	b920      	cbnz	r0, 800e7fc <_Balloc+0x20>
 800e7f2:	4b18      	ldr	r3, [pc, #96]	@ (800e854 <_Balloc+0x78>)
 800e7f4:	4818      	ldr	r0, [pc, #96]	@ (800e858 <_Balloc+0x7c>)
 800e7f6:	216b      	movs	r1, #107	@ 0x6b
 800e7f8:	f7ff f93a 	bl	800da70 <__assert_func>
 800e7fc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e800:	6006      	str	r6, [r0, #0]
 800e802:	60c6      	str	r6, [r0, #12]
 800e804:	69e6      	ldr	r6, [r4, #28]
 800e806:	68f3      	ldr	r3, [r6, #12]
 800e808:	b183      	cbz	r3, 800e82c <_Balloc+0x50>
 800e80a:	69e3      	ldr	r3, [r4, #28]
 800e80c:	68db      	ldr	r3, [r3, #12]
 800e80e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800e812:	b9b8      	cbnz	r0, 800e844 <_Balloc+0x68>
 800e814:	2101      	movs	r1, #1
 800e816:	fa01 f605 	lsl.w	r6, r1, r5
 800e81a:	1d72      	adds	r2, r6, #5
 800e81c:	0092      	lsls	r2, r2, #2
 800e81e:	4620      	mov	r0, r4
 800e820:	f7fe f90a 	bl	800ca38 <_calloc_r>
 800e824:	b160      	cbz	r0, 800e840 <_Balloc+0x64>
 800e826:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800e82a:	e00e      	b.n	800e84a <_Balloc+0x6e>
 800e82c:	2221      	movs	r2, #33	@ 0x21
 800e82e:	2104      	movs	r1, #4
 800e830:	4620      	mov	r0, r4
 800e832:	f7fe f901 	bl	800ca38 <_calloc_r>
 800e836:	69e3      	ldr	r3, [r4, #28]
 800e838:	60f0      	str	r0, [r6, #12]
 800e83a:	68db      	ldr	r3, [r3, #12]
 800e83c:	2b00      	cmp	r3, #0
 800e83e:	d1e4      	bne.n	800e80a <_Balloc+0x2e>
 800e840:	2000      	movs	r0, #0
 800e842:	bd70      	pop	{r4, r5, r6, pc}
 800e844:	6802      	ldr	r2, [r0, #0]
 800e846:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800e84a:	2300      	movs	r3, #0
 800e84c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e850:	e7f7      	b.n	800e842 <_Balloc+0x66>
 800e852:	bf00      	nop
 800e854:	0800feed 	.word	0x0800feed
 800e858:	08010010 	.word	0x08010010

0800e85c <_Bfree>:
 800e85c:	b570      	push	{r4, r5, r6, lr}
 800e85e:	69c6      	ldr	r6, [r0, #28]
 800e860:	4605      	mov	r5, r0
 800e862:	460c      	mov	r4, r1
 800e864:	b976      	cbnz	r6, 800e884 <_Bfree+0x28>
 800e866:	2010      	movs	r0, #16
 800e868:	f7fe f8fa 	bl	800ca60 <malloc>
 800e86c:	4602      	mov	r2, r0
 800e86e:	61e8      	str	r0, [r5, #28]
 800e870:	b920      	cbnz	r0, 800e87c <_Bfree+0x20>
 800e872:	4b09      	ldr	r3, [pc, #36]	@ (800e898 <_Bfree+0x3c>)
 800e874:	4809      	ldr	r0, [pc, #36]	@ (800e89c <_Bfree+0x40>)
 800e876:	218f      	movs	r1, #143	@ 0x8f
 800e878:	f7ff f8fa 	bl	800da70 <__assert_func>
 800e87c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e880:	6006      	str	r6, [r0, #0]
 800e882:	60c6      	str	r6, [r0, #12]
 800e884:	b13c      	cbz	r4, 800e896 <_Bfree+0x3a>
 800e886:	69eb      	ldr	r3, [r5, #28]
 800e888:	6862      	ldr	r2, [r4, #4]
 800e88a:	68db      	ldr	r3, [r3, #12]
 800e88c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e890:	6021      	str	r1, [r4, #0]
 800e892:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e896:	bd70      	pop	{r4, r5, r6, pc}
 800e898:	0800feed 	.word	0x0800feed
 800e89c:	08010010 	.word	0x08010010

0800e8a0 <__multadd>:
 800e8a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e8a4:	690d      	ldr	r5, [r1, #16]
 800e8a6:	4607      	mov	r7, r0
 800e8a8:	460c      	mov	r4, r1
 800e8aa:	461e      	mov	r6, r3
 800e8ac:	f101 0c14 	add.w	ip, r1, #20
 800e8b0:	2000      	movs	r0, #0
 800e8b2:	f8dc 3000 	ldr.w	r3, [ip]
 800e8b6:	b299      	uxth	r1, r3
 800e8b8:	fb02 6101 	mla	r1, r2, r1, r6
 800e8bc:	0c1e      	lsrs	r6, r3, #16
 800e8be:	0c0b      	lsrs	r3, r1, #16
 800e8c0:	fb02 3306 	mla	r3, r2, r6, r3
 800e8c4:	b289      	uxth	r1, r1
 800e8c6:	3001      	adds	r0, #1
 800e8c8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800e8cc:	4285      	cmp	r5, r0
 800e8ce:	f84c 1b04 	str.w	r1, [ip], #4
 800e8d2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e8d6:	dcec      	bgt.n	800e8b2 <__multadd+0x12>
 800e8d8:	b30e      	cbz	r6, 800e91e <__multadd+0x7e>
 800e8da:	68a3      	ldr	r3, [r4, #8]
 800e8dc:	42ab      	cmp	r3, r5
 800e8de:	dc19      	bgt.n	800e914 <__multadd+0x74>
 800e8e0:	6861      	ldr	r1, [r4, #4]
 800e8e2:	4638      	mov	r0, r7
 800e8e4:	3101      	adds	r1, #1
 800e8e6:	f7ff ff79 	bl	800e7dc <_Balloc>
 800e8ea:	4680      	mov	r8, r0
 800e8ec:	b928      	cbnz	r0, 800e8fa <__multadd+0x5a>
 800e8ee:	4602      	mov	r2, r0
 800e8f0:	4b0c      	ldr	r3, [pc, #48]	@ (800e924 <__multadd+0x84>)
 800e8f2:	480d      	ldr	r0, [pc, #52]	@ (800e928 <__multadd+0x88>)
 800e8f4:	21ba      	movs	r1, #186	@ 0xba
 800e8f6:	f7ff f8bb 	bl	800da70 <__assert_func>
 800e8fa:	6922      	ldr	r2, [r4, #16]
 800e8fc:	3202      	adds	r2, #2
 800e8fe:	f104 010c 	add.w	r1, r4, #12
 800e902:	0092      	lsls	r2, r2, #2
 800e904:	300c      	adds	r0, #12
 800e906:	f7ff f8a4 	bl	800da52 <memcpy>
 800e90a:	4621      	mov	r1, r4
 800e90c:	4638      	mov	r0, r7
 800e90e:	f7ff ffa5 	bl	800e85c <_Bfree>
 800e912:	4644      	mov	r4, r8
 800e914:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e918:	3501      	adds	r5, #1
 800e91a:	615e      	str	r6, [r3, #20]
 800e91c:	6125      	str	r5, [r4, #16]
 800e91e:	4620      	mov	r0, r4
 800e920:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e924:	0800ffff 	.word	0x0800ffff
 800e928:	08010010 	.word	0x08010010

0800e92c <__hi0bits>:
 800e92c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800e930:	4603      	mov	r3, r0
 800e932:	bf36      	itet	cc
 800e934:	0403      	lslcc	r3, r0, #16
 800e936:	2000      	movcs	r0, #0
 800e938:	2010      	movcc	r0, #16
 800e93a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800e93e:	bf3c      	itt	cc
 800e940:	021b      	lslcc	r3, r3, #8
 800e942:	3008      	addcc	r0, #8
 800e944:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e948:	bf3c      	itt	cc
 800e94a:	011b      	lslcc	r3, r3, #4
 800e94c:	3004      	addcc	r0, #4
 800e94e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e952:	bf3c      	itt	cc
 800e954:	009b      	lslcc	r3, r3, #2
 800e956:	3002      	addcc	r0, #2
 800e958:	2b00      	cmp	r3, #0
 800e95a:	db05      	blt.n	800e968 <__hi0bits+0x3c>
 800e95c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800e960:	f100 0001 	add.w	r0, r0, #1
 800e964:	bf08      	it	eq
 800e966:	2020      	moveq	r0, #32
 800e968:	4770      	bx	lr

0800e96a <__lo0bits>:
 800e96a:	6803      	ldr	r3, [r0, #0]
 800e96c:	4602      	mov	r2, r0
 800e96e:	f013 0007 	ands.w	r0, r3, #7
 800e972:	d00b      	beq.n	800e98c <__lo0bits+0x22>
 800e974:	07d9      	lsls	r1, r3, #31
 800e976:	d421      	bmi.n	800e9bc <__lo0bits+0x52>
 800e978:	0798      	lsls	r0, r3, #30
 800e97a:	bf49      	itett	mi
 800e97c:	085b      	lsrmi	r3, r3, #1
 800e97e:	089b      	lsrpl	r3, r3, #2
 800e980:	2001      	movmi	r0, #1
 800e982:	6013      	strmi	r3, [r2, #0]
 800e984:	bf5c      	itt	pl
 800e986:	6013      	strpl	r3, [r2, #0]
 800e988:	2002      	movpl	r0, #2
 800e98a:	4770      	bx	lr
 800e98c:	b299      	uxth	r1, r3
 800e98e:	b909      	cbnz	r1, 800e994 <__lo0bits+0x2a>
 800e990:	0c1b      	lsrs	r3, r3, #16
 800e992:	2010      	movs	r0, #16
 800e994:	b2d9      	uxtb	r1, r3
 800e996:	b909      	cbnz	r1, 800e99c <__lo0bits+0x32>
 800e998:	3008      	adds	r0, #8
 800e99a:	0a1b      	lsrs	r3, r3, #8
 800e99c:	0719      	lsls	r1, r3, #28
 800e99e:	bf04      	itt	eq
 800e9a0:	091b      	lsreq	r3, r3, #4
 800e9a2:	3004      	addeq	r0, #4
 800e9a4:	0799      	lsls	r1, r3, #30
 800e9a6:	bf04      	itt	eq
 800e9a8:	089b      	lsreq	r3, r3, #2
 800e9aa:	3002      	addeq	r0, #2
 800e9ac:	07d9      	lsls	r1, r3, #31
 800e9ae:	d403      	bmi.n	800e9b8 <__lo0bits+0x4e>
 800e9b0:	085b      	lsrs	r3, r3, #1
 800e9b2:	f100 0001 	add.w	r0, r0, #1
 800e9b6:	d003      	beq.n	800e9c0 <__lo0bits+0x56>
 800e9b8:	6013      	str	r3, [r2, #0]
 800e9ba:	4770      	bx	lr
 800e9bc:	2000      	movs	r0, #0
 800e9be:	4770      	bx	lr
 800e9c0:	2020      	movs	r0, #32
 800e9c2:	4770      	bx	lr

0800e9c4 <__i2b>:
 800e9c4:	b510      	push	{r4, lr}
 800e9c6:	460c      	mov	r4, r1
 800e9c8:	2101      	movs	r1, #1
 800e9ca:	f7ff ff07 	bl	800e7dc <_Balloc>
 800e9ce:	4602      	mov	r2, r0
 800e9d0:	b928      	cbnz	r0, 800e9de <__i2b+0x1a>
 800e9d2:	4b05      	ldr	r3, [pc, #20]	@ (800e9e8 <__i2b+0x24>)
 800e9d4:	4805      	ldr	r0, [pc, #20]	@ (800e9ec <__i2b+0x28>)
 800e9d6:	f240 1145 	movw	r1, #325	@ 0x145
 800e9da:	f7ff f849 	bl	800da70 <__assert_func>
 800e9de:	2301      	movs	r3, #1
 800e9e0:	6144      	str	r4, [r0, #20]
 800e9e2:	6103      	str	r3, [r0, #16]
 800e9e4:	bd10      	pop	{r4, pc}
 800e9e6:	bf00      	nop
 800e9e8:	0800ffff 	.word	0x0800ffff
 800e9ec:	08010010 	.word	0x08010010

0800e9f0 <__multiply>:
 800e9f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e9f4:	4614      	mov	r4, r2
 800e9f6:	690a      	ldr	r2, [r1, #16]
 800e9f8:	6923      	ldr	r3, [r4, #16]
 800e9fa:	429a      	cmp	r2, r3
 800e9fc:	bfa8      	it	ge
 800e9fe:	4623      	movge	r3, r4
 800ea00:	460f      	mov	r7, r1
 800ea02:	bfa4      	itt	ge
 800ea04:	460c      	movge	r4, r1
 800ea06:	461f      	movge	r7, r3
 800ea08:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800ea0c:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800ea10:	68a3      	ldr	r3, [r4, #8]
 800ea12:	6861      	ldr	r1, [r4, #4]
 800ea14:	eb0a 0609 	add.w	r6, sl, r9
 800ea18:	42b3      	cmp	r3, r6
 800ea1a:	b085      	sub	sp, #20
 800ea1c:	bfb8      	it	lt
 800ea1e:	3101      	addlt	r1, #1
 800ea20:	f7ff fedc 	bl	800e7dc <_Balloc>
 800ea24:	b930      	cbnz	r0, 800ea34 <__multiply+0x44>
 800ea26:	4602      	mov	r2, r0
 800ea28:	4b44      	ldr	r3, [pc, #272]	@ (800eb3c <__multiply+0x14c>)
 800ea2a:	4845      	ldr	r0, [pc, #276]	@ (800eb40 <__multiply+0x150>)
 800ea2c:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800ea30:	f7ff f81e 	bl	800da70 <__assert_func>
 800ea34:	f100 0514 	add.w	r5, r0, #20
 800ea38:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800ea3c:	462b      	mov	r3, r5
 800ea3e:	2200      	movs	r2, #0
 800ea40:	4543      	cmp	r3, r8
 800ea42:	d321      	bcc.n	800ea88 <__multiply+0x98>
 800ea44:	f107 0114 	add.w	r1, r7, #20
 800ea48:	f104 0214 	add.w	r2, r4, #20
 800ea4c:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800ea50:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800ea54:	9302      	str	r3, [sp, #8]
 800ea56:	1b13      	subs	r3, r2, r4
 800ea58:	3b15      	subs	r3, #21
 800ea5a:	f023 0303 	bic.w	r3, r3, #3
 800ea5e:	3304      	adds	r3, #4
 800ea60:	f104 0715 	add.w	r7, r4, #21
 800ea64:	42ba      	cmp	r2, r7
 800ea66:	bf38      	it	cc
 800ea68:	2304      	movcc	r3, #4
 800ea6a:	9301      	str	r3, [sp, #4]
 800ea6c:	9b02      	ldr	r3, [sp, #8]
 800ea6e:	9103      	str	r1, [sp, #12]
 800ea70:	428b      	cmp	r3, r1
 800ea72:	d80c      	bhi.n	800ea8e <__multiply+0x9e>
 800ea74:	2e00      	cmp	r6, #0
 800ea76:	dd03      	ble.n	800ea80 <__multiply+0x90>
 800ea78:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800ea7c:	2b00      	cmp	r3, #0
 800ea7e:	d05b      	beq.n	800eb38 <__multiply+0x148>
 800ea80:	6106      	str	r6, [r0, #16]
 800ea82:	b005      	add	sp, #20
 800ea84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ea88:	f843 2b04 	str.w	r2, [r3], #4
 800ea8c:	e7d8      	b.n	800ea40 <__multiply+0x50>
 800ea8e:	f8b1 a000 	ldrh.w	sl, [r1]
 800ea92:	f1ba 0f00 	cmp.w	sl, #0
 800ea96:	d024      	beq.n	800eae2 <__multiply+0xf2>
 800ea98:	f104 0e14 	add.w	lr, r4, #20
 800ea9c:	46a9      	mov	r9, r5
 800ea9e:	f04f 0c00 	mov.w	ip, #0
 800eaa2:	f85e 7b04 	ldr.w	r7, [lr], #4
 800eaa6:	f8d9 3000 	ldr.w	r3, [r9]
 800eaaa:	fa1f fb87 	uxth.w	fp, r7
 800eaae:	b29b      	uxth	r3, r3
 800eab0:	fb0a 330b 	mla	r3, sl, fp, r3
 800eab4:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800eab8:	f8d9 7000 	ldr.w	r7, [r9]
 800eabc:	4463      	add	r3, ip
 800eabe:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800eac2:	fb0a c70b 	mla	r7, sl, fp, ip
 800eac6:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800eaca:	b29b      	uxth	r3, r3
 800eacc:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800ead0:	4572      	cmp	r2, lr
 800ead2:	f849 3b04 	str.w	r3, [r9], #4
 800ead6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800eada:	d8e2      	bhi.n	800eaa2 <__multiply+0xb2>
 800eadc:	9b01      	ldr	r3, [sp, #4]
 800eade:	f845 c003 	str.w	ip, [r5, r3]
 800eae2:	9b03      	ldr	r3, [sp, #12]
 800eae4:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800eae8:	3104      	adds	r1, #4
 800eaea:	f1b9 0f00 	cmp.w	r9, #0
 800eaee:	d021      	beq.n	800eb34 <__multiply+0x144>
 800eaf0:	682b      	ldr	r3, [r5, #0]
 800eaf2:	f104 0c14 	add.w	ip, r4, #20
 800eaf6:	46ae      	mov	lr, r5
 800eaf8:	f04f 0a00 	mov.w	sl, #0
 800eafc:	f8bc b000 	ldrh.w	fp, [ip]
 800eb00:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800eb04:	fb09 770b 	mla	r7, r9, fp, r7
 800eb08:	4457      	add	r7, sl
 800eb0a:	b29b      	uxth	r3, r3
 800eb0c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800eb10:	f84e 3b04 	str.w	r3, [lr], #4
 800eb14:	f85c 3b04 	ldr.w	r3, [ip], #4
 800eb18:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800eb1c:	f8be 3000 	ldrh.w	r3, [lr]
 800eb20:	fb09 330a 	mla	r3, r9, sl, r3
 800eb24:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800eb28:	4562      	cmp	r2, ip
 800eb2a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800eb2e:	d8e5      	bhi.n	800eafc <__multiply+0x10c>
 800eb30:	9f01      	ldr	r7, [sp, #4]
 800eb32:	51eb      	str	r3, [r5, r7]
 800eb34:	3504      	adds	r5, #4
 800eb36:	e799      	b.n	800ea6c <__multiply+0x7c>
 800eb38:	3e01      	subs	r6, #1
 800eb3a:	e79b      	b.n	800ea74 <__multiply+0x84>
 800eb3c:	0800ffff 	.word	0x0800ffff
 800eb40:	08010010 	.word	0x08010010

0800eb44 <__pow5mult>:
 800eb44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800eb48:	4615      	mov	r5, r2
 800eb4a:	f012 0203 	ands.w	r2, r2, #3
 800eb4e:	4607      	mov	r7, r0
 800eb50:	460e      	mov	r6, r1
 800eb52:	d007      	beq.n	800eb64 <__pow5mult+0x20>
 800eb54:	4c25      	ldr	r4, [pc, #148]	@ (800ebec <__pow5mult+0xa8>)
 800eb56:	3a01      	subs	r2, #1
 800eb58:	2300      	movs	r3, #0
 800eb5a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800eb5e:	f7ff fe9f 	bl	800e8a0 <__multadd>
 800eb62:	4606      	mov	r6, r0
 800eb64:	10ad      	asrs	r5, r5, #2
 800eb66:	d03d      	beq.n	800ebe4 <__pow5mult+0xa0>
 800eb68:	69fc      	ldr	r4, [r7, #28]
 800eb6a:	b97c      	cbnz	r4, 800eb8c <__pow5mult+0x48>
 800eb6c:	2010      	movs	r0, #16
 800eb6e:	f7fd ff77 	bl	800ca60 <malloc>
 800eb72:	4602      	mov	r2, r0
 800eb74:	61f8      	str	r0, [r7, #28]
 800eb76:	b928      	cbnz	r0, 800eb84 <__pow5mult+0x40>
 800eb78:	4b1d      	ldr	r3, [pc, #116]	@ (800ebf0 <__pow5mult+0xac>)
 800eb7a:	481e      	ldr	r0, [pc, #120]	@ (800ebf4 <__pow5mult+0xb0>)
 800eb7c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800eb80:	f7fe ff76 	bl	800da70 <__assert_func>
 800eb84:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800eb88:	6004      	str	r4, [r0, #0]
 800eb8a:	60c4      	str	r4, [r0, #12]
 800eb8c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800eb90:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800eb94:	b94c      	cbnz	r4, 800ebaa <__pow5mult+0x66>
 800eb96:	f240 2171 	movw	r1, #625	@ 0x271
 800eb9a:	4638      	mov	r0, r7
 800eb9c:	f7ff ff12 	bl	800e9c4 <__i2b>
 800eba0:	2300      	movs	r3, #0
 800eba2:	f8c8 0008 	str.w	r0, [r8, #8]
 800eba6:	4604      	mov	r4, r0
 800eba8:	6003      	str	r3, [r0, #0]
 800ebaa:	f04f 0900 	mov.w	r9, #0
 800ebae:	07eb      	lsls	r3, r5, #31
 800ebb0:	d50a      	bpl.n	800ebc8 <__pow5mult+0x84>
 800ebb2:	4631      	mov	r1, r6
 800ebb4:	4622      	mov	r2, r4
 800ebb6:	4638      	mov	r0, r7
 800ebb8:	f7ff ff1a 	bl	800e9f0 <__multiply>
 800ebbc:	4631      	mov	r1, r6
 800ebbe:	4680      	mov	r8, r0
 800ebc0:	4638      	mov	r0, r7
 800ebc2:	f7ff fe4b 	bl	800e85c <_Bfree>
 800ebc6:	4646      	mov	r6, r8
 800ebc8:	106d      	asrs	r5, r5, #1
 800ebca:	d00b      	beq.n	800ebe4 <__pow5mult+0xa0>
 800ebcc:	6820      	ldr	r0, [r4, #0]
 800ebce:	b938      	cbnz	r0, 800ebe0 <__pow5mult+0x9c>
 800ebd0:	4622      	mov	r2, r4
 800ebd2:	4621      	mov	r1, r4
 800ebd4:	4638      	mov	r0, r7
 800ebd6:	f7ff ff0b 	bl	800e9f0 <__multiply>
 800ebda:	6020      	str	r0, [r4, #0]
 800ebdc:	f8c0 9000 	str.w	r9, [r0]
 800ebe0:	4604      	mov	r4, r0
 800ebe2:	e7e4      	b.n	800ebae <__pow5mult+0x6a>
 800ebe4:	4630      	mov	r0, r6
 800ebe6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ebea:	bf00      	nop
 800ebec:	0801006c 	.word	0x0801006c
 800ebf0:	0800feed 	.word	0x0800feed
 800ebf4:	08010010 	.word	0x08010010

0800ebf8 <__lshift>:
 800ebf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ebfc:	460c      	mov	r4, r1
 800ebfe:	6849      	ldr	r1, [r1, #4]
 800ec00:	6923      	ldr	r3, [r4, #16]
 800ec02:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ec06:	68a3      	ldr	r3, [r4, #8]
 800ec08:	4607      	mov	r7, r0
 800ec0a:	4691      	mov	r9, r2
 800ec0c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ec10:	f108 0601 	add.w	r6, r8, #1
 800ec14:	42b3      	cmp	r3, r6
 800ec16:	db0b      	blt.n	800ec30 <__lshift+0x38>
 800ec18:	4638      	mov	r0, r7
 800ec1a:	f7ff fddf 	bl	800e7dc <_Balloc>
 800ec1e:	4605      	mov	r5, r0
 800ec20:	b948      	cbnz	r0, 800ec36 <__lshift+0x3e>
 800ec22:	4602      	mov	r2, r0
 800ec24:	4b28      	ldr	r3, [pc, #160]	@ (800ecc8 <__lshift+0xd0>)
 800ec26:	4829      	ldr	r0, [pc, #164]	@ (800eccc <__lshift+0xd4>)
 800ec28:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800ec2c:	f7fe ff20 	bl	800da70 <__assert_func>
 800ec30:	3101      	adds	r1, #1
 800ec32:	005b      	lsls	r3, r3, #1
 800ec34:	e7ee      	b.n	800ec14 <__lshift+0x1c>
 800ec36:	2300      	movs	r3, #0
 800ec38:	f100 0114 	add.w	r1, r0, #20
 800ec3c:	f100 0210 	add.w	r2, r0, #16
 800ec40:	4618      	mov	r0, r3
 800ec42:	4553      	cmp	r3, sl
 800ec44:	db33      	blt.n	800ecae <__lshift+0xb6>
 800ec46:	6920      	ldr	r0, [r4, #16]
 800ec48:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ec4c:	f104 0314 	add.w	r3, r4, #20
 800ec50:	f019 091f 	ands.w	r9, r9, #31
 800ec54:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ec58:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800ec5c:	d02b      	beq.n	800ecb6 <__lshift+0xbe>
 800ec5e:	f1c9 0e20 	rsb	lr, r9, #32
 800ec62:	468a      	mov	sl, r1
 800ec64:	2200      	movs	r2, #0
 800ec66:	6818      	ldr	r0, [r3, #0]
 800ec68:	fa00 f009 	lsl.w	r0, r0, r9
 800ec6c:	4310      	orrs	r0, r2
 800ec6e:	f84a 0b04 	str.w	r0, [sl], #4
 800ec72:	f853 2b04 	ldr.w	r2, [r3], #4
 800ec76:	459c      	cmp	ip, r3
 800ec78:	fa22 f20e 	lsr.w	r2, r2, lr
 800ec7c:	d8f3      	bhi.n	800ec66 <__lshift+0x6e>
 800ec7e:	ebac 0304 	sub.w	r3, ip, r4
 800ec82:	3b15      	subs	r3, #21
 800ec84:	f023 0303 	bic.w	r3, r3, #3
 800ec88:	3304      	adds	r3, #4
 800ec8a:	f104 0015 	add.w	r0, r4, #21
 800ec8e:	4584      	cmp	ip, r0
 800ec90:	bf38      	it	cc
 800ec92:	2304      	movcc	r3, #4
 800ec94:	50ca      	str	r2, [r1, r3]
 800ec96:	b10a      	cbz	r2, 800ec9c <__lshift+0xa4>
 800ec98:	f108 0602 	add.w	r6, r8, #2
 800ec9c:	3e01      	subs	r6, #1
 800ec9e:	4638      	mov	r0, r7
 800eca0:	612e      	str	r6, [r5, #16]
 800eca2:	4621      	mov	r1, r4
 800eca4:	f7ff fdda 	bl	800e85c <_Bfree>
 800eca8:	4628      	mov	r0, r5
 800ecaa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ecae:	f842 0f04 	str.w	r0, [r2, #4]!
 800ecb2:	3301      	adds	r3, #1
 800ecb4:	e7c5      	b.n	800ec42 <__lshift+0x4a>
 800ecb6:	3904      	subs	r1, #4
 800ecb8:	f853 2b04 	ldr.w	r2, [r3], #4
 800ecbc:	f841 2f04 	str.w	r2, [r1, #4]!
 800ecc0:	459c      	cmp	ip, r3
 800ecc2:	d8f9      	bhi.n	800ecb8 <__lshift+0xc0>
 800ecc4:	e7ea      	b.n	800ec9c <__lshift+0xa4>
 800ecc6:	bf00      	nop
 800ecc8:	0800ffff 	.word	0x0800ffff
 800eccc:	08010010 	.word	0x08010010

0800ecd0 <__mcmp>:
 800ecd0:	690a      	ldr	r2, [r1, #16]
 800ecd2:	4603      	mov	r3, r0
 800ecd4:	6900      	ldr	r0, [r0, #16]
 800ecd6:	1a80      	subs	r0, r0, r2
 800ecd8:	b530      	push	{r4, r5, lr}
 800ecda:	d10e      	bne.n	800ecfa <__mcmp+0x2a>
 800ecdc:	3314      	adds	r3, #20
 800ecde:	3114      	adds	r1, #20
 800ece0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800ece4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800ece8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800ecec:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800ecf0:	4295      	cmp	r5, r2
 800ecf2:	d003      	beq.n	800ecfc <__mcmp+0x2c>
 800ecf4:	d205      	bcs.n	800ed02 <__mcmp+0x32>
 800ecf6:	f04f 30ff 	mov.w	r0, #4294967295
 800ecfa:	bd30      	pop	{r4, r5, pc}
 800ecfc:	42a3      	cmp	r3, r4
 800ecfe:	d3f3      	bcc.n	800ece8 <__mcmp+0x18>
 800ed00:	e7fb      	b.n	800ecfa <__mcmp+0x2a>
 800ed02:	2001      	movs	r0, #1
 800ed04:	e7f9      	b.n	800ecfa <__mcmp+0x2a>
	...

0800ed08 <__mdiff>:
 800ed08:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ed0c:	4689      	mov	r9, r1
 800ed0e:	4606      	mov	r6, r0
 800ed10:	4611      	mov	r1, r2
 800ed12:	4648      	mov	r0, r9
 800ed14:	4614      	mov	r4, r2
 800ed16:	f7ff ffdb 	bl	800ecd0 <__mcmp>
 800ed1a:	1e05      	subs	r5, r0, #0
 800ed1c:	d112      	bne.n	800ed44 <__mdiff+0x3c>
 800ed1e:	4629      	mov	r1, r5
 800ed20:	4630      	mov	r0, r6
 800ed22:	f7ff fd5b 	bl	800e7dc <_Balloc>
 800ed26:	4602      	mov	r2, r0
 800ed28:	b928      	cbnz	r0, 800ed36 <__mdiff+0x2e>
 800ed2a:	4b3f      	ldr	r3, [pc, #252]	@ (800ee28 <__mdiff+0x120>)
 800ed2c:	f240 2137 	movw	r1, #567	@ 0x237
 800ed30:	483e      	ldr	r0, [pc, #248]	@ (800ee2c <__mdiff+0x124>)
 800ed32:	f7fe fe9d 	bl	800da70 <__assert_func>
 800ed36:	2301      	movs	r3, #1
 800ed38:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800ed3c:	4610      	mov	r0, r2
 800ed3e:	b003      	add	sp, #12
 800ed40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ed44:	bfbc      	itt	lt
 800ed46:	464b      	movlt	r3, r9
 800ed48:	46a1      	movlt	r9, r4
 800ed4a:	4630      	mov	r0, r6
 800ed4c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800ed50:	bfba      	itte	lt
 800ed52:	461c      	movlt	r4, r3
 800ed54:	2501      	movlt	r5, #1
 800ed56:	2500      	movge	r5, #0
 800ed58:	f7ff fd40 	bl	800e7dc <_Balloc>
 800ed5c:	4602      	mov	r2, r0
 800ed5e:	b918      	cbnz	r0, 800ed68 <__mdiff+0x60>
 800ed60:	4b31      	ldr	r3, [pc, #196]	@ (800ee28 <__mdiff+0x120>)
 800ed62:	f240 2145 	movw	r1, #581	@ 0x245
 800ed66:	e7e3      	b.n	800ed30 <__mdiff+0x28>
 800ed68:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800ed6c:	6926      	ldr	r6, [r4, #16]
 800ed6e:	60c5      	str	r5, [r0, #12]
 800ed70:	f109 0310 	add.w	r3, r9, #16
 800ed74:	f109 0514 	add.w	r5, r9, #20
 800ed78:	f104 0e14 	add.w	lr, r4, #20
 800ed7c:	f100 0b14 	add.w	fp, r0, #20
 800ed80:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800ed84:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800ed88:	9301      	str	r3, [sp, #4]
 800ed8a:	46d9      	mov	r9, fp
 800ed8c:	f04f 0c00 	mov.w	ip, #0
 800ed90:	9b01      	ldr	r3, [sp, #4]
 800ed92:	f85e 0b04 	ldr.w	r0, [lr], #4
 800ed96:	f853 af04 	ldr.w	sl, [r3, #4]!
 800ed9a:	9301      	str	r3, [sp, #4]
 800ed9c:	fa1f f38a 	uxth.w	r3, sl
 800eda0:	4619      	mov	r1, r3
 800eda2:	b283      	uxth	r3, r0
 800eda4:	1acb      	subs	r3, r1, r3
 800eda6:	0c00      	lsrs	r0, r0, #16
 800eda8:	4463      	add	r3, ip
 800edaa:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800edae:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800edb2:	b29b      	uxth	r3, r3
 800edb4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800edb8:	4576      	cmp	r6, lr
 800edba:	f849 3b04 	str.w	r3, [r9], #4
 800edbe:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800edc2:	d8e5      	bhi.n	800ed90 <__mdiff+0x88>
 800edc4:	1b33      	subs	r3, r6, r4
 800edc6:	3b15      	subs	r3, #21
 800edc8:	f023 0303 	bic.w	r3, r3, #3
 800edcc:	3415      	adds	r4, #21
 800edce:	3304      	adds	r3, #4
 800edd0:	42a6      	cmp	r6, r4
 800edd2:	bf38      	it	cc
 800edd4:	2304      	movcc	r3, #4
 800edd6:	441d      	add	r5, r3
 800edd8:	445b      	add	r3, fp
 800edda:	461e      	mov	r6, r3
 800eddc:	462c      	mov	r4, r5
 800edde:	4544      	cmp	r4, r8
 800ede0:	d30e      	bcc.n	800ee00 <__mdiff+0xf8>
 800ede2:	f108 0103 	add.w	r1, r8, #3
 800ede6:	1b49      	subs	r1, r1, r5
 800ede8:	f021 0103 	bic.w	r1, r1, #3
 800edec:	3d03      	subs	r5, #3
 800edee:	45a8      	cmp	r8, r5
 800edf0:	bf38      	it	cc
 800edf2:	2100      	movcc	r1, #0
 800edf4:	440b      	add	r3, r1
 800edf6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800edfa:	b191      	cbz	r1, 800ee22 <__mdiff+0x11a>
 800edfc:	6117      	str	r7, [r2, #16]
 800edfe:	e79d      	b.n	800ed3c <__mdiff+0x34>
 800ee00:	f854 1b04 	ldr.w	r1, [r4], #4
 800ee04:	46e6      	mov	lr, ip
 800ee06:	0c08      	lsrs	r0, r1, #16
 800ee08:	fa1c fc81 	uxtah	ip, ip, r1
 800ee0c:	4471      	add	r1, lr
 800ee0e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800ee12:	b289      	uxth	r1, r1
 800ee14:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800ee18:	f846 1b04 	str.w	r1, [r6], #4
 800ee1c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ee20:	e7dd      	b.n	800edde <__mdiff+0xd6>
 800ee22:	3f01      	subs	r7, #1
 800ee24:	e7e7      	b.n	800edf6 <__mdiff+0xee>
 800ee26:	bf00      	nop
 800ee28:	0800ffff 	.word	0x0800ffff
 800ee2c:	08010010 	.word	0x08010010

0800ee30 <__d2b>:
 800ee30:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800ee34:	460f      	mov	r7, r1
 800ee36:	2101      	movs	r1, #1
 800ee38:	ec59 8b10 	vmov	r8, r9, d0
 800ee3c:	4616      	mov	r6, r2
 800ee3e:	f7ff fccd 	bl	800e7dc <_Balloc>
 800ee42:	4604      	mov	r4, r0
 800ee44:	b930      	cbnz	r0, 800ee54 <__d2b+0x24>
 800ee46:	4602      	mov	r2, r0
 800ee48:	4b23      	ldr	r3, [pc, #140]	@ (800eed8 <__d2b+0xa8>)
 800ee4a:	4824      	ldr	r0, [pc, #144]	@ (800eedc <__d2b+0xac>)
 800ee4c:	f240 310f 	movw	r1, #783	@ 0x30f
 800ee50:	f7fe fe0e 	bl	800da70 <__assert_func>
 800ee54:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800ee58:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800ee5c:	b10d      	cbz	r5, 800ee62 <__d2b+0x32>
 800ee5e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ee62:	9301      	str	r3, [sp, #4]
 800ee64:	f1b8 0300 	subs.w	r3, r8, #0
 800ee68:	d023      	beq.n	800eeb2 <__d2b+0x82>
 800ee6a:	4668      	mov	r0, sp
 800ee6c:	9300      	str	r3, [sp, #0]
 800ee6e:	f7ff fd7c 	bl	800e96a <__lo0bits>
 800ee72:	e9dd 1200 	ldrd	r1, r2, [sp]
 800ee76:	b1d0      	cbz	r0, 800eeae <__d2b+0x7e>
 800ee78:	f1c0 0320 	rsb	r3, r0, #32
 800ee7c:	fa02 f303 	lsl.w	r3, r2, r3
 800ee80:	430b      	orrs	r3, r1
 800ee82:	40c2      	lsrs	r2, r0
 800ee84:	6163      	str	r3, [r4, #20]
 800ee86:	9201      	str	r2, [sp, #4]
 800ee88:	9b01      	ldr	r3, [sp, #4]
 800ee8a:	61a3      	str	r3, [r4, #24]
 800ee8c:	2b00      	cmp	r3, #0
 800ee8e:	bf0c      	ite	eq
 800ee90:	2201      	moveq	r2, #1
 800ee92:	2202      	movne	r2, #2
 800ee94:	6122      	str	r2, [r4, #16]
 800ee96:	b1a5      	cbz	r5, 800eec2 <__d2b+0x92>
 800ee98:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800ee9c:	4405      	add	r5, r0
 800ee9e:	603d      	str	r5, [r7, #0]
 800eea0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800eea4:	6030      	str	r0, [r6, #0]
 800eea6:	4620      	mov	r0, r4
 800eea8:	b003      	add	sp, #12
 800eeaa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800eeae:	6161      	str	r1, [r4, #20]
 800eeb0:	e7ea      	b.n	800ee88 <__d2b+0x58>
 800eeb2:	a801      	add	r0, sp, #4
 800eeb4:	f7ff fd59 	bl	800e96a <__lo0bits>
 800eeb8:	9b01      	ldr	r3, [sp, #4]
 800eeba:	6163      	str	r3, [r4, #20]
 800eebc:	3020      	adds	r0, #32
 800eebe:	2201      	movs	r2, #1
 800eec0:	e7e8      	b.n	800ee94 <__d2b+0x64>
 800eec2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800eec6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800eeca:	6038      	str	r0, [r7, #0]
 800eecc:	6918      	ldr	r0, [r3, #16]
 800eece:	f7ff fd2d 	bl	800e92c <__hi0bits>
 800eed2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800eed6:	e7e5      	b.n	800eea4 <__d2b+0x74>
 800eed8:	0800ffff 	.word	0x0800ffff
 800eedc:	08010010 	.word	0x08010010

0800eee0 <__ssputs_r>:
 800eee0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800eee4:	688e      	ldr	r6, [r1, #8]
 800eee6:	461f      	mov	r7, r3
 800eee8:	42be      	cmp	r6, r7
 800eeea:	680b      	ldr	r3, [r1, #0]
 800eeec:	4682      	mov	sl, r0
 800eeee:	460c      	mov	r4, r1
 800eef0:	4690      	mov	r8, r2
 800eef2:	d82d      	bhi.n	800ef50 <__ssputs_r+0x70>
 800eef4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800eef8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800eefc:	d026      	beq.n	800ef4c <__ssputs_r+0x6c>
 800eefe:	6965      	ldr	r5, [r4, #20]
 800ef00:	6909      	ldr	r1, [r1, #16]
 800ef02:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ef06:	eba3 0901 	sub.w	r9, r3, r1
 800ef0a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ef0e:	1c7b      	adds	r3, r7, #1
 800ef10:	444b      	add	r3, r9
 800ef12:	106d      	asrs	r5, r5, #1
 800ef14:	429d      	cmp	r5, r3
 800ef16:	bf38      	it	cc
 800ef18:	461d      	movcc	r5, r3
 800ef1a:	0553      	lsls	r3, r2, #21
 800ef1c:	d527      	bpl.n	800ef6e <__ssputs_r+0x8e>
 800ef1e:	4629      	mov	r1, r5
 800ef20:	f7fd fdc8 	bl	800cab4 <_malloc_r>
 800ef24:	4606      	mov	r6, r0
 800ef26:	b360      	cbz	r0, 800ef82 <__ssputs_r+0xa2>
 800ef28:	6921      	ldr	r1, [r4, #16]
 800ef2a:	464a      	mov	r2, r9
 800ef2c:	f7fe fd91 	bl	800da52 <memcpy>
 800ef30:	89a3      	ldrh	r3, [r4, #12]
 800ef32:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800ef36:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ef3a:	81a3      	strh	r3, [r4, #12]
 800ef3c:	6126      	str	r6, [r4, #16]
 800ef3e:	6165      	str	r5, [r4, #20]
 800ef40:	444e      	add	r6, r9
 800ef42:	eba5 0509 	sub.w	r5, r5, r9
 800ef46:	6026      	str	r6, [r4, #0]
 800ef48:	60a5      	str	r5, [r4, #8]
 800ef4a:	463e      	mov	r6, r7
 800ef4c:	42be      	cmp	r6, r7
 800ef4e:	d900      	bls.n	800ef52 <__ssputs_r+0x72>
 800ef50:	463e      	mov	r6, r7
 800ef52:	6820      	ldr	r0, [r4, #0]
 800ef54:	4632      	mov	r2, r6
 800ef56:	4641      	mov	r1, r8
 800ef58:	f000 f9d8 	bl	800f30c <memmove>
 800ef5c:	68a3      	ldr	r3, [r4, #8]
 800ef5e:	1b9b      	subs	r3, r3, r6
 800ef60:	60a3      	str	r3, [r4, #8]
 800ef62:	6823      	ldr	r3, [r4, #0]
 800ef64:	4433      	add	r3, r6
 800ef66:	6023      	str	r3, [r4, #0]
 800ef68:	2000      	movs	r0, #0
 800ef6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ef6e:	462a      	mov	r2, r5
 800ef70:	f000 f9ff 	bl	800f372 <_realloc_r>
 800ef74:	4606      	mov	r6, r0
 800ef76:	2800      	cmp	r0, #0
 800ef78:	d1e0      	bne.n	800ef3c <__ssputs_r+0x5c>
 800ef7a:	6921      	ldr	r1, [r4, #16]
 800ef7c:	4650      	mov	r0, sl
 800ef7e:	f7ff fbe3 	bl	800e748 <_free_r>
 800ef82:	230c      	movs	r3, #12
 800ef84:	f8ca 3000 	str.w	r3, [sl]
 800ef88:	89a3      	ldrh	r3, [r4, #12]
 800ef8a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ef8e:	81a3      	strh	r3, [r4, #12]
 800ef90:	f04f 30ff 	mov.w	r0, #4294967295
 800ef94:	e7e9      	b.n	800ef6a <__ssputs_r+0x8a>
	...

0800ef98 <_svfiprintf_r>:
 800ef98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ef9c:	4698      	mov	r8, r3
 800ef9e:	898b      	ldrh	r3, [r1, #12]
 800efa0:	061b      	lsls	r3, r3, #24
 800efa2:	b09d      	sub	sp, #116	@ 0x74
 800efa4:	4607      	mov	r7, r0
 800efa6:	460d      	mov	r5, r1
 800efa8:	4614      	mov	r4, r2
 800efaa:	d510      	bpl.n	800efce <_svfiprintf_r+0x36>
 800efac:	690b      	ldr	r3, [r1, #16]
 800efae:	b973      	cbnz	r3, 800efce <_svfiprintf_r+0x36>
 800efb0:	2140      	movs	r1, #64	@ 0x40
 800efb2:	f7fd fd7f 	bl	800cab4 <_malloc_r>
 800efb6:	6028      	str	r0, [r5, #0]
 800efb8:	6128      	str	r0, [r5, #16]
 800efba:	b930      	cbnz	r0, 800efca <_svfiprintf_r+0x32>
 800efbc:	230c      	movs	r3, #12
 800efbe:	603b      	str	r3, [r7, #0]
 800efc0:	f04f 30ff 	mov.w	r0, #4294967295
 800efc4:	b01d      	add	sp, #116	@ 0x74
 800efc6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800efca:	2340      	movs	r3, #64	@ 0x40
 800efcc:	616b      	str	r3, [r5, #20]
 800efce:	2300      	movs	r3, #0
 800efd0:	9309      	str	r3, [sp, #36]	@ 0x24
 800efd2:	2320      	movs	r3, #32
 800efd4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800efd8:	f8cd 800c 	str.w	r8, [sp, #12]
 800efdc:	2330      	movs	r3, #48	@ 0x30
 800efde:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800f17c <_svfiprintf_r+0x1e4>
 800efe2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800efe6:	f04f 0901 	mov.w	r9, #1
 800efea:	4623      	mov	r3, r4
 800efec:	469a      	mov	sl, r3
 800efee:	f813 2b01 	ldrb.w	r2, [r3], #1
 800eff2:	b10a      	cbz	r2, 800eff8 <_svfiprintf_r+0x60>
 800eff4:	2a25      	cmp	r2, #37	@ 0x25
 800eff6:	d1f9      	bne.n	800efec <_svfiprintf_r+0x54>
 800eff8:	ebba 0b04 	subs.w	fp, sl, r4
 800effc:	d00b      	beq.n	800f016 <_svfiprintf_r+0x7e>
 800effe:	465b      	mov	r3, fp
 800f000:	4622      	mov	r2, r4
 800f002:	4629      	mov	r1, r5
 800f004:	4638      	mov	r0, r7
 800f006:	f7ff ff6b 	bl	800eee0 <__ssputs_r>
 800f00a:	3001      	adds	r0, #1
 800f00c:	f000 80a7 	beq.w	800f15e <_svfiprintf_r+0x1c6>
 800f010:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f012:	445a      	add	r2, fp
 800f014:	9209      	str	r2, [sp, #36]	@ 0x24
 800f016:	f89a 3000 	ldrb.w	r3, [sl]
 800f01a:	2b00      	cmp	r3, #0
 800f01c:	f000 809f 	beq.w	800f15e <_svfiprintf_r+0x1c6>
 800f020:	2300      	movs	r3, #0
 800f022:	f04f 32ff 	mov.w	r2, #4294967295
 800f026:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f02a:	f10a 0a01 	add.w	sl, sl, #1
 800f02e:	9304      	str	r3, [sp, #16]
 800f030:	9307      	str	r3, [sp, #28]
 800f032:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800f036:	931a      	str	r3, [sp, #104]	@ 0x68
 800f038:	4654      	mov	r4, sl
 800f03a:	2205      	movs	r2, #5
 800f03c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f040:	484e      	ldr	r0, [pc, #312]	@ (800f17c <_svfiprintf_r+0x1e4>)
 800f042:	f7f1 f8d5 	bl	80001f0 <memchr>
 800f046:	9a04      	ldr	r2, [sp, #16]
 800f048:	b9d8      	cbnz	r0, 800f082 <_svfiprintf_r+0xea>
 800f04a:	06d0      	lsls	r0, r2, #27
 800f04c:	bf44      	itt	mi
 800f04e:	2320      	movmi	r3, #32
 800f050:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f054:	0711      	lsls	r1, r2, #28
 800f056:	bf44      	itt	mi
 800f058:	232b      	movmi	r3, #43	@ 0x2b
 800f05a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f05e:	f89a 3000 	ldrb.w	r3, [sl]
 800f062:	2b2a      	cmp	r3, #42	@ 0x2a
 800f064:	d015      	beq.n	800f092 <_svfiprintf_r+0xfa>
 800f066:	9a07      	ldr	r2, [sp, #28]
 800f068:	4654      	mov	r4, sl
 800f06a:	2000      	movs	r0, #0
 800f06c:	f04f 0c0a 	mov.w	ip, #10
 800f070:	4621      	mov	r1, r4
 800f072:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f076:	3b30      	subs	r3, #48	@ 0x30
 800f078:	2b09      	cmp	r3, #9
 800f07a:	d94b      	bls.n	800f114 <_svfiprintf_r+0x17c>
 800f07c:	b1b0      	cbz	r0, 800f0ac <_svfiprintf_r+0x114>
 800f07e:	9207      	str	r2, [sp, #28]
 800f080:	e014      	b.n	800f0ac <_svfiprintf_r+0x114>
 800f082:	eba0 0308 	sub.w	r3, r0, r8
 800f086:	fa09 f303 	lsl.w	r3, r9, r3
 800f08a:	4313      	orrs	r3, r2
 800f08c:	9304      	str	r3, [sp, #16]
 800f08e:	46a2      	mov	sl, r4
 800f090:	e7d2      	b.n	800f038 <_svfiprintf_r+0xa0>
 800f092:	9b03      	ldr	r3, [sp, #12]
 800f094:	1d19      	adds	r1, r3, #4
 800f096:	681b      	ldr	r3, [r3, #0]
 800f098:	9103      	str	r1, [sp, #12]
 800f09a:	2b00      	cmp	r3, #0
 800f09c:	bfbb      	ittet	lt
 800f09e:	425b      	neglt	r3, r3
 800f0a0:	f042 0202 	orrlt.w	r2, r2, #2
 800f0a4:	9307      	strge	r3, [sp, #28]
 800f0a6:	9307      	strlt	r3, [sp, #28]
 800f0a8:	bfb8      	it	lt
 800f0aa:	9204      	strlt	r2, [sp, #16]
 800f0ac:	7823      	ldrb	r3, [r4, #0]
 800f0ae:	2b2e      	cmp	r3, #46	@ 0x2e
 800f0b0:	d10a      	bne.n	800f0c8 <_svfiprintf_r+0x130>
 800f0b2:	7863      	ldrb	r3, [r4, #1]
 800f0b4:	2b2a      	cmp	r3, #42	@ 0x2a
 800f0b6:	d132      	bne.n	800f11e <_svfiprintf_r+0x186>
 800f0b8:	9b03      	ldr	r3, [sp, #12]
 800f0ba:	1d1a      	adds	r2, r3, #4
 800f0bc:	681b      	ldr	r3, [r3, #0]
 800f0be:	9203      	str	r2, [sp, #12]
 800f0c0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800f0c4:	3402      	adds	r4, #2
 800f0c6:	9305      	str	r3, [sp, #20]
 800f0c8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800f18c <_svfiprintf_r+0x1f4>
 800f0cc:	7821      	ldrb	r1, [r4, #0]
 800f0ce:	2203      	movs	r2, #3
 800f0d0:	4650      	mov	r0, sl
 800f0d2:	f7f1 f88d 	bl	80001f0 <memchr>
 800f0d6:	b138      	cbz	r0, 800f0e8 <_svfiprintf_r+0x150>
 800f0d8:	9b04      	ldr	r3, [sp, #16]
 800f0da:	eba0 000a 	sub.w	r0, r0, sl
 800f0de:	2240      	movs	r2, #64	@ 0x40
 800f0e0:	4082      	lsls	r2, r0
 800f0e2:	4313      	orrs	r3, r2
 800f0e4:	3401      	adds	r4, #1
 800f0e6:	9304      	str	r3, [sp, #16]
 800f0e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f0ec:	4824      	ldr	r0, [pc, #144]	@ (800f180 <_svfiprintf_r+0x1e8>)
 800f0ee:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800f0f2:	2206      	movs	r2, #6
 800f0f4:	f7f1 f87c 	bl	80001f0 <memchr>
 800f0f8:	2800      	cmp	r0, #0
 800f0fa:	d036      	beq.n	800f16a <_svfiprintf_r+0x1d2>
 800f0fc:	4b21      	ldr	r3, [pc, #132]	@ (800f184 <_svfiprintf_r+0x1ec>)
 800f0fe:	bb1b      	cbnz	r3, 800f148 <_svfiprintf_r+0x1b0>
 800f100:	9b03      	ldr	r3, [sp, #12]
 800f102:	3307      	adds	r3, #7
 800f104:	f023 0307 	bic.w	r3, r3, #7
 800f108:	3308      	adds	r3, #8
 800f10a:	9303      	str	r3, [sp, #12]
 800f10c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f10e:	4433      	add	r3, r6
 800f110:	9309      	str	r3, [sp, #36]	@ 0x24
 800f112:	e76a      	b.n	800efea <_svfiprintf_r+0x52>
 800f114:	fb0c 3202 	mla	r2, ip, r2, r3
 800f118:	460c      	mov	r4, r1
 800f11a:	2001      	movs	r0, #1
 800f11c:	e7a8      	b.n	800f070 <_svfiprintf_r+0xd8>
 800f11e:	2300      	movs	r3, #0
 800f120:	3401      	adds	r4, #1
 800f122:	9305      	str	r3, [sp, #20]
 800f124:	4619      	mov	r1, r3
 800f126:	f04f 0c0a 	mov.w	ip, #10
 800f12a:	4620      	mov	r0, r4
 800f12c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f130:	3a30      	subs	r2, #48	@ 0x30
 800f132:	2a09      	cmp	r2, #9
 800f134:	d903      	bls.n	800f13e <_svfiprintf_r+0x1a6>
 800f136:	2b00      	cmp	r3, #0
 800f138:	d0c6      	beq.n	800f0c8 <_svfiprintf_r+0x130>
 800f13a:	9105      	str	r1, [sp, #20]
 800f13c:	e7c4      	b.n	800f0c8 <_svfiprintf_r+0x130>
 800f13e:	fb0c 2101 	mla	r1, ip, r1, r2
 800f142:	4604      	mov	r4, r0
 800f144:	2301      	movs	r3, #1
 800f146:	e7f0      	b.n	800f12a <_svfiprintf_r+0x192>
 800f148:	ab03      	add	r3, sp, #12
 800f14a:	9300      	str	r3, [sp, #0]
 800f14c:	462a      	mov	r2, r5
 800f14e:	4b0e      	ldr	r3, [pc, #56]	@ (800f188 <_svfiprintf_r+0x1f0>)
 800f150:	a904      	add	r1, sp, #16
 800f152:	4638      	mov	r0, r7
 800f154:	f7fd fe5e 	bl	800ce14 <_printf_float>
 800f158:	1c42      	adds	r2, r0, #1
 800f15a:	4606      	mov	r6, r0
 800f15c:	d1d6      	bne.n	800f10c <_svfiprintf_r+0x174>
 800f15e:	89ab      	ldrh	r3, [r5, #12]
 800f160:	065b      	lsls	r3, r3, #25
 800f162:	f53f af2d 	bmi.w	800efc0 <_svfiprintf_r+0x28>
 800f166:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f168:	e72c      	b.n	800efc4 <_svfiprintf_r+0x2c>
 800f16a:	ab03      	add	r3, sp, #12
 800f16c:	9300      	str	r3, [sp, #0]
 800f16e:	462a      	mov	r2, r5
 800f170:	4b05      	ldr	r3, [pc, #20]	@ (800f188 <_svfiprintf_r+0x1f0>)
 800f172:	a904      	add	r1, sp, #16
 800f174:	4638      	mov	r0, r7
 800f176:	f7fe f8e5 	bl	800d344 <_printf_i>
 800f17a:	e7ed      	b.n	800f158 <_svfiprintf_r+0x1c0>
 800f17c:	08010168 	.word	0x08010168
 800f180:	08010172 	.word	0x08010172
 800f184:	0800ce15 	.word	0x0800ce15
 800f188:	0800eee1 	.word	0x0800eee1
 800f18c:	0801016e 	.word	0x0801016e

0800f190 <__sflush_r>:
 800f190:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800f194:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f198:	0716      	lsls	r6, r2, #28
 800f19a:	4605      	mov	r5, r0
 800f19c:	460c      	mov	r4, r1
 800f19e:	d454      	bmi.n	800f24a <__sflush_r+0xba>
 800f1a0:	684b      	ldr	r3, [r1, #4]
 800f1a2:	2b00      	cmp	r3, #0
 800f1a4:	dc02      	bgt.n	800f1ac <__sflush_r+0x1c>
 800f1a6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800f1a8:	2b00      	cmp	r3, #0
 800f1aa:	dd48      	ble.n	800f23e <__sflush_r+0xae>
 800f1ac:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f1ae:	2e00      	cmp	r6, #0
 800f1b0:	d045      	beq.n	800f23e <__sflush_r+0xae>
 800f1b2:	2300      	movs	r3, #0
 800f1b4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800f1b8:	682f      	ldr	r7, [r5, #0]
 800f1ba:	6a21      	ldr	r1, [r4, #32]
 800f1bc:	602b      	str	r3, [r5, #0]
 800f1be:	d030      	beq.n	800f222 <__sflush_r+0x92>
 800f1c0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800f1c2:	89a3      	ldrh	r3, [r4, #12]
 800f1c4:	0759      	lsls	r1, r3, #29
 800f1c6:	d505      	bpl.n	800f1d4 <__sflush_r+0x44>
 800f1c8:	6863      	ldr	r3, [r4, #4]
 800f1ca:	1ad2      	subs	r2, r2, r3
 800f1cc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800f1ce:	b10b      	cbz	r3, 800f1d4 <__sflush_r+0x44>
 800f1d0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800f1d2:	1ad2      	subs	r2, r2, r3
 800f1d4:	2300      	movs	r3, #0
 800f1d6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800f1d8:	6a21      	ldr	r1, [r4, #32]
 800f1da:	4628      	mov	r0, r5
 800f1dc:	47b0      	blx	r6
 800f1de:	1c43      	adds	r3, r0, #1
 800f1e0:	89a3      	ldrh	r3, [r4, #12]
 800f1e2:	d106      	bne.n	800f1f2 <__sflush_r+0x62>
 800f1e4:	6829      	ldr	r1, [r5, #0]
 800f1e6:	291d      	cmp	r1, #29
 800f1e8:	d82b      	bhi.n	800f242 <__sflush_r+0xb2>
 800f1ea:	4a2a      	ldr	r2, [pc, #168]	@ (800f294 <__sflush_r+0x104>)
 800f1ec:	410a      	asrs	r2, r1
 800f1ee:	07d6      	lsls	r6, r2, #31
 800f1f0:	d427      	bmi.n	800f242 <__sflush_r+0xb2>
 800f1f2:	2200      	movs	r2, #0
 800f1f4:	6062      	str	r2, [r4, #4]
 800f1f6:	04d9      	lsls	r1, r3, #19
 800f1f8:	6922      	ldr	r2, [r4, #16]
 800f1fa:	6022      	str	r2, [r4, #0]
 800f1fc:	d504      	bpl.n	800f208 <__sflush_r+0x78>
 800f1fe:	1c42      	adds	r2, r0, #1
 800f200:	d101      	bne.n	800f206 <__sflush_r+0x76>
 800f202:	682b      	ldr	r3, [r5, #0]
 800f204:	b903      	cbnz	r3, 800f208 <__sflush_r+0x78>
 800f206:	6560      	str	r0, [r4, #84]	@ 0x54
 800f208:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f20a:	602f      	str	r7, [r5, #0]
 800f20c:	b1b9      	cbz	r1, 800f23e <__sflush_r+0xae>
 800f20e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f212:	4299      	cmp	r1, r3
 800f214:	d002      	beq.n	800f21c <__sflush_r+0x8c>
 800f216:	4628      	mov	r0, r5
 800f218:	f7ff fa96 	bl	800e748 <_free_r>
 800f21c:	2300      	movs	r3, #0
 800f21e:	6363      	str	r3, [r4, #52]	@ 0x34
 800f220:	e00d      	b.n	800f23e <__sflush_r+0xae>
 800f222:	2301      	movs	r3, #1
 800f224:	4628      	mov	r0, r5
 800f226:	47b0      	blx	r6
 800f228:	4602      	mov	r2, r0
 800f22a:	1c50      	adds	r0, r2, #1
 800f22c:	d1c9      	bne.n	800f1c2 <__sflush_r+0x32>
 800f22e:	682b      	ldr	r3, [r5, #0]
 800f230:	2b00      	cmp	r3, #0
 800f232:	d0c6      	beq.n	800f1c2 <__sflush_r+0x32>
 800f234:	2b1d      	cmp	r3, #29
 800f236:	d001      	beq.n	800f23c <__sflush_r+0xac>
 800f238:	2b16      	cmp	r3, #22
 800f23a:	d11e      	bne.n	800f27a <__sflush_r+0xea>
 800f23c:	602f      	str	r7, [r5, #0]
 800f23e:	2000      	movs	r0, #0
 800f240:	e022      	b.n	800f288 <__sflush_r+0xf8>
 800f242:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f246:	b21b      	sxth	r3, r3
 800f248:	e01b      	b.n	800f282 <__sflush_r+0xf2>
 800f24a:	690f      	ldr	r7, [r1, #16]
 800f24c:	2f00      	cmp	r7, #0
 800f24e:	d0f6      	beq.n	800f23e <__sflush_r+0xae>
 800f250:	0793      	lsls	r3, r2, #30
 800f252:	680e      	ldr	r6, [r1, #0]
 800f254:	bf08      	it	eq
 800f256:	694b      	ldreq	r3, [r1, #20]
 800f258:	600f      	str	r7, [r1, #0]
 800f25a:	bf18      	it	ne
 800f25c:	2300      	movne	r3, #0
 800f25e:	eba6 0807 	sub.w	r8, r6, r7
 800f262:	608b      	str	r3, [r1, #8]
 800f264:	f1b8 0f00 	cmp.w	r8, #0
 800f268:	dde9      	ble.n	800f23e <__sflush_r+0xae>
 800f26a:	6a21      	ldr	r1, [r4, #32]
 800f26c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800f26e:	4643      	mov	r3, r8
 800f270:	463a      	mov	r2, r7
 800f272:	4628      	mov	r0, r5
 800f274:	47b0      	blx	r6
 800f276:	2800      	cmp	r0, #0
 800f278:	dc08      	bgt.n	800f28c <__sflush_r+0xfc>
 800f27a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f27e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f282:	81a3      	strh	r3, [r4, #12]
 800f284:	f04f 30ff 	mov.w	r0, #4294967295
 800f288:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f28c:	4407      	add	r7, r0
 800f28e:	eba8 0800 	sub.w	r8, r8, r0
 800f292:	e7e7      	b.n	800f264 <__sflush_r+0xd4>
 800f294:	dfbffffe 	.word	0xdfbffffe

0800f298 <_fflush_r>:
 800f298:	b538      	push	{r3, r4, r5, lr}
 800f29a:	690b      	ldr	r3, [r1, #16]
 800f29c:	4605      	mov	r5, r0
 800f29e:	460c      	mov	r4, r1
 800f2a0:	b913      	cbnz	r3, 800f2a8 <_fflush_r+0x10>
 800f2a2:	2500      	movs	r5, #0
 800f2a4:	4628      	mov	r0, r5
 800f2a6:	bd38      	pop	{r3, r4, r5, pc}
 800f2a8:	b118      	cbz	r0, 800f2b2 <_fflush_r+0x1a>
 800f2aa:	6a03      	ldr	r3, [r0, #32]
 800f2ac:	b90b      	cbnz	r3, 800f2b2 <_fflush_r+0x1a>
 800f2ae:	f7fe f9f5 	bl	800d69c <__sinit>
 800f2b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f2b6:	2b00      	cmp	r3, #0
 800f2b8:	d0f3      	beq.n	800f2a2 <_fflush_r+0xa>
 800f2ba:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800f2bc:	07d0      	lsls	r0, r2, #31
 800f2be:	d404      	bmi.n	800f2ca <_fflush_r+0x32>
 800f2c0:	0599      	lsls	r1, r3, #22
 800f2c2:	d402      	bmi.n	800f2ca <_fflush_r+0x32>
 800f2c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f2c6:	f7fe fbc2 	bl	800da4e <__retarget_lock_acquire_recursive>
 800f2ca:	4628      	mov	r0, r5
 800f2cc:	4621      	mov	r1, r4
 800f2ce:	f7ff ff5f 	bl	800f190 <__sflush_r>
 800f2d2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800f2d4:	07da      	lsls	r2, r3, #31
 800f2d6:	4605      	mov	r5, r0
 800f2d8:	d4e4      	bmi.n	800f2a4 <_fflush_r+0xc>
 800f2da:	89a3      	ldrh	r3, [r4, #12]
 800f2dc:	059b      	lsls	r3, r3, #22
 800f2de:	d4e1      	bmi.n	800f2a4 <_fflush_r+0xc>
 800f2e0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800f2e2:	f7fe fbb5 	bl	800da50 <__retarget_lock_release_recursive>
 800f2e6:	e7dd      	b.n	800f2a4 <_fflush_r+0xc>

0800f2e8 <fiprintf>:
 800f2e8:	b40e      	push	{r1, r2, r3}
 800f2ea:	b503      	push	{r0, r1, lr}
 800f2ec:	4601      	mov	r1, r0
 800f2ee:	ab03      	add	r3, sp, #12
 800f2f0:	4805      	ldr	r0, [pc, #20]	@ (800f308 <fiprintf+0x20>)
 800f2f2:	f853 2b04 	ldr.w	r2, [r3], #4
 800f2f6:	6800      	ldr	r0, [r0, #0]
 800f2f8:	9301      	str	r3, [sp, #4]
 800f2fa:	f000 f89f 	bl	800f43c <_vfiprintf_r>
 800f2fe:	b002      	add	sp, #8
 800f300:	f85d eb04 	ldr.w	lr, [sp], #4
 800f304:	b003      	add	sp, #12
 800f306:	4770      	bx	lr
 800f308:	20000140 	.word	0x20000140

0800f30c <memmove>:
 800f30c:	4288      	cmp	r0, r1
 800f30e:	b510      	push	{r4, lr}
 800f310:	eb01 0402 	add.w	r4, r1, r2
 800f314:	d902      	bls.n	800f31c <memmove+0x10>
 800f316:	4284      	cmp	r4, r0
 800f318:	4623      	mov	r3, r4
 800f31a:	d807      	bhi.n	800f32c <memmove+0x20>
 800f31c:	1e43      	subs	r3, r0, #1
 800f31e:	42a1      	cmp	r1, r4
 800f320:	d008      	beq.n	800f334 <memmove+0x28>
 800f322:	f811 2b01 	ldrb.w	r2, [r1], #1
 800f326:	f803 2f01 	strb.w	r2, [r3, #1]!
 800f32a:	e7f8      	b.n	800f31e <memmove+0x12>
 800f32c:	4402      	add	r2, r0
 800f32e:	4601      	mov	r1, r0
 800f330:	428a      	cmp	r2, r1
 800f332:	d100      	bne.n	800f336 <memmove+0x2a>
 800f334:	bd10      	pop	{r4, pc}
 800f336:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f33a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800f33e:	e7f7      	b.n	800f330 <memmove+0x24>

0800f340 <abort>:
 800f340:	b508      	push	{r3, lr}
 800f342:	2006      	movs	r0, #6
 800f344:	f000 fa4e 	bl	800f7e4 <raise>
 800f348:	2001      	movs	r0, #1
 800f34a:	f7f2 fcf3 	bl	8001d34 <_exit>

0800f34e <__ascii_mbtowc>:
 800f34e:	b082      	sub	sp, #8
 800f350:	b901      	cbnz	r1, 800f354 <__ascii_mbtowc+0x6>
 800f352:	a901      	add	r1, sp, #4
 800f354:	b142      	cbz	r2, 800f368 <__ascii_mbtowc+0x1a>
 800f356:	b14b      	cbz	r3, 800f36c <__ascii_mbtowc+0x1e>
 800f358:	7813      	ldrb	r3, [r2, #0]
 800f35a:	600b      	str	r3, [r1, #0]
 800f35c:	7812      	ldrb	r2, [r2, #0]
 800f35e:	1e10      	subs	r0, r2, #0
 800f360:	bf18      	it	ne
 800f362:	2001      	movne	r0, #1
 800f364:	b002      	add	sp, #8
 800f366:	4770      	bx	lr
 800f368:	4610      	mov	r0, r2
 800f36a:	e7fb      	b.n	800f364 <__ascii_mbtowc+0x16>
 800f36c:	f06f 0001 	mvn.w	r0, #1
 800f370:	e7f8      	b.n	800f364 <__ascii_mbtowc+0x16>

0800f372 <_realloc_r>:
 800f372:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f376:	4680      	mov	r8, r0
 800f378:	4615      	mov	r5, r2
 800f37a:	460c      	mov	r4, r1
 800f37c:	b921      	cbnz	r1, 800f388 <_realloc_r+0x16>
 800f37e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f382:	4611      	mov	r1, r2
 800f384:	f7fd bb96 	b.w	800cab4 <_malloc_r>
 800f388:	b92a      	cbnz	r2, 800f396 <_realloc_r+0x24>
 800f38a:	f7ff f9dd 	bl	800e748 <_free_r>
 800f38e:	2400      	movs	r4, #0
 800f390:	4620      	mov	r0, r4
 800f392:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f396:	f000 fa41 	bl	800f81c <_malloc_usable_size_r>
 800f39a:	4285      	cmp	r5, r0
 800f39c:	4606      	mov	r6, r0
 800f39e:	d802      	bhi.n	800f3a6 <_realloc_r+0x34>
 800f3a0:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800f3a4:	d8f4      	bhi.n	800f390 <_realloc_r+0x1e>
 800f3a6:	4629      	mov	r1, r5
 800f3a8:	4640      	mov	r0, r8
 800f3aa:	f7fd fb83 	bl	800cab4 <_malloc_r>
 800f3ae:	4607      	mov	r7, r0
 800f3b0:	2800      	cmp	r0, #0
 800f3b2:	d0ec      	beq.n	800f38e <_realloc_r+0x1c>
 800f3b4:	42b5      	cmp	r5, r6
 800f3b6:	462a      	mov	r2, r5
 800f3b8:	4621      	mov	r1, r4
 800f3ba:	bf28      	it	cs
 800f3bc:	4632      	movcs	r2, r6
 800f3be:	f7fe fb48 	bl	800da52 <memcpy>
 800f3c2:	4621      	mov	r1, r4
 800f3c4:	4640      	mov	r0, r8
 800f3c6:	f7ff f9bf 	bl	800e748 <_free_r>
 800f3ca:	463c      	mov	r4, r7
 800f3cc:	e7e0      	b.n	800f390 <_realloc_r+0x1e>

0800f3ce <__ascii_wctomb>:
 800f3ce:	4603      	mov	r3, r0
 800f3d0:	4608      	mov	r0, r1
 800f3d2:	b141      	cbz	r1, 800f3e6 <__ascii_wctomb+0x18>
 800f3d4:	2aff      	cmp	r2, #255	@ 0xff
 800f3d6:	d904      	bls.n	800f3e2 <__ascii_wctomb+0x14>
 800f3d8:	228a      	movs	r2, #138	@ 0x8a
 800f3da:	601a      	str	r2, [r3, #0]
 800f3dc:	f04f 30ff 	mov.w	r0, #4294967295
 800f3e0:	4770      	bx	lr
 800f3e2:	700a      	strb	r2, [r1, #0]
 800f3e4:	2001      	movs	r0, #1
 800f3e6:	4770      	bx	lr

0800f3e8 <__sfputc_r>:
 800f3e8:	6893      	ldr	r3, [r2, #8]
 800f3ea:	3b01      	subs	r3, #1
 800f3ec:	2b00      	cmp	r3, #0
 800f3ee:	b410      	push	{r4}
 800f3f0:	6093      	str	r3, [r2, #8]
 800f3f2:	da08      	bge.n	800f406 <__sfputc_r+0x1e>
 800f3f4:	6994      	ldr	r4, [r2, #24]
 800f3f6:	42a3      	cmp	r3, r4
 800f3f8:	db01      	blt.n	800f3fe <__sfputc_r+0x16>
 800f3fa:	290a      	cmp	r1, #10
 800f3fc:	d103      	bne.n	800f406 <__sfputc_r+0x1e>
 800f3fe:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f402:	f000 b933 	b.w	800f66c <__swbuf_r>
 800f406:	6813      	ldr	r3, [r2, #0]
 800f408:	1c58      	adds	r0, r3, #1
 800f40a:	6010      	str	r0, [r2, #0]
 800f40c:	7019      	strb	r1, [r3, #0]
 800f40e:	4608      	mov	r0, r1
 800f410:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f414:	4770      	bx	lr

0800f416 <__sfputs_r>:
 800f416:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f418:	4606      	mov	r6, r0
 800f41a:	460f      	mov	r7, r1
 800f41c:	4614      	mov	r4, r2
 800f41e:	18d5      	adds	r5, r2, r3
 800f420:	42ac      	cmp	r4, r5
 800f422:	d101      	bne.n	800f428 <__sfputs_r+0x12>
 800f424:	2000      	movs	r0, #0
 800f426:	e007      	b.n	800f438 <__sfputs_r+0x22>
 800f428:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f42c:	463a      	mov	r2, r7
 800f42e:	4630      	mov	r0, r6
 800f430:	f7ff ffda 	bl	800f3e8 <__sfputc_r>
 800f434:	1c43      	adds	r3, r0, #1
 800f436:	d1f3      	bne.n	800f420 <__sfputs_r+0xa>
 800f438:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800f43c <_vfiprintf_r>:
 800f43c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f440:	460d      	mov	r5, r1
 800f442:	b09d      	sub	sp, #116	@ 0x74
 800f444:	4614      	mov	r4, r2
 800f446:	4698      	mov	r8, r3
 800f448:	4606      	mov	r6, r0
 800f44a:	b118      	cbz	r0, 800f454 <_vfiprintf_r+0x18>
 800f44c:	6a03      	ldr	r3, [r0, #32]
 800f44e:	b90b      	cbnz	r3, 800f454 <_vfiprintf_r+0x18>
 800f450:	f7fe f924 	bl	800d69c <__sinit>
 800f454:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f456:	07d9      	lsls	r1, r3, #31
 800f458:	d405      	bmi.n	800f466 <_vfiprintf_r+0x2a>
 800f45a:	89ab      	ldrh	r3, [r5, #12]
 800f45c:	059a      	lsls	r2, r3, #22
 800f45e:	d402      	bmi.n	800f466 <_vfiprintf_r+0x2a>
 800f460:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f462:	f7fe faf4 	bl	800da4e <__retarget_lock_acquire_recursive>
 800f466:	89ab      	ldrh	r3, [r5, #12]
 800f468:	071b      	lsls	r3, r3, #28
 800f46a:	d501      	bpl.n	800f470 <_vfiprintf_r+0x34>
 800f46c:	692b      	ldr	r3, [r5, #16]
 800f46e:	b99b      	cbnz	r3, 800f498 <_vfiprintf_r+0x5c>
 800f470:	4629      	mov	r1, r5
 800f472:	4630      	mov	r0, r6
 800f474:	f000 f938 	bl	800f6e8 <__swsetup_r>
 800f478:	b170      	cbz	r0, 800f498 <_vfiprintf_r+0x5c>
 800f47a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f47c:	07dc      	lsls	r4, r3, #31
 800f47e:	d504      	bpl.n	800f48a <_vfiprintf_r+0x4e>
 800f480:	f04f 30ff 	mov.w	r0, #4294967295
 800f484:	b01d      	add	sp, #116	@ 0x74
 800f486:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f48a:	89ab      	ldrh	r3, [r5, #12]
 800f48c:	0598      	lsls	r0, r3, #22
 800f48e:	d4f7      	bmi.n	800f480 <_vfiprintf_r+0x44>
 800f490:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f492:	f7fe fadd 	bl	800da50 <__retarget_lock_release_recursive>
 800f496:	e7f3      	b.n	800f480 <_vfiprintf_r+0x44>
 800f498:	2300      	movs	r3, #0
 800f49a:	9309      	str	r3, [sp, #36]	@ 0x24
 800f49c:	2320      	movs	r3, #32
 800f49e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800f4a2:	f8cd 800c 	str.w	r8, [sp, #12]
 800f4a6:	2330      	movs	r3, #48	@ 0x30
 800f4a8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800f658 <_vfiprintf_r+0x21c>
 800f4ac:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800f4b0:	f04f 0901 	mov.w	r9, #1
 800f4b4:	4623      	mov	r3, r4
 800f4b6:	469a      	mov	sl, r3
 800f4b8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f4bc:	b10a      	cbz	r2, 800f4c2 <_vfiprintf_r+0x86>
 800f4be:	2a25      	cmp	r2, #37	@ 0x25
 800f4c0:	d1f9      	bne.n	800f4b6 <_vfiprintf_r+0x7a>
 800f4c2:	ebba 0b04 	subs.w	fp, sl, r4
 800f4c6:	d00b      	beq.n	800f4e0 <_vfiprintf_r+0xa4>
 800f4c8:	465b      	mov	r3, fp
 800f4ca:	4622      	mov	r2, r4
 800f4cc:	4629      	mov	r1, r5
 800f4ce:	4630      	mov	r0, r6
 800f4d0:	f7ff ffa1 	bl	800f416 <__sfputs_r>
 800f4d4:	3001      	adds	r0, #1
 800f4d6:	f000 80a7 	beq.w	800f628 <_vfiprintf_r+0x1ec>
 800f4da:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f4dc:	445a      	add	r2, fp
 800f4de:	9209      	str	r2, [sp, #36]	@ 0x24
 800f4e0:	f89a 3000 	ldrb.w	r3, [sl]
 800f4e4:	2b00      	cmp	r3, #0
 800f4e6:	f000 809f 	beq.w	800f628 <_vfiprintf_r+0x1ec>
 800f4ea:	2300      	movs	r3, #0
 800f4ec:	f04f 32ff 	mov.w	r2, #4294967295
 800f4f0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f4f4:	f10a 0a01 	add.w	sl, sl, #1
 800f4f8:	9304      	str	r3, [sp, #16]
 800f4fa:	9307      	str	r3, [sp, #28]
 800f4fc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800f500:	931a      	str	r3, [sp, #104]	@ 0x68
 800f502:	4654      	mov	r4, sl
 800f504:	2205      	movs	r2, #5
 800f506:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f50a:	4853      	ldr	r0, [pc, #332]	@ (800f658 <_vfiprintf_r+0x21c>)
 800f50c:	f7f0 fe70 	bl	80001f0 <memchr>
 800f510:	9a04      	ldr	r2, [sp, #16]
 800f512:	b9d8      	cbnz	r0, 800f54c <_vfiprintf_r+0x110>
 800f514:	06d1      	lsls	r1, r2, #27
 800f516:	bf44      	itt	mi
 800f518:	2320      	movmi	r3, #32
 800f51a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f51e:	0713      	lsls	r3, r2, #28
 800f520:	bf44      	itt	mi
 800f522:	232b      	movmi	r3, #43	@ 0x2b
 800f524:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f528:	f89a 3000 	ldrb.w	r3, [sl]
 800f52c:	2b2a      	cmp	r3, #42	@ 0x2a
 800f52e:	d015      	beq.n	800f55c <_vfiprintf_r+0x120>
 800f530:	9a07      	ldr	r2, [sp, #28]
 800f532:	4654      	mov	r4, sl
 800f534:	2000      	movs	r0, #0
 800f536:	f04f 0c0a 	mov.w	ip, #10
 800f53a:	4621      	mov	r1, r4
 800f53c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f540:	3b30      	subs	r3, #48	@ 0x30
 800f542:	2b09      	cmp	r3, #9
 800f544:	d94b      	bls.n	800f5de <_vfiprintf_r+0x1a2>
 800f546:	b1b0      	cbz	r0, 800f576 <_vfiprintf_r+0x13a>
 800f548:	9207      	str	r2, [sp, #28]
 800f54a:	e014      	b.n	800f576 <_vfiprintf_r+0x13a>
 800f54c:	eba0 0308 	sub.w	r3, r0, r8
 800f550:	fa09 f303 	lsl.w	r3, r9, r3
 800f554:	4313      	orrs	r3, r2
 800f556:	9304      	str	r3, [sp, #16]
 800f558:	46a2      	mov	sl, r4
 800f55a:	e7d2      	b.n	800f502 <_vfiprintf_r+0xc6>
 800f55c:	9b03      	ldr	r3, [sp, #12]
 800f55e:	1d19      	adds	r1, r3, #4
 800f560:	681b      	ldr	r3, [r3, #0]
 800f562:	9103      	str	r1, [sp, #12]
 800f564:	2b00      	cmp	r3, #0
 800f566:	bfbb      	ittet	lt
 800f568:	425b      	neglt	r3, r3
 800f56a:	f042 0202 	orrlt.w	r2, r2, #2
 800f56e:	9307      	strge	r3, [sp, #28]
 800f570:	9307      	strlt	r3, [sp, #28]
 800f572:	bfb8      	it	lt
 800f574:	9204      	strlt	r2, [sp, #16]
 800f576:	7823      	ldrb	r3, [r4, #0]
 800f578:	2b2e      	cmp	r3, #46	@ 0x2e
 800f57a:	d10a      	bne.n	800f592 <_vfiprintf_r+0x156>
 800f57c:	7863      	ldrb	r3, [r4, #1]
 800f57e:	2b2a      	cmp	r3, #42	@ 0x2a
 800f580:	d132      	bne.n	800f5e8 <_vfiprintf_r+0x1ac>
 800f582:	9b03      	ldr	r3, [sp, #12]
 800f584:	1d1a      	adds	r2, r3, #4
 800f586:	681b      	ldr	r3, [r3, #0]
 800f588:	9203      	str	r2, [sp, #12]
 800f58a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800f58e:	3402      	adds	r4, #2
 800f590:	9305      	str	r3, [sp, #20]
 800f592:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800f668 <_vfiprintf_r+0x22c>
 800f596:	7821      	ldrb	r1, [r4, #0]
 800f598:	2203      	movs	r2, #3
 800f59a:	4650      	mov	r0, sl
 800f59c:	f7f0 fe28 	bl	80001f0 <memchr>
 800f5a0:	b138      	cbz	r0, 800f5b2 <_vfiprintf_r+0x176>
 800f5a2:	9b04      	ldr	r3, [sp, #16]
 800f5a4:	eba0 000a 	sub.w	r0, r0, sl
 800f5a8:	2240      	movs	r2, #64	@ 0x40
 800f5aa:	4082      	lsls	r2, r0
 800f5ac:	4313      	orrs	r3, r2
 800f5ae:	3401      	adds	r4, #1
 800f5b0:	9304      	str	r3, [sp, #16]
 800f5b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f5b6:	4829      	ldr	r0, [pc, #164]	@ (800f65c <_vfiprintf_r+0x220>)
 800f5b8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800f5bc:	2206      	movs	r2, #6
 800f5be:	f7f0 fe17 	bl	80001f0 <memchr>
 800f5c2:	2800      	cmp	r0, #0
 800f5c4:	d03f      	beq.n	800f646 <_vfiprintf_r+0x20a>
 800f5c6:	4b26      	ldr	r3, [pc, #152]	@ (800f660 <_vfiprintf_r+0x224>)
 800f5c8:	bb1b      	cbnz	r3, 800f612 <_vfiprintf_r+0x1d6>
 800f5ca:	9b03      	ldr	r3, [sp, #12]
 800f5cc:	3307      	adds	r3, #7
 800f5ce:	f023 0307 	bic.w	r3, r3, #7
 800f5d2:	3308      	adds	r3, #8
 800f5d4:	9303      	str	r3, [sp, #12]
 800f5d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f5d8:	443b      	add	r3, r7
 800f5da:	9309      	str	r3, [sp, #36]	@ 0x24
 800f5dc:	e76a      	b.n	800f4b4 <_vfiprintf_r+0x78>
 800f5de:	fb0c 3202 	mla	r2, ip, r2, r3
 800f5e2:	460c      	mov	r4, r1
 800f5e4:	2001      	movs	r0, #1
 800f5e6:	e7a8      	b.n	800f53a <_vfiprintf_r+0xfe>
 800f5e8:	2300      	movs	r3, #0
 800f5ea:	3401      	adds	r4, #1
 800f5ec:	9305      	str	r3, [sp, #20]
 800f5ee:	4619      	mov	r1, r3
 800f5f0:	f04f 0c0a 	mov.w	ip, #10
 800f5f4:	4620      	mov	r0, r4
 800f5f6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f5fa:	3a30      	subs	r2, #48	@ 0x30
 800f5fc:	2a09      	cmp	r2, #9
 800f5fe:	d903      	bls.n	800f608 <_vfiprintf_r+0x1cc>
 800f600:	2b00      	cmp	r3, #0
 800f602:	d0c6      	beq.n	800f592 <_vfiprintf_r+0x156>
 800f604:	9105      	str	r1, [sp, #20]
 800f606:	e7c4      	b.n	800f592 <_vfiprintf_r+0x156>
 800f608:	fb0c 2101 	mla	r1, ip, r1, r2
 800f60c:	4604      	mov	r4, r0
 800f60e:	2301      	movs	r3, #1
 800f610:	e7f0      	b.n	800f5f4 <_vfiprintf_r+0x1b8>
 800f612:	ab03      	add	r3, sp, #12
 800f614:	9300      	str	r3, [sp, #0]
 800f616:	462a      	mov	r2, r5
 800f618:	4b12      	ldr	r3, [pc, #72]	@ (800f664 <_vfiprintf_r+0x228>)
 800f61a:	a904      	add	r1, sp, #16
 800f61c:	4630      	mov	r0, r6
 800f61e:	f7fd fbf9 	bl	800ce14 <_printf_float>
 800f622:	4607      	mov	r7, r0
 800f624:	1c78      	adds	r0, r7, #1
 800f626:	d1d6      	bne.n	800f5d6 <_vfiprintf_r+0x19a>
 800f628:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f62a:	07d9      	lsls	r1, r3, #31
 800f62c:	d405      	bmi.n	800f63a <_vfiprintf_r+0x1fe>
 800f62e:	89ab      	ldrh	r3, [r5, #12]
 800f630:	059a      	lsls	r2, r3, #22
 800f632:	d402      	bmi.n	800f63a <_vfiprintf_r+0x1fe>
 800f634:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f636:	f7fe fa0b 	bl	800da50 <__retarget_lock_release_recursive>
 800f63a:	89ab      	ldrh	r3, [r5, #12]
 800f63c:	065b      	lsls	r3, r3, #25
 800f63e:	f53f af1f 	bmi.w	800f480 <_vfiprintf_r+0x44>
 800f642:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f644:	e71e      	b.n	800f484 <_vfiprintf_r+0x48>
 800f646:	ab03      	add	r3, sp, #12
 800f648:	9300      	str	r3, [sp, #0]
 800f64a:	462a      	mov	r2, r5
 800f64c:	4b05      	ldr	r3, [pc, #20]	@ (800f664 <_vfiprintf_r+0x228>)
 800f64e:	a904      	add	r1, sp, #16
 800f650:	4630      	mov	r0, r6
 800f652:	f7fd fe77 	bl	800d344 <_printf_i>
 800f656:	e7e4      	b.n	800f622 <_vfiprintf_r+0x1e6>
 800f658:	08010168 	.word	0x08010168
 800f65c:	08010172 	.word	0x08010172
 800f660:	0800ce15 	.word	0x0800ce15
 800f664:	0800f417 	.word	0x0800f417
 800f668:	0801016e 	.word	0x0801016e

0800f66c <__swbuf_r>:
 800f66c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f66e:	460e      	mov	r6, r1
 800f670:	4614      	mov	r4, r2
 800f672:	4605      	mov	r5, r0
 800f674:	b118      	cbz	r0, 800f67e <__swbuf_r+0x12>
 800f676:	6a03      	ldr	r3, [r0, #32]
 800f678:	b90b      	cbnz	r3, 800f67e <__swbuf_r+0x12>
 800f67a:	f7fe f80f 	bl	800d69c <__sinit>
 800f67e:	69a3      	ldr	r3, [r4, #24]
 800f680:	60a3      	str	r3, [r4, #8]
 800f682:	89a3      	ldrh	r3, [r4, #12]
 800f684:	071a      	lsls	r2, r3, #28
 800f686:	d501      	bpl.n	800f68c <__swbuf_r+0x20>
 800f688:	6923      	ldr	r3, [r4, #16]
 800f68a:	b943      	cbnz	r3, 800f69e <__swbuf_r+0x32>
 800f68c:	4621      	mov	r1, r4
 800f68e:	4628      	mov	r0, r5
 800f690:	f000 f82a 	bl	800f6e8 <__swsetup_r>
 800f694:	b118      	cbz	r0, 800f69e <__swbuf_r+0x32>
 800f696:	f04f 37ff 	mov.w	r7, #4294967295
 800f69a:	4638      	mov	r0, r7
 800f69c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f69e:	6823      	ldr	r3, [r4, #0]
 800f6a0:	6922      	ldr	r2, [r4, #16]
 800f6a2:	1a98      	subs	r0, r3, r2
 800f6a4:	6963      	ldr	r3, [r4, #20]
 800f6a6:	b2f6      	uxtb	r6, r6
 800f6a8:	4283      	cmp	r3, r0
 800f6aa:	4637      	mov	r7, r6
 800f6ac:	dc05      	bgt.n	800f6ba <__swbuf_r+0x4e>
 800f6ae:	4621      	mov	r1, r4
 800f6b0:	4628      	mov	r0, r5
 800f6b2:	f7ff fdf1 	bl	800f298 <_fflush_r>
 800f6b6:	2800      	cmp	r0, #0
 800f6b8:	d1ed      	bne.n	800f696 <__swbuf_r+0x2a>
 800f6ba:	68a3      	ldr	r3, [r4, #8]
 800f6bc:	3b01      	subs	r3, #1
 800f6be:	60a3      	str	r3, [r4, #8]
 800f6c0:	6823      	ldr	r3, [r4, #0]
 800f6c2:	1c5a      	adds	r2, r3, #1
 800f6c4:	6022      	str	r2, [r4, #0]
 800f6c6:	701e      	strb	r6, [r3, #0]
 800f6c8:	6962      	ldr	r2, [r4, #20]
 800f6ca:	1c43      	adds	r3, r0, #1
 800f6cc:	429a      	cmp	r2, r3
 800f6ce:	d004      	beq.n	800f6da <__swbuf_r+0x6e>
 800f6d0:	89a3      	ldrh	r3, [r4, #12]
 800f6d2:	07db      	lsls	r3, r3, #31
 800f6d4:	d5e1      	bpl.n	800f69a <__swbuf_r+0x2e>
 800f6d6:	2e0a      	cmp	r6, #10
 800f6d8:	d1df      	bne.n	800f69a <__swbuf_r+0x2e>
 800f6da:	4621      	mov	r1, r4
 800f6dc:	4628      	mov	r0, r5
 800f6de:	f7ff fddb 	bl	800f298 <_fflush_r>
 800f6e2:	2800      	cmp	r0, #0
 800f6e4:	d0d9      	beq.n	800f69a <__swbuf_r+0x2e>
 800f6e6:	e7d6      	b.n	800f696 <__swbuf_r+0x2a>

0800f6e8 <__swsetup_r>:
 800f6e8:	b538      	push	{r3, r4, r5, lr}
 800f6ea:	4b29      	ldr	r3, [pc, #164]	@ (800f790 <__swsetup_r+0xa8>)
 800f6ec:	4605      	mov	r5, r0
 800f6ee:	6818      	ldr	r0, [r3, #0]
 800f6f0:	460c      	mov	r4, r1
 800f6f2:	b118      	cbz	r0, 800f6fc <__swsetup_r+0x14>
 800f6f4:	6a03      	ldr	r3, [r0, #32]
 800f6f6:	b90b      	cbnz	r3, 800f6fc <__swsetup_r+0x14>
 800f6f8:	f7fd ffd0 	bl	800d69c <__sinit>
 800f6fc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f700:	0719      	lsls	r1, r3, #28
 800f702:	d422      	bmi.n	800f74a <__swsetup_r+0x62>
 800f704:	06da      	lsls	r2, r3, #27
 800f706:	d407      	bmi.n	800f718 <__swsetup_r+0x30>
 800f708:	2209      	movs	r2, #9
 800f70a:	602a      	str	r2, [r5, #0]
 800f70c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f710:	81a3      	strh	r3, [r4, #12]
 800f712:	f04f 30ff 	mov.w	r0, #4294967295
 800f716:	e033      	b.n	800f780 <__swsetup_r+0x98>
 800f718:	0758      	lsls	r0, r3, #29
 800f71a:	d512      	bpl.n	800f742 <__swsetup_r+0x5a>
 800f71c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f71e:	b141      	cbz	r1, 800f732 <__swsetup_r+0x4a>
 800f720:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f724:	4299      	cmp	r1, r3
 800f726:	d002      	beq.n	800f72e <__swsetup_r+0x46>
 800f728:	4628      	mov	r0, r5
 800f72a:	f7ff f80d 	bl	800e748 <_free_r>
 800f72e:	2300      	movs	r3, #0
 800f730:	6363      	str	r3, [r4, #52]	@ 0x34
 800f732:	89a3      	ldrh	r3, [r4, #12]
 800f734:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800f738:	81a3      	strh	r3, [r4, #12]
 800f73a:	2300      	movs	r3, #0
 800f73c:	6063      	str	r3, [r4, #4]
 800f73e:	6923      	ldr	r3, [r4, #16]
 800f740:	6023      	str	r3, [r4, #0]
 800f742:	89a3      	ldrh	r3, [r4, #12]
 800f744:	f043 0308 	orr.w	r3, r3, #8
 800f748:	81a3      	strh	r3, [r4, #12]
 800f74a:	6923      	ldr	r3, [r4, #16]
 800f74c:	b94b      	cbnz	r3, 800f762 <__swsetup_r+0x7a>
 800f74e:	89a3      	ldrh	r3, [r4, #12]
 800f750:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800f754:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f758:	d003      	beq.n	800f762 <__swsetup_r+0x7a>
 800f75a:	4621      	mov	r1, r4
 800f75c:	4628      	mov	r0, r5
 800f75e:	f000 f88b 	bl	800f878 <__smakebuf_r>
 800f762:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f766:	f013 0201 	ands.w	r2, r3, #1
 800f76a:	d00a      	beq.n	800f782 <__swsetup_r+0x9a>
 800f76c:	2200      	movs	r2, #0
 800f76e:	60a2      	str	r2, [r4, #8]
 800f770:	6962      	ldr	r2, [r4, #20]
 800f772:	4252      	negs	r2, r2
 800f774:	61a2      	str	r2, [r4, #24]
 800f776:	6922      	ldr	r2, [r4, #16]
 800f778:	b942      	cbnz	r2, 800f78c <__swsetup_r+0xa4>
 800f77a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800f77e:	d1c5      	bne.n	800f70c <__swsetup_r+0x24>
 800f780:	bd38      	pop	{r3, r4, r5, pc}
 800f782:	0799      	lsls	r1, r3, #30
 800f784:	bf58      	it	pl
 800f786:	6962      	ldrpl	r2, [r4, #20]
 800f788:	60a2      	str	r2, [r4, #8]
 800f78a:	e7f4      	b.n	800f776 <__swsetup_r+0x8e>
 800f78c:	2000      	movs	r0, #0
 800f78e:	e7f7      	b.n	800f780 <__swsetup_r+0x98>
 800f790:	20000140 	.word	0x20000140

0800f794 <_raise_r>:
 800f794:	291f      	cmp	r1, #31
 800f796:	b538      	push	{r3, r4, r5, lr}
 800f798:	4605      	mov	r5, r0
 800f79a:	460c      	mov	r4, r1
 800f79c:	d904      	bls.n	800f7a8 <_raise_r+0x14>
 800f79e:	2316      	movs	r3, #22
 800f7a0:	6003      	str	r3, [r0, #0]
 800f7a2:	f04f 30ff 	mov.w	r0, #4294967295
 800f7a6:	bd38      	pop	{r3, r4, r5, pc}
 800f7a8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800f7aa:	b112      	cbz	r2, 800f7b2 <_raise_r+0x1e>
 800f7ac:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f7b0:	b94b      	cbnz	r3, 800f7c6 <_raise_r+0x32>
 800f7b2:	4628      	mov	r0, r5
 800f7b4:	f000 f830 	bl	800f818 <_getpid_r>
 800f7b8:	4622      	mov	r2, r4
 800f7ba:	4601      	mov	r1, r0
 800f7bc:	4628      	mov	r0, r5
 800f7be:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f7c2:	f000 b817 	b.w	800f7f4 <_kill_r>
 800f7c6:	2b01      	cmp	r3, #1
 800f7c8:	d00a      	beq.n	800f7e0 <_raise_r+0x4c>
 800f7ca:	1c59      	adds	r1, r3, #1
 800f7cc:	d103      	bne.n	800f7d6 <_raise_r+0x42>
 800f7ce:	2316      	movs	r3, #22
 800f7d0:	6003      	str	r3, [r0, #0]
 800f7d2:	2001      	movs	r0, #1
 800f7d4:	e7e7      	b.n	800f7a6 <_raise_r+0x12>
 800f7d6:	2100      	movs	r1, #0
 800f7d8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800f7dc:	4620      	mov	r0, r4
 800f7de:	4798      	blx	r3
 800f7e0:	2000      	movs	r0, #0
 800f7e2:	e7e0      	b.n	800f7a6 <_raise_r+0x12>

0800f7e4 <raise>:
 800f7e4:	4b02      	ldr	r3, [pc, #8]	@ (800f7f0 <raise+0xc>)
 800f7e6:	4601      	mov	r1, r0
 800f7e8:	6818      	ldr	r0, [r3, #0]
 800f7ea:	f7ff bfd3 	b.w	800f794 <_raise_r>
 800f7ee:	bf00      	nop
 800f7f0:	20000140 	.word	0x20000140

0800f7f4 <_kill_r>:
 800f7f4:	b538      	push	{r3, r4, r5, lr}
 800f7f6:	4d07      	ldr	r5, [pc, #28]	@ (800f814 <_kill_r+0x20>)
 800f7f8:	2300      	movs	r3, #0
 800f7fa:	4604      	mov	r4, r0
 800f7fc:	4608      	mov	r0, r1
 800f7fe:	4611      	mov	r1, r2
 800f800:	602b      	str	r3, [r5, #0]
 800f802:	f7f2 fa87 	bl	8001d14 <_kill>
 800f806:	1c43      	adds	r3, r0, #1
 800f808:	d102      	bne.n	800f810 <_kill_r+0x1c>
 800f80a:	682b      	ldr	r3, [r5, #0]
 800f80c:	b103      	cbz	r3, 800f810 <_kill_r+0x1c>
 800f80e:	6023      	str	r3, [r4, #0]
 800f810:	bd38      	pop	{r3, r4, r5, pc}
 800f812:	bf00      	nop
 800f814:	20003588 	.word	0x20003588

0800f818 <_getpid_r>:
 800f818:	f7f2 ba74 	b.w	8001d04 <_getpid>

0800f81c <_malloc_usable_size_r>:
 800f81c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f820:	1f18      	subs	r0, r3, #4
 800f822:	2b00      	cmp	r3, #0
 800f824:	bfbc      	itt	lt
 800f826:	580b      	ldrlt	r3, [r1, r0]
 800f828:	18c0      	addlt	r0, r0, r3
 800f82a:	4770      	bx	lr

0800f82c <__swhatbuf_r>:
 800f82c:	b570      	push	{r4, r5, r6, lr}
 800f82e:	460c      	mov	r4, r1
 800f830:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f834:	2900      	cmp	r1, #0
 800f836:	b096      	sub	sp, #88	@ 0x58
 800f838:	4615      	mov	r5, r2
 800f83a:	461e      	mov	r6, r3
 800f83c:	da0d      	bge.n	800f85a <__swhatbuf_r+0x2e>
 800f83e:	89a3      	ldrh	r3, [r4, #12]
 800f840:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800f844:	f04f 0100 	mov.w	r1, #0
 800f848:	bf14      	ite	ne
 800f84a:	2340      	movne	r3, #64	@ 0x40
 800f84c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800f850:	2000      	movs	r0, #0
 800f852:	6031      	str	r1, [r6, #0]
 800f854:	602b      	str	r3, [r5, #0]
 800f856:	b016      	add	sp, #88	@ 0x58
 800f858:	bd70      	pop	{r4, r5, r6, pc}
 800f85a:	466a      	mov	r2, sp
 800f85c:	f000 f848 	bl	800f8f0 <_fstat_r>
 800f860:	2800      	cmp	r0, #0
 800f862:	dbec      	blt.n	800f83e <__swhatbuf_r+0x12>
 800f864:	9901      	ldr	r1, [sp, #4]
 800f866:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800f86a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800f86e:	4259      	negs	r1, r3
 800f870:	4159      	adcs	r1, r3
 800f872:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800f876:	e7eb      	b.n	800f850 <__swhatbuf_r+0x24>

0800f878 <__smakebuf_r>:
 800f878:	898b      	ldrh	r3, [r1, #12]
 800f87a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800f87c:	079d      	lsls	r5, r3, #30
 800f87e:	4606      	mov	r6, r0
 800f880:	460c      	mov	r4, r1
 800f882:	d507      	bpl.n	800f894 <__smakebuf_r+0x1c>
 800f884:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800f888:	6023      	str	r3, [r4, #0]
 800f88a:	6123      	str	r3, [r4, #16]
 800f88c:	2301      	movs	r3, #1
 800f88e:	6163      	str	r3, [r4, #20]
 800f890:	b003      	add	sp, #12
 800f892:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800f894:	ab01      	add	r3, sp, #4
 800f896:	466a      	mov	r2, sp
 800f898:	f7ff ffc8 	bl	800f82c <__swhatbuf_r>
 800f89c:	9f00      	ldr	r7, [sp, #0]
 800f89e:	4605      	mov	r5, r0
 800f8a0:	4639      	mov	r1, r7
 800f8a2:	4630      	mov	r0, r6
 800f8a4:	f7fd f906 	bl	800cab4 <_malloc_r>
 800f8a8:	b948      	cbnz	r0, 800f8be <__smakebuf_r+0x46>
 800f8aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f8ae:	059a      	lsls	r2, r3, #22
 800f8b0:	d4ee      	bmi.n	800f890 <__smakebuf_r+0x18>
 800f8b2:	f023 0303 	bic.w	r3, r3, #3
 800f8b6:	f043 0302 	orr.w	r3, r3, #2
 800f8ba:	81a3      	strh	r3, [r4, #12]
 800f8bc:	e7e2      	b.n	800f884 <__smakebuf_r+0xc>
 800f8be:	89a3      	ldrh	r3, [r4, #12]
 800f8c0:	6020      	str	r0, [r4, #0]
 800f8c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f8c6:	81a3      	strh	r3, [r4, #12]
 800f8c8:	9b01      	ldr	r3, [sp, #4]
 800f8ca:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800f8ce:	b15b      	cbz	r3, 800f8e8 <__smakebuf_r+0x70>
 800f8d0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f8d4:	4630      	mov	r0, r6
 800f8d6:	f000 f81d 	bl	800f914 <_isatty_r>
 800f8da:	b128      	cbz	r0, 800f8e8 <__smakebuf_r+0x70>
 800f8dc:	89a3      	ldrh	r3, [r4, #12]
 800f8de:	f023 0303 	bic.w	r3, r3, #3
 800f8e2:	f043 0301 	orr.w	r3, r3, #1
 800f8e6:	81a3      	strh	r3, [r4, #12]
 800f8e8:	89a3      	ldrh	r3, [r4, #12]
 800f8ea:	431d      	orrs	r5, r3
 800f8ec:	81a5      	strh	r5, [r4, #12]
 800f8ee:	e7cf      	b.n	800f890 <__smakebuf_r+0x18>

0800f8f0 <_fstat_r>:
 800f8f0:	b538      	push	{r3, r4, r5, lr}
 800f8f2:	4d07      	ldr	r5, [pc, #28]	@ (800f910 <_fstat_r+0x20>)
 800f8f4:	2300      	movs	r3, #0
 800f8f6:	4604      	mov	r4, r0
 800f8f8:	4608      	mov	r0, r1
 800f8fa:	4611      	mov	r1, r2
 800f8fc:	602b      	str	r3, [r5, #0]
 800f8fe:	f7f2 fa69 	bl	8001dd4 <_fstat>
 800f902:	1c43      	adds	r3, r0, #1
 800f904:	d102      	bne.n	800f90c <_fstat_r+0x1c>
 800f906:	682b      	ldr	r3, [r5, #0]
 800f908:	b103      	cbz	r3, 800f90c <_fstat_r+0x1c>
 800f90a:	6023      	str	r3, [r4, #0]
 800f90c:	bd38      	pop	{r3, r4, r5, pc}
 800f90e:	bf00      	nop
 800f910:	20003588 	.word	0x20003588

0800f914 <_isatty_r>:
 800f914:	b538      	push	{r3, r4, r5, lr}
 800f916:	4d06      	ldr	r5, [pc, #24]	@ (800f930 <_isatty_r+0x1c>)
 800f918:	2300      	movs	r3, #0
 800f91a:	4604      	mov	r4, r0
 800f91c:	4608      	mov	r0, r1
 800f91e:	602b      	str	r3, [r5, #0]
 800f920:	f7f2 fa68 	bl	8001df4 <_isatty>
 800f924:	1c43      	adds	r3, r0, #1
 800f926:	d102      	bne.n	800f92e <_isatty_r+0x1a>
 800f928:	682b      	ldr	r3, [r5, #0]
 800f92a:	b103      	cbz	r3, 800f92e <_isatty_r+0x1a>
 800f92c:	6023      	str	r3, [r4, #0]
 800f92e:	bd38      	pop	{r3, r4, r5, pc}
 800f930:	20003588 	.word	0x20003588

0800f934 <_init>:
 800f934:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f936:	bf00      	nop
 800f938:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f93a:	bc08      	pop	{r3}
 800f93c:	469e      	mov	lr, r3
 800f93e:	4770      	bx	lr

0800f940 <_fini>:
 800f940:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f942:	bf00      	nop
 800f944:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f946:	bc08      	pop	{r3}
 800f948:	469e      	mov	lr, r3
 800f94a:	4770      	bx	lr
