Analysis & Synthesis report for pdm_to_pcm
Tue Dec  3 16:19:40 2019
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Protected by Synthesis
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component
 16. Source assignments for fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated
 17. Source assignments for fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p
 18. Source assignments for fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p
 19. Source assignments for fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|altsyncram_ji51:fifo_ram
 20. Source assignments for fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp
 21. Source assignments for fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6
 22. Source assignments for fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp
 23. Source assignments for fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9
 24. Source assignments for fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component
 25. Source assignments for fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated
 26. Source assignments for fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p
 27. Source assignments for fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p
 28. Source assignments for fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|altsyncram_ji51:fifo_ram
 29. Source assignments for fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp
 30. Source assignments for fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6
 31. Source assignments for fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp
 32. Source assignments for fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9
 33. Source assignments for fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component
 34. Source assignments for fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated
 35. Source assignments for fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p
 36. Source assignments for fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p
 37. Source assignments for fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|altsyncram_ji51:fifo_ram
 38. Source assignments for fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp
 39. Source assignments for fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6
 40. Source assignments for fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp
 41. Source assignments for fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9
 42. Source assignments for fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component
 43. Source assignments for fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated
 44. Source assignments for fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p
 45. Source assignments for fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p
 46. Source assignments for fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|altsyncram_ji51:fifo_ram
 47. Source assignments for fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp
 48. Source assignments for fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6
 49. Source assignments for fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp
 50. Source assignments for fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9
 51. Source assignments for fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component
 52. Source assignments for fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated
 53. Source assignments for fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p
 54. Source assignments for fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p
 55. Source assignments for fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|altsyncram_ji51:fifo_ram
 56. Source assignments for fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp
 57. Source assignments for fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6
 58. Source assignments for fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp
 59. Source assignments for fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9
 60. Source assignments for fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component
 61. Source assignments for fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated
 62. Source assignments for fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p
 63. Source assignments for fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p
 64. Source assignments for fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|altsyncram_ji51:fifo_ram
 65. Source assignments for fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp
 66. Source assignments for fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6
 67. Source assignments for fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp
 68. Source assignments for fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9
 69. Source assignments for fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component
 70. Source assignments for fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated
 71. Source assignments for fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p
 72. Source assignments for fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p
 73. Source assignments for fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|altsyncram_ji51:fifo_ram
 74. Source assignments for fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp
 75. Source assignments for fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6
 76. Source assignments for fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp
 77. Source assignments for fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9
 78. Source assignments for fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component
 79. Source assignments for fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated
 80. Source assignments for fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p
 81. Source assignments for fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p
 82. Source assignments for fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|altsyncram_ji51:fifo_ram
 83. Source assignments for fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp
 84. Source assignments for fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6
 85. Source assignments for fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp
 86. Source assignments for fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9
 87. Source assignments for fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component
 88. Source assignments for fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated
 89. Source assignments for fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p
 90. Source assignments for fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p
 91. Source assignments for fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|altsyncram_ji51:fifo_ram
 92. Source assignments for fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp
 93. Source assignments for fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6
 94. Source assignments for fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp
 95. Source assignments for fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9
 96. Parameter Settings for User Entity Instance: Top-level Entity: |pdm_to_pcm
 97. Parameter Settings for User Entity Instance: fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component
 98. Parameter Settings for User Entity Instance: fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component
 99. Parameter Settings for User Entity Instance: fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component
100. Parameter Settings for User Entity Instance: fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component
101. Parameter Settings for User Entity Instance: fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component
102. Parameter Settings for User Entity Instance: fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component
103. Parameter Settings for User Entity Instance: fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component
104. Parameter Settings for User Entity Instance: fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component
105. Parameter Settings for User Entity Instance: fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component
106. Parameter Settings for User Entity Instance: cic_d:cic_filter
107. Parameter Settings for User Entity Instance: cic_d:cic_filter|integrator:int_stage[0].int_inst
108. Parameter Settings for User Entity Instance: cic_d:cic_filter|integrator:int_stage[1].int_inst
109. Parameter Settings for User Entity Instance: cic_d:cic_filter|downsampler:u1
110. Parameter Settings for User Entity Instance: cic_d:cic_filter|comb:comb_stage[0].comb_inst
111. Parameter Settings for User Entity Instance: cic_d:cic_filter|comb:comb_stage[1].comb_inst
112. dcfifo Parameter Settings by Entity Instance
113. Port Connectivity Checks: "spi_slave:spislv"
114. Port Connectivity Checks: "cic_d:cic_filter|downsampler:u1"
115. Port Connectivity Checks: "cic_d:cic_filter"
116. Post-Synthesis Netlist Statistics for Top Partition
117. Elapsed Time Per Partition
118. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Dec  3 16:19:40 2019       ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                      ; pdm_to_pcm                                  ;
; Top-level Entity Name              ; pdm_to_pcm                                  ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 1,354                                       ;
;     Total combinational functions  ; 770                                         ;
;     Dedicated logic registers      ; 1,011                                       ;
; Total registers                    ; 1011                                        ;
; Total pins                         ; 16                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 34,560                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M08SAE144C8G     ;                    ;
; Top-level entity name                                            ; pdm_to_pcm         ; pdm_to_pcm         ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Intel FPGA IP Evaluation Mode                                    ; Disable            ; Enable             ;
; Verilog Show LMF Mapping Messages                                ; Off                ;                    ;
; Verilog Version                                                  ; SystemVerilog_2005 ; Verilog_2001       ;
; Type of Retiming Performed During Resynthesis                    ; Full               ;                    ;
; Resynthesis Optimization Effort                                  ; Normal             ;                    ;
; Physical Synthesis Level for Resynthesis                         ; Normal             ;                    ;
; Use Generated Physical Constraints File                          ; On                 ;                    ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                            ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                        ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------+---------+
; cic_core/integrator.sv           ; yes             ; User SystemVerilog HDL File  ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/cic_core/integrator.sv     ;         ;
; cic_core/downsampler.sv          ; yes             ; User SystemVerilog HDL File  ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/cic_core/downsampler.sv    ;         ;
; cic_core/comb.sv                 ; yes             ; User SystemVerilog HDL File  ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/cic_core/comb.sv           ;         ;
; cic_core/cic_package.sv          ; yes             ; User SystemVerilog HDL File  ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/cic_core/cic_package.sv    ;         ;
; cic_core/cic_d.sv                ; yes             ; User SystemVerilog HDL File  ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/cic_core/cic_d.sv          ;         ;
; pdm_to_pcm.v                     ; yes             ; User Verilog HDL File        ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v               ;         ;
; spi_slave.v                      ; yes             ; User Verilog HDL File        ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/spi_slave.v                ;         ;
; fifo2.v                          ; yes             ; User Wizard-Generated File   ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/fifo2.v                    ;         ;
; dcfifo.tdf                       ; yes             ; Megafunction                 ; /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/dcfifo.tdf          ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_counter.inc     ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.inc     ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altdpram.inc        ;         ;
; a_graycounter.inc                ; yes             ; Megafunction                 ; /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/a_graycounter.inc   ;         ;
; a_fefifo.inc                     ; yes             ; Megafunction                 ; /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/a_fefifo.inc        ;         ;
; a_gray2bin.inc                   ; yes             ; Megafunction                 ; /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/a_gray2bin.inc      ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/dffpipe.inc         ;         ;
; alt_sync_fifo.inc                ; yes             ; Megafunction                 ; /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/alt_sync_fifo.inc   ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/lpm_compare.inc     ;         ;
; altsyncram_fifo.inc              ; yes             ; Megafunction                 ; /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altsyncram_fifo.inc ;         ;
; aglobal191.inc                   ; yes             ; Megafunction                 ; /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/aglobal191.inc      ;         ;
; db/dcfifo_cvi1.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dcfifo_cvi1.tdf         ;         ;
; db/a_graycounter_h26.tdf         ; yes             ; Auto-Generated Megafunction  ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_graycounter_h26.tdf   ;         ;
; db/a_graycounter_dgb.tdf         ; yes             ; Auto-Generated Megafunction  ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_graycounter_dgb.tdf   ;         ;
; db/altsyncram_ji51.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_ji51.tdf     ;         ;
; db/alt_synch_pipe_r9l.tdf        ; yes             ; Auto-Generated Megafunction  ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/alt_synch_pipe_r9l.tdf  ;         ;
; db/dffpipe_cv8.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dffpipe_cv8.tdf         ;         ;
; db/alt_synch_pipe_s9l.tdf        ; yes             ; Auto-Generated Megafunction  ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/alt_synch_pipe_s9l.tdf  ;         ;
; db/dffpipe_dv8.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dffpipe_dv8.tdf         ;         ;
; db/cmpr_5h5.tdf                  ; yes             ; Auto-Generated Megafunction  ; /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/cmpr_5h5.tdf            ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary              ;
+---------------------------------------------+------------+
; Resource                                    ; Usage      ;
+---------------------------------------------+------------+
; Estimated Total logic elements              ; 1,354      ;
;                                             ;            ;
; Total combinational functions               ; 770        ;
; Logic element usage by number of LUT inputs ;            ;
;     -- 4 input functions                    ; 442        ;
;     -- 3 input functions                    ; 151        ;
;     -- <=2 input functions                  ; 177        ;
;                                             ;            ;
; Logic elements by mode                      ;            ;
;     -- normal mode                          ; 702        ;
;     -- arithmetic mode                      ; 68         ;
;                                             ;            ;
; Total registers                             ; 1011       ;
;     -- Dedicated logic registers            ; 1011       ;
;     -- I/O registers                        ; 0          ;
;                                             ;            ;
; I/O pins                                    ; 16         ;
; Total memory bits                           ; 34560      ;
;                                             ;            ;
; Embedded Multiplier 9-bit elements          ; 0          ;
;                                             ;            ;
; Maximum fan-out node                        ; fifo_wrclk ;
; Maximum fan-out                             ; 577        ;
; Total fan-out                               ; 7951       ;
; Average fan-out                             ; 4.08       ;
+---------------------------------------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                       ; Entity Name        ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; |pdm_to_pcm                               ; 770 (144)           ; 1011 (64)                 ; 34560       ; 0          ; 0            ; 0       ; 0         ; 16   ; 0            ; 0          ; |pdm_to_pcm                                                                                                                               ; pdm_to_pcm         ; work         ;
;    |cic_d:cic_filter|                     ; 119 (0)             ; 115 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|cic_d:cic_filter                                                                                                              ; cic_d              ; work         ;
;       |comb:comb_stage[0].comb_inst|      ; 31 (31)             ; 30 (30)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|cic_d:cic_filter|comb:comb_stage[0].comb_inst                                                                                 ; comb               ; work         ;
;       |comb:comb_stage[1].comb_inst|      ; 30 (30)             ; 30 (30)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|cic_d:cic_filter|comb:comb_stage[1].comb_inst                                                                                 ; comb               ; work         ;
;       |downsampler:u1|                    ; 26 (26)             ; 23 (23)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|cic_d:cic_filter|downsampler:u1                                                                                               ; downsampler        ; work         ;
;       |integrator:int_stage[0].int_inst|  ; 16 (16)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|cic_d:cic_filter|integrator:int_stage[0].int_inst                                                                             ; integrator         ; work         ;
;       |integrator:int_stage[1].int_inst|  ; 16 (16)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|cic_d:cic_filter|integrator:int_stage[1].int_inst                                                                             ; integrator         ; work         ;
;    |fifo2:module_gen[0].fifo_i|           ; 52 (0)              ; 89 (0)                    ; 3840        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[0].fifo_i                                                                                                    ; fifo2              ; work         ;
;       |dcfifo:dcfifo_component|           ; 52 (0)              ; 89 (0)                    ; 3840        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component                                                                            ; dcfifo             ; work         ;
;          |dcfifo_cvi1:auto_generated|     ; 52 (6)              ; 89 (27)                   ; 3840        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated                                                 ; dcfifo_cvi1        ; work         ;
;             |a_graycounter_dgb:wrptr_g1p| ; 17 (17)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p                     ; a_graycounter_dgb  ; work         ;
;             |a_graycounter_h26:rdptr_g1p| ; 17 (17)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p                     ; a_graycounter_h26  ; work         ;
;             |alt_synch_pipe_r9l:rs_dgwp|  ; 0 (0)               ; 18 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp                      ; alt_synch_pipe_r9l ; work         ;
;                |dffpipe_cv8:dffpipe6|     ; 0 (0)               ; 18 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6 ; dffpipe_cv8        ; work         ;
;             |alt_synch_pipe_s9l:ws_dgrp|  ; 0 (0)               ; 18 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp                      ; alt_synch_pipe_s9l ; work         ;
;                |dffpipe_dv8:dffpipe9|     ; 0 (0)               ; 18 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9 ; dffpipe_dv8        ; work         ;
;             |altsyncram_ji51:fifo_ram|    ; 0 (0)               ; 0 (0)                     ; 3840        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|altsyncram_ji51:fifo_ram                        ; altsyncram_ji51    ; work         ;
;             |cmpr_5h5:rdempty_eq_comp|    ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|cmpr_5h5:rdempty_eq_comp                        ; cmpr_5h5           ; work         ;
;             |cmpr_5h5:wrfull_eq_comp|     ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|cmpr_5h5:wrfull_eq_comp                         ; cmpr_5h5           ; work         ;
;    |fifo2:module_gen[1].fifo_i|           ; 52 (0)              ; 89 (0)                    ; 3840        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[1].fifo_i                                                                                                    ; fifo2              ; work         ;
;       |dcfifo:dcfifo_component|           ; 52 (0)              ; 89 (0)                    ; 3840        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component                                                                            ; dcfifo             ; work         ;
;          |dcfifo_cvi1:auto_generated|     ; 52 (6)              ; 89 (27)                   ; 3840        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated                                                 ; dcfifo_cvi1        ; work         ;
;             |a_graycounter_dgb:wrptr_g1p| ; 17 (17)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p                     ; a_graycounter_dgb  ; work         ;
;             |a_graycounter_h26:rdptr_g1p| ; 17 (17)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p                     ; a_graycounter_h26  ; work         ;
;             |alt_synch_pipe_r9l:rs_dgwp|  ; 0 (0)               ; 18 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp                      ; alt_synch_pipe_r9l ; work         ;
;                |dffpipe_cv8:dffpipe6|     ; 0 (0)               ; 18 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6 ; dffpipe_cv8        ; work         ;
;             |alt_synch_pipe_s9l:ws_dgrp|  ; 0 (0)               ; 18 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp                      ; alt_synch_pipe_s9l ; work         ;
;                |dffpipe_dv8:dffpipe9|     ; 0 (0)               ; 18 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9 ; dffpipe_dv8        ; work         ;
;             |altsyncram_ji51:fifo_ram|    ; 0 (0)               ; 0 (0)                     ; 3840        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|altsyncram_ji51:fifo_ram                        ; altsyncram_ji51    ; work         ;
;             |cmpr_5h5:rdempty_eq_comp|    ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|cmpr_5h5:rdempty_eq_comp                        ; cmpr_5h5           ; work         ;
;             |cmpr_5h5:wrfull_eq_comp|     ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|cmpr_5h5:wrfull_eq_comp                         ; cmpr_5h5           ; work         ;
;    |fifo2:module_gen[2].fifo_i|           ; 52 (0)              ; 89 (0)                    ; 3840        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[2].fifo_i                                                                                                    ; fifo2              ; work         ;
;       |dcfifo:dcfifo_component|           ; 52 (0)              ; 89 (0)                    ; 3840        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component                                                                            ; dcfifo             ; work         ;
;          |dcfifo_cvi1:auto_generated|     ; 52 (6)              ; 89 (27)                   ; 3840        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated                                                 ; dcfifo_cvi1        ; work         ;
;             |a_graycounter_dgb:wrptr_g1p| ; 17 (17)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p                     ; a_graycounter_dgb  ; work         ;
;             |a_graycounter_h26:rdptr_g1p| ; 17 (17)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p                     ; a_graycounter_h26  ; work         ;
;             |alt_synch_pipe_r9l:rs_dgwp|  ; 0 (0)               ; 18 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp                      ; alt_synch_pipe_r9l ; work         ;
;                |dffpipe_cv8:dffpipe6|     ; 0 (0)               ; 18 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6 ; dffpipe_cv8        ; work         ;
;             |alt_synch_pipe_s9l:ws_dgrp|  ; 0 (0)               ; 18 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp                      ; alt_synch_pipe_s9l ; work         ;
;                |dffpipe_dv8:dffpipe9|     ; 0 (0)               ; 18 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9 ; dffpipe_dv8        ; work         ;
;             |altsyncram_ji51:fifo_ram|    ; 0 (0)               ; 0 (0)                     ; 3840        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|altsyncram_ji51:fifo_ram                        ; altsyncram_ji51    ; work         ;
;             |cmpr_5h5:rdempty_eq_comp|    ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|cmpr_5h5:rdempty_eq_comp                        ; cmpr_5h5           ; work         ;
;             |cmpr_5h5:wrfull_eq_comp|     ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|cmpr_5h5:wrfull_eq_comp                         ; cmpr_5h5           ; work         ;
;    |fifo2:module_gen[3].fifo_i|           ; 52 (0)              ; 89 (0)                    ; 3840        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[3].fifo_i                                                                                                    ; fifo2              ; work         ;
;       |dcfifo:dcfifo_component|           ; 52 (0)              ; 89 (0)                    ; 3840        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component                                                                            ; dcfifo             ; work         ;
;          |dcfifo_cvi1:auto_generated|     ; 52 (6)              ; 89 (27)                   ; 3840        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated                                                 ; dcfifo_cvi1        ; work         ;
;             |a_graycounter_dgb:wrptr_g1p| ; 17 (17)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p                     ; a_graycounter_dgb  ; work         ;
;             |a_graycounter_h26:rdptr_g1p| ; 17 (17)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p                     ; a_graycounter_h26  ; work         ;
;             |alt_synch_pipe_r9l:rs_dgwp|  ; 0 (0)               ; 18 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp                      ; alt_synch_pipe_r9l ; work         ;
;                |dffpipe_cv8:dffpipe6|     ; 0 (0)               ; 18 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6 ; dffpipe_cv8        ; work         ;
;             |alt_synch_pipe_s9l:ws_dgrp|  ; 0 (0)               ; 18 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp                      ; alt_synch_pipe_s9l ; work         ;
;                |dffpipe_dv8:dffpipe9|     ; 0 (0)               ; 18 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9 ; dffpipe_dv8        ; work         ;
;             |altsyncram_ji51:fifo_ram|    ; 0 (0)               ; 0 (0)                     ; 3840        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|altsyncram_ji51:fifo_ram                        ; altsyncram_ji51    ; work         ;
;             |cmpr_5h5:rdempty_eq_comp|    ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|cmpr_5h5:rdempty_eq_comp                        ; cmpr_5h5           ; work         ;
;             |cmpr_5h5:wrfull_eq_comp|     ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|cmpr_5h5:wrfull_eq_comp                         ; cmpr_5h5           ; work         ;
;    |fifo2:module_gen[4].fifo_i|           ; 53 (0)              ; 89 (0)                    ; 3840        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[4].fifo_i                                                                                                    ; fifo2              ; work         ;
;       |dcfifo:dcfifo_component|           ; 53 (0)              ; 89 (0)                    ; 3840        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component                                                                            ; dcfifo             ; work         ;
;          |dcfifo_cvi1:auto_generated|     ; 53 (6)              ; 89 (27)                   ; 3840        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated                                                 ; dcfifo_cvi1        ; work         ;
;             |a_graycounter_dgb:wrptr_g1p| ; 17 (17)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p                     ; a_graycounter_dgb  ; work         ;
;             |a_graycounter_h26:rdptr_g1p| ; 17 (17)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p                     ; a_graycounter_h26  ; work         ;
;             |alt_synch_pipe_r9l:rs_dgwp|  ; 0 (0)               ; 18 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp                      ; alt_synch_pipe_r9l ; work         ;
;                |dffpipe_cv8:dffpipe6|     ; 0 (0)               ; 18 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6 ; dffpipe_cv8        ; work         ;
;             |alt_synch_pipe_s9l:ws_dgrp|  ; 0 (0)               ; 18 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp                      ; alt_synch_pipe_s9l ; work         ;
;                |dffpipe_dv8:dffpipe9|     ; 0 (0)               ; 18 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9 ; dffpipe_dv8        ; work         ;
;             |altsyncram_ji51:fifo_ram|    ; 0 (0)               ; 0 (0)                     ; 3840        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|altsyncram_ji51:fifo_ram                        ; altsyncram_ji51    ; work         ;
;             |cmpr_5h5:rdempty_eq_comp|    ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|cmpr_5h5:rdempty_eq_comp                        ; cmpr_5h5           ; work         ;
;             |cmpr_5h5:wrfull_eq_comp|     ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|cmpr_5h5:wrfull_eq_comp                         ; cmpr_5h5           ; work         ;
;    |fifo2:module_gen[5].fifo_i|           ; 52 (0)              ; 89 (0)                    ; 3840        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[5].fifo_i                                                                                                    ; fifo2              ; work         ;
;       |dcfifo:dcfifo_component|           ; 52 (0)              ; 89 (0)                    ; 3840        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component                                                                            ; dcfifo             ; work         ;
;          |dcfifo_cvi1:auto_generated|     ; 52 (6)              ; 89 (27)                   ; 3840        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated                                                 ; dcfifo_cvi1        ; work         ;
;             |a_graycounter_dgb:wrptr_g1p| ; 17 (17)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p                     ; a_graycounter_dgb  ; work         ;
;             |a_graycounter_h26:rdptr_g1p| ; 17 (17)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p                     ; a_graycounter_h26  ; work         ;
;             |alt_synch_pipe_r9l:rs_dgwp|  ; 0 (0)               ; 18 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp                      ; alt_synch_pipe_r9l ; work         ;
;                |dffpipe_cv8:dffpipe6|     ; 0 (0)               ; 18 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6 ; dffpipe_cv8        ; work         ;
;             |alt_synch_pipe_s9l:ws_dgrp|  ; 0 (0)               ; 18 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp                      ; alt_synch_pipe_s9l ; work         ;
;                |dffpipe_dv8:dffpipe9|     ; 0 (0)               ; 18 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9 ; dffpipe_dv8        ; work         ;
;             |altsyncram_ji51:fifo_ram|    ; 0 (0)               ; 0 (0)                     ; 3840        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|altsyncram_ji51:fifo_ram                        ; altsyncram_ji51    ; work         ;
;             |cmpr_5h5:rdempty_eq_comp|    ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|cmpr_5h5:rdempty_eq_comp                        ; cmpr_5h5           ; work         ;
;             |cmpr_5h5:wrfull_eq_comp|     ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|cmpr_5h5:wrfull_eq_comp                         ; cmpr_5h5           ; work         ;
;    |fifo2:module_gen[6].fifo_i|           ; 52 (0)              ; 89 (0)                    ; 3840        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[6].fifo_i                                                                                                    ; fifo2              ; work         ;
;       |dcfifo:dcfifo_component|           ; 52 (0)              ; 89 (0)                    ; 3840        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component                                                                            ; dcfifo             ; work         ;
;          |dcfifo_cvi1:auto_generated|     ; 52 (6)              ; 89 (27)                   ; 3840        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated                                                 ; dcfifo_cvi1        ; work         ;
;             |a_graycounter_dgb:wrptr_g1p| ; 17 (17)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p                     ; a_graycounter_dgb  ; work         ;
;             |a_graycounter_h26:rdptr_g1p| ; 17 (17)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p                     ; a_graycounter_h26  ; work         ;
;             |alt_synch_pipe_r9l:rs_dgwp|  ; 0 (0)               ; 18 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp                      ; alt_synch_pipe_r9l ; work         ;
;                |dffpipe_cv8:dffpipe6|     ; 0 (0)               ; 18 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6 ; dffpipe_cv8        ; work         ;
;             |alt_synch_pipe_s9l:ws_dgrp|  ; 0 (0)               ; 18 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp                      ; alt_synch_pipe_s9l ; work         ;
;                |dffpipe_dv8:dffpipe9|     ; 0 (0)               ; 18 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9 ; dffpipe_dv8        ; work         ;
;             |altsyncram_ji51:fifo_ram|    ; 0 (0)               ; 0 (0)                     ; 3840        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|altsyncram_ji51:fifo_ram                        ; altsyncram_ji51    ; work         ;
;             |cmpr_5h5:rdempty_eq_comp|    ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|cmpr_5h5:rdempty_eq_comp                        ; cmpr_5h5           ; work         ;
;             |cmpr_5h5:wrfull_eq_comp|     ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|cmpr_5h5:wrfull_eq_comp                         ; cmpr_5h5           ; work         ;
;    |fifo2:module_gen[7].fifo_i|           ; 52 (0)              ; 89 (0)                    ; 3840        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[7].fifo_i                                                                                                    ; fifo2              ; work         ;
;       |dcfifo:dcfifo_component|           ; 52 (0)              ; 89 (0)                    ; 3840        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component                                                                            ; dcfifo             ; work         ;
;          |dcfifo_cvi1:auto_generated|     ; 52 (6)              ; 89 (27)                   ; 3840        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated                                                 ; dcfifo_cvi1        ; work         ;
;             |a_graycounter_dgb:wrptr_g1p| ; 17 (17)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p                     ; a_graycounter_dgb  ; work         ;
;             |a_graycounter_h26:rdptr_g1p| ; 17 (17)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p                     ; a_graycounter_h26  ; work         ;
;             |alt_synch_pipe_r9l:rs_dgwp|  ; 0 (0)               ; 18 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp                      ; alt_synch_pipe_r9l ; work         ;
;                |dffpipe_cv8:dffpipe6|     ; 0 (0)               ; 18 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6 ; dffpipe_cv8        ; work         ;
;             |alt_synch_pipe_s9l:ws_dgrp|  ; 0 (0)               ; 18 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp                      ; alt_synch_pipe_s9l ; work         ;
;                |dffpipe_dv8:dffpipe9|     ; 0 (0)               ; 18 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9 ; dffpipe_dv8        ; work         ;
;             |altsyncram_ji51:fifo_ram|    ; 0 (0)               ; 0 (0)                     ; 3840        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|altsyncram_ji51:fifo_ram                        ; altsyncram_ji51    ; work         ;
;             |cmpr_5h5:rdempty_eq_comp|    ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|cmpr_5h5:rdempty_eq_comp                        ; cmpr_5h5           ; work         ;
;             |cmpr_5h5:wrfull_eq_comp|     ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|cmpr_5h5:wrfull_eq_comp                         ; cmpr_5h5           ; work         ;
;    |fifo2:module_gen[8].fifo_i|           ; 51 (0)              ; 89 (0)                    ; 3840        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[8].fifo_i                                                                                                    ; fifo2              ; work         ;
;       |dcfifo:dcfifo_component|           ; 51 (0)              ; 89 (0)                    ; 3840        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component                                                                            ; dcfifo             ; work         ;
;          |dcfifo_cvi1:auto_generated|     ; 51 (6)              ; 89 (27)                   ; 3840        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated                                                 ; dcfifo_cvi1        ; work         ;
;             |a_graycounter_dgb:wrptr_g1p| ; 17 (17)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p                     ; a_graycounter_dgb  ; work         ;
;             |a_graycounter_h26:rdptr_g1p| ; 17 (17)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p                     ; a_graycounter_h26  ; work         ;
;             |alt_synch_pipe_r9l:rs_dgwp|  ; 0 (0)               ; 18 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp                      ; alt_synch_pipe_r9l ; work         ;
;                |dffpipe_cv8:dffpipe6|     ; 0 (0)               ; 18 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6 ; dffpipe_cv8        ; work         ;
;             |alt_synch_pipe_s9l:ws_dgrp|  ; 0 (0)               ; 18 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp                      ; alt_synch_pipe_s9l ; work         ;
;                |dffpipe_dv8:dffpipe9|     ; 0 (0)               ; 18 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9 ; dffpipe_dv8        ; work         ;
;             |altsyncram_ji51:fifo_ram|    ; 0 (0)               ; 0 (0)                     ; 3840        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|altsyncram_ji51:fifo_ram                        ; altsyncram_ji51    ; work         ;
;             |cmpr_5h5:rdempty_eq_comp|    ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|cmpr_5h5:rdempty_eq_comp                        ; cmpr_5h5           ; work         ;
;             |cmpr_5h5:wrfull_eq_comp|     ; 6 (6)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|cmpr_5h5:wrfull_eq_comp                         ; cmpr_5h5           ; work         ;
;    |spi_slave:spislv|                     ; 39 (39)             ; 31 (31)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |pdm_to_pcm|spi_slave:spislv                                                                                                              ; spi_slave          ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|altsyncram_ji51:fifo_ram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 256          ; 15           ; 256          ; 15           ; 3840 ; None ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|altsyncram_ji51:fifo_ram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 256          ; 15           ; 256          ; 15           ; 3840 ; None ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|altsyncram_ji51:fifo_ram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 256          ; 15           ; 256          ; 15           ; 3840 ; None ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|altsyncram_ji51:fifo_ram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 256          ; 15           ; 256          ; 15           ; 3840 ; None ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|altsyncram_ji51:fifo_ram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 256          ; 15           ; 256          ; 15           ; 3840 ; None ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|altsyncram_ji51:fifo_ram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 256          ; 15           ; 256          ; 15           ; 3840 ; None ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|altsyncram_ji51:fifo_ram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 256          ; 15           ; 256          ; 15           ; 3840 ; None ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|altsyncram_ji51:fifo_ram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 256          ; 15           ; 256          ; 15           ; 3840 ; None ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|altsyncram_ji51:fifo_ram|ALTSYNCRAM ; M9K  ; Simple Dual Port ; 256          ; 15           ; 256          ; 15           ; 3840 ; None ;
+-------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                    ;
+--------+--------------+---------+--------------+--------------+----------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                        ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------------+-----------------+
; Altera ; FIFO         ; 19.1    ; N/A          ; N/A          ; |pdm_to_pcm|fifo2:module_gen[0].fifo_i ; fifo2.v         ;
; Altera ; FIFO         ; 19.1    ; N/A          ; N/A          ; |pdm_to_pcm|fifo2:module_gen[1].fifo_i ; fifo2.v         ;
; Altera ; FIFO         ; 19.1    ; N/A          ; N/A          ; |pdm_to_pcm|fifo2:module_gen[2].fifo_i ; fifo2.v         ;
; Altera ; FIFO         ; 19.1    ; N/A          ; N/A          ; |pdm_to_pcm|fifo2:module_gen[3].fifo_i ; fifo2.v         ;
; Altera ; FIFO         ; 19.1    ; N/A          ; N/A          ; |pdm_to_pcm|fifo2:module_gen[4].fifo_i ; fifo2.v         ;
; Altera ; FIFO         ; 19.1    ; N/A          ; N/A          ; |pdm_to_pcm|fifo2:module_gen[5].fifo_i ; fifo2.v         ;
; Altera ; FIFO         ; 19.1    ; N/A          ; N/A          ; |pdm_to_pcm|fifo2:module_gen[6].fifo_i ; fifo2.v         ;
; Altera ; FIFO         ; 19.1    ; N/A          ; N/A          ; |pdm_to_pcm|fifo2:module_gen[7].fifo_i ; fifo2.v         ;
; Altera ; FIFO         ; 19.1    ; N/A          ; N/A          ; |pdm_to_pcm|fifo2:module_gen[8].fifo_i ; fifo2.v         ;
+--------+--------------+---------+--------------+--------------+----------------------------------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                            ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe8a[8]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe8a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe8a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe8a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe8a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe8a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe8a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe8a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe8a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe8a[8]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe8a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe8a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe8a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe8a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe8a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe8a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe8a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe8a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe8a[8]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe8a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe8a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe8a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe8a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe8a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe8a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe8a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe8a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe8a[8]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe8a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe8a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe8a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe8a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe8a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe8a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe8a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe8a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe8a[8]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe8a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe8a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe8a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe8a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe8a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe8a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe8a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe8a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe8a[8]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe8a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe8a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe8a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe8a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe8a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe8a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe8a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe8a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe8a[8]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe8a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe8a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe8a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe8a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe8a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe8a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe8a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe8a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe8a[8]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe8a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe8a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe8a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe8a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe8a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe8a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe8a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe8a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe8a[8]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe8a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe8a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe8a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe8a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe8a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe8a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe8a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe8a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe11a[8] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe11a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe11a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe11a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe11a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe11a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe11a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe11a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe11a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe11a[8] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe11a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe11a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe11a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe11a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe11a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe11a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe11a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe11a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe11a[8] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe11a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe11a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe11a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe11a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe11a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe11a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe11a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe11a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe11a[8] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe11a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe11a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe11a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe11a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe11a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe11a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe11a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe11a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe11a[8] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe11a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe11a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe11a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe11a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe11a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe11a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe11a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe11a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe11a[8] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe11a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe11a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe11a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe11a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe11a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe11a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe11a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe11a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe11a[8] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe11a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe11a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe11a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe11a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe11a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe11a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe11a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe11a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe11a[8] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe11a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe11a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe11a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe11a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe11a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe11a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe11a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe11a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe11a[8] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe11a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe11a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe11a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe11a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe11a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe11a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe11a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe11a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe7a[8]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe7a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe7a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe7a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe7a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe7a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe7a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe7a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe7a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe7a[8]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe7a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe7a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe7a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe7a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe7a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe7a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe7a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe7a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe7a[8]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe7a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe7a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe7a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe7a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe7a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe7a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe7a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe7a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe7a[8]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe7a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe7a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe7a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe7a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe7a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe7a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe7a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe7a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe7a[8]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe7a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe7a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe7a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe7a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe7a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe7a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe7a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe7a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe7a[8]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe7a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe7a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe7a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe7a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe7a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe7a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe7a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe7a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe7a[8]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe7a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe7a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe7a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe7a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe7a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe7a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe7a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe7a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe7a[8]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe7a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe7a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe7a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe7a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe7a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe7a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe7a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe7a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe7a[8]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe7a[6]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe7a[7]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe7a[4]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe7a[5]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe7a[2]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe7a[3]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe7a[0]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6|dffe7a[1]  ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe10a[8] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe10a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe10a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe10a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe10a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe10a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe10a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe10a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe10a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe10a[8] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe10a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe10a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe10a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe10a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe10a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe10a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe10a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe10a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe10a[8] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe10a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe10a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe10a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe10a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe10a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe10a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe10a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe10a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe10a[8] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe10a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe10a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe10a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe10a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe10a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe10a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe10a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe10a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe10a[8] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe10a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe10a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe10a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe10a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe10a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe10a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe10a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe10a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe10a[8] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe10a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe10a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe10a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe10a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe10a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe10a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe10a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe10a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe10a[8] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe10a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe10a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe10a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe10a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe10a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe10a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe10a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe10a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe10a[8] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe10a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe10a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe10a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe10a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe10a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe10a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe10a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe10a[1] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe10a[8] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe10a[6] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe10a[7] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe10a[4] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe10a[5] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe10a[2] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe10a[3] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe10a[0] ; yes                                                              ; yes                                        ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9|dffe10a[1] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 324                                                                                               ;                                                                  ;                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                               ;
+-----------------------------------------+----------------------------------------+
; Register name                           ; Reason for Removal                     ;
+-----------------------------------------+----------------------------------------+
; fifo_data_in[4][10]                     ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[6][6]                      ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[6][5]                      ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[6][4]                      ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[6][3]                      ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[6][2]                      ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[6][1]                      ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[6][0]                      ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[7][14]                     ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[7][13]                     ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[7][12]                     ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[4][9]                      ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[4][8]                      ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[4][7]                      ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[4][6]                      ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[4][5]                      ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[4][4]                      ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[4][3]                      ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[4][2]                      ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[4][1]                      ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[4][0]                      ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[5][14]                     ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[5][13]                     ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[5][12]                     ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[5][11]                     ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[5][10]                     ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[5][9]                      ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[5][8]                      ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[7][11]                     ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[7][10]                     ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[7][9]                      ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[7][8]                      ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[7][7]                      ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[7][6]                      ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[7][5]                      ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[7][4]                      ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[7][3]                      ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[7][2]                      ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[7][1]                      ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[7][0]                      ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[8][14]                     ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[8][13]                     ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[8][12]                     ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[8][11]                     ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[8][10]                     ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[8][9]                      ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[8][8]                      ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[8][7]                      ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[8][6]                      ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[8][5]                      ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[8][4]                      ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[8][3]                      ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[8][2]                      ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[8][1]                      ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[8][0]                      ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[5][7]                      ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[5][6]                      ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[5][5]                      ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[5][4]                      ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[5][3]                      ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[5][2]                      ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[5][1]                      ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[5][0]                      ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[6][14]                     ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[6][13]                     ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[6][12]                     ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[6][11]                     ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[6][10]                     ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[6][9]                      ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[6][8]                      ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[6][7]                      ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[4][11]                     ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[4][12]                     ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[4][13]                     ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[4][14]                     ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[3][0]                      ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[3][1]                      ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[3][2]                      ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[3][3]                      ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[3][4]                      ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[3][5]                      ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[3][6]                      ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[3][7]                      ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[3][8]                      ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[3][9]                      ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[3][10]                     ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[3][11]                     ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[3][12]                     ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[3][13]                     ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[3][14]                     ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[2][0]                      ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[2][1]                      ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[2][2]                      ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[2][3]                      ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[2][4]                      ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[2][5]                      ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[2][6]                      ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[2][7]                      ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[2][8]                      ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[2][9]                      ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[2][10]                     ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[2][11]                     ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[2][12]                     ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[2][13]                     ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[2][14]                     ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[0][0]                      ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[0][1]                      ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[0][2]                      ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[0][3]                      ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[0][4]                      ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[0][5]                      ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[0][6]                      ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[0][7]                      ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[0][8]                      ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[0][9]                      ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[0][10]                     ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[0][11]                     ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[0][12]                     ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[0][13]                     ; Stuck at GND due to stuck port data_in ;
; fifo_data_in[0][14]                     ; Stuck at GND due to stuck port data_in ;
; spi_data_to_send[15..23]                ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 129 ;                                        ;
+-----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1011  ;
; Number of registers using Synchronous Clear  ; 103   ;
; Number of registers using Synchronous Load   ; 15    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 399   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                    ; Fan out ;
+----------------------------------------------------------------------------------------------------------------------+---------+
; cic_reset_n[0]                                                                                                       ; 112     ;
; cic_reset_n[1]                                                                                                       ; 2       ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p|counter5a0 ; 7       ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p|counter5a0 ; 7       ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p|counter5a0 ; 7       ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p|counter5a0 ; 7       ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p|counter5a0 ; 7       ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p|counter5a0 ; 7       ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p|counter5a0 ; 7       ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p|counter5a0 ; 7       ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p|counter5a0 ; 7       ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p|counter8a0 ; 7       ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p|parity6    ; 4       ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p|counter8a0 ; 7       ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p|parity6    ; 4       ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p|counter8a0 ; 7       ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p|parity6    ; 4       ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p|counter8a0 ; 7       ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p|parity6    ; 4       ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p|counter8a0 ; 7       ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p|parity6    ; 4       ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p|counter8a0 ; 7       ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p|parity6    ; 4       ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p|counter8a0 ; 7       ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p|parity6    ; 4       ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p|counter8a0 ; 7       ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p|parity6    ; 4       ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p|counter8a0 ; 7       ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p|parity6    ; 4       ;
; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p|parity9    ; 5       ;
; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p|parity9    ; 5       ;
; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p|parity9    ; 5       ;
; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p|parity9    ; 5       ;
; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p|parity9    ; 5       ;
; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p|parity9    ; 5       ;
; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p|parity9    ; 5       ;
; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p|parity9    ; 5       ;
; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p|parity9    ; 5       ;
; Total number of inverted registers = 38                                                                              ;         ;
+----------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------+
; 3:1                ; 60 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |pdm_to_pcm|cic_d:cic_filter|comb:comb_stage[0].comb_inst|data_reg[0][5] ;
; 3:1                ; 15 bits   ; 30 LEs        ; 15 LEs               ; 15 LEs                 ; Yes        ; |pdm_to_pcm|cic_d:cic_filter|downsampler:u1|data_out[5]                  ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |pdm_to_pcm|mic_counter[0]                                               ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |pdm_to_pcm|cic_d:cic_filter|downsampler:u1|counter[0]                   ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |pdm_to_pcm|spi_slave:spislv|dataToSendBuffer[22]                        ;
; 4:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |pdm_to_pcm|spi_slave:spislv|dataToSendBuffer[12]                        ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |pdm_to_pcm|spi_slave:spislv|bitcnt[2]                                   ;
; 17:1               ; 15 bits   ; 165 LEs       ; 90 LEs               ; 75 LEs                 ; Yes        ; |pdm_to_pcm|spi_data_to_send[11]                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------+
; Assignment                      ; Value ; From ; To                       ;
+---------------------------------+-------+------+--------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                        ;
+---------------------------------+-------+------+--------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------+
; Assignment                            ; Value ; From ; To                                            ;
+---------------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                             ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                       ;
+---------------------------------------+-------+------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|altsyncram_ji51:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------+
; Assignment                      ; Value ; From ; To                       ;
+---------------------------------+-------+------+--------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                        ;
+---------------------------------+-------+------+--------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------+
; Assignment                            ; Value ; From ; To                                            ;
+---------------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                             ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                       ;
+---------------------------------------+-------+------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|altsyncram_ji51:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------+
; Assignment                      ; Value ; From ; To                       ;
+---------------------------------+-------+------+--------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                        ;
+---------------------------------+-------+------+--------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------+
; Assignment                            ; Value ; From ; To                                            ;
+---------------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                             ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                       ;
+---------------------------------------+-------+------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|altsyncram_ji51:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------+
; Assignment                      ; Value ; From ; To                       ;
+---------------------------------+-------+------+--------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                        ;
+---------------------------------+-------+------+--------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------+
; Assignment                            ; Value ; From ; To                                            ;
+---------------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                             ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                       ;
+---------------------------------------+-------+------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|altsyncram_ji51:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------+
; Assignment                      ; Value ; From ; To                       ;
+---------------------------------+-------+------+--------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                        ;
+---------------------------------+-------+------+--------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------+
; Assignment                            ; Value ; From ; To                                            ;
+---------------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                             ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                       ;
+---------------------------------------+-------+------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|altsyncram_ji51:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------+
; Assignment                      ; Value ; From ; To                       ;
+---------------------------------+-------+------+--------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                        ;
+---------------------------------+-------+------+--------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------+
; Assignment                            ; Value ; From ; To                                            ;
+---------------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                             ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                       ;
+---------------------------------------+-------+------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|altsyncram_ji51:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------+
; Assignment                      ; Value ; From ; To                       ;
+---------------------------------+-------+------+--------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                        ;
+---------------------------------+-------+------+--------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------+
; Assignment                            ; Value ; From ; To                                            ;
+---------------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                             ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                       ;
+---------------------------------------+-------+------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|altsyncram_ji51:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------+
; Assignment                      ; Value ; From ; To                       ;
+---------------------------------+-------+------+--------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                        ;
+---------------------------------+-------+------+--------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------+
; Assignment                            ; Value ; From ; To                                            ;
+---------------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                             ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                       ;
+---------------------------------------+-------+------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|altsyncram_ji51:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+--------------------------+
; Assignment                      ; Value ; From ; To                       ;
+---------------------------------+-------+------+--------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                        ;
+---------------------------------+-------+------+--------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated ;
+---------------------------------------+-------+------+-----------------------------------------------+
; Assignment                            ; Value ; From ; To                                            ;
+---------------------------------------+-------+------+-----------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                             ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                                       ;
+---------------------------------------+-------+------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                               ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                          ;
+----------------+-------+------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|altsyncram_ji51:fifo_ram ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9 ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                  ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                   ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |pdm_to_pcm ;
+--------------------+-------+-----------------------------------------------+
; Parameter Name     ; Value ; Type                                          ;
+--------------------+-------+-----------------------------------------------+
; BIT_WIDTH          ; 15    ; Signed Integer                                ;
; NUM_MICS           ; 9     ; Signed Integer                                ;
; PDM_CLK_DEC_FACTOR ; 12    ; Signed Integer                                ;
+--------------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                    ;
+-------------------------+-------------+---------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                 ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                          ;
; LPM_WIDTH               ; 15          ; Signed Integer                                          ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                          ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                          ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                 ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                 ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                 ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                 ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                 ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                 ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                 ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                 ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                 ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                 ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                 ;
; CBXI_PARAMETER          ; dcfifo_cvi1 ; Untyped                                                 ;
+-------------------------+-------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                    ;
+-------------------------+-------------+---------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                 ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                          ;
; LPM_WIDTH               ; 15          ; Signed Integer                                          ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                          ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                          ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                 ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                 ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                 ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                 ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                 ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                 ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                 ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                 ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                 ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                 ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                 ;
; CBXI_PARAMETER          ; dcfifo_cvi1 ; Untyped                                                 ;
+-------------------------+-------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                    ;
+-------------------------+-------------+---------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                 ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                          ;
; LPM_WIDTH               ; 15          ; Signed Integer                                          ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                          ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                          ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                 ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                 ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                 ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                 ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                 ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                 ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                 ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                 ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                 ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                 ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                 ;
; CBXI_PARAMETER          ; dcfifo_cvi1 ; Untyped                                                 ;
+-------------------------+-------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                    ;
+-------------------------+-------------+---------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                 ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                          ;
; LPM_WIDTH               ; 15          ; Signed Integer                                          ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                          ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                          ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                 ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                 ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                 ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                 ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                 ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                 ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                 ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                 ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                 ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                 ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                 ;
; CBXI_PARAMETER          ; dcfifo_cvi1 ; Untyped                                                 ;
+-------------------------+-------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                    ;
+-------------------------+-------------+---------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                 ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                          ;
; LPM_WIDTH               ; 15          ; Signed Integer                                          ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                          ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                          ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                 ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                 ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                 ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                 ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                 ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                 ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                 ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                 ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                 ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                 ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                 ;
; CBXI_PARAMETER          ; dcfifo_cvi1 ; Untyped                                                 ;
+-------------------------+-------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                    ;
+-------------------------+-------------+---------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                 ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                          ;
; LPM_WIDTH               ; 15          ; Signed Integer                                          ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                          ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                          ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                 ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                 ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                 ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                 ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                 ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                 ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                 ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                 ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                 ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                 ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                 ;
; CBXI_PARAMETER          ; dcfifo_cvi1 ; Untyped                                                 ;
+-------------------------+-------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                    ;
+-------------------------+-------------+---------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                 ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                          ;
; LPM_WIDTH               ; 15          ; Signed Integer                                          ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                          ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                          ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                 ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                 ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                 ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                 ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                 ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                 ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                 ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                 ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                 ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                 ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                 ;
; CBXI_PARAMETER          ; dcfifo_cvi1 ; Untyped                                                 ;
+-------------------------+-------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                    ;
+-------------------------+-------------+---------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                 ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                          ;
; LPM_WIDTH               ; 15          ; Signed Integer                                          ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                          ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                          ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                 ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                 ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                 ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                 ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                 ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                 ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                 ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                 ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                 ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                 ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                 ;
; CBXI_PARAMETER          ; dcfifo_cvi1 ; Untyped                                                 ;
+-------------------------+-------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component ;
+-------------------------+-------------+---------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                    ;
+-------------------------+-------------+---------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                 ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                              ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                            ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                            ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                          ;
; LPM_WIDTH               ; 15          ; Signed Integer                                          ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                          ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                          ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                 ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                 ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                 ;
; USE_EAB                 ; ON          ; Untyped                                                 ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                 ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                 ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                 ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                 ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                                          ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                 ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                 ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                 ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                 ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                                 ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                 ;
; CBXI_PARAMETER          ; dcfifo_cvi1 ; Untyped                                                 ;
+-------------------------+-------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cic_d:cic_filter ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; idw            ; 1     ; Signed Integer                       ;
; odw            ; 15    ; Signed Integer                       ;
; r              ; 128   ; Signed Integer                       ;
; m              ; 2     ; Signed Integer                       ;
; g              ; 1     ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cic_d:cic_filter|integrator:int_stage[0].int_inst ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; idw            ; 16    ; Signed Integer                                                        ;
; odw            ; 16    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cic_d:cic_filter|integrator:int_stage[1].int_inst ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; idw            ; 16    ; Signed Integer                                                        ;
; odw            ; 16    ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cic_d:cic_filter|downsampler:u1 ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; dw             ; 16    ; Signed Integer                                      ;
; r              ; 128   ; Signed Integer                                      ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cic_d:cic_filter|comb:comb_stage[0].comb_inst ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; idw            ; 15    ; Signed Integer                                                    ;
; odw            ; 15    ; Signed Integer                                                    ;
; g              ; 1     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cic_d:cic_filter|comb:comb_stage[1].comb_inst ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; idw            ; 15    ; Signed Integer                                                    ;
; odw            ; 15    ; Signed Integer                                                    ;
; g              ; 1     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                    ;
+----------------------------+----------------------------------------------------+
; Name                       ; Value                                              ;
+----------------------------+----------------------------------------------------+
; Number of entity instances ; 9                                                  ;
; Entity Instance            ; fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                         ;
;     -- LPM_WIDTH           ; 15                                                 ;
;     -- LPM_NUMWORDS        ; 256                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                ;
;     -- USE_EAB             ; ON                                                 ;
; Entity Instance            ; fifo2:module_gen[1].fifo_i|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                         ;
;     -- LPM_WIDTH           ; 15                                                 ;
;     -- LPM_NUMWORDS        ; 256                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                ;
;     -- USE_EAB             ; ON                                                 ;
; Entity Instance            ; fifo2:module_gen[2].fifo_i|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                         ;
;     -- LPM_WIDTH           ; 15                                                 ;
;     -- LPM_NUMWORDS        ; 256                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                ;
;     -- USE_EAB             ; ON                                                 ;
; Entity Instance            ; fifo2:module_gen[3].fifo_i|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                         ;
;     -- LPM_WIDTH           ; 15                                                 ;
;     -- LPM_NUMWORDS        ; 256                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                ;
;     -- USE_EAB             ; ON                                                 ;
; Entity Instance            ; fifo2:module_gen[4].fifo_i|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                         ;
;     -- LPM_WIDTH           ; 15                                                 ;
;     -- LPM_NUMWORDS        ; 256                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                ;
;     -- USE_EAB             ; ON                                                 ;
; Entity Instance            ; fifo2:module_gen[5].fifo_i|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                         ;
;     -- LPM_WIDTH           ; 15                                                 ;
;     -- LPM_NUMWORDS        ; 256                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                ;
;     -- USE_EAB             ; ON                                                 ;
; Entity Instance            ; fifo2:module_gen[6].fifo_i|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                         ;
;     -- LPM_WIDTH           ; 15                                                 ;
;     -- LPM_NUMWORDS        ; 256                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                ;
;     -- USE_EAB             ; ON                                                 ;
; Entity Instance            ; fifo2:module_gen[7].fifo_i|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                         ;
;     -- LPM_WIDTH           ; 15                                                 ;
;     -- LPM_NUMWORDS        ; 256                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                ;
;     -- USE_EAB             ; ON                                                 ;
; Entity Instance            ; fifo2:module_gen[8].fifo_i|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                         ;
;     -- LPM_WIDTH           ; 15                                                 ;
;     -- LPM_NUMWORDS        ; 256                                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                                ;
;     -- USE_EAB             ; ON                                                 ;
+----------------------------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spi_slave:spislv"                                                                           ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; byteReceived ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; receivedData ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cic_d:cic_filter|downsampler:u1"                                                           ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; data_out[0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cic_d:cic_filter"                                                                                                                                                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                 ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; data_out ; Output ; Warning  ; Output or bidir port (15 bits) is smaller than the port expression (22 bits) it drives.  The 7 most-significant bit(s) in the port expression will be connected to GND. ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 16                          ;
; cycloneiii_ff         ; 1011                        ;
;     ENA               ; 335                         ;
;     ENA SCLR          ; 49                          ;
;     ENA SCLR SLD      ; 15                          ;
;     SCLR              ; 39                          ;
;     plain             ; 573                         ;
; cycloneiii_lcell_comb ; 770                         ;
;     arith             ; 68                          ;
;         2 data inputs ; 10                          ;
;         3 data inputs ; 58                          ;
;     normal            ; 702                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 30                          ;
;         2 data inputs ; 136                         ;
;         3 data inputs ; 93                          ;
;         4 data inputs ; 442                         ;
; cycloneiii_ram_block  ; 135                         ;
;                       ;                             ;
; Max LUT depth         ; 8.00                        ;
; Average LUT depth     ; 3.15                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Tue Dec  3 16:19:23 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off pdm_to_pcm -c pdm_to_pcm
Warning (125092): Tcl Script File ../synthesis/bform.qip not found
    Info (125063): set_global_assignment -name QIP_FILE ../synthesis/bform.qip
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12248): Elaborating Platform Designer system entity "cic.qsys"
Info (12250): 2019.12.03.16:19:30 Progress: Loading isc_micarray/cic.qsys
Info (12250): 2019.12.03.16:19:30 Progress: Reading input file
Info (12250): 2019.12.03.16:19:30 Progress: Adding cic_ii_0 [altera_cic_ii 19.1]
Info (12250): 2019.12.03.16:19:30 Progress: Parameterizing module cic_ii_0
Info (12250): 2019.12.03.16:19:30 Progress: Building connections
Info (12250): 2019.12.03.16:19:30 Progress: Parameterizing connections
Info (12250): 2019.12.03.16:19:30 Progress: Validating
Info (12250): 2019.12.03.16:19:30 Progress: Done reading input file
Info (12250): Cic: Generating cic "cic" for QUARTUS_SYNTH
Info (12250): Cic_ii_0: "cic" instantiated altera_cic_ii "cic_ii_0"
Info (12250): Cic: Done "cic" with 2 modules, 30 files
Info (12249): Finished elaborating Platform Designer system entity "cic.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file cic_core/integrator.sv
    Info (12023): Found entity 1: integrator File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/cic_core/integrator.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cic_core/downsampler.sv
    Info (12023): Found entity 1: downsampler File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/cic_core/downsampler.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cic_core/comb.sv
    Info (12023): Found entity 1: comb File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/cic_core/comb.sv Line: 1
Info (12021): Found 1 design units, including 0 entities, in source file cic_core/cic_package.sv
    Info (12022): Found design unit 1: cic_package (SystemVerilog) File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/cic_core/cic_package.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cic_core/cic_i.sv
    Info (12023): Found entity 1: cic_i File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/cic_core/cic_i.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cic_core/cic_d.sv
    Info (12023): Found entity 1: cic_d File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/cic_core/cic_d.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file beamformer.v
    Info (12023): Found entity 1: beamformer File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/beamformer.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file pdm_to_pcm.v
    Info (12023): Found entity 1: pdm_to_pcm File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file spi_slave.v
    Info (12023): Found entity 1: spi_slave File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/spi_slave.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file fifo.v
    Info (12023): Found entity 1: fifo File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/fifo.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file accum.v
    Info (12023): Found entity 1: accum File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/accum.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file fifo2.v
    Info (12023): Found entity 1: fifo2 File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/fifo2.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file delayline.v
    Info (12023): Found entity 1: delayline File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/delayline.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file micloc.v
    Info (12023): Found entity 1: micloc File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/micloc.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cic/cic.v
    Info (12023): Found entity 1: cic File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/cic.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cic/submodules/alt_cic_core.sv
    Info (12023): Found entity 1: alt_cic_core File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_core.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cic/submodules/alt_cic_dec_miso.sv
    Info (12023): Found entity 1: alt_cic_dec_miso File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_miso.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cic/submodules/alt_cic_dec_siso.sv
    Info (12023): Found entity 1: alt_cic_dec_siso File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_dec_siso.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cic/submodules/alt_cic_int_simo.sv
    Info (12023): Found entity 1: alt_cic_int_simo File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_int_simo.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cic/submodules/alt_cic_int_siso.sv
    Info (12023): Found entity 1: alt_cic_int_siso File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_cic_int_siso.sv Line: 19
Info (12021): Found 1 design units, including 0 entities, in source file db/ip/cic/submodules/alt_dsp_cic_common_pkg.sv
    Info (12022): Found design unit 1: alt_dsp_cic_common_pkg (SystemVerilog) (cic) File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/alt_dsp_cic_common_pkg.sv Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_avalon_streaming_controller.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_controller-struct File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_controller.vhd Line: 53
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_controller File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_controller.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_sink-rtl File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd Line: 64
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_sink File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_sink.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_avalon_streaming_small_fifo.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_small_fifo-arch File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_small_fifo.vhd Line: 50
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_small_fifo File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_small_fifo.vhd Line: 27
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_avalon_streaming_source.vhd
    Info (12022): Found design unit 1: auk_dspip_avalon_streaming_source-rtl File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_source.vhd Line: 57
    Info (12023): Found entity 1: auk_dspip_avalon_streaming_source File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_avalon_streaming_source.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_channel_buffer.vhd
    Info (12022): Found design unit 1: auk_dspip_channel_buffer-SYN File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd Line: 47
    Info (12023): Found entity 1: auk_dspip_channel_buffer File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_channel_buffer.vhd Line: 26
Info (12021): Found 1 design units, including 0 entities, in source file db/ip/cic/submodules/auk_dspip_cic_lib_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_cic_lib_pkg (cic) File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_cic_lib_pkg.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_delay.vhd
    Info (12022): Found design unit 1: auk_dspip_delay-rtl File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_delay.vhd Line: 79
    Info (12023): Found entity 1: auk_dspip_delay File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_delay.vhd Line: 52
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_differentiator.vhd
    Info (12022): Found design unit 1: auk_dspip_differentiator-SYN File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_differentiator.vhd Line: 82
    Info (12023): Found entity 1: auk_dspip_differentiator File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_differentiator.vhd Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_downsample.sv
    Info (12023): Found entity 1: auk_dspip_downsample File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_downsample.sv Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_fastadd.vhd
    Info (12022): Found design unit 1: auk_dspip_fastadd-beh File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_fastadd.vhd Line: 36
    Info (12023): Found entity 1: auk_dspip_fastadd File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_fastadd.vhd Line: 19
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_fastaddsub.vhd
    Info (12022): Found design unit 1: auk_dspip_fastaddsub-beh File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_fastaddsub.vhd Line: 87
    Info (12023): Found entity 1: auk_dspip_fastaddsub File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_fastaddsub.vhd Line: 69
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_integrator.vhd
    Info (12022): Found design unit 1: auk_dspip_integrator-SYN File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_integrator.vhd Line: 74
    Info (12023): Found entity 1: auk_dspip_integrator File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_integrator.vhd Line: 53
Info (12021): Found 1 design units, including 0 entities, in source file db/ip/cic/submodules/auk_dspip_lib_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_lib_pkg (cic) File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_lib_pkg.vhd Line: 28
Info (12021): Found 2 design units, including 0 entities, in source file db/ip/cic/submodules/auk_dspip_math_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_math_pkg (cic) File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_math_pkg.vhd Line: 51
    Info (12022): Found design unit 2: auk_dspip_math_pkg-body File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_math_pkg.vhd Line: 128
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_pipelined_adder.vhd
    Info (12022): Found design unit 1: auk_dspip_pipelined_adder-rtl File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_pipelined_adder.vhd Line: 80
    Info (12023): Found entity 1: auk_dspip_pipelined_adder File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_pipelined_adder.vhd Line: 57
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_roundsat.vhd
    Info (12022): Found design unit 1: auk_dspip_roundsat-beh File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_roundsat.vhd Line: 61
    Info (12023): Found entity 1: auk_dspip_roundsat File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_roundsat.vhd Line: 45
Info (12021): Found 2 design units, including 0 entities, in source file db/ip/cic/submodules/auk_dspip_text_pkg.vhd
    Info (12022): Found design unit 1: auk_dspip_text_pkg (cic) File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_text_pkg.vhd Line: 60
    Info (12022): Found design unit 2: auk_dspip_text_pkg-body File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_text_pkg.vhd Line: 76
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_upsample.vhd
    Info (12022): Found design unit 1: auk_dspip_upsample-SYN File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_upsample.vhd Line: 59
    Info (12023): Found entity 1: auk_dspip_upsample File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_upsample.vhd Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cic/submodules/auk_dspip_variable_downsample.sv
    Info (12023): Found entity 1: auk_dspip_variable_downsample File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/auk_dspip_variable_downsample.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cic/submodules/cic_cic_ii_0.sv
    Info (12023): Found entity 1: cic_cic_ii_0 File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/cic_cic_ii_0.sv Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cic/submodules/counter_module.sv
    Info (12023): Found entity 1: counter_module File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/counter_module.sv Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/cic/submodules/hyper_pipeline_interface.v
    Info (12023): Found entity 1: hyper_pipeline_interface File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/ip/cic/submodules/hyper_pipeline_interface.v Line: 20
Warning (10236): Verilog HDL Implicit Net warning at beamformer.v(76): created implicit net for "raw_idx_vert" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/beamformer.v Line: 76
Warning (10236): Verilog HDL Implicit Net warning at beamformer.v(77): created implicit net for "raw_idx_hori" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/beamformer.v Line: 77
Info (12127): Elaborating entity "pdm_to_pcm" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at pdm_to_pcm.v(76): object "cic_in_error" assigned a value but never read File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v Line: 76
Warning (10036): Verilog HDL or VHDL warning at pdm_to_pcm.v(77): object "cic_in_valid" assigned a value but never read File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v Line: 77
Warning (10036): Verilog HDL or VHDL warning at pdm_to_pcm.v(78): object "cic_out_ready" assigned a value but never read File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v Line: 78
Warning (10036): Verilog HDL or VHDL warning at pdm_to_pcm.v(92): object "cic_channel_counter" assigned a value but never read File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v Line: 92
Warning (10230): Verilog HDL assignment warning at pdm_to_pcm.v(172): truncated value with size 32 to match size of target (4) File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v Line: 172
Warning (10230): Verilog HDL assignment warning at pdm_to_pcm.v(198): truncated value with size 32 to match size of target (5) File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v Line: 198
Warning (10230): Verilog HDL assignment warning at pdm_to_pcm.v(255): truncated value with size 19 to match size of target (15) File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v Line: 255
Info (12128): Elaborating entity "fifo2" for hierarchy "fifo2:module_gen[0].fifo_i" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v Line: 115
Info (12128): Elaborating entity "dcfifo" for hierarchy "fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/fifo2.v Line: 80
Info (12130): Elaborated megafunction instantiation "fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/fifo2.v Line: 80
Info (12133): Instantiated megafunction "fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component" with the following parameter: File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/fifo2.v Line: 80
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "15"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_cvi1.tdf
    Info (12023): Found entity 1: dcfifo_cvi1 File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dcfifo_cvi1.tdf Line: 37
Info (12128): Elaborating entity "dcfifo_cvi1" for hierarchy "fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated" File: /home/tejas/intelFPGA_lite/19.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 191
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_h26.tdf
    Info (12023): Found entity 1: a_graycounter_h26 File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_graycounter_h26.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_h26" for hierarchy "fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_h26:rdptr_g1p" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dcfifo_cvi1.tdf Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_dgb.tdf
    Info (12023): Found entity 1: a_graycounter_dgb File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/a_graycounter_dgb.tdf Line: 25
Info (12128): Elaborating entity "a_graycounter_dgb" for hierarchy "fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|a_graycounter_dgb:wrptr_g1p" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dcfifo_cvi1.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ji51.tdf
    Info (12023): Found entity 1: altsyncram_ji51 File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/altsyncram_ji51.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ji51" for hierarchy "fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|altsyncram_ji51:fifo_ram" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dcfifo_cvi1.tdf Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_r9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_r9l File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/alt_synch_pipe_r9l.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_r9l" for hierarchy "fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dcfifo_cvi1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_cv8.tdf
    Info (12023): Found entity 1: dffpipe_cv8 File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dffpipe_cv8.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_cv8" for hierarchy "fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_r9l:rs_dgwp|dffpipe_cv8:dffpipe6" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/alt_synch_pipe_r9l.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_s9l.tdf
    Info (12023): Found entity 1: alt_synch_pipe_s9l File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/alt_synch_pipe_s9l.tdf Line: 27
Info (12128): Elaborating entity "alt_synch_pipe_s9l" for hierarchy "fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dcfifo_cvi1.tdf Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_dv8.tdf
    Info (12023): Found entity 1: dffpipe_dv8 File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dffpipe_dv8.tdf Line: 25
Info (12128): Elaborating entity "dffpipe_dv8" for hierarchy "fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|alt_synch_pipe_s9l:ws_dgrp|dffpipe_dv8:dffpipe9" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/alt_synch_pipe_s9l.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_5h5.tdf
    Info (12023): Found entity 1: cmpr_5h5 File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/cmpr_5h5.tdf Line: 23
Info (12128): Elaborating entity "cmpr_5h5" for hierarchy "fifo2:module_gen[0].fifo_i|dcfifo:dcfifo_component|dcfifo_cvi1:auto_generated|cmpr_5h5:rdempty_eq_comp" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/db/dcfifo_cvi1.tdf Line: 60
Info (12128): Elaborating entity "cic_d" for hierarchy "cic_d:cic_filter" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v Line: 150
Warning (10230): Verilog HDL assignment warning at cic_package.sv(90): truncated value with size 64 to match size of target (32) File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/cic_core/cic_package.sv Line: 90
Info (12128): Elaborating entity "integrator" for hierarchy "cic_d:cic_filter|integrator:int_stage[0].int_inst" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/cic_core/cic_d.sv Line: 33
Info (12128): Elaborating entity "downsampler" for hierarchy "cic_d:cic_filter|downsampler:u1" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/cic_core/cic_d.sv Line: 48
Warning (10230): Verilog HDL assignment warning at downsampler.sv(23): truncated value with size 32 to match size of target (7) File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/cic_core/downsampler.sv Line: 23
Info (12128): Elaborating entity "comb" for hierarchy "cic_d:cic_filter|comb:comb_stage[0].comb_inst" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/cic_core/cic_d.sv Line: 62
Info (12128): Elaborating entity "spi_slave" for hierarchy "spi_slave:spislv" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v Line: 163
Warning (10230): Verilog HDL assignment warning at spi_slave.v(45): truncated value with size 32 to match size of target (5) File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/spi_slave.v Line: 45
Warning (12193): Intel FPGA IP Evaluation Mode feature will not be used - it has been explicitly disabled for this design
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Warning (20013): Ignored 19 assignments for entity "cic" -- entity does not exist in design
Warning (20013): Ignored 59 assignments for entity "cic_cic_ii_0" -- entity does not exist in design
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 9 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "pdm[1]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v Line: 32
    Warning (15610): No output dependent on input pin "pdm[2]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v Line: 32
    Warning (15610): No output dependent on input pin "pdm[3]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v Line: 32
    Warning (15610): No output dependent on input pin "pdm[4]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v Line: 32
    Warning (15610): No output dependent on input pin "pdm[5]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v Line: 32
    Warning (15610): No output dependent on input pin "pdm[6]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v Line: 32
    Warning (15610): No output dependent on input pin "pdm[7]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v Line: 32
    Warning (15610): No output dependent on input pin "pdm[8]" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v Line: 32
    Warning (15610): No output dependent on input pin "mosi" File: /home/tejas/intelFPGA_lite/19.1/quartus/bin/isc_micarray/pdm_to_pcm.v Line: 38
Info (21057): Implemented 1508 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 3 output pins
    Info (21061): Implemented 1357 logic cells
    Info (21064): Implemented 135 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings
    Info: Peak virtual memory: 1105 megabytes
    Info: Processing ended: Tue Dec  3 16:19:40 2019
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:41


