[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  29131       tick       3930459       1775966       1720912       3930459 
      2  29131       tick       5372783       2525683       2505728       5372783 
      3  29131       tick       5380474       2527202       2507827       5380474 
      4  29131       tick       5357034       2520587       2502422       5357034 
      5  29131       tick       5363645       2522468       2497000       5363645 
      6  29131       tick       5357692       2521246       2504483       5357692 
      7  29131       tick       5362918       2521059       2502031       5362918 
      8  29131       tick       5365638       2523593       2501271       5365638 
      9  29131       tick       5225127       2455293       2431493       5225127 
     10  29131       tick       5497925       2585086       2558794       5497925 
     11  29131       tick       5369942       2523583       2504674       5369942 
     12  29131       tick       5361768       2521745       2505134       5361768 
     13  29131       tick       5363912       2521953       2500458       5363912 
     14  29131       tick       5362692       2521652       2502947       5362692 
     15  29131       tick       5372015       2525548       2505850       5372015 
     16  29131       tick       5371209       2523434       2502014       5371209 
     17  29131       tick       5359362       2519196       2502293       5359362 
     18  29131       tick       5362512       2521344       2498938       5362512 
     19  29131       exit        909691        426616        421847        909691 
