{
	"auto_complete":
	{
		"selected_items":
		[
			[
				"enc",
				"encOut"
			],
			[
				"enco",
				"encoder_OUT"
			],
			[
				"c",
				"condOut"
			],
			[
				"mux",
				"mux_8x1_7_bits"
			],
			[
				"o",
				"Out"
			],
			[
				"z",
				"Z"
			],
			[
				"en",
				"end"
			],
			[
				"b",
				"begin"
			],
			[
				"f",
				"Flags"
			],
			[
				"Contr",
				"ControlSignals"
			],
			[
				"SG",
				"signExtension1Out"
			],
			[
				"SR",
				"SRA"
			],
			[
				"mf",
				"MFC"
			],
			[
				"I",
				"I0"
			],
			[
				"d",
				"DSS"
			],
			[
				"w",
				"WORD"
			],
			[
				"m",
				"misc_sel"
			],
			[
				"end",
				"endmodule"
			],
			[
				"reg",
				"reg_sel"
			],
			[
				"re",
				"reg_sel_out"
			],
			[
				"mis",
				"misc_sel_out"
			],
			[
				"TEM",
				"tempMFC"
			],
			[
				"sRT",
				"SR_Flags_Out"
			],
			[
				"RAM",
				"RW_RAM"
			],
			[
				"S",
				"SRB"
			],
			[
				"Se",
				"SE_EN"
			],
			[
				"SS",
				"SSAB"
			],
			[
				"st",
				"STA"
			],
			[
				"SAL",
				"SALUB"
			],
			[
				"mdr",
				"MDR_EN"
			],
			[
				"cl",
				"CLR"
			],
			[
				"md",
				"MDR_EN"
			],
			[
				"EN",
				"end"
			],
			[
				"C",
				"CIn"
			],
			[
				"O",
				"Out"
			],
			[
				"Data",
				"DataOut"
			],
			[
				"e",
				"registerEnable"
			],
			[
				"r",
				"registerEnable"
			],
			[
				"da",
				"DataSize"
			]
		]
	},
	"buffers":
	[
		{
			"file": "ARMSIM/compiling scripts",
			"settings":
			{
				"buffer_size": 2064,
				"line_ending": "Windows"
			}
		},
		{
			"file": "ARMSIM/microstore_rom.v",
			"settings":
			{
				"buffer_size": 6771,
				"line_ending": "Windows"
			}
		},
		{
			"file": "ARMSIM/test_data_path.v",
			"settings":
			{
				"buffer_size": 2772,
				"line_ending": "Windows"
			}
		},
		{
			"file": "ARMSIM/data_path.v",
			"settings":
			{
				"buffer_size": 2377,
				"line_ending": "Windows"
			}
		},
		{
			"file": "ARMSIM/microprocessor.v",
			"settings":
			{
				"buffer_size": 2132,
				"line_ending": "Windows"
			}
		},
		{
			"file": "ARMSIM/control_unit.v",
			"settings":
			{
				"buffer_size": 1081,
				"line_ending": "Windows"
			}
		},
		{
			"file": "ARMSIM/ram_256.v",
			"settings":
			{
				"buffer_size": 2186,
				"line_ending": "Windows"
			}
		},
		{
			"contents": "///////////////\n//Register File\n///////////////\nmodule register_file(output [31:0] outA, outB, input [3:0] writeAddress, addressA, addressB, input [31:0] inputData, input RW, CLR, CLK);\n\n	// outA, outB son las salidas de los MUX\n	// writeAddress es la direccion donde se va a escribir\n	// addressA es la direccion donde se va a leer para poner info en outA\n	// addressB es la direccion donde se va a leer para poner info en outB\n	// inputData es la informacion que se va a escribir\n	// RW es la se~al que determina si vamos a leer=1/escribir=0\n	// CLR es para borrar registro; clear=0/notClear=1\n	// CLK	se~al positive edge triggered\n\n	wire [15:0] registerEnable;\n\n	wire [31:0] inputDataTemp;\n	wire [31:0] outR0, outR1, outR2, outR3,outR4,outR5,outR6,outR7,outR8,outR9,outR10,outR11,outR12,outR13,outR14,outR15, outR15Temp;\n	always @ (writeAddress, addressA, addressB, inputData, RW, CLR, CLK);\n	//Determine registerEnable\n	decoder_4x16 decoder (registerEnable, writeAddress, ~RW);\n	//Write to Register Bank \n	register_32_bits R0  (outR0,  inputData, ~registerEnable[0],  CLR, CLK);\n	register_32_bits R1  (outR1,  inputData, ~registerEnable[1],  CLR, CLK);\n	register_32_bits R2  (outR2,  inputData, ~registerEnable[2],  CLR, CLK);\n	register_32_bits R3  (outR3,  inputData, ~registerEnable[3],  CLR, CLK);\n	register_32_bits R4  (outR4,  inputData, ~registerEnable[4],  CLR, CLK);\n	register_32_bits R5  (outR5,  inputData, ~registerEnable[5],  CLR, CLK);\n	register_32_bits R6  (outR6,  inputData, ~registerEnable[6],  CLR, CLK);\n	register_32_bits R7  (outR7,  inputData, ~registerEnable[7],  CLR, CLK);\n	register_32_bits R8  (outR8,  inputData, ~registerEnable[8],  CLR, CLK);\n	register_32_bits R9  (outR9,  inputData, ~registerEnable[9],  CLR, CLK);\n	register_32_bits R10 (outR10, inputData, ~registerEnable[10], CLR, CLK);\n	register_32_bits R11 (outR11, inputData, ~registerEnable[11], CLR, CLK);\n	register_32_bits R12 (outR12, inputData, ~registerEnable[12], CLR, CLK);\n	register_32_bits R13 (outR13, inputData, ~registerEnable[13], CLR, CLK);\n	register_32_bits R14 (outR14, inputData, ~registerEnable[14], CLR, CLK);\n	register_32_bits R15 (outR15, inputData, ~registerEnable[15], CLR, CLK);\n\n	/*//Making the two least significant bits 0 for PC register.\n	assign inputDataTemp = inputData & 32'hffffffff ;\n	//inputDataTemp = (inputDataTemp & 32'hfffffffc);\n	//register_32_bits R15 (outR15, inputDataTemp, ~registerEnable[15], CLR, CLK);\n	assign outR15Temp= outR15 + 32'h00000008;*/\n\n	//Select outA/B\n	mux_16x1 muxA (outA, addressA, outR0, outR1, outR2, outR3, outR4, outR5, outR6, outR7, outR8, outR9, outR10, outR11, outR12, outR13, outR14, outR15);\n\n	mux_16x1 muxB (outB, addressB, outR0, outR1, outR2, outR3, outR4, outR5, outR6, outR7, outR8, outR9, outR10, outR11, outR12, outR13, outR14, outR15);\n	\nendmodule",
			"file": "ARMSIM/register_file.v",
			"file_size": 2861,
			"file_write_time": 131058578231238307,
			"settings":
			{
				"buffer_size": 2815,
				"line_ending": "Windows"
			}
		},
		{
			"file": "/C/Users/AbisaiRamosRodriguez/Downloads/theproject.v",
			"settings":
			{
				"buffer_size": 51189,
				"line_ending": "Unix"
			}
		}
	],
	"build_system": "",
	"build_system_choices":
	[
	],
	"build_varint": "",
	"command_palette":
	{
		"height": 360.0,
		"last_filter": "Package Control: ",
		"selected_items":
		[
			[
				"Package Control: ",
				"Package Control: Enable Package"
			]
		],
		"width": 400.0
	},
	"console":
	{
		"height": 405.0,
		"history":
		[
			"import urllib.request,os,hashlib; h = '2915d1851351e5ee549c20394736b442' + '8bc59f460fa1548d1514676163dafc88'; pf = 'Package Control.sublime-package'; ipp = sublime.installed_packages_path(); urllib.request.install_opener( urllib.request.build_opener( urllib.request.ProxyHandler()) ); by = urllib.request.urlopen( 'http://packagecontrol.io/' + pf.replace(' ', '%20')).read(); dh = hashlib.sha256(by).hexdigest(); print('Error validating download (got %s instead of %s), please try manual install' % (dh, h)) if dh != h else open(os.path.join( ipp, pf), 'wb' ).write(by)",
			"import urllib2,os,hashlib; h = '2915d1851351e5ee549c20394736b442' + '8bc59f460fa1548d1514676163dafc88'; pf = 'Package Control.sublime-package'; ipp = sublime.installed_packages_path(); os.makedirs( ipp ) if not os.path.exists(ipp) else None; urllib2.install_opener( urllib2.build_opener( urllib2.ProxyHandler()) ); by = urllib2.urlopen( 'http://packagecontrol.io/' + pf.replace(' ', '%20')).read(); dh = hashlib.sha256(by).hexdigest(); open( os.path.join( ipp, pf), 'wb' ).write(by) if dh == h else None; print('Error validating download (got %s instead of %s), please try manual install' % (dh, h) if dh != h else 'Please restart Sublime Text to finish installation')",
			"import urllib.request,os,hashlib; h = '2915d1851351e5ee549c20394736b442' + '8bc59f460fa1548d1514676163dafc88'; pf = 'Package Control.sublime-package'; ipp = sublime.installed_packages_path(); urllib.request.install_opener( urllib.request.build_opener( urllib.request.ProxyHandler()) ); by = urllib.request.urlopen( 'http://packagecontrol.io/' + pf.replace(' ', '%20')).read(); dh = hashlib.sha256(by).hexdigest(); print('Error validating download (got %s instead of %s), please try manual install' % (dh, h)) if dh != h else open(os.path.join( ipp, pf), 'wb' ).write(by)"
		]
	},
	"distraction_free":
	{
		"menu_visible": true,
		"show_minimap": false,
		"show_open_files": false,
		"show_tabs": false,
		"side_bar_visible": false,
		"status_bar_visible": false
	},
	"expanded_folders":
	[
		"/C/Development/ARMSIM/ARMSIM"
	],
	"file_history":
	[
		"/C/Development/ARMSIM/ARMSIM/register_32_bits.v",
		"/C/Development/ARMSIM/ARMSIM/test_encoder.v",
		"/C/Development/ARMSIM/ARMSIM/encoder.v",
		"/C/Development/ARMSIM/ARMSIM/incrementor.v",
		"/C/Development/ARMSIM/ARMSIM/inverter.v",
		"/C/Development/ARMSIM/ARMSIM/ram_256.v",
		"/C/Development/ARMSIM/ARMSIM/condition_check.v",
		"/C/Development/ARMSIM/ARMSIM/mux_4x1_cu.v",
		"/C/Development/ARMSIM/ARMSIM/control_unit.v",
		"/C/Development/ARMSIM/ARMSIM/test_cu.v",
		"/C/Development/ARMSIM/ARMSIM/microstore_rom.v",
		"/C/Development/ARMSIM/ARMSIM/test_inv2.v",
		"/C/Development/ARMSIM/ARMSIM/microprocessor.v",
		"/C/Development/ARMSIM/ARMSIM/register_file.v",
		"/C/Users/AbisaiRamosRodriguez/Downloads/theproject.v",
		"/C/Development/ARMSIM/ARMSIM/test_encoder2.v",
		"/C/Development/ARMSIM/ARMSIM/test_rom2.v",
		"/C/Development/ARMSIM/ARMSIM/compiling scripts",
		"/C/Development/ARMSIM/ARMSIM/test_data.txt",
		"/C/Development/ARMSIM/ARMSIM/data_path.v",
		"/C/Development/ARMSIM/ARMSIM/rom.v",
		"/C/Users/AbisaiRamosRodriguez/Downloads/testcode_arm1.txt",
		"/C/Development/ARMSIM/ARMSIM/test_control_unit.v",
		"/C/Development/ARMSIM/ARMSIM/test_code.csv",
		"/C/Users/AbisaiRamosRodriguez/Downloads/ARM SIM State Table - Encoder Fix.csv",
		"/C/Development/ARMSIM/ARMSIM/pipeline_register.v",
		"/C/Development/ARMSIM/ARMSIM/sign_extension.v",
		"/C/Development/ARMSIM/ARMSIM/shifter.v",
		"/C/Development/ARMSIM/ARMSIM/seven_bit_register.v",
		"/C/Development/ARMSIM/ARMSIM/next_state_add_sel.v",
		"/C/Development/ARMSIM/ARMSIM/mux_4x1_4.v",
		"/C/Development/ARMSIM/ARMSIM/mux_8x1_7_bits.v",
		"/C/Development/ARMSIM/ARMSIM/mux_4x1.v",
		"/C/Development/ARMSIM/ARMSIM/mux_2x1_7_bits.v",
		"/C/Development/ARMSIM/ARMSIM/mux_2x1_4.v",
		"/C/Development/ARMSIM/ARMSIM/mux_2x1.v",
		"/C/Development/ARMSIM/ARMSIM/mux_16x1.v",
		"/C/Development/ARMSIM/ARMSIM/immediate_sign_extension.v",
		"/C/Development/ARMSIM/ARMSIM/decoder_4x16.v",
		"/C/Development/ARMSIM/ARMSIM/data_size_selector.v",
		"/C/Development/ARMSIM/ARMSIM/branch_ext.v",
		"/C/Development/ARMSIM/ARMSIM/amount_selector.v",
		"/C/Development/ARMSIM/ARMSIM/alu_arm.v",
		"/C/Development/ARMSIM/ARMSIM/Encoder.v",
		"/C/Development/ARMSIM/ARMSIM/Encoder States",
		"/C/Development/ARMSIM/ARMSIM/test_data_path.v",
		"/C/Development/ARMSIM/ARMSIM/test_register_32_bits.v",
		"/C/Users/AbisaiRamosRodriguez/Downloads/codeProject.txt",
		"/C/Development/ARMSIM/ARMSIM/test_sign_extension.v",
		"/C/Development/ARMSIM/ARMSIM/test_mux_2x1.v",
		"/C/Development/ARMSIM/ARMSIM/Pipeline_Register.v",
		"/C/Development/ARMSIM/ARMSIM/test_data_size_sel.v",
		"/C/Users/AbisaiRamosRodriguez/Desktop/DataPath.v",
		"/C/Development/ARMSIM/ARMSIM/test_ram_256.v",
		"/C/Development/ARMSIM/ARMSIM/test_register_file.v",
		"/C/Development/ARMSIM/ARMSIM/test_signExtension.v",
		"/C/Development/ARMSIM/ARMSIM/signExtension.v",
		"/C/Development/ARMSIM/ARMSIM/shifter.sv",
		"/C/Development/ARMSIM/ARMSIM/Branch_Ext.v",
		"/C/Development/ARMSIM/ARMSIM/test_branch_ext.v",
		"/C/Development/ARMSIM/ARMSIM/dataPath.v",
		"/C/Development/ARMSIM/ARMSIM/test_amount_selector.v",
		"/C/Development/ARMSIM/ARMSIM/test_mux_4x1.v",
		"/C/Development/ARMSIM/ARMSIM/Shifter.sv",
		"/C/Development/ARMSIM/ARMSIM/test_immediate_sign_ext.v",
		"/C/Development/ARMSIM/ARMSIM/test_dec_4x16.v",
		"/C/Users/Abisai/Desktop/ARMSIM/ARMSIM/decoder_4x16.v",
		"/C/Users/Abisai/Desktop/ARMSIM/ARMSIM/test_register_file.v",
		"/C/Users/Abisai/Desktop/ARMSIM/ARMSIM/register_32_bits.v",
		"/C/Users/Abisai/Desktop/ARMSIM/ARMSIM/register_file.v",
		"/C/Users/Abisai/Desktop/ARMSIM/ARMSIM/compiling scripts",
		"/C/Users/Abisai/Desktop/ARMSIM/ARMSIM/test_dec_4x16.v",
		"/C/Users/Abisai/Desktop/ARMSIM/ARMSIM/mux_4x1.v",
		"/C/Users/Abisai/Desktop/ARMSIM/ARMSIM/test_ram_256.v",
		"/C/Users/Abisai/Desktop/ARMSIM/ARMSIM/mux_2x1.v",
		"/C/Users/Abisai/Desktop/ARMSIM/ARMSIM/mux_16x1.v",
		"/C/Users/Abisai/Desktop/ARMSIM/ARMSIM/test_alu_arm.v",
		"/C/Users/Abisai/Desktop/ARMSIM/ARMSIM/test_mux_4x1.v",
		"/C/Users/Abisai/Desktop/ARMSIM/ARMSIM/test_dec_2x4.v",
		"/C/Users/Abisai/Desktop/ARMSIM/ARMSIM/alu_arm.v",
		"/C/Users/Abisai/Desktop/ARMSIM/ARMSIM/test_mux_16x1.v",
		"/C/Users/Abisai/Desktop/ARM-SIM/ARMSIM/mux_16x1.v",
		"/C/Users/Abisai/Desktop/ARM-SIM/ARMSIM/decoder_4x16.v",
		"/C/Users/Abisai/Downloads/Verilog.sublime-package"
	],
	"find":
	{
		"height": 34.0
	},
	"find_in_files":
	{
		"height": 0.0,
		"where_history":
		[
		]
	},
	"find_state":
	{
		"case_sensitive": true,
		"find_history":
		[
			"ramdummyreadfile",
			"0101101",
			"%d",
			"B",
			"if(tempIR_IN[23]==0) encoder_OUT = 7'b0101101;\n						else encoder_OUT = 7'b0101111;\nif(tempIR_IN[23]==0) encoder_OUT = 7'b0110001;\n						else encoder_OUT = 7'b0110011;\nif(tempIR_IN[23]==0) encoder_OUT = 7'b0110100;\n						else encoder_OUT = 7'b0110110;\nif(tempIR_IN[23]==0) encoder_OUT = 7'b0111000;\n						else encoder_OUT = 7'b0111010;\nif(tempIR_IN[23]==0) encoder_OUT = 7'b0111011;\n						else encoder_OUT = 7'b0111100;\nif(tempIR_IN[23]==0) encoder_OUT = 7'b0111101;\n						else encoder_OUT = 7'b0111110;\nif(tempIR_IN[23]==0) encoder_OUT = 7'b0111111;\n						else encoder_OUT = 7'b1000001;\nif(tempIR_IN[23]==0) encoder_OUT = 7'b1000011;\n						else encoder_OUT = 7'b1000101;\nif(tempIR_IN[23]==0) encoder_OUT = 7'b1000110;\n						else encoder_OUT = 7'b1001000;\nif(tempIR_IN[23]==0) encoder_OUT = 7'b1001010;\n						else encoder_OUT = 7'b1001100;\nif(tempIR_IN[23]==0) encoder_OUT = 7'b1001101;\n						else encoder_OUT = 7'b1001110;\nif(tempIR_IN[23]==0) encoder_OUT = 7'b1001111;\n						else encoder_OUT = 7'b1010000;",
			"registerFile",
			"001101110000001111000110000000000000000000000",
			"101100000000001111000100000000000000001011011",
			"44'",
			"11100010_00000001_00000000_00000000",
			" ",
			"Signed Store Register Post",
			"Signed Store Immediate Post",
			"0110110",
			"b010011",
			"signed store register post",
			"signed store",
			"signed store registe",
			"signed store register post",
			"signeg store",
			"0110100",
			"6'b111011",
			"0110110",
			"0110100",
			"0110110",
			"%d",
			"Signed Store Register",
			"Signed Store Register Post",
			"Signed Store Register Post-indexed",
			"B",
			"1001110",
			"B",
			"#10 I = ",
			"I,",
			"(I",
			"B",
			"=%b I",
			"B",
			"b'",
			"if(tempIR_IN[24]==0)",
			"1'b1,1'b1",
			"0111101",
			"b0111110",
			"0111110",
			"IncrIn",
			"IrOut",
			"monitor",
			"SMA",
			"<=",
			".Y",
			"dp_test.regf.register",
			"param_256eter",
			"ram",
			"dp_test",
			"2",
			"word",
			"RAM",
			"IR<=32'b11100001111001100101101111011110;",
			"counter",
			"always",
			"ns",
			"sts",
			"SE_EN",
			"RF_CLR",
			"MUN",
			"ISO",
			"SHIFTER_EN",
			"aluFlagsOut",
			"D",
			"Q",
			"C_flag",
			"enable",
			"data",
			"shiftNum",
			"shifter_operand",
			"Rm",
			"enable",
			"CoutFlag",
			"carry",
			"Y",
			"=",
			"OUT",
			"Y",
			"signEN",
			"imme_SEL",
			"#99",
			".Y",
			"register",
			"regtb",
			"enbale"
		],
		"highlight": true,
		"in_selection": false,
		"preserve_case": false,
		"regex": false,
		"replace_history":
		[
			"%b",
			"x",
			"45'",
			"_",
			"%b",
			"x",
			"#10 I <= ",
			"I,7'b",
			"I,7b'",
			"(\"I",
			"x",
			"=%b\", I",
			"=%b\" I",
			"x",
			"'b",
			"if(tempIR_IN[23]==0)",
			"tempIR_IN[7],tempIR_IN[4]",
			"IncrOut",
			"IncRegOut",
			"display",
			"=",
			".outR0",
			"dp.registerFile.R",
			"parameter",
			"ram_256",
			"dp",
			"3",
			"IR<=32'b111000001111001100101101111011110;",
			"DSS",
			"always@",
			"NS",
			"Sts",
			"ISE_EN",
			"STA",
			"SHT_EN",
			"SR_Flags_Out",
			"In",
			"Out",
			"CIn",
			"CIN",
			"EN",
			"Operand",
			"Amount",
			"Operand",
			"EN",
			"CIn",
			"Cout",
			"Out",
			"<=",
			"Out",
			"EN",
			"SISE",
			"#64",
			".Q",
			"R",
			"registerFile"
		],
		"reverse": false,
		"show_context": true,
		"use_buffer2": true,
		"whole_word": false,
		"wrap": true
	},
	"groups":
	[
		{
			"selected": 4,
			"sheets":
			[
				{
					"buffer": 0,
					"file": "ARMSIM/compiling scripts",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 2064,
						"regions":
						{
						},
						"selection":
						[
							[
								58,
								27
							],
							[
								1749,
								1280
							]
						],
						"settings":
						{
							"syntax": "Packages/Text/Plain text.tmLanguage"
						},
						"translation.x": 0.0,
						"translation.y": 0.0,
						"zoom_level": 1.0
					},
					"stack_index": 2,
					"type": "text"
				},
				{
					"buffer": 1,
					"file": "ARMSIM/microstore_rom.v",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 6771,
						"regions":
						{
						},
						"selection":
						[
							[
								6726,
								6726
							]
						],
						"settings":
						{
							"syntax": "Packages/Verilog/verilog.tmLanguage"
						},
						"translation.x": -0.0,
						"translation.y": 647.0,
						"zoom_level": 1.0
					},
					"stack_index": 1,
					"type": "text"
				},
				{
					"buffer": 2,
					"file": "ARMSIM/test_data_path.v",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 2772,
						"regions":
						{
						},
						"selection":
						[
							[
								2354,
								2354
							]
						],
						"settings":
						{
							"syntax": "Packages/Verilog/verilog.tmLanguage",
							"translate_tabs_to_spaces": false
						},
						"translation.x": 0.0,
						"translation.y": 1008.0,
						"zoom_level": 1.0
					},
					"stack_index": 5,
					"type": "text"
				},
				{
					"buffer": 3,
					"file": "ARMSIM/data_path.v",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 2377,
						"regions":
						{
						},
						"selection":
						[
							[
								802,
								792
							]
						],
						"settings":
						{
							"syntax": "Packages/Verilog/verilog.tmLanguage",
							"translate_tabs_to_spaces": false
						},
						"translation.x": 0.0,
						"translation.y": 390.0,
						"zoom_level": 1.0
					},
					"stack_index": 7,
					"type": "text"
				},
				{
					"buffer": 4,
					"file": "ARMSIM/microprocessor.v",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 2132,
						"regions":
						{
						},
						"selection":
						[
							[
								1955,
								1955
							]
						],
						"settings":
						{
							"syntax": "Packages/Verilog/verilog.tmLanguage",
							"translate_tabs_to_spaces": false
						},
						"translation.x": 0.0,
						"translation.y": 702.0,
						"zoom_level": 1.0
					},
					"stack_index": 0,
					"type": "text"
				},
				{
					"buffer": 5,
					"file": "ARMSIM/control_unit.v",
					"semi_transient": true,
					"settings":
					{
						"buffer_size": 1081,
						"regions":
						{
						},
						"selection":
						[
							[
								0,
								0
							]
						],
						"settings":
						{
							"syntax": "Packages/Verilog/verilog.tmLanguage"
						},
						"translation.x": 0.0,
						"translation.y": 0.0,
						"zoom_level": 1.0
					},
					"stack_index": 6,
					"type": "text"
				},
				{
					"buffer": 6,
					"file": "ARMSIM/ram_256.v",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 2186,
						"regions":
						{
						},
						"selection":
						[
							[
								2126,
								2126
							]
						],
						"settings":
						{
							"syntax": "Packages/Verilog/verilog.tmLanguage",
							"translate_tabs_to_spaces": false
						},
						"translation.x": 0.0,
						"translation.y": 390.0,
						"zoom_level": 1.0
					},
					"stack_index": 8,
					"type": "text"
				},
				{
					"buffer": 7,
					"file": "ARMSIM/register_file.v",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 2815,
						"regions":
						{
						},
						"selection":
						[
							[
								2482,
								2482
							]
						],
						"settings":
						{
							"syntax": "Packages/Verilog/verilog.tmLanguage",
							"translate_tabs_to_spaces": false
						},
						"translation.x": 0.0,
						"translation.y": 0.0,
						"zoom_level": 1.0
					},
					"stack_index": 3,
					"type": "text"
				},
				{
					"buffer": 8,
					"file": "/C/Users/AbisaiRamosRodriguez/Downloads/theproject.v",
					"semi_transient": false,
					"settings":
					{
						"buffer_size": 51189,
						"regions":
						{
						},
						"selection":
						[
							[
								11198,
								11198
							]
						],
						"settings":
						{
							"syntax": "Packages/Verilog/verilog.tmLanguage",
							"translate_tabs_to_spaces": false
						},
						"translation.x": 0.0,
						"translation.y": 18729.0,
						"zoom_level": 1.0
					},
					"stack_index": 4,
					"type": "text"
				}
			]
		}
	],
	"incremental_find":
	{
		"height": 21.0
	},
	"input":
	{
		"height": 31.0
	},
	"layout":
	{
		"cells":
		[
			[
				0,
				0,
				1,
				1
			]
		],
		"cols":
		[
			0.0,
			1.0
		],
		"rows":
		[
			0.0,
			1.0
		]
	},
	"menu_visible": true,
	"output.find_results":
	{
		"height": 0.0
	},
	"pinned_build_system": "",
	"project": "ARMSIM.sublime-project",
	"replace":
	{
		"height": 62.0
	},
	"save_all_on_build": true,
	"select_file":
	{
		"height": 0.0,
		"last_filter": "",
		"selected_items":
		[
		],
		"width": 0.0
	},
	"select_project":
	{
		"height": 0.0,
		"last_filter": "",
		"selected_items":
		[
		],
		"width": 0.0
	},
	"select_symbol":
	{
		"height": 0.0,
		"last_filter": "",
		"selected_items":
		[
		],
		"width": 0.0
	},
	"selected_group": 0,
	"settings":
	{
	},
	"show_minimap": true,
	"show_open_files": false,
	"show_tabs": true,
	"side_bar_visible": true,
	"side_bar_width": 277.0,
	"status_bar_visible": true,
	"template_settings":
	{
	}
}
