{% set name = "Surelog" %}
{% set version = "1.54" %}
{% set sha256 = "b4023eeb76bb3219ce6e0e5617e1cd4a1ebbb3116aa19a4487722692c2770d9f" %}

package:
  name: {{ name|lower }}
  version: {{ version }}

source:
  fn: {{ name }}-{{ version }}.tar.gz
  url: https://github.com/chipsalliance/{{ name }}/archive/refs/tags/v{{ version }}.tar.gz
  sha256: {{ sha256 }}

build:
  number: 0
  skip: true  # [win]
  run_exports:
    - {{ pin_subpackage('surelog', max_pin='x') }}

requirements:
  build:
    - {{ compiler('c') }}
    - {{ compiler('cxx') }}
    - cmake
    - make
  host:
    - python
    - antlr
    - capnproto
    - flex
    - gmock
    - gperftools
    - gtest
    - libunwind
    - libuuid
    - orderedmultidict
    - openjdk
    - pkg-config
    - swig
    - uhdm
  run:
    - python
    - gperftools
    - libunwind

test:
  commands:
    - make test

about:
  home: https://github.com/chipsalliance/Surelog
  license: Apache-2.0
  license_family: Apache
  license_file: LICENSE
  summary: SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API
  description: |
    SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API
  dev_url: https://github.com/chipsalliance/Surelog

extra:
  recipe-maintainers:
    - timkpaine
