# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-cc --exe -Wall --trace --timing --build -Mdir /home/shaw/CA_project/fpu/build/obj_dir -top-module testbench /home/shaw/CA_project/fpu/csrc/sim_main.cpp /home/shaw/CA_project/fpu/vsrc/CLA.v /home/shaw/CA_project/fpu/vsrc/comparator.v /home/shaw/CA_project/fpu/vsrc/fpu.v /home/shaw/CA_project/fpu/vsrc/L_shifter.v /home/shaw/CA_project/fpu/vsrc/LZD_5.v /home/shaw/CA_project/fpu/vsrc/Pretree.v /home/shaw/CA_project/fpu/vsrc/testbench.v /home/shaw/CA_project/fpu/vsrc/torecFN.v /home/shaw/CA_project/fpu/vsrc/tostdFN.v /home/shaw/CA_project/fpu/vsrc/uRshifter.v -CFLAGS -DSIM_TIME=50000000 -DENABLE_WAVEFORM"
T      5256   304005  1754365370   672914596  1754365370   672914596 "/home/shaw/CA_project/fpu/build/obj_dir/Vtestbench.cpp"
T      3562   304006  1754365370   672914596  1754365370   672914596 "/home/shaw/CA_project/fpu/build/obj_dir/Vtestbench.h"
T      2095   304007  1754365370   675914490  1754365370   675914490 "/home/shaw/CA_project/fpu/build/obj_dir/Vtestbench.mk"
T       846   304012  1754365370   672914596  1754365370   672914596 "/home/shaw/CA_project/fpu/build/obj_dir/Vtestbench__Syms.cpp"
T      1146   304013  1754365370   672914596  1754365370   672914596 "/home/shaw/CA_project/fpu/build/obj_dir/Vtestbench__Syms.h"
T       308   304014  1754365370   675914490  1754365370   675914490 "/home/shaw/CA_project/fpu/build/obj_dir/Vtestbench__TraceDecls__0__Slow.cpp"
T     10540   304015  1754365370   675914490  1754365370   675914490 "/home/shaw/CA_project/fpu/build/obj_dir/Vtestbench__Trace__0.cpp"
T     14563   304016  1754365370   675914490  1754365370   675914490 "/home/shaw/CA_project/fpu/build/obj_dir/Vtestbench__Trace__0__Slow.cpp"
T      3504   304017  1754365370   672914596  1754365370   672914596 "/home/shaw/CA_project/fpu/build/obj_dir/Vtestbench___024root.h"
T     20712   304018  1754365370   675914490  1754365370   675914490 "/home/shaw/CA_project/fpu/build/obj_dir/Vtestbench___024root__DepSet_hed41eec4__0.cpp"
T      9395   304019  1754365370   672914596  1754365370   672914596 "/home/shaw/CA_project/fpu/build/obj_dir/Vtestbench___024root__DepSet_hed41eec4__0__Slow.cpp"
T       902   304020  1754365370   675914490  1754365370   675914490 "/home/shaw/CA_project/fpu/build/obj_dir/Vtestbench___024root__DepSet_hfc24d085__0.cpp"
T       911   304021  1754365370   672914596  1754365370   672914596 "/home/shaw/CA_project/fpu/build/obj_dir/Vtestbench___024root__DepSet_hfc24d085__0__Slow.cpp"
T       740   304022  1754365370   672914596  1754365370   672914596 "/home/shaw/CA_project/fpu/build/obj_dir/Vtestbench___024root__Slow.cpp"
T       776   304023  1754365370   672914596  1754365370   672914596 "/home/shaw/CA_project/fpu/build/obj_dir/Vtestbench__pch.h"
T      1849   304024  1754365370   675914490  1754365370   675914490 "/home/shaw/CA_project/fpu/build/obj_dir/Vtestbench__ver.d"
T         0        0  1754365370   675914490  1754365370   675914490 "/home/shaw/CA_project/fpu/build/obj_dir/Vtestbench__verFiles.dat"
T      1891   304026  1754365370   675914490  1754365370   675914490 "/home/shaw/CA_project/fpu/build/obj_dir/Vtestbench_classes.mk"
S       961   304040  1754361721    32633394  1754361721    32633394 "/home/shaw/CA_project/fpu/vsrc/CLA.v"
S      1291   304041  1754361721    32633394  1754361721    32633394 "/home/shaw/CA_project/fpu/vsrc/LZD_5.v"
S       572   304042  1754361721    32633394  1754361721    32633394 "/home/shaw/CA_project/fpu/vsrc/L_shifter.v"
S       493   304043  1754361721    32633394  1754361721    32633394 "/home/shaw/CA_project/fpu/vsrc/Pretree.v"
S       335   304044  1754364211   267116471  1754364211   262098556 "/home/shaw/CA_project/fpu/vsrc/comparator.v"
S      3691   304045  1754364298   567702815  1754364298   562701290 "/home/shaw/CA_project/fpu/vsrc/fpu.v"
S       205   304046  1754365368   756983102  1754365368   752983246 "/home/shaw/CA_project/fpu/vsrc/testbench.v"
S      2668   304047  1754361721    32633394  1754361721    32633394 "/home/shaw/CA_project/fpu/vsrc/torecFN.v"
S      1458   304048  1754361721    32633394  1754361721    32633394 "/home/shaw/CA_project/fpu/vsrc/tostdFN.v"
S       572   304049  1754365304   342935604  1754365304   337935887 "/home/shaw/CA_project/fpu/vsrc/uRshifter.v"
S  13896224   271812  1742400913   103621371  1742350624           0 "/home/shaw/Downloads/oss-cad-suite/libexec/verilator_bin"
S      5345   161503  1742400913    74621625  1742350624           0 "/home/shaw/Downloads/oss-cad-suite/share/verilator/include/verilated_std.sv"
S      2787   161486  1742400913    75621616  1742350624           0 "/home/shaw/Downloads/oss-cad-suite/share/verilator/include/verilated_std_waiver.vlt"
