// Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
// Date        : Wed Feb 21 13:00:13 2018
// Host        : demian-ThinkPad-Edge-E420s running 64-bit Ubuntu 16.04 LTS
// Command     : write_verilog -force -mode funcsim
//               /home/demian/UPM/ISPR/Labs/lab4/lab4.srcs/sources_1/bd/system/ip/system_axi_cdma_0_0/system_axi_cdma_0_0_sim_netlist.v
// Design      : system_axi_cdma_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7z010clg400-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "system_axi_cdma_0_0,axi_cdma,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "axi_cdma,Vivado 2017.2" *) 
(* NotValidForBitStream *)
module system_axi_cdma_0_0
   (m_axi_aclk,
    s_axi_lite_aclk,
    s_axi_lite_aresetn,
    cdma_introut,
    s_axi_lite_awready,
    s_axi_lite_awvalid,
    s_axi_lite_awaddr,
    s_axi_lite_wready,
    s_axi_lite_wvalid,
    s_axi_lite_wdata,
    s_axi_lite_bready,
    s_axi_lite_bvalid,
    s_axi_lite_bresp,
    s_axi_lite_arready,
    s_axi_lite_arvalid,
    s_axi_lite_araddr,
    s_axi_lite_rready,
    s_axi_lite_rvalid,
    s_axi_lite_rdata,
    s_axi_lite_rresp,
    m_axi_arready,
    m_axi_arvalid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arprot,
    m_axi_arcache,
    m_axi_rready,
    m_axi_rvalid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_awready,
    m_axi_awvalid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awprot,
    m_axi_awcache,
    m_axi_wready,
    m_axi_wvalid,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_bready,
    m_axi_bvalid,
    m_axi_bresp,
    m_axi_sg_awready,
    m_axi_sg_awvalid,
    m_axi_sg_awaddr,
    m_axi_sg_awlen,
    m_axi_sg_awsize,
    m_axi_sg_awburst,
    m_axi_sg_awprot,
    m_axi_sg_awcache,
    m_axi_sg_wready,
    m_axi_sg_wvalid,
    m_axi_sg_wdata,
    m_axi_sg_wstrb,
    m_axi_sg_wlast,
    m_axi_sg_bready,
    m_axi_sg_bvalid,
    m_axi_sg_bresp,
    m_axi_sg_arready,
    m_axi_sg_arvalid,
    m_axi_sg_araddr,
    m_axi_sg_arlen,
    m_axi_sg_arsize,
    m_axi_sg_arburst,
    m_axi_sg_arprot,
    m_axi_sg_arcache,
    m_axi_sg_rready,
    m_axi_sg_rvalid,
    m_axi_sg_rdata,
    m_axi_sg_rresp,
    m_axi_sg_rlast,
    cdma_tvect_out);
  (* x_interface_info = "xilinx.com:signal:clock:1.0 M_AXI_ACLK CLK" *) input m_axi_aclk;
  (* x_interface_info = "xilinx.com:signal:clock:1.0 S_AXI_LITE_ACLK CLK" *) input s_axi_lite_aclk;
  (* x_interface_info = "xilinx.com:signal:reset:1.0 AXI_RESETN RST" *) input s_axi_lite_aresetn;
  (* x_interface_info = "xilinx.com:signal:interrupt:1.0 CDMA_INTERRUPT INTERRUPT" *) output cdma_introut;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWREADY" *) output s_axi_lite_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWVALID" *) input s_axi_lite_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE AWADDR" *) input [5:0]s_axi_lite_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE WREADY" *) output s_axi_lite_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE WVALID" *) input s_axi_lite_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE WDATA" *) input [31:0]s_axi_lite_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE BREADY" *) input s_axi_lite_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE BVALID" *) output s_axi_lite_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE BRESP" *) output [1:0]s_axi_lite_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARREADY" *) output s_axi_lite_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARVALID" *) input s_axi_lite_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE ARADDR" *) input [5:0]s_axi_lite_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RREADY" *) input s_axi_lite_rready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RVALID" *) output s_axi_lite_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RDATA" *) output [31:0]s_axi_lite_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 S_AXI_LITE RRESP" *) output [1:0]s_axi_lite_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARREADY" *) input m_axi_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARVALID" *) output m_axi_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARADDR" *) output [31:0]m_axi_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARLEN" *) output [7:0]m_axi_arlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARSIZE" *) output [2:0]m_axi_arsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARBURST" *) output [1:0]m_axi_arburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARPROT" *) output [2:0]m_axi_arprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI ARCACHE" *) output [3:0]m_axi_arcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RREADY" *) output m_axi_rready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RVALID" *) input m_axi_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RDATA" *) input [63:0]m_axi_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RRESP" *) input [1:0]m_axi_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI RLAST" *) input m_axi_rlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWREADY" *) input m_axi_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWVALID" *) output m_axi_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWADDR" *) output [31:0]m_axi_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWLEN" *) output [7:0]m_axi_awlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWSIZE" *) output [2:0]m_axi_awsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWBURST" *) output [1:0]m_axi_awburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWPROT" *) output [2:0]m_axi_awprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI AWCACHE" *) output [3:0]m_axi_awcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WREADY" *) input m_axi_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WVALID" *) output m_axi_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WDATA" *) output [63:0]m_axi_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WSTRB" *) output [7:0]m_axi_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI WLAST" *) output m_axi_wlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI BREADY" *) output m_axi_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI BVALID" *) input m_axi_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI BRESP" *) input [1:0]m_axi_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG AWREADY" *) input m_axi_sg_awready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG AWVALID" *) output m_axi_sg_awvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG AWADDR" *) output [31:0]m_axi_sg_awaddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG AWLEN" *) output [7:0]m_axi_sg_awlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG AWSIZE" *) output [2:0]m_axi_sg_awsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG AWBURST" *) output [1:0]m_axi_sg_awburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG AWPROT" *) output [2:0]m_axi_sg_awprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG AWCACHE" *) output [3:0]m_axi_sg_awcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG WREADY" *) input m_axi_sg_wready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG WVALID" *) output m_axi_sg_wvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG WDATA" *) output [31:0]m_axi_sg_wdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG WSTRB" *) output [3:0]m_axi_sg_wstrb;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG WLAST" *) output m_axi_sg_wlast;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG BREADY" *) output m_axi_sg_bready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG BVALID" *) input m_axi_sg_bvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG BRESP" *) input [1:0]m_axi_sg_bresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG ARREADY" *) input m_axi_sg_arready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG ARVALID" *) output m_axi_sg_arvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG ARADDR" *) output [31:0]m_axi_sg_araddr;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG ARLEN" *) output [7:0]m_axi_sg_arlen;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG ARSIZE" *) output [2:0]m_axi_sg_arsize;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG ARBURST" *) output [1:0]m_axi_sg_arburst;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG ARPROT" *) output [2:0]m_axi_sg_arprot;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG ARCACHE" *) output [3:0]m_axi_sg_arcache;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG RREADY" *) output m_axi_sg_rready;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG RVALID" *) input m_axi_sg_rvalid;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG RDATA" *) input [31:0]m_axi_sg_rdata;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG RRESP" *) input [1:0]m_axi_sg_rresp;
  (* x_interface_info = "xilinx.com:interface:aximm:1.0 M_AXI_SG RLAST" *) input m_axi_sg_rlast;
  output [31:0]cdma_tvect_out;

  wire cdma_introut;
  wire [31:0]cdma_tvect_out;
  wire m_axi_aclk;
  wire [31:0]m_axi_araddr;
  wire [1:0]m_axi_arburst;
  wire [3:0]m_axi_arcache;
  wire [7:0]m_axi_arlen;
  wire [2:0]m_axi_arprot;
  wire m_axi_arready;
  wire [2:0]m_axi_arsize;
  wire m_axi_arvalid;
  wire [31:0]m_axi_awaddr;
  wire [1:0]m_axi_awburst;
  wire [3:0]m_axi_awcache;
  wire [7:0]m_axi_awlen;
  wire [2:0]m_axi_awprot;
  wire m_axi_awready;
  wire [2:0]m_axi_awsize;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [63:0]m_axi_rdata;
  wire m_axi_rlast;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire [31:0]m_axi_sg_araddr;
  wire [1:0]m_axi_sg_arburst;
  wire [3:0]m_axi_sg_arcache;
  wire [7:0]m_axi_sg_arlen;
  wire [2:0]m_axi_sg_arprot;
  wire m_axi_sg_arready;
  wire [2:0]m_axi_sg_arsize;
  wire m_axi_sg_arvalid;
  wire [31:0]m_axi_sg_awaddr;
  wire [1:0]m_axi_sg_awburst;
  wire [3:0]m_axi_sg_awcache;
  wire [7:0]m_axi_sg_awlen;
  wire [2:0]m_axi_sg_awprot;
  wire m_axi_sg_awready;
  wire [2:0]m_axi_sg_awsize;
  wire m_axi_sg_awvalid;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire [31:0]m_axi_sg_rdata;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rready;
  wire [1:0]m_axi_sg_rresp;
  wire m_axi_sg_rvalid;
  wire [31:0]m_axi_sg_wdata;
  wire m_axi_sg_wlast;
  wire m_axi_sg_wready;
  wire [3:0]m_axi_sg_wstrb;
  wire m_axi_sg_wvalid;
  wire [63:0]m_axi_wdata;
  wire m_axi_wlast;
  wire m_axi_wready;
  wire [7:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire s_axi_lite_aclk;
  wire [5:0]s_axi_lite_araddr;
  wire s_axi_lite_aresetn;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [5:0]s_axi_lite_awaddr;
  wire s_axi_lite_awready;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire [1:0]s_axi_lite_bresp;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire [1:0]s_axi_lite_rresp;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;

  (* C_AXI_LITE_IS_ASYNC = "0" *) 
  (* C_DLYTMR_RESOLUTION = "256" *) 
  (* C_FAMILY = "zynq" *) 
  (* C_INCLUDE_DRE = "0" *) 
  (* C_INCLUDE_SF = "0" *) 
  (* C_INCLUDE_SG = "1" *) 
  (* C_INSTANCE = "axi_cdma" *) 
  (* C_M_AXI_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_DATA_WIDTH = "64" *) 
  (* C_M_AXI_MAX_BURST_LEN = "8" *) 
  (* C_M_AXI_SG_ADDR_WIDTH = "32" *) 
  (* C_M_AXI_SG_DATA_WIDTH = "32" *) 
  (* C_READ_ADDR_PIPE_DEPTH = "4" *) 
  (* C_S_AXI_LITE_ADDR_WIDTH = "6" *) 
  (* C_S_AXI_LITE_DATA_WIDTH = "32" *) 
  (* C_USE_DATAMOVER_LITE = "0" *) 
  (* C_WRITE_ADDR_PIPE_DEPTH = "4" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  system_axi_cdma_0_0_axi_cdma U0
       (.cdma_introut(cdma_introut),
        .cdma_tvect_out(cdma_tvect_out),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arburst(m_axi_arburst),
        .m_axi_arcache(m_axi_arcache),
        .m_axi_arlen(m_axi_arlen),
        .m_axi_arprot(m_axi_arprot),
        .m_axi_arready(m_axi_arready),
        .m_axi_arsize(m_axi_arsize),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awaddr(m_axi_awaddr),
        .m_axi_awburst(m_axi_awburst),
        .m_axi_awcache(m_axi_awcache),
        .m_axi_awlen(m_axi_awlen),
        .m_axi_awprot(m_axi_awprot),
        .m_axi_awready(m_axi_awready),
        .m_axi_awsize(m_axi_awsize),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rlast(m_axi_rlast),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_sg_araddr(m_axi_sg_araddr),
        .m_axi_sg_arburst(m_axi_sg_arburst),
        .m_axi_sg_arcache(m_axi_sg_arcache),
        .m_axi_sg_arlen(m_axi_sg_arlen),
        .m_axi_sg_arprot(m_axi_sg_arprot),
        .m_axi_sg_arready(m_axi_sg_arready),
        .m_axi_sg_arsize(m_axi_sg_arsize),
        .m_axi_sg_arvalid(m_axi_sg_arvalid),
        .m_axi_sg_awaddr(m_axi_sg_awaddr),
        .m_axi_sg_awburst(m_axi_sg_awburst),
        .m_axi_sg_awcache(m_axi_sg_awcache),
        .m_axi_sg_awlen(m_axi_sg_awlen),
        .m_axi_sg_awprot(m_axi_sg_awprot),
        .m_axi_sg_awready(m_axi_sg_awready),
        .m_axi_sg_awsize(m_axi_sg_awsize),
        .m_axi_sg_awvalid(m_axi_sg_awvalid),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .m_axi_sg_rdata(m_axi_sg_rdata),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rready(m_axi_sg_rready),
        .m_axi_sg_rresp(m_axi_sg_rresp),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .m_axi_sg_wdata(m_axi_sg_wdata),
        .m_axi_sg_wlast(m_axi_sg_wlast),
        .m_axi_sg_wready(m_axi_sg_wready),
        .m_axi_sg_wstrb(m_axi_sg_wstrb),
        .m_axi_sg_wvalid(m_axi_sg_wvalid),
        .m_axi_wdata(m_axi_wdata),
        .m_axi_wlast(m_axi_wlast),
        .m_axi_wready(m_axi_wready),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wvalid(m_axi_wvalid),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr),
        .s_axi_lite_aresetn(s_axi_lite_aresetn),
        .s_axi_lite_arready(s_axi_lite_arready),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awaddr(s_axi_lite_awaddr),
        .s_axi_lite_awready(s_axi_lite_awready),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bresp(s_axi_lite_bresp),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_rresp(s_axi_lite_rresp),
        .s_axi_lite_rvalid(s_axi_lite_rvalid),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axi_lite_wready(s_axi_lite_wready),
        .s_axi_lite_wvalid(s_axi_lite_wvalid));
endmodule

(* C_AXI_LITE_IS_ASYNC = "0" *) (* C_DLYTMR_RESOLUTION = "256" *) (* C_FAMILY = "zynq" *) 
(* C_INCLUDE_DRE = "0" *) (* C_INCLUDE_SF = "0" *) (* C_INCLUDE_SG = "1" *) 
(* C_INSTANCE = "axi_cdma" *) (* C_M_AXI_ADDR_WIDTH = "32" *) (* C_M_AXI_DATA_WIDTH = "64" *) 
(* C_M_AXI_MAX_BURST_LEN = "8" *) (* C_M_AXI_SG_ADDR_WIDTH = "32" *) (* C_M_AXI_SG_DATA_WIDTH = "32" *) 
(* C_READ_ADDR_PIPE_DEPTH = "4" *) (* C_S_AXI_LITE_ADDR_WIDTH = "6" *) (* C_S_AXI_LITE_DATA_WIDTH = "32" *) 
(* C_USE_DATAMOVER_LITE = "0" *) (* C_WRITE_ADDR_PIPE_DEPTH = "4" *) (* ORIG_REF_NAME = "axi_cdma" *) 
(* downgradeipidentifiedwarnings = "yes" *) 
module system_axi_cdma_0_0_axi_cdma
   (m_axi_aclk,
    s_axi_lite_aclk,
    s_axi_lite_aresetn,
    cdma_introut,
    s_axi_lite_awready,
    s_axi_lite_awvalid,
    s_axi_lite_awaddr,
    s_axi_lite_wready,
    s_axi_lite_wvalid,
    s_axi_lite_wdata,
    s_axi_lite_bready,
    s_axi_lite_bvalid,
    s_axi_lite_bresp,
    s_axi_lite_arready,
    s_axi_lite_arvalid,
    s_axi_lite_araddr,
    s_axi_lite_rready,
    s_axi_lite_rvalid,
    s_axi_lite_rdata,
    s_axi_lite_rresp,
    m_axi_arready,
    m_axi_arvalid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arprot,
    m_axi_arcache,
    m_axi_rready,
    m_axi_rvalid,
    m_axi_rdata,
    m_axi_rresp,
    m_axi_rlast,
    m_axi_awready,
    m_axi_awvalid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awprot,
    m_axi_awcache,
    m_axi_wready,
    m_axi_wvalid,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_bready,
    m_axi_bvalid,
    m_axi_bresp,
    m_axi_sg_awready,
    m_axi_sg_awvalid,
    m_axi_sg_awaddr,
    m_axi_sg_awlen,
    m_axi_sg_awsize,
    m_axi_sg_awburst,
    m_axi_sg_awprot,
    m_axi_sg_awcache,
    m_axi_sg_wready,
    m_axi_sg_wvalid,
    m_axi_sg_wdata,
    m_axi_sg_wstrb,
    m_axi_sg_wlast,
    m_axi_sg_bready,
    m_axi_sg_bvalid,
    m_axi_sg_bresp,
    m_axi_sg_arready,
    m_axi_sg_arvalid,
    m_axi_sg_araddr,
    m_axi_sg_arlen,
    m_axi_sg_arsize,
    m_axi_sg_arburst,
    m_axi_sg_arprot,
    m_axi_sg_arcache,
    m_axi_sg_rready,
    m_axi_sg_rvalid,
    m_axi_sg_rdata,
    m_axi_sg_rresp,
    m_axi_sg_rlast,
    cdma_tvect_out);
  input m_axi_aclk;
  input s_axi_lite_aclk;
  input s_axi_lite_aresetn;
  output cdma_introut;
  output s_axi_lite_awready;
  input s_axi_lite_awvalid;
  input [5:0]s_axi_lite_awaddr;
  output s_axi_lite_wready;
  input s_axi_lite_wvalid;
  input [31:0]s_axi_lite_wdata;
  input s_axi_lite_bready;
  output s_axi_lite_bvalid;
  output [1:0]s_axi_lite_bresp;
  output s_axi_lite_arready;
  input s_axi_lite_arvalid;
  input [5:0]s_axi_lite_araddr;
  input s_axi_lite_rready;
  output s_axi_lite_rvalid;
  output [31:0]s_axi_lite_rdata;
  output [1:0]s_axi_lite_rresp;
  input m_axi_arready;
  output m_axi_arvalid;
  output [31:0]m_axi_araddr;
  output [7:0]m_axi_arlen;
  output [2:0]m_axi_arsize;
  output [1:0]m_axi_arburst;
  output [2:0]m_axi_arprot;
  output [3:0]m_axi_arcache;
  output m_axi_rready;
  input m_axi_rvalid;
  input [63:0]m_axi_rdata;
  input [1:0]m_axi_rresp;
  input m_axi_rlast;
  input m_axi_awready;
  output m_axi_awvalid;
  output [31:0]m_axi_awaddr;
  output [7:0]m_axi_awlen;
  output [2:0]m_axi_awsize;
  output [1:0]m_axi_awburst;
  output [2:0]m_axi_awprot;
  output [3:0]m_axi_awcache;
  input m_axi_wready;
  output m_axi_wvalid;
  output [63:0]m_axi_wdata;
  output [7:0]m_axi_wstrb;
  output m_axi_wlast;
  output m_axi_bready;
  input m_axi_bvalid;
  input [1:0]m_axi_bresp;
  input m_axi_sg_awready;
  output m_axi_sg_awvalid;
  output [31:0]m_axi_sg_awaddr;
  output [7:0]m_axi_sg_awlen;
  output [2:0]m_axi_sg_awsize;
  output [1:0]m_axi_sg_awburst;
  output [2:0]m_axi_sg_awprot;
  output [3:0]m_axi_sg_awcache;
  input m_axi_sg_wready;
  output m_axi_sg_wvalid;
  output [31:0]m_axi_sg_wdata;
  output [3:0]m_axi_sg_wstrb;
  output m_axi_sg_wlast;
  output m_axi_sg_bready;
  input m_axi_sg_bvalid;
  input [1:0]m_axi_sg_bresp;
  input m_axi_sg_arready;
  output m_axi_sg_arvalid;
  output [31:0]m_axi_sg_araddr;
  output [7:0]m_axi_sg_arlen;
  output [2:0]m_axi_sg_arsize;
  output [1:0]m_axi_sg_arburst;
  output [2:0]m_axi_sg_arprot;
  output [3:0]m_axi_sg_arcache;
  output m_axi_sg_rready;
  input m_axi_sg_rvalid;
  input [31:0]m_axi_sg_rdata;
  input [1:0]m_axi_sg_rresp;
  input m_axi_sg_rlast;
  output [31:0]cdma_tvect_out;

  wire \<const0> ;
  wire \<const1> ;
  wire cdma_introut;
  wire [24:0]\^cdma_tvect_out ;
  wire m_axi_aclk;
  wire [31:0]m_axi_araddr;
  wire [0:0]\^m_axi_arburst ;
  wire [2:0]\^m_axi_arlen ;
  wire m_axi_arready;
  wire [1:0]\^m_axi_arsize ;
  wire m_axi_arvalid;
  wire [31:0]m_axi_awaddr;
  wire [0:0]\^m_axi_awburst ;
  wire [2:0]\^m_axi_awlen ;
  wire m_axi_awready;
  wire [1:0]\^m_axi_awsize ;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [63:0]m_axi_rdata;
  wire m_axi_rlast;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire [31:6]\^m_axi_sg_araddr ;
  wire [0:0]\^m_axi_sg_arburst ;
  wire [1:1]\^m_axi_sg_arlen ;
  wire m_axi_sg_arready;
  wire m_axi_sg_arvalid;
  wire [31:2]\^m_axi_sg_awaddr ;
  wire m_axi_sg_awready;
  wire [1:1]\^m_axi_sg_awsize ;
  wire m_axi_sg_awvalid;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire [31:0]m_axi_sg_rdata;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rready;
  wire [1:0]m_axi_sg_rresp;
  wire m_axi_sg_rvalid;
  wire [31:28]\^m_axi_sg_wdata ;
  wire m_axi_sg_wlast;
  wire m_axi_sg_wready;
  wire [0:0]\^m_axi_sg_wstrb ;
  wire m_axi_sg_wvalid;
  wire [63:0]m_axi_wdata;
  wire m_axi_wlast;
  wire m_axi_wready;
  wire [7:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire s_axi_lite_aclk;
  wire [5:0]s_axi_lite_araddr;
  wire s_axi_lite_aresetn;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [5:0]s_axi_lite_awaddr;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;

  assign cdma_tvect_out[31] = \<const0> ;
  assign cdma_tvect_out[30] = \<const0> ;
  assign cdma_tvect_out[29] = \<const0> ;
  assign cdma_tvect_out[28] = \<const0> ;
  assign cdma_tvect_out[27] = \<const0> ;
  assign cdma_tvect_out[26] = \<const0> ;
  assign cdma_tvect_out[25] = \<const0> ;
  assign cdma_tvect_out[24:8] = \^cdma_tvect_out [24:8];
  assign cdma_tvect_out[7] = \<const0> ;
  assign cdma_tvect_out[6:0] = \^cdma_tvect_out [6:0];
  assign m_axi_arburst[1] = \<const0> ;
  assign m_axi_arburst[0] = \^m_axi_arburst [0];
  assign m_axi_arcache[3] = \<const0> ;
  assign m_axi_arcache[2] = \<const0> ;
  assign m_axi_arcache[1] = \<const1> ;
  assign m_axi_arcache[0] = \<const1> ;
  assign m_axi_arlen[7] = \<const0> ;
  assign m_axi_arlen[6] = \<const0> ;
  assign m_axi_arlen[5] = \<const0> ;
  assign m_axi_arlen[4] = \<const0> ;
  assign m_axi_arlen[3] = \<const0> ;
  assign m_axi_arlen[2:0] = \^m_axi_arlen [2:0];
  assign m_axi_arprot[2] = \<const0> ;
  assign m_axi_arprot[1] = \<const0> ;
  assign m_axi_arprot[0] = \<const0> ;
  assign m_axi_arsize[2] = \<const0> ;
  assign m_axi_arsize[1:0] = \^m_axi_arsize [1:0];
  assign m_axi_awburst[1] = \<const0> ;
  assign m_axi_awburst[0] = \^m_axi_awburst [0];
  assign m_axi_awcache[3] = \<const0> ;
  assign m_axi_awcache[2] = \<const0> ;
  assign m_axi_awcache[1] = \<const1> ;
  assign m_axi_awcache[0] = \<const1> ;
  assign m_axi_awlen[7] = \<const0> ;
  assign m_axi_awlen[6] = \<const0> ;
  assign m_axi_awlen[5] = \<const0> ;
  assign m_axi_awlen[4] = \<const0> ;
  assign m_axi_awlen[3] = \<const0> ;
  assign m_axi_awlen[2:0] = \^m_axi_awlen [2:0];
  assign m_axi_awprot[2] = \<const0> ;
  assign m_axi_awprot[1] = \<const0> ;
  assign m_axi_awprot[0] = \<const0> ;
  assign m_axi_awsize[2] = \<const0> ;
  assign m_axi_awsize[1:0] = \^m_axi_awsize [1:0];
  assign m_axi_sg_araddr[31:6] = \^m_axi_sg_araddr [31:6];
  assign m_axi_sg_araddr[5] = \<const0> ;
  assign m_axi_sg_araddr[4] = \<const0> ;
  assign m_axi_sg_araddr[3] = \<const0> ;
  assign m_axi_sg_araddr[2] = \<const0> ;
  assign m_axi_sg_araddr[1] = \<const0> ;
  assign m_axi_sg_araddr[0] = \<const0> ;
  assign m_axi_sg_arburst[1] = \<const0> ;
  assign m_axi_sg_arburst[0] = \^m_axi_sg_arburst [0];
  assign m_axi_sg_arcache[3] = \<const0> ;
  assign m_axi_sg_arcache[2] = \<const0> ;
  assign m_axi_sg_arcache[1] = \<const1> ;
  assign m_axi_sg_arcache[0] = \<const1> ;
  assign m_axi_sg_arlen[7] = \<const0> ;
  assign m_axi_sg_arlen[6] = \<const0> ;
  assign m_axi_sg_arlen[5] = \<const0> ;
  assign m_axi_sg_arlen[4] = \<const0> ;
  assign m_axi_sg_arlen[3] = \<const0> ;
  assign m_axi_sg_arlen[2] = \^m_axi_sg_arlen [1];
  assign m_axi_sg_arlen[1] = \^m_axi_sg_arlen [1];
  assign m_axi_sg_arlen[0] = \^m_axi_sg_arlen [1];
  assign m_axi_sg_arprot[2] = \<const0> ;
  assign m_axi_sg_arprot[1] = \<const0> ;
  assign m_axi_sg_arprot[0] = \<const0> ;
  assign m_axi_sg_arsize[2] = \<const0> ;
  assign m_axi_sg_arsize[1] = \^m_axi_sg_arlen [1];
  assign m_axi_sg_arsize[0] = \<const0> ;
  assign m_axi_sg_awaddr[31:6] = \^m_axi_sg_awaddr [31:6];
  assign m_axi_sg_awaddr[5] = \<const0> ;
  assign m_axi_sg_awaddr[4] = \^m_axi_sg_awaddr [4];
  assign m_axi_sg_awaddr[3] = \^m_axi_sg_awaddr [2];
  assign m_axi_sg_awaddr[2] = \^m_axi_sg_awaddr [2];
  assign m_axi_sg_awaddr[1] = \<const0> ;
  assign m_axi_sg_awaddr[0] = \<const0> ;
  assign m_axi_sg_awburst[1] = \<const0> ;
  assign m_axi_sg_awburst[0] = \^m_axi_sg_awaddr [2];
  assign m_axi_sg_awcache[3] = \<const0> ;
  assign m_axi_sg_awcache[2] = \<const0> ;
  assign m_axi_sg_awcache[1] = \<const1> ;
  assign m_axi_sg_awcache[0] = \<const1> ;
  assign m_axi_sg_awlen[7] = \<const0> ;
  assign m_axi_sg_awlen[6] = \<const0> ;
  assign m_axi_sg_awlen[5] = \<const0> ;
  assign m_axi_sg_awlen[4] = \<const0> ;
  assign m_axi_sg_awlen[3] = \<const0> ;
  assign m_axi_sg_awlen[2] = \<const0> ;
  assign m_axi_sg_awlen[1] = \<const0> ;
  assign m_axi_sg_awlen[0] = \<const0> ;
  assign m_axi_sg_awprot[2] = \<const0> ;
  assign m_axi_sg_awprot[1] = \<const0> ;
  assign m_axi_sg_awprot[0] = \<const0> ;
  assign m_axi_sg_awsize[2] = \<const0> ;
  assign m_axi_sg_awsize[1] = \^m_axi_sg_awsize [1];
  assign m_axi_sg_awsize[0] = \<const0> ;
  assign m_axi_sg_wdata[31:28] = \^m_axi_sg_wdata [31:28];
  assign m_axi_sg_wdata[27] = \<const0> ;
  assign m_axi_sg_wdata[26] = \<const0> ;
  assign m_axi_sg_wdata[25] = \<const0> ;
  assign m_axi_sg_wdata[24] = \<const0> ;
  assign m_axi_sg_wdata[23] = \<const0> ;
  assign m_axi_sg_wdata[22] = \<const0> ;
  assign m_axi_sg_wdata[21] = \<const0> ;
  assign m_axi_sg_wdata[20] = \<const0> ;
  assign m_axi_sg_wdata[19] = \<const0> ;
  assign m_axi_sg_wdata[18] = \<const0> ;
  assign m_axi_sg_wdata[17] = \<const0> ;
  assign m_axi_sg_wdata[16] = \<const0> ;
  assign m_axi_sg_wdata[15] = \<const0> ;
  assign m_axi_sg_wdata[14] = \<const0> ;
  assign m_axi_sg_wdata[13] = \<const0> ;
  assign m_axi_sg_wdata[12] = \<const0> ;
  assign m_axi_sg_wdata[11] = \<const0> ;
  assign m_axi_sg_wdata[10] = \<const0> ;
  assign m_axi_sg_wdata[9] = \<const0> ;
  assign m_axi_sg_wdata[8] = \<const0> ;
  assign m_axi_sg_wdata[7] = \<const0> ;
  assign m_axi_sg_wdata[6] = \<const0> ;
  assign m_axi_sg_wdata[5] = \<const0> ;
  assign m_axi_sg_wdata[4] = \<const0> ;
  assign m_axi_sg_wdata[3] = \<const0> ;
  assign m_axi_sg_wdata[2] = \<const0> ;
  assign m_axi_sg_wdata[1] = \<const0> ;
  assign m_axi_sg_wdata[0] = \<const0> ;
  assign m_axi_sg_wstrb[3] = \^m_axi_sg_wstrb [0];
  assign m_axi_sg_wstrb[2] = \^m_axi_sg_wstrb [0];
  assign m_axi_sg_wstrb[1] = \^m_axi_sg_wstrb [0];
  assign m_axi_sg_wstrb[0] = \^m_axi_sg_wstrb [0];
  assign s_axi_lite_awready = s_axi_lite_wready;
  assign s_axi_lite_bresp[1] = \<const0> ;
  assign s_axi_lite_bresp[0] = \<const0> ;
  assign s_axi_lite_rresp[1] = \<const0> ;
  assign s_axi_lite_rresp[0] = \<const0> ;
  system_axi_cdma_0_0_axi_cdma_sg_wrap \GEN_SG_MODE.I_SG_MODE_WRAP 
       (.axi_cdma_tstvec({\^cdma_tvect_out [12],\^cdma_tvect_out [3:1]}),
        .cdma_introut(cdma_introut),
        .cdma_tvect_out({\^cdma_tvect_out [24:19],\^cdma_tvect_out [17:14],\^cdma_tvect_out [11:8],\^cdma_tvect_out [6:4],\^cdma_tvect_out [0]}),
        .\cdma_tvect_out[18] (\^cdma_tvect_out [18]),
        .\cdma_tvect_out_13__s_port_] (\^cdma_tvect_out [13]),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arburst(\^m_axi_arburst ),
        .m_axi_arlen(\^m_axi_arlen ),
        .m_axi_arready(m_axi_arready),
        .m_axi_arsize(\^m_axi_arsize ),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awaddr(m_axi_awaddr),
        .m_axi_awburst(\^m_axi_awburst ),
        .m_axi_awlen(\^m_axi_awlen ),
        .m_axi_awready(m_axi_awready),
        .m_axi_awsize(\^m_axi_awsize ),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rlast(m_axi_rlast),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_sg_araddr(\^m_axi_sg_araddr ),
        .m_axi_sg_arburst(\^m_axi_sg_arburst ),
        .m_axi_sg_arlen(\^m_axi_sg_arlen ),
        .m_axi_sg_arready(m_axi_sg_arready),
        .m_axi_sg_arvalid(m_axi_sg_arvalid),
        .m_axi_sg_awaddr({\^m_axi_sg_awaddr [31:6],\^m_axi_sg_awaddr [4],\^m_axi_sg_awaddr [2]}),
        .m_axi_sg_awready(m_axi_sg_awready),
        .m_axi_sg_awsize(\^m_axi_sg_awsize ),
        .m_axi_sg_awvalid(m_axi_sg_awvalid),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .m_axi_sg_rdata(m_axi_sg_rdata),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rready(m_axi_sg_rready),
        .m_axi_sg_rresp(m_axi_sg_rresp),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .m_axi_sg_wdata(\^m_axi_sg_wdata ),
        .m_axi_sg_wlast(m_axi_sg_wlast),
        .m_axi_sg_wready(m_axi_sg_wready),
        .\m_axi_sg_wstrb[0] (\^m_axi_sg_wstrb ),
        .m_axi_sg_wvalid(m_axi_sg_wvalid),
        .m_axi_wdata(m_axi_wdata),
        .m_axi_wlast(m_axi_wlast),
        .m_axi_wready(m_axi_wready),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wvalid(m_axi_wvalid),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr[5:2]),
        .s_axi_lite_aresetn(s_axi_lite_aresetn),
        .s_axi_lite_arready(s_axi_lite_arready),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awaddr(s_axi_lite_awaddr[5:2]),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_rvalid(s_axi_lite_rvalid),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axi_lite_wready(s_axi_lite_wready),
        .s_axi_lite_wvalid(s_axi_lite_wvalid));
  GND GND
       (.G(\<const0> ));
  VCC VCC
       (.P(\<const1> ));
endmodule

(* ORIG_REF_NAME = "axi_cdma_lite_if" *) 
module system_axi_cdma_0_0_axi_cdma_lite_if
   (s_axi_lite_wready,
    \GEN_SYNC_WRITE.wready_i_reg_0 ,
    s_axi_lite_arready,
    s_axi_lite_bvalid,
    s_axi_lite_rvalid,
    dmacr_i,
    sig_axi2ip_wrce,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 ,
    \GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 ,
    \dmacr_i_reg[23] ,
    \dmacr_i_reg[6] ,
    \dmacr_i_reg[4] ,
    E,
    \sig_sa_register_lsb_reg[0] ,
    \taildesc_lsb_i_reg[31] ,
    ioc_irq_reg,
    s_axi_lite_rdata,
    s_axi_lite_aclk,
    \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg ,
    s_axi_lite_awvalid,
    s_axi_lite_wvalid,
    s_axi_lite_arvalid,
    p_1_out,
    p_0_out,
    s_axi_lite_wdata,
    \dmacr_i_reg[2] ,
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2] ,
    out,
    D,
    Q,
    \curdesc_lsb_i_reg[31] ,
    \dmacr_i_reg[31] ,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] ,
    \taildesc_lsb_i_reg[31]_0 ,
    \sig_da_register_lsb_reg[0] ,
    \sig_da_register_lsb_reg[1] ,
    \sig_da_register_lsb_reg[2] ,
    \sig_btt_register_reg[22] ,
    \dmacr_i_reg[3] ,
    \sig_da_register_lsb_reg[26] ,
    \sig_sa_register_lsb_reg[4] ,
    dma_interr_reg,
    dma_keyhole_read,
    \sig_sa_register_lsb_reg[5] ,
    dma_keyhole_write,
    \taildesc_lsb_i_reg[7] ,
    \GEN_SYNC_READ.axi2ip_rdce_reg[4]_0 ,
    sg_interr_reg,
    \GEN_SYNC_READ.axi2ip_rdce_reg[4]_1 ,
    sg_slverr_reg,
    \GEN_SYNC_READ.axi2ip_rdce_reg[4]_2 ,
    sg_decerr_reg,
    \taildesc_lsb_i_reg[11] ,
    \taildesc_lsb_i_reg[15] ,
    \sig_sa_register_lsb_reg[16] ,
    \sig_da_register_lsb_reg[16] ,
    \sig_da_register_lsb_reg[17] ,
    \sig_sa_register_lsb_reg[17] ,
    \sig_sa_register_lsb_reg[18] ,
    \taildesc_lsb_i_reg[18] ,
    \taildesc_lsb_i_reg[19] ,
    \sig_sa_register_lsb_reg[20] ,
    \sig_da_register_lsb_reg[20] ,
    \taildesc_lsb_i_reg[21] ,
    \curdesc_lsb_i_reg[22] ,
    \dmacr_i_reg[23]_0 ,
    \GEN_SYNC_READ.axi2ip_rdce_reg[2]_0 ,
    \GEN_SYNC_READ.axi2ip_rdce_reg[2]_1 ,
    \GEN_SYNC_READ.axi2ip_rdce_reg[2]_2 ,
    \GEN_SYNC_READ.axi2ip_rdce_reg[2]_3 ,
    \GEN_SYNC_READ.axi2ip_rdce_reg[2]_4 ,
    \GEN_SYNC_READ.axi2ip_rdce_reg[2]_5 ,
    \GEN_SYNC_READ.axi2ip_rdce_reg[0]_0 ,
    \taildesc_lsb_i_reg[26] ,
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] ,
    s_axi_lite_bready,
    s_axi_lite_rready,
    dma_cyclic,
    s_axi_lite_araddr,
    arvalid_d10,
    \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_0 ,
    \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_1 ,
    \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_2 ,
    \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_3 ,
    \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_4 ,
    \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_5 ,
    \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_6 ,
    \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_7 );
  output s_axi_lite_wready;
  output \GEN_SYNC_WRITE.wready_i_reg_0 ;
  output s_axi_lite_arready;
  output s_axi_lite_bvalid;
  output s_axi_lite_rvalid;
  output [0:0]dmacr_i;
  output [2:0]sig_axi2ip_wrce;
  output \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 ;
  output [10:0]\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 ;
  output \dmacr_i_reg[23] ;
  output \dmacr_i_reg[6] ;
  output \dmacr_i_reg[4] ;
  output [0:0]E;
  output [0:0]\sig_sa_register_lsb_reg[0] ;
  output [0:0]\taildesc_lsb_i_reg[31] ;
  output ioc_irq_reg;
  output [31:0]s_axi_lite_rdata;
  input s_axi_lite_aclk;
  input \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg ;
  input s_axi_lite_awvalid;
  input s_axi_lite_wvalid;
  input s_axi_lite_arvalid;
  input p_1_out;
  input p_0_out;
  input [7:0]s_axi_lite_wdata;
  input \dmacr_i_reg[2] ;
  input [0:0]\DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2] ;
  input out;
  input [3:0]D;
  input [10:0]Q;
  input [8:0]\curdesc_lsb_i_reg[31] ;
  input [7:0]\dmacr_i_reg[31] ;
  input [7:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] ;
  input \taildesc_lsb_i_reg[31]_0 ;
  input \sig_da_register_lsb_reg[0] ;
  input \sig_da_register_lsb_reg[1] ;
  input \sig_da_register_lsb_reg[2] ;
  input [6:0]\sig_btt_register_reg[22] ;
  input \dmacr_i_reg[3] ;
  input [7:0]\sig_da_register_lsb_reg[26] ;
  input \sig_sa_register_lsb_reg[4] ;
  input dma_interr_reg;
  input dma_keyhole_read;
  input \sig_sa_register_lsb_reg[5] ;
  input dma_keyhole_write;
  input \taildesc_lsb_i_reg[7] ;
  input \GEN_SYNC_READ.axi2ip_rdce_reg[4]_0 ;
  input sg_interr_reg;
  input \GEN_SYNC_READ.axi2ip_rdce_reg[4]_1 ;
  input sg_slverr_reg;
  input \GEN_SYNC_READ.axi2ip_rdce_reg[4]_2 ;
  input sg_decerr_reg;
  input \taildesc_lsb_i_reg[11] ;
  input \taildesc_lsb_i_reg[15] ;
  input \sig_sa_register_lsb_reg[16] ;
  input \sig_da_register_lsb_reg[16] ;
  input \sig_da_register_lsb_reg[17] ;
  input \sig_sa_register_lsb_reg[17] ;
  input \sig_sa_register_lsb_reg[18] ;
  input \taildesc_lsb_i_reg[18] ;
  input \taildesc_lsb_i_reg[19] ;
  input \sig_sa_register_lsb_reg[20] ;
  input \sig_da_register_lsb_reg[20] ;
  input \taildesc_lsb_i_reg[21] ;
  input \curdesc_lsb_i_reg[22] ;
  input [0:0]\dmacr_i_reg[23]_0 ;
  input \GEN_SYNC_READ.axi2ip_rdce_reg[2]_0 ;
  input \GEN_SYNC_READ.axi2ip_rdce_reg[2]_1 ;
  input \GEN_SYNC_READ.axi2ip_rdce_reg[2]_2 ;
  input \GEN_SYNC_READ.axi2ip_rdce_reg[2]_3 ;
  input \GEN_SYNC_READ.axi2ip_rdce_reg[2]_4 ;
  input \GEN_SYNC_READ.axi2ip_rdce_reg[2]_5 ;
  input \GEN_SYNC_READ.axi2ip_rdce_reg[0]_0 ;
  input [4:0]\taildesc_lsb_i_reg[26] ;
  input [7:0]\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] ;
  input s_axi_lite_bready;
  input s_axi_lite_rready;
  input dma_cyclic;
  input [3:0]s_axi_lite_araddr;
  input arvalid_d10;
  input \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_0 ;
  input \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_1 ;
  input \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_2 ;
  input \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_3 ;
  input \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_4 ;
  input \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_5 ;
  input \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_6 ;
  input [0:0]\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_7 ;

  wire [3:0]D;
  wire [0:0]\DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2] ;
  wire [0:0]E;
  wire \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg ;
  wire \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_0 ;
  wire \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_1 ;
  wire \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_2 ;
  wire \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_3 ;
  wire \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_4 ;
  wire \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_5 ;
  wire \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_6 ;
  wire [0:0]\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_7 ;
  wire [7:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] ;
  wire [7:0]\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] ;
  wire \GEN_SYNC_READ.axi2ip_rdce[0]_i_1_n_0 ;
  wire \GEN_SYNC_READ.axi2ip_rdce[0]_i_2_n_0 ;
  wire \GEN_SYNC_READ.axi2ip_rdce[10]_i_1_n_0 ;
  wire \GEN_SYNC_READ.axi2ip_rdce[11]_i_1_n_0 ;
  wire \GEN_SYNC_READ.axi2ip_rdce[12]_i_1_n_0 ;
  wire \GEN_SYNC_READ.axi2ip_rdce[12]_i_2_n_0 ;
  wire \GEN_SYNC_READ.axi2ip_rdce[13]_i_1_n_0 ;
  wire \GEN_SYNC_READ.axi2ip_rdce[13]_i_2_n_0 ;
  wire \GEN_SYNC_READ.axi2ip_rdce[14]_i_1_n_0 ;
  wire \GEN_SYNC_READ.axi2ip_rdce[14]_i_2_n_0 ;
  wire \GEN_SYNC_READ.axi2ip_rdce[15]_i_1_n_0 ;
  wire \GEN_SYNC_READ.axi2ip_rdce[15]_i_2_n_0 ;
  wire \GEN_SYNC_READ.axi2ip_rdce[1]_i_1_n_0 ;
  wire \GEN_SYNC_READ.axi2ip_rdce[1]_i_2_n_0 ;
  wire \GEN_SYNC_READ.axi2ip_rdce[2]_i_1_n_0 ;
  wire \GEN_SYNC_READ.axi2ip_rdce[3]_i_1_n_0 ;
  wire \GEN_SYNC_READ.axi2ip_rdce[4]_i_1_n_0 ;
  wire \GEN_SYNC_READ.axi2ip_rdce[4]_i_2_n_0 ;
  wire \GEN_SYNC_READ.axi2ip_rdce[5]_i_1_n_0 ;
  wire \GEN_SYNC_READ.axi2ip_rdce[5]_i_2_n_0 ;
  wire \GEN_SYNC_READ.axi2ip_rdce[6]_i_1_n_0 ;
  wire \GEN_SYNC_READ.axi2ip_rdce[6]_i_2_n_0 ;
  wire \GEN_SYNC_READ.axi2ip_rdce[7]_i_1_n_0 ;
  wire \GEN_SYNC_READ.axi2ip_rdce[8]_i_1_n_0 ;
  wire \GEN_SYNC_READ.axi2ip_rdce[8]_i_2_n_0 ;
  wire \GEN_SYNC_READ.axi2ip_rdce[9]_i_1_n_0 ;
  wire \GEN_SYNC_READ.axi2ip_rdce_reg[0]_0 ;
  wire [10:0]\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 ;
  wire \GEN_SYNC_READ.axi2ip_rdce_reg[2]_0 ;
  wire \GEN_SYNC_READ.axi2ip_rdce_reg[2]_1 ;
  wire \GEN_SYNC_READ.axi2ip_rdce_reg[2]_2 ;
  wire \GEN_SYNC_READ.axi2ip_rdce_reg[2]_3 ;
  wire \GEN_SYNC_READ.axi2ip_rdce_reg[2]_4 ;
  wire \GEN_SYNC_READ.axi2ip_rdce_reg[2]_5 ;
  wire \GEN_SYNC_READ.axi2ip_rdce_reg[4]_0 ;
  wire \GEN_SYNC_READ.axi2ip_rdce_reg[4]_1 ;
  wire \GEN_SYNC_READ.axi2ip_rdce_reg[4]_2 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[16]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[17]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[18]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[19]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[19]_i_4_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[20]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[21]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[21]_i_4_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[22]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[22]_i_4_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[23]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[23]_i_3_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[26]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[26]_i_3_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1_n_0 ;
  wire \GEN_SYNC_WRITE.awvalid_d1_i_1_n_0 ;
  wire \GEN_SYNC_WRITE.axi2ip_wrce[10]_i_1_n_0 ;
  wire \GEN_SYNC_WRITE.bvalid_i_i_1_n_0 ;
  wire \GEN_SYNC_WRITE.rdy_i_1_n_0 ;
  wire \GEN_SYNC_WRITE.wr_addr_cap_i_2_n_0 ;
  wire \GEN_SYNC_WRITE.wr_data_cap_i_1_n_0 ;
  wire \GEN_SYNC_WRITE.wr_in_progress_i_2_n_0 ;
  wire \GEN_SYNC_WRITE.wready_i_reg_0 ;
  wire \GEN_SYNC_WRITE.wvalid_d1_i_1_n_0 ;
  wire [10:0]Q;
  wire [5:2]araddr;
  wire arvalid;
  wire arvalid_d1;
  wire arvalid_d10;
  wire arvalid_d1_i_1_n_0;
  wire arvalid_re;
  wire awvalid;
  wire awvalid_d1;
  wire [15:11]axi2ip_rdce;
  wire \curdesc_lsb_i_reg[22] ;
  wire [8:0]\curdesc_lsb_i_reg[31] ;
  wire dma_cyclic;
  wire dma_interr_reg;
  wire dma_keyhole_read;
  wire dma_keyhole_write;
  wire [0:0]dmacr_i;
  wire \dmacr_i_reg[23] ;
  wire [0:0]\dmacr_i_reg[23]_0 ;
  wire \dmacr_i_reg[2] ;
  wire [7:0]\dmacr_i_reg[31] ;
  wire \dmacr_i_reg[3] ;
  wire \dmacr_i_reg[4] ;
  wire \dmacr_i_reg[6] ;
  wire ioc_irq_reg;
  wire out;
  wire [3:0]p_0_in;
  wire p_0_out;
  wire p_1_out;
  wire rvalid;
  wire s_axi_lite_aclk;
  wire [3:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire s_axi_lite_rvalid;
  wire [7:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;
  wire sg_decerr_reg;
  wire sg_interr_reg;
  wire sg_slverr_reg;
  wire [2:0]sig_axi2ip_wrce;
  wire [6:0]\sig_btt_register_reg[22] ;
  wire \sig_da_register_lsb_reg[0] ;
  wire \sig_da_register_lsb_reg[16] ;
  wire \sig_da_register_lsb_reg[17] ;
  wire \sig_da_register_lsb_reg[1] ;
  wire \sig_da_register_lsb_reg[20] ;
  wire [7:0]\sig_da_register_lsb_reg[26] ;
  wire \sig_da_register_lsb_reg[2] ;
  wire [31:0]sig_ip2axi_rddata1_out;
  wire [0:0]\sig_sa_register_lsb_reg[0] ;
  wire \sig_sa_register_lsb_reg[16] ;
  wire \sig_sa_register_lsb_reg[17] ;
  wire \sig_sa_register_lsb_reg[18] ;
  wire \sig_sa_register_lsb_reg[20] ;
  wire \sig_sa_register_lsb_reg[4] ;
  wire \sig_sa_register_lsb_reg[5] ;
  wire \taildesc_lsb_i_reg[11] ;
  wire \taildesc_lsb_i_reg[15] ;
  wire \taildesc_lsb_i_reg[18] ;
  wire \taildesc_lsb_i_reg[19] ;
  wire \taildesc_lsb_i_reg[21] ;
  wire [4:0]\taildesc_lsb_i_reg[26] ;
  wire [0:0]\taildesc_lsb_i_reg[31] ;
  wire \taildesc_lsb_i_reg[31]_0 ;
  wire \taildesc_lsb_i_reg[7] ;
  wire wr_addr_cap;
  wire wr_data_cap;
  wire wr_in_progress;
  wire wvalid;
  wire wvalid_d1;

  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(arvalid_re),
        .D(araddr[2]),
        .Q(p_0_in[0]),
        .R(\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(arvalid_re),
        .D(araddr[3]),
        .Q(p_0_in[1]),
        .R(\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(arvalid_re),
        .D(araddr[4]),
        .Q(p_0_in[2]),
        .R(\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.axi2ip_rdaddr_i_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(arvalid_re),
        .D(araddr[5]),
        .Q(p_0_in[3]),
        .R(\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg ));
  LUT6 #(
    .INIT(64'h000000002222222E)) 
    \GEN_SYNC_READ.axi2ip_rdce[0]_i_1 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [0]),
        .I1(s_axi_lite_arready),
        .I2(\GEN_SYNC_READ.axi2ip_rdce[0]_i_2_n_0 ),
        .I3(p_0_in[2]),
        .I4(p_0_in[3]),
        .I5(arvalid_d10),
        .O(\GEN_SYNC_READ.axi2ip_rdce[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_SYNC_READ.axi2ip_rdce[0]_i_2 
       (.I0(p_0_in[1]),
        .I1(p_0_in[0]),
        .O(\GEN_SYNC_READ.axi2ip_rdce[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000002222222E)) 
    \GEN_SYNC_READ.axi2ip_rdce[10]_i_1 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [10]),
        .I1(s_axi_lite_arready),
        .I2(\GEN_SYNC_READ.axi2ip_rdce[14]_i_2_n_0 ),
        .I3(p_0_in[2]),
        .I4(p_0_in[0]),
        .I5(arvalid_d10),
        .O(\GEN_SYNC_READ.axi2ip_rdce[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000222E2222)) 
    \GEN_SYNC_READ.axi2ip_rdce[11]_i_1 
       (.I0(axi2ip_rdce[11]),
        .I1(s_axi_lite_arready),
        .I2(\GEN_SYNC_READ.axi2ip_rdce[14]_i_2_n_0 ),
        .I3(p_0_in[2]),
        .I4(p_0_in[0]),
        .I5(arvalid_d10),
        .O(\GEN_SYNC_READ.axi2ip_rdce[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000002222222E)) 
    \GEN_SYNC_READ.axi2ip_rdce[12]_i_1 
       (.I0(axi2ip_rdce[12]),
        .I1(s_axi_lite_arready),
        .I2(\GEN_SYNC_READ.axi2ip_rdce[12]_i_2_n_0 ),
        .I3(p_0_in[1]),
        .I4(p_0_in[0]),
        .I5(arvalid_d10),
        .O(\GEN_SYNC_READ.axi2ip_rdce[12]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_SYNC_READ.axi2ip_rdce[12]_i_2 
       (.I0(p_0_in[2]),
        .I1(p_0_in[3]),
        .O(\GEN_SYNC_READ.axi2ip_rdce[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000222E2222)) 
    \GEN_SYNC_READ.axi2ip_rdce[13]_i_1 
       (.I0(axi2ip_rdce[13]),
        .I1(s_axi_lite_arready),
        .I2(\GEN_SYNC_READ.axi2ip_rdce[13]_i_2_n_0 ),
        .I3(p_0_in[1]),
        .I4(p_0_in[2]),
        .I5(arvalid_d10),
        .O(\GEN_SYNC_READ.axi2ip_rdce[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_SYNC_READ.axi2ip_rdce[13]_i_2 
       (.I0(p_0_in[0]),
        .I1(p_0_in[3]),
        .O(\GEN_SYNC_READ.axi2ip_rdce[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000222E2222)) 
    \GEN_SYNC_READ.axi2ip_rdce[14]_i_1 
       (.I0(axi2ip_rdce[14]),
        .I1(s_axi_lite_arready),
        .I2(\GEN_SYNC_READ.axi2ip_rdce[14]_i_2_n_0 ),
        .I3(p_0_in[0]),
        .I4(p_0_in[2]),
        .I5(arvalid_d10),
        .O(\GEN_SYNC_READ.axi2ip_rdce[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_SYNC_READ.axi2ip_rdce[14]_i_2 
       (.I0(p_0_in[1]),
        .I1(p_0_in[3]),
        .O(\GEN_SYNC_READ.axi2ip_rdce[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000002E222222)) 
    \GEN_SYNC_READ.axi2ip_rdce[15]_i_1 
       (.I0(axi2ip_rdce[15]),
        .I1(s_axi_lite_arready),
        .I2(\GEN_SYNC_READ.axi2ip_rdce[15]_i_2_n_0 ),
        .I3(p_0_in[2]),
        .I4(p_0_in[3]),
        .I5(arvalid_d10),
        .O(\GEN_SYNC_READ.axi2ip_rdce[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \GEN_SYNC_READ.axi2ip_rdce[15]_i_2 
       (.I0(p_0_in[1]),
        .I1(p_0_in[0]),
        .O(\GEN_SYNC_READ.axi2ip_rdce[15]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000000E)) 
    \GEN_SYNC_READ.axi2ip_rdce[1]_i_1 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [1]),
        .I1(s_axi_lite_arready),
        .I2(\GEN_SYNC_READ.axi2ip_rdce[1]_i_2_n_0 ),
        .I3(\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg ),
        .I4(s_axi_lite_rvalid),
        .O(\GEN_SYNC_READ.axi2ip_rdce[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT5 #(
    .INIT(32'hAAAAAA8A)) 
    \GEN_SYNC_READ.axi2ip_rdce[1]_i_2 
       (.I0(s_axi_lite_arready),
        .I1(p_0_in[1]),
        .I2(p_0_in[0]),
        .I3(p_0_in[3]),
        .I4(p_0_in[2]),
        .O(\GEN_SYNC_READ.axi2ip_rdce[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000022222E22)) 
    \GEN_SYNC_READ.axi2ip_rdce[2]_i_1 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [2]),
        .I1(s_axi_lite_arready),
        .I2(p_0_in[3]),
        .I3(p_0_in[1]),
        .I4(\GEN_SYNC_READ.axi2ip_rdce[8]_i_2_n_0 ),
        .I5(arvalid_d10),
        .O(\GEN_SYNC_READ.axi2ip_rdce[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000002222222E)) 
    \GEN_SYNC_READ.axi2ip_rdce[3]_i_1 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [3]),
        .I1(s_axi_lite_arready),
        .I2(\GEN_SYNC_READ.axi2ip_rdce[15]_i_2_n_0 ),
        .I3(p_0_in[2]),
        .I4(p_0_in[3]),
        .I5(arvalid_d10),
        .O(\GEN_SYNC_READ.axi2ip_rdce[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000002222222E)) 
    \GEN_SYNC_READ.axi2ip_rdce[4]_i_1 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [4]),
        .I1(s_axi_lite_arready),
        .I2(\GEN_SYNC_READ.axi2ip_rdce[4]_i_2_n_0 ),
        .I3(p_0_in[0]),
        .I4(p_0_in[3]),
        .I5(arvalid_d10),
        .O(\GEN_SYNC_READ.axi2ip_rdce[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_SYNC_READ.axi2ip_rdce[4]_i_2 
       (.I0(p_0_in[1]),
        .I1(p_0_in[2]),
        .O(\GEN_SYNC_READ.axi2ip_rdce[4]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000000E)) 
    \GEN_SYNC_READ.axi2ip_rdce[5]_i_1 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [5]),
        .I1(s_axi_lite_arready),
        .I2(\GEN_SYNC_READ.axi2ip_rdce[5]_i_2_n_0 ),
        .I3(\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg ),
        .I4(s_axi_lite_rvalid),
        .O(\GEN_SYNC_READ.axi2ip_rdce[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \GEN_SYNC_READ.axi2ip_rdce[5]_i_2 
       (.I0(s_axi_lite_arready),
        .I1(p_0_in[2]),
        .I2(p_0_in[0]),
        .I3(p_0_in[3]),
        .I4(p_0_in[1]),
        .O(\GEN_SYNC_READ.axi2ip_rdce[5]_i_2_n_0 ));
  LUT5 #(
    .INIT(32'h0000000E)) 
    \GEN_SYNC_READ.axi2ip_rdce[6]_i_1 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [6]),
        .I1(s_axi_lite_arready),
        .I2(\GEN_SYNC_READ.axi2ip_rdce[6]_i_2_n_0 ),
        .I3(\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg ),
        .I4(s_axi_lite_rvalid),
        .O(\GEN_SYNC_READ.axi2ip_rdce[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT5 #(
    .INIT(32'hAAAAAA2A)) 
    \GEN_SYNC_READ.axi2ip_rdce[6]_i_2 
       (.I0(s_axi_lite_arready),
        .I1(p_0_in[2]),
        .I2(p_0_in[1]),
        .I3(p_0_in[3]),
        .I4(p_0_in[0]),
        .O(\GEN_SYNC_READ.axi2ip_rdce[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00000000222E2222)) 
    \GEN_SYNC_READ.axi2ip_rdce[7]_i_1 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [7]),
        .I1(s_axi_lite_arready),
        .I2(\GEN_SYNC_READ.axi2ip_rdce[15]_i_2_n_0 ),
        .I3(p_0_in[3]),
        .I4(p_0_in[2]),
        .I5(arvalid_d10),
        .O(\GEN_SYNC_READ.axi2ip_rdce[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000022222E22)) 
    \GEN_SYNC_READ.axi2ip_rdce[8]_i_1 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [8]),
        .I1(s_axi_lite_arready),
        .I2(p_0_in[1]),
        .I3(p_0_in[3]),
        .I4(\GEN_SYNC_READ.axi2ip_rdce[8]_i_2_n_0 ),
        .I5(arvalid_d10),
        .O(\GEN_SYNC_READ.axi2ip_rdce[8]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_SYNC_READ.axi2ip_rdce[8]_i_2 
       (.I0(p_0_in[0]),
        .I1(p_0_in[2]),
        .O(\GEN_SYNC_READ.axi2ip_rdce[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000002222222E)) 
    \GEN_SYNC_READ.axi2ip_rdce[9]_i_1 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [9]),
        .I1(s_axi_lite_arready),
        .I2(\GEN_SYNC_READ.axi2ip_rdce[13]_i_2_n_0 ),
        .I3(p_0_in[2]),
        .I4(p_0_in[1]),
        .I5(arvalid_d10),
        .O(\GEN_SYNC_READ.axi2ip_rdce[9]_i_1_n_0 ));
  FDRE \GEN_SYNC_READ.axi2ip_rdce_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_READ.axi2ip_rdce[0]_i_1_n_0 ),
        .Q(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [0]),
        .R(1'b0));
  FDRE \GEN_SYNC_READ.axi2ip_rdce_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_READ.axi2ip_rdce[10]_i_1_n_0 ),
        .Q(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [10]),
        .R(1'b0));
  FDRE \GEN_SYNC_READ.axi2ip_rdce_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_READ.axi2ip_rdce[11]_i_1_n_0 ),
        .Q(axi2ip_rdce[11]),
        .R(1'b0));
  FDRE \GEN_SYNC_READ.axi2ip_rdce_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_READ.axi2ip_rdce[12]_i_1_n_0 ),
        .Q(axi2ip_rdce[12]),
        .R(1'b0));
  FDRE \GEN_SYNC_READ.axi2ip_rdce_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_READ.axi2ip_rdce[13]_i_1_n_0 ),
        .Q(axi2ip_rdce[13]),
        .R(1'b0));
  FDRE \GEN_SYNC_READ.axi2ip_rdce_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_READ.axi2ip_rdce[14]_i_1_n_0 ),
        .Q(axi2ip_rdce[14]),
        .R(1'b0));
  FDRE \GEN_SYNC_READ.axi2ip_rdce_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_READ.axi2ip_rdce[15]_i_1_n_0 ),
        .Q(axi2ip_rdce[15]),
        .R(1'b0));
  FDRE \GEN_SYNC_READ.axi2ip_rdce_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_READ.axi2ip_rdce[1]_i_1_n_0 ),
        .Q(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [1]),
        .R(1'b0));
  FDRE \GEN_SYNC_READ.axi2ip_rdce_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_READ.axi2ip_rdce[2]_i_1_n_0 ),
        .Q(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [2]),
        .R(1'b0));
  FDRE \GEN_SYNC_READ.axi2ip_rdce_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_READ.axi2ip_rdce[3]_i_1_n_0 ),
        .Q(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [3]),
        .R(1'b0));
  FDRE \GEN_SYNC_READ.axi2ip_rdce_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_READ.axi2ip_rdce[4]_i_1_n_0 ),
        .Q(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [4]),
        .R(1'b0));
  FDRE \GEN_SYNC_READ.axi2ip_rdce_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_READ.axi2ip_rdce[5]_i_1_n_0 ),
        .Q(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [5]),
        .R(1'b0));
  FDRE \GEN_SYNC_READ.axi2ip_rdce_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_READ.axi2ip_rdce[6]_i_1_n_0 ),
        .Q(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [6]),
        .R(1'b0));
  FDRE \GEN_SYNC_READ.axi2ip_rdce_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_READ.axi2ip_rdce[7]_i_1_n_0 ),
        .Q(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [7]),
        .R(1'b0));
  FDRE \GEN_SYNC_READ.axi2ip_rdce_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_READ.axi2ip_rdce[8]_i_1_n_0 ),
        .Q(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [8]),
        .R(1'b0));
  FDRE \GEN_SYNC_READ.axi2ip_rdce_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_READ.axi2ip_rdce[9]_i_1_n_0 ),
        .Q(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.rvalid_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_arready),
        .Q(rvalid),
        .R(\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[0]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 ),
        .I1(\sig_da_register_lsb_reg[0] ),
        .O(sig_ip2axi_rddata1_out[0]));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[10]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 ),
        .I1(\GEN_SYNC_READ.axi2ip_rdce_reg[4]_2 ),
        .I2(\curdesc_lsb_i_reg[31] [2]),
        .I3(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [2]),
        .I4(sg_decerr_reg),
        .I5(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [1]),
        .O(sig_ip2axi_rddata1_out[10]));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[11]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 ),
        .I1(\taildesc_lsb_i_reg[11] ),
        .I2(Q[3]),
        .I3(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [6]),
        .I4(\sig_btt_register_reg[22] [2]),
        .I5(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [10]),
        .O(sig_ip2axi_rddata1_out[11]));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 ),
        .I1(\taildesc_lsb_i_reg[15] ),
        .I2(Q[4]),
        .I3(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [6]),
        .I4(\sig_btt_register_reg[22] [3]),
        .I5(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [10]),
        .O(sig_ip2axi_rddata1_out[15]));
  LUT4 #(
    .INIT(16'hA8AA)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[16]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[16]_i_2_n_0 ),
        .I2(\sig_sa_register_lsb_reg[16] ),
        .I3(\sig_da_register_lsb_reg[16] ),
        .O(sig_ip2axi_rddata1_out[16]));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[16]_i_2 
       (.I0(\curdesc_lsb_i_reg[31] [3]),
        .I1(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [2]),
        .I2(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] [0]),
        .I3(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [1]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[16]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hA8AA)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[17]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[17]_i_2_n_0 ),
        .I2(\sig_da_register_lsb_reg[17] ),
        .I3(\sig_sa_register_lsb_reg[17] ),
        .O(sig_ip2axi_rddata1_out[17]));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[17]_i_2 
       (.I0(\taildesc_lsb_i_reg[26] [0]),
        .I1(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [4]),
        .I2(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] [1]),
        .I3(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [1]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[17]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hA8AA)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[18]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[18]_i_2_n_0 ),
        .I2(\sig_sa_register_lsb_reg[18] ),
        .I3(\taildesc_lsb_i_reg[18] ),
        .O(sig_ip2axi_rddata1_out[18]));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[18]_i_2 
       (.I0(\sig_da_register_lsb_reg[26] [2]),
        .I1(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [8]),
        .I2(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] [2]),
        .I3(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [1]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[18]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT4 #(
    .INIT(16'hA8AA)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[19]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[19]_i_2_n_0 ),
        .I2(\taildesc_lsb_i_reg[19] ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[19]_i_4_n_0 ),
        .O(sig_ip2axi_rddata1_out[19]));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[19]_i_2 
       (.I0(\sig_da_register_lsb_reg[26] [3]),
        .I1(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [8]),
        .I2(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] [3]),
        .I3(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [1]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[19]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000077707770777)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[19]_i_4 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [6]),
        .I1(Q[5]),
        .I2(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [10]),
        .I3(\sig_btt_register_reg[22] [4]),
        .I4(\curdesc_lsb_i_reg[31] [4]),
        .I5(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [2]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[19]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[1]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 ),
        .I1(\sig_da_register_lsb_reg[1] ),
        .I2(Q[0]),
        .I3(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [6]),
        .I4(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [0]),
        .O(sig_ip2axi_rddata1_out[1]));
  LUT4 #(
    .INIT(16'hA8AA)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[20]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[20]_i_2_n_0 ),
        .I2(\sig_sa_register_lsb_reg[20] ),
        .I3(\sig_da_register_lsb_reg[20] ),
        .O(sig_ip2axi_rddata1_out[20]));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[20]_i_2 
       (.I0(\taildesc_lsb_i_reg[26] [1]),
        .I1(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [4]),
        .I2(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] [4]),
        .I3(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [1]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[20]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hA8AA)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[21]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[21]_i_2_n_0 ),
        .I2(\taildesc_lsb_i_reg[21] ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[21]_i_4_n_0 ),
        .O(sig_ip2axi_rddata1_out[21]));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[21]_i_2 
       (.I0(\sig_da_register_lsb_reg[26] [4]),
        .I1(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [8]),
        .I2(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] [5]),
        .I3(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [1]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[21]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000077707770777)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[21]_i_4 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [6]),
        .I1(Q[6]),
        .I2(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [10]),
        .I3(\sig_btt_register_reg[22] [5]),
        .I4(\curdesc_lsb_i_reg[31] [5]),
        .I5(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [2]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[21]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hA8AA)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[22]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[22]_i_2_n_0 ),
        .I2(\curdesc_lsb_i_reg[22] ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[22]_i_4_n_0 ),
        .O(sig_ip2axi_rddata1_out[22]));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[22]_i_2 
       (.I0(\sig_da_register_lsb_reg[26] [5]),
        .I1(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [8]),
        .I2(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] [6]),
        .I3(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [1]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000077707770777)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[22]_i_4 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [6]),
        .I1(Q[7]),
        .I2(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [10]),
        .I3(\sig_btt_register_reg[22] [6]),
        .I4(\taildesc_lsb_i_reg[26] [2]),
        .I5(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [4]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[22]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[23]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[23]_i_2_n_0 ),
        .I2(Q[8]),
        .I3(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [6]),
        .I4(\dmacr_i_reg[23]_0 ),
        .I5(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [0]),
        .O(sig_ip2axi_rddata1_out[23]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[23]_i_2 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [2]),
        .I1(\curdesc_lsb_i_reg[31] [6]),
        .I2(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [4]),
        .I3(\taildesc_lsb_i_reg[26] [3]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[23]_i_3_n_0 ),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[23]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[23]_i_3 
       (.I0(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] [7]),
        .I1(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [1]),
        .I2(\sig_da_register_lsb_reg[26] [6]),
        .I3(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [8]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[23]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[24]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 ),
        .I1(\GEN_SYNC_READ.axi2ip_rdce_reg[2]_0 ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] [0]),
        .I3(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [1]),
        .I4(\dmacr_i_reg[31] [0]),
        .I5(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [0]),
        .O(sig_ip2axi_rddata1_out[24]));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 ),
        .I1(\GEN_SYNC_READ.axi2ip_rdce_reg[2]_1 ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] [1]),
        .I3(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [1]),
        .I4(\dmacr_i_reg[31] [1]),
        .I5(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [0]),
        .O(sig_ip2axi_rddata1_out[25]));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[26]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[26]_i_2_n_0 ),
        .I2(Q[9]),
        .I3(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [6]),
        .I4(\dmacr_i_reg[31] [2]),
        .I5(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [0]),
        .O(sig_ip2axi_rddata1_out[26]));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[26]_i_2 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [2]),
        .I1(\curdesc_lsb_i_reg[31] [7]),
        .I2(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [4]),
        .I3(\taildesc_lsb_i_reg[26] [4]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[26]_i_3_n_0 ),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[26]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[26]_i_3 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] [2]),
        .I1(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [1]),
        .I2(\sig_da_register_lsb_reg[26] [7]),
        .I3(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [8]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[26]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[27]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 ),
        .I1(\GEN_SYNC_READ.axi2ip_rdce_reg[2]_2 ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] [3]),
        .I3(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [1]),
        .I4(\dmacr_i_reg[31] [3]),
        .I5(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [0]),
        .O(sig_ip2axi_rddata1_out[27]));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[28]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 ),
        .I1(\GEN_SYNC_READ.axi2ip_rdce_reg[2]_3 ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] [4]),
        .I3(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [1]),
        .I4(\dmacr_i_reg[31] [4]),
        .I5(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [0]),
        .O(sig_ip2axi_rddata1_out[28]));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[29]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 ),
        .I1(\GEN_SYNC_READ.axi2ip_rdce_reg[2]_4 ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] [5]),
        .I3(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [1]),
        .I4(\dmacr_i_reg[31] [5]),
        .I5(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [0]),
        .O(sig_ip2axi_rddata1_out[29]));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[2]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 ),
        .I1(\sig_da_register_lsb_reg[2] ),
        .I2(Q[1]),
        .I3(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [6]),
        .I4(\sig_btt_register_reg[22] [0]),
        .I5(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [10]),
        .O(sig_ip2axi_rddata1_out[2]));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[30]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 ),
        .I1(\GEN_SYNC_READ.axi2ip_rdce_reg[2]_5 ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] [6]),
        .I3(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [1]),
        .I4(\dmacr_i_reg[31] [6]),
        .I5(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [0]),
        .O(sig_ip2axi_rddata1_out[30]));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_2 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4_n_0 ),
        .I2(Q[10]),
        .I3(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [6]),
        .I4(\curdesc_lsb_i_reg[31] [8]),
        .I5(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [2]),
        .O(sig_ip2axi_rddata1_out[31]));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_3 
       (.I0(axi2ip_rdce[14]),
        .I1(axi2ip_rdce[15]),
        .I2(axi2ip_rdce[11]),
        .I3(axi2ip_rdce[12]),
        .I4(axi2ip_rdce[13]),
        .I5(\GEN_SYNC_READ.axi2ip_rdce_reg[0]_0 ),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [0]),
        .I1(\dmacr_i_reg[31] [7]),
        .I2(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [1]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] [7]),
        .I4(\taildesc_lsb_i_reg[31]_0 ),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[31]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[3]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 ),
        .I1(\dmacr_i_reg[3] ),
        .I2(\sig_da_register_lsb_reg[26] [0]),
        .I3(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [8]),
        .I4(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [1]),
        .O(sig_ip2axi_rddata1_out[3]));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[4]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 ),
        .I1(\sig_sa_register_lsb_reg[4] ),
        .I2(dma_interr_reg),
        .I3(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [1]),
        .I4(dma_keyhole_read),
        .I5(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [0]),
        .O(sig_ip2axi_rddata1_out[4]));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[5]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 ),
        .I1(\sig_sa_register_lsb_reg[5] ),
        .I2(\sig_da_register_lsb_reg[26] [1]),
        .I3(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [8]),
        .I4(dma_keyhole_write),
        .I5(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [0]),
        .O(sig_ip2axi_rddata1_out[5]));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[7]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 ),
        .I1(\taildesc_lsb_i_reg[7] ),
        .I2(Q[2]),
        .I3(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [6]),
        .I4(\sig_btt_register_reg[22] [1]),
        .I5(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [10]),
        .O(sig_ip2axi_rddata1_out[7]));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[8]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 ),
        .I1(\GEN_SYNC_READ.axi2ip_rdce_reg[4]_0 ),
        .I2(\curdesc_lsb_i_reg[31] [0]),
        .I3(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [2]),
        .I4(sg_interr_reg),
        .I5(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [1]),
        .O(sig_ip2axi_rddata1_out[8]));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[9]_i_1 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 ),
        .I1(\GEN_SYNC_READ.axi2ip_rdce_reg[4]_1 ),
        .I2(\curdesc_lsb_i_reg[31] [1]),
        .I3(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [2]),
        .I4(sg_slverr_reg),
        .I5(\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 [1]),
        .O(sig_ip2axi_rddata1_out[9]));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[0]),
        .Q(s_axi_lite_rdata[0]),
        .R(\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_7 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[10]),
        .Q(s_axi_lite_rdata[10]),
        .R(\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_7 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[11] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[11]),
        .Q(s_axi_lite_rdata[11]),
        .R(\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_7 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[12] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(D[1]),
        .Q(s_axi_lite_rdata[12]),
        .R(\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_7 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[13] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(D[2]),
        .Q(s_axi_lite_rdata[13]),
        .R(\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_7 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[14] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(D[3]),
        .Q(s_axi_lite_rdata[14]),
        .R(\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_7 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[15] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[15]),
        .Q(s_axi_lite_rdata[15]),
        .R(\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_7 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[16] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[16]),
        .Q(s_axi_lite_rdata[16]),
        .R(\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_7 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[17] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[17]),
        .Q(s_axi_lite_rdata[17]),
        .R(\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_7 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[18] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[18]),
        .Q(s_axi_lite_rdata[18]),
        .R(\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_7 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[19] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[19]),
        .Q(s_axi_lite_rdata[19]),
        .R(\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_7 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[1]),
        .Q(s_axi_lite_rdata[1]),
        .R(\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_7 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[20] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[20]),
        .Q(s_axi_lite_rdata[20]),
        .R(\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_7 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[21] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[21]),
        .Q(s_axi_lite_rdata[21]),
        .R(\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_7 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[22] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[22]),
        .Q(s_axi_lite_rdata[22]),
        .R(\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_7 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[23] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[23]),
        .Q(s_axi_lite_rdata[23]),
        .R(\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_7 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[24] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[24]),
        .Q(s_axi_lite_rdata[24]),
        .R(\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_7 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[25] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[25]),
        .Q(s_axi_lite_rdata[25]),
        .R(\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_7 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[26] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[26]),
        .Q(s_axi_lite_rdata[26]),
        .R(\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_7 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[27] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[27]),
        .Q(s_axi_lite_rdata[27]),
        .R(\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_7 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[28] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[28]),
        .Q(s_axi_lite_rdata[28]),
        .R(\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_7 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[29] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[29]),
        .Q(s_axi_lite_rdata[29]),
        .R(\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_7 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[2]),
        .Q(s_axi_lite_rdata[2]),
        .R(\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_7 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[30] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[30]),
        .Q(s_axi_lite_rdata[30]),
        .R(\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_7 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[31] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[31]),
        .Q(s_axi_lite_rdata[31]),
        .R(\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_7 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[3]),
        .Q(s_axi_lite_rdata[3]),
        .R(\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_7 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[4]),
        .Q(s_axi_lite_rdata[4]),
        .R(\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_7 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[5]),
        .Q(s_axi_lite_rdata[5]),
        .R(\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_7 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(D[0]),
        .Q(s_axi_lite_rdata[6]),
        .R(\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_7 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[7] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[7]),
        .Q(s_axi_lite_rdata[7]),
        .R(\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_7 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[8]),
        .Q(s_axi_lite_rdata[8]),
        .R(\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_7 ));
  FDRE \GEN_SYNC_READ.s_axi_lite_rdata_reg[9] 
       (.C(s_axi_lite_aclk),
        .CE(rvalid),
        .D(sig_ip2axi_rddata1_out[9]),
        .Q(s_axi_lite_rdata[9]),
        .R(\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_7 ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT4 #(
    .INIT(16'h002E)) 
    \GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1 
       (.I0(rvalid),
        .I1(s_axi_lite_rvalid),
        .I2(s_axi_lite_rready),
        .I3(\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg ),
        .O(\GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_READ.s_axi_lite_rvalid_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_READ.s_axi_lite_rvalid_i_i_1_n_0 ),
        .Q(s_axi_lite_rvalid),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h02)) 
    \GEN_SYNC_WRITE.awvalid_d1_i_1 
       (.I0(awvalid),
        .I1(s_axi_lite_bvalid),
        .I2(\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg ),
        .O(\GEN_SYNC_WRITE.awvalid_d1_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_WRITE.awvalid_d1_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_WRITE.awvalid_d1_i_1_n_0 ),
        .Q(awvalid_d1),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_SYNC_WRITE.axi2ip_wrce[10]_i_1 
       (.I0(\GEN_SYNC_WRITE.wready_i_reg_0 ),
        .O(\GEN_SYNC_WRITE.axi2ip_wrce[10]_i_1_n_0 ));
  FDRE \GEN_SYNC_WRITE.axi2ip_wrce_reg[0] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_6 ),
        .Q(sig_axi2ip_wrce[0]),
        .R(\GEN_SYNC_WRITE.axi2ip_wrce[10]_i_1_n_0 ));
  FDRE \GEN_SYNC_WRITE.axi2ip_wrce_reg[10] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_0 ),
        .Q(sig_axi2ip_wrce[2]),
        .R(\GEN_SYNC_WRITE.axi2ip_wrce[10]_i_1_n_0 ));
  FDRE \GEN_SYNC_WRITE.axi2ip_wrce_reg[1] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_5 ),
        .Q(ioc_irq_reg),
        .R(\GEN_SYNC_WRITE.axi2ip_wrce[10]_i_1_n_0 ));
  FDRE \GEN_SYNC_WRITE.axi2ip_wrce_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_4 ),
        .Q(sig_axi2ip_wrce[1]),
        .R(\GEN_SYNC_WRITE.axi2ip_wrce[10]_i_1_n_0 ));
  FDRE \GEN_SYNC_WRITE.axi2ip_wrce_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_3 ),
        .Q(\taildesc_lsb_i_reg[31] ),
        .R(\GEN_SYNC_WRITE.axi2ip_wrce[10]_i_1_n_0 ));
  FDRE \GEN_SYNC_WRITE.axi2ip_wrce_reg[6] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_2 ),
        .Q(\sig_sa_register_lsb_reg[0] ),
        .R(\GEN_SYNC_WRITE.axi2ip_wrce[10]_i_1_n_0 ));
  FDRE \GEN_SYNC_WRITE.axi2ip_wrce_reg[8] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_1 ),
        .Q(E),
        .R(\GEN_SYNC_WRITE.axi2ip_wrce[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT4 #(
    .INIT(16'h002E)) 
    \GEN_SYNC_WRITE.bvalid_i_i_1 
       (.I0(s_axi_lite_wready),
        .I1(s_axi_lite_bvalid),
        .I2(s_axi_lite_bready),
        .I3(\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg ),
        .O(\GEN_SYNC_WRITE.bvalid_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_WRITE.bvalid_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_WRITE.bvalid_i_i_1_n_0 ),
        .Q(s_axi_lite_bvalid),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0008)) 
    \GEN_SYNC_WRITE.rdy_i_1 
       (.I0(wr_data_cap),
        .I1(wr_addr_cap),
        .I2(\GEN_SYNC_WRITE.wready_i_reg_0 ),
        .I3(\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg ),
        .O(\GEN_SYNC_WRITE.rdy_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_WRITE.rdy_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_WRITE.rdy_i_1_n_0 ),
        .Q(\GEN_SYNC_WRITE.wready_i_reg_0 ),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFF10)) 
    \GEN_SYNC_WRITE.wr_addr_cap_i_2 
       (.I0(wr_in_progress),
        .I1(awvalid_d1),
        .I2(awvalid),
        .I3(wr_addr_cap),
        .O(\GEN_SYNC_WRITE.wr_addr_cap_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_WRITE.wr_addr_cap_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_WRITE.wr_addr_cap_i_2_n_0 ),
        .Q(wr_addr_cap),
        .R(p_0_out));
  LUT5 #(
    .INIT(32'h000000AE)) 
    \GEN_SYNC_WRITE.wr_data_cap_i_1 
       (.I0(wr_data_cap),
        .I1(wvalid),
        .I2(wvalid_d1),
        .I3(\GEN_SYNC_WRITE.wready_i_reg_0 ),
        .I4(\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg ),
        .O(\GEN_SYNC_WRITE.wr_data_cap_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_WRITE.wr_data_cap_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_WRITE.wr_data_cap_i_1_n_0 ),
        .Q(wr_data_cap),
        .R(1'b0));
  LUT3 #(
    .INIT(8'hF4)) 
    \GEN_SYNC_WRITE.wr_in_progress_i_2 
       (.I0(awvalid_d1),
        .I1(awvalid),
        .I2(wr_in_progress),
        .O(\GEN_SYNC_WRITE.wr_in_progress_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_WRITE.wr_in_progress_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_WRITE.wr_in_progress_i_2_n_0 ),
        .Q(wr_in_progress),
        .R(p_1_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_WRITE.wready_i_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_WRITE.wready_i_reg_0 ),
        .Q(s_axi_lite_wready),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \GEN_SYNC_WRITE.wvalid_d1_i_1 
       (.I0(wvalid),
        .I1(s_axi_lite_bvalid),
        .I2(\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg ),
        .O(\GEN_SYNC_WRITE.wvalid_d1_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_SYNC_WRITE.wvalid_d1_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_WRITE.wvalid_d1_i_1_n_0 ),
        .Q(wvalid_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[2] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[0]),
        .Q(araddr[2]),
        .R(\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[3] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[1]),
        .Q(araddr[3]),
        .R(\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[4] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[2]),
        .Q(araddr[4]),
        .R(\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \araddr_reg[5] 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_araddr[3]),
        .Q(araddr[5]),
        .R(\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg ));
  LUT3 #(
    .INIT(8'h02)) 
    arready_i_i_1
       (.I0(arvalid),
        .I1(arvalid_d1),
        .I2(s_axi_lite_rvalid),
        .O(arvalid_re));
  FDRE #(
    .INIT(1'b0)) 
    arready_i_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(arvalid_re),
        .Q(s_axi_lite_arready),
        .R(\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'h02)) 
    arvalid_d1_i_1
       (.I0(arvalid),
        .I1(s_axi_lite_rvalid),
        .I2(\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg ),
        .O(arvalid_d1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    arvalid_d1_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(arvalid_d1_i_1_n_0),
        .Q(arvalid_d1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    arvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_arvalid),
        .Q(arvalid),
        .R(\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg ));
  FDRE #(
    .INIT(1'b0)) 
    awvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_awvalid),
        .Q(awvalid),
        .R(\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFD)) 
    \dmacr_i[23]_i_2 
       (.I0(sig_axi2ip_wrce[0]),
        .I1(s_axi_lite_wdata[4]),
        .I2(s_axi_lite_wdata[3]),
        .I3(s_axi_lite_wdata[5]),
        .I4(s_axi_lite_wdata[6]),
        .I5(s_axi_lite_wdata[7]),
        .O(\dmacr_i_reg[23] ));
  LUT5 #(
    .INIT(32'h000000F8)) 
    \dmacr_i[2]_i_1 
       (.I0(sig_axi2ip_wrce[0]),
        .I1(s_axi_lite_wdata[0]),
        .I2(\dmacr_i_reg[2] ),
        .I3(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2] ),
        .I4(out),
        .O(dmacr_i));
  LUT4 #(
    .INIT(16'hFB08)) 
    \dmacr_i[4]_i_1 
       (.I0(s_axi_lite_wdata[1]),
        .I1(sig_axi2ip_wrce[0]),
        .I2(out),
        .I3(dma_keyhole_read),
        .O(\dmacr_i_reg[4] ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \dmacr_i[6]_i_1 
       (.I0(s_axi_lite_wdata[2]),
        .I1(sig_axi2ip_wrce[0]),
        .I2(out),
        .I3(dma_cyclic),
        .O(\dmacr_i_reg[6] ));
  FDRE #(
    .INIT(1'b0)) 
    wvalid_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(s_axi_lite_wvalid),
        .Q(wvalid),
        .R(\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg ));
endmodule

(* ORIG_REF_NAME = "axi_cdma_pulse_gen" *) 
module system_axi_cdma_0_0_axi_cdma_pulse_gen
   (\GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg ,
    Q,
    p_2_out,
    p_0_in,
    sig_halt_request0,
    sig_local_hw_reset_reg,
    m_axi_aclk,
    sig_halt_cmplt,
    s_axi_lite_aresetn);
  output \GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg ;
  output [0:0]Q;
  output p_2_out;
  output p_0_in;
  output sig_halt_request0;
  input sig_local_hw_reset_reg;
  input m_axi_aclk;
  input sig_halt_cmplt;
  input s_axi_lite_aresetn;

  wire \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1__0_n_0 ;
  wire \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1_n_0 ;
  wire \DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg[3]_i_1_n_0 ;
  wire \DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg[4]_i_1_n_0 ;
  wire \DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg[5]_i_1_n_0 ;
  wire \DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg[6]_i_1_n_0 ;
  wire \DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg[7]_i_1_n_0 ;
  wire \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg[8]_i_1_n_0 ;
  wire \GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg ;
  wire [0:0]Q;
  wire m_axi_aclk;
  wire p_0_in;
  wire p_2_out;
  wire s_axi_lite_aresetn;
  wire sig_halt_cmplt;
  wire sig_halt_request0;
  wire sig_local_hw_reset_reg;
  wire [1:7]sig_shift_reg;
  wire sig_to_edge_detect_reg;

  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1__0 
       (.I0(sig_to_edge_detect_reg),
        .I1(sig_halt_cmplt),
        .I2(sig_local_hw_reset_reg),
        .O(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1__0_n_0 ));
  FDRE \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1__0_n_0 ),
        .Q(sig_shift_reg[1]),
        .R(sig_local_hw_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'hAABA)) 
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1 
       (.I0(sig_shift_reg[1]),
        .I1(sig_local_hw_reset_reg),
        .I2(sig_halt_cmplt),
        .I3(sig_to_edge_detect_reg),
        .O(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1_n_0 ));
  FDRE \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1_n_0 ),
        .Q(sig_shift_reg[2]),
        .R(sig_local_hw_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'hAABA)) 
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg[3]_i_1 
       (.I0(sig_shift_reg[2]),
        .I1(sig_local_hw_reset_reg),
        .I2(sig_halt_cmplt),
        .I3(sig_to_edge_detect_reg),
        .O(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg[3]_i_1_n_0 ));
  FDRE \DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[3].sig_shift_reg[3]_i_1_n_0 ),
        .Q(sig_shift_reg[3]),
        .R(sig_local_hw_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'hAABA)) 
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg[4]_i_1 
       (.I0(sig_shift_reg[3]),
        .I1(sig_local_hw_reset_reg),
        .I2(sig_halt_cmplt),
        .I3(sig_to_edge_detect_reg),
        .O(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg[4]_i_1_n_0 ));
  FDRE \DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[4].sig_shift_reg[4]_i_1_n_0 ),
        .Q(sig_shift_reg[4]),
        .R(sig_local_hw_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'hAABA)) 
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg[5]_i_1 
       (.I0(sig_shift_reg[4]),
        .I1(sig_local_hw_reset_reg),
        .I2(sig_halt_cmplt),
        .I3(sig_to_edge_detect_reg),
        .O(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg[5]_i_1_n_0 ));
  FDRE \DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[5].sig_shift_reg[5]_i_1_n_0 ),
        .Q(sig_shift_reg[5]),
        .R(sig_local_hw_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'hAABA)) 
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg[6]_i_1 
       (.I0(sig_shift_reg[5]),
        .I1(sig_local_hw_reset_reg),
        .I2(sig_halt_cmplt),
        .I3(sig_to_edge_detect_reg),
        .O(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg[6]_i_1_n_0 ));
  FDRE \DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[6].sig_shift_reg[6]_i_1_n_0 ),
        .Q(sig_shift_reg[6]),
        .R(sig_local_hw_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'hAABA)) 
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg[7]_i_1 
       (.I0(sig_shift_reg[6]),
        .I1(sig_local_hw_reset_reg),
        .I2(sig_halt_cmplt),
        .I3(sig_to_edge_detect_reg),
        .O(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg[7]_i_1_n_0 ));
  FDRE \DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[7].sig_shift_reg[7]_i_1_n_0 ),
        .Q(sig_shift_reg[7]),
        .R(sig_local_hw_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg[8]_i_1 
       (.I0(sig_shift_reg[7]),
        .I1(sig_to_edge_detect_reg),
        .I2(sig_halt_cmplt),
        .O(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg[8]_i_1_n_0 ));
  FDRE \DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg_reg[8] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[8].sig_shift_reg[8]_i_1_n_0 ),
        .Q(Q),
        .R(sig_local_hw_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_i_1 
       (.I0(Q),
        .I1(s_axi_lite_aresetn),
        .O(\GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_i_1 
       (.I0(s_axi_lite_aresetn),
        .I1(Q),
        .O(p_2_out));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_AXI_LITE_SYNC2AXI.sig_dm_soft_reset_n_i_1 
       (.I0(Q),
        .O(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sig_halt_cmplt_i_2
       (.I0(Q),
        .I1(sig_local_hw_reset_reg),
        .O(sig_halt_request0));
  FDRE sig_to_edge_detect_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_halt_cmplt),
        .Q(sig_to_edge_detect_reg),
        .R(sig_local_hw_reset_reg));
endmodule

(* ORIG_REF_NAME = "axi_cdma_pulse_gen" *) 
module system_axi_cdma_0_0_axi_cdma_pulse_gen__parameterized0
   (\dmacr_i_reg[2] ,
    sig_local_hw_reset_reg,
    m_axi_aclk,
    Q);
  output [0:0]\dmacr_i_reg[2] ;
  input sig_local_hw_reset_reg;
  input m_axi_aclk;
  input [0:0]Q;

  wire \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1_n_0 ;
  wire \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1__0_n_0 ;
  wire [0:0]Q;
  wire [0:0]\dmacr_i_reg[2] ;
  wire m_axi_aclk;
  wire sig_local_hw_reset_reg;
  wire [1:1]sig_shift_reg;
  wire sig_to_edge_detect_reg;

  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1 
       (.I0(sig_to_edge_detect_reg),
        .I1(sig_local_hw_reset_reg),
        .I2(Q),
        .O(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1_n_0 ));
  FDRE \DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[1].sig_shift_reg[1]_i_1_n_0 ),
        .Q(sig_shift_reg),
        .R(sig_local_hw_reset_reg));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT3 #(
    .INIT(8'hBA)) 
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1__0 
       (.I0(sig_shift_reg),
        .I1(Q),
        .I2(sig_to_edge_detect_reg),
        .O(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1__0_n_0 ));
  FDRE \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg[2]_i_1__0_n_0 ),
        .Q(\dmacr_i_reg[2] ),
        .R(sig_local_hw_reset_reg));
  FDRE sig_to_edge_detect_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(Q),
        .Q(sig_to_edge_detect_reg),
        .R(sig_local_hw_reset_reg));
endmodule

(* ORIG_REF_NAME = "axi_cdma_pulse_gen" *) 
module system_axi_cdma_0_0_axi_cdma_pulse_gen__parameterized1
   (sig_to_edge_detect_reg_0,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] ,
    cdma_tvect_out,
    \GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg ,
    sig_reg2sg_tailpntr_updated,
    m_axi_aclk,
    sig_pulse_trigger_1,
    sig_shtdwn_sm_set_cmplt_reg,
    sig_reg2sg_irqdelay_wren,
    ch1_delay_cnt_en);
  output sig_to_edge_detect_reg_0;
  output \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ;
  output \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] ;
  output [0:0]cdma_tvect_out;
  input \GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg ;
  input sig_reg2sg_tailpntr_updated;
  input m_axi_aclk;
  input sig_pulse_trigger_1;
  input sig_shtdwn_sm_set_cmplt_reg;
  input sig_reg2sg_irqdelay_wren;
  input ch1_delay_cnt_en;

  wire \GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] ;
  wire [0:0]cdma_tvect_out;
  wire ch1_delay_cnt_en;
  wire m_axi_aclk;
  wire sig_pulse_trigger_1;
  wire sig_reg2sg_irqdelay_wren;
  wire sig_reg2sg_tailpntr_updated;
  wire sig_shtdwn_sm_set_cmplt_reg;
  wire sig_to_edge_detect_reg_0;

  FDRE \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_pulse_trigger_1),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ),
        .R(\GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_4 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ),
        .I1(sig_shtdwn_sm_set_cmplt_reg),
        .I2(sig_reg2sg_irqdelay_wren),
        .I3(ch1_delay_cnt_en),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \cdma_tvect_out[9]_INST_0 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ),
        .I1(sig_shtdwn_sm_set_cmplt_reg),
        .O(cdma_tvect_out));
  FDRE sig_to_edge_detect_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_reg2sg_tailpntr_updated),
        .Q(sig_to_edge_detect_reg_0),
        .R(\GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg ));
endmodule

(* ORIG_REF_NAME = "axi_cdma_pulse_gen" *) 
module system_axi_cdma_0_0_axi_cdma_pulse_gen__parameterized1_4
   (\cdma_tvect_out[10] ,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ,
    \GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg ,
    sig_shutdown_idle,
    m_axi_aclk,
    p_2_in,
    \sig_ftch_updt_cntr_reg[2] ,
    sig_halt_request_reg,
    sig_update_idle_rising,
    sig_sg2sgcntlr_ftch_idle,
    sig_sgcntl2rst_halt_cmplt,
    ch1_delay_cnt_en,
    sig_shtdwn_sm_set_cmplt_reg,
    sig_sgcntl2reg_idle_clr,
    \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg );
  output [0:0]\cdma_tvect_out[10] ;
  output \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ;
  input \GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg ;
  input sig_shutdown_idle;
  input m_axi_aclk;
  input p_2_in;
  input \sig_ftch_updt_cntr_reg[2] ;
  input sig_halt_request_reg;
  input sig_update_idle_rising;
  input sig_sg2sgcntlr_ftch_idle;
  input sig_sgcntl2rst_halt_cmplt;
  input ch1_delay_cnt_en;
  input sig_shtdwn_sm_set_cmplt_reg;
  input sig_sgcntl2reg_idle_clr;
  input \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ;

  wire \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ;
  wire \GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ;
  wire [0:0]\cdma_tvect_out[10] ;
  wire ch1_delay_cnt_en;
  wire m_axi_aclk;
  wire p_2_in;
  wire \sig_ftch_updt_cntr_reg[2] ;
  wire sig_halt_request_reg;
  wire sig_pulse_trigger;
  wire sig_sg2sgcntlr_ftch_idle;
  wire sig_sgcntl2reg_idle_clr;
  wire sig_sgcntl2rst_halt_cmplt;
  wire sig_shtdwn_sm_set_cmplt_reg;
  wire sig_shutdown_idle;
  wire sig_shutdown_idle_rising;
  wire sig_to_edge_detect_reg;
  wire sig_update_idle_rising;

  LUT3 #(
    .INIT(8'h04)) 
    \DO_SINGLE_CLK_PULSE.sig_pulse_out_i_1 
       (.I0(sig_halt_request_reg),
        .I1(sig_sgcntl2rst_halt_cmplt),
        .I2(sig_to_edge_detect_reg),
        .O(sig_pulse_trigger));
  FDRE \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_pulse_trigger),
        .Q(sig_shutdown_idle_rising),
        .R(\GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg ));
  LUT5 #(
    .INIT(32'h0000AAAE)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_1 
       (.I0(\cdma_tvect_out[10] ),
        .I1(ch1_delay_cnt_en),
        .I2(sig_shtdwn_sm_set_cmplt_reg),
        .I3(sig_sgcntl2reg_idle_clr),
        .I4(\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ));
  LUT6 #(
    .INIT(64'hABAAAAAAAAAAAAAA)) 
    \cdma_tvect_out[10]_INST_0 
       (.I0(sig_shutdown_idle_rising),
        .I1(p_2_in),
        .I2(\sig_ftch_updt_cntr_reg[2] ),
        .I3(sig_halt_request_reg),
        .I4(sig_update_idle_rising),
        .I5(sig_sg2sgcntlr_ftch_idle),
        .O(\cdma_tvect_out[10] ));
  FDRE sig_to_edge_detect_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_shutdown_idle),
        .Q(sig_to_edge_detect_reg),
        .R(\GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg ));
endmodule

(* ORIG_REF_NAME = "axi_cdma_pulse_gen" *) 
module system_axi_cdma_0_0_axi_cdma_pulse_gen__parameterized1_5
   (sig_to_edge_detect_reg,
    sig_update_idle_rising,
    \GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg ,
    sig_sg2sgcntlr_updt_idle,
    m_axi_aclk,
    sig_pulse_trigger);
  output sig_to_edge_detect_reg;
  output sig_update_idle_rising;
  input \GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg ;
  input sig_sg2sgcntlr_updt_idle;
  input m_axi_aclk;
  input sig_pulse_trigger;

  wire \GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg ;
  wire m_axi_aclk;
  wire sig_pulse_trigger;
  wire sig_sg2sgcntlr_updt_idle;
  wire sig_to_edge_detect_reg;
  wire sig_update_idle_rising;

  FDRE \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_pulse_trigger),
        .Q(sig_update_idle_rising),
        .R(\GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg ));
  FDRE sig_to_edge_detect_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sg2sgcntlr_updt_idle),
        .Q(sig_to_edge_detect_reg),
        .R(\GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg ));
endmodule

(* ORIG_REF_NAME = "axi_cdma_pulse_gen" *) 
module system_axi_cdma_0_0_axi_cdma_pulse_gen__parameterized1_6
   (sig_to_edge_detect_reg,
    sig_halt_request_reg,
    sig_local_hw_reset_reg,
    sig_reg2rst_soft_reset,
    m_axi_aclk,
    sig_pulse_trigger,
    sig_halt_request_reg_0,
    Q);
  output sig_to_edge_detect_reg;
  output sig_halt_request_reg;
  input sig_local_hw_reset_reg;
  input sig_reg2rst_soft_reset;
  input m_axi_aclk;
  input sig_pulse_trigger;
  input sig_halt_request_reg_0;
  input [0:0]Q;

  wire [0:0]Q;
  wire m_axi_aclk;
  wire sig_halt_request_reg;
  wire sig_halt_request_reg_0;
  wire sig_local_hw_reset_reg;
  wire sig_pulse_out;
  wire sig_pulse_trigger;
  wire sig_reg2rst_soft_reset;
  wire sig_to_edge_detect_reg;

  FDRE \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_pulse_trigger),
        .Q(sig_pulse_out),
        .R(sig_local_hw_reset_reg));
  LUT4 #(
    .INIT(16'h000E)) 
    sig_halt_request_i_1
       (.I0(sig_halt_request_reg_0),
        .I1(sig_pulse_out),
        .I2(sig_local_hw_reset_reg),
        .I3(Q),
        .O(sig_halt_request_reg));
  FDRE sig_to_edge_detect_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_reg2rst_soft_reset),
        .Q(sig_to_edge_detect_reg),
        .R(sig_local_hw_reset_reg));
endmodule

(* ORIG_REF_NAME = "axi_cdma_reg_module" *) 
module system_axi_cdma_0_0_axi_cdma_reg_module
   (sig_reg2cntlr_sg_mode,
    sig_reg2rst_soft_reset,
    s_axi_lite_wready,
    rdy,
    s_axi_lite_arready,
    cdma_introut,
    sig_reg2sg_irqthresh_wren,
    sig_reg2sg_irqdelay_wren,
    sg_updt_error,
    sg_ftch_error,
    s_axi_lite_bvalid,
    sg_updt_error_reg,
    sg_updt_error_reg_0,
    error_d1_reg,
    error_d1_reg_0,
    error_d1_reg_1,
    cdma_tvect_out,
    s_axi_lite_rvalid,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] ,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0 ,
    irqdelay_wren_reg,
    SS,
    D,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] ,
    \sig_cmd_tag_cntr_reg_3__s_port_] ,
    sig_pulse_trigger,
    sig_reg2sg_tailpntr_updated,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ,
    S,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[31] ,
    \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg ,
    \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0 ,
    \sig_sts_sm_state_reg[0] ,
    sig_pulse_trigger_0,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 ,
    dma_cyclic,
    \dmacr_i_reg[23] ,
    sig_sg_run_reg,
    s_axi_lite_rdata,
    out,
    s_axi_lite_wdata,
    m_axi_aclk,
    s_axi_lite_aclk,
    \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg ,
    s_axi_lite_awvalid,
    s_axi_lite_wvalid,
    s_axi_lite_arvalid,
    sg_ftch_error0,
    SR,
    p_1_out,
    p_0_out,
    \sig_mm2s_status_reg_reg[6] ,
    \sig_mm2s_status_reg_reg[5] ,
    \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg ,
    \GEN_CH1_FETCH.ch1_ftch_slverr_set_reg ,
    \GEN_CH1_FETCH.ch1_ftch_decerr_set_reg ,
    sig_sgcntl2s2mm_cmd_tvalid,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ,
    \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ,
    \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ,
    p_7_out,
    \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg ,
    \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg ,
    \GEN_CH1_UPDATE.ch1_updt_interr_set_reg ,
    sig_cmd_tag_cntr_reg,
    Q,
    \GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg ,
    sig_to_edge_detect_reg,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_1 ,
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[29] ,
    sig_dm_mm2s_sts_tvalid,
    sig_to_edge_detect_reg_1,
    \DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2] ,
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] ,
    s_axi_lite_bready,
    \GEN_CH1_UPDATE.ch1_dma_interr_set_reg ,
    sig_sm_set_idle_reg,
    sig_dma_go0,
    s_axi_lite_rready,
    \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg ,
    s_axi_lite_araddr,
    arvalid_d10,
    \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_0 ,
    \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_1 ,
    \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_2 ,
    \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_3 ,
    \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_4 ,
    \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_5 ,
    \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_6 ,
    axi_cdma_tstvec,
    \ftch_error_addr_reg[31] ,
    \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_7 );
  output sig_reg2cntlr_sg_mode;
  output sig_reg2rst_soft_reset;
  output s_axi_lite_wready;
  output rdy;
  output s_axi_lite_arready;
  output cdma_introut;
  output sig_reg2sg_irqthresh_wren;
  output sig_reg2sg_irqdelay_wren;
  output sg_updt_error;
  output sg_ftch_error;
  output s_axi_lite_bvalid;
  output sg_updt_error_reg;
  output sg_updt_error_reg_0;
  output error_d1_reg;
  output error_d1_reg_0;
  output error_d1_reg_1;
  output [0:0]cdma_tvect_out;
  output s_axi_lite_rvalid;
  output [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] ;
  output \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0 ;
  output [12:0]irqdelay_wren_reg;
  output [0:0]SS;
  output [59:0]D;
  output [32:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] ;
  output \sig_cmd_tag_cntr_reg_3__s_port_] ;
  output sig_pulse_trigger;
  output sig_reg2sg_tailpntr_updated;
  output \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ;
  output \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ;
  output [1:0]S;
  output [1:0]\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] ;
  output [3:0]\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg ;
  output [1:0]\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0 ;
  output \sig_sts_sm_state_reg[0] ;
  output sig_pulse_trigger_0;
  output [25:0]\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 ;
  output dma_cyclic;
  output \dmacr_i_reg[23] ;
  output sig_sg_run_reg;
  output [31:0]s_axi_lite_rdata;
  input out;
  input [31:0]s_axi_lite_wdata;
  input m_axi_aclk;
  input s_axi_lite_aclk;
  input \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg ;
  input s_axi_lite_awvalid;
  input s_axi_lite_wvalid;
  input s_axi_lite_arvalid;
  input sg_ftch_error0;
  input [0:0]SR;
  input p_1_out;
  input p_0_out;
  input \sig_mm2s_status_reg_reg[6] ;
  input \sig_mm2s_status_reg_reg[5] ;
  input \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg ;
  input \GEN_CH1_FETCH.ch1_ftch_slverr_set_reg ;
  input \GEN_CH1_FETCH.ch1_ftch_decerr_set_reg ;
  input sig_sgcntl2s2mm_cmd_tvalid;
  input \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ;
  input \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ;
  input \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ;
  input p_7_out;
  input \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg ;
  input \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg ;
  input \GEN_CH1_UPDATE.ch1_updt_interr_set_reg ;
  input [3:0]sig_cmd_tag_cntr_reg;
  input [86:0]Q;
  input \GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg ;
  input sig_to_edge_detect_reg;
  input [7:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_1 ;
  input [23:0]\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[29] ;
  input sig_dm_mm2s_sts_tvalid;
  input sig_to_edge_detect_reg_1;
  input [0:0]\DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2] ;
  input [7:0]\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] ;
  input s_axi_lite_bready;
  input [4:0]\GEN_CH1_UPDATE.ch1_dma_interr_set_reg ;
  input sig_sm_set_idle_reg;
  input sig_dma_go0;
  input s_axi_lite_rready;
  input [0:0]\GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg ;
  input [3:0]s_axi_lite_araddr;
  input arvalid_d10;
  input \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_0 ;
  input \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_1 ;
  input \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_2 ;
  input \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_3 ;
  input \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_4 ;
  input \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_5 ;
  input \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_6 ;
  input [0:0]axi_cdma_tstvec;
  input [25:0]\ftch_error_addr_reg[31] ;
  input [0:0]\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_7 ;

  wire [59:0]D;
  wire [0:0]\DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2] ;
  wire \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ;
  wire [0:0]\GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg ;
  wire \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ;
  wire \GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg ;
  wire \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg ;
  wire \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_0 ;
  wire \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_1 ;
  wire \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_2 ;
  wire \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_3 ;
  wire \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_4 ;
  wire \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_5 ;
  wire \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_6 ;
  wire [0:0]\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_7 ;
  wire \GEN_CH1_FETCH.ch1_ftch_decerr_set_reg ;
  wire \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg ;
  wire \GEN_CH1_FETCH.ch1_ftch_slverr_set_reg ;
  wire [4:0]\GEN_CH1_UPDATE.ch1_dma_interr_set_reg ;
  wire \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg ;
  wire \GEN_CH1_UPDATE.ch1_updt_interr_set_reg ;
  wire \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ;
  wire [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0 ;
  wire [7:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_1 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ;
  wire [7:0]\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] ;
  wire [23:0]\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[29] ;
  wire [3:0]\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg ;
  wire [1:0]\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0 ;
  wire [1:0]\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] ;
  wire [25:0]\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 ;
  wire I_AXI_LITE_n_22;
  wire I_AXI_LITE_n_23;
  wire I_AXI_LITE_n_24;
  wire I_AXI_LITE_n_25;
  wire I_AXI_LITE_n_27;
  wire I_AXI_LITE_n_9;
  wire I_REGISTER_BLOCK_n_177;
  wire I_REGISTER_BLOCK_n_182;
  wire I_REGISTER_BLOCK_n_209;
  wire I_REGISTER_BLOCK_n_210;
  wire I_REGISTER_BLOCK_n_211;
  wire I_REGISTER_BLOCK_n_212;
  wire I_REGISTER_BLOCK_n_213;
  wire I_REGISTER_BLOCK_n_214;
  wire I_REGISTER_BLOCK_n_215;
  wire I_REGISTER_BLOCK_n_216;
  wire I_REGISTER_BLOCK_n_217;
  wire I_REGISTER_BLOCK_n_218;
  wire I_REGISTER_BLOCK_n_219;
  wire I_REGISTER_BLOCK_n_220;
  wire I_REGISTER_BLOCK_n_221;
  wire I_REGISTER_BLOCK_n_222;
  wire I_REGISTER_BLOCK_n_223;
  wire I_REGISTER_BLOCK_n_224;
  wire I_REGISTER_BLOCK_n_225;
  wire I_REGISTER_BLOCK_n_226;
  wire I_REGISTER_BLOCK_n_227;
  wire I_REGISTER_BLOCK_n_228;
  wire I_REGISTER_BLOCK_n_229;
  wire I_REGISTER_BLOCK_n_230;
  wire I_REGISTER_BLOCK_n_231;
  wire I_REGISTER_BLOCK_n_232;
  wire I_REGISTER_BLOCK_n_233;
  wire I_REGISTER_BLOCK_n_234;
  wire I_REGISTER_BLOCK_n_235;
  wire I_REGISTER_BLOCK_n_236;
  wire I_REGISTER_BLOCK_n_8;
  wire [86:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire [0:0]SS;
  wire [32:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] ;
  wire arvalid_d10;
  wire [10:0]axi2ip_rdce;
  wire [0:0]axi_cdma_tstvec;
  wire cdma_introut;
  wire [0:0]cdma_tvect_out;
  wire dma_cyclic;
  wire dma_keyhole_read;
  wire dma_keyhole_write;
  wire [2:2]dmacr_i;
  wire \dmacr_i_reg[23] ;
  wire error_d1_reg;
  wire error_d1_reg_0;
  wire error_d1_reg_1;
  wire [25:0]\ftch_error_addr_reg[31] ;
  wire [12:0]irqdelay_wren_reg;
  wire m_axi_aclk;
  wire out;
  wire p_0_in1_in;
  wire p_0_out;
  wire p_1_out;
  wire p_7_out;
  wire rdy;
  wire s_axi_lite_aclk;
  wire [3:0]s_axi_lite_araddr;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;
  wire sg_ftch_error;
  wire sg_ftch_error0;
  wire sg_updt_error;
  wire sg_updt_error_reg;
  wire sg_updt_error_reg_0;
  wire [10:0]sig_axi2ip_wrce;
  wire [3:0]sig_cmd_tag_cntr_reg;
  wire sig_cmd_tag_cntr_reg_3__s_net_1;
  wire sig_dm_mm2s_sts_tvalid;
  wire sig_dma_go0;
  wire [14:6]sig_ip2axi_rddata1_out;
  wire sig_ip2axi_rddata__0_n_0;
  wire sig_ip2axi_rddata__1_n_0;
  wire sig_ip2axi_rddata__2_n_0;
  wire sig_ip2axi_rddata__3_n_0;
  wire sig_ip2axi_rddata_n_0;
  wire \sig_mm2s_status_reg_reg[5] ;
  wire \sig_mm2s_status_reg_reg[6] ;
  wire sig_pulse_trigger;
  wire sig_pulse_trigger_0;
  wire [22:2]sig_reg2cntlr_btt;
  wire [26:3]sig_reg2cntlr_dest_addr;
  wire sig_reg2cntlr_sg_mode;
  wire [31:1]sig_reg2cntlr_src_addr;
  wire sig_reg2rst_soft_reset;
  wire [30:24]sig_reg2sg_dmacr;
  wire sig_reg2sg_irqdelay_wren;
  wire sig_reg2sg_irqthresh_wren;
  wire [26:17]sig_reg2sg_taildesc;
  wire sig_reg2sg_tailpntr_updated;
  wire sig_sg_run_reg;
  wire sig_sgcntl2s2mm_cmd_tvalid;
  wire sig_sm_set_idle_reg;
  wire \sig_sts_sm_state_reg[0] ;
  wire sig_to_edge_detect_reg;
  wire sig_to_edge_detect_reg_1;

  assign \sig_cmd_tag_cntr_reg_3__s_port_]  = sig_cmd_tag_cntr_reg_3__s_net_1;
  system_axi_cdma_0_0_axi_cdma_lite_if I_AXI_LITE
       (.D({sig_ip2axi_rddata1_out[14:12],sig_ip2axi_rddata1_out[6]}),
        .\DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2] (\DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2] ),
        .E(I_AXI_LITE_n_24),
        .\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg (\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg ),
        .\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_0 (\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_0 ),
        .\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_1 (\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_1 ),
        .\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_2 (\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_2 ),
        .\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_3 (\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_3 ),
        .\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_4 (\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_4 ),
        .\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_5 (\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_5 ),
        .\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_6 (\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_6 ),
        .\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_7 (\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_7 ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] (\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_1 ),
        .\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] (\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] ),
        .\GEN_SYNC_READ.axi2ip_rdce_reg[0]_0 (sig_ip2axi_rddata__3_n_0),
        .\GEN_SYNC_READ.axi2ip_rdce_reg[10]_0 (axi2ip_rdce),
        .\GEN_SYNC_READ.axi2ip_rdce_reg[2]_0 (I_REGISTER_BLOCK_n_213),
        .\GEN_SYNC_READ.axi2ip_rdce_reg[2]_1 (I_REGISTER_BLOCK_n_212),
        .\GEN_SYNC_READ.axi2ip_rdce_reg[2]_2 (I_REGISTER_BLOCK_n_211),
        .\GEN_SYNC_READ.axi2ip_rdce_reg[2]_3 (I_REGISTER_BLOCK_n_210),
        .\GEN_SYNC_READ.axi2ip_rdce_reg[2]_4 (I_REGISTER_BLOCK_n_209),
        .\GEN_SYNC_READ.axi2ip_rdce_reg[2]_5 (I_REGISTER_BLOCK_n_182),
        .\GEN_SYNC_READ.axi2ip_rdce_reg[4]_0 (I_REGISTER_BLOCK_n_229),
        .\GEN_SYNC_READ.axi2ip_rdce_reg[4]_1 (I_REGISTER_BLOCK_n_228),
        .\GEN_SYNC_READ.axi2ip_rdce_reg[4]_2 (I_REGISTER_BLOCK_n_227),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 (I_AXI_LITE_n_9),
        .\GEN_SYNC_WRITE.wready_i_reg_0 (rdy),
        .Q({sig_reg2cntlr_src_addr[31],sig_reg2cntlr_src_addr[26],sig_reg2cntlr_src_addr[23:21],sig_reg2cntlr_src_addr[19],sig_reg2cntlr_src_addr[15],sig_reg2cntlr_src_addr[11],sig_reg2cntlr_src_addr[7],sig_reg2cntlr_src_addr[2:1]}),
        .arvalid_d10(arvalid_d10),
        .\curdesc_lsb_i_reg[22] (I_REGISTER_BLOCK_n_214),
        .\curdesc_lsb_i_reg[31] ({\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 [25],\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 [20],\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 [17],\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 [15],\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 [13],\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 [10],\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 [4:2]}),
        .dma_cyclic(dma_cyclic),
        .dma_interr_reg(I_REGISTER_BLOCK_n_8),
        .dma_keyhole_read(dma_keyhole_read),
        .dma_keyhole_write(dma_keyhole_write),
        .dmacr_i(dmacr_i),
        .\dmacr_i_reg[23] (\dmacr_i_reg[23] ),
        .\dmacr_i_reg[23]_0 (irqdelay_wren_reg[7]),
        .\dmacr_i_reg[2] (sig_reg2rst_soft_reset),
        .\dmacr_i_reg[31] ({irqdelay_wren_reg[12],sig_reg2sg_dmacr[30],irqdelay_wren_reg[11:10],sig_reg2sg_dmacr[27],irqdelay_wren_reg[9:8],sig_reg2sg_dmacr[24]}),
        .\dmacr_i_reg[3] (I_REGISTER_BLOCK_n_233),
        .\dmacr_i_reg[4] (I_AXI_LITE_n_23),
        .\dmacr_i_reg[6] (I_AXI_LITE_n_22),
        .ioc_irq_reg(I_AXI_LITE_n_27),
        .out(out),
        .p_0_out(p_0_out),
        .p_1_out(p_1_out),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr),
        .s_axi_lite_arready(s_axi_lite_arready),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_rvalid(s_axi_lite_rvalid),
        .s_axi_lite_wdata({s_axi_lite_wdata[23:21],s_axi_lite_wdata[17:16],s_axi_lite_wdata[6],s_axi_lite_wdata[4],s_axi_lite_wdata[2]}),
        .s_axi_lite_wready(s_axi_lite_wready),
        .s_axi_lite_wvalid(s_axi_lite_wvalid),
        .sg_decerr_reg(error_d1_reg_1),
        .sg_interr_reg(error_d1_reg),
        .sg_slverr_reg(error_d1_reg_0),
        .sig_axi2ip_wrce({sig_axi2ip_wrce[10],sig_axi2ip_wrce[2],sig_axi2ip_wrce[0]}),
        .\sig_btt_register_reg[22] ({sig_reg2cntlr_btt[22:21],sig_reg2cntlr_btt[19],sig_reg2cntlr_btt[15],sig_reg2cntlr_btt[11],sig_reg2cntlr_btt[7],sig_reg2cntlr_btt[2]}),
        .\sig_da_register_lsb_reg[0] (I_REGISTER_BLOCK_n_236),
        .\sig_da_register_lsb_reg[16] (I_REGISTER_BLOCK_n_224),
        .\sig_da_register_lsb_reg[17] (I_REGISTER_BLOCK_n_221),
        .\sig_da_register_lsb_reg[1] (I_REGISTER_BLOCK_n_235),
        .\sig_da_register_lsb_reg[20] (I_REGISTER_BLOCK_n_217),
        .\sig_da_register_lsb_reg[26] ({sig_reg2cntlr_dest_addr[26],sig_reg2cntlr_dest_addr[23:21],sig_reg2cntlr_dest_addr[19:18],sig_reg2cntlr_dest_addr[5],sig_reg2cntlr_dest_addr[3]}),
        .\sig_da_register_lsb_reg[2] (I_REGISTER_BLOCK_n_234),
        .\sig_sa_register_lsb_reg[0] (I_AXI_LITE_n_25),
        .\sig_sa_register_lsb_reg[16] (I_REGISTER_BLOCK_n_223),
        .\sig_sa_register_lsb_reg[17] (I_REGISTER_BLOCK_n_222),
        .\sig_sa_register_lsb_reg[18] (I_REGISTER_BLOCK_n_219),
        .\sig_sa_register_lsb_reg[20] (I_REGISTER_BLOCK_n_216),
        .\sig_sa_register_lsb_reg[4] (I_REGISTER_BLOCK_n_232),
        .\sig_sa_register_lsb_reg[5] (I_REGISTER_BLOCK_n_231),
        .\taildesc_lsb_i_reg[11] (I_REGISTER_BLOCK_n_226),
        .\taildesc_lsb_i_reg[15] (I_REGISTER_BLOCK_n_225),
        .\taildesc_lsb_i_reg[18] (I_REGISTER_BLOCK_n_220),
        .\taildesc_lsb_i_reg[19] (I_REGISTER_BLOCK_n_218),
        .\taildesc_lsb_i_reg[21] (I_REGISTER_BLOCK_n_215),
        .\taildesc_lsb_i_reg[26] ({sig_reg2sg_taildesc[26],sig_reg2sg_taildesc[23:22],sig_reg2sg_taildesc[20],sig_reg2sg_taildesc[17]}),
        .\taildesc_lsb_i_reg[31] (p_0_in1_in),
        .\taildesc_lsb_i_reg[31]_0 (I_REGISTER_BLOCK_n_177),
        .\taildesc_lsb_i_reg[7] (I_REGISTER_BLOCK_n_230));
  system_axi_cdma_0_0_axi_cdma_register I_REGISTER_BLOCK
       (.D(D),
        .\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg (\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ),
        .E(p_0_in1_in),
        .\GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg (\GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg ),
        .\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg (\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ),
        .\GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg (\GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg ),
        .\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg (\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg ),
        .\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg (\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg ),
        .\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg (\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg ),
        .\GEN_CH1_UPDATE.ch1_dma_interr_set_reg (\GEN_CH1_UPDATE.ch1_dma_interr_set_reg ),
        .\GEN_CH1_UPDATE.ch1_updt_decerr_set_reg (\GEN_CH1_UPDATE.ch1_updt_decerr_set_reg ),
        .\GEN_CH1_UPDATE.ch1_updt_interr_set_reg (\GEN_CH1_UPDATE.ch1_updt_interr_set_reg ),
        .\GEN_CH1_UPDATE.ch1_updt_slverr_set_reg (\GEN_CH1_UPDATE.ch1_updt_slverr_set_reg ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg (\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] (\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0 (\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0 ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_1 ({\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_1 [7:6],\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_1 [3],\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_1 [1:0]}),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg (\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 (\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ),
        .\GEN_MM2S.queue_dout_new_reg[86] (Q),
        .\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[29] (\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[29] ),
        .\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg (\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg ),
        .\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0 (\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0 ),
        .\GEN_SYNC_READ.axi2ip_rdce_reg[10] ({axi2ip_rdce[10],axi2ip_rdce[8],axi2ip_rdce[6],axi2ip_rdce[4],axi2ip_rdce[2:0]}),
        .\GEN_SYNC_READ.axi2ip_rdce_reg[14] (I_AXI_LITE_n_9),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[0] (I_REGISTER_BLOCK_n_236),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[10] (I_REGISTER_BLOCK_n_227),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[11] (I_REGISTER_BLOCK_n_226),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[14] ({sig_ip2axi_rddata1_out[14:12],sig_ip2axi_rddata1_out[6]}),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[15] (I_REGISTER_BLOCK_n_225),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[16] (I_REGISTER_BLOCK_n_223),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[16]_0 (I_REGISTER_BLOCK_n_224),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[17] (I_REGISTER_BLOCK_n_221),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[17]_0 (I_REGISTER_BLOCK_n_222),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[18] (I_REGISTER_BLOCK_n_219),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[18]_0 (I_REGISTER_BLOCK_n_220),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[19] (I_REGISTER_BLOCK_n_218),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[1] (I_REGISTER_BLOCK_n_235),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[20] (I_REGISTER_BLOCK_n_216),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[20]_0 (I_REGISTER_BLOCK_n_217),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[21] (I_REGISTER_BLOCK_n_215),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[22] (I_REGISTER_BLOCK_n_214),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[24] (I_REGISTER_BLOCK_n_213),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[25] (I_REGISTER_BLOCK_n_212),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[27] (I_REGISTER_BLOCK_n_211),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[28] (I_REGISTER_BLOCK_n_210),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[29] (I_REGISTER_BLOCK_n_209),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[2] (I_REGISTER_BLOCK_n_234),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[30] (I_REGISTER_BLOCK_n_182),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] ({\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] ,sig_reg2sg_taildesc[26],sig_reg2sg_taildesc[23:22],sig_reg2sg_taildesc[20],sig_reg2sg_taildesc[17]}),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 (I_REGISTER_BLOCK_n_177),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 (\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 ),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[3] (I_REGISTER_BLOCK_n_233),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[4] (I_REGISTER_BLOCK_n_232),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[5] (I_REGISTER_BLOCK_n_231),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[7] (I_REGISTER_BLOCK_n_230),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[8] (I_REGISTER_BLOCK_n_229),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[9] (I_REGISTER_BLOCK_n_228),
        .\GEN_SYNC_WRITE.axi2ip_wrce_reg[0] (I_AXI_LITE_n_22),
        .\GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0 (I_AXI_LITE_n_23),
        .\GEN_SYNC_WRITE.axi2ip_wrce_reg[1] (I_AXI_LITE_n_27),
        .\GEN_SYNC_WRITE.axi2ip_wrce_reg[6] (I_AXI_LITE_n_25),
        .\GEN_SYNC_WRITE.axi2ip_wrce_reg[8] (I_AXI_LITE_n_24),
        .Q({sig_reg2sg_dmacr[30],sig_reg2sg_dmacr[27],sig_reg2sg_dmacr[24]}),
        .S(S),
        .SR(SR),
        .SS(SS),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] ({sig_reg2cntlr_btt[22:21],sig_reg2cntlr_btt[19],sig_reg2cntlr_btt[15],sig_reg2cntlr_btt[11],sig_reg2cntlr_btt[7],sig_reg2cntlr_btt[2]}),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58] ({sig_reg2cntlr_dest_addr[26],sig_reg2cntlr_dest_addr[23:21],sig_reg2cntlr_dest_addr[19:18],sig_reg2cntlr_dest_addr[5],sig_reg2cntlr_dest_addr[3]}),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 ({sig_reg2cntlr_src_addr[31],sig_reg2cntlr_src_addr[26],sig_reg2cntlr_src_addr[23:21],sig_reg2cntlr_src_addr[19],sig_reg2cntlr_src_addr[15],sig_reg2cntlr_src_addr[11],sig_reg2cntlr_src_addr[7],sig_reg2cntlr_src_addr[2:1]}),
        .axi_cdma_tstvec(axi_cdma_tstvec),
        .cdma_introut(cdma_introut),
        .cdma_tvect_out(cdma_tvect_out),
        .dma_cyclic(dma_cyclic),
        .dma_keyhole_read(dma_keyhole_read),
        .dma_keyhole_write(dma_keyhole_write),
        .dmacr_i(dmacr_i),
        .error_d1_reg_0(I_REGISTER_BLOCK_n_8),
        .error_d1_reg_1(error_d1_reg),
        .error_d1_reg_2(error_d1_reg_0),
        .error_d1_reg_3(error_d1_reg_1),
        .error_pointer_set_reg_0(sg_updt_error),
        .error_pointer_set_reg_1(sg_ftch_error),
        .\ftch_error_addr_reg[31] (\ftch_error_addr_reg[31] ),
        .irqdelay_wren_reg_0(irqdelay_wren_reg),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .p_7_out(p_7_out),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .sg_ftch_error0(sg_ftch_error0),
        .sg_updt_error_reg_0(sg_updt_error_reg),
        .sg_updt_error_reg_1(sg_updt_error_reg_0),
        .sig_axi2ip_wrce({sig_axi2ip_wrce[10],sig_axi2ip_wrce[2],sig_axi2ip_wrce[0]}),
        .sig_cmd_tag_cntr_reg(sig_cmd_tag_cntr_reg),
        .\sig_cmd_tag_cntr_reg_3__s_port_] (sig_cmd_tag_cntr_reg_3__s_net_1),
        .sig_dm_mm2s_sts_tvalid(sig_dm_mm2s_sts_tvalid),
        .sig_dma_go0(sig_dma_go0),
        .\sig_mm2s_status_reg_reg[5] (\sig_mm2s_status_reg_reg[5] ),
        .\sig_mm2s_status_reg_reg[6] (\sig_mm2s_status_reg_reg[6] ),
        .sig_pulse_trigger(sig_pulse_trigger),
        .sig_pulse_trigger_0(sig_pulse_trigger_0),
        .sig_reg2sg_irqdelay_wren(sig_reg2sg_irqdelay_wren),
        .sig_reg2sg_irqthresh_wren(sig_reg2sg_irqthresh_wren),
        .sig_reg2sg_tailpntr_updated(sig_reg2sg_tailpntr_updated),
        .sig_sg_run_reg(sig_reg2cntlr_sg_mode),
        .sig_sg_run_reg_0(sig_sg_run_reg),
        .sig_sgcntl2s2mm_cmd_tvalid(sig_sgcntl2s2mm_cmd_tvalid),
        .sig_sm_set_idle_reg(sig_sm_set_idle_reg),
        .\sig_sts_sm_state_reg[0] (\sig_sts_sm_state_reg[0] ),
        .sig_to_edge_detect_reg(sig_to_edge_detect_reg),
        .sig_to_edge_detect_reg_1(sig_to_edge_detect_reg_1),
        .sig_to_edge_detect_reg_reg(sig_reg2rst_soft_reset));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'h00010116)) 
    sig_ip2axi_rddata
       (.I0(axi2ip_rdce[0]),
        .I1(axi2ip_rdce[1]),
        .I2(axi2ip_rdce[2]),
        .I3(axi2ip_rdce[3]),
        .I4(axi2ip_rdce[4]),
        .O(sig_ip2axi_rddata_n_0));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT5 #(
    .INIT(32'hFFFEFEE8)) 
    sig_ip2axi_rddata__0
       (.I0(axi2ip_rdce[0]),
        .I1(axi2ip_rdce[1]),
        .I2(axi2ip_rdce[2]),
        .I3(axi2ip_rdce[3]),
        .I4(axi2ip_rdce[4]),
        .O(sig_ip2axi_rddata__0_n_0));
  LUT6 #(
    .INIT(64'h0000000100010116)) 
    sig_ip2axi_rddata__1
       (.I0(axi2ip_rdce[5]),
        .I1(axi2ip_rdce[6]),
        .I2(axi2ip_rdce[7]),
        .I3(axi2ip_rdce[8]),
        .I4(axi2ip_rdce[9]),
        .I5(axi2ip_rdce[10]),
        .O(sig_ip2axi_rddata__1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFEFFFEFEE8)) 
    sig_ip2axi_rddata__2
       (.I0(axi2ip_rdce[5]),
        .I1(axi2ip_rdce[6]),
        .I2(axi2ip_rdce[7]),
        .I3(axi2ip_rdce[8]),
        .I4(axi2ip_rdce[9]),
        .I5(axi2ip_rdce[10]),
        .O(sig_ip2axi_rddata__2_n_0));
  LUT4 #(
    .INIT(16'h0012)) 
    sig_ip2axi_rddata__3
       (.I0(sig_ip2axi_rddata_n_0),
        .I1(sig_ip2axi_rddata__0_n_0),
        .I2(sig_ip2axi_rddata__1_n_0),
        .I3(sig_ip2axi_rddata__2_n_0),
        .O(sig_ip2axi_rddata__3_n_0));
endmodule

(* ORIG_REF_NAME = "axi_cdma_register" *) 
module system_axi_cdma_0_0_axi_cdma_register
   (sig_sg_run_reg,
    sig_to_edge_detect_reg_reg,
    dma_keyhole_write,
    cdma_introut,
    sig_reg2sg_irqthresh_wren,
    sig_reg2sg_irqdelay_wren,
    error_pointer_set_reg_0,
    error_pointer_set_reg_1,
    error_d1_reg_0,
    sg_updt_error_reg_0,
    sg_updt_error_reg_1,
    error_d1_reg_1,
    error_d1_reg_2,
    error_d1_reg_3,
    cdma_tvect_out,
    dma_cyclic,
    dma_keyhole_read,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] ,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0 ,
    irqdelay_wren_reg_0,
    Q,
    SS,
    D,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] ,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 ,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] ,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58] ,
    \sig_cmd_tag_cntr_reg_3__s_port_] ,
    sig_pulse_trigger,
    sig_reg2sg_tailpntr_updated,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ,
    S,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[31] ,
    \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg ,
    \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0 ,
    \sig_sts_sm_state_reg[0] ,
    sig_pulse_trigger_0,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[14] ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[30] ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[29] ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[28] ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[27] ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[25] ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[24] ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[22] ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[21] ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[20] ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[20]_0 ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[19] ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[18] ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[18]_0 ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[17] ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[17]_0 ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[16] ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[16]_0 ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[15] ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[11] ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[10] ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[9] ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[8] ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[7] ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[5] ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[4] ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[3] ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[2] ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[1] ,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[0] ,
    sig_sg_run_reg_0,
    out,
    sig_axi2ip_wrce,
    s_axi_lite_wdata,
    m_axi_aclk,
    dmacr_i,
    E,
    sg_ftch_error0,
    SR,
    \sig_mm2s_status_reg_reg[6] ,
    \sig_mm2s_status_reg_reg[5] ,
    \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg ,
    \GEN_CH1_FETCH.ch1_ftch_slverr_set_reg ,
    \GEN_CH1_FETCH.ch1_ftch_decerr_set_reg ,
    \GEN_SYNC_WRITE.axi2ip_wrce_reg[0] ,
    \GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0 ,
    sig_sgcntl2s2mm_cmd_tvalid,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ,
    \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ,
    \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ,
    p_7_out,
    \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg ,
    \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg ,
    \GEN_CH1_UPDATE.ch1_updt_interr_set_reg ,
    sig_cmd_tag_cntr_reg,
    \GEN_MM2S.queue_dout_new_reg[86] ,
    \GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg ,
    sig_to_edge_detect_reg,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_1 ,
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[29] ,
    sig_dm_mm2s_sts_tvalid,
    sig_to_edge_detect_reg_1,
    \GEN_SYNC_READ.axi2ip_rdce_reg[10] ,
    \GEN_SYNC_READ.axi2ip_rdce_reg[14] ,
    \GEN_CH1_UPDATE.ch1_dma_interr_set_reg ,
    sig_sm_set_idle_reg,
    sig_dma_go0,
    \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg ,
    \GEN_SYNC_WRITE.axi2ip_wrce_reg[1] ,
    axi_cdma_tstvec,
    \ftch_error_addr_reg[31] ,
    \GEN_SYNC_WRITE.axi2ip_wrce_reg[6] ,
    \GEN_SYNC_WRITE.axi2ip_wrce_reg[8] );
  output sig_sg_run_reg;
  output sig_to_edge_detect_reg_reg;
  output dma_keyhole_write;
  output cdma_introut;
  output sig_reg2sg_irqthresh_wren;
  output sig_reg2sg_irqdelay_wren;
  output error_pointer_set_reg_0;
  output error_pointer_set_reg_1;
  output error_d1_reg_0;
  output sg_updt_error_reg_0;
  output sg_updt_error_reg_1;
  output error_d1_reg_1;
  output error_d1_reg_2;
  output error_d1_reg_3;
  output [0:0]cdma_tvect_out;
  output dma_cyclic;
  output dma_keyhole_read;
  output [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] ;
  output \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0 ;
  output [12:0]irqdelay_wren_reg_0;
  output [2:0]Q;
  output [0:0]SS;
  output [59:0]D;
  output [32:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] ;
  output [10:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 ;
  output [6:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] ;
  output [7:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58] ;
  output \sig_cmd_tag_cntr_reg_3__s_port_] ;
  output sig_pulse_trigger;
  output sig_reg2sg_tailpntr_updated;
  output \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ;
  output \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ;
  output [1:0]S;
  output [6:0]\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] ;
  output [3:0]\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg ;
  output [1:0]\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0 ;
  output \sig_sts_sm_state_reg[0] ;
  output sig_pulse_trigger_0;
  output \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 ;
  output [3:0]\GEN_SYNC_READ.s_axi_lite_rdata_reg[14] ;
  output \GEN_SYNC_READ.s_axi_lite_rdata_reg[30] ;
  output [25:0]\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 ;
  output \GEN_SYNC_READ.s_axi_lite_rdata_reg[29] ;
  output \GEN_SYNC_READ.s_axi_lite_rdata_reg[28] ;
  output \GEN_SYNC_READ.s_axi_lite_rdata_reg[27] ;
  output \GEN_SYNC_READ.s_axi_lite_rdata_reg[25] ;
  output \GEN_SYNC_READ.s_axi_lite_rdata_reg[24] ;
  output \GEN_SYNC_READ.s_axi_lite_rdata_reg[22] ;
  output \GEN_SYNC_READ.s_axi_lite_rdata_reg[21] ;
  output \GEN_SYNC_READ.s_axi_lite_rdata_reg[20] ;
  output \GEN_SYNC_READ.s_axi_lite_rdata_reg[20]_0 ;
  output \GEN_SYNC_READ.s_axi_lite_rdata_reg[19] ;
  output \GEN_SYNC_READ.s_axi_lite_rdata_reg[18] ;
  output \GEN_SYNC_READ.s_axi_lite_rdata_reg[18]_0 ;
  output \GEN_SYNC_READ.s_axi_lite_rdata_reg[17] ;
  output \GEN_SYNC_READ.s_axi_lite_rdata_reg[17]_0 ;
  output \GEN_SYNC_READ.s_axi_lite_rdata_reg[16] ;
  output \GEN_SYNC_READ.s_axi_lite_rdata_reg[16]_0 ;
  output \GEN_SYNC_READ.s_axi_lite_rdata_reg[15] ;
  output \GEN_SYNC_READ.s_axi_lite_rdata_reg[11] ;
  output \GEN_SYNC_READ.s_axi_lite_rdata_reg[10] ;
  output \GEN_SYNC_READ.s_axi_lite_rdata_reg[9] ;
  output \GEN_SYNC_READ.s_axi_lite_rdata_reg[8] ;
  output \GEN_SYNC_READ.s_axi_lite_rdata_reg[7] ;
  output \GEN_SYNC_READ.s_axi_lite_rdata_reg[5] ;
  output \GEN_SYNC_READ.s_axi_lite_rdata_reg[4] ;
  output \GEN_SYNC_READ.s_axi_lite_rdata_reg[3] ;
  output \GEN_SYNC_READ.s_axi_lite_rdata_reg[2] ;
  output \GEN_SYNC_READ.s_axi_lite_rdata_reg[1] ;
  output \GEN_SYNC_READ.s_axi_lite_rdata_reg[0] ;
  output sig_sg_run_reg_0;
  input out;
  input [2:0]sig_axi2ip_wrce;
  input [31:0]s_axi_lite_wdata;
  input m_axi_aclk;
  input [0:0]dmacr_i;
  input [0:0]E;
  input sg_ftch_error0;
  input [0:0]SR;
  input \sig_mm2s_status_reg_reg[6] ;
  input \sig_mm2s_status_reg_reg[5] ;
  input \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg ;
  input \GEN_CH1_FETCH.ch1_ftch_slverr_set_reg ;
  input \GEN_CH1_FETCH.ch1_ftch_decerr_set_reg ;
  input \GEN_SYNC_WRITE.axi2ip_wrce_reg[0] ;
  input \GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0 ;
  input sig_sgcntl2s2mm_cmd_tvalid;
  input \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ;
  input \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ;
  input \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ;
  input p_7_out;
  input \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg ;
  input \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg ;
  input \GEN_CH1_UPDATE.ch1_updt_interr_set_reg ;
  input [3:0]sig_cmd_tag_cntr_reg;
  input [86:0]\GEN_MM2S.queue_dout_new_reg[86] ;
  input \GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg ;
  input sig_to_edge_detect_reg;
  input [4:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_1 ;
  input [23:0]\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[29] ;
  input sig_dm_mm2s_sts_tvalid;
  input sig_to_edge_detect_reg_1;
  input [6:0]\GEN_SYNC_READ.axi2ip_rdce_reg[10] ;
  input \GEN_SYNC_READ.axi2ip_rdce_reg[14] ;
  input [4:0]\GEN_CH1_UPDATE.ch1_dma_interr_set_reg ;
  input sig_sm_set_idle_reg;
  input sig_dma_go0;
  input [0:0]\GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg ;
  input \GEN_SYNC_WRITE.axi2ip_wrce_reg[1] ;
  input [0:0]axi_cdma_tstvec;
  input [25:0]\ftch_error_addr_reg[31] ;
  input [0:0]\GEN_SYNC_WRITE.axi2ip_wrce_reg[6] ;
  input [0:0]\GEN_SYNC_WRITE.axi2ip_wrce_reg[8] ;

  wire [59:0]D;
  wire \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ;
  wire [0:0]E;
  wire [0:0]\GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg ;
  wire \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ;
  wire \GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg ;
  wire \GEN_CH1_FETCH.ch1_ftch_decerr_set_reg ;
  wire \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg ;
  wire \GEN_CH1_FETCH.ch1_ftch_slverr_set_reg ;
  wire [4:0]\GEN_CH1_UPDATE.ch1_dma_interr_set_reg ;
  wire \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg ;
  wire \GEN_CH1_UPDATE.ch1_updt_interr_set_reg ;
  wire \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg ;
  wire \GEN_DMACR_SG.sig_dly_irqen_reg_reg_n_0 ;
  wire \GEN_DMACR_SG.sig_err_irqen_reg_reg_n_0 ;
  wire \GEN_DMACR_SG.sig_ioc_irqen_reg_reg_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ;
  wire [0:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0 ;
  wire [4:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_1 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_8_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_9_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ;
  wire [86:0]\GEN_MM2S.queue_dout_new_reg[86] ;
  wire [23:0]\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[29] ;
  wire [3:0]\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg ;
  wire [1:0]\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0 ;
  wire [6:0]\GEN_SYNC_READ.axi2ip_rdce_reg[10] ;
  wire \GEN_SYNC_READ.axi2ip_rdce_reg[14] ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[10]_i_3_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[12]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[12]_i_3_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[12]_i_4_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[13]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[13]_i_3_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[13]_i_4_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_3_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_4_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[24]_i_3_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_3_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[27]_i_3_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[28]_i_3_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[29]_i_3_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[30]_i_3_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[6]_i_2_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[6]_i_3_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[6]_i_4_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[8]_i_3_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata[9]_i_3_n_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[0] ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[10] ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[11] ;
  wire [3:0]\GEN_SYNC_READ.s_axi_lite_rdata_reg[14] ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[15] ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[16] ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[16]_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[17] ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[17]_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[18] ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[18]_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[19] ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[1] ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[20] ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[20]_0 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[21] ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[22] ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[24] ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[25] ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[27] ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[28] ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[29] ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[2] ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[30] ;
  wire [6:0]\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 ;
  wire [25:0]\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[3] ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[4] ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[5] ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[7] ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[8] ;
  wire \GEN_SYNC_READ.s_axi_lite_rdata_reg[9] ;
  wire \GEN_SYNC_WRITE.axi2ip_wrce_reg[0] ;
  wire \GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0 ;
  wire \GEN_SYNC_WRITE.axi2ip_wrce_reg[1] ;
  wire [0:0]\GEN_SYNC_WRITE.axi2ip_wrce_reg[6] ;
  wire [0:0]\GEN_SYNC_WRITE.axi2ip_wrce_reg[8] ;
  wire [2:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire [0:0]SS;
  wire [6:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] ;
  wire [7:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58] ;
  wire [32:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] ;
  wire [10:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 ;
  wire [0:0]axi_cdma_tstvec;
  wire cdma_introut;
  wire [0:0]cdma_tvect_out;
  wire curdesc_lsb_i;
  wire curdesc_lsb_i1;
  wire currdesc_updated_i_1_n_0;
  wire currdesc_updated_i_2_n_0;
  wire dly_irq_i_1_n_0;
  wire dma_cyclic;
  wire dma_interr_i_1__0_n_0;
  wire dma_keyhole_read;
  wire dma_keyhole_write;
  wire [0:0]dmacr_i;
  wire err_irq_i_1_n_0;
  wire err_irq_i_2_n_0;
  wire err_irq_reg_n_0;
  wire error_d1;
  wire error_d1_i_1_n_0;
  wire error_d1_reg_0;
  wire error_d1_reg_1;
  wire error_d1_reg_2;
  wire error_d1_reg_3;
  wire error_pointer_set;
  wire error_pointer_set_reg_0;
  wire error_pointer_set_reg_1;
  wire [25:0]\ftch_error_addr_reg[31] ;
  wire idle_i_1_n_0;
  wire idle_reg_n_0;
  wire introut0;
  wire ioc_irq_i_1_n_0;
  wire ioc_irq_reg_n_0;
  wire irqdelay_wren0;
  wire irqdelay_wren_i_2_n_0;
  wire irqdelay_wren_i_3_n_0;
  wire irqdelay_wren_i_4_n_0;
  wire [12:0]irqdelay_wren_reg_0;
  wire irqthresh_wren0;
  wire irqthresh_wren_i_2_n_0;
  wire irqthresh_wren_i_3_n_0;
  wire irqthresh_wren_i_4_n_0;
  wire m_axi_aclk;
  wire out;
  wire p_7_out;
  wire [31:0]s_axi_lite_wdata;
  wire sg_ftch_error0;
  wire sg_updt_error0;
  wire sg_updt_error_reg_0;
  wire sg_updt_error_reg_1;
  wire [2:0]sig_axi2ip_wrce;
  wire sig_btt_register_del;
  wire [3:0]sig_cmd_tag_cntr_reg;
  wire sig_cmd_tag_cntr_reg_3__s_net_1;
  wire sig_dm_mm2s_sts_tvalid;
  wire sig_dma_go0;
  wire sig_dma_go_i_1_n_0;
  wire \sig_mm2s_status_reg_reg[5] ;
  wire \sig_mm2s_status_reg_reg[6] ;
  wire sig_pulse_trigger;
  wire sig_pulse_trigger_0;
  wire [20:0]sig_reg2cntlr_btt;
  wire [31:0]sig_reg2cntlr_dest_addr;
  wire [30:0]sig_reg2cntlr_src_addr;
  wire [13:13]sig_reg2sg_dmasr;
  wire sig_reg2sg_irqdelay_wren;
  wire sig_reg2sg_irqthresh_wren;
  wire [29:6]sig_reg2sg_taildesc;
  wire sig_reg2sg_tailpntr_updated;
  wire sig_reg2sgcntlr_currdesc_updated;
  wire sig_sg_run_reg;
  wire sig_sg_run_reg_0;
  wire sig_sgcntl2s2mm_cmd_tvalid;
  wire sig_sm_set_idle_reg;
  wire \sig_sts_sm_state_reg[0] ;
  wire sig_to_edge_detect_reg;
  wire sig_to_edge_detect_reg_1;
  wire sig_to_edge_detect_reg_reg;
  wire tailpntr_updated_d1;
  wire tailpntr_updated_d2;

  assign \sig_cmd_tag_cntr_reg_3__s_port_]  = sig_cmd_tag_cntr_reg_3__s_net_1;
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \DO_SINGLE_CLK_PULSE.sig_pulse_out_i_1__0 
       (.I0(tailpntr_updated_d2),
        .I1(tailpntr_updated_d1),
        .I2(sig_to_edge_detect_reg),
        .O(sig_pulse_trigger));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \DO_SINGLE_CLK_PULSE.sig_pulse_out_i_1__1 
       (.I0(sig_to_edge_detect_reg_reg),
        .I1(sig_to_edge_detect_reg_1),
        .O(sig_pulse_trigger_0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DMACR_SG.sig_dly_irqen_reg_reg 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(s_axi_lite_wdata[13]),
        .Q(\GEN_DMACR_SG.sig_dly_irqen_reg_reg_n_0 ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DMACR_SG.sig_err_irqen_reg_reg 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(s_axi_lite_wdata[14]),
        .Q(\GEN_DMACR_SG.sig_err_irqen_reg_reg_n_0 ),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_DMACR_SG.sig_ioc_irqen_reg_reg 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(s_axi_lite_wdata[12]),
        .Q(\GEN_DMACR_SG.sig_ioc_irqen_reg_reg_n_0 ),
        .R(out));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'hFFFB)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_i_2 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0 ),
        .I1(\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ),
        .I3(sig_reg2sg_dmasr),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1 
       (.I0(sig_reg2sg_dmasr),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ),
        .I2(\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0 ),
        .I4(\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ),
        .I5(p_7_out),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_1 
       (.I0(sig_reg2sg_dmasr),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ),
        .I2(\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0 ),
        .I4(\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ),
        .O(SS));
  LUT5 #(
    .INIT(32'h00000001)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_3 
       (.I0(irqdelay_wren_reg_0[9]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(irqdelay_wren_reg_0[8]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_8_n_0 ),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0 ));
  LUT5 #(
    .INIT(32'hBEFFFFBE)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_7 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_9_n_0 ),
        .I1(Q[0]),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_1 [0]),
        .I3(Q[1]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_1 [2]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_8 
       (.I0(irqdelay_wren_reg_0[11]),
        .I1(irqdelay_wren_reg_0[10]),
        .I2(irqdelay_wren_reg_0[12]),
        .I3(Q[2]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_8_n_0 ));
  LUT6 #(
    .INIT(64'h22F2FFFFFFFF22F2)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_9 
       (.I0(irqdelay_wren_reg_0[8]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_1 [1]),
        .I2(irqdelay_wren_reg_0[12]),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_1 [4]),
        .I4(Q[2]),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_1 [3]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h0000077707770777)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[0]_i_2 
       (.I0(sig_reg2cntlr_dest_addr[0]),
        .I1(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [5]),
        .I2(sig_reg2cntlr_btt[0]),
        .I3(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [6]),
        .I4(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [4]),
        .I5(sig_reg2cntlr_src_addr[0]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0] ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[10]_i_2 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [3]),
        .I1(sig_reg2sg_taildesc[10]),
        .I2(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [4]),
        .I3(sig_reg2cntlr_src_addr[10]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[10]_i_3_n_0 ),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata_reg[10] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[10]_i_3 
       (.I0(sig_reg2cntlr_btt[10]),
        .I1(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [6]),
        .I2(sig_reg2cntlr_dest_addr[10]),
        .I3(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [5]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[10]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[11]_i_2 
       (.I0(sig_reg2sg_taildesc[11]),
        .I1(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [3]),
        .I2(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [2]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 [5]),
        .I4(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [5]),
        .I5(sig_reg2cntlr_dest_addr[11]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata_reg[11] ));
  LUT4 #(
    .INIT(16'hA8AA)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[12]_i_1 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce_reg[14] ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[12]_i_2_n_0 ),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[12]_i_3_n_0 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[12]_i_4_n_0 ),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata_reg[14] [1]));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[12]_i_2 
       (.I0(sig_reg2cntlr_dest_addr[12]),
        .I1(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [5]),
        .I2(ioc_irq_reg_n_0),
        .I3(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [1]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[12]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[12]_i_3 
       (.I0(sig_reg2sg_taildesc[12]),
        .I1(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [3]),
        .I2(\GEN_DMACR_SG.sig_ioc_irqen_reg_reg_n_0 ),
        .I3(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [0]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000077707770777)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[12]_i_4 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 [6]),
        .I1(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [2]),
        .I2(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [4]),
        .I3(sig_reg2cntlr_src_addr[12]),
        .I4(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [6]),
        .I5(sig_reg2cntlr_btt[12]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[12]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hA8AA)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[13]_i_1 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce_reg[14] ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[13]_i_2_n_0 ),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[13]_i_3_n_0 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[13]_i_4_n_0 ),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata_reg[14] [2]));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[13]_i_2 
       (.I0(sig_reg2sg_taildesc[13]),
        .I1(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [3]),
        .I2(sig_reg2sg_dmasr),
        .I3(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [1]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[13]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[13]_i_3 
       (.I0(sig_reg2cntlr_src_addr[13]),
        .I1(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [4]),
        .I2(\GEN_DMACR_SG.sig_dly_irqen_reg_reg_n_0 ),
        .I3(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [0]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[13]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000077707770777)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[13]_i_4 
       (.I0(sig_reg2cntlr_dest_addr[13]),
        .I1(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [5]),
        .I2(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [2]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 [7]),
        .I4(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [6]),
        .I5(sig_reg2cntlr_btt[13]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[13]_i_4_n_0 ));
  LUT4 #(
    .INIT(16'hA8AA)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_1 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce_reg[14] ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[14]_i_2_n_0 ),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[14]_i_3_n_0 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[14]_i_4_n_0 ),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata_reg[14] [3]));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_2 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 [8]),
        .I1(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [2]),
        .I2(err_irq_reg_n_0),
        .I3(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [1]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[14]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_3 
       (.I0(sig_reg2cntlr_src_addr[14]),
        .I1(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [4]),
        .I2(\GEN_DMACR_SG.sig_err_irqen_reg_reg_n_0 ),
        .I3(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [0]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[14]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000077707770777)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[14]_i_4 
       (.I0(sig_reg2cntlr_dest_addr[14]),
        .I1(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [5]),
        .I2(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [3]),
        .I3(sig_reg2sg_taildesc[14]),
        .I4(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [6]),
        .I5(sig_reg2cntlr_btt[14]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[14]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[15]_i_2 
       (.I0(sig_reg2sg_taildesc[15]),
        .I1(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [3]),
        .I2(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [2]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 [9]),
        .I4(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [5]),
        .I5(sig_reg2cntlr_dest_addr[15]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata_reg[15] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[16]_i_3 
       (.I0(sig_reg2cntlr_src_addr[16]),
        .I1(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [4]),
        .I2(irqdelay_wren_reg_0[0]),
        .I3(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [0]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata_reg[16] ));
  LUT6 #(
    .INIT(64'h0000077707770777)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[16]_i_4 
       (.I0(sig_reg2cntlr_dest_addr[16]),
        .I1(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [5]),
        .I2(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [3]),
        .I3(sig_reg2sg_taildesc[16]),
        .I4(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [6]),
        .I5(sig_reg2cntlr_btt[16]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata_reg[16]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[17]_i_3 
       (.I0(sig_reg2cntlr_dest_addr[17]),
        .I1(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [5]),
        .I2(irqdelay_wren_reg_0[1]),
        .I3(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [0]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata_reg[17] ));
  LUT6 #(
    .INIT(64'h0000077707770777)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[17]_i_4 
       (.I0(sig_reg2cntlr_src_addr[17]),
        .I1(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [4]),
        .I2(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [2]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 [11]),
        .I4(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [6]),
        .I5(sig_reg2cntlr_btt[17]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata_reg[17]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[18]_i_3 
       (.I0(sig_reg2cntlr_src_addr[18]),
        .I1(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [4]),
        .I2(irqdelay_wren_reg_0[2]),
        .I3(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [0]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata_reg[18] ));
  LUT6 #(
    .INIT(64'h0000077707770777)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[18]_i_4 
       (.I0(sig_reg2sg_taildesc[18]),
        .I1(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [3]),
        .I2(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [2]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 [12]),
        .I4(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [6]),
        .I5(sig_reg2cntlr_btt[18]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata_reg[18]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[19]_i_3 
       (.I0(sig_reg2sg_taildesc[19]),
        .I1(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [3]),
        .I2(irqdelay_wren_reg_0[3]),
        .I3(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [0]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata_reg[19] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[1]_i_2 
       (.I0(sig_reg2cntlr_dest_addr[1]),
        .I1(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [5]),
        .I2(idle_reg_n_0),
        .I3(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [1]),
        .I4(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [6]),
        .I5(sig_reg2cntlr_btt[1]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata_reg[1] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[20]_i_3 
       (.I0(sig_reg2cntlr_src_addr[20]),
        .I1(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [4]),
        .I2(irqdelay_wren_reg_0[4]),
        .I3(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [0]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata_reg[20] ));
  LUT6 #(
    .INIT(64'h0000077707770777)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[20]_i_4 
       (.I0(sig_reg2cntlr_dest_addr[20]),
        .I1(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [5]),
        .I2(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [2]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 [14]),
        .I4(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [6]),
        .I5(sig_reg2cntlr_btt[20]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata_reg[20]_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[21]_i_3 
       (.I0(sig_reg2sg_taildesc[21]),
        .I1(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [3]),
        .I2(irqdelay_wren_reg_0[5]),
        .I3(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [0]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata_reg[21] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[22]_i_3 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 [16]),
        .I1(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [2]),
        .I2(irqdelay_wren_reg_0[6]),
        .I3(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [0]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata_reg[22] ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[24]_i_2 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [2]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 [18]),
        .I2(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [3]),
        .I3(sig_reg2sg_taildesc[24]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[24]_i_3_n_0 ),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata_reg[24] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[24]_i_3 
       (.I0(sig_reg2cntlr_dest_addr[24]),
        .I1(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [5]),
        .I2(sig_reg2cntlr_src_addr[24]),
        .I3(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [4]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[24]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_2 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [2]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 [19]),
        .I2(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [3]),
        .I3(sig_reg2sg_taildesc[25]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_3_n_0 ),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata_reg[25] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[25]_i_3 
       (.I0(sig_reg2cntlr_src_addr[25]),
        .I1(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [4]),
        .I2(sig_reg2cntlr_dest_addr[25]),
        .I3(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [5]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[25]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[27]_i_2 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [2]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 [21]),
        .I2(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [3]),
        .I3(sig_reg2sg_taildesc[27]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[27]_i_3_n_0 ),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata_reg[27] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[27]_i_3 
       (.I0(sig_reg2cntlr_src_addr[27]),
        .I1(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [4]),
        .I2(sig_reg2cntlr_dest_addr[27]),
        .I3(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [5]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[27]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[28]_i_2 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [2]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 [22]),
        .I2(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [3]),
        .I3(sig_reg2sg_taildesc[28]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[28]_i_3_n_0 ),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata_reg[28] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[28]_i_3 
       (.I0(sig_reg2cntlr_dest_addr[28]),
        .I1(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [5]),
        .I2(sig_reg2cntlr_src_addr[28]),
        .I3(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [4]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[28]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[29]_i_2 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [2]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 [23]),
        .I2(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [3]),
        .I3(sig_reg2sg_taildesc[29]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[29]_i_3_n_0 ),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata_reg[29] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[29]_i_3 
       (.I0(sig_reg2cntlr_dest_addr[29]),
        .I1(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [5]),
        .I2(sig_reg2cntlr_src_addr[29]),
        .I3(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [4]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[29]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[2]_i_2 
       (.I0(sig_reg2cntlr_dest_addr[2]),
        .I1(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [5]),
        .I2(sig_to_edge_detect_reg_reg),
        .I3(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [0]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata_reg[2] ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[30]_i_2 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [2]),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 [24]),
        .I2(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [3]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [5]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[30]_i_3_n_0 ),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata_reg[30] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[30]_i_3 
       (.I0(sig_reg2cntlr_src_addr[30]),
        .I1(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [4]),
        .I2(sig_reg2cntlr_dest_addr[30]),
        .I3(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [5]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[30]_i_3_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_5 
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [6]),
        .I1(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [3]),
        .I2(sig_reg2cntlr_dest_addr[31]),
        .I3(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [5]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[3]_i_2 
       (.I0(sig_sg_run_reg),
        .I1(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [0]),
        .I2(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [4]),
        .I3(sig_reg2cntlr_src_addr[3]),
        .I4(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [6]),
        .I5(sig_reg2cntlr_btt[3]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata_reg[3] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[4]_i_2 
       (.I0(sig_reg2cntlr_src_addr[4]),
        .I1(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [4]),
        .I2(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [6]),
        .I3(sig_reg2cntlr_btt[4]),
        .I4(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [5]),
        .I5(sig_reg2cntlr_dest_addr[4]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata_reg[4] ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[5]_i_2 
       (.I0(sig_reg2cntlr_src_addr[5]),
        .I1(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [4]),
        .I2(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [6]),
        .I3(sig_reg2cntlr_btt[5]),
        .I4(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [1]),
        .I5(sg_updt_error_reg_0),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata_reg[5] ));
  LUT4 #(
    .INIT(16'hA8AA)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[6]_i_1 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce_reg[14] ),
        .I1(\GEN_SYNC_READ.s_axi_lite_rdata[6]_i_2_n_0 ),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata[6]_i_3_n_0 ),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata[6]_i_4_n_0 ),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata_reg[14] [0]));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[6]_i_2 
       (.I0(sig_reg2cntlr_dest_addr[6]),
        .I1(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [5]),
        .I2(sg_updt_error_reg_1),
        .I3(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [1]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[6]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[6]_i_3 
       (.I0(sig_reg2cntlr_src_addr[6]),
        .I1(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [4]),
        .I2(dma_cyclic),
        .I3(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [0]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000077707770777)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[6]_i_4 
       (.I0(sig_reg2sg_taildesc[6]),
        .I1(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [3]),
        .I2(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 [0]),
        .I3(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [2]),
        .I4(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [6]),
        .I5(sig_reg2cntlr_btt[6]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[6]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[7]_i_2 
       (.I0(sig_reg2sg_taildesc[7]),
        .I1(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [3]),
        .I2(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [2]),
        .I3(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 [1]),
        .I4(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [5]),
        .I5(sig_reg2cntlr_dest_addr[7]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata_reg[7] ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[8]_i_2 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [3]),
        .I1(sig_reg2sg_taildesc[8]),
        .I2(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [4]),
        .I3(sig_reg2cntlr_src_addr[8]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[8]_i_3_n_0 ),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata_reg[8] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[8]_i_3 
       (.I0(sig_reg2cntlr_btt[8]),
        .I1(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [6]),
        .I2(sig_reg2cntlr_dest_addr[8]),
        .I3(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [5]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[8]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[9]_i_2 
       (.I0(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [3]),
        .I1(sig_reg2sg_taildesc[9]),
        .I2(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [4]),
        .I3(sig_reg2cntlr_src_addr[9]),
        .I4(\GEN_SYNC_READ.s_axi_lite_rdata[9]_i_3_n_0 ),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata_reg[9] ));
  LUT4 #(
    .INIT(16'hF888)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[9]_i_3 
       (.I0(sig_reg2cntlr_dest_addr[9]),
        .I1(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [5]),
        .I2(sig_reg2cntlr_btt[9]),
        .I3(\GEN_SYNC_READ.axi2ip_rdce_reg[10] [6]),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata[9]_i_3_n_0 ));
  FDRE \GEN_TAILUPDATE_EQL32.tailpntr_updated_d1_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(E),
        .Q(tailpntr_updated_d1),
        .R(out));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[0]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[86] [64]),
        .I1(sig_sg_run_reg),
        .I2(sig_reg2cntlr_btt[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[10]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[86] [74]),
        .I1(sig_sg_run_reg),
        .I2(sig_reg2cntlr_btt[10]),
        .O(D[10]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[11]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[86] [75]),
        .I1(sig_sg_run_reg),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] [2]),
        .O(D[11]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[12]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[86] [76]),
        .I1(sig_sg_run_reg),
        .I2(sig_reg2cntlr_btt[12]),
        .O(D[12]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[13]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[86] [77]),
        .I1(sig_sg_run_reg),
        .I2(sig_reg2cntlr_btt[13]),
        .O(D[13]));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[14]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[86] [78]),
        .I1(sig_sg_run_reg),
        .I2(sig_reg2cntlr_btt[14]),
        .O(D[14]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[15]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[86] [79]),
        .I1(sig_sg_run_reg),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] [3]),
        .O(D[15]));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[16]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[86] [80]),
        .I1(sig_sg_run_reg),
        .I2(sig_reg2cntlr_btt[16]),
        .O(D[16]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[17]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[86] [81]),
        .I1(sig_sg_run_reg),
        .I2(sig_reg2cntlr_btt[17]),
        .O(D[17]));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[18]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[86] [82]),
        .I1(sig_sg_run_reg),
        .I2(sig_reg2cntlr_btt[18]),
        .O(D[18]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[19]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[86] [83]),
        .I1(sig_sg_run_reg),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] [4]),
        .O(D[19]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[1]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[86] [65]),
        .I1(sig_sg_run_reg),
        .I2(sig_reg2cntlr_btt[1]),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[20]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[86] [84]),
        .I1(sig_sg_run_reg),
        .I2(sig_reg2cntlr_btt[20]),
        .O(D[20]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[21]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[86] [85]),
        .I1(sig_sg_run_reg),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] [5]),
        .O(D[21]));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[22]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[86] [86]),
        .I1(sig_sg_run_reg),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] [6]),
        .O(D[22]));
  LUT1 #(
    .INIT(2'h1)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[23]_i_1 
       (.I0(dma_keyhole_read),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] [0]));
  LUT1 #(
    .INIT(2'h1)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[23]_i_1__0 
       (.I0(dma_keyhole_write),
        .O(D[23]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[2]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[86] [66]),
        .I1(sig_sg_run_reg),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] [0]),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[32]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[86] [0]),
        .I1(sig_sg_run_reg),
        .I2(sig_reg2cntlr_src_addr[0]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] [1]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[32]_i_1__0 
       (.I0(\GEN_MM2S.queue_dout_new_reg[86] [32]),
        .I1(sig_sg_run_reg),
        .I2(sig_reg2cntlr_dest_addr[0]),
        .O(D[24]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[33]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[86] [1]),
        .I1(sig_sg_run_reg),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [0]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] [2]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[33]_i_1__0 
       (.I0(\GEN_MM2S.queue_dout_new_reg[86] [33]),
        .I1(sig_sg_run_reg),
        .I2(sig_reg2cntlr_dest_addr[1]),
        .O(D[25]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[34]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[86] [2]),
        .I1(sig_sg_run_reg),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [1]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] [3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[34]_i_1__0 
       (.I0(\GEN_MM2S.queue_dout_new_reg[86] [34]),
        .I1(sig_sg_run_reg),
        .I2(sig_reg2cntlr_dest_addr[2]),
        .O(D[26]));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[35]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[86] [3]),
        .I1(sig_sg_run_reg),
        .I2(sig_reg2cntlr_src_addr[3]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] [4]));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[35]_i_1__0 
       (.I0(\GEN_MM2S.queue_dout_new_reg[86] [35]),
        .I1(sig_sg_run_reg),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58] [0]),
        .O(D[27]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[36]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[86] [4]),
        .I1(sig_sg_run_reg),
        .I2(sig_reg2cntlr_src_addr[4]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] [5]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[36]_i_1__0 
       (.I0(\GEN_MM2S.queue_dout_new_reg[86] [36]),
        .I1(sig_sg_run_reg),
        .I2(sig_reg2cntlr_dest_addr[4]),
        .O(D[28]));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[37]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[86] [5]),
        .I1(sig_sg_run_reg),
        .I2(sig_reg2cntlr_src_addr[5]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] [6]));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[37]_i_1__0 
       (.I0(\GEN_MM2S.queue_dout_new_reg[86] [37]),
        .I1(sig_sg_run_reg),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58] [1]),
        .O(D[29]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[38]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[86] [6]),
        .I1(sig_sg_run_reg),
        .I2(sig_reg2cntlr_src_addr[6]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] [7]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[38]_i_1__0 
       (.I0(\GEN_MM2S.queue_dout_new_reg[86] [38]),
        .I1(sig_sg_run_reg),
        .I2(sig_reg2cntlr_dest_addr[6]),
        .O(D[30]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[39]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[86] [7]),
        .I1(sig_sg_run_reg),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [2]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] [8]));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[39]_i_1__0 
       (.I0(\GEN_MM2S.queue_dout_new_reg[86] [39]),
        .I1(sig_sg_run_reg),
        .I2(sig_reg2cntlr_dest_addr[7]),
        .O(D[31]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[3]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[86] [67]),
        .I1(sig_sg_run_reg),
        .I2(sig_reg2cntlr_btt[3]),
        .O(D[3]));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[40]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[86] [8]),
        .I1(sig_sg_run_reg),
        .I2(sig_reg2cntlr_src_addr[8]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] [9]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[40]_i_1__0 
       (.I0(\GEN_MM2S.queue_dout_new_reg[86] [40]),
        .I1(sig_sg_run_reg),
        .I2(sig_reg2cntlr_dest_addr[8]),
        .O(D[32]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[41]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[86] [9]),
        .I1(sig_sg_run_reg),
        .I2(sig_reg2cntlr_src_addr[9]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] [10]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[41]_i_1__0 
       (.I0(\GEN_MM2S.queue_dout_new_reg[86] [41]),
        .I1(sig_sg_run_reg),
        .I2(sig_reg2cntlr_dest_addr[9]),
        .O(D[33]));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[42]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[86] [10]),
        .I1(sig_sg_run_reg),
        .I2(sig_reg2cntlr_src_addr[10]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] [11]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[42]_i_1__0 
       (.I0(\GEN_MM2S.queue_dout_new_reg[86] [42]),
        .I1(sig_sg_run_reg),
        .I2(sig_reg2cntlr_dest_addr[10]),
        .O(D[34]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[43]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[86] [11]),
        .I1(sig_sg_run_reg),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [3]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] [12]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[43]_i_1__0 
       (.I0(\GEN_MM2S.queue_dout_new_reg[86] [43]),
        .I1(sig_sg_run_reg),
        .I2(sig_reg2cntlr_dest_addr[11]),
        .O(D[35]));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[44]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[86] [12]),
        .I1(sig_sg_run_reg),
        .I2(sig_reg2cntlr_src_addr[12]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] [13]));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[44]_i_1__0 
       (.I0(\GEN_MM2S.queue_dout_new_reg[86] [44]),
        .I1(sig_sg_run_reg),
        .I2(sig_reg2cntlr_dest_addr[12]),
        .O(D[36]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[45]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[86] [13]),
        .I1(sig_sg_run_reg),
        .I2(sig_reg2cntlr_src_addr[13]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] [14]));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[45]_i_1__0 
       (.I0(\GEN_MM2S.queue_dout_new_reg[86] [45]),
        .I1(sig_sg_run_reg),
        .I2(sig_reg2cntlr_dest_addr[13]),
        .O(D[37]));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[46]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[86] [14]),
        .I1(sig_sg_run_reg),
        .I2(sig_reg2cntlr_src_addr[14]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] [15]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[46]_i_1__0 
       (.I0(\GEN_MM2S.queue_dout_new_reg[86] [46]),
        .I1(sig_sg_run_reg),
        .I2(sig_reg2cntlr_dest_addr[14]),
        .O(D[38]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[47]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[86] [15]),
        .I1(sig_sg_run_reg),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [4]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] [16]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[47]_i_1__0 
       (.I0(\GEN_MM2S.queue_dout_new_reg[86] [47]),
        .I1(sig_sg_run_reg),
        .I2(sig_reg2cntlr_dest_addr[15]),
        .O(D[39]));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[48]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[86] [16]),
        .I1(sig_sg_run_reg),
        .I2(sig_reg2cntlr_src_addr[16]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] [17]));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[48]_i_1__0 
       (.I0(\GEN_MM2S.queue_dout_new_reg[86] [48]),
        .I1(sig_sg_run_reg),
        .I2(sig_reg2cntlr_dest_addr[16]),
        .O(D[40]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[49]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[86] [17]),
        .I1(sig_sg_run_reg),
        .I2(sig_reg2cntlr_src_addr[17]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] [18]));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[49]_i_1__0 
       (.I0(\GEN_MM2S.queue_dout_new_reg[86] [49]),
        .I1(sig_sg_run_reg),
        .I2(sig_reg2cntlr_dest_addr[17]),
        .O(D[41]));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[4]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[86] [68]),
        .I1(sig_sg_run_reg),
        .I2(sig_reg2cntlr_btt[4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[50]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[86] [18]),
        .I1(sig_sg_run_reg),
        .I2(sig_reg2cntlr_src_addr[18]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] [19]));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[50]_i_1__0 
       (.I0(\GEN_MM2S.queue_dout_new_reg[86] [50]),
        .I1(sig_sg_run_reg),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58] [2]),
        .O(D[42]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[51]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[86] [19]),
        .I1(sig_sg_run_reg),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [5]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] [20]));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[51]_i_1__0 
       (.I0(\GEN_MM2S.queue_dout_new_reg[86] [51]),
        .I1(sig_sg_run_reg),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58] [3]),
        .O(D[43]));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[52]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[86] [20]),
        .I1(sig_sg_run_reg),
        .I2(sig_reg2cntlr_src_addr[20]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] [21]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[52]_i_1__0 
       (.I0(\GEN_MM2S.queue_dout_new_reg[86] [52]),
        .I1(sig_sg_run_reg),
        .I2(sig_reg2cntlr_dest_addr[20]),
        .O(D[44]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[53]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[86] [21]),
        .I1(sig_sg_run_reg),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [6]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] [22]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[53]_i_1__0 
       (.I0(\GEN_MM2S.queue_dout_new_reg[86] [53]),
        .I1(sig_sg_run_reg),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58] [4]),
        .O(D[45]));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[54]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[86] [22]),
        .I1(sig_sg_run_reg),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [7]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] [23]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[54]_i_1__0 
       (.I0(\GEN_MM2S.queue_dout_new_reg[86] [54]),
        .I1(sig_sg_run_reg),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58] [5]),
        .O(D[46]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[55]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[86] [23]),
        .I1(sig_sg_run_reg),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [8]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] [24]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[55]_i_1__0 
       (.I0(\GEN_MM2S.queue_dout_new_reg[86] [55]),
        .I1(sig_sg_run_reg),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58] [6]),
        .O(D[47]));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[56]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[86] [24]),
        .I1(sig_sg_run_reg),
        .I2(sig_reg2cntlr_src_addr[24]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] [25]));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[56]_i_1__0 
       (.I0(\GEN_MM2S.queue_dout_new_reg[86] [56]),
        .I1(sig_sg_run_reg),
        .I2(sig_reg2cntlr_dest_addr[24]),
        .O(D[48]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[57]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[86] [25]),
        .I1(sig_sg_run_reg),
        .I2(sig_reg2cntlr_src_addr[25]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] [26]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[57]_i_1__0 
       (.I0(\GEN_MM2S.queue_dout_new_reg[86] [57]),
        .I1(sig_sg_run_reg),
        .I2(sig_reg2cntlr_dest_addr[25]),
        .O(D[49]));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[58]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[86] [26]),
        .I1(sig_sg_run_reg),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [9]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] [27]));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[58]_i_1__0 
       (.I0(\GEN_MM2S.queue_dout_new_reg[86] [58]),
        .I1(sig_sg_run_reg),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58] [7]),
        .O(D[50]));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[59]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[86] [27]),
        .I1(sig_sg_run_reg),
        .I2(sig_reg2cntlr_src_addr[27]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] [28]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[59]_i_1__0 
       (.I0(\GEN_MM2S.queue_dout_new_reg[86] [59]),
        .I1(sig_sg_run_reg),
        .I2(sig_reg2cntlr_dest_addr[27]),
        .O(D[51]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[5]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[86] [69]),
        .I1(sig_sg_run_reg),
        .I2(sig_reg2cntlr_btt[5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[60]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[86] [28]),
        .I1(sig_sg_run_reg),
        .I2(sig_reg2cntlr_src_addr[28]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] [29]));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[60]_i_1__0 
       (.I0(\GEN_MM2S.queue_dout_new_reg[86] [60]),
        .I1(sig_sg_run_reg),
        .I2(sig_reg2cntlr_dest_addr[28]),
        .O(D[52]));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[61]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[86] [29]),
        .I1(sig_sg_run_reg),
        .I2(sig_reg2cntlr_src_addr[29]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] [30]));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[61]_i_1__0 
       (.I0(\GEN_MM2S.queue_dout_new_reg[86] [61]),
        .I1(sig_sg_run_reg),
        .I2(sig_reg2cntlr_dest_addr[29]),
        .O(D[53]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[62]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[86] [30]),
        .I1(sig_sg_run_reg),
        .I2(sig_reg2cntlr_src_addr[30]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] [31]));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[62]_i_1__0 
       (.I0(\GEN_MM2S.queue_dout_new_reg[86] [62]),
        .I1(sig_sg_run_reg),
        .I2(sig_reg2cntlr_dest_addr[30]),
        .O(D[54]));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[63]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[86] [31]),
        .I1(sig_sg_run_reg),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [10]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] [32]));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[63]_i_1__0 
       (.I0(\GEN_MM2S.queue_dout_new_reg[86] [63]),
        .I1(sig_sg_run_reg),
        .I2(sig_reg2cntlr_dest_addr[31]),
        .O(D[55]));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[64]_i_1 
       (.I0(sig_sg_run_reg),
        .I1(sig_cmd_tag_cntr_reg[0]),
        .O(D[56]));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[65]_i_1 
       (.I0(sig_sg_run_reg),
        .I1(sig_cmd_tag_cntr_reg[1]),
        .O(D[57]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[66]_i_1 
       (.I0(sig_sg_run_reg),
        .I1(sig_cmd_tag_cntr_reg[2]),
        .O(D[58]));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[67]_i_2 
       (.I0(sig_sg_run_reg),
        .I1(sig_cmd_tag_cntr_reg[3]),
        .O(D[59]));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[86] [70]),
        .I1(sig_sg_run_reg),
        .I2(sig_reg2cntlr_btt[6]),
        .O(D[6]));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[86] [71]),
        .I1(sig_sg_run_reg),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] [1]),
        .O(D[7]));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[8]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[86] [72]),
        .I1(sig_sg_run_reg),
        .I2(sig_reg2cntlr_btt[8]),
        .O(D[8]));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[9]_i_1 
       (.I0(\GEN_MM2S.queue_dout_new_reg[86] [73]),
        .I1(sig_sg_run_reg),
        .I2(sig_reg2cntlr_btt[9]),
        .O(D[9]));
  LUT6 #(
    .INIT(64'h00FF00FE00FE00FE)) 
    \curdesc_lsb_i[31]_i_2 
       (.I0(sig_sgcntl2s2mm_cmd_tvalid),
        .I1(error_pointer_set_reg_1),
        .I2(error_pointer_set_reg_0),
        .I3(error_pointer_set),
        .I4(idle_reg_n_0),
        .I5(sig_axi2ip_wrce[1]),
        .O(curdesc_lsb_i));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[10] 
       (.C(m_axi_aclk),
        .CE(curdesc_lsb_i),
        .D(\ftch_error_addr_reg[31] [4]),
        .Q(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[11] 
       (.C(m_axi_aclk),
        .CE(curdesc_lsb_i),
        .D(\ftch_error_addr_reg[31] [5]),
        .Q(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[12] 
       (.C(m_axi_aclk),
        .CE(curdesc_lsb_i),
        .D(\ftch_error_addr_reg[31] [6]),
        .Q(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[13] 
       (.C(m_axi_aclk),
        .CE(curdesc_lsb_i),
        .D(\ftch_error_addr_reg[31] [7]),
        .Q(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[14] 
       (.C(m_axi_aclk),
        .CE(curdesc_lsb_i),
        .D(\ftch_error_addr_reg[31] [8]),
        .Q(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[15] 
       (.C(m_axi_aclk),
        .CE(curdesc_lsb_i),
        .D(\ftch_error_addr_reg[31] [9]),
        .Q(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 [9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[16] 
       (.C(m_axi_aclk),
        .CE(curdesc_lsb_i),
        .D(\ftch_error_addr_reg[31] [10]),
        .Q(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[17] 
       (.C(m_axi_aclk),
        .CE(curdesc_lsb_i),
        .D(\ftch_error_addr_reg[31] [11]),
        .Q(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[18] 
       (.C(m_axi_aclk),
        .CE(curdesc_lsb_i),
        .D(\ftch_error_addr_reg[31] [12]),
        .Q(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[19] 
       (.C(m_axi_aclk),
        .CE(curdesc_lsb_i),
        .D(\ftch_error_addr_reg[31] [13]),
        .Q(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[20] 
       (.C(m_axi_aclk),
        .CE(curdesc_lsb_i),
        .D(\ftch_error_addr_reg[31] [14]),
        .Q(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[21] 
       (.C(m_axi_aclk),
        .CE(curdesc_lsb_i),
        .D(\ftch_error_addr_reg[31] [15]),
        .Q(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[22] 
       (.C(m_axi_aclk),
        .CE(curdesc_lsb_i),
        .D(\ftch_error_addr_reg[31] [16]),
        .Q(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[23] 
       (.C(m_axi_aclk),
        .CE(curdesc_lsb_i),
        .D(\ftch_error_addr_reg[31] [17]),
        .Q(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[24] 
       (.C(m_axi_aclk),
        .CE(curdesc_lsb_i),
        .D(\ftch_error_addr_reg[31] [18]),
        .Q(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[25] 
       (.C(m_axi_aclk),
        .CE(curdesc_lsb_i),
        .D(\ftch_error_addr_reg[31] [19]),
        .Q(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[26] 
       (.C(m_axi_aclk),
        .CE(curdesc_lsb_i),
        .D(\ftch_error_addr_reg[31] [20]),
        .Q(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[27] 
       (.C(m_axi_aclk),
        .CE(curdesc_lsb_i),
        .D(\ftch_error_addr_reg[31] [21]),
        .Q(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[28] 
       (.C(m_axi_aclk),
        .CE(curdesc_lsb_i),
        .D(\ftch_error_addr_reg[31] [22]),
        .Q(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[29] 
       (.C(m_axi_aclk),
        .CE(curdesc_lsb_i),
        .D(\ftch_error_addr_reg[31] [23]),
        .Q(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[30] 
       (.C(m_axi_aclk),
        .CE(curdesc_lsb_i),
        .D(\ftch_error_addr_reg[31] [24]),
        .Q(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[31] 
       (.C(m_axi_aclk),
        .CE(curdesc_lsb_i),
        .D(\ftch_error_addr_reg[31] [25]),
        .Q(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[6] 
       (.C(m_axi_aclk),
        .CE(curdesc_lsb_i),
        .D(\ftch_error_addr_reg[31] [0]),
        .Q(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[7] 
       (.C(m_axi_aclk),
        .CE(curdesc_lsb_i),
        .D(\ftch_error_addr_reg[31] [1]),
        .Q(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[8] 
       (.C(m_axi_aclk),
        .CE(curdesc_lsb_i),
        .D(\ftch_error_addr_reg[31] [2]),
        .Q(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \curdesc_lsb_i_reg[9] 
       (.C(m_axi_aclk),
        .CE(curdesc_lsb_i),
        .D(\ftch_error_addr_reg[31] [3]),
        .Q(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_1 [3]),
        .R(SR));
  LUT6 #(
    .INIT(64'h000000000000F808)) 
    currdesc_updated_i_1
       (.I0(sig_axi2ip_wrce[1]),
        .I1(idle_reg_n_0),
        .I2(error_pointer_set),
        .I3(sig_reg2sgcntlr_currdesc_updated),
        .I4(SR),
        .I5(currdesc_updated_i_2_n_0),
        .O(currdesc_updated_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT4 #(
    .INIT(16'h5554)) 
    currdesc_updated_i_2
       (.I0(error_pointer_set),
        .I1(error_pointer_set_reg_0),
        .I2(error_pointer_set_reg_1),
        .I3(sig_sgcntl2s2mm_cmd_tvalid),
        .O(currdesc_updated_i_2_n_0));
  FDRE currdesc_updated_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(currdesc_updated_i_1_n_0),
        .Q(sig_reg2sgcntlr_currdesc_updated),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000CEEE0000)) 
    dly_irq_i_1
       (.I0(sig_reg2sg_dmasr),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 ),
        .I2(\GEN_SYNC_WRITE.axi2ip_wrce_reg[1] ),
        .I3(s_axi_lite_wdata[13]),
        .I4(sig_sg_run_reg),
        .I5(out),
        .O(dly_irq_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dly_irq_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(dly_irq_i_1_n_0),
        .Q(sig_reg2sg_dmasr),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    dma_decerr_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_mm2s_status_reg_reg[5] ),
        .Q(sg_updt_error_reg_1),
        .R(out));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT4 #(
    .INIT(16'hFFE2)) 
    dma_interr_i_1__0
       (.I0(\GEN_CH1_UPDATE.ch1_dma_interr_set_reg [0]),
        .I1(sig_sg_run_reg),
        .I2(\GEN_CH1_UPDATE.ch1_dma_interr_set_reg [4]),
        .I3(error_d1_reg_0),
        .O(dma_interr_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    dma_interr_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(dma_interr_i_1__0_n_0),
        .Q(error_d1_reg_0),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    dma_slverr_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_mm2s_status_reg_reg[6] ),
        .Q(sg_updt_error_reg_0),
        .R(out));
  FDSE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[16] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(s_axi_lite_wdata[16]),
        .Q(irqdelay_wren_reg_0[0]),
        .S(\GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[17] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(s_axi_lite_wdata[17]),
        .Q(irqdelay_wren_reg_0[1]),
        .R(\GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[18] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(s_axi_lite_wdata[18]),
        .Q(irqdelay_wren_reg_0[2]),
        .R(\GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[19] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(s_axi_lite_wdata[19]),
        .Q(irqdelay_wren_reg_0[3]),
        .R(\GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[20] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(s_axi_lite_wdata[20]),
        .Q(irqdelay_wren_reg_0[4]),
        .R(\GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[21] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(s_axi_lite_wdata[21]),
        .Q(irqdelay_wren_reg_0[5]),
        .R(\GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[22] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(s_axi_lite_wdata[22]),
        .Q(irqdelay_wren_reg_0[6]),
        .R(\GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[23] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(s_axi_lite_wdata[23]),
        .Q(irqdelay_wren_reg_0[7]),
        .R(\GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[24] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(s_axi_lite_wdata[24]),
        .Q(Q[0]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[25] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(s_axi_lite_wdata[25]),
        .Q(irqdelay_wren_reg_0[8]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[26] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(s_axi_lite_wdata[26]),
        .Q(irqdelay_wren_reg_0[9]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[27] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(s_axi_lite_wdata[27]),
        .Q(Q[1]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[28] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(s_axi_lite_wdata[28]),
        .Q(irqdelay_wren_reg_0[10]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[29] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(s_axi_lite_wdata[29]),
        .Q(irqdelay_wren_reg_0[11]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(dmacr_i),
        .Q(sig_to_edge_detect_reg_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[30] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(s_axi_lite_wdata[30]),
        .Q(Q[2]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[31] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(s_axi_lite_wdata[31]),
        .Q(irqdelay_wren_reg_0[12]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(s_axi_lite_wdata[3]),
        .Q(sig_sg_run_reg),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[4] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0 ),
        .Q(dma_keyhole_read),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[0]),
        .D(s_axi_lite_wdata[5]),
        .Q(dma_keyhole_write),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \dmacr_i_reg[6] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_SYNC_WRITE.axi2ip_wrce_reg[0] ),
        .Q(dma_cyclic),
        .R(out));
  LUT5 #(
    .INIT(32'h777F000F)) 
    err_irq_i_1
       (.I0(s_axi_lite_wdata[14]),
        .I1(\GEN_SYNC_WRITE.axi2ip_wrce_reg[1] ),
        .I2(error_d1),
        .I3(err_irq_i_2_n_0),
        .I4(err_irq_reg_n_0),
        .O(err_irq_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    err_irq_i_2
       (.I0(error_d1_reg_0),
        .I1(sg_updt_error_reg_1),
        .I2(sg_updt_error_reg_0),
        .I3(error_d1_reg_1),
        .I4(error_d1_reg_2),
        .I5(error_d1_reg_3),
        .O(err_irq_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    err_irq_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(err_irq_i_1_n_0),
        .Q(err_irq_reg_n_0),
        .R(out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    error_d1_i_1
       (.I0(error_d1_reg_3),
        .I1(error_d1_reg_2),
        .I2(error_d1_reg_1),
        .I3(sg_updt_error_reg_0),
        .I4(sg_updt_error_reg_1),
        .I5(error_d1_reg_0),
        .O(error_d1_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    error_d1_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(error_d1_i_1_n_0),
        .Q(error_d1),
        .R(out));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT2 #(
    .INIT(4'hE)) 
    error_pointer_set_i_1
       (.I0(error_pointer_set_reg_0),
        .I1(error_pointer_set_reg_1),
        .O(curdesc_lsb_i1));
  FDRE #(
    .INIT(1'b0)) 
    error_pointer_set_reg
       (.C(m_axi_aclk),
        .CE(curdesc_lsb_i),
        .D(curdesc_lsb_i1),
        .Q(error_pointer_set),
        .R(SR));
  LUT5 #(
    .INIT(32'h0000EFEA)) 
    idle_i_1
       (.I0(idle_reg_n_0),
        .I1(\GEN_CH1_UPDATE.ch1_dma_interr_set_reg [2]),
        .I2(sig_sg_run_reg),
        .I3(sig_sm_set_idle_reg),
        .I4(sig_dma_go0),
        .O(idle_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    idle_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(idle_i_1_n_0),
        .Q(idle_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFF888F888F888)) 
    introut_i_1
       (.I0(sig_reg2sg_dmasr),
        .I1(\GEN_DMACR_SG.sig_dly_irqen_reg_reg_n_0 ),
        .I2(\GEN_DMACR_SG.sig_err_irqen_reg_reg_n_0 ),
        .I3(err_irq_reg_n_0),
        .I4(\GEN_DMACR_SG.sig_ioc_irqen_reg_reg_n_0 ),
        .I5(ioc_irq_reg_n_0),
        .O(introut0));
  FDRE introut_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(introut0),
        .Q(cdma_introut),
        .R(out));
  LUT6 #(
    .INIT(64'hF7FFF777F0FFF000)) 
    ioc_irq_i_1
       (.I0(s_axi_lite_wdata[12]),
        .I1(\GEN_SYNC_WRITE.axi2ip_wrce_reg[1] ),
        .I2(\GEN_CH1_UPDATE.ch1_dma_interr_set_reg [3]),
        .I3(sig_sg_run_reg),
        .I4(axi_cdma_tstvec),
        .I5(ioc_irq_reg_n_0),
        .O(ioc_irq_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    ioc_irq_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(ioc_irq_i_1_n_0),
        .Q(ioc_irq_reg_n_0),
        .R(out));
  LUT4 #(
    .INIT(16'hA8AA)) 
    irqdelay_wren_i_1
       (.I0(sig_axi2ip_wrce[0]),
        .I1(irqdelay_wren_i_2_n_0),
        .I2(irqdelay_wren_i_3_n_0),
        .I3(irqdelay_wren_i_4_n_0),
        .O(irqdelay_wren0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    irqdelay_wren_i_2
       (.I0(irqdelay_wren_reg_0[10]),
        .I1(s_axi_lite_wdata[28]),
        .I2(irqdelay_wren_reg_0[11]),
        .I3(s_axi_lite_wdata[29]),
        .I4(s_axi_lite_wdata[27]),
        .I5(Q[1]),
        .O(irqdelay_wren_i_2_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    irqdelay_wren_i_3
       (.I0(irqdelay_wren_reg_0[9]),
        .I1(s_axi_lite_wdata[26]),
        .I2(irqdelay_wren_reg_0[8]),
        .I3(s_axi_lite_wdata[25]),
        .I4(s_axi_lite_wdata[24]),
        .I5(Q[0]),
        .O(irqdelay_wren_i_3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irqdelay_wren_i_4
       (.I0(s_axi_lite_wdata[31]),
        .I1(irqdelay_wren_reg_0[12]),
        .I2(s_axi_lite_wdata[30]),
        .I3(Q[2]),
        .O(irqdelay_wren_i_4_n_0));
  FDRE irqdelay_wren_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(irqdelay_wren0),
        .Q(sig_reg2sg_irqdelay_wren),
        .R(out));
  LUT4 #(
    .INIT(16'hA8AA)) 
    irqthresh_wren_i_1
       (.I0(sig_axi2ip_wrce[0]),
        .I1(irqthresh_wren_i_2_n_0),
        .I2(irqthresh_wren_i_3_n_0),
        .I3(irqthresh_wren_i_4_n_0),
        .O(irqthresh_wren0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    irqthresh_wren_i_2
       (.I0(s_axi_lite_wdata[19]),
        .I1(irqdelay_wren_reg_0[3]),
        .I2(irqdelay_wren_reg_0[5]),
        .I3(s_axi_lite_wdata[21]),
        .I4(irqdelay_wren_reg_0[4]),
        .I5(s_axi_lite_wdata[20]),
        .O(irqthresh_wren_i_2_n_0));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    irqthresh_wren_i_3
       (.I0(s_axi_lite_wdata[16]),
        .I1(irqdelay_wren_reg_0[0]),
        .I2(irqdelay_wren_reg_0[1]),
        .I3(s_axi_lite_wdata[17]),
        .I4(irqdelay_wren_reg_0[2]),
        .I5(s_axi_lite_wdata[18]),
        .O(irqthresh_wren_i_3_n_0));
  LUT4 #(
    .INIT(16'h9009)) 
    irqthresh_wren_i_4
       (.I0(s_axi_lite_wdata[23]),
        .I1(irqdelay_wren_reg_0[7]),
        .I2(s_axi_lite_wdata[22]),
        .I3(irqdelay_wren_reg_0[6]),
        .O(irqthresh_wren_i_4_n_0));
  FDRE irqthresh_wren_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(irqthresh_wren0),
        .Q(sig_reg2sg_irqthresh_wren),
        .R(out));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_2_in_carry__0_i_1
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [2]),
        .I1(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[29] [16]),
        .I2(sig_reg2sg_taildesc[21]),
        .I3(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[29] [15]),
        .I4(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[29] [17]),
        .I5(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [3]),
        .O(\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_2_in_carry__0_i_2
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [1]),
        .I1(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[29] [14]),
        .I2(sig_reg2sg_taildesc[18]),
        .I3(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[29] [12]),
        .I4(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[29] [13]),
        .I5(sig_reg2sg_taildesc[19]),
        .O(\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_2_in_carry__0_i_3
       (.I0(sig_reg2sg_taildesc[16]),
        .I1(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[29] [10]),
        .I2(sig_reg2sg_taildesc[15]),
        .I3(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[29] [9]),
        .I4(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[29] [11]),
        .I5(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [0]),
        .O(\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_2_in_carry__0_i_4
       (.I0(sig_reg2sg_taildesc[13]),
        .I1(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[29] [7]),
        .I2(sig_reg2sg_taildesc[12]),
        .I3(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[29] [6]),
        .I4(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[29] [8]),
        .I5(sig_reg2sg_taildesc[14]),
        .O(\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_2_in_carry__1_i_2
       (.I0(sig_reg2sg_taildesc[28]),
        .I1(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[29] [22]),
        .I2(sig_reg2sg_taildesc[27]),
        .I3(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[29] [21]),
        .I4(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[29] [23]),
        .I5(sig_reg2sg_taildesc[29]),
        .O(\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0 [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_2_in_carry__1_i_3
       (.I0(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [4]),
        .I1(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[29] [20]),
        .I2(sig_reg2sg_taildesc[24]),
        .I3(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[29] [18]),
        .I4(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[29] [19]),
        .I5(sig_reg2sg_taildesc[25]),
        .O(\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0 [0]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_2_in_carry_i_1
       (.I0(sig_reg2sg_taildesc[11]),
        .I1(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[29] [5]),
        .I2(sig_reg2sg_taildesc[9]),
        .I3(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[29] [3]),
        .I4(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[29] [4]),
        .I5(sig_reg2sg_taildesc[10]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    p_2_in_carry_i_2
       (.I0(sig_reg2sg_taildesc[8]),
        .I1(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[29] [2]),
        .I2(sig_reg2sg_taildesc[6]),
        .I3(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[29] [0]),
        .I4(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[29] [1]),
        .I5(sig_reg2sg_taildesc[7]),
        .O(S[0]));
  FDRE #(
    .INIT(1'b0)) 
    sg_decerr_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg ),
        .Q(error_d1_reg_3),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    sg_ftch_error_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sg_ftch_error0),
        .Q(error_pointer_set_reg_1),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    sg_interr_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg ),
        .Q(error_d1_reg_1),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    sg_slverr_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg ),
        .Q(error_d1_reg_2),
        .R(out));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sg_updt_error_i_1
       (.I0(error_d1_reg_0),
        .I1(sg_updt_error_reg_1),
        .I2(sg_updt_error_reg_0),
        .I3(\GEN_CH1_UPDATE.ch1_updt_slverr_set_reg ),
        .I4(\GEN_CH1_UPDATE.ch1_updt_decerr_set_reg ),
        .I5(\GEN_CH1_UPDATE.ch1_updt_interr_set_reg ),
        .O(sg_updt_error0));
  FDRE #(
    .INIT(1'b0)) 
    sg_updt_error_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sg_updt_error0),
        .Q(error_pointer_set_reg_0),
        .R(out));
  FDRE sig_btt_register_del_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_axi2ip_wrce[2]),
        .Q(sig_btt_register_del),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(s_axi_lite_wdata[0]),
        .Q(sig_reg2cntlr_btt[0]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(s_axi_lite_wdata[10]),
        .Q(sig_reg2cntlr_btt[10]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(s_axi_lite_wdata[11]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] [2]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(s_axi_lite_wdata[12]),
        .Q(sig_reg2cntlr_btt[12]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(s_axi_lite_wdata[13]),
        .Q(sig_reg2cntlr_btt[13]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(s_axi_lite_wdata[14]),
        .Q(sig_reg2cntlr_btt[14]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(s_axi_lite_wdata[15]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] [3]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[16] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(s_axi_lite_wdata[16]),
        .Q(sig_reg2cntlr_btt[16]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[17] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(s_axi_lite_wdata[17]),
        .Q(sig_reg2cntlr_btt[17]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[18] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(s_axi_lite_wdata[18]),
        .Q(sig_reg2cntlr_btt[18]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[19] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(s_axi_lite_wdata[19]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] [4]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(s_axi_lite_wdata[1]),
        .Q(sig_reg2cntlr_btt[1]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[20] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(s_axi_lite_wdata[20]),
        .Q(sig_reg2cntlr_btt[20]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[21] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(s_axi_lite_wdata[21]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] [5]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[22] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(s_axi_lite_wdata[22]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] [6]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(s_axi_lite_wdata[2]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] [0]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(s_axi_lite_wdata[3]),
        .Q(sig_reg2cntlr_btt[3]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(s_axi_lite_wdata[4]),
        .Q(sig_reg2cntlr_btt[4]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(s_axi_lite_wdata[5]),
        .Q(sig_reg2cntlr_btt[5]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(s_axi_lite_wdata[6]),
        .Q(sig_reg2cntlr_btt[6]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(s_axi_lite_wdata[7]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] [1]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(s_axi_lite_wdata[8]),
        .Q(sig_reg2cntlr_btt[8]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_register_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_axi2ip_wrce[2]),
        .D(s_axi_lite_wdata[9]),
        .Q(sig_reg2cntlr_btt[9]),
        .R(out));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \sig_cmd_tag_cntr[3]_i_2 
       (.I0(sig_sg_run_reg),
        .I1(\GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg ),
        .O(sig_cmd_tag_cntr_reg_3__s_net_1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[0] 
       (.C(m_axi_aclk),
        .CE(\GEN_SYNC_WRITE.axi2ip_wrce_reg[8] ),
        .D(s_axi_lite_wdata[0]),
        .Q(sig_reg2cntlr_dest_addr[0]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[10] 
       (.C(m_axi_aclk),
        .CE(\GEN_SYNC_WRITE.axi2ip_wrce_reg[8] ),
        .D(s_axi_lite_wdata[10]),
        .Q(sig_reg2cntlr_dest_addr[10]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[11] 
       (.C(m_axi_aclk),
        .CE(\GEN_SYNC_WRITE.axi2ip_wrce_reg[8] ),
        .D(s_axi_lite_wdata[11]),
        .Q(sig_reg2cntlr_dest_addr[11]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[12] 
       (.C(m_axi_aclk),
        .CE(\GEN_SYNC_WRITE.axi2ip_wrce_reg[8] ),
        .D(s_axi_lite_wdata[12]),
        .Q(sig_reg2cntlr_dest_addr[12]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[13] 
       (.C(m_axi_aclk),
        .CE(\GEN_SYNC_WRITE.axi2ip_wrce_reg[8] ),
        .D(s_axi_lite_wdata[13]),
        .Q(sig_reg2cntlr_dest_addr[13]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[14] 
       (.C(m_axi_aclk),
        .CE(\GEN_SYNC_WRITE.axi2ip_wrce_reg[8] ),
        .D(s_axi_lite_wdata[14]),
        .Q(sig_reg2cntlr_dest_addr[14]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[15] 
       (.C(m_axi_aclk),
        .CE(\GEN_SYNC_WRITE.axi2ip_wrce_reg[8] ),
        .D(s_axi_lite_wdata[15]),
        .Q(sig_reg2cntlr_dest_addr[15]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[16] 
       (.C(m_axi_aclk),
        .CE(\GEN_SYNC_WRITE.axi2ip_wrce_reg[8] ),
        .D(s_axi_lite_wdata[16]),
        .Q(sig_reg2cntlr_dest_addr[16]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[17] 
       (.C(m_axi_aclk),
        .CE(\GEN_SYNC_WRITE.axi2ip_wrce_reg[8] ),
        .D(s_axi_lite_wdata[17]),
        .Q(sig_reg2cntlr_dest_addr[17]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[18] 
       (.C(m_axi_aclk),
        .CE(\GEN_SYNC_WRITE.axi2ip_wrce_reg[8] ),
        .D(s_axi_lite_wdata[18]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58] [2]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[19] 
       (.C(m_axi_aclk),
        .CE(\GEN_SYNC_WRITE.axi2ip_wrce_reg[8] ),
        .D(s_axi_lite_wdata[19]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58] [3]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[1] 
       (.C(m_axi_aclk),
        .CE(\GEN_SYNC_WRITE.axi2ip_wrce_reg[8] ),
        .D(s_axi_lite_wdata[1]),
        .Q(sig_reg2cntlr_dest_addr[1]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[20] 
       (.C(m_axi_aclk),
        .CE(\GEN_SYNC_WRITE.axi2ip_wrce_reg[8] ),
        .D(s_axi_lite_wdata[20]),
        .Q(sig_reg2cntlr_dest_addr[20]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[21] 
       (.C(m_axi_aclk),
        .CE(\GEN_SYNC_WRITE.axi2ip_wrce_reg[8] ),
        .D(s_axi_lite_wdata[21]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58] [4]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[22] 
       (.C(m_axi_aclk),
        .CE(\GEN_SYNC_WRITE.axi2ip_wrce_reg[8] ),
        .D(s_axi_lite_wdata[22]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58] [5]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[23] 
       (.C(m_axi_aclk),
        .CE(\GEN_SYNC_WRITE.axi2ip_wrce_reg[8] ),
        .D(s_axi_lite_wdata[23]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58] [6]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[24] 
       (.C(m_axi_aclk),
        .CE(\GEN_SYNC_WRITE.axi2ip_wrce_reg[8] ),
        .D(s_axi_lite_wdata[24]),
        .Q(sig_reg2cntlr_dest_addr[24]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[25] 
       (.C(m_axi_aclk),
        .CE(\GEN_SYNC_WRITE.axi2ip_wrce_reg[8] ),
        .D(s_axi_lite_wdata[25]),
        .Q(sig_reg2cntlr_dest_addr[25]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[26] 
       (.C(m_axi_aclk),
        .CE(\GEN_SYNC_WRITE.axi2ip_wrce_reg[8] ),
        .D(s_axi_lite_wdata[26]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58] [7]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[27] 
       (.C(m_axi_aclk),
        .CE(\GEN_SYNC_WRITE.axi2ip_wrce_reg[8] ),
        .D(s_axi_lite_wdata[27]),
        .Q(sig_reg2cntlr_dest_addr[27]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[28] 
       (.C(m_axi_aclk),
        .CE(\GEN_SYNC_WRITE.axi2ip_wrce_reg[8] ),
        .D(s_axi_lite_wdata[28]),
        .Q(sig_reg2cntlr_dest_addr[28]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[29] 
       (.C(m_axi_aclk),
        .CE(\GEN_SYNC_WRITE.axi2ip_wrce_reg[8] ),
        .D(s_axi_lite_wdata[29]),
        .Q(sig_reg2cntlr_dest_addr[29]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[2] 
       (.C(m_axi_aclk),
        .CE(\GEN_SYNC_WRITE.axi2ip_wrce_reg[8] ),
        .D(s_axi_lite_wdata[2]),
        .Q(sig_reg2cntlr_dest_addr[2]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[30] 
       (.C(m_axi_aclk),
        .CE(\GEN_SYNC_WRITE.axi2ip_wrce_reg[8] ),
        .D(s_axi_lite_wdata[30]),
        .Q(sig_reg2cntlr_dest_addr[30]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[31] 
       (.C(m_axi_aclk),
        .CE(\GEN_SYNC_WRITE.axi2ip_wrce_reg[8] ),
        .D(s_axi_lite_wdata[31]),
        .Q(sig_reg2cntlr_dest_addr[31]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[3] 
       (.C(m_axi_aclk),
        .CE(\GEN_SYNC_WRITE.axi2ip_wrce_reg[8] ),
        .D(s_axi_lite_wdata[3]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58] [0]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[4] 
       (.C(m_axi_aclk),
        .CE(\GEN_SYNC_WRITE.axi2ip_wrce_reg[8] ),
        .D(s_axi_lite_wdata[4]),
        .Q(sig_reg2cntlr_dest_addr[4]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[5] 
       (.C(m_axi_aclk),
        .CE(\GEN_SYNC_WRITE.axi2ip_wrce_reg[8] ),
        .D(s_axi_lite_wdata[5]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58] [1]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[6] 
       (.C(m_axi_aclk),
        .CE(\GEN_SYNC_WRITE.axi2ip_wrce_reg[8] ),
        .D(s_axi_lite_wdata[6]),
        .Q(sig_reg2cntlr_dest_addr[6]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[7] 
       (.C(m_axi_aclk),
        .CE(\GEN_SYNC_WRITE.axi2ip_wrce_reg[8] ),
        .D(s_axi_lite_wdata[7]),
        .Q(sig_reg2cntlr_dest_addr[7]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[8] 
       (.C(m_axi_aclk),
        .CE(\GEN_SYNC_WRITE.axi2ip_wrce_reg[8] ),
        .D(s_axi_lite_wdata[8]),
        .Q(sig_reg2cntlr_dest_addr[8]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_da_register_lsb_reg[9] 
       (.C(m_axi_aclk),
        .CE(\GEN_SYNC_WRITE.axi2ip_wrce_reg[8] ),
        .D(s_axi_lite_wdata[9]),
        .Q(sig_reg2cntlr_dest_addr[9]),
        .R(out));
  LUT4 #(
    .INIT(16'h00AE)) 
    sig_dma_go_i_1
       (.I0(cdma_tvect_out),
        .I1(sig_axi2ip_wrce[2]),
        .I2(sig_btt_register_del),
        .I3(sig_dma_go0),
        .O(sig_dma_go_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_dma_go_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_dma_go_i_1_n_0),
        .Q(cdma_tvect_out),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[0] 
       (.C(m_axi_aclk),
        .CE(\GEN_SYNC_WRITE.axi2ip_wrce_reg[6] ),
        .D(s_axi_lite_wdata[0]),
        .Q(sig_reg2cntlr_src_addr[0]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[10] 
       (.C(m_axi_aclk),
        .CE(\GEN_SYNC_WRITE.axi2ip_wrce_reg[6] ),
        .D(s_axi_lite_wdata[10]),
        .Q(sig_reg2cntlr_src_addr[10]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[11] 
       (.C(m_axi_aclk),
        .CE(\GEN_SYNC_WRITE.axi2ip_wrce_reg[6] ),
        .D(s_axi_lite_wdata[11]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [3]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[12] 
       (.C(m_axi_aclk),
        .CE(\GEN_SYNC_WRITE.axi2ip_wrce_reg[6] ),
        .D(s_axi_lite_wdata[12]),
        .Q(sig_reg2cntlr_src_addr[12]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[13] 
       (.C(m_axi_aclk),
        .CE(\GEN_SYNC_WRITE.axi2ip_wrce_reg[6] ),
        .D(s_axi_lite_wdata[13]),
        .Q(sig_reg2cntlr_src_addr[13]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[14] 
       (.C(m_axi_aclk),
        .CE(\GEN_SYNC_WRITE.axi2ip_wrce_reg[6] ),
        .D(s_axi_lite_wdata[14]),
        .Q(sig_reg2cntlr_src_addr[14]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[15] 
       (.C(m_axi_aclk),
        .CE(\GEN_SYNC_WRITE.axi2ip_wrce_reg[6] ),
        .D(s_axi_lite_wdata[15]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [4]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[16] 
       (.C(m_axi_aclk),
        .CE(\GEN_SYNC_WRITE.axi2ip_wrce_reg[6] ),
        .D(s_axi_lite_wdata[16]),
        .Q(sig_reg2cntlr_src_addr[16]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[17] 
       (.C(m_axi_aclk),
        .CE(\GEN_SYNC_WRITE.axi2ip_wrce_reg[6] ),
        .D(s_axi_lite_wdata[17]),
        .Q(sig_reg2cntlr_src_addr[17]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[18] 
       (.C(m_axi_aclk),
        .CE(\GEN_SYNC_WRITE.axi2ip_wrce_reg[6] ),
        .D(s_axi_lite_wdata[18]),
        .Q(sig_reg2cntlr_src_addr[18]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[19] 
       (.C(m_axi_aclk),
        .CE(\GEN_SYNC_WRITE.axi2ip_wrce_reg[6] ),
        .D(s_axi_lite_wdata[19]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [5]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[1] 
       (.C(m_axi_aclk),
        .CE(\GEN_SYNC_WRITE.axi2ip_wrce_reg[6] ),
        .D(s_axi_lite_wdata[1]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [0]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[20] 
       (.C(m_axi_aclk),
        .CE(\GEN_SYNC_WRITE.axi2ip_wrce_reg[6] ),
        .D(s_axi_lite_wdata[20]),
        .Q(sig_reg2cntlr_src_addr[20]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[21] 
       (.C(m_axi_aclk),
        .CE(\GEN_SYNC_WRITE.axi2ip_wrce_reg[6] ),
        .D(s_axi_lite_wdata[21]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [6]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[22] 
       (.C(m_axi_aclk),
        .CE(\GEN_SYNC_WRITE.axi2ip_wrce_reg[6] ),
        .D(s_axi_lite_wdata[22]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [7]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[23] 
       (.C(m_axi_aclk),
        .CE(\GEN_SYNC_WRITE.axi2ip_wrce_reg[6] ),
        .D(s_axi_lite_wdata[23]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [8]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[24] 
       (.C(m_axi_aclk),
        .CE(\GEN_SYNC_WRITE.axi2ip_wrce_reg[6] ),
        .D(s_axi_lite_wdata[24]),
        .Q(sig_reg2cntlr_src_addr[24]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[25] 
       (.C(m_axi_aclk),
        .CE(\GEN_SYNC_WRITE.axi2ip_wrce_reg[6] ),
        .D(s_axi_lite_wdata[25]),
        .Q(sig_reg2cntlr_src_addr[25]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[26] 
       (.C(m_axi_aclk),
        .CE(\GEN_SYNC_WRITE.axi2ip_wrce_reg[6] ),
        .D(s_axi_lite_wdata[26]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [9]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[27] 
       (.C(m_axi_aclk),
        .CE(\GEN_SYNC_WRITE.axi2ip_wrce_reg[6] ),
        .D(s_axi_lite_wdata[27]),
        .Q(sig_reg2cntlr_src_addr[27]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[28] 
       (.C(m_axi_aclk),
        .CE(\GEN_SYNC_WRITE.axi2ip_wrce_reg[6] ),
        .D(s_axi_lite_wdata[28]),
        .Q(sig_reg2cntlr_src_addr[28]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[29] 
       (.C(m_axi_aclk),
        .CE(\GEN_SYNC_WRITE.axi2ip_wrce_reg[6] ),
        .D(s_axi_lite_wdata[29]),
        .Q(sig_reg2cntlr_src_addr[29]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[2] 
       (.C(m_axi_aclk),
        .CE(\GEN_SYNC_WRITE.axi2ip_wrce_reg[6] ),
        .D(s_axi_lite_wdata[2]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [1]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[30] 
       (.C(m_axi_aclk),
        .CE(\GEN_SYNC_WRITE.axi2ip_wrce_reg[6] ),
        .D(s_axi_lite_wdata[30]),
        .Q(sig_reg2cntlr_src_addr[30]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[31] 
       (.C(m_axi_aclk),
        .CE(\GEN_SYNC_WRITE.axi2ip_wrce_reg[6] ),
        .D(s_axi_lite_wdata[31]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [10]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[3] 
       (.C(m_axi_aclk),
        .CE(\GEN_SYNC_WRITE.axi2ip_wrce_reg[6] ),
        .D(s_axi_lite_wdata[3]),
        .Q(sig_reg2cntlr_src_addr[3]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[4] 
       (.C(m_axi_aclk),
        .CE(\GEN_SYNC_WRITE.axi2ip_wrce_reg[6] ),
        .D(s_axi_lite_wdata[4]),
        .Q(sig_reg2cntlr_src_addr[4]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[5] 
       (.C(m_axi_aclk),
        .CE(\GEN_SYNC_WRITE.axi2ip_wrce_reg[6] ),
        .D(s_axi_lite_wdata[5]),
        .Q(sig_reg2cntlr_src_addr[5]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[6] 
       (.C(m_axi_aclk),
        .CE(\GEN_SYNC_WRITE.axi2ip_wrce_reg[6] ),
        .D(s_axi_lite_wdata[6]),
        .Q(sig_reg2cntlr_src_addr[6]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[7] 
       (.C(m_axi_aclk),
        .CE(\GEN_SYNC_WRITE.axi2ip_wrce_reg[6] ),
        .D(s_axi_lite_wdata[7]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63]_0 [2]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[8] 
       (.C(m_axi_aclk),
        .CE(\GEN_SYNC_WRITE.axi2ip_wrce_reg[6] ),
        .D(s_axi_lite_wdata[8]),
        .Q(sig_reg2cntlr_src_addr[8]),
        .R(out));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sa_register_lsb_reg[9] 
       (.C(m_axi_aclk),
        .CE(\GEN_SYNC_WRITE.axi2ip_wrce_reg[6] ),
        .D(s_axi_lite_wdata[9]),
        .Q(sig_reg2cntlr_src_addr[9]),
        .R(out));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    sig_sg_run_i_1
       (.I0(\GEN_CH1_UPDATE.ch1_dma_interr_set_reg [1]),
        .I1(sig_reg2sgcntlr_currdesc_updated),
        .I2(sig_sg_run_reg),
        .I3(\GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg ),
        .O(sig_sg_run_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT2 #(
    .INIT(4'h7)) 
    \sig_sts_sm_state[0]_i_2 
       (.I0(sig_sg_run_reg),
        .I1(sig_dm_mm2s_sts_tvalid),
        .O(\sig_sts_sm_state_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT2 #(
    .INIT(4'h2)) 
    sig_to_edge_detect_reg_i_1__0
       (.I0(tailpntr_updated_d1),
        .I1(tailpntr_updated_d2),
        .O(sig_reg2sg_tailpntr_updated));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_i_reg[10] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[10]),
        .Q(sig_reg2sg_taildesc[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_i_reg[11] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[11]),
        .Q(sig_reg2sg_taildesc[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_i_reg[12] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[12]),
        .Q(sig_reg2sg_taildesc[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_i_reg[13] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[13]),
        .Q(sig_reg2sg_taildesc[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_i_reg[14] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[14]),
        .Q(sig_reg2sg_taildesc[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_i_reg[15] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[15]),
        .Q(sig_reg2sg_taildesc[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_i_reg[16] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[16]),
        .Q(sig_reg2sg_taildesc[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_i_reg[17] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[17]),
        .Q(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_i_reg[18] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[18]),
        .Q(sig_reg2sg_taildesc[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_i_reg[19] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[19]),
        .Q(sig_reg2sg_taildesc[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_i_reg[20] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[20]),
        .Q(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_i_reg[21] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[21]),
        .Q(sig_reg2sg_taildesc[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_i_reg[22] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[22]),
        .Q(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_i_reg[23] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[23]),
        .Q(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_i_reg[24] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[24]),
        .Q(sig_reg2sg_taildesc[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_i_reg[25] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[25]),
        .Q(sig_reg2sg_taildesc[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_i_reg[26] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[26]),
        .Q(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_i_reg[27] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[27]),
        .Q(sig_reg2sg_taildesc[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_i_reg[28] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[28]),
        .Q(sig_reg2sg_taildesc[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_i_reg[29] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[29]),
        .Q(sig_reg2sg_taildesc[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_i_reg[30] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[30]),
        .Q(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_i_reg[31] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[31]),
        .Q(\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_i_reg[6] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[6]),
        .Q(sig_reg2sg_taildesc[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_i_reg[7] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[7]),
        .Q(sig_reg2sg_taildesc[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_i_reg[8] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[8]),
        .Q(sig_reg2sg_taildesc[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \taildesc_lsb_i_reg[9] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(s_axi_lite_wdata[9]),
        .Q(sig_reg2sg_taildesc[9]),
        .R(SR));
  FDRE tailpntr_updated_d2_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(tailpntr_updated_d1),
        .Q(tailpntr_updated_d2),
        .R(out));
endmodule

(* ORIG_REF_NAME = "axi_cdma_reset" *) 
module system_axi_cdma_0_0_axi_cdma_reset
   (out,
    sg_ftch_error_reg,
    sig_halt_cmplt_reg_reg,
    \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ,
    m_axis_ftch_sts_tready_reg,
    sig_to_edge_detect_reg,
    sig_rst2s2mm_halt,
    SS,
    \GEN_SYNC_WRITE.axi2ip_wrce_reg[0] ,
    \GEN_SYNC_WRITE.axi2ip_wrce_reg[1] ,
    \GEN_SYNC_WRITE.axi2ip_wrce_reg[2] ,
    \GEN_SYNC_WRITE.axi2ip_wrce_reg[4] ,
    \GEN_SYNC_WRITE.axi2ip_wrce_reg[6] ,
    \GEN_SYNC_WRITE.axi2ip_wrce_reg[8] ,
    \GEN_SYNC_WRITE.axi2ip_wrce_reg[10] ,
    sig_rst2dm_resetn,
    sig_halt_request0,
    sig_dma_go0,
    SR,
    sig_sm_pop_mm2s_sts_reg,
    sig_mm2s_status_reg0,
    \sig_fetch_update_reg_reg[31] ,
    \CURRENT_BD_32.current_bd_reg[31] ,
    \dmacr_i_reg[23] ,
    p_1_out,
    p_0_out,
    \GEN_SYNC_READ.s_axi_lite_rdata_reg[0] ,
    arvalid_d10,
    sig_s_h_halt_reg_reg,
    sig_s_h_halt_reg_reg_0,
    Q,
    m_axi_aclk,
    sig_reg2rst_soft_reset,
    s_axi_lite_aclk,
    sig_pulse_trigger,
    sig_halt_cmplt_reg_reg_0,
    m_axi_sg_rlast,
    m_axi_sg_rvalid,
    s_axi_lite_awaddr,
    s_axi_lite_aresetn,
    axi_cdma_tstvec,
    sig_reg2cntlr_sg_mode,
    sig_sgcntl2reg_idle_clr,
    ptr_queue_full,
    sig_sgcntl2sg_updptr_tlast,
    \GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0 ,
    s_axi_lite_wdata,
    \GEN_SYNC_WRITE.bvalid_i_reg ,
    rdy,
    s_axi_lite_rready,
    \GEN_SYNC_READ.s_axi_lite_rvalid_i_reg ,
    sig_sgcntl2s2mm_halt,
    sig_s_h_halt_reg,
    sig_rst2all_stop_request);
  output out;
  output sg_ftch_error_reg;
  output sig_halt_cmplt_reg_reg;
  output \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ;
  output m_axis_ftch_sts_tready_reg;
  output sig_to_edge_detect_reg;
  output sig_rst2s2mm_halt;
  output [0:0]SS;
  output \GEN_SYNC_WRITE.axi2ip_wrce_reg[0] ;
  output \GEN_SYNC_WRITE.axi2ip_wrce_reg[1] ;
  output \GEN_SYNC_WRITE.axi2ip_wrce_reg[2] ;
  output \GEN_SYNC_WRITE.axi2ip_wrce_reg[4] ;
  output \GEN_SYNC_WRITE.axi2ip_wrce_reg[6] ;
  output \GEN_SYNC_WRITE.axi2ip_wrce_reg[8] ;
  output \GEN_SYNC_WRITE.axi2ip_wrce_reg[10] ;
  output sig_rst2dm_resetn;
  output sig_halt_request0;
  output sig_dma_go0;
  output [0:0]SR;
  output [0:0]sig_sm_pop_mm2s_sts_reg;
  output sig_mm2s_status_reg0;
  output [0:0]\sig_fetch_update_reg_reg[31] ;
  output [0:0]\CURRENT_BD_32.current_bd_reg[31] ;
  output [0:0]\dmacr_i_reg[23] ;
  output p_1_out;
  output p_0_out;
  output [0:0]\GEN_SYNC_READ.s_axi_lite_rdata_reg[0] ;
  output arvalid_d10;
  output sig_s_h_halt_reg_reg;
  output sig_s_h_halt_reg_reg_0;
  output [0:0]Q;
  input m_axi_aclk;
  input sig_reg2rst_soft_reset;
  input s_axi_lite_aclk;
  input sig_pulse_trigger;
  input sig_halt_cmplt_reg_reg_0;
  input m_axi_sg_rlast;
  input m_axi_sg_rvalid;
  input [3:0]s_axi_lite_awaddr;
  input s_axi_lite_aresetn;
  input [1:0]axi_cdma_tstvec;
  input sig_reg2cntlr_sg_mode;
  input sig_sgcntl2reg_idle_clr;
  input ptr_queue_full;
  input sig_sgcntl2sg_updptr_tlast;
  input \GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0 ;
  input [2:0]s_axi_lite_wdata;
  input \GEN_SYNC_WRITE.bvalid_i_reg ;
  input rdy;
  input s_axi_lite_rready;
  input \GEN_SYNC_READ.s_axi_lite_rvalid_i_reg ;
  input sig_sgcntl2s2mm_halt;
  input sig_s_h_halt_reg;
  input sig_rst2all_stop_request;

  wire [0:0]\CURRENT_BD_32.current_bd_reg[31] ;
  wire \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_i_1_n_0 ;
  wire \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_i_2_n_0 ;
  wire [0:0]\GEN_SYNC_READ.s_axi_lite_rdata_reg[0] ;
  wire \GEN_SYNC_READ.s_axi_lite_rvalid_i_reg ;
  wire \GEN_SYNC_WRITE.axi2ip_wrce_reg[0] ;
  wire \GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0 ;
  wire \GEN_SYNC_WRITE.axi2ip_wrce_reg[10] ;
  wire \GEN_SYNC_WRITE.axi2ip_wrce_reg[1] ;
  wire \GEN_SYNC_WRITE.axi2ip_wrce_reg[2] ;
  wire \GEN_SYNC_WRITE.axi2ip_wrce_reg[4] ;
  wire \GEN_SYNC_WRITE.axi2ip_wrce_reg[6] ;
  wire \GEN_SYNC_WRITE.axi2ip_wrce_reg[8] ;
  wire \GEN_SYNC_WRITE.bvalid_i_reg ;
  wire I_SOFT_RST_POS_EDGE_DTCT_n_1;
  wire I_SOFT_RST_PULSEGEN_n_0;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [0:0]SS;
  wire arvalid_d10;
  wire [1:0]axi_cdma_tstvec;
  wire [0:0]\dmacr_i_reg[23] ;
  wire m_axi_aclk;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rvalid;
  wire p_0_in;
  wire p_0_out;
  wire p_1_out;
  wire p_2_out;
  wire p_4_out;
  wire ptr_queue_full;
  wire rdy;
  wire s_axi_lite_aclk;
  wire s_axi_lite_aresetn;
  wire [3:0]s_axi_lite_awaddr;
  wire s_axi_lite_rready;
  wire [2:0]s_axi_lite_wdata;
  wire sig_axi_por2rst__0;
  wire sig_axi_por2rst_out;
  wire sig_axi_por2rst_out_i_2_n_0;
  wire sig_axi_por_reg1;
  wire sig_axi_por_reg2;
  wire sig_axi_por_reg3;
  wire sig_axi_por_reg4;
  wire sig_axi_por_reg5;
  wire sig_axi_por_reg6;
  wire sig_axi_por_reg7;
  wire sig_axi_por_reg8;
  wire sig_axilite_por_reg1;
  wire sig_axilite_por_reg2;
  wire sig_axilite_por_reg3;
  wire sig_axilite_por_reg4;
  wire sig_axilite_por_reg5;
  wire sig_axilite_por_reg6;
  wire sig_axilite_por_reg7;
  wire sig_axilite_por_reg8;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_composite_cntlr_reset;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_composite_reg_reset;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_composite_sg_reset_n;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_composite_sgcntlr_reset;
  wire sig_dm_soft_reset_n;
  wire sig_dma_go0;
  wire [0:0]\sig_fetch_update_reg_reg[31] ;
  wire sig_halt_cmplt;
  wire sig_halt_cmplt_reg_reg_0;
  wire sig_halt_request0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_lite_bside_hw_reset_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_lite_cside_hw_reset_reg;
  wire sig_local_hw_reset_reg;
  wire sig_mm2s_status_reg0;
  wire sig_pulse_trigger;
  wire sig_reg2cntlr_sg_mode;
  wire sig_reg2rst_soft_reset;
  wire sig_rst2all_stop_request;
  wire sig_rst2dm_resetn;
  wire sig_rst2s2mm_halt;
  wire sig_s_h_halt_reg;
  wire sig_s_h_halt_reg_reg;
  wire sig_s_h_halt_reg_reg_0;
  wire sig_sgcntl2reg_idle_clr;
  wire sig_sgcntl2s2mm_halt;
  wire sig_sgcntl2sg_updptr_tlast;
  wire [0:0]sig_sm_pop_mm2s_sts_reg;
  wire sig_soft_reset;
  wire sig_to_edge_detect_reg;

  assign \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg  = sig_composite_sgcntlr_reset;
  assign m_axis_ftch_sts_tready_reg = sig_composite_sg_reset_n;
  assign out = sig_lite_bside_hw_reset_reg;
  assign sg_ftch_error_reg = sig_composite_reg_reset;
  assign sig_halt_cmplt_reg_reg = sig_composite_cntlr_reset;
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b0)) 
    \GEN_AXI_LITE_SYNC2AXI.sig_composite_cntlr_reset_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(I_SOFT_RST_PULSEGEN_n_0),
        .Q(sig_composite_cntlr_reset),
        .S(sig_axi_por2rst_out));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b0)) 
    \GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(I_SOFT_RST_PULSEGEN_n_0),
        .Q(sig_composite_reg_reset),
        .S(sig_axi_por2rst_out));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(p_2_out),
        .Q(sig_composite_sg_reset_n),
        .R(sig_axi_por2rst_out));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDSE #(
    .INIT(1'b0)) 
    \GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(I_SOFT_RST_PULSEGEN_n_0),
        .Q(sig_composite_sgcntlr_reset),
        .S(sig_axi_por2rst_out));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_AXI_LITE_SYNC2AXI.sig_dm_soft_reset_n_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(p_0_in),
        .Q(sig_dm_soft_reset_n),
        .R(sig_axi_por2rst_out));
  LUT4 #(
    .INIT(16'hFF7F)) 
    \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_i_1 
       (.I0(sig_axilite_por_reg5),
        .I1(sig_axilite_por_reg4),
        .I2(sig_axilite_por_reg1),
        .I3(\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_i_2_n_0 ),
        .O(\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h7FFFFFFFFFFFFFFF)) 
    \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_i_2 
       (.I0(sig_axilite_por_reg3),
        .I1(sig_axilite_por_reg7),
        .I2(s_axi_lite_aresetn),
        .I3(sig_axilite_por_reg2),
        .I4(sig_axilite_por_reg8),
        .I5(sig_axilite_por_reg6),
        .O(\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_i_2_n_0 ));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_i_1_n_0 ),
        .Q(sig_lite_bside_hw_reset_reg),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    \GEN_AXI_LITE_SYNC2AXI.sig_lite_cside_hw_reset_reg_reg 
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_i_1_n_0 ),
        .Q(sig_lite_cside_hw_reset_reg),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_AXI_LITE_SYNC2AXI.sig_local_hw_reset_reg_i_1 
       (.I0(s_axi_lite_aresetn),
        .O(p_4_out));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_AXI_LITE_SYNC2AXI.sig_local_hw_reset_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(p_4_out),
        .Q(sig_local_hw_reset_reg),
        .S(sig_axi_por2rst_out));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_CH1_UPDATE.ch1_dma_decerr_set_i_1 
       (.I0(sig_composite_sg_reset_n),
        .O(\CURRENT_BD_32.current_bd_reg[31] ));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_SYNC_READ.axi2ip_rdce[15]_i_3 
       (.I0(sig_lite_bside_hw_reset_reg),
        .I1(\GEN_SYNC_READ.s_axi_lite_rvalid_i_reg ),
        .O(arvalid_d10));
  LUT3 #(
    .INIT(8'hEA)) 
    \GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1 
       (.I0(sig_lite_bside_hw_reset_reg),
        .I1(s_axi_lite_rready),
        .I2(\GEN_SYNC_READ.s_axi_lite_rvalid_i_reg ),
        .O(\GEN_SYNC_READ.s_axi_lite_rdata_reg[0] ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \GEN_SYNC_WRITE.axi2ip_wrce[0]_i_1 
       (.I0(s_axi_lite_awaddr[1]),
        .I1(s_axi_lite_awaddr[0]),
        .I2(s_axi_lite_awaddr[2]),
        .I3(s_axi_lite_awaddr[3]),
        .I4(sig_lite_bside_hw_reset_reg),
        .O(\GEN_SYNC_WRITE.axi2ip_wrce_reg[0] ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \GEN_SYNC_WRITE.axi2ip_wrce[10]_i_2 
       (.I0(s_axi_lite_awaddr[1]),
        .I1(s_axi_lite_awaddr[3]),
        .I2(s_axi_lite_awaddr[2]),
        .I3(s_axi_lite_awaddr[0]),
        .I4(sig_lite_bside_hw_reset_reg),
        .O(\GEN_SYNC_WRITE.axi2ip_wrce_reg[10] ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \GEN_SYNC_WRITE.axi2ip_wrce[1]_i_1 
       (.I0(s_axi_lite_awaddr[1]),
        .I1(s_axi_lite_awaddr[0]),
        .I2(s_axi_lite_awaddr[3]),
        .I3(s_axi_lite_awaddr[2]),
        .I4(sig_lite_bside_hw_reset_reg),
        .O(\GEN_SYNC_WRITE.axi2ip_wrce_reg[1] ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \GEN_SYNC_WRITE.axi2ip_wrce[2]_i_1 
       (.I0(s_axi_lite_awaddr[3]),
        .I1(s_axi_lite_awaddr[1]),
        .I2(s_axi_lite_awaddr[0]),
        .I3(s_axi_lite_awaddr[2]),
        .I4(sig_lite_bside_hw_reset_reg),
        .O(\GEN_SYNC_WRITE.axi2ip_wrce_reg[2] ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \GEN_SYNC_WRITE.axi2ip_wrce[4]_i_1 
       (.I0(s_axi_lite_awaddr[1]),
        .I1(s_axi_lite_awaddr[2]),
        .I2(s_axi_lite_awaddr[0]),
        .I3(s_axi_lite_awaddr[3]),
        .I4(sig_lite_bside_hw_reset_reg),
        .O(\GEN_SYNC_WRITE.axi2ip_wrce_reg[4] ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \GEN_SYNC_WRITE.axi2ip_wrce[6]_i_1 
       (.I0(s_axi_lite_awaddr[2]),
        .I1(s_axi_lite_awaddr[1]),
        .I2(s_axi_lite_awaddr[3]),
        .I3(s_axi_lite_awaddr[0]),
        .I4(sig_lite_bside_hw_reset_reg),
        .O(\GEN_SYNC_WRITE.axi2ip_wrce_reg[6] ));
  LUT5 #(
    .INIT(32'h00000004)) 
    \GEN_SYNC_WRITE.axi2ip_wrce[8]_i_1 
       (.I0(s_axi_lite_awaddr[1]),
        .I1(s_axi_lite_awaddr[3]),
        .I2(s_axi_lite_awaddr[0]),
        .I3(s_axi_lite_awaddr[2]),
        .I4(sig_lite_bside_hw_reset_reg),
        .O(\GEN_SYNC_WRITE.axi2ip_wrce_reg[8] ));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_SYNC_WRITE.wr_addr_cap_i_1 
       (.I0(sig_lite_bside_hw_reset_reg),
        .I1(rdy),
        .O(p_0_out));
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_SYNC_WRITE.wr_in_progress_i_1 
       (.I0(sig_lite_bside_hw_reset_reg),
        .I1(\GEN_SYNC_WRITE.bvalid_i_reg ),
        .O(p_1_out));
  system_axi_cdma_0_0_axi_cdma_pulse_gen__parameterized0 I_SOFT_RST_CLR_PULSE
       (.Q(sig_soft_reset),
        .\dmacr_i_reg[2] (Q),
        .m_axi_aclk(m_axi_aclk),
        .sig_local_hw_reset_reg(sig_local_hw_reset_reg));
  system_axi_cdma_0_0_axi_cdma_pulse_gen__parameterized1_6 I_SOFT_RST_POS_EDGE_DTCT
       (.Q(sig_soft_reset),
        .m_axi_aclk(m_axi_aclk),
        .sig_halt_request_reg(I_SOFT_RST_POS_EDGE_DTCT_n_1),
        .sig_halt_request_reg_0(sig_rst2s2mm_halt),
        .sig_local_hw_reset_reg(sig_local_hw_reset_reg),
        .sig_pulse_trigger(sig_pulse_trigger),
        .sig_reg2rst_soft_reset(sig_reg2rst_soft_reset),
        .sig_to_edge_detect_reg(sig_to_edge_detect_reg));
  system_axi_cdma_0_0_axi_cdma_pulse_gen I_SOFT_RST_PULSEGEN
       (.\GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg (I_SOFT_RST_PULSEGEN_n_0),
        .Q(sig_soft_reset),
        .m_axi_aclk(m_axi_aclk),
        .p_0_in(p_0_in),
        .p_2_out(p_2_out),
        .s_axi_lite_aresetn(s_axi_lite_aresetn),
        .sig_halt_cmplt(sig_halt_cmplt),
        .sig_halt_request0(sig_halt_request0),
        .sig_local_hw_reset_reg(sig_local_hw_reset_reg));
  LUT3 #(
    .INIT(8'h8F)) 
    \counter[7]_i_1 
       (.I0(m_axi_sg_rlast),
        .I1(m_axi_sg_rvalid),
        .I2(sig_composite_sg_reset_n),
        .O(SS));
  LUT2 #(
    .INIT(4'hB)) 
    \curdesc_lsb_i[31]_i_1 
       (.I0(sig_composite_reg_reset),
        .I1(sig_reg2cntlr_sg_mode),
        .O(SR));
  LUT5 #(
    .INIT(32'hAAAAAAAB)) 
    \dmacr_i[23]_i_1 
       (.I0(sig_composite_reg_reset),
        .I1(\GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0 ),
        .I2(s_axi_lite_wdata[1]),
        .I3(s_axi_lite_wdata[0]),
        .I4(s_axi_lite_wdata[2]),
        .O(\dmacr_i_reg[23] ));
  LUT5 #(
    .INIT(32'hFFFF7FFF)) 
    sig_axi_por2rst_out_i_1
       (.I0(sig_axi_por_reg4),
        .I1(sig_axi_por_reg5),
        .I2(sig_axi_por_reg3),
        .I3(sig_axi_por_reg2),
        .I4(sig_axi_por2rst_out_i_2_n_0),
        .O(sig_axi_por2rst__0));
  LUT4 #(
    .INIT(16'h7FFF)) 
    sig_axi_por2rst_out_i_2
       (.I0(sig_axi_por_reg7),
        .I1(sig_axi_por_reg6),
        .I2(sig_axi_por_reg1),
        .I3(sig_axi_por_reg8),
        .O(sig_axi_por2rst_out_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_axi_por2rst_out_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_axi_por2rst__0),
        .Q(sig_axi_por2rst_out),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_axi_por_reg1_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(sig_axi_por_reg1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_axi_por_reg2_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_axi_por_reg1),
        .Q(sig_axi_por_reg2),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_axi_por_reg3_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_axi_por_reg2),
        .Q(sig_axi_por_reg3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_axi_por_reg4_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_axi_por_reg3),
        .Q(sig_axi_por_reg4),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_axi_por_reg5_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_axi_por_reg4),
        .Q(sig_axi_por_reg5),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_axi_por_reg6_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_axi_por_reg5),
        .Q(sig_axi_por_reg6),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_axi_por_reg7_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_axi_por_reg6),
        .Q(sig_axi_por_reg7),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_axi_por_reg8_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_axi_por_reg7),
        .Q(sig_axi_por_reg8),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_axilite_por_reg1_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(sig_axilite_por_reg1),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_axilite_por_reg2_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sig_axilite_por_reg1),
        .Q(sig_axilite_por_reg2),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_axilite_por_reg3_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sig_axilite_por_reg2),
        .Q(sig_axilite_por_reg3),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_axilite_por_reg4_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sig_axilite_por_reg3),
        .Q(sig_axilite_por_reg4),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_axilite_por_reg5_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sig_axilite_por_reg4),
        .Q(sig_axilite_por_reg5),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_axilite_por_reg6_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sig_axilite_por_reg5),
        .Q(sig_axilite_por_reg6),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_axilite_por_reg7_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sig_axilite_por_reg6),
        .Q(sig_axilite_por_reg7),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_axilite_por_reg8_reg
       (.C(s_axi_lite_aclk),
        .CE(1'b1),
        .D(sig_axilite_por_reg7),
        .Q(sig_axilite_por_reg8),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT2 #(
    .INIT(4'h8)) 
    sig_cmd_stat_rst_user_reg_n_cdc_from_i_1
       (.I0(s_axi_lite_aresetn),
        .I1(sig_dm_soft_reset_n),
        .O(sig_rst2dm_resetn));
  LUT4 #(
    .INIT(16'hFEAE)) 
    sig_dma_go_i_2
       (.I0(sig_composite_reg_reset),
        .I1(axi_cdma_tstvec[1]),
        .I2(sig_reg2cntlr_sg_mode),
        .I3(sig_sgcntl2reg_idle_clr),
        .O(sig_dma_go0));
  LUT3 #(
    .INIT(8'hBA)) 
    \sig_fetch_update_reg[31]_i_1 
       (.I0(sig_composite_sgcntlr_reset),
        .I1(ptr_queue_full),
        .I2(sig_sgcntl2sg_updptr_tlast),
        .O(\sig_fetch_update_reg_reg[31] ));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_cmplt_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_halt_cmplt_reg_reg_0),
        .Q(sig_halt_cmplt),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_request_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(I_SOFT_RST_POS_EDGE_DTCT_n_1),
        .Q(sig_rst2s2mm_halt),
        .R(1'b0));
  LUT2 #(
    .INIT(4'hE)) 
    \sig_mm2s_status_reg[6]_i_1 
       (.I0(sig_composite_cntlr_reset),
        .I1(axi_cdma_tstvec[0]),
        .O(sig_mm2s_status_reg0));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'hFFE2)) 
    sig_s_h_halt_reg_i_1
       (.I0(sig_rst2s2mm_halt),
        .I1(sig_reg2cntlr_sg_mode),
        .I2(sig_sgcntl2s2mm_halt),
        .I3(sig_s_h_halt_reg),
        .O(sig_s_h_halt_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'hFFE2)) 
    sig_s_h_halt_reg_i_1__0
       (.I0(sig_rst2s2mm_halt),
        .I1(sig_reg2cntlr_sg_mode),
        .I2(sig_sgcntl2s2mm_halt),
        .I3(sig_rst2all_stop_request),
        .O(sig_s_h_halt_reg_reg_0));
  LUT2 #(
    .INIT(4'hE)) 
    sig_sm_set_ioc_i_1
       (.I0(sig_composite_cntlr_reset),
        .I1(sig_rst2s2mm_halt),
        .O(sig_sm_pop_mm2s_sts_reg));
endmodule

(* ORIG_REF_NAME = "axi_cdma_sg_cntlr" *) 
module system_axi_cdma_0_0_axi_cdma_sg_cntlr
   (sig_to_edge_detect_reg,
    sig_to_edge_detect_reg_0,
    sig_sgcntl2reg_idle_clr,
    sig_sgcntl2s2mm_cmd_tvalid,
    sig_shtdwn_sm_set_cmplt,
    E,
    \sig_s2mm_status_reg_reg[6]_0 ,
    sig_sgcntl2sg_updsts_tvalid,
    sig_cmd_tag_cntr_reg,
    sig_sgcntl2s2mm_halt,
    sig_sgcntl2sg_updptr_tlast,
    sig_fetch_update_empty,
    sig_sgcntl2rst_halt_cmplt,
    sig_sgcntlr2sg_desc_flush,
    \cdma_tvect_out[10] ,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] ,
    cdma_tvect_out,
    sts_queue_wren,
    \GEN_MM2S.queue_dout_new_reg[121] ,
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31] ,
    queue_sinit,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg ,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ,
    Q,
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[30] ,
    \GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg ,
    sig_sg2sgcntlr_updt_idle,
    m_axi_aclk,
    sig_pulse_trigger,
    sig_reg2sg_tailpntr_updated,
    sig_pulse_trigger_1,
    sig_shutdown_idle,
    sig_sg_run_reg_0,
    sts_queue_full,
    sig_reg2cntlr_sg_mode,
    sig_sg2sgcntlr_ftch_idle,
    sig_halt_request_reg,
    sig_reg2sg_irqdelay_wren,
    ch1_delay_cnt_en,
    ch1_ftch_queue_empty,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ,
    ptr_queue_full,
    \dmacr_i_reg[3] ,
    \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ,
    sig_dm_mm2s_sts_tvalid,
    \dmacr_i_reg[3]_0 ,
    sig_cntl2mm2s_sts_tready,
    sig_dm_s2mm_sts_tvalid,
    sig_cntl2s2mm_sts_tready,
    sig_dm_mm2s_halt_cmplt,
    sig_dm_s2mm_halt_cmplt,
    \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg_0 ,
    SR,
    \GEN_MM2S.queue_dout_new_reg[121]_0 ,
    D,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] );
  output sig_to_edge_detect_reg;
  output sig_to_edge_detect_reg_0;
  output sig_sgcntl2reg_idle_clr;
  output sig_sgcntl2s2mm_cmd_tvalid;
  output sig_shtdwn_sm_set_cmplt;
  output [0:0]E;
  output [0:0]\sig_s2mm_status_reg_reg[6]_0 ;
  output sig_sgcntl2sg_updsts_tvalid;
  output [3:0]sig_cmd_tag_cntr_reg;
  output sig_sgcntl2s2mm_halt;
  output sig_sgcntl2sg_updptr_tlast;
  output sig_fetch_update_empty;
  output sig_sgcntl2rst_halt_cmplt;
  output sig_sgcntlr2sg_desc_flush;
  output [1:0]\cdma_tvect_out[10] ;
  output \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] ;
  output [0:0]cdma_tvect_out;
  output sts_queue_wren;
  output [0:0]\GEN_MM2S.queue_dout_new_reg[121] ;
  output [0:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31] ;
  output queue_sinit;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  output \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ;
  output [25:0]Q;
  output [2:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[30] ;
  input \GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg ;
  input sig_sg2sgcntlr_updt_idle;
  input m_axi_aclk;
  input sig_pulse_trigger;
  input sig_reg2sg_tailpntr_updated;
  input sig_pulse_trigger_1;
  input sig_shutdown_idle;
  input sig_sg_run_reg_0;
  input sts_queue_full;
  input sig_reg2cntlr_sg_mode;
  input sig_sg2sgcntlr_ftch_idle;
  input sig_halt_request_reg;
  input sig_reg2sg_irqdelay_wren;
  input ch1_delay_cnt_en;
  input ch1_ftch_queue_empty;
  input \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  input ptr_queue_full;
  input \dmacr_i_reg[3] ;
  input \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ;
  input sig_dm_mm2s_sts_tvalid;
  input \dmacr_i_reg[3]_0 ;
  input sig_cntl2mm2s_sts_tready;
  input sig_dm_s2mm_sts_tvalid;
  input sig_cntl2s2mm_sts_tready;
  input sig_dm_mm2s_halt_cmplt;
  input sig_dm_s2mm_halt_cmplt;
  input \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg_0 ;
  input [0:0]SR;
  input [25:0]\GEN_MM2S.queue_dout_new_reg[121]_0 ;
  input [6:0]D;
  input [6:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ;

  wire [6:0]D;
  wire [0:0]E;
  wire \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ;
  wire \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg_0 ;
  wire \GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] ;
  wire [0:0]\GEN_MM2S.queue_dout_new_reg[121] ;
  wire [25:0]\GEN_MM2S.queue_dout_new_reg[121]_0 ;
  wire [0:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31] ;
  wire [2:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[30] ;
  wire [25:0]Q;
  wire [0:0]SR;
  wire [6:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  wire [0:0]cdma_tvect_out;
  wire [1:0]\cdma_tvect_out[10] ;
  wire \cdma_tvect_out[10]_INST_0_i_2_n_0 ;
  wire ch1_delay_cnt_en;
  wire ch1_ftch_queue_empty;
  wire \dmacr_i_reg[3] ;
  wire \dmacr_i_reg[3]_0 ;
  wire m_axi_aclk;
  wire p_2_in;
  wire ptr_queue_full;
  wire queue_sinit;
  wire \sig_cmd_tag_cntr[0]_i_1_n_0 ;
  wire \sig_cmd_tag_cntr[1]_i_1_n_0 ;
  wire \sig_cmd_tag_cntr[2]_i_1_n_0 ;
  wire \sig_cmd_tag_cntr[3]_i_1_n_0 ;
  wire [3:0]sig_cmd_tag_cntr_reg;
  wire sig_cntl2mm2s_sts_tready;
  wire sig_cntl2s2mm_sts_tready;
  wire sig_dm_mm2s_halt_cmplt;
  wire sig_dm_mm2s_sts_tvalid;
  wire sig_dm_s2mm_halt_cmplt;
  wire sig_dm_s2mm_sts_tvalid;
  wire sig_dm_status_empty;
  wire sig_dm_status_reg1;
  wire \sig_dm_status_reg[28]_i_1_n_0 ;
  wire \sig_dm_status_reg[28]_i_2_n_0 ;
  wire \sig_dm_status_reg[29]_i_1_n_0 ;
  wire \sig_dm_status_reg[30]_i_1_n_0 ;
  wire sig_fetch_update_empty;
  wire sig_fetch_update_empty_i_1_n_0;
  wire sig_fetch_update_full_i_1_n_0;
  wire sig_flush_sg_i_1_n_0;
  wire \sig_ftch_limit_cntr[0]_i_1_n_0 ;
  wire \sig_ftch_limit_cntr[1]_i_1_n_0 ;
  wire \sig_ftch_limit_cntr[2]_i_1_n_0 ;
  wire \sig_ftch_limit_cntr[3]_i_1_n_0 ;
  wire \sig_ftch_limit_cntr[3]_i_2_n_0 ;
  wire [3:0]sig_ftch_limit_cntr_reg__0;
  wire sig_ftch_sm_set_getdesc_i_2_n_0;
  wire sig_ftch_sm_set_getdesc_ns;
  wire [1:0]sig_ftch_sm_state;
  wire [1:0]sig_ftch_sm_state_ns;
  wire \sig_ftch_updt_cntr[0]_i_1_n_0 ;
  wire \sig_ftch_updt_cntr[1]_i_1_n_0 ;
  wire \sig_ftch_updt_cntr[2]_i_1_n_0 ;
  wire \sig_ftch_updt_cntr[3]_i_1_n_0 ;
  wire \sig_ftch_updt_cntr[4]_i_1_n_0 ;
  wire \sig_ftch_updt_cntr[4]_i_2_n_0 ;
  wire \sig_ftch_updt_cntr[4]_i_3_n_0 ;
  wire [4:0]sig_ftch_updt_cntr_reg__0;
  wire sig_halt_cmplt_reg_i_1__0_n_0;
  wire sig_halt_dm_i_1_n_0;
  wire sig_halt_request_reg;
  wire sig_halt_status;
  wire sig_halt_status_i_1_n_0;
  wire sig_halt_status_i_2_n_0;
  wire sig_ld_dm_status_reg;
  wire sig_ld_fetch_update_reg;
  wire sig_mm2s_interr;
  wire sig_mm2s_slverr;
  wire sig_mm2s_status_reg0;
  wire \sig_mm2s_status_reg_reg_n_0_[5] ;
  wire [3:0]sig_mm2s_tag;
  wire sig_pulse_trigger;
  wire sig_pulse_trigger_1;
  wire sig_reg2cntlr_sg_mode;
  wire sig_reg2sg_irqdelay_wren;
  wire sig_reg2sg_tailpntr_updated;
  wire sig_s2mm_interr;
  wire sig_s2mm_slverr;
  wire [0:0]\sig_s2mm_status_reg_reg[6]_0 ;
  wire \sig_s2mm_status_reg_reg_n_0_[5] ;
  wire [3:0]sig_s2mm_tag;
  wire sig_sg2sgcntlr_ftch_idle;
  wire sig_sg2sgcntlr_updt_idle;
  wire sig_sg_run_reg_0;
  wire sig_sgcntl2reg_idle_clr;
  wire sig_sgcntl2rst_halt_cmplt;
  wire sig_sgcntl2s2mm_cmd_tvalid;
  wire sig_sgcntl2s2mm_halt;
  wire sig_sgcntl2sg_updptr_tlast;
  wire sig_sgcntl2sg_updsts_tvalid;
  wire sig_sgcntlr2sg_desc_flush;
  wire sig_shtdwn_sm_set_cmplt;
  wire sig_shtdwn_sm_set_cmplt_ns;
  wire [2:0]sig_shtdwn_sm_state;
  wire \sig_shtdwn_sm_state[0]_i_2_n_0 ;
  wire \sig_shtdwn_sm_state[0]_i_3_n_0 ;
  wire \sig_shtdwn_sm_state[0]_i_4_n_0 ;
  wire \sig_shtdwn_sm_state[1]_i_2_n_0 ;
  wire \sig_shtdwn_sm_state[2]_i_2_n_0 ;
  wire [2:0]sig_shtdwn_sm_state_ns;
  wire sig_shutdown_idle;
  wire sig_sts_sm_pop_mm2s_sts_ns;
  wire sig_sts_sm_pop_s2mm_sts_ns;
  wire sig_sts_sm_push_updt;
  wire sig_sts_sm_push_updt_i_1_n_0;
  wire [1:0]sig_sts_sm_state;
  wire \sig_sts_sm_state[0]_i_1_n_0 ;
  wire \sig_sts_sm_state[0]_i_3_n_0 ;
  wire \sig_sts_sm_state[1]_i_1_n_0 ;
  wire sig_to_edge_detect_reg;
  wire sig_to_edge_detect_reg_0;
  wire sig_update_idle_rising;
  wire [3:0]sig_updt_filter_cntr;
  wire \sig_updt_filter_cntr[0]_i_1_n_0 ;
  wire \sig_updt_filter_cntr[1]_i_1_n_0 ;
  wire \sig_updt_filter_cntr[2]_i_1_n_0 ;
  wire \sig_updt_filter_cntr[3]_i_1_n_0 ;
  wire sts_queue_full;
  wire sts_queue_wren;

  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT5 #(
    .INIT(32'h0000CCDC)) 
    \GEN_MM2S.queue_dout_new[121]_i_1 
       (.I0(sig_ftch_sm_state[1]),
        .I1(sig_sgcntl2s2mm_halt),
        .I2(sig_ftch_sm_state[0]),
        .I3(sig_ftch_sm_set_getdesc_i_2_n_0),
        .I4(ch1_ftch_queue_empty),
        .O(\GEN_MM2S.queue_dout_new_reg[121] ));
  LUT2 #(
    .INIT(4'hB)) 
    \GEN_MM2S.reg1[121]_i_1 
       (.I0(sig_sgcntlr2sg_desc_flush),
        .I1(\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ),
        .O(queue_sinit));
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout[31]_i_1 
       (.I0(sig_sgcntl2sg_updptr_tlast),
        .I1(ptr_queue_full),
        .O(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31] ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout[33]_i_1 
       (.I0(sig_sgcntl2sg_updsts_tvalid),
        .I1(sts_queue_full),
        .O(sts_queue_wren));
  system_axi_cdma_0_0_axi_cdma_pulse_gen__parameterized1 I_GEN_IDLE_CLR
       (.\GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg (\GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg (sig_sgcntl2reg_idle_clr),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] (\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] ),
        .cdma_tvect_out(cdma_tvect_out),
        .ch1_delay_cnt_en(ch1_delay_cnt_en),
        .m_axi_aclk(m_axi_aclk),
        .sig_pulse_trigger_1(sig_pulse_trigger_1),
        .sig_reg2sg_irqdelay_wren(sig_reg2sg_irqdelay_wren),
        .sig_reg2sg_tailpntr_updated(sig_reg2sg_tailpntr_updated),
        .sig_shtdwn_sm_set_cmplt_reg(sig_shtdwn_sm_set_cmplt),
        .sig_to_edge_detect_reg_0(sig_to_edge_detect_reg_0));
  system_axi_cdma_0_0_axi_cdma_pulse_gen__parameterized1_4 I_GEN_IDLE_SET
       (.\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg (\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg_0 ),
        .\GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg (\GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg (\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ),
        .\cdma_tvect_out[10] (\cdma_tvect_out[10] [1]),
        .ch1_delay_cnt_en(ch1_delay_cnt_en),
        .m_axi_aclk(m_axi_aclk),
        .p_2_in(p_2_in),
        .\sig_ftch_updt_cntr_reg[2] (\cdma_tvect_out[10]_INST_0_i_2_n_0 ),
        .sig_halt_request_reg(sig_halt_request_reg),
        .sig_sg2sgcntlr_ftch_idle(sig_sg2sgcntlr_ftch_idle),
        .sig_sgcntl2reg_idle_clr(sig_sgcntl2reg_idle_clr),
        .sig_sgcntl2rst_halt_cmplt(sig_sgcntl2rst_halt_cmplt),
        .sig_shtdwn_sm_set_cmplt_reg(sig_shtdwn_sm_set_cmplt),
        .sig_shutdown_idle(sig_shutdown_idle),
        .sig_update_idle_rising(sig_update_idle_rising));
  system_axi_cdma_0_0_axi_cdma_pulse_gen__parameterized1_5 I_GEN_SG_IDLE_RISE
       (.\GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg (\GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg ),
        .m_axi_aclk(m_axi_aclk),
        .sig_pulse_trigger(sig_pulse_trigger),
        .sig_sg2sgcntlr_updt_idle(sig_sg2sgcntlr_updt_idle),
        .sig_to_edge_detect_reg(sig_to_edge_detect_reg),
        .sig_update_idle_rising(sig_update_idle_rising));
  LUT5 #(
    .INIT(32'hE0E0E020)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_i_2 
       (.I0(sig_cntl2mm2s_sts_tready),
        .I1(sig_reg2cntlr_sg_mode),
        .I2(sig_dm_mm2s_sts_tvalid),
        .I3(sig_sgcntl2s2mm_halt),
        .I4(E),
        .O(\USE_SINGLE_REG.sig_regfifo_full_reg_reg ));
  LUT5 #(
    .INIT(32'hE0E0E020)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_i_2__0 
       (.I0(sig_cntl2s2mm_sts_tready),
        .I1(sig_reg2cntlr_sg_mode),
        .I2(sig_dm_s2mm_sts_tvalid),
        .I3(sig_sgcntl2s2mm_halt),
        .I4(\sig_s2mm_status_reg_reg[6]_0 ),
        .O(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cdma_tvect_out[10]_INST_0_i_1 
       (.I0(sig_updt_filter_cntr[3]),
        .I1(sig_updt_filter_cntr[2]),
        .I2(sig_updt_filter_cntr[0]),
        .I3(sig_updt_filter_cntr[1]),
        .O(p_2_in));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \cdma_tvect_out[10]_INST_0_i_2 
       (.I0(sig_ftch_updt_cntr_reg__0[2]),
        .I1(sig_ftch_updt_cntr_reg__0[1]),
        .I2(sig_ftch_updt_cntr_reg__0[3]),
        .I3(sig_ftch_updt_cntr_reg__0[0]),
        .I4(sig_ftch_updt_cntr_reg__0[4]),
        .O(\cdma_tvect_out[10]_INST_0_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'h0440)) 
    \sig_cmd_tag_cntr[0]_i_1 
       (.I0(\GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg ),
        .I1(sig_reg2cntlr_sg_mode),
        .I2(sig_cmd_tag_cntr_reg[0]),
        .I3(sig_sgcntl2s2mm_cmd_tvalid),
        .O(\sig_cmd_tag_cntr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT5 #(
    .INIT(32'h02222000)) 
    \sig_cmd_tag_cntr[1]_i_1 
       (.I0(sig_reg2cntlr_sg_mode),
        .I1(\GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg ),
        .I2(sig_sgcntl2s2mm_cmd_tvalid),
        .I3(sig_cmd_tag_cntr_reg[0]),
        .I4(sig_cmd_tag_cntr_reg[1]),
        .O(\sig_cmd_tag_cntr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00007F8000000000)) 
    \sig_cmd_tag_cntr[2]_i_1 
       (.I0(sig_cmd_tag_cntr_reg[1]),
        .I1(sig_cmd_tag_cntr_reg[0]),
        .I2(sig_sgcntl2s2mm_cmd_tvalid),
        .I3(sig_cmd_tag_cntr_reg[2]),
        .I4(\GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg ),
        .I5(sig_reg2cntlr_sg_mode),
        .O(\sig_cmd_tag_cntr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2AAAAAAA80000000)) 
    \sig_cmd_tag_cntr[3]_i_1 
       (.I0(\dmacr_i_reg[3] ),
        .I1(sig_cmd_tag_cntr_reg[2]),
        .I2(sig_sgcntl2s2mm_cmd_tvalid),
        .I3(sig_cmd_tag_cntr_reg[0]),
        .I4(sig_cmd_tag_cntr_reg[1]),
        .I5(sig_cmd_tag_cntr_reg[3]),
        .O(\sig_cmd_tag_cntr[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_tag_cntr_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_cmd_tag_cntr[0]_i_1_n_0 ),
        .Q(sig_cmd_tag_cntr_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_tag_cntr_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_cmd_tag_cntr[1]_i_1_n_0 ),
        .Q(sig_cmd_tag_cntr_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_tag_cntr_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_cmd_tag_cntr[2]_i_1_n_0 ),
        .Q(sig_cmd_tag_cntr_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_tag_cntr_reg[3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_cmd_tag_cntr[3]_i_1_n_0 ),
        .Q(sig_cmd_tag_cntr_reg[3]),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFAE)) 
    sig_dm_status_empty_i_1
       (.I0(sig_halt_status),
        .I1(sig_sgcntl2sg_updsts_tvalid),
        .I2(sts_queue_full),
        .I3(\GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg ),
        .O(sig_dm_status_reg1));
  LUT2 #(
    .INIT(4'h8)) 
    sig_dm_status_empty_i_2
       (.I0(sig_dm_status_empty),
        .I1(sig_sts_sm_push_updt),
        .O(sig_ld_dm_status_reg));
  FDSE #(
    .INIT(1'b0)) 
    sig_dm_status_empty_reg
       (.C(m_axi_aclk),
        .CE(sig_ld_dm_status_reg),
        .D(1'b0),
        .Q(sig_dm_status_empty),
        .S(sig_dm_status_reg1));
  FDRE #(
    .INIT(1'b0)) 
    sig_dm_status_full_reg
       (.C(m_axi_aclk),
        .CE(sig_ld_dm_status_reg),
        .D(sig_ld_dm_status_reg),
        .Q(sig_sgcntl2sg_updsts_tvalid),
        .R(sig_dm_status_reg1));
  LUT6 #(
    .INIT(64'h5555555554555554)) 
    \sig_dm_status_reg[28]_i_1 
       (.I0(sig_sgcntl2s2mm_halt),
        .I1(sig_mm2s_interr),
        .I2(sig_s2mm_interr),
        .I3(sig_s2mm_tag[3]),
        .I4(sig_mm2s_tag[3]),
        .I5(\sig_dm_status_reg[28]_i_2_n_0 ),
        .O(\sig_dm_status_reg[28]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6FF6FFFFFFFF6FF6)) 
    \sig_dm_status_reg[28]_i_2 
       (.I0(sig_mm2s_tag[0]),
        .I1(sig_s2mm_tag[0]),
        .I2(sig_s2mm_tag[1]),
        .I3(sig_mm2s_tag[1]),
        .I4(sig_s2mm_tag[2]),
        .I5(sig_mm2s_tag[2]),
        .O(\sig_dm_status_reg[28]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \sig_dm_status_reg[29]_i_1 
       (.I0(sig_sgcntl2s2mm_halt),
        .I1(sig_s2mm_slverr),
        .I2(sig_mm2s_slverr),
        .O(\sig_dm_status_reg[29]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'h54)) 
    \sig_dm_status_reg[30]_i_1 
       (.I0(sig_sgcntl2s2mm_halt),
        .I1(\sig_s2mm_status_reg_reg_n_0_[5] ),
        .I2(\sig_mm2s_status_reg_reg_n_0_[5] ),
        .O(\sig_dm_status_reg[30]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dm_status_reg_reg[28] 
       (.C(m_axi_aclk),
        .CE(sig_ld_dm_status_reg),
        .D(\sig_dm_status_reg[28]_i_1_n_0 ),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[30] [0]),
        .R(sig_dm_status_reg1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dm_status_reg_reg[29] 
       (.C(m_axi_aclk),
        .CE(sig_ld_dm_status_reg),
        .D(\sig_dm_status_reg[29]_i_1_n_0 ),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[30] [1]),
        .R(sig_dm_status_reg1));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dm_status_reg_reg[30] 
       (.C(m_axi_aclk),
        .CE(sig_ld_dm_status_reg),
        .D(\sig_dm_status_reg[30]_i_1_n_0 ),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[30] [2]),
        .R(sig_dm_status_reg1));
  LUT6 #(
    .INIT(64'hFFFFFFFFF2FFF2F2)) 
    sig_fetch_update_empty_i_1
       (.I0(sig_fetch_update_empty),
        .I1(sig_sgcntl2s2mm_cmd_tvalid),
        .I2(\GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg ),
        .I3(ptr_queue_full),
        .I4(sig_sgcntl2sg_updptr_tlast),
        .I5(sig_sgcntl2s2mm_halt),
        .O(sig_fetch_update_empty_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_fetch_update_empty_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_fetch_update_empty_i_1_n_0),
        .Q(sig_fetch_update_empty),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000000F000808)) 
    sig_fetch_update_full_i_1
       (.I0(sig_sgcntl2s2mm_cmd_tvalid),
        .I1(sig_fetch_update_empty),
        .I2(\GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg ),
        .I3(ptr_queue_full),
        .I4(sig_sgcntl2sg_updptr_tlast),
        .I5(sig_sgcntl2s2mm_halt),
        .O(sig_fetch_update_full_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_fetch_update_full_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_fetch_update_full_i_1_n_0),
        .Q(sig_sgcntl2sg_updptr_tlast),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h8)) 
    \sig_fetch_update_reg[31]_i_2 
       (.I0(sig_sgcntl2s2mm_cmd_tvalid),
        .I1(sig_fetch_update_empty),
        .O(sig_ld_fetch_update_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\GEN_MM2S.queue_dout_new_reg[121]_0 [4]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\GEN_MM2S.queue_dout_new_reg[121]_0 [5]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\GEN_MM2S.queue_dout_new_reg[121]_0 [6]),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\GEN_MM2S.queue_dout_new_reg[121]_0 [7]),
        .Q(Q[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\GEN_MM2S.queue_dout_new_reg[121]_0 [8]),
        .Q(Q[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\GEN_MM2S.queue_dout_new_reg[121]_0 [9]),
        .Q(Q[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[16] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\GEN_MM2S.queue_dout_new_reg[121]_0 [10]),
        .Q(Q[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[17] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\GEN_MM2S.queue_dout_new_reg[121]_0 [11]),
        .Q(Q[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[18] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\GEN_MM2S.queue_dout_new_reg[121]_0 [12]),
        .Q(Q[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[19] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\GEN_MM2S.queue_dout_new_reg[121]_0 [13]),
        .Q(Q[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[20] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\GEN_MM2S.queue_dout_new_reg[121]_0 [14]),
        .Q(Q[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[21] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\GEN_MM2S.queue_dout_new_reg[121]_0 [15]),
        .Q(Q[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[22] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\GEN_MM2S.queue_dout_new_reg[121]_0 [16]),
        .Q(Q[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[23] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\GEN_MM2S.queue_dout_new_reg[121]_0 [17]),
        .Q(Q[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[24] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\GEN_MM2S.queue_dout_new_reg[121]_0 [18]),
        .Q(Q[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[25] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\GEN_MM2S.queue_dout_new_reg[121]_0 [19]),
        .Q(Q[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[26] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\GEN_MM2S.queue_dout_new_reg[121]_0 [20]),
        .Q(Q[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[27] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\GEN_MM2S.queue_dout_new_reg[121]_0 [21]),
        .Q(Q[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[28] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\GEN_MM2S.queue_dout_new_reg[121]_0 [22]),
        .Q(Q[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[29] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\GEN_MM2S.queue_dout_new_reg[121]_0 [23]),
        .Q(Q[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[30] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\GEN_MM2S.queue_dout_new_reg[121]_0 [24]),
        .Q(Q[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[31] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\GEN_MM2S.queue_dout_new_reg[121]_0 [25]),
        .Q(Q[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\GEN_MM2S.queue_dout_new_reg[121]_0 [0]),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\GEN_MM2S.queue_dout_new_reg[121]_0 [1]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\GEN_MM2S.queue_dout_new_reg[121]_0 [2]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_fetch_update_reg_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_ld_fetch_update_reg),
        .D(\GEN_MM2S.queue_dout_new_reg[121]_0 [3]),
        .Q(Q[3]),
        .R(SR));
  LUT5 #(
    .INIT(32'hFFFF0002)) 
    sig_flush_sg_i_1
       (.I0(sig_shtdwn_sm_state[0]),
        .I1(sig_shtdwn_sm_state[1]),
        .I2(sig_shtdwn_sm_set_cmplt),
        .I3(sig_shtdwn_sm_state[2]),
        .I4(sig_sgcntlr2sg_desc_flush),
        .O(sig_flush_sg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_flush_sg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_flush_sg_i_1_n_0),
        .Q(sig_sgcntlr2sg_desc_flush),
        .R(\GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg ));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sig_ftch_limit_cntr[0]_i_1 
       (.I0(sig_ftch_limit_cntr_reg__0[0]),
        .O(\sig_ftch_limit_cntr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT5 #(
    .INIT(32'h2FD0D02F)) 
    \sig_ftch_limit_cntr[1]_i_1 
       (.I0(sig_sgcntl2sg_updsts_tvalid),
        .I1(sts_queue_full),
        .I2(sig_sgcntl2s2mm_cmd_tvalid),
        .I3(sig_ftch_limit_cntr_reg__0[0]),
        .I4(sig_ftch_limit_cntr_reg__0[1]),
        .O(\sig_ftch_limit_cntr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h59AAAAAAAAAAA655)) 
    \sig_ftch_limit_cntr[2]_i_1 
       (.I0(sig_ftch_limit_cntr_reg__0[2]),
        .I1(sig_sgcntl2sg_updsts_tvalid),
        .I2(sts_queue_full),
        .I3(sig_sgcntl2s2mm_cmd_tvalid),
        .I4(sig_ftch_limit_cntr_reg__0[0]),
        .I5(sig_ftch_limit_cntr_reg__0[1]),
        .O(\sig_ftch_limit_cntr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000FFFFFFFE0000)) 
    \sig_ftch_limit_cntr[3]_i_1 
       (.I0(sig_ftch_limit_cntr_reg__0[0]),
        .I1(sig_ftch_limit_cntr_reg__0[1]),
        .I2(sig_ftch_limit_cntr_reg__0[2]),
        .I3(sig_ftch_limit_cntr_reg__0[3]),
        .I4(sts_queue_wren),
        .I5(sig_sgcntl2s2mm_cmd_tvalid),
        .O(\sig_ftch_limit_cntr[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAA9AAA96AAAAAA9)) 
    \sig_ftch_limit_cntr[3]_i_2 
       (.I0(sig_ftch_limit_cntr_reg__0[3]),
        .I1(sig_ftch_limit_cntr_reg__0[2]),
        .I2(sig_ftch_limit_cntr_reg__0[1]),
        .I3(sig_ftch_limit_cntr_reg__0[0]),
        .I4(sig_sgcntl2s2mm_cmd_tvalid),
        .I5(sts_queue_wren),
        .O(\sig_ftch_limit_cntr[3]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ftch_limit_cntr_reg[0] 
       (.C(m_axi_aclk),
        .CE(\sig_ftch_limit_cntr[3]_i_1_n_0 ),
        .D(\sig_ftch_limit_cntr[0]_i_1_n_0 ),
        .Q(sig_ftch_limit_cntr_reg__0[0]),
        .R(\GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ftch_limit_cntr_reg[1] 
       (.C(m_axi_aclk),
        .CE(\sig_ftch_limit_cntr[3]_i_1_n_0 ),
        .D(\sig_ftch_limit_cntr[1]_i_1_n_0 ),
        .Q(sig_ftch_limit_cntr_reg__0[1]),
        .R(\GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ftch_limit_cntr_reg[2] 
       (.C(m_axi_aclk),
        .CE(\sig_ftch_limit_cntr[3]_i_1_n_0 ),
        .D(\sig_ftch_limit_cntr[2]_i_1_n_0 ),
        .Q(sig_ftch_limit_cntr_reg__0[2]),
        .R(\GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ftch_limit_cntr_reg[3] 
       (.C(m_axi_aclk),
        .CE(\sig_ftch_limit_cntr[3]_i_1_n_0 ),
        .D(\sig_ftch_limit_cntr[3]_i_2_n_0 ),
        .Q(sig_ftch_limit_cntr_reg__0[3]),
        .R(\GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    sig_ftch_sm_set_getdesc_i_1
       (.I0(sig_ftch_sm_state[1]),
        .I1(sig_sgcntl2s2mm_halt),
        .I2(sig_ftch_sm_state[0]),
        .I3(sig_ftch_sm_set_getdesc_i_2_n_0),
        .O(sig_ftch_sm_set_getdesc_ns));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT5 #(
    .INIT(32'hFFFF0004)) 
    sig_ftch_sm_set_getdesc_i_2
       (.I0(sig_ftch_limit_cntr_reg__0[3]),
        .I1(sig_ftch_limit_cntr_reg__0[2]),
        .I2(sig_ftch_limit_cntr_reg__0[1]),
        .I3(sig_ftch_limit_cntr_reg__0[0]),
        .I4(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg ),
        .O(sig_ftch_sm_set_getdesc_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ftch_sm_set_getdesc_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_ftch_sm_set_getdesc_ns),
        .Q(sig_sgcntl2s2mm_cmd_tvalid),
        .R(\GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'h3C2F)) 
    \sig_ftch_sm_state[0]_i_1 
       (.I0(sig_ftch_sm_set_getdesc_i_2_n_0),
        .I1(sig_ftch_sm_state[1]),
        .I2(sig_ftch_sm_state[0]),
        .I3(sig_sgcntl2s2mm_halt),
        .O(sig_ftch_sm_state_ns[0]));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'h585A)) 
    \sig_ftch_sm_state[1]_i_1 
       (.I0(sig_ftch_sm_state[0]),
        .I1(sig_sgcntl2s2mm_halt),
        .I2(sig_ftch_sm_state[1]),
        .I3(sig_ftch_sm_set_getdesc_i_2_n_0),
        .O(sig_ftch_sm_state_ns[1]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ftch_sm_state_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_ftch_sm_state_ns[0]),
        .Q(sig_ftch_sm_state[0]),
        .R(\GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ftch_sm_state_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_ftch_sm_state_ns[1]),
        .Q(sig_ftch_sm_state[1]),
        .R(\GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg ));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sig_ftch_updt_cntr[0]_i_1 
       (.I0(sig_ftch_updt_cntr_reg__0[0]),
        .O(\sig_ftch_updt_cntr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT5 #(
    .INIT(32'h6A669599)) 
    \sig_ftch_updt_cntr[1]_i_1 
       (.I0(sig_ftch_updt_cntr_reg__0[0]),
        .I1(sig_sgcntl2s2mm_cmd_tvalid),
        .I2(sts_queue_full),
        .I3(sig_sgcntl2sg_updsts_tvalid),
        .I4(sig_ftch_updt_cntr_reg__0[1]),
        .O(\sig_ftch_updt_cntr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h2FFFD000FFD0002F)) 
    \sig_ftch_updt_cntr[2]_i_1 
       (.I0(sig_sgcntl2sg_updsts_tvalid),
        .I1(sts_queue_full),
        .I2(sig_sgcntl2s2mm_cmd_tvalid),
        .I3(sig_ftch_updt_cntr_reg__0[0]),
        .I4(sig_ftch_updt_cntr_reg__0[2]),
        .I5(sig_ftch_updt_cntr_reg__0[1]),
        .O(\sig_ftch_updt_cntr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFF7F0080EEFE1101)) 
    \sig_ftch_updt_cntr[3]_i_1 
       (.I0(sig_ftch_updt_cntr_reg__0[0]),
        .I1(sig_ftch_updt_cntr_reg__0[1]),
        .I2(sig_sgcntl2s2mm_cmd_tvalid),
        .I3(sts_queue_wren),
        .I4(sig_ftch_updt_cntr_reg__0[3]),
        .I5(sig_ftch_updt_cntr_reg__0[2]),
        .O(\sig_ftch_updt_cntr[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB4B0)) 
    \sig_ftch_updt_cntr[4]_i_1 
       (.I0(sts_queue_full),
        .I1(sig_sgcntl2sg_updsts_tvalid),
        .I2(sig_sgcntl2s2mm_cmd_tvalid),
        .I3(\cdma_tvect_out[10]_INST_0_i_2_n_0 ),
        .O(\sig_ftch_updt_cntr[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAA9)) 
    \sig_ftch_updt_cntr[4]_i_2 
       (.I0(sig_ftch_updt_cntr_reg__0[4]),
        .I1(sig_ftch_updt_cntr_reg__0[3]),
        .I2(sig_ftch_updt_cntr_reg__0[0]),
        .I3(sig_ftch_updt_cntr_reg__0[1]),
        .I4(\sig_ftch_updt_cntr[4]_i_3_n_0 ),
        .I5(sig_ftch_updt_cntr_reg__0[2]),
        .O(\sig_ftch_updt_cntr[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \sig_ftch_updt_cntr[4]_i_3 
       (.I0(sig_sgcntl2s2mm_cmd_tvalid),
        .I1(sts_queue_full),
        .I2(sig_sgcntl2sg_updsts_tvalid),
        .O(\sig_ftch_updt_cntr[4]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ftch_updt_cntr_reg[0] 
       (.C(m_axi_aclk),
        .CE(\sig_ftch_updt_cntr[4]_i_1_n_0 ),
        .D(\sig_ftch_updt_cntr[0]_i_1_n_0 ),
        .Q(sig_ftch_updt_cntr_reg__0[0]),
        .R(\GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ftch_updt_cntr_reg[1] 
       (.C(m_axi_aclk),
        .CE(\sig_ftch_updt_cntr[4]_i_1_n_0 ),
        .D(\sig_ftch_updt_cntr[1]_i_1_n_0 ),
        .Q(sig_ftch_updt_cntr_reg__0[1]),
        .R(\GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ftch_updt_cntr_reg[2] 
       (.C(m_axi_aclk),
        .CE(\sig_ftch_updt_cntr[4]_i_1_n_0 ),
        .D(\sig_ftch_updt_cntr[2]_i_1_n_0 ),
        .Q(sig_ftch_updt_cntr_reg__0[2]),
        .R(\GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ftch_updt_cntr_reg[3] 
       (.C(m_axi_aclk),
        .CE(\sig_ftch_updt_cntr[4]_i_1_n_0 ),
        .D(\sig_ftch_updt_cntr[3]_i_1_n_0 ),
        .Q(sig_ftch_updt_cntr_reg__0[3]),
        .R(\GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_ftch_updt_cntr_reg[4] 
       (.C(m_axi_aclk),
        .CE(\sig_ftch_updt_cntr[4]_i_1_n_0 ),
        .D(\sig_ftch_updt_cntr[4]_i_2_n_0 ),
        .Q(sig_ftch_updt_cntr_reg__0[4]),
        .R(\GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00118000)) 
    sig_halt_cmplt_reg_i_1__0
       (.I0(sig_shtdwn_sm_state[1]),
        .I1(sig_shtdwn_sm_state[2]),
        .I2(sig_sg2sgcntlr_updt_idle),
        .I3(sig_shtdwn_sm_state[0]),
        .I4(sig_shtdwn_sm_set_cmplt),
        .I5(sig_sgcntl2rst_halt_cmplt),
        .O(sig_halt_cmplt_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_cmplt_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_halt_cmplt_reg_i_1__0_n_0),
        .Q(sig_sgcntl2rst_halt_cmplt),
        .R(\GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00000001)) 
    sig_halt_dm_i_1
       (.I0(sig_halt_request_reg),
        .I1(sig_shtdwn_sm_state[1]),
        .I2(sig_shtdwn_sm_state[0]),
        .I3(sig_shtdwn_sm_set_cmplt),
        .I4(sig_shtdwn_sm_state[2]),
        .I5(sig_sgcntl2s2mm_halt),
        .O(sig_halt_dm_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_dm_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_halt_dm_i_1_n_0),
        .Q(sig_sgcntl2s2mm_halt),
        .R(\GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg ));
  LUT6 #(
    .INIT(64'hFFFFFFFF00004000)) 
    sig_halt_status_i_1
       (.I0(sig_shtdwn_sm_set_cmplt),
        .I1(sig_shtdwn_sm_state[2]),
        .I2(sig_dm_s2mm_halt_cmplt),
        .I3(sig_dm_mm2s_halt_cmplt),
        .I4(sig_halt_status_i_2_n_0),
        .I5(sig_halt_status),
        .O(sig_halt_status_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sig_halt_status_i_2
       (.I0(sig_shtdwn_sm_state[0]),
        .I1(sig_shtdwn_sm_state[1]),
        .O(sig_halt_status_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_status_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_halt_status_i_1_n_0),
        .Q(sig_halt_status),
        .R(\GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg ));
  LUT2 #(
    .INIT(4'hE)) 
    \sig_mm2s_status_reg[6]_i_1__0 
       (.I0(sig_sts_sm_push_updt),
        .I1(\GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg ),
        .O(sig_mm2s_status_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_mm2s_status_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[0]),
        .Q(sig_mm2s_tag[0]),
        .R(sig_mm2s_status_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_mm2s_status_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[1]),
        .Q(sig_mm2s_tag[1]),
        .R(sig_mm2s_status_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_mm2s_status_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[2]),
        .Q(sig_mm2s_tag[2]),
        .R(sig_mm2s_status_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_mm2s_status_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[3]),
        .Q(sig_mm2s_tag[3]),
        .R(sig_mm2s_status_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_mm2s_status_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[4]),
        .Q(sig_mm2s_interr),
        .R(sig_mm2s_status_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_mm2s_status_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[5]),
        .Q(\sig_mm2s_status_reg_reg_n_0_[5] ),
        .R(sig_mm2s_status_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_mm2s_status_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(D[6]),
        .Q(sig_mm2s_slverr),
        .R(sig_mm2s_status_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_s2mm_status_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(\sig_s2mm_status_reg_reg[6]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] [0]),
        .Q(sig_s2mm_tag[0]),
        .R(sig_mm2s_status_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_s2mm_status_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(\sig_s2mm_status_reg_reg[6]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] [1]),
        .Q(sig_s2mm_tag[1]),
        .R(sig_mm2s_status_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_s2mm_status_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(\sig_s2mm_status_reg_reg[6]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] [2]),
        .Q(sig_s2mm_tag[2]),
        .R(sig_mm2s_status_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_s2mm_status_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(\sig_s2mm_status_reg_reg[6]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] [3]),
        .Q(sig_s2mm_tag[3]),
        .R(sig_mm2s_status_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_s2mm_status_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(\sig_s2mm_status_reg_reg[6]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] [4]),
        .Q(sig_s2mm_interr),
        .R(sig_mm2s_status_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_s2mm_status_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(\sig_s2mm_status_reg_reg[6]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] [5]),
        .Q(\sig_s2mm_status_reg_reg_n_0_[5] ),
        .R(sig_mm2s_status_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_s2mm_status_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(\sig_s2mm_status_reg_reg[6]_0 ),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] [6]),
        .Q(sig_s2mm_slverr),
        .R(sig_mm2s_status_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_sg_run_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sg_run_reg_0),
        .Q(\cdma_tvect_out[10] [0]),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h40000022)) 
    sig_shtdwn_sm_set_cmplt_i_1
       (.I0(sig_shtdwn_sm_set_cmplt),
        .I1(sig_shtdwn_sm_state[0]),
        .I2(sig_sg2sgcntlr_updt_idle),
        .I3(sig_shtdwn_sm_state[2]),
        .I4(sig_shtdwn_sm_state[1]),
        .O(sig_shtdwn_sm_set_cmplt_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_shtdwn_sm_set_cmplt_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_shtdwn_sm_set_cmplt_ns),
        .Q(sig_shtdwn_sm_set_cmplt),
        .R(\GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg ));
  LUT4 #(
    .INIT(16'h00E2)) 
    \sig_shtdwn_sm_state[0]_i_1 
       (.I0(\sig_shtdwn_sm_state[0]_i_2_n_0 ),
        .I1(sig_shtdwn_sm_state[2]),
        .I2(\sig_shtdwn_sm_state[0]_i_3_n_0 ),
        .I3(sig_shtdwn_sm_set_cmplt),
        .O(sig_shtdwn_sm_state_ns[0]));
  LUT6 #(
    .INIT(64'hCCC0111DCCCC111D)) 
    \sig_shtdwn_sm_state[0]_i_2 
       (.I0(sig_halt_request_reg),
        .I1(sig_shtdwn_sm_state[1]),
        .I2(sig_ftch_sm_state[1]),
        .I3(sig_ftch_sm_state[0]),
        .I4(sig_shtdwn_sm_state[0]),
        .I5(sig_sg2sgcntlr_ftch_idle),
        .O(\sig_shtdwn_sm_state[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT5 #(
    .INIT(32'hFFFF20E0)) 
    \sig_shtdwn_sm_state[0]_i_3 
       (.I0(sig_dm_status_empty),
        .I1(sig_shtdwn_sm_state[0]),
        .I2(sig_shtdwn_sm_state[1]),
        .I3(sig_sg2sgcntlr_updt_idle),
        .I4(\sig_shtdwn_sm_state[0]_i_4_n_0 ),
        .O(\sig_shtdwn_sm_state[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFF08888)) 
    \sig_shtdwn_sm_state[0]_i_4 
       (.I0(sig_dm_mm2s_halt_cmplt),
        .I1(sig_dm_s2mm_halt_cmplt),
        .I2(sig_sts_sm_state[0]),
        .I3(sig_sts_sm_state[1]),
        .I4(sig_shtdwn_sm_state[0]),
        .I5(sig_shtdwn_sm_state[1]),
        .O(\sig_shtdwn_sm_state[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00000000EEEEEEE0)) 
    \sig_shtdwn_sm_state[1]_i_1 
       (.I0(\sig_shtdwn_sm_state[1]_i_2_n_0 ),
        .I1(\sig_shtdwn_sm_state[2]_i_2_n_0 ),
        .I2(sig_shtdwn_sm_state[2]),
        .I3(sig_shtdwn_sm_state[1]),
        .I4(sig_shtdwn_sm_state[0]),
        .I5(sig_shtdwn_sm_set_cmplt),
        .O(sig_shtdwn_sm_state_ns[1]));
  LUT6 #(
    .INIT(64'h08880888088828A8)) 
    \sig_shtdwn_sm_state[1]_i_2 
       (.I0(sig_shtdwn_sm_state[2]),
        .I1(sig_shtdwn_sm_state[1]),
        .I2(sig_shtdwn_sm_state[0]),
        .I3(sig_sg2sgcntlr_updt_idle),
        .I4(sig_sts_sm_state[1]),
        .I5(sig_sts_sm_state[0]),
        .O(\sig_shtdwn_sm_state[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000007FFF)) 
    \sig_shtdwn_sm_state[2]_i_1 
       (.I0(sig_shtdwn_sm_state[0]),
        .I1(sig_sg2sgcntlr_updt_idle),
        .I2(sig_shtdwn_sm_state[2]),
        .I3(sig_shtdwn_sm_state[1]),
        .I4(sig_shtdwn_sm_set_cmplt),
        .I5(\sig_shtdwn_sm_state[2]_i_2_n_0 ),
        .O(sig_shtdwn_sm_state_ns[2]));
  LUT6 #(
    .INIT(64'h5455555555555555)) 
    \sig_shtdwn_sm_state[2]_i_2 
       (.I0(sig_shtdwn_sm_state[2]),
        .I1(sig_ftch_sm_state[0]),
        .I2(sig_ftch_sm_state[1]),
        .I3(sig_shtdwn_sm_state[0]),
        .I4(sig_sg2sgcntlr_ftch_idle),
        .I5(sig_shtdwn_sm_state[1]),
        .O(\sig_shtdwn_sm_state[2]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_shtdwn_sm_state_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_shtdwn_sm_state_ns[0]),
        .Q(sig_shtdwn_sm_state[0]),
        .R(\GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_shtdwn_sm_state_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_shtdwn_sm_state_ns[1]),
        .Q(sig_shtdwn_sm_state[1]),
        .R(\GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_shtdwn_sm_state_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_shtdwn_sm_state_ns[2]),
        .Q(sig_shtdwn_sm_state[2]),
        .R(\GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg ));
  LUT5 #(
    .INIT(32'h10000000)) 
    sig_sts_sm_pop_mm2s_sts_i_1
       (.I0(sig_sts_sm_state[1]),
        .I1(sig_halt_status),
        .I2(sig_reg2cntlr_sg_mode),
        .I3(sig_dm_mm2s_sts_tvalid),
        .I4(sig_sts_sm_state[0]),
        .O(sig_sts_sm_pop_mm2s_sts_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_sts_sm_pop_mm2s_sts_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sts_sm_pop_mm2s_sts_ns),
        .Q(E),
        .R(\GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT5 #(
    .INIT(32'h00004000)) 
    sig_sts_sm_pop_s2mm_sts_i_1
       (.I0(sig_halt_status),
        .I1(sig_sts_sm_state[1]),
        .I2(sig_reg2cntlr_sg_mode),
        .I3(sig_dm_s2mm_sts_tvalid),
        .I4(sig_sts_sm_state[0]),
        .O(sig_sts_sm_pop_s2mm_sts_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_sts_sm_pop_s2mm_sts_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sts_sm_pop_s2mm_sts_ns),
        .Q(\sig_s2mm_status_reg_reg[6]_0 ),
        .R(\GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg ));
  LUT3 #(
    .INIT(8'h80)) 
    sig_sts_sm_push_updt_i_1
       (.I0(sig_sts_sm_state[1]),
        .I1(sig_dm_status_empty),
        .I2(sig_sts_sm_state[0]),
        .O(sig_sts_sm_push_updt_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_sts_sm_push_updt_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sts_sm_push_updt_i_1_n_0),
        .Q(sig_sts_sm_push_updt),
        .R(\GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg ));
  LUT6 #(
    .INIT(64'h00F0FFF022F322F3)) 
    \sig_sts_sm_state[0]_i_1 
       (.I0(\dmacr_i_reg[3]_0 ),
        .I1(sig_halt_status),
        .I2(\sig_sts_sm_state[0]_i_3_n_0 ),
        .I3(sig_sts_sm_state[0]),
        .I4(sig_dm_status_empty),
        .I5(sig_sts_sm_state[1]),
        .O(\sig_sts_sm_state[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    \sig_sts_sm_state[0]_i_3 
       (.I0(sig_dm_s2mm_sts_tvalid),
        .I1(sig_reg2cntlr_sg_mode),
        .I2(sig_sts_sm_state[1]),
        .I3(sig_halt_status),
        .O(\sig_sts_sm_state[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h000800F0F0F800F0)) 
    \sig_sts_sm_state[1]_i_1 
       (.I0(sig_dm_mm2s_sts_tvalid),
        .I1(sig_reg2cntlr_sg_mode),
        .I2(sig_sts_sm_state[1]),
        .I3(sig_halt_status),
        .I4(sig_sts_sm_state[0]),
        .I5(sig_dm_status_empty),
        .O(\sig_sts_sm_state[1]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sts_sm_state_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_sts_sm_state[0]_i_1_n_0 ),
        .Q(sig_sts_sm_state[0]),
        .R(\GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_sts_sm_state_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_sts_sm_state[1]_i_1_n_0 ),
        .Q(sig_sts_sm_state[1]),
        .R(\GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg ));
  LUT6 #(
    .INIT(64'h0000000000005554)) 
    \sig_updt_filter_cntr[0]_i_1 
       (.I0(sig_updt_filter_cntr[0]),
        .I1(sig_updt_filter_cntr[3]),
        .I2(sig_updt_filter_cntr[2]),
        .I3(sig_updt_filter_cntr[1]),
        .I4(sts_queue_wren),
        .I5(\GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg ),
        .O(\sig_updt_filter_cntr[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000009998)) 
    \sig_updt_filter_cntr[1]_i_1 
       (.I0(sig_updt_filter_cntr[1]),
        .I1(sig_updt_filter_cntr[0]),
        .I2(sig_updt_filter_cntr[2]),
        .I3(sig_updt_filter_cntr[3]),
        .I4(sts_queue_wren),
        .I5(\GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg ),
        .O(\sig_updt_filter_cntr[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000E1E0)) 
    \sig_updt_filter_cntr[2]_i_1 
       (.I0(sig_updt_filter_cntr[1]),
        .I1(sig_updt_filter_cntr[0]),
        .I2(sig_updt_filter_cntr[2]),
        .I3(sig_updt_filter_cntr[3]),
        .I4(sts_queue_wren),
        .I5(\GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg ),
        .O(\sig_updt_filter_cntr[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFE00FFFFFE00FE00)) 
    \sig_updt_filter_cntr[3]_i_1 
       (.I0(sig_updt_filter_cntr[1]),
        .I1(sig_updt_filter_cntr[0]),
        .I2(sig_updt_filter_cntr[2]),
        .I3(sig_updt_filter_cntr[3]),
        .I4(sts_queue_full),
        .I5(sig_sgcntl2sg_updsts_tvalid),
        .O(\sig_updt_filter_cntr[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_updt_filter_cntr_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_updt_filter_cntr[0]_i_1_n_0 ),
        .Q(sig_updt_filter_cntr[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_updt_filter_cntr_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_updt_filter_cntr[1]_i_1_n_0 ),
        .Q(sig_updt_filter_cntr[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_updt_filter_cntr_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_updt_filter_cntr[2]_i_1_n_0 ),
        .Q(sig_updt_filter_cntr[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_updt_filter_cntr_reg[3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_updt_filter_cntr[3]_i_1_n_0 ),
        .Q(sig_updt_filter_cntr[3]),
        .R(\GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg ));
endmodule

(* ORIG_REF_NAME = "axi_cdma_sg_wrap" *) 
module system_axi_cdma_0_0_axi_cdma_sg_wrap
   (\cdma_tvect_out_13__s_port_] ,
    \m_axi_sg_wstrb[0] ,
    \cdma_tvect_out[18] ,
    axi_cdma_tstvec,
    s_axi_lite_wready,
    s_axi_lite_arready,
    s_axi_lite_rvalid,
    cdma_tvect_out,
    s_axi_lite_rdata,
    cdma_introut,
    m_axi_sg_araddr,
    m_axi_sg_arburst,
    m_axi_sg_arvalid,
    m_axi_sg_rready,
    m_axi_sg_awaddr,
    m_axi_sg_awsize,
    m_axi_sg_awvalid,
    m_axi_sg_arlen,
    m_axi_wvalid,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_arburst,
    m_axi_arvalid,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_awburst,
    m_axi_awvalid,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_wlast,
    m_axi_sg_bready,
    m_axi_sg_wvalid,
    m_axi_sg_wlast,
    m_axi_rready,
    m_axi_bready,
    m_axi_sg_wdata,
    s_axi_lite_bvalid,
    m_axi_sg_wready,
    m_axi_sg_rlast,
    m_axi_sg_rvalid,
    m_axi_sg_arready,
    m_axi_sg_awready,
    m_axi_arready,
    m_axi_awready,
    s_axi_lite_awaddr,
    m_axi_rlast,
    m_axi_aclk,
    s_axi_lite_aclk,
    s_axi_lite_wdata,
    s_axi_lite_awvalid,
    s_axi_lite_wvalid,
    s_axi_lite_arvalid,
    s_axi_lite_araddr,
    m_axi_sg_rdata,
    m_axi_sg_bresp,
    m_axi_bresp,
    m_axi_rdata,
    s_axi_lite_aresetn,
    m_axi_sg_bvalid,
    m_axi_wready,
    m_axi_rvalid,
    m_axi_rresp,
    m_axi_bvalid,
    s_axi_lite_rready,
    s_axi_lite_bready,
    m_axi_sg_rresp);
  output \cdma_tvect_out_13__s_port_] ;
  output \m_axi_sg_wstrb[0] ;
  output \cdma_tvect_out[18] ;
  output [3:0]axi_cdma_tstvec;
  output s_axi_lite_wready;
  output s_axi_lite_arready;
  output s_axi_lite_rvalid;
  output [17:0]cdma_tvect_out;
  output [31:0]s_axi_lite_rdata;
  output cdma_introut;
  output [25:0]m_axi_sg_araddr;
  output [0:0]m_axi_sg_arburst;
  output m_axi_sg_arvalid;
  output m_axi_sg_rready;
  output [27:0]m_axi_sg_awaddr;
  output [0:0]m_axi_sg_awsize;
  output m_axi_sg_awvalid;
  output [0:0]m_axi_sg_arlen;
  output m_axi_wvalid;
  output [31:0]m_axi_araddr;
  output [2:0]m_axi_arlen;
  output [1:0]m_axi_arsize;
  output [0:0]m_axi_arburst;
  output m_axi_arvalid;
  output [31:0]m_axi_awaddr;
  output [2:0]m_axi_awlen;
  output [1:0]m_axi_awsize;
  output [0:0]m_axi_awburst;
  output m_axi_awvalid;
  output [63:0]m_axi_wdata;
  output [7:0]m_axi_wstrb;
  output m_axi_wlast;
  output m_axi_sg_bready;
  output m_axi_sg_wvalid;
  output m_axi_sg_wlast;
  output m_axi_rready;
  output m_axi_bready;
  output [3:0]m_axi_sg_wdata;
  output s_axi_lite_bvalid;
  input m_axi_sg_wready;
  input m_axi_sg_rlast;
  input m_axi_sg_rvalid;
  input m_axi_sg_arready;
  input m_axi_sg_awready;
  input m_axi_arready;
  input m_axi_awready;
  input [3:0]s_axi_lite_awaddr;
  input m_axi_rlast;
  input m_axi_aclk;
  input s_axi_lite_aclk;
  input [31:0]s_axi_lite_wdata;
  input s_axi_lite_awvalid;
  input s_axi_lite_wvalid;
  input s_axi_lite_arvalid;
  input [3:0]s_axi_lite_araddr;
  input [31:0]m_axi_sg_rdata;
  input [1:0]m_axi_sg_bresp;
  input [1:0]m_axi_bresp;
  input [63:0]m_axi_rdata;
  input s_axi_lite_aresetn;
  input m_axi_sg_bvalid;
  input m_axi_wready;
  input m_axi_rvalid;
  input [1:0]m_axi_rresp;
  input m_axi_bvalid;
  input s_axi_lite_rready;
  input s_axi_lite_bready;
  input [1:0]m_axi_sg_rresp;

  wire \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/ptr_queue_wren ;
  wire \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts_queue_wren ;
  wire \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_cnt_en ;
  wire \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_4_out ;
  wire \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_7_out ;
  wire \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request ;
  wire \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/p_0_out ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_data2all_tlast_error ;
  wire \I_AXI_LITE/arvalid_d10 ;
  wire \I_AXI_LITE/p_0_out ;
  wire \I_AXI_LITE/p_1_out ;
  wire \I_AXI_LITE/rdy ;
  wire \I_AXI_LITE/rst_rvalid_re ;
  wire I_DATAMOVER_n_15;
  wire I_DATAMOVER_n_16;
  wire I_DATAMOVER_n_22;
  wire I_DATAMOVER_n_23;
  wire I_DATAMOVER_n_24;
  wire I_DATAMOVER_n_25;
  wire I_DATAMOVER_n_26;
  wire I_DATAMOVER_n_27;
  wire I_DATAMOVER_n_28;
  wire \I_GEN_IDLE_CLR/sig_pulse_trigger ;
  wire \I_GEN_IDLE_CLR/sig_to_edge_detect_reg ;
  wire \I_GEN_SG_IDLE_RISE/sig_pulse_trigger ;
  wire \I_GEN_SG_IDLE_RISE/sig_to_edge_detect_reg ;
  wire I_HYBRID_REG_MODULE_n_11;
  wire I_HYBRID_REG_MODULE_n_12;
  wire I_HYBRID_REG_MODULE_n_127;
  wire I_HYBRID_REG_MODULE_n_13;
  wire I_HYBRID_REG_MODULE_n_130;
  wire I_HYBRID_REG_MODULE_n_131;
  wire I_HYBRID_REG_MODULE_n_132;
  wire I_HYBRID_REG_MODULE_n_133;
  wire I_HYBRID_REG_MODULE_n_136;
  wire I_HYBRID_REG_MODULE_n_137;
  wire I_HYBRID_REG_MODULE_n_138;
  wire I_HYBRID_REG_MODULE_n_139;
  wire I_HYBRID_REG_MODULE_n_14;
  wire I_HYBRID_REG_MODULE_n_140;
  wire I_HYBRID_REG_MODULE_n_141;
  wire I_HYBRID_REG_MODULE_n_142;
  wire I_HYBRID_REG_MODULE_n_15;
  wire I_HYBRID_REG_MODULE_n_171;
  wire I_HYBRID_REG_MODULE_n_172;
  wire I_HYBRID_REG_MODULE_n_18;
  wire I_HYBRID_REG_MODULE_n_19;
  wire \I_REGISTER_BLOCK/dly_irq0 ;
  wire \I_REGISTER_BLOCK/sg_ftch_error ;
  wire \I_REGISTER_BLOCK/sg_ftch_error0 ;
  wire \I_REGISTER_BLOCK/sg_updt_error ;
  wire \I_REGISTER_BLOCK/sig_dma_go0 ;
  wire I_RST_MODULE_n_10;
  wire I_RST_MODULE_n_11;
  wire I_RST_MODULE_n_12;
  wire I_RST_MODULE_n_13;
  wire I_RST_MODULE_n_14;
  wire I_RST_MODULE_n_22;
  wire I_RST_MODULE_n_23;
  wire I_RST_MODULE_n_28;
  wire I_RST_MODULE_n_29;
  wire I_RST_MODULE_n_7;
  wire I_RST_MODULE_n_8;
  wire I_RST_MODULE_n_9;
  wire \I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ;
  wire \I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_done ;
  wire \I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ;
  wire \I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_done ;
  wire \I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_done ;
  wire \I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_done ;
  wire I_SG_CNTLR_n_19;
  wire I_SG_CNTLR_n_25;
  wire I_SG_CNTLR_n_26;
  wire I_SG_CNTLR_n_27;
  wire I_SG_ENGINE_n_203;
  wire I_SG_ENGINE_n_253;
  wire I_SG_ENGINE_n_254;
  wire I_SG_ENGINE_n_255;
  wire I_SG_ENGINE_n_63;
  wire I_SG_ENGINE_n_64;
  wire I_SG_ENGINE_n_65;
  wire I_SG_ENGINE_n_66;
  wire I_SG_ENGINE_n_67;
  wire I_SG_ENGINE_n_68;
  wire I_SG_ENGINE_n_69;
  wire I_SG_ENGINE_n_70;
  wire I_SG_ENGINE_n_71;
  wire I_SG_ENGINE_n_72;
  wire I_SG_ENGINE_n_73;
  wire I_SG_ENGINE_n_74;
  wire I_SG_ENGINE_n_75;
  wire I_SG_ENGINE_n_76;
  wire I_SG_ENGINE_n_77;
  wire I_SG_ENGINE_n_78;
  wire I_SG_ENGINE_n_79;
  wire I_SG_ENGINE_n_80;
  wire I_SG_ENGINE_n_81;
  wire I_SG_ENGINE_n_82;
  wire I_SG_ENGINE_n_83;
  wire I_SG_ENGINE_n_84;
  wire I_SG_ENGINE_n_85;
  wire I_SG_ENGINE_n_86;
  wire I_SG_ENGINE_n_87;
  wire I_SG_ENGINE_n_88;
  wire \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_rden_new ;
  wire \I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_sinit ;
  wire I_SIMPLE_DMA_CNTLR_n_12;
  wire I_SIMPLE_DMA_CNTLR_n_13;
  wire \I_SOFT_RST_POS_EDGE_DTCT/sig_pulse_trigger ;
  wire \I_SOFT_RST_POS_EDGE_DTCT/sig_to_edge_detect_reg ;
  wire [3:0]axi_cdma_tstvec;
  wire cdma_introut;
  wire [17:0]cdma_tvect_out;
  wire \cdma_tvect_out[18] ;
  wire cdma_tvect_out_13__s_net_1;
  wire [29:6]ch1_fetch_address_i;
  wire ch1_ftch_queue_empty;
  wire dma_cyclic;
  wire m_axi_aclk;
  wire [31:0]m_axi_araddr;
  wire [0:0]m_axi_arburst;
  wire [2:0]m_axi_arlen;
  wire m_axi_arready;
  wire [1:0]m_axi_arsize;
  wire m_axi_arvalid;
  wire [31:0]m_axi_awaddr;
  wire [0:0]m_axi_awburst;
  wire [2:0]m_axi_awlen;
  wire m_axi_awready;
  wire [1:0]m_axi_awsize;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [63:0]m_axi_rdata;
  wire m_axi_rlast;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire [25:0]m_axi_sg_araddr;
  wire [0:0]m_axi_sg_arburst;
  wire [0:0]m_axi_sg_arlen;
  wire m_axi_sg_arready;
  wire m_axi_sg_arvalid;
  wire [27:0]m_axi_sg_awaddr;
  wire m_axi_sg_awready;
  wire [0:0]m_axi_sg_awsize;
  wire m_axi_sg_awvalid;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire [31:0]m_axi_sg_rdata;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rready;
  wire [1:0]m_axi_sg_rresp;
  wire m_axi_sg_rvalid;
  wire [3:0]m_axi_sg_wdata;
  wire m_axi_sg_wlast;
  wire m_axi_sg_wready;
  wire \m_axi_sg_wstrb[0] ;
  wire m_axi_sg_wvalid;
  wire [63:0]m_axi_wdata;
  wire m_axi_wlast;
  wire m_axi_wready;
  wire [7:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire p_0_in;
  wire ptr_queue_full;
  wire s_axi_lite_aclk;
  wire [3:0]s_axi_lite_araddr;
  wire s_axi_lite_aresetn;
  wire s_axi_lite_arready;
  wire s_axi_lite_arvalid;
  wire [3:0]s_axi_lite_awaddr;
  wire s_axi_lite_awvalid;
  wire s_axi_lite_bready;
  wire s_axi_lite_bvalid;
  wire [31:0]s_axi_lite_rdata;
  wire s_axi_lite_rready;
  wire s_axi_lite_rvalid;
  wire [31:0]s_axi_lite_wdata;
  wire s_axi_lite_wready;
  wire s_axi_lite_wvalid;
  wire [3:0]sig_cmd_tag_cntr_reg;
  wire [23:23]sig_cntl2mm2s_cmd_tdata;
  wire sig_cntl2mm2s_sts_tready;
  wire [23:23]sig_cntl2s2mm_cmd_tdata;
  wire sig_cntl2s2mm_cmd_tvalid;
  wire sig_cntl2s2mm_sts_tready;
  wire sig_cntlr2rst_halt_cmplt;
  wire [67:0]sig_dm_mm2s_cmd_tdata;
  wire sig_dm_mm2s_err;
  wire sig_dm_mm2s_halt_cmplt;
  wire [6:0]sig_dm_mm2s_sts_tdata;
  wire sig_dm_mm2s_sts_tvalid;
  wire [63:32]sig_dm_s2mm_cmd_tdata;
  wire sig_dm_s2mm_halt_cmplt;
  wire [6:0]sig_dm_s2mm_sts_tdata;
  wire sig_dm_s2mm_sts_tvalid;
  wire sig_fetch_update_empty;
  wire sig_halt_request0;
  wire sig_mm2s2cntl_sts_tvalid;
  wire sig_mm2s_interr;
  wire sig_mm2s_status_reg0;
  wire sig_reg2cntlr_sg_mode;
  wire sig_reg2rst_soft_reset;
  wire [31:6]sig_reg2sg_curdesc;
  wire [31:16]sig_reg2sg_dmacr;
  wire sig_reg2sg_irqdelay_wren;
  wire sig_reg2sg_irqthresh_wren;
  wire [31:30]sig_reg2sg_taildesc;
  wire sig_reg2sg_tailpntr_updated;
  wire sig_rst2cntlr_reset;
  wire sig_rst2dm_resetn;
  wire sig_rst2lite_bside_reset;
  wire sig_rst2reg_reset;
  wire sig_rst2reg_soft_reset_clr;
  wire sig_rst2s2mm_halt;
  wire sig_rst2sg_resetn;
  wire sig_rst2sgcntlr_reset;
  wire sig_s2mm2cntl_sts_tvalid;
  wire sig_s2mm_interr;
  wire sig_s_h_halt_reg;
  wire [7:0]sig_sg2reg_irqdelay_status;
  wire [7:0]sig_sg2reg_irqthresh_status;
  wire sig_sg2sgcntlr_ftch_idle;
  wire [127:0]sig_sg2sgcntlr_ftch_tdata_new;
  wire sig_sg2sgcntlr_updt_idle;
  wire sig_sgcntl2reg_idle_clr;
  wire sig_sgcntl2rst_halt_cmplt;
  wire sig_sgcntl2s2mm_cmd_tvalid;
  wire sig_sgcntl2s2mm_halt;
  wire [31:6]sig_sgcntl2sg_updptr_tdata;
  wire sig_sgcntl2sg_updptr_tlast;
  wire [30:28]sig_sgcntl2sg_updsts_tdata;
  wire sig_sgcntl2sg_updsts_tvalid;
  wire sig_sgcntlr2sg_desc_flush;
  wire sig_shtdwn_sm_set_cmplt;
  wire sig_shutdown_idle;
  wire sig_sm_state0;
  wire sig_sm_state_ns1;
  wire sig_sts_sm_pop_mm2s_sts;
  wire sig_sts_sm_pop_s2mm_sts;
  wire sts_queue_full;

  assign \cdma_tvect_out_13__s_port_]  = cdma_tvect_out_13__s_net_1;
  system_axi_cdma_0_0_axi_datamover I_DATAMOVER
       (.D({sig_dm_mm2s_cmd_tdata[67:64],sig_dm_s2mm_cmd_tdata,sig_cntl2s2mm_cmd_tdata,sig_dm_mm2s_cmd_tdata[22:0]}),
        .E(sig_sts_sm_pop_mm2s_sts),
        .\FSM_sequential_sig_sm_state_reg[2] (I_DATAMOVER_n_15),
        .\GEN_MM2S.queue_dout_new_reg[31] ({sig_dm_mm2s_cmd_tdata[63:32],sig_cntl2mm2s_cmd_tdata}),
        .Q(sig_dm_mm2s_sts_tdata),
        .cdma_tvect_out(cdma_tvect_out[0]),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arburst(m_axi_arburst),
        .m_axi_arlen(m_axi_arlen),
        .m_axi_arready(m_axi_arready),
        .m_axi_arsize(m_axi_arsize),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_awaddr(m_axi_awaddr),
        .m_axi_awburst(m_axi_awburst),
        .m_axi_awlen(m_axi_awlen),
        .m_axi_awready(m_axi_awready),
        .m_axi_awsize(m_axi_awsize),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rlast(m_axi_rlast),
        .m_axi_rready(m_axi_rready),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wdata(m_axi_wdata),
        .m_axi_wlast(m_axi_wlast),
        .m_axi_wready(m_axi_wready),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wvalid(m_axi_wvalid),
        .p_0_out(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/p_0_out ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(\m_axi_sg_wstrb[0] ),
        .sig_cntl2mm2s_sts_tready(sig_cntl2mm2s_sts_tready),
        .sig_cntl2s2mm_cmd_tvalid(sig_cntl2s2mm_cmd_tvalid),
        .sig_cntl2s2mm_sts_tready(sig_cntl2s2mm_sts_tready),
        .sig_cntlr2rst_halt_cmplt(sig_cntlr2rst_halt_cmplt),
        .sig_data2all_tlast_error(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_data2all_tlast_error ),
        .sig_dm_mm2s_err(sig_dm_mm2s_err),
        .sig_dm_mm2s_halt_cmplt(sig_dm_mm2s_halt_cmplt),
        .sig_dm_mm2s_sts_tvalid(sig_dm_mm2s_sts_tvalid),
        .sig_dm_s2mm_halt_cmplt(sig_dm_s2mm_halt_cmplt),
        .sig_dm_s2mm_sts_tvalid(sig_dm_s2mm_sts_tvalid),
        .sig_fetch_update_empty(sig_fetch_update_empty),
        .sig_ftch_sm_set_getdesc_reg(I_DATAMOVER_n_16),
        .sig_halt_cmplt_reg(I_DATAMOVER_n_22),
        .sig_halt_request0(sig_halt_request0),
        .sig_halt_request_reg(I_RST_MODULE_n_29),
        .sig_halt_request_reg_0(I_RST_MODULE_n_28),
        .sig_init_done(\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_done ),
        .sig_init_done_0(\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ),
        .sig_init_done_1(\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_done ),
        .sig_init_done_2(\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ),
        .sig_init_done_3(\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_done ),
        .sig_init_done_4(\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_done ),
        .sig_init_done_reg(I_DATAMOVER_n_23),
        .sig_init_done_reg_0(I_DATAMOVER_n_24),
        .sig_init_done_reg_1(I_DATAMOVER_n_25),
        .sig_init_done_reg_2(I_DATAMOVER_n_26),
        .sig_init_done_reg_3(I_DATAMOVER_n_27),
        .sig_init_done_reg_4(I_DATAMOVER_n_28),
        .sig_mm2s2cntl_sts_tvalid(sig_mm2s2cntl_sts_tvalid),
        .sig_mm2s_interr(sig_mm2s_interr),
        .sig_reg2cntlr_sg_mode(sig_reg2cntlr_sg_mode),
        .sig_rst2all_stop_request(\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request ),
        .sig_rst2s2mm_halt(sig_rst2s2mm_halt),
        .sig_s2mm2cntl_sts_tvalid(sig_s2mm2cntl_sts_tvalid),
        .sig_s2mm_interr(sig_s2mm_interr),
        .\sig_s2mm_status_reg_reg[6] (sig_dm_s2mm_sts_tdata),
        .sig_s_h_halt_reg(sig_s_h_halt_reg),
        .sig_sgcntl2rst_halt_cmplt(sig_sgcntl2rst_halt_cmplt),
        .sig_sgcntl2s2mm_cmd_tvalid(sig_sgcntl2s2mm_cmd_tvalid),
        .sig_sgcntl2s2mm_halt(sig_sgcntl2s2mm_halt),
        .sig_sm_pop_mm2s_sts_reg(I_SG_CNTLR_n_25),
        .sig_sm_pop_s2mm_sts_reg(I_SG_CNTLR_n_26),
        .sig_sm_state_ns1(sig_sm_state_ns1),
        .sig_stream_rst(\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst ),
        .sig_sts_sm_pop_s2mm_sts_reg(sig_sts_sm_pop_s2mm_sts));
  system_axi_cdma_0_0_axi_cdma_reg_module I_HYBRID_REG_MODULE
       (.D({sig_dm_mm2s_cmd_tdata[67:64],sig_dm_s2mm_cmd_tdata,sig_cntl2s2mm_cmd_tdata,sig_dm_mm2s_cmd_tdata[22:0]}),
        .\DO_MULTI_CLK_PULSE.DO_SHIF_REG[2].sig_shift_reg_reg[2] (sig_rst2reg_soft_reset_clr),
        .\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg (I_SG_CNTLR_n_19),
        .\GEN_AXI_LITE_SYNC2AXI.sig_composite_reg_reset_reg (I_RST_MODULE_n_23),
        .\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg (sig_rst2sg_resetn),
        .\GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg (sig_rst2sgcntlr_reset),
        .\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg (sig_rst2lite_bside_reset),
        .\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_0 (I_RST_MODULE_n_14),
        .\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_1 (I_RST_MODULE_n_13),
        .\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_2 (I_RST_MODULE_n_12),
        .\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_3 (I_RST_MODULE_n_11),
        .\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_4 (I_RST_MODULE_n_10),
        .\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_5 (I_RST_MODULE_n_9),
        .\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_6 (I_RST_MODULE_n_8),
        .\GEN_AXI_LITE_SYNC2AXI.sig_lite_bside_hw_reset_reg_reg_7 (\I_AXI_LITE/rst_rvalid_re ),
        .\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg (I_SG_ENGINE_n_255),
        .\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg (I_SG_ENGINE_n_253),
        .\GEN_CH1_FETCH.ch1_ftch_slverr_set_reg (I_SG_ENGINE_n_254),
        .\GEN_CH1_UPDATE.ch1_dma_interr_set_reg ({cdma_tvect_out[15],cdma_tvect_out[7:6],cdma_tvect_out[4:3]}),
        .\GEN_CH1_UPDATE.ch1_updt_decerr_set_reg (cdma_tvect_out[14]),
        .\GEN_CH1_UPDATE.ch1_updt_interr_set_reg (cdma_tvect_out[12]),
        .\GEN_CH1_UPDATE.ch1_updt_slverr_set_reg (cdma_tvect_out[13]),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg (I_HYBRID_REG_MODULE_n_130),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] (I_HYBRID_REG_MODULE_n_18),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_0 (I_HYBRID_REG_MODULE_n_19),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7]_1 (sig_sg2reg_irqdelay_status),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg (I_HYBRID_REG_MODULE_n_131),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg_0 (axi_cdma_tstvec[3]),
        .\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] (sig_sg2reg_irqthresh_status),
        .\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[29] (ch1_fetch_address_i),
        .\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg ({I_HYBRID_REG_MODULE_n_136,I_HYBRID_REG_MODULE_n_137,I_HYBRID_REG_MODULE_n_138,I_HYBRID_REG_MODULE_n_139}),
        .\GEN_PNTR_FOR_CH1.ch1_sg_idle_reg_0 ({I_HYBRID_REG_MODULE_n_140,I_HYBRID_REG_MODULE_n_141}),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[31] (sig_reg2sg_taildesc),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[31]_0 (sig_reg2sg_curdesc),
        .Q(sig_sg2sgcntlr_ftch_tdata_new[86:0]),
        .S({I_HYBRID_REG_MODULE_n_132,I_HYBRID_REG_MODULE_n_133}),
        .SR(\I_REGISTER_BLOCK/dly_irq0 ),
        .SS(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_4_out ),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] ({sig_dm_mm2s_cmd_tdata[63:32],sig_cntl2mm2s_cmd_tdata}),
        .arvalid_d10(\I_AXI_LITE/arvalid_d10 ),
        .axi_cdma_tstvec(axi_cdma_tstvec[2]),
        .cdma_introut(cdma_introut),
        .cdma_tvect_out(cdma_tvect_out[0]),
        .dma_cyclic(dma_cyclic),
        .\dmacr_i_reg[23] (I_HYBRID_REG_MODULE_n_171),
        .error_d1_reg(I_HYBRID_REG_MODULE_n_13),
        .error_d1_reg_0(I_HYBRID_REG_MODULE_n_14),
        .error_d1_reg_1(I_HYBRID_REG_MODULE_n_15),
        .\ftch_error_addr_reg[31] ({I_SG_ENGINE_n_63,I_SG_ENGINE_n_64,I_SG_ENGINE_n_65,I_SG_ENGINE_n_66,I_SG_ENGINE_n_67,I_SG_ENGINE_n_68,I_SG_ENGINE_n_69,I_SG_ENGINE_n_70,I_SG_ENGINE_n_71,I_SG_ENGINE_n_72,I_SG_ENGINE_n_73,I_SG_ENGINE_n_74,I_SG_ENGINE_n_75,I_SG_ENGINE_n_76,I_SG_ENGINE_n_77,I_SG_ENGINE_n_78,I_SG_ENGINE_n_79,I_SG_ENGINE_n_80,I_SG_ENGINE_n_81,I_SG_ENGINE_n_82,I_SG_ENGINE_n_83,I_SG_ENGINE_n_84,I_SG_ENGINE_n_85,I_SG_ENGINE_n_86,I_SG_ENGINE_n_87,I_SG_ENGINE_n_88}),
        .irqdelay_wren_reg({sig_reg2sg_dmacr[31],sig_reg2sg_dmacr[29:28],sig_reg2sg_dmacr[26:25],sig_reg2sg_dmacr[23:16]}),
        .m_axi_aclk(m_axi_aclk),
        .out(sig_rst2reg_reset),
        .p_0_out(\I_AXI_LITE/p_0_out ),
        .p_1_out(\I_AXI_LITE/p_1_out ),
        .p_7_out(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_7_out ),
        .rdy(\I_AXI_LITE/rdy ),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_araddr(s_axi_lite_araddr),
        .s_axi_lite_arready(s_axi_lite_arready),
        .s_axi_lite_arvalid(s_axi_lite_arvalid),
        .s_axi_lite_awvalid(s_axi_lite_awvalid),
        .s_axi_lite_bready(s_axi_lite_bready),
        .s_axi_lite_bvalid(s_axi_lite_bvalid),
        .s_axi_lite_rdata(s_axi_lite_rdata),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_rvalid(s_axi_lite_rvalid),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .s_axi_lite_wready(s_axi_lite_wready),
        .s_axi_lite_wvalid(s_axi_lite_wvalid),
        .sg_ftch_error(\I_REGISTER_BLOCK/sg_ftch_error ),
        .sg_ftch_error0(\I_REGISTER_BLOCK/sg_ftch_error0 ),
        .sg_updt_error(\I_REGISTER_BLOCK/sg_updt_error ),
        .sg_updt_error_reg(I_HYBRID_REG_MODULE_n_11),
        .sg_updt_error_reg_0(I_HYBRID_REG_MODULE_n_12),
        .sig_cmd_tag_cntr_reg(sig_cmd_tag_cntr_reg),
        .\sig_cmd_tag_cntr_reg_3__s_port_] (I_HYBRID_REG_MODULE_n_127),
        .sig_dm_mm2s_sts_tvalid(sig_dm_mm2s_sts_tvalid),
        .sig_dma_go0(\I_REGISTER_BLOCK/sig_dma_go0 ),
        .\sig_mm2s_status_reg_reg[5] (I_SIMPLE_DMA_CNTLR_n_13),
        .\sig_mm2s_status_reg_reg[6] (I_SIMPLE_DMA_CNTLR_n_12),
        .sig_pulse_trigger(\I_GEN_IDLE_CLR/sig_pulse_trigger ),
        .sig_pulse_trigger_0(\I_SOFT_RST_POS_EDGE_DTCT/sig_pulse_trigger ),
        .sig_reg2cntlr_sg_mode(sig_reg2cntlr_sg_mode),
        .sig_reg2rst_soft_reset(sig_reg2rst_soft_reset),
        .sig_reg2sg_irqdelay_wren(sig_reg2sg_irqdelay_wren),
        .sig_reg2sg_irqthresh_wren(sig_reg2sg_irqthresh_wren),
        .sig_reg2sg_tailpntr_updated(sig_reg2sg_tailpntr_updated),
        .sig_sg_run_reg(I_HYBRID_REG_MODULE_n_172),
        .sig_sgcntl2s2mm_cmd_tvalid(sig_sgcntl2s2mm_cmd_tvalid),
        .sig_sm_set_idle_reg(axi_cdma_tstvec[0]),
        .\sig_sts_sm_state_reg[0] (I_HYBRID_REG_MODULE_n_142),
        .sig_to_edge_detect_reg(\I_GEN_IDLE_CLR/sig_to_edge_detect_reg ),
        .sig_to_edge_detect_reg_1(\I_SOFT_RST_POS_EDGE_DTCT/sig_to_edge_detect_reg ));
  system_axi_cdma_0_0_axi_cdma_reset I_RST_MODULE
       (.\CURRENT_BD_32.current_bd_reg[31] (I_RST_MODULE_n_22),
        .\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg (sig_rst2sgcntlr_reset),
        .\GEN_SYNC_READ.s_axi_lite_rdata_reg[0] (\I_AXI_LITE/rst_rvalid_re ),
        .\GEN_SYNC_READ.s_axi_lite_rvalid_i_reg (s_axi_lite_rvalid),
        .\GEN_SYNC_WRITE.axi2ip_wrce_reg[0] (I_RST_MODULE_n_8),
        .\GEN_SYNC_WRITE.axi2ip_wrce_reg[0]_0 (I_HYBRID_REG_MODULE_n_171),
        .\GEN_SYNC_WRITE.axi2ip_wrce_reg[10] (I_RST_MODULE_n_14),
        .\GEN_SYNC_WRITE.axi2ip_wrce_reg[1] (I_RST_MODULE_n_9),
        .\GEN_SYNC_WRITE.axi2ip_wrce_reg[2] (I_RST_MODULE_n_10),
        .\GEN_SYNC_WRITE.axi2ip_wrce_reg[4] (I_RST_MODULE_n_11),
        .\GEN_SYNC_WRITE.axi2ip_wrce_reg[6] (I_RST_MODULE_n_12),
        .\GEN_SYNC_WRITE.axi2ip_wrce_reg[8] (I_RST_MODULE_n_13),
        .\GEN_SYNC_WRITE.bvalid_i_reg (s_axi_lite_bvalid),
        .Q(sig_rst2reg_soft_reset_clr),
        .SR(\I_REGISTER_BLOCK/dly_irq0 ),
        .SS(I_RST_MODULE_n_7),
        .arvalid_d10(\I_AXI_LITE/arvalid_d10 ),
        .axi_cdma_tstvec(axi_cdma_tstvec[1:0]),
        .\dmacr_i_reg[23] (I_RST_MODULE_n_23),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .m_axis_ftch_sts_tready_reg(sig_rst2sg_resetn),
        .out(sig_rst2lite_bside_reset),
        .p_0_out(\I_AXI_LITE/p_0_out ),
        .p_1_out(\I_AXI_LITE/p_1_out ),
        .ptr_queue_full(ptr_queue_full),
        .rdy(\I_AXI_LITE/rdy ),
        .s_axi_lite_aclk(s_axi_lite_aclk),
        .s_axi_lite_aresetn(s_axi_lite_aresetn),
        .s_axi_lite_awaddr(s_axi_lite_awaddr),
        .s_axi_lite_rready(s_axi_lite_rready),
        .s_axi_lite_wdata(s_axi_lite_wdata[20:18]),
        .sg_ftch_error_reg(sig_rst2reg_reset),
        .sig_dma_go0(\I_REGISTER_BLOCK/sig_dma_go0 ),
        .\sig_fetch_update_reg_reg[31] (p_0_in),
        .sig_halt_cmplt_reg_reg(sig_rst2cntlr_reset),
        .sig_halt_cmplt_reg_reg_0(I_DATAMOVER_n_22),
        .sig_halt_request0(sig_halt_request0),
        .sig_mm2s_status_reg0(sig_mm2s_status_reg0),
        .sig_pulse_trigger(\I_SOFT_RST_POS_EDGE_DTCT/sig_pulse_trigger ),
        .sig_reg2cntlr_sg_mode(sig_reg2cntlr_sg_mode),
        .sig_reg2rst_soft_reset(sig_reg2rst_soft_reset),
        .sig_rst2all_stop_request(\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_rst2all_stop_request ),
        .sig_rst2dm_resetn(sig_rst2dm_resetn),
        .sig_rst2s2mm_halt(sig_rst2s2mm_halt),
        .sig_s_h_halt_reg(sig_s_h_halt_reg),
        .sig_s_h_halt_reg_reg(I_RST_MODULE_n_28),
        .sig_s_h_halt_reg_reg_0(I_RST_MODULE_n_29),
        .sig_sgcntl2reg_idle_clr(sig_sgcntl2reg_idle_clr),
        .sig_sgcntl2s2mm_halt(sig_sgcntl2s2mm_halt),
        .sig_sgcntl2sg_updptr_tlast(sig_sgcntl2sg_updptr_tlast),
        .sig_sm_pop_mm2s_sts_reg(sig_sm_state0),
        .sig_to_edge_detect_reg(\I_SOFT_RST_POS_EDGE_DTCT/sig_to_edge_detect_reg ));
  system_axi_cdma_0_0_axi_cdma_sg_cntlr I_SG_CNTLR
       (.D(sig_dm_mm2s_sts_tdata),
        .E(sig_sts_sm_pop_mm2s_sts),
        .\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg (sig_rst2sg_resetn),
        .\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg_0 (I_HYBRID_REG_MODULE_n_130),
        .\GEN_AXI_LITE_SYNC2AXI.sig_composite_sgcntlr_reset_reg (sig_rst2sgcntlr_reset),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg (I_SG_CNTLR_n_27),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] (I_SG_CNTLR_n_19),
        .\GEN_MM2S.queue_dout_new_reg[121] (\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_rden_new ),
        .\GEN_MM2S.queue_dout_new_reg[121]_0 (sig_sg2sgcntlr_ftch_tdata_new[127:102]),
        .\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31] (\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/ptr_queue_wren ),
        .\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[30] (sig_sgcntl2sg_updsts_tdata),
        .Q(sig_sgcntl2sg_updptr_tdata),
        .SR(p_0_in),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] (sig_dm_s2mm_sts_tdata),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg (I_DATAMOVER_n_16),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg (I_SG_CNTLR_n_25),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 (I_SG_CNTLR_n_26),
        .cdma_tvect_out(cdma_tvect_out[5]),
        .\cdma_tvect_out[10] ({cdma_tvect_out[6],cdma_tvect_out[4]}),
        .ch1_delay_cnt_en(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_cnt_en ),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .\dmacr_i_reg[3] (I_HYBRID_REG_MODULE_n_127),
        .\dmacr_i_reg[3]_0 (I_HYBRID_REG_MODULE_n_142),
        .m_axi_aclk(m_axi_aclk),
        .ptr_queue_full(ptr_queue_full),
        .queue_sinit(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_sinit ),
        .sig_cmd_tag_cntr_reg(sig_cmd_tag_cntr_reg),
        .sig_cntl2mm2s_sts_tready(sig_cntl2mm2s_sts_tready),
        .sig_cntl2s2mm_sts_tready(sig_cntl2s2mm_sts_tready),
        .sig_dm_mm2s_halt_cmplt(sig_dm_mm2s_halt_cmplt),
        .sig_dm_mm2s_sts_tvalid(sig_dm_mm2s_sts_tvalid),
        .sig_dm_s2mm_halt_cmplt(sig_dm_s2mm_halt_cmplt),
        .sig_dm_s2mm_sts_tvalid(sig_dm_s2mm_sts_tvalid),
        .sig_fetch_update_empty(sig_fetch_update_empty),
        .sig_halt_request_reg(I_SG_ENGINE_n_203),
        .sig_pulse_trigger(\I_GEN_SG_IDLE_RISE/sig_pulse_trigger ),
        .sig_pulse_trigger_1(\I_GEN_IDLE_CLR/sig_pulse_trigger ),
        .sig_reg2cntlr_sg_mode(sig_reg2cntlr_sg_mode),
        .sig_reg2sg_irqdelay_wren(sig_reg2sg_irqdelay_wren),
        .sig_reg2sg_tailpntr_updated(sig_reg2sg_tailpntr_updated),
        .\sig_s2mm_status_reg_reg[6]_0 (sig_sts_sm_pop_s2mm_sts),
        .sig_sg2sgcntlr_ftch_idle(sig_sg2sgcntlr_ftch_idle),
        .sig_sg2sgcntlr_updt_idle(sig_sg2sgcntlr_updt_idle),
        .sig_sg_run_reg_0(I_HYBRID_REG_MODULE_n_172),
        .sig_sgcntl2reg_idle_clr(sig_sgcntl2reg_idle_clr),
        .sig_sgcntl2rst_halt_cmplt(sig_sgcntl2rst_halt_cmplt),
        .sig_sgcntl2s2mm_cmd_tvalid(sig_sgcntl2s2mm_cmd_tvalid),
        .sig_sgcntl2s2mm_halt(sig_sgcntl2s2mm_halt),
        .sig_sgcntl2sg_updptr_tlast(sig_sgcntl2sg_updptr_tlast),
        .sig_sgcntl2sg_updsts_tvalid(sig_sgcntl2sg_updsts_tvalid),
        .sig_sgcntlr2sg_desc_flush(sig_sgcntlr2sg_desc_flush),
        .sig_shtdwn_sm_set_cmplt(sig_shtdwn_sm_set_cmplt),
        .sig_shutdown_idle(sig_shutdown_idle),
        .sig_to_edge_detect_reg(\I_GEN_SG_IDLE_RISE/sig_to_edge_detect_reg ),
        .sig_to_edge_detect_reg_0(\I_GEN_IDLE_CLR/sig_to_edge_detect_reg ),
        .sts_queue_full(sts_queue_full),
        .sts_queue_wren(\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts_queue_wren ));
  system_axi_cdma_0_0_axi_sg I_SG_ENGINE
       (.D({sig_sgcntl2sg_updsts_tvalid,sig_sgcntl2sg_updsts_tdata}),
        .\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg (I_SG_ENGINE_n_203),
        .E(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_rden_new ),
        .\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg (sig_rst2sg_resetn),
        .\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg_0 (I_RST_MODULE_n_7),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg (I_SG_CNTLR_n_27),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] (sig_sg2reg_irqdelay_status),
        .\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] (sig_sg2reg_irqthresh_status),
        .Q({sig_sg2sgcntlr_ftch_tdata_new[127:102],sig_sg2sgcntlr_ftch_tdata_new[86:0]}),
        .S({I_HYBRID_REG_MODULE_n_132,I_HYBRID_REG_MODULE_n_133}),
        .SR(I_RST_MODULE_n_22),
        .SS(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_4_out ),
        .\cdma_tvect_out[12] (axi_cdma_tstvec[3]),
        .\cdma_tvect_out[13] (cdma_tvect_out_13__s_net_1),
        .\cdma_tvect_out[14] (cdma_tvect_out[8]),
        .\cdma_tvect_out[15] (cdma_tvect_out[9]),
        .\cdma_tvect_out[16] (cdma_tvect_out[10]),
        .\cdma_tvect_out[17] (cdma_tvect_out[11]),
        .\cdma_tvect_out[18] (\cdma_tvect_out[18] ),
        .\cdma_tvect_out[19] (cdma_tvect_out[12]),
        .\cdma_tvect_out[20] (cdma_tvect_out[13]),
        .\cdma_tvect_out[21] (cdma_tvect_out[14]),
        .\cdma_tvect_out[22] ({cdma_tvect_out[15],cdma_tvect_out[7]}),
        .\cdma_tvect_out[23] (cdma_tvect_out[16]),
        .\cdma_tvect_out[24] (cdma_tvect_out[17]),
        .ch1_delay_cnt_en(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/ch1_delay_cnt_en ),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .\curdesc_lsb_i_reg[31] ({I_SG_ENGINE_n_63,I_SG_ENGINE_n_64,I_SG_ENGINE_n_65,I_SG_ENGINE_n_66,I_SG_ENGINE_n_67,I_SG_ENGINE_n_68,I_SG_ENGINE_n_69,I_SG_ENGINE_n_70,I_SG_ENGINE_n_71,I_SG_ENGINE_n_72,I_SG_ENGINE_n_73,I_SG_ENGINE_n_74,I_SG_ENGINE_n_75,I_SG_ENGINE_n_76,I_SG_ENGINE_n_77,I_SG_ENGINE_n_78,I_SG_ENGINE_n_79,I_SG_ENGINE_n_80,I_SG_ENGINE_n_81,I_SG_ENGINE_n_82,I_SG_ENGINE_n_83,I_SG_ENGINE_n_84,I_SG_ENGINE_n_85,I_SG_ENGINE_n_86,I_SG_ENGINE_n_87,I_SG_ENGINE_n_88}),
        .\curdesc_lsb_i_reg[31]_0 (sig_reg2sg_curdesc),
        .dly_irq_reg(I_HYBRID_REG_MODULE_n_18),
        .dma_cyclic(dma_cyclic),
        .\dmacr_i_reg[24] (I_HYBRID_REG_MODULE_n_131),
        .\dmacr_i_reg[26] (I_HYBRID_REG_MODULE_n_19),
        .\dmacr_i_reg[31] ({sig_reg2sg_dmacr[31],sig_reg2sg_dmacr[29:28],sig_reg2sg_dmacr[26:25],sig_reg2sg_dmacr[23:16]}),
        .\ftch_error_addr_reg[29]_0 (ch1_fetch_address_i),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_araddr(m_axi_sg_araddr),
        .m_axi_sg_arburst(m_axi_sg_arburst),
        .m_axi_sg_arlen(m_axi_sg_arlen),
        .m_axi_sg_arready(m_axi_sg_arready),
        .m_axi_sg_arvalid(m_axi_sg_arvalid),
        .m_axi_sg_awaddr(m_axi_sg_awaddr),
        .m_axi_sg_awready(m_axi_sg_awready),
        .m_axi_sg_awsize(m_axi_sg_awsize),
        .m_axi_sg_awvalid(m_axi_sg_awvalid),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .m_axi_sg_rdata(m_axi_sg_rdata),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rready(m_axi_sg_rready),
        .m_axi_sg_rresp(m_axi_sg_rresp),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .m_axi_sg_wdata(m_axi_sg_wdata),
        .m_axi_sg_wlast(m_axi_sg_wlast),
        .m_axi_sg_wready(m_axi_sg_wready),
        .\m_axi_sg_wstrb[0] (\m_axi_sg_wstrb[0] ),
        .m_axi_sg_wvalid(m_axi_sg_wvalid),
        .mm2s_rready_reg(\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_stream_rst ),
        .p_7_out(\GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT/p_7_out ),
        .ptr_queue_full(ptr_queue_full),
        .queue_sinit(\I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/queue_sinit ),
        .s_axi_lite_wdata(s_axi_lite_wdata[31:6]),
        .sg_decerr_reg(I_SG_ENGINE_n_255),
        .sg_decerr_reg_0(I_HYBRID_REG_MODULE_n_15),
        .sg_ftch_error(\I_REGISTER_BLOCK/sg_ftch_error ),
        .sg_ftch_error0(\I_REGISTER_BLOCK/sg_ftch_error0 ),
        .sg_interr_reg(I_SG_ENGINE_n_253),
        .sg_interr_reg_0(I_HYBRID_REG_MODULE_n_13),
        .sg_slverr_reg(I_SG_ENGINE_n_254),
        .sg_slverr_reg_0(I_HYBRID_REG_MODULE_n_14),
        .sg_updt_error(\I_REGISTER_BLOCK/sg_updt_error ),
        .sig_dm_status_full_reg(\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/sts_queue_wren ),
        .sig_fetch_update_full_reg(\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/ptr_queue_wren ),
        .\sig_fetch_update_reg_reg[31] (sig_sgcntl2sg_updptr_tdata),
        .sig_init_done(\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_done ),
        .sig_init_done_0(\I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ),
        .sig_init_done_1(\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_done ),
        .sig_init_done_2(\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ),
        .sig_init_done_3(\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_done ),
        .sig_init_done_4(\I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_done ),
        .sig_mmap_reset_reg_reg(I_DATAMOVER_n_23),
        .sig_mmap_reset_reg_reg_0(I_DATAMOVER_n_24),
        .sig_mmap_reset_reg_reg_1(I_DATAMOVER_n_25),
        .sig_mmap_reset_reg_reg_2(I_DATAMOVER_n_26),
        .sig_mmap_reset_reg_reg_3(I_DATAMOVER_n_27),
        .sig_mmap_reset_reg_reg_4(I_DATAMOVER_n_28),
        .sig_pulse_trigger(\I_GEN_SG_IDLE_RISE/sig_pulse_trigger ),
        .sig_reg2sg_irqthresh_wren(sig_reg2sg_irqthresh_wren),
        .sig_reg2sg_tailpntr_updated(sig_reg2sg_tailpntr_updated),
        .sig_rst2dm_resetn(sig_rst2dm_resetn),
        .sig_rst2s2mm_halt(sig_rst2s2mm_halt),
        .sig_sg2sgcntlr_ftch_idle(sig_sg2sgcntlr_ftch_idle),
        .sig_sg2sgcntlr_updt_idle(sig_sg2sgcntlr_updt_idle),
        .sig_sg_run_reg(cdma_tvect_out[4]),
        .sig_sgcntl2reg_idle_clr(sig_sgcntl2reg_idle_clr),
        .sig_sgcntl2rst_halt_cmplt(sig_sgcntl2rst_halt_cmplt),
        .sig_sgcntl2s2mm_cmd_tvalid(sig_sgcntl2s2mm_cmd_tvalid),
        .sig_sgcntl2sg_updptr_tlast(sig_sgcntl2sg_updptr_tlast),
        .sig_sgcntlr2sg_desc_flush(sig_sgcntlr2sg_desc_flush),
        .sig_shtdwn_sm_set_cmplt(sig_shtdwn_sm_set_cmplt),
        .sig_shutdown_idle(sig_shutdown_idle),
        .sig_to_edge_detect_reg(\I_GEN_SG_IDLE_RISE/sig_to_edge_detect_reg ),
        .sts_queue_full(sts_queue_full),
        .\taildesc_lsb_i_reg[22] ({I_HYBRID_REG_MODULE_n_136,I_HYBRID_REG_MODULE_n_137,I_HYBRID_REG_MODULE_n_138,I_HYBRID_REG_MODULE_n_139}),
        .\taildesc_lsb_i_reg[28] ({I_HYBRID_REG_MODULE_n_140,I_HYBRID_REG_MODULE_n_141}),
        .\taildesc_lsb_i_reg[31] (sig_reg2sg_taildesc));
  system_axi_cdma_0_0_axi_cdma_simple_cntlr I_SIMPLE_DMA_CNTLR
       (.\GEN_AXI_LITE_SYNC2AXI.sig_composite_cntlr_reset_reg (sig_rst2cntlr_reset),
        .\GEN_CH1_UPDATE.ch1_dma_decerr_set_reg (cdma_tvect_out[17:16]),
        .Q(sig_dm_mm2s_sts_tdata[6:4]),
        .SR(sig_sm_state0),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] (sig_dm_s2mm_sts_tdata[6:4]),
        .axi_cdma_tstvec(axi_cdma_tstvec[1:0]),
        .cdma_tvect_out(cdma_tvect_out[3:1]),
        .\cdma_tvect_out[3] (axi_cdma_tstvec[2]),
        .dma_decerr_reg(I_SIMPLE_DMA_CNTLR_n_13),
        .dma_decerr_reg_0(I_HYBRID_REG_MODULE_n_12),
        .dma_slverr_reg(I_SIMPLE_DMA_CNTLR_n_12),
        .dma_slverr_reg_0(I_HYBRID_REG_MODULE_n_11),
        .m_axi_aclk(m_axi_aclk),
        .p_0_out(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/p_0_out ),
        .sig_cntl2mm2s_sts_tready(sig_cntl2mm2s_sts_tready),
        .sig_cntl2s2mm_cmd_tvalid(sig_cntl2s2mm_cmd_tvalid),
        .sig_cntl2s2mm_sts_tready(sig_cntl2s2mm_sts_tready),
        .sig_cntlr2rst_halt_cmplt(sig_cntlr2rst_halt_cmplt),
        .sig_data2all_tlast_error(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_data2all_tlast_error ),
        .sig_dm_mm2s_err(sig_dm_mm2s_err),
        .sig_dm_mm2s_sts_tvalid(sig_dm_mm2s_sts_tvalid),
        .sig_dm_s2mm_sts_tvalid(sig_dm_s2mm_sts_tvalid),
        .sig_mm2s2cntl_sts_tvalid(sig_mm2s2cntl_sts_tvalid),
        .sig_mm2s_interr(sig_mm2s_interr),
        .sig_mm2s_status_reg0(sig_mm2s_status_reg0),
        .sig_reg2cntlr_sg_mode(sig_reg2cntlr_sg_mode),
        .sig_rst2s2mm_halt(sig_rst2s2mm_halt),
        .sig_s2mm2cntl_sts_tvalid(sig_s2mm2cntl_sts_tvalid),
        .sig_s2mm_interr(sig_s2mm_interr),
        .\sig_s2mm_status_reg_reg[4]_0 (I_DATAMOVER_n_15),
        .sig_sm_state_ns1(sig_sm_state_ns1));
endmodule

(* ORIG_REF_NAME = "axi_cdma_simple_cntlr" *) 
module system_axi_cdma_0_0_axi_cdma_simple_cntlr
   (sig_cntl2mm2s_sts_tready,
    sig_cntl2s2mm_sts_tready,
    axi_cdma_tstvec,
    \cdma_tvect_out[3] ,
    sig_cntl2s2mm_cmd_tvalid,
    sig_cntlr2rst_halt_cmplt,
    cdma_tvect_out,
    sig_mm2s_interr,
    sig_s2mm_interr,
    dma_slverr_reg,
    dma_decerr_reg,
    SR,
    m_axi_aclk,
    \GEN_AXI_LITE_SYNC2AXI.sig_composite_cntlr_reset_reg ,
    \sig_s2mm_status_reg_reg[4]_0 ,
    p_0_out,
    sig_data2all_tlast_error,
    sig_dm_mm2s_err,
    sig_rst2s2mm_halt,
    sig_reg2cntlr_sg_mode,
    \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg ,
    dma_slverr_reg_0,
    dma_decerr_reg_0,
    Q,
    sig_mm2s_status_reg0,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ,
    sig_dm_s2mm_sts_tvalid,
    sig_dm_mm2s_sts_tvalid,
    sig_sm_state_ns1,
    sig_s2mm2cntl_sts_tvalid,
    sig_mm2s2cntl_sts_tvalid);
  output sig_cntl2mm2s_sts_tready;
  output sig_cntl2s2mm_sts_tready;
  output [1:0]axi_cdma_tstvec;
  output [0:0]\cdma_tvect_out[3] ;
  output sig_cntl2s2mm_cmd_tvalid;
  output sig_cntlr2rst_halt_cmplt;
  output [2:0]cdma_tvect_out;
  output sig_mm2s_interr;
  output sig_s2mm_interr;
  output dma_slverr_reg;
  output dma_decerr_reg;
  input [0:0]SR;
  input m_axi_aclk;
  input \GEN_AXI_LITE_SYNC2AXI.sig_composite_cntlr_reset_reg ;
  input \sig_s2mm_status_reg_reg[4]_0 ;
  input p_0_out;
  input sig_data2all_tlast_error;
  input sig_dm_mm2s_err;
  input sig_rst2s2mm_halt;
  input sig_reg2cntlr_sg_mode;
  input [1:0]\GEN_CH1_UPDATE.ch1_dma_decerr_set_reg ;
  input dma_slverr_reg_0;
  input dma_decerr_reg_0;
  input [2:0]Q;
  input sig_mm2s_status_reg0;
  input [2:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ;
  input sig_dm_s2mm_sts_tvalid;
  input sig_dm_mm2s_sts_tvalid;
  input sig_sm_state_ns1;
  input sig_s2mm2cntl_sts_tvalid;
  input sig_mm2s2cntl_sts_tvalid;

  wire \/FSM_sequential_sig_sm_state[0]_i_1_n_0 ;
  wire \/FSM_sequential_sig_sm_state[1]_i_1_n_0 ;
  wire \/FSM_sequential_sig_sm_state[2]_i_1_n_0 ;
  wire \GEN_AXI_LITE_SYNC2AXI.sig_composite_cntlr_reset_reg ;
  wire [1:0]\GEN_CH1_UPDATE.ch1_dma_decerr_set_reg ;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [2:0]\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ;
  wire [1:0]axi_cdma_tstvec;
  wire [2:0]cdma_tvect_out;
  wire [0:0]\cdma_tvect_out[3] ;
  wire dma_decerr_reg;
  wire dma_decerr_reg_0;
  wire dma_slverr_reg;
  wire dma_slverr_reg_0;
  wire m_axi_aclk;
  wire p_0_out;
  wire sig_cntl2mm2s_sts_tready;
  wire sig_cntl2s2mm_cmd_tvalid;
  wire sig_cntl2s2mm_sts_tready;
  wire sig_cntlr2rst_halt_cmplt;
  wire sig_composite_error;
  wire sig_data2all_tlast_error;
  wire sig_dm_mm2s_err;
  wire sig_dm_mm2s_sts_tvalid;
  wire sig_dm_s2mm_sts_tvalid;
  wire sig_halt_cmplt_reg_i_1_n_0;
  wire sig_mm2s2cntl_sts_tvalid;
  wire sig_mm2s_decerr;
  wire sig_mm2s_interr;
  wire sig_mm2s_slverr;
  wire sig_mm2s_status_reg0;
  wire \sig_mm2s_status_reg[4]_i_1_n_0 ;
  wire \sig_mm2s_status_reg[5]_i_1_n_0 ;
  wire \sig_mm2s_status_reg[6]_i_2_n_0 ;
  wire sig_reg2cntlr_sg_mode;
  wire sig_rst2s2mm_halt;
  wire sig_s2mm2cntl_sts_tvalid;
  wire sig_s2mm_decerr;
  wire sig_s2mm_interr;
  wire sig_s2mm_slverr;
  wire \sig_s2mm_status_reg[4]_i_1_n_0 ;
  wire \sig_s2mm_status_reg[5]_i_1_n_0 ;
  wire \sig_s2mm_status_reg[6]_i_1_n_0 ;
  wire \sig_s2mm_status_reg_reg[4]_0 ;
  wire sig_sm_clr_idle_ns__0;
  wire sig_sm_ld_cmd_ns__0;
  wire sig_sm_pop_mm2s_sts_ns__0;
  wire sig_sm_pop_s2mm_sts_ns__0;
  wire sig_sm_set_err;
  wire sig_sm_set_err_ns__0;
  wire sig_sm_set_idle_ns__0;
  wire sig_sm_set_ioc_ns__0;
  (* RTL_KEEP = "yes" *) wire [2:0]sig_sm_state;
  wire sig_sm_state_ns1;

  LUT6 #(
    .INIT(64'hF3F3232FFFFF232F)) 
    \/FSM_sequential_sig_sm_state[0]_i_1 
       (.I0(sig_s2mm2cntl_sts_tvalid),
        .I1(sig_sm_state[0]),
        .I2(sig_sm_state[2]),
        .I3(sig_sm_state_ns1),
        .I4(sig_sm_state[1]),
        .I5(sig_mm2s2cntl_sts_tvalid),
        .O(\/FSM_sequential_sig_sm_state[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFF03FA0F0F03FA0)) 
    \/FSM_sequential_sig_sm_state[1]_i_1 
       (.I0(sig_sm_state_ns1),
        .I1(sig_mm2s2cntl_sts_tvalid),
        .I2(sig_sm_state[0]),
        .I3(sig_sm_state[1]),
        .I4(sig_sm_state[2]),
        .I5(sig_composite_error),
        .O(\/FSM_sequential_sig_sm_state[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEFFFF00C00000)) 
    \/FSM_sequential_sig_sm_state[2]_i_1 
       (.I0(sig_composite_error),
        .I1(sig_sm_state[0]),
        .I2(sig_dm_mm2s_sts_tvalid),
        .I3(sig_reg2cntlr_sg_mode),
        .I4(sig_sm_state[1]),
        .I5(sig_sm_state[2]),
        .O(\/FSM_sequential_sig_sm_state[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFD)) 
    \FSM_sequential_sig_sm_state[2]_i_2 
       (.I0(\sig_s2mm_status_reg_reg[4]_0 ),
        .I1(sig_mm2s_decerr),
        .I2(sig_s2mm_decerr),
        .I3(sig_mm2s_slverr),
        .I4(sig_s2mm_slverr),
        .O(sig_composite_error));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_sig_sm_state_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\/FSM_sequential_sig_sm_state[0]_i_1_n_0 ),
        .Q(sig_sm_state[0]),
        .R(SR));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_sig_sm_state_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\/FSM_sequential_sig_sm_state[1]_i_1_n_0 ),
        .Q(sig_sm_state[1]),
        .R(SR));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_sig_sm_state_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\/FSM_sequential_sig_sm_state[2]_i_1_n_0 ),
        .Q(sig_sm_state[2]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \cdma_tvect_out[4]_INST_0 
       (.I0(sig_sm_set_err),
        .I1(sig_s2mm_decerr),
        .I2(sig_mm2s_decerr),
        .O(cdma_tvect_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hA8)) 
    \cdma_tvect_out[5]_INST_0 
       (.I0(sig_sm_set_err),
        .I1(sig_s2mm_slverr),
        .I2(sig_mm2s_slverr),
        .O(cdma_tvect_out[1]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    \cdma_tvect_out[6]_INST_0 
       (.I0(sig_sm_set_err),
        .I1(sig_mm2s_interr),
        .I2(p_0_out),
        .I3(sig_data2all_tlast_error),
        .I4(sig_dm_mm2s_err),
        .I5(sig_s2mm_interr),
        .O(cdma_tvect_out[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE000E0)) 
    dma_decerr_i_1__0
       (.I0(sig_mm2s_decerr),
        .I1(sig_s2mm_decerr),
        .I2(sig_sm_set_err),
        .I3(sig_reg2cntlr_sg_mode),
        .I4(\GEN_CH1_UPDATE.ch1_dma_decerr_set_reg [1]),
        .I5(dma_decerr_reg_0),
        .O(dma_decerr_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFE000E0)) 
    dma_slverr_i_1__0
       (.I0(sig_mm2s_slverr),
        .I1(sig_s2mm_slverr),
        .I2(sig_sm_set_err),
        .I3(sig_reg2cntlr_sg_mode),
        .I4(\GEN_CH1_UPDATE.ch1_dma_decerr_set_reg [0]),
        .I5(dma_slverr_reg_0),
        .O(dma_slverr_reg));
  LUT3 #(
    .INIT(8'hF8)) 
    sig_halt_cmplt_reg_i_1
       (.I0(axi_cdma_tstvec[0]),
        .I1(sig_rst2s2mm_halt),
        .I2(sig_cntlr2rst_halt_cmplt),
        .O(sig_halt_cmplt_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_cmplt_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_halt_cmplt_reg_i_1_n_0),
        .Q(sig_cntlr2rst_halt_cmplt),
        .R(\GEN_AXI_LITE_SYNC2AXI.sig_composite_cntlr_reset_reg ));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_mm2s_status_reg[4]_i_1 
       (.I0(Q[0]),
        .I1(sig_cntl2mm2s_sts_tready),
        .I2(sig_mm2s_interr),
        .O(\sig_mm2s_status_reg[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_mm2s_status_reg[5]_i_1 
       (.I0(Q[1]),
        .I1(sig_cntl2mm2s_sts_tready),
        .I2(sig_mm2s_decerr),
        .O(\sig_mm2s_status_reg[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_mm2s_status_reg[6]_i_2 
       (.I0(Q[2]),
        .I1(sig_cntl2mm2s_sts_tready),
        .I2(sig_mm2s_slverr),
        .O(\sig_mm2s_status_reg[6]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_mm2s_status_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_mm2s_status_reg[4]_i_1_n_0 ),
        .Q(sig_mm2s_interr),
        .R(sig_mm2s_status_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_mm2s_status_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_mm2s_status_reg[5]_i_1_n_0 ),
        .Q(sig_mm2s_decerr),
        .R(sig_mm2s_status_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_mm2s_status_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_mm2s_status_reg[6]_i_2_n_0 ),
        .Q(sig_mm2s_slverr),
        .R(sig_mm2s_status_reg0));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_s2mm_status_reg[4]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] [0]),
        .I1(sig_cntl2s2mm_sts_tready),
        .I2(sig_s2mm_interr),
        .O(\sig_s2mm_status_reg[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_s2mm_status_reg[5]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] [1]),
        .I1(sig_cntl2s2mm_sts_tready),
        .I2(sig_s2mm_decerr),
        .O(\sig_s2mm_status_reg[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_s2mm_status_reg[6]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] [2]),
        .I1(sig_cntl2s2mm_sts_tready),
        .I2(sig_s2mm_slverr),
        .O(\sig_s2mm_status_reg[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_s2mm_status_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_s2mm_status_reg[4]_i_1_n_0 ),
        .Q(sig_s2mm_interr),
        .R(sig_mm2s_status_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_s2mm_status_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_s2mm_status_reg[5]_i_1_n_0 ),
        .Q(sig_s2mm_decerr),
        .R(sig_mm2s_status_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_s2mm_status_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_s2mm_status_reg[6]_i_1_n_0 ),
        .Q(sig_s2mm_slverr),
        .R(sig_mm2s_status_reg0));
  LUT4 #(
    .INIT(16'h1000)) 
    sig_sm_clr_idle_ns
       (.I0(sig_sm_state[1]),
        .I1(sig_sm_state[2]),
        .I2(sig_sm_state[0]),
        .I3(sig_sm_state_ns1),
        .O(sig_sm_clr_idle_ns__0));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_clr_idle_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sm_clr_idle_ns__0),
        .Q(axi_cdma_tstvec[1]),
        .R(SR));
  LUT3 #(
    .INIT(8'h02)) 
    sig_sm_ld_cmd_ns
       (.I0(sig_sm_state[1]),
        .I1(sig_sm_state[2]),
        .I2(sig_sm_state[0]),
        .O(sig_sm_ld_cmd_ns__0));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_ld_cmd_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_cmd_ns__0),
        .Q(sig_cntl2s2mm_cmd_tvalid),
        .R(SR));
  LUT5 #(
    .INIT(32'h02000000)) 
    sig_sm_pop_mm2s_sts_ns
       (.I0(sig_dm_mm2s_sts_tvalid),
        .I1(sig_reg2cntlr_sg_mode),
        .I2(sig_sm_state[2]),
        .I3(sig_sm_state[0]),
        .I4(sig_sm_state[1]),
        .O(sig_sm_pop_mm2s_sts_ns__0));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_pop_mm2s_sts_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sm_pop_mm2s_sts_ns__0),
        .Q(sig_cntl2mm2s_sts_tready),
        .R(SR));
  LUT5 #(
    .INIT(32'h00100000)) 
    sig_sm_pop_s2mm_sts_ns
       (.I0(sig_sm_state[0]),
        .I1(sig_sm_state[1]),
        .I2(sig_dm_s2mm_sts_tvalid),
        .I3(sig_reg2cntlr_sg_mode),
        .I4(sig_sm_state[2]),
        .O(sig_sm_pop_s2mm_sts_ns__0));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_pop_s2mm_sts_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sm_pop_s2mm_sts_ns__0),
        .Q(sig_cntl2s2mm_sts_tready),
        .R(SR));
  LUT3 #(
    .INIT(8'h40)) 
    sig_sm_set_err_ns
       (.I0(sig_sm_state[1]),
        .I1(sig_sm_state[0]),
        .I2(sig_sm_state[2]),
        .O(sig_sm_set_err_ns__0));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_set_err_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sm_set_err_ns__0),
        .Q(sig_sm_set_err),
        .R(SR));
  LUT3 #(
    .INIT(8'h41)) 
    sig_sm_set_idle_ns
       (.I0(sig_sm_state[0]),
        .I1(sig_sm_state[2]),
        .I2(sig_sm_state[1]),
        .O(sig_sm_set_idle_ns__0));
  FDSE #(
    .INIT(1'b0)) 
    sig_sm_set_idle_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sm_set_idle_ns__0),
        .Q(axi_cdma_tstvec[0]),
        .S(SR));
  LUT3 #(
    .INIT(8'h40)) 
    sig_sm_set_ioc_ns
       (.I0(sig_sm_state[0]),
        .I1(sig_sm_state[2]),
        .I2(sig_sm_state[1]),
        .O(sig_sm_set_ioc_ns__0));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_set_ioc_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sm_set_ioc_ns__0),
        .Q(\cdma_tvect_out[3] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_datamover" *) 
module system_axi_cdma_0_0_axi_datamover
   (m_axi_wvalid,
    m_axi_arburst,
    m_axi_arvalid,
    m_axi_awburst,
    m_axi_awvalid,
    m_axi_wlast,
    sig_dm_mm2s_halt_cmplt,
    sig_rst2all_stop_request,
    sig_dm_mm2s_sts_tvalid,
    sig_dm_mm2s_err,
    sig_dm_s2mm_halt_cmplt,
    sig_dm_s2mm_sts_tvalid,
    sig_s_h_halt_reg,
    sig_data2all_tlast_error,
    p_0_out,
    \FSM_sequential_sig_sm_state_reg[2] ,
    sig_ftch_sm_set_getdesc_reg,
    sig_sm_state_ns1,
    sig_mm2s2cntl_sts_tvalid,
    m_axi_rready,
    sig_s2mm2cntl_sts_tvalid,
    m_axi_bready,
    sig_halt_cmplt_reg,
    sig_init_done_reg,
    sig_init_done_reg_0,
    sig_init_done_reg_1,
    sig_init_done_reg_2,
    sig_init_done_reg_3,
    sig_init_done_reg_4,
    Q,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    \sig_s2mm_status_reg_reg[6] ,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_aclk,
    sig_stream_rst,
    sig_halt_request_reg,
    sig_halt_request_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    m_axi_arready,
    m_axi_awready,
    m_axi_rlast,
    sig_s2mm_interr,
    sig_mm2s_interr,
    sig_reg2cntlr_sg_mode,
    ch1_ftch_queue_empty,
    sig_fetch_update_empty,
    cdma_tvect_out,
    sig_cntl2s2mm_cmd_tvalid,
    sig_sgcntl2s2mm_cmd_tvalid,
    E,
    sig_sgcntl2s2mm_halt,
    sig_cntl2mm2s_sts_tready,
    m_axi_wready,
    m_axi_rvalid,
    m_axi_rresp,
    sig_sts_sm_pop_s2mm_sts_reg,
    sig_cntl2s2mm_sts_tready,
    m_axi_bvalid,
    m_axi_rdata,
    sig_sgcntl2rst_halt_cmplt,
    sig_cntlr2rst_halt_cmplt,
    sig_rst2s2mm_halt,
    sig_halt_request0,
    sig_init_done,
    sig_init_done_0,
    sig_init_done_1,
    sig_init_done_2,
    sig_init_done_3,
    sig_init_done_4,
    sig_sm_pop_mm2s_sts_reg,
    sig_sm_pop_s2mm_sts_reg,
    m_axi_bresp,
    D,
    \GEN_MM2S.queue_dout_new_reg[31] );
  output m_axi_wvalid;
  output [0:0]m_axi_arburst;
  output m_axi_arvalid;
  output [0:0]m_axi_awburst;
  output m_axi_awvalid;
  output m_axi_wlast;
  output sig_dm_mm2s_halt_cmplt;
  output sig_rst2all_stop_request;
  output sig_dm_mm2s_sts_tvalid;
  output sig_dm_mm2s_err;
  output sig_dm_s2mm_halt_cmplt;
  output sig_dm_s2mm_sts_tvalid;
  output sig_s_h_halt_reg;
  output sig_data2all_tlast_error;
  output p_0_out;
  output \FSM_sequential_sig_sm_state_reg[2] ;
  output sig_ftch_sm_set_getdesc_reg;
  output sig_sm_state_ns1;
  output sig_mm2s2cntl_sts_tvalid;
  output m_axi_rready;
  output sig_s2mm2cntl_sts_tvalid;
  output m_axi_bready;
  output sig_halt_cmplt_reg;
  output sig_init_done_reg;
  output sig_init_done_reg_0;
  output sig_init_done_reg_1;
  output sig_init_done_reg_2;
  output sig_init_done_reg_3;
  output sig_init_done_reg_4;
  output [6:0]Q;
  output [31:0]m_axi_araddr;
  output [2:0]m_axi_arlen;
  output [1:0]m_axi_arsize;
  output [6:0]\sig_s2mm_status_reg_reg[6] ;
  output [31:0]m_axi_awaddr;
  output [2:0]m_axi_awlen;
  output [1:0]m_axi_awsize;
  output [63:0]m_axi_wdata;
  output [7:0]m_axi_wstrb;
  input m_axi_aclk;
  input sig_stream_rst;
  input sig_halt_request_reg;
  input sig_halt_request_reg_0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input m_axi_arready;
  input m_axi_awready;
  input m_axi_rlast;
  input sig_s2mm_interr;
  input sig_mm2s_interr;
  input sig_reg2cntlr_sg_mode;
  input ch1_ftch_queue_empty;
  input sig_fetch_update_empty;
  input [0:0]cdma_tvect_out;
  input sig_cntl2s2mm_cmd_tvalid;
  input sig_sgcntl2s2mm_cmd_tvalid;
  input [0:0]E;
  input sig_sgcntl2s2mm_halt;
  input sig_cntl2mm2s_sts_tready;
  input m_axi_wready;
  input m_axi_rvalid;
  input [1:0]m_axi_rresp;
  input [0:0]sig_sts_sm_pop_s2mm_sts_reg;
  input sig_cntl2s2mm_sts_tready;
  input m_axi_bvalid;
  input [63:0]m_axi_rdata;
  input sig_sgcntl2rst_halt_cmplt;
  input sig_cntlr2rst_halt_cmplt;
  input sig_rst2s2mm_halt;
  input sig_halt_request0;
  input sig_init_done;
  input sig_init_done_0;
  input sig_init_done_1;
  input sig_init_done_2;
  input sig_init_done_3;
  input sig_init_done_4;
  input sig_sm_pop_mm2s_sts_reg;
  input sig_sm_pop_s2mm_sts_reg;
  input [1:0]m_axi_bresp;
  input [59:0]D;
  input [32:0]\GEN_MM2S.queue_dout_new_reg[31] ;

  wire [59:0]D;
  wire [0:0]E;
  wire \FSM_sequential_sig_sm_state_reg[2] ;
  wire [32:0]\GEN_MM2S.queue_dout_new_reg[31] ;
  wire \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_10 ;
  wire \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_11 ;
  wire \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_12 ;
  wire \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_13 ;
  wire \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_14 ;
  wire \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_15 ;
  wire \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_16 ;
  wire \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_17 ;
  wire \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_18 ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_12 ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_13 ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_17 ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_22 ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_23 ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_24 ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_25 ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_26 ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_27 ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_28 ;
  wire \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_29 ;
  wire \I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg ;
  wire \I_RD_DATA_CNTL/sig_last_mmap_dbeat ;
  wire \I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ;
  wire \I_WR_DATA_CNTL/sig_halt_reg ;
  wire \I_WR_DATA_CNTL/sig_next_eof_reg ;
  wire [6:0]Q;
  wire [0:0]cdma_tvect_out;
  wire ch1_ftch_queue_empty;
  wire m_axi_aclk;
  wire [31:0]m_axi_araddr;
  wire [0:0]m_axi_arburst;
  wire [2:0]m_axi_arlen;
  wire m_axi_arready;
  wire [1:0]m_axi_arsize;
  wire m_axi_arvalid;
  wire [31:0]m_axi_awaddr;
  wire [0:0]m_axi_awburst;
  wire [2:0]m_axi_awlen;
  wire m_axi_awready;
  wire [1:0]m_axi_awsize;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [63:0]m_axi_rdata;
  wire m_axi_rlast;
  wire m_axi_rready;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire [63:0]m_axi_wdata;
  wire m_axi_wlast;
  wire m_axi_wready;
  wire [7:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire p_0_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cntl2mm2s_sts_tready;
  wire sig_cntl2s2mm_cmd_tvalid;
  wire sig_cntl2s2mm_sts_tready;
  wire sig_cntlr2rst_halt_cmplt;
  wire sig_data2addr_stop_req;
  wire sig_data2all_tlast_error;
  wire sig_dm_mm2s_cmd_tready;
  wire sig_dm_mm2s_err;
  wire sig_dm_mm2s_halt_cmplt;
  wire sig_dm_mm2s_sts_tvalid;
  wire sig_dm_s2mm_halt_cmplt;
  wire sig_dm_s2mm_sts_tvalid;
  wire sig_fetch_update_empty;
  wire sig_ftch_sm_set_getdesc_reg;
  wire sig_halt_cmplt_reg;
  wire sig_halt_request0;
  wire sig_halt_request_reg;
  wire sig_halt_request_reg_0;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_1;
  wire sig_init_done_2;
  wire sig_init_done_3;
  wire sig_init_done_4;
  wire sig_init_done_reg;
  wire sig_init_done_reg_0;
  wire sig_init_done_reg_1;
  wire sig_init_done_reg_2;
  wire sig_init_done_reg_3;
  wire sig_init_done_reg_4;
  wire sig_mm2s2cntl_sts_tvalid;
  wire sig_mm2s_interr;
  wire sig_reg2cntlr_sg_mode;
  wire sig_rst2all_stop_request;
  wire sig_rst2s2mm_halt;
  wire sig_s2mm2cntl_sts_tvalid;
  wire sig_s2mm_interr;
  wire [6:0]\sig_s2mm_status_reg_reg[6] ;
  wire sig_s_h_halt_reg;
  wire sig_sgcntl2rst_halt_cmplt;
  wire sig_sgcntl2s2mm_cmd_tvalid;
  wire sig_sgcntl2s2mm_halt;
  wire sig_sm_pop_mm2s_sts_reg;
  wire sig_sm_pop_s2mm_sts_reg;
  wire sig_sm_state_ns1;
  wire sig_stream_rst;
  wire [0:0]sig_sts_sm_pop_s2mm_sts_reg;

  system_axi_cdma_0_0_axi_datamover_mm2s_full_wrap \GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER 
       (.D({D[59:56],\GEN_MM2S.queue_dout_new_reg[31] ,D[22:0]}),
        .E(E),
        .\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg (\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_11 ),
        .\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 (\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_16 ),
        .\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_1 (\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_17 ),
        .\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_2 (sig_data2all_tlast_error),
        .Q({\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_22 ,\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_23 ,\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_24 ,\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_25 ,\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_26 ,\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_27 ,\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_28 ,\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_29 }),
        .SR(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_12 ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg (sig_dm_mm2s_sts_tvalid),
        .in(sig_dm_mm2s_err),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arburst(m_axi_arburst),
        .m_axi_arlen(m_axi_arlen),
        .m_axi_arready(m_axi_arready),
        .m_axi_arsize(m_axi_arsize),
        .m_axi_arvalid(m_axi_arvalid),
        .m_axi_rlast(m_axi_rlast),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rvalid(m_axi_rvalid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cntl2mm2s_sts_tready(sig_cntl2mm2s_sts_tready),
        .sig_cntl2s2mm_cmd_tvalid(sig_cntl2s2mm_cmd_tvalid),
        .sig_cntlr2rst_halt_cmplt(sig_cntlr2rst_halt_cmplt),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_data2wsc_cmd_cmplt_reg(\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_18 ),
        .\sig_dbeat_cntr_reg[4] (\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_17 ),
        .sig_dm_mm2s_cmd_tready(sig_dm_mm2s_cmd_tready),
        .sig_dm_mm2s_halt_cmplt(sig_dm_mm2s_halt_cmplt),
        .sig_dm_s2mm_halt_cmplt(sig_dm_s2mm_halt_cmplt),
        .sig_dqual_reg_empty_reg(\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_10 ),
        .sig_dqual_reg_empty_reg_0(\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_13 ),
        .sig_dqual_reg_empty_reg_1(\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_15 ),
        .sig_first_dbeat_reg(\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_12 ),
        .sig_halt_cmplt_reg(sig_halt_cmplt_reg),
        .sig_halt_reg(\I_WR_DATA_CNTL/sig_halt_reg ),
        .sig_halt_reg_reg(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_13 ),
        .sig_halt_request0(sig_halt_request0),
        .sig_halt_request_reg(sig_halt_request_reg),
        .sig_init_done(sig_init_done),
        .sig_init_done_0(sig_init_done_0),
        .sig_init_done_1(sig_init_done_1),
        .sig_init_done_2(sig_init_done_2),
        .sig_init_done_3(sig_init_done_3),
        .sig_init_done_4(sig_init_done_4),
        .sig_init_done_reg(sig_init_done_reg),
        .sig_init_done_reg_0(sig_init_done_reg_0),
        .sig_init_done_reg_1(sig_init_done_reg_1),
        .sig_init_done_reg_2(sig_init_done_reg_2),
        .sig_init_done_reg_3(sig_init_done_reg_3),
        .sig_init_done_reg_4(sig_init_done_reg_4),
        .sig_init_reg(\I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg ),
        .sig_init_reg2(\I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ),
        .sig_last_mmap_dbeat(\I_RD_DATA_CNTL/sig_last_mmap_dbeat ),
        .sig_mm2s2cntl_sts_tvalid(sig_mm2s2cntl_sts_tvalid),
        .\sig_mm2s_status_reg_reg[6] (Q),
        .sig_next_eof_reg(\I_WR_DATA_CNTL/sig_next_eof_reg ),
        .sig_reg2cntlr_sg_mode(sig_reg2cntlr_sg_mode),
        .sig_rst2all_stop_request(sig_rst2all_stop_request),
        .sig_rst2s2mm_halt(sig_rst2s2mm_halt),
        .sig_s_ready_out_reg(\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_14 ),
        .sig_sgcntl2rst_halt_cmplt(sig_sgcntl2rst_halt_cmplt),
        .sig_sgcntl2s2mm_cmd_tvalid(sig_sgcntl2s2mm_cmd_tvalid),
        .sig_sgcntl2s2mm_halt(sig_sgcntl2s2mm_halt),
        .sig_sm_pop_mm2s_sts_reg(sig_sm_pop_mm2s_sts_reg),
        .sig_stream_rst(sig_stream_rst));
  system_axi_cdma_0_0_axi_datamover_s2mm_full_wrap \GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER 
       (.D(D),
        .\FSM_sequential_sig_sm_state_reg[2] (\FSM_sequential_sig_sm_state_reg[2] ),
        .\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg (\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_12 ),
        .Q({\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_22 ,\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_23 ,\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_24 ,\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_25 ,\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_26 ,\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_27 ,\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_28 ,\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_29 }),
        .SR(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_12 ),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg (sig_dm_s2mm_sts_tvalid),
        .cdma_tvect_out(cdma_tvect_out),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .in(p_0_out),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_awaddr(m_axi_awaddr),
        .m_axi_awburst(m_axi_awburst),
        .m_axi_awlen(m_axi_awlen),
        .m_axi_awready(m_axi_awready),
        .m_axi_awsize(m_axi_awsize),
        .m_axi_awvalid(m_axi_awvalid),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_rlast(m_axi_rlast),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .m_axi_wdata(m_axi_wdata),
        .m_axi_wlast(m_axi_wlast),
        .m_axi_wready(m_axi_wready),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wvalid(m_axi_wvalid),
        .\sig_addr_posted_cntr_reg[0] (\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_15 ),
        .\sig_addr_posted_cntr_reg[1] (\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_13 ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cntl2s2mm_cmd_tvalid(sig_cntl2s2mm_cmd_tvalid),
        .sig_cntl2s2mm_sts_tready(sig_cntl2s2mm_sts_tready),
        .sig_coelsc_reg_full_reg(\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_14 ),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_data2wsc_cmd_cmplt_reg(sig_data2all_tlast_error),
        .sig_dm_mm2s_cmd_tready(sig_dm_mm2s_cmd_tready),
        .sig_dm_mm2s_err(sig_dm_mm2s_err),
        .sig_dm_s2mm_halt_cmplt(sig_dm_s2mm_halt_cmplt),
        .sig_dqual_reg_full_reg(\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_11 ),
        .sig_fetch_update_empty(sig_fetch_update_empty),
        .sig_first_dbeat_reg(\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_17 ),
        .sig_ftch_sm_set_getdesc_reg(sig_ftch_sm_set_getdesc_reg),
        .sig_halt_reg(\I_WR_DATA_CNTL/sig_halt_reg ),
        .sig_halt_request_reg(sig_halt_request_reg_0),
        .sig_init_reg(\I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg ),
        .sig_init_reg2(\I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_reg2 ),
        .sig_last_dbeat_reg(\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_10 ),
        .sig_last_mmap_dbeat(\I_RD_DATA_CNTL/sig_last_mmap_dbeat ),
        .sig_mm2s_interr(sig_mm2s_interr),
        .sig_next_eof_reg(\I_WR_DATA_CNTL/sig_next_eof_reg ),
        .sig_next_eof_reg_reg(\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_16 ),
        .\sig_next_last_strb_reg_reg[5] (\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_17 ),
        .\sig_next_last_strb_reg_reg[6] (\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER_n_18 ),
        .\sig_next_tag_reg_reg[3] (\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER_n_13 ),
        .sig_reg2cntlr_sg_mode(sig_reg2cntlr_sg_mode),
        .sig_s2mm2cntl_sts_tvalid(sig_s2mm2cntl_sts_tvalid),
        .sig_s2mm_interr(sig_s2mm_interr),
        .\sig_s2mm_status_reg_reg[6] (\sig_s2mm_status_reg_reg[6] ),
        .sig_s_h_halt_reg(sig_s_h_halt_reg),
        .sig_sgcntl2s2mm_cmd_tvalid(sig_sgcntl2s2mm_cmd_tvalid),
        .sig_sgcntl2s2mm_halt(sig_sgcntl2s2mm_halt),
        .sig_sm_pop_s2mm_sts_reg(sig_sm_pop_s2mm_sts_reg),
        .sig_sm_state_ns1(sig_sm_state_ns1),
        .sig_stream_rst(sig_stream_rst),
        .sig_sts_sm_pop_s2mm_sts_reg(sig_sts_sm_pop_s2mm_sts_reg));
endmodule

(* ORIG_REF_NAME = "axi_datamover_addr_cntl" *) 
module system_axi_cdma_0_0_axi_datamover_addr_cntl
   (out,
    m_axi_arburst,
    m_axi_arvalid,
    sig_init_done,
    sig_wr_fifo,
    sig_halt_cmplt_reg,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    sig_stream_rst,
    m_axi_aclk,
    sig_mmap_reset_reg_reg,
    m_axi_arready,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_halt_reg_reg,
    sig_mstr2addr_cmd_valid,
    sig_halt_reg_dly3,
    in);
  output out;
  output [0:0]m_axi_arburst;
  output m_axi_arvalid;
  output sig_init_done;
  output sig_wr_fifo;
  output sig_halt_cmplt_reg;
  output [31:0]m_axi_araddr;
  output [2:0]m_axi_arlen;
  output [1:0]m_axi_arsize;
  input sig_stream_rst;
  input m_axi_aclk;
  input sig_mmap_reset_reg_reg;
  input m_axi_arready;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_halt_reg_reg;
  input sig_mstr2addr_cmd_valid;
  input sig_halt_reg_dly3;
  input [36:0]in;

  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3 ;
  wire [36:0]in;
  wire m_axi_aclk;
  wire [31:0]m_axi_araddr;
  wire [0:0]m_axi_arburst;
  wire [2:0]m_axi_arlen;
  wire m_axi_arready;
  wire [1:0]m_axi_arsize;
  wire m_axi_arvalid;
  wire [50:4]p_1_out;
  wire sig_addr2rsc_calc_error;
  wire sig_addr_reg_empty;
  wire sig_addr_reg_full;
  wire sig_addr_valid_reg_i_1__1_n_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_halt_cmplt_reg;
  wire sig_halt_reg_dly3;
  wire sig_halt_reg_reg;
  wire sig_init_done;
  wire sig_mmap_reset_reg_reg;
  wire sig_mstr2addr_cmd_valid;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi_2;
  wire sig_push_addr_reg1_out;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  assign out = sig_posted_to_axi;
  system_axi_cdma_0_0_axi_datamover_fifo__parameterized1_15 \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO 
       (.in(in),
        .m_axi_aclk(m_axi_aclk),
        .out({p_1_out[50],p_1_out[47],p_1_out[45:44],p_1_out[38:4]}),
        .sel(sig_wr_fifo),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_addr_valid_reg_reg(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3 ),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_init_done(sig_init_done),
        .sig_mmap_reset_reg_reg(sig_mmap_reset_reg_reg),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out),
        .sig_stream_rst(sig_stream_rst));
  FDSE #(
    .INIT(1'b0)) 
    sig_addr_reg_empty_reg
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(sig_addr_reg_empty),
        .S(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_reg_full_reg
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_push_addr_reg1_out),
        .Q(sig_addr_reg_full),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  LUT4 #(
    .INIT(16'h40FF)) 
    sig_addr_valid_reg_i_1__1
       (.I0(sig_addr2rsc_calc_error),
        .I1(sig_addr_reg_full),
        .I2(m_axi_arready),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_valid_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3 ),
        .Q(m_axi_arvalid),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[50]),
        .Q(sig_addr2rsc_calc_error),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  LUT4 #(
    .INIT(16'h1FFF)) 
    sig_halt_cmplt_i_2__1
       (.I0(sig_addr2rsc_calc_error),
        .I1(sig_addr_reg_empty),
        .I2(sig_halt_reg_dly3),
        .I3(sig_halt_reg_reg),
        .O(sig_halt_cmplt_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[4]),
        .Q(m_axi_araddr[0]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[14]),
        .Q(m_axi_araddr[10]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[15]),
        .Q(m_axi_araddr[11]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[16]),
        .Q(m_axi_araddr[12]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[17]),
        .Q(m_axi_araddr[13]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[18]),
        .Q(m_axi_araddr[14]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[19]),
        .Q(m_axi_araddr[15]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[16] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[20]),
        .Q(m_axi_araddr[16]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[17] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[21]),
        .Q(m_axi_araddr[17]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[18] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[22]),
        .Q(m_axi_araddr[18]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[19] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[23]),
        .Q(m_axi_araddr[19]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[5]),
        .Q(m_axi_araddr[1]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[20] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[24]),
        .Q(m_axi_araddr[20]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[21] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[25]),
        .Q(m_axi_araddr[21]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[22] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[26]),
        .Q(m_axi_araddr[22]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[23] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[27]),
        .Q(m_axi_araddr[23]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[24] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[28]),
        .Q(m_axi_araddr[24]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[25] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[29]),
        .Q(m_axi_araddr[25]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[26] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[30]),
        .Q(m_axi_araddr[26]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[27] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[31]),
        .Q(m_axi_araddr[27]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[28] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[32]),
        .Q(m_axi_araddr[28]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[29] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[33]),
        .Q(m_axi_araddr[29]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[6]),
        .Q(m_axi_araddr[2]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[30] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[34]),
        .Q(m_axi_araddr[30]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[31] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[35]),
        .Q(m_axi_araddr[31]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[7]),
        .Q(m_axi_araddr[3]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[8]),
        .Q(m_axi_araddr[4]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[9]),
        .Q(m_axi_araddr[5]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[10]),
        .Q(m_axi_araddr[6]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[11]),
        .Q(m_axi_araddr[7]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[12]),
        .Q(m_axi_araddr[8]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[13]),
        .Q(m_axi_araddr[9]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_burst_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[47]),
        .Q(m_axi_arburst),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[36]),
        .Q(m_axi_arlen[0]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[37]),
        .Q(m_axi_arlen[1]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[38]),
        .Q(m_axi_arlen[2]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_size_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[44]),
        .Q(m_axi_arsize[0]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_size_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[45]),
        .Q(m_axi_arsize[1]),
        .R(sig_addr_valid_reg_i_1__1_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_2_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_push_addr_reg1_out),
        .Q(sig_posted_to_axi_2),
        .R(sig_stream_rst));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_push_addr_reg1_out),
        .Q(sig_posted_to_axi),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_addr_cntl" *) 
module system_axi_cdma_0_0_axi_datamover_addr_cntl__parameterized0
   (out,
    sig_addr_reg_empty,
    sig_addr2wsc_calc_error,
    m_axi_awburst,
    m_axi_awvalid,
    sig_init_done,
    sig_wr_fifo,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    sig_stream_rst,
    m_axi_aclk,
    sig_mmap_reset_reg_reg,
    m_axi_awready,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_halt_reg_reg,
    p_12_out,
    sig_halt_reg_reg_0,
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ,
    in);
  output out;
  output sig_addr_reg_empty;
  output sig_addr2wsc_calc_error;
  output [0:0]m_axi_awburst;
  output m_axi_awvalid;
  output sig_init_done;
  output sig_wr_fifo;
  output [31:0]m_axi_awaddr;
  output [2:0]m_axi_awlen;
  output [1:0]m_axi_awsize;
  input sig_stream_rst;
  input m_axi_aclk;
  input sig_mmap_reset_reg_reg;
  input m_axi_awready;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_halt_reg_reg;
  input p_12_out;
  input sig_halt_reg_reg_0;
  input \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  input [36:0]in;

  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3 ;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  wire [36:0]in;
  wire m_axi_aclk;
  wire [31:0]m_axi_awaddr;
  wire [0:0]m_axi_awburst;
  wire [2:0]m_axi_awlen;
  wire m_axi_awready;
  wire [1:0]m_axi_awsize;
  wire m_axi_awvalid;
  wire p_12_out;
  wire [50:4]p_1_out;
  wire sig_addr2wsc_calc_error;
  wire sig_addr_reg_empty;
  wire sig_addr_reg_full;
  wire sig_addr_valid_reg_i_1__2_n_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_halt_reg_reg;
  wire sig_halt_reg_reg_0;
  wire sig_init_done;
  wire sig_mmap_reset_reg_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi_2;
  wire sig_push_addr_reg1_out;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  assign out = sig_posted_to_axi;
  system_axi_cdma_0_0_axi_datamover_fifo__parameterized1 \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO 
       (.\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg (\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .out({p_1_out[50],p_1_out[47],p_1_out[45:44],p_1_out[38:4]}),
        .p_12_out(p_12_out),
        .sel(sig_wr_fifo),
        .sig_addr_reg_empty_reg(sig_addr_reg_empty),
        .sig_addr_valid_reg_reg(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3 ),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_halt_reg_reg_0(sig_halt_reg_reg_0),
        .sig_init_done(sig_init_done),
        .sig_mmap_reset_reg_reg(sig_mmap_reset_reg_reg),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out),
        .sig_stream_rst(sig_stream_rst));
  FDSE #(
    .INIT(1'b0)) 
    sig_addr_reg_empty_reg
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(sig_addr_reg_empty),
        .S(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_reg_full_reg
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_push_addr_reg1_out),
        .Q(sig_addr_reg_full),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  LUT4 #(
    .INIT(16'h08FF)) 
    sig_addr_valid_reg_i_1__2
       (.I0(sig_addr_reg_full),
        .I1(m_axi_awready),
        .I2(sig_addr2wsc_calc_error),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_valid_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO_n_3 ),
        .Q(m_axi_awvalid),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[50]),
        .Q(sig_addr2wsc_calc_error),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[4]),
        .Q(m_axi_awaddr[0]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[14]),
        .Q(m_axi_awaddr[10]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[15]),
        .Q(m_axi_awaddr[11]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[16]),
        .Q(m_axi_awaddr[12]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[17]),
        .Q(m_axi_awaddr[13]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[18]),
        .Q(m_axi_awaddr[14]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[19]),
        .Q(m_axi_awaddr[15]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[16] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[20]),
        .Q(m_axi_awaddr[16]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[17] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[21]),
        .Q(m_axi_awaddr[17]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[18] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[22]),
        .Q(m_axi_awaddr[18]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[19] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[23]),
        .Q(m_axi_awaddr[19]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[5]),
        .Q(m_axi_awaddr[1]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[20] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[24]),
        .Q(m_axi_awaddr[20]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[21] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[25]),
        .Q(m_axi_awaddr[21]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[22] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[26]),
        .Q(m_axi_awaddr[22]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[23] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[27]),
        .Q(m_axi_awaddr[23]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[24] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[28]),
        .Q(m_axi_awaddr[24]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[25] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[29]),
        .Q(m_axi_awaddr[25]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[26] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[30]),
        .Q(m_axi_awaddr[26]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[27] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[31]),
        .Q(m_axi_awaddr[27]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[28] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[32]),
        .Q(m_axi_awaddr[28]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[29] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[33]),
        .Q(m_axi_awaddr[29]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[6]),
        .Q(m_axi_awaddr[2]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[30] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[34]),
        .Q(m_axi_awaddr[30]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[31] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[35]),
        .Q(m_axi_awaddr[31]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[7]),
        .Q(m_axi_awaddr[3]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[8]),
        .Q(m_axi_awaddr[4]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[9]),
        .Q(m_axi_awaddr[5]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[10]),
        .Q(m_axi_awaddr[6]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[11]),
        .Q(m_axi_awaddr[7]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[12]),
        .Q(m_axi_awaddr[8]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[13]),
        .Q(m_axi_awaddr[9]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_burst_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[47]),
        .Q(m_axi_awburst),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[36]),
        .Q(m_axi_awlen[0]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[37]),
        .Q(m_axi_awlen[1]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[38]),
        .Q(m_axi_awlen[2]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_size_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[44]),
        .Q(m_axi_awsize[0]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_size_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(p_1_out[45]),
        .Q(m_axi_awsize[1]),
        .R(sig_addr_valid_reg_i_1__2_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_2_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_push_addr_reg1_out),
        .Q(sig_posted_to_axi_2),
        .R(sig_stream_rst));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_push_addr_reg1_out),
        .Q(sig_posted_to_axi),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_cmd_status" *) 
module system_axi_cdma_0_0_axi_datamover_cmd_status
   (sig_init_done_reg,
    sig_init_done,
    sig_cmd2mstr_cmd_valid,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg ,
    sig_stat2wsc_status_ready,
    sig_ftch_sm_set_getdesc_reg,
    sig_sm_state_ns1,
    E,
    sig_s2mm2cntl_sts_tvalid,
    Q,
    sig_init_done_reg_0,
    sig_init_done_reg_1,
    sig_init_done_reg_2,
    sig_init_done_reg_3,
    sig_calc_error_reg_reg,
    \sig_s2mm_status_reg_reg[6] ,
    sig_stream_rst,
    sig_init_reg,
    m_axi_aclk,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_dm_mm2s_cmd_tready,
    sig_reg2cntlr_sg_mode,
    ch1_ftch_queue_empty,
    sig_fetch_update_empty,
    cdma_tvect_out,
    sig_cntl2s2mm_cmd_tvalid,
    sig_sgcntl2s2mm_cmd_tvalid,
    sig_sts_sm_pop_s2mm_sts_reg,
    sig_sgcntl2s2mm_halt,
    sig_cntl2s2mm_sts_tready,
    sig_wsc2stat_status_valid,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    p_0_out,
    sig_sm_pop_s2mm_sts_reg,
    sig_init_done_0,
    sig_init_done_1,
    sig_init_done_2,
    sig_init_done_3,
    sig_calc_error_reg_reg_0,
    sig_input_reg_empty,
    sig_sm_halt_reg,
    D,
    \dmacr_i_reg[3] );
  output sig_init_done_reg;
  output sig_init_done;
  output sig_cmd2mstr_cmd_valid;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  output sig_stat2wsc_status_ready;
  output sig_ftch_sm_set_getdesc_reg;
  output sig_sm_state_ns1;
  output [0:0]E;
  output sig_s2mm2cntl_sts_tvalid;
  output [60:0]Q;
  output sig_init_done_reg_0;
  output sig_init_done_reg_1;
  output sig_init_done_reg_2;
  output sig_init_done_reg_3;
  output sig_calc_error_reg_reg;
  output [6:0]\sig_s2mm_status_reg_reg[6] ;
  input sig_stream_rst;
  input sig_init_reg;
  input m_axi_aclk;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_dm_mm2s_cmd_tready;
  input sig_reg2cntlr_sg_mode;
  input ch1_ftch_queue_empty;
  input sig_fetch_update_empty;
  input [0:0]cdma_tvect_out;
  input sig_cntl2s2mm_cmd_tvalid;
  input sig_sgcntl2s2mm_cmd_tvalid;
  input [0:0]sig_sts_sm_pop_s2mm_sts_reg;
  input sig_sgcntl2s2mm_halt;
  input sig_cntl2s2mm_sts_tready;
  input sig_wsc2stat_status_valid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  input p_0_out;
  input sig_sm_pop_s2mm_sts_reg;
  input sig_init_done_0;
  input sig_init_done_1;
  input sig_init_done_2;
  input sig_init_done_3;
  input sig_calc_error_reg_reg_0;
  input sig_input_reg_empty;
  input sig_sm_halt_reg;
  input [6:0]D;
  input [59:0]\dmacr_i_reg[3] ;

  wire [6:0]D;
  wire [0:0]E;
  wire I_CMD_FIFO_n_67;
  wire [60:0]Q;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  wire [0:0]cdma_tvect_out;
  wire ch1_ftch_queue_empty;
  wire [59:0]\dmacr_i_reg[3] ;
  wire m_axi_aclk;
  wire p_0_out;
  wire sig_calc_error_reg_reg;
  wire sig_calc_error_reg_reg_0;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire sig_cntl2s2mm_cmd_tvalid;
  wire sig_cntl2s2mm_sts_tready;
  wire sig_dm_mm2s_cmd_tready;
  wire sig_fetch_update_empty;
  wire sig_ftch_sm_set_getdesc_reg;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_1;
  wire sig_init_done_2;
  wire sig_init_done_3;
  wire sig_init_done_4;
  wire sig_init_done_reg;
  wire sig_init_done_reg_0;
  wire sig_init_done_reg_1;
  wire sig_init_done_reg_2;
  wire sig_init_done_reg_3;
  wire sig_init_reg;
  wire sig_input_reg_empty;
  wire sig_reg2cntlr_sg_mode;
  wire sig_s2mm2cntl_sts_tvalid;
  wire [6:0]\sig_s2mm_status_reg_reg[6] ;
  wire sig_sgcntl2s2mm_cmd_tvalid;
  wire sig_sgcntl2s2mm_halt;
  wire sig_sm_halt_reg;
  wire sig_sm_pop_s2mm_sts_reg;
  wire sig_sm_state_ns1;
  wire sig_stat2wsc_status_ready;
  wire sig_stream_rst;
  wire [0:0]sig_sts_sm_pop_s2mm_sts_reg;
  wire sig_wsc2stat_status_valid;

  system_axi_cdma_0_0_axi_datamover_fifo__parameterized0 \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO 
       (.D(D),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 (sig_stat2wsc_status_ready),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 (\USE_SINGLE_REG.sig_regfifo_full_reg_reg ),
        .m_axi_aclk(m_axi_aclk),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .sig_cntl2s2mm_sts_tready(sig_cntl2s2mm_sts_tready),
        .sig_init_done(sig_init_done_4),
        .sig_mmap_reset_reg_reg(I_CMD_FIFO_n_67),
        .sig_reg2cntlr_sg_mode(sig_reg2cntlr_sg_mode),
        .sig_s2mm2cntl_sts_tvalid(sig_s2mm2cntl_sts_tvalid),
        .\sig_s2mm_status_reg_reg[6] (\sig_s2mm_status_reg_reg[6] ),
        .sig_sgcntl2s2mm_halt(sig_sgcntl2s2mm_halt),
        .sig_sm_pop_s2mm_sts_reg(sig_sm_pop_s2mm_sts_reg),
        .sig_stream_rst(sig_stream_rst),
        .sig_sts_sm_pop_s2mm_sts_reg(sig_sts_sm_pop_s2mm_sts_reg),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
  system_axi_cdma_0_0_axi_datamover_fifo I_CMD_FIFO
       (.E(E),
        .Q(Q),
        .cdma_tvect_out(cdma_tvect_out),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .\dmacr_i_reg[3] (\dmacr_i_reg[3] ),
        .m_axi_aclk(m_axi_aclk),
        .p_0_out(p_0_out),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_calc_error_reg_reg_0(sig_calc_error_reg_reg_0),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .sig_cntl2s2mm_cmd_tvalid(sig_cntl2s2mm_cmd_tvalid),
        .sig_dm_mm2s_cmd_tready(sig_dm_mm2s_cmd_tready),
        .sig_fetch_update_empty(sig_fetch_update_empty),
        .sig_ftch_sm_set_getdesc_reg(sig_ftch_sm_set_getdesc_reg),
        .sig_init_done(sig_init_done),
        .sig_init_done_0(sig_init_done_0),
        .sig_init_done_1(sig_init_done_1),
        .sig_init_done_2(sig_init_done_2),
        .sig_init_done_3(sig_init_done_3),
        .sig_init_done_4(sig_init_done_4),
        .sig_init_done_reg_0(sig_init_done_reg),
        .sig_init_done_reg_1(I_CMD_FIFO_n_67),
        .sig_init_done_reg_2(sig_init_done_reg_0),
        .sig_init_done_reg_3(sig_init_done_reg_1),
        .sig_init_done_reg_4(sig_init_done_reg_2),
        .sig_init_done_reg_5(sig_init_done_reg_3),
        .sig_init_reg(sig_init_reg),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_reg2cntlr_sg_mode(sig_reg2cntlr_sg_mode),
        .sig_sgcntl2s2mm_cmd_tvalid(sig_sgcntl2s2mm_cmd_tvalid),
        .sig_sm_halt_reg(sig_sm_halt_reg),
        .sig_sm_state_ns1(sig_sm_state_ns1),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_cmd_status" *) 
module system_axi_cdma_0_0_axi_datamover_cmd_status_10
   (sig_init_done,
    sig_cmd2mstr_cmd_valid,
    sig_dm_mm2s_cmd_tready,
    sig_init_done_0,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg ,
    sig_stat2rsc_status_ready,
    E,
    sig_mm2s2cntl_sts_tvalid,
    Q,
    sig_calc_error_reg_reg,
    \sig_mm2s_status_reg_reg[6] ,
    sig_mmap_reset_reg_reg,
    m_axi_aclk,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_stream_rst,
    sig_mmap_reset_reg_reg_0,
    sig_cntl2s2mm_cmd_tvalid,
    sig_reg2cntlr_sg_mode,
    sig_sgcntl2s2mm_cmd_tvalid,
    sig_sts_sm_pop_mm2s_sts_reg,
    sig_sgcntl2s2mm_halt,
    sig_cntl2mm2s_sts_tready,
    sig_rsc2stat_status_valid,
    p_0_out,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    sig_sm_pop_mm2s_sts_reg,
    in,
    sig_input_reg_empty,
    sig_sm_halt_reg,
    D,
    \dmacr_i_reg[3] );
  output sig_init_done;
  output sig_cmd2mstr_cmd_valid;
  output sig_dm_mm2s_cmd_tready;
  output sig_init_done_0;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  output sig_stat2rsc_status_ready;
  output [0:0]E;
  output sig_mm2s2cntl_sts_tvalid;
  output [60:0]Q;
  output sig_calc_error_reg_reg;
  output [6:0]\sig_mm2s_status_reg_reg[6] ;
  input sig_mmap_reset_reg_reg;
  input m_axi_aclk;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_stream_rst;
  input sig_mmap_reset_reg_reg_0;
  input sig_cntl2s2mm_cmd_tvalid;
  input sig_reg2cntlr_sg_mode;
  input sig_sgcntl2s2mm_cmd_tvalid;
  input [0:0]sig_sts_sm_pop_mm2s_sts_reg;
  input sig_sgcntl2s2mm_halt;
  input sig_cntl2mm2s_sts_tready;
  input sig_rsc2stat_status_valid;
  input p_0_out;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  input sig_sm_pop_mm2s_sts_reg;
  input [0:0]in;
  input sig_input_reg_empty;
  input sig_sm_halt_reg;
  input [6:0]D;
  input [59:0]\dmacr_i_reg[3] ;

  wire [6:0]D;
  wire [0:0]E;
  wire [60:0]Q;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  wire [59:0]\dmacr_i_reg[3] ;
  wire [0:0]in;
  wire m_axi_aclk;
  wire p_0_out;
  wire sig_calc_error_reg_reg;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire sig_cntl2mm2s_sts_tready;
  wire sig_cntl2s2mm_cmd_tvalid;
  wire sig_dm_mm2s_cmd_tready;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_input_reg_empty;
  wire sig_mm2s2cntl_sts_tvalid;
  wire [6:0]\sig_mm2s_status_reg_reg[6] ;
  wire sig_mmap_reset_reg_reg;
  wire sig_mmap_reset_reg_reg_0;
  wire sig_reg2cntlr_sg_mode;
  wire sig_rsc2stat_status_valid;
  wire sig_sgcntl2s2mm_cmd_tvalid;
  wire sig_sgcntl2s2mm_halt;
  wire sig_sm_halt_reg;
  wire sig_sm_pop_mm2s_sts_reg;
  wire sig_stat2rsc_status_ready;
  wire sig_stream_rst;
  wire [0:0]sig_sts_sm_pop_mm2s_sts_reg;

  system_axi_cdma_0_0_axi_datamover_fifo__parameterized0_13 \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO 
       (.D(D),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 (sig_stat2rsc_status_ready),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 (\USE_SINGLE_REG.sig_regfifo_full_reg_reg ),
        .m_axi_aclk(m_axi_aclk),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .sig_cntl2mm2s_sts_tready(sig_cntl2mm2s_sts_tready),
        .sig_init_done_0(sig_init_done_0),
        .sig_mm2s2cntl_sts_tvalid(sig_mm2s2cntl_sts_tvalid),
        .\sig_mm2s_status_reg_reg[6] (\sig_mm2s_status_reg_reg[6] ),
        .sig_mmap_reset_reg_reg(sig_mmap_reset_reg_reg_0),
        .sig_reg2cntlr_sg_mode(sig_reg2cntlr_sg_mode),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_sgcntl2s2mm_halt(sig_sgcntl2s2mm_halt),
        .sig_sm_pop_mm2s_sts_reg(sig_sm_pop_mm2s_sts_reg),
        .sig_stream_rst(sig_stream_rst),
        .sig_sts_sm_pop_mm2s_sts_reg(sig_sts_sm_pop_mm2s_sts_reg));
  system_axi_cdma_0_0_axi_datamover_fifo_14 I_CMD_FIFO
       (.E(E),
        .Q(Q),
        .\dmacr_i_reg[3] (\dmacr_i_reg[3] ),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .p_0_out(p_0_out),
        .sig_calc_error_reg_reg(sig_calc_error_reg_reg),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cntl2s2mm_cmd_tvalid(sig_cntl2s2mm_cmd_tvalid),
        .sig_dm_mm2s_cmd_tready(sig_dm_mm2s_cmd_tready),
        .sig_init_done(sig_init_done),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_mmap_reset_reg_reg(sig_mmap_reset_reg_reg),
        .sig_reg2cntlr_sg_mode(sig_reg2cntlr_sg_mode),
        .sig_sgcntl2s2mm_cmd_tvalid(sig_sgcntl2s2mm_cmd_tvalid),
        .sig_sm_halt_reg(sig_sm_halt_reg),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module system_axi_cdma_0_0_axi_datamover_fifo
   (sig_init_done_reg_0,
    sig_init_done,
    sig_cmd2mstr_cmd_valid,
    sig_ftch_sm_set_getdesc_reg,
    sig_sm_state_ns1,
    E,
    Q,
    sig_init_done_reg_1,
    sig_init_done_reg_2,
    sig_init_done_reg_3,
    sig_init_done_reg_4,
    sig_init_done_reg_5,
    sig_calc_error_reg_reg,
    sig_stream_rst,
    sig_init_reg,
    m_axi_aclk,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_dm_mm2s_cmd_tready,
    sig_reg2cntlr_sg_mode,
    ch1_ftch_queue_empty,
    sig_fetch_update_empty,
    cdma_tvect_out,
    sig_cntl2s2mm_cmd_tvalid,
    sig_sgcntl2s2mm_cmd_tvalid,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    p_0_out,
    sig_init_done_4,
    sig_init_done_0,
    sig_init_done_1,
    sig_init_done_2,
    sig_init_done_3,
    sig_calc_error_reg_reg_0,
    sig_input_reg_empty,
    sig_sm_halt_reg,
    \dmacr_i_reg[3] );
  output sig_init_done_reg_0;
  output sig_init_done;
  output sig_cmd2mstr_cmd_valid;
  output sig_ftch_sm_set_getdesc_reg;
  output sig_sm_state_ns1;
  output [0:0]E;
  output [60:0]Q;
  output sig_init_done_reg_1;
  output sig_init_done_reg_2;
  output sig_init_done_reg_3;
  output sig_init_done_reg_4;
  output sig_init_done_reg_5;
  output sig_calc_error_reg_reg;
  input sig_stream_rst;
  input sig_init_reg;
  input m_axi_aclk;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_dm_mm2s_cmd_tready;
  input sig_reg2cntlr_sg_mode;
  input ch1_ftch_queue_empty;
  input sig_fetch_update_empty;
  input [0:0]cdma_tvect_out;
  input sig_cntl2s2mm_cmd_tvalid;
  input sig_sgcntl2s2mm_cmd_tvalid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  input p_0_out;
  input sig_init_done_4;
  input sig_init_done_0;
  input sig_init_done_1;
  input sig_init_done_2;
  input sig_init_done_3;
  input sig_calc_error_reg_reg_0;
  input sig_input_reg_empty;
  input sig_sm_halt_reg;
  input [59:0]\dmacr_i_reg[3] ;

  wire [0:0]E;
  wire [60:0]Q;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__5_n_0 ;
  wire [0:0]cdma_tvect_out;
  wire ch1_ftch_queue_empty;
  wire [59:0]\dmacr_i_reg[3] ;
  wire m_axi_aclk;
  wire p_0_out;
  wire sig_calc_error_reg_i_2__0_n_0;
  wire sig_calc_error_reg_i_3__0_n_0;
  wire sig_calc_error_reg_i_4__0_n_0;
  wire sig_calc_error_reg_i_5__0_n_0;
  wire sig_calc_error_reg_i_6__0_n_0;
  wire sig_calc_error_reg_i_7__0_n_0;
  wire sig_calc_error_reg_reg;
  wire sig_calc_error_reg_reg_0;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire sig_cntl2s2mm_cmd_tvalid;
  wire sig_dm_mm2s_cmd_tready;
  wire sig_dm_s2mm_cmd_tready;
  wire sig_fetch_update_empty;
  wire sig_ftch_sm_set_getdesc_reg;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_1;
  wire sig_init_done_2;
  wire sig_init_done_3;
  wire sig_init_done_4;
  wire sig_init_done_i_1__9_n_0;
  wire sig_init_done_reg_0;
  wire sig_init_done_reg_1;
  wire sig_init_done_reg_2;
  wire sig_init_done_reg_3;
  wire sig_init_done_reg_4;
  wire sig_init_done_reg_5;
  wire sig_init_reg;
  wire sig_input_reg_empty;
  wire sig_reg2cntlr_sg_mode;
  wire sig_sgcntl2s2mm_cmd_tvalid;
  wire sig_sm_halt_reg;
  wire sig_sm_state_ns1;
  wire sig_stream_rst;

  LUT4 #(
    .INIT(16'hA808)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[67]_i_1 
       (.I0(sig_dm_s2mm_cmd_tready),
        .I1(sig_cntl2s2mm_cmd_tvalid),
        .I2(sig_reg2cntlr_sg_mode),
        .I3(sig_sgcntl2s2mm_cmd_tvalid),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [0]),
        .Q(Q[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [10]),
        .Q(Q[10]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[11] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [11]),
        .Q(Q[11]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[12] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [12]),
        .Q(Q[12]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [13]),
        .Q(Q[13]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[14] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [14]),
        .Q(Q[14]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[15] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [15]),
        .Q(Q[15]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[16] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [16]),
        .Q(Q[16]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[17] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [17]),
        .Q(Q[17]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[18] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [18]),
        .Q(Q[18]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[19] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [19]),
        .Q(Q[19]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [1]),
        .Q(Q[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[20] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [20]),
        .Q(Q[20]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [21]),
        .Q(Q[21]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [22]),
        .Q(Q[22]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [23]),
        .Q(Q[23]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [2]),
        .Q(Q[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[30] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(1'b1),
        .Q(Q[24]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[32] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [24]),
        .Q(Q[25]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [25]),
        .Q(Q[26]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [26]),
        .Q(Q[27]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [27]),
        .Q(Q[28]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [28]),
        .Q(Q[29]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [29]),
        .Q(Q[30]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [30]),
        .Q(Q[31]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [31]),
        .Q(Q[32]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [3]),
        .Q(Q[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [32]),
        .Q(Q[33]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [33]),
        .Q(Q[34]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [34]),
        .Q(Q[35]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [35]),
        .Q(Q[36]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [36]),
        .Q(Q[37]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [37]),
        .Q(Q[38]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [38]),
        .Q(Q[39]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [39]),
        .Q(Q[40]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [40]),
        .Q(Q[41]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [41]),
        .Q(Q[42]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [4]),
        .Q(Q[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [42]),
        .Q(Q[43]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [43]),
        .Q(Q[44]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [44]),
        .Q(Q[45]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [45]),
        .Q(Q[46]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [46]),
        .Q(Q[47]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [47]),
        .Q(Q[48]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [48]),
        .Q(Q[49]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [49]),
        .Q(Q[50]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [50]),
        .Q(Q[51]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [51]),
        .Q(Q[52]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [5]),
        .Q(Q[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [52]),
        .Q(Q[53]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [53]),
        .Q(Q[54]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [54]),
        .Q(Q[55]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [55]),
        .Q(Q[56]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [56]),
        .Q(Q[57]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[65] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [57]),
        .Q(Q[58]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [58]),
        .Q(Q[59]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [59]),
        .Q(Q[60]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [6]),
        .Q(Q[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [7]),
        .Q(Q[7]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [8]),
        .Q(Q[8]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[9] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [9]),
        .Q(Q[9]),
        .R(sig_stream_rst));
  LUT5 #(
    .INIT(32'hFFFF4700)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__5 
       (.I0(sig_sgcntl2s2mm_cmd_tvalid),
        .I1(sig_reg2cntlr_sg_mode),
        .I2(sig_cntl2s2mm_cmd_tvalid),
        .I3(sig_dm_s2mm_cmd_tready),
        .I4(p_0_out),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__5_n_0 ),
        .Q(sig_dm_s2mm_cmd_tready),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .Q(sig_cmd2mstr_cmd_valid),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0F0F0F0F2F0F0F0)) 
    sig_calc_error_reg_i_1__0
       (.I0(sig_calc_error_reg_i_2__0_n_0),
        .I1(sig_calc_error_reg_i_3__0_n_0),
        .I2(sig_calc_error_reg_reg_0),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_input_reg_empty),
        .I5(sig_sm_halt_reg),
        .O(sig_calc_error_reg_reg));
  LUT5 #(
    .INIT(32'h00000001)) 
    sig_calc_error_reg_i_2__0
       (.I0(Q[6]),
        .I1(Q[8]),
        .I2(Q[5]),
        .I3(Q[21]),
        .I4(sig_calc_error_reg_i_4__0_n_0),
        .O(sig_calc_error_reg_i_2__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sig_calc_error_reg_i_3__0
       (.I0(sig_calc_error_reg_i_5__0_n_0),
        .I1(sig_calc_error_reg_i_6__0_n_0),
        .I2(sig_calc_error_reg_i_7__0_n_0),
        .I3(Q[12]),
        .I4(Q[13]),
        .I5(Q[2]),
        .O(sig_calc_error_reg_i_3__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_calc_error_reg_i_4__0
       (.I0(Q[19]),
        .I1(Q[16]),
        .I2(Q[22]),
        .I3(Q[9]),
        .O(sig_calc_error_reg_i_4__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_calc_error_reg_i_5__0
       (.I0(Q[18]),
        .I1(Q[7]),
        .I2(Q[17]),
        .I3(Q[1]),
        .O(sig_calc_error_reg_i_5__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_calc_error_reg_i_6__0
       (.I0(Q[14]),
        .I1(Q[11]),
        .I2(Q[20]),
        .I3(Q[10]),
        .O(sig_calc_error_reg_i_6__0_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_calc_error_reg_i_7__0
       (.I0(Q[15]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[0]),
        .O(sig_calc_error_reg_i_7__0_n_0));
  LUT5 #(
    .INIT(32'hFF7FFFFF)) 
    sig_ftch_sm_set_getdesc_i_3
       (.I0(sig_dm_s2mm_cmd_tready),
        .I1(sig_dm_mm2s_cmd_tready),
        .I2(sig_reg2cntlr_sg_mode),
        .I3(ch1_ftch_queue_empty),
        .I4(sig_fetch_update_empty),
        .O(sig_ftch_sm_set_getdesc_reg));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__10
       (.I0(sig_init_reg),
        .I1(sig_init_done_reg_0),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .I3(sig_init_done_4),
        .O(sig_init_done_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__11
       (.I0(sig_init_reg),
        .I1(sig_init_done_reg_0),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .I3(sig_init_done_0),
        .O(sig_init_done_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__12
       (.I0(sig_init_reg),
        .I1(sig_init_done_reg_0),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .I3(sig_init_done_1),
        .O(sig_init_done_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__13
       (.I0(sig_init_reg),
        .I1(sig_init_done_reg_0),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .I3(sig_init_done_2),
        .O(sig_init_done_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__14
       (.I0(sig_init_reg),
        .I1(sig_init_done_reg_0),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .I3(sig_init_done_3),
        .O(sig_init_done_reg_5));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__9
       (.I0(sig_init_reg),
        .I1(sig_init_done_reg_0),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .I3(sig_init_done),
        .O(sig_init_done_i_1__9_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_init_done_i_1__9_n_0),
        .Q(sig_init_done),
        .R(1'b0));
  FDSE #(
    .INIT(1'b0)) 
    sig_init_reg2_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_init_reg),
        .Q(sig_init_done_reg_0),
        .S(sig_stream_rst));
  LUT4 #(
    .INIT(16'h0080)) 
    sig_sm_clr_idle_ns_i_1
       (.I0(sig_dm_s2mm_cmd_tready),
        .I1(sig_dm_mm2s_cmd_tready),
        .I2(cdma_tvect_out),
        .I3(sig_reg2cntlr_sg_mode),
        .O(sig_sm_state_ns1));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module system_axi_cdma_0_0_axi_datamover_fifo_14
   (sig_init_done,
    sig_cmd2mstr_cmd_valid,
    sig_dm_mm2s_cmd_tready,
    E,
    Q,
    sig_calc_error_reg_reg,
    sig_mmap_reset_reg_reg,
    m_axi_aclk,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_stream_rst,
    sig_cntl2s2mm_cmd_tvalid,
    sig_reg2cntlr_sg_mode,
    sig_sgcntl2s2mm_cmd_tvalid,
    p_0_out,
    in,
    sig_input_reg_empty,
    sig_sm_halt_reg,
    \dmacr_i_reg[3] );
  output sig_init_done;
  output sig_cmd2mstr_cmd_valid;
  output sig_dm_mm2s_cmd_tready;
  output [0:0]E;
  output [60:0]Q;
  output sig_calc_error_reg_reg;
  input sig_mmap_reset_reg_reg;
  input m_axi_aclk;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_stream_rst;
  input sig_cntl2s2mm_cmd_tvalid;
  input sig_reg2cntlr_sg_mode;
  input sig_sgcntl2s2mm_cmd_tvalid;
  input p_0_out;
  input [0:0]in;
  input sig_input_reg_empty;
  input sig_sm_halt_reg;
  input [59:0]\dmacr_i_reg[3] ;

  wire [0:0]E;
  wire [60:0]Q;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__3_n_0 ;
  wire [59:0]\dmacr_i_reg[3] ;
  wire [0:0]in;
  wire m_axi_aclk;
  wire p_0_out;
  wire sig_calc_error_reg_i_2_n_0;
  wire sig_calc_error_reg_i_3_n_0;
  wire sig_calc_error_reg_i_4_n_0;
  wire sig_calc_error_reg_i_5_n_0;
  wire sig_calc_error_reg_i_6_n_0;
  wire sig_calc_error_reg_i_7_n_0;
  wire sig_calc_error_reg_reg;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cntl2s2mm_cmd_tvalid;
  wire sig_dm_mm2s_cmd_tready;
  wire sig_init_done;
  wire sig_input_reg_empty;
  wire sig_mmap_reset_reg_reg;
  wire sig_reg2cntlr_sg_mode;
  wire sig_sgcntl2s2mm_cmd_tvalid;
  wire sig_sm_halt_reg;
  wire sig_stream_rst;

  LUT4 #(
    .INIT(16'hA808)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[67]_i_1__0 
       (.I0(sig_dm_mm2s_cmd_tready),
        .I1(sig_cntl2s2mm_cmd_tvalid),
        .I2(sig_reg2cntlr_sg_mode),
        .I3(sig_sgcntl2s2mm_cmd_tvalid),
        .O(E));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [0]),
        .Q(Q[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [10]),
        .Q(Q[10]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[11] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [11]),
        .Q(Q[11]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[12] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [12]),
        .Q(Q[12]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[13] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [13]),
        .Q(Q[13]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[14] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [14]),
        .Q(Q[14]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[15] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [15]),
        .Q(Q[15]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[16] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [16]),
        .Q(Q[16]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[17] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [17]),
        .Q(Q[17]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[18] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [18]),
        .Q(Q[18]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[19] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [19]),
        .Q(Q[19]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [1]),
        .Q(Q[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[20] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [20]),
        .Q(Q[20]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[21] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [21]),
        .Q(Q[21]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[22] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [22]),
        .Q(Q[22]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [23]),
        .Q(Q[23]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [2]),
        .Q(Q[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[30] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(1'b1),
        .Q(Q[24]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[32] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [24]),
        .Q(Q[25]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[33] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [25]),
        .Q(Q[26]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[34] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [26]),
        .Q(Q[27]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [27]),
        .Q(Q[28]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [28]),
        .Q(Q[29]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[37] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [29]),
        .Q(Q[30]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [30]),
        .Q(Q[31]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [31]),
        .Q(Q[32]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [3]),
        .Q(Q[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [32]),
        .Q(Q[33]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [33]),
        .Q(Q[34]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [34]),
        .Q(Q[35]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [35]),
        .Q(Q[36]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [36]),
        .Q(Q[37]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [37]),
        .Q(Q[38]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [38]),
        .Q(Q[39]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [39]),
        .Q(Q[40]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [40]),
        .Q(Q[41]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [41]),
        .Q(Q[42]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [4]),
        .Q(Q[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [42]),
        .Q(Q[43]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [43]),
        .Q(Q[44]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [44]),
        .Q(Q[45]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [45]),
        .Q(Q[46]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [46]),
        .Q(Q[47]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [47]),
        .Q(Q[48]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [48]),
        .Q(Q[49]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [49]),
        .Q(Q[50]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [50]),
        .Q(Q[51]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [51]),
        .Q(Q[52]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [5]),
        .Q(Q[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [52]),
        .Q(Q[53]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [53]),
        .Q(Q[54]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [54]),
        .Q(Q[55]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [55]),
        .Q(Q[56]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[64] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [56]),
        .Q(Q[57]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[65] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [57]),
        .Q(Q[58]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [58]),
        .Q(Q[59]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[67] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [59]),
        .Q(Q[60]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [6]),
        .Q(Q[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [7]),
        .Q(Q[7]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[8] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [8]),
        .Q(Q[8]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[9] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\dmacr_i_reg[3] [9]),
        .Q(Q[9]),
        .R(sig_stream_rst));
  LUT5 #(
    .INIT(32'hFFFF4700)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__3 
       (.I0(sig_sgcntl2s2mm_cmd_tvalid),
        .I1(sig_reg2cntlr_sg_mode),
        .I2(sig_cntl2s2mm_cmd_tvalid),
        .I3(sig_dm_mm2s_cmd_tready),
        .I4(p_0_out),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__3_n_0 ),
        .Q(sig_dm_mm2s_cmd_tready),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .Q(sig_cmd2mstr_cmd_valid),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hF0F0F0F0F2F0F0F0)) 
    sig_calc_error_reg_i_1
       (.I0(sig_calc_error_reg_i_2_n_0),
        .I1(sig_calc_error_reg_i_3_n_0),
        .I2(in),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_input_reg_empty),
        .I5(sig_sm_halt_reg),
        .O(sig_calc_error_reg_reg));
  LUT5 #(
    .INIT(32'h00000001)) 
    sig_calc_error_reg_i_2
       (.I0(Q[6]),
        .I1(Q[8]),
        .I2(Q[5]),
        .I3(Q[21]),
        .I4(sig_calc_error_reg_i_4_n_0),
        .O(sig_calc_error_reg_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sig_calc_error_reg_i_3
       (.I0(sig_calc_error_reg_i_5_n_0),
        .I1(sig_calc_error_reg_i_6_n_0),
        .I2(sig_calc_error_reg_i_7_n_0),
        .I3(Q[12]),
        .I4(Q[13]),
        .I5(Q[2]),
        .O(sig_calc_error_reg_i_3_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_calc_error_reg_i_4
       (.I0(Q[19]),
        .I1(Q[16]),
        .I2(Q[22]),
        .I3(Q[9]),
        .O(sig_calc_error_reg_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_calc_error_reg_i_5
       (.I0(Q[18]),
        .I1(Q[7]),
        .I2(Q[17]),
        .I3(Q[1]),
        .O(sig_calc_error_reg_i_5_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_calc_error_reg_i_6
       (.I0(Q[14]),
        .I1(Q[11]),
        .I2(Q[20]),
        .I3(Q[10]),
        .O(sig_calc_error_reg_i_6_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_calc_error_reg_i_7
       (.I0(Q[15]),
        .I1(Q[4]),
        .I2(Q[3]),
        .I3(Q[0]),
        .O(sig_calc_error_reg_i_7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_mmap_reset_reg_reg),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module system_axi_cdma_0_0_axi_datamover_fifo__parameterized0
   (sig_init_done,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ,
    sig_s2mm2cntl_sts_tvalid,
    \sig_s2mm_status_reg_reg[6] ,
    sig_mmap_reset_reg_reg,
    m_axi_aclk,
    sig_stream_rst,
    sig_sts_sm_pop_s2mm_sts_reg,
    sig_sgcntl2s2mm_halt,
    sig_reg2cntlr_sg_mode,
    sig_cntl2s2mm_sts_tready,
    sig_wsc2stat_status_valid,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_sm_pop_s2mm_sts_reg,
    D);
  output sig_init_done;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  output \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ;
  output sig_s2mm2cntl_sts_tvalid;
  output [6:0]\sig_s2mm_status_reg_reg[6] ;
  input sig_mmap_reset_reg_reg;
  input m_axi_aclk;
  input sig_stream_rst;
  input [0:0]sig_sts_sm_pop_s2mm_sts_reg;
  input sig_sgcntl2s2mm_halt;
  input sig_reg2cntlr_sg_mode;
  input sig_cntl2s2mm_sts_tready;
  input sig_wsc2stat_status_valid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_sm_pop_s2mm_sts_reg;
  input [6:0]D;

  wire [6:0]D;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__6_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__6_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  wire m_axi_aclk;
  wire p_0_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cntl2s2mm_sts_tready;
  wire sig_init_done;
  wire sig_mmap_reset_reg_reg;
  wire sig_push_regfifo;
  wire sig_reg2cntlr_sg_mode;
  wire sig_s2mm2cntl_sts_tvalid;
  wire [6:0]\sig_s2mm_status_reg_reg[6] ;
  wire sig_sgcntl2s2mm_halt;
  wire sig_sm_pop_s2mm_sts_reg;
  wire sig_stream_rst;
  wire [0:0]sig_sts_sm_pop_s2mm_sts_reg;
  wire sig_wsc2stat_status_valid;

  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_sig_sm_state[0]_i_2 
       (.I0(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I1(sig_reg2cntlr_sg_mode),
        .O(sig_s2mm2cntl_sts_tvalid));
  LUT2 #(
    .INIT(4'h8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1__1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .I1(sig_wsc2stat_status_valid),
        .O(sig_push_regfifo));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[0]),
        .Q(\sig_s2mm_status_reg_reg[6] [0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[1]),
        .Q(\sig_s2mm_status_reg_reg[6] [1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[2]),
        .Q(\sig_s2mm_status_reg_reg[6] [2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[3]),
        .Q(\sig_s2mm_status_reg_reg[6] [3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[4]),
        .Q(\sig_s2mm_status_reg_reg[6] [4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[5]),
        .Q(\sig_s2mm_status_reg_reg[6] [5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[6]),
        .Q(\sig_s2mm_status_reg_reg[6] [6]),
        .R(sig_stream_rst));
  LUT3 #(
    .INIT(8'hBA)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__6 
       (.I0(p_0_out),
        .I1(sig_wsc2stat_status_valid),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__6_n_0 ));
  LUT6 #(
    .INIT(64'hFEAAFFAAFEAAAAAA)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_2__2 
       (.I0(sig_init_done),
        .I1(sig_sts_sm_pop_s2mm_sts_reg),
        .I2(sig_sgcntl2s2mm_halt),
        .I3(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I4(sig_reg2cntlr_sg_mode),
        .I5(sig_cntl2s2mm_sts_tready),
        .O(p_0_out));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__6_n_0 ),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .R(sig_stream_rst));
  LUT5 #(
    .INIT(32'h0000EA00)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__6 
       (.I0(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .I2(sig_wsc2stat_status_valid),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I4(sig_sm_pop_s2mm_sts_reg),
        .O(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__6_n_0 ),
        .Q(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_mmap_reset_reg_reg),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module system_axi_cdma_0_0_axi_datamover_fifo__parameterized0_13
   (sig_init_done_0,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ,
    sig_mm2s2cntl_sts_tvalid,
    \sig_mm2s_status_reg_reg[6] ,
    sig_mmap_reset_reg_reg,
    m_axi_aclk,
    sig_stream_rst,
    sig_sts_sm_pop_mm2s_sts_reg,
    sig_sgcntl2s2mm_halt,
    sig_reg2cntlr_sg_mode,
    sig_cntl2mm2s_sts_tready,
    sig_rsc2stat_status_valid,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_sm_pop_mm2s_sts_reg,
    D);
  output sig_init_done_0;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  output \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ;
  output sig_mm2s2cntl_sts_tvalid;
  output [6:0]\sig_mm2s_status_reg_reg[6] ;
  input sig_mmap_reset_reg_reg;
  input m_axi_aclk;
  input sig_stream_rst;
  input [0:0]sig_sts_sm_pop_mm2s_sts_reg;
  input sig_sgcntl2s2mm_halt;
  input sig_reg2cntlr_sg_mode;
  input sig_cntl2mm2s_sts_tready;
  input sig_rsc2stat_status_valid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_sm_pop_mm2s_sts_reg;
  input [6:0]D;

  wire [6:0]D;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__4_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__4_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ;
  wire m_axi_aclk;
  wire p_0_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cntl2mm2s_sts_tready;
  wire sig_init_done_0;
  wire sig_mm2s2cntl_sts_tvalid;
  wire [6:0]\sig_mm2s_status_reg_reg[6] ;
  wire sig_mmap_reset_reg_reg;
  wire sig_push_regfifo;
  wire sig_reg2cntlr_sg_mode;
  wire sig_rsc2stat_status_valid;
  wire sig_sgcntl2s2mm_halt;
  wire sig_sm_pop_mm2s_sts_reg;
  wire sig_stream_rst;
  wire [0:0]sig_sts_sm_pop_mm2s_sts_reg;

  LUT2 #(
    .INIT(4'h2)) 
    \FSM_sequential_sig_sm_state[1]_i_2 
       (.I0(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I1(sig_reg2cntlr_sg_mode),
        .O(sig_mm2s2cntl_sts_tvalid));
  LUT2 #(
    .INIT(4'h8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1__0 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .I1(sig_rsc2stat_status_valid),
        .O(sig_push_regfifo));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[0]),
        .Q(\sig_mm2s_status_reg_reg[6] [0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[1]),
        .Q(\sig_mm2s_status_reg_reg[6] [1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[2]),
        .Q(\sig_mm2s_status_reg_reg[6] [2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[3]),
        .Q(\sig_mm2s_status_reg_reg[6] [3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[4]),
        .Q(\sig_mm2s_status_reg_reg[6] [4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[5]),
        .Q(\sig_mm2s_status_reg_reg[6] [5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[6]),
        .Q(\sig_mm2s_status_reg_reg[6] [6]),
        .R(sig_stream_rst));
  LUT3 #(
    .INIT(8'hBA)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__4 
       (.I0(p_0_out),
        .I1(sig_rsc2stat_status_valid),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__4_n_0 ));
  LUT6 #(
    .INIT(64'hFEAAFFAAFEAAAAAA)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_2__0 
       (.I0(sig_init_done_0),
        .I1(sig_sts_sm_pop_mm2s_sts_reg),
        .I2(sig_sgcntl2s2mm_halt),
        .I3(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I4(sig_reg2cntlr_sg_mode),
        .I5(sig_cntl2mm2s_sts_tready),
        .O(p_0_out));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__4_n_0 ),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .R(sig_stream_rst));
  LUT5 #(
    .INIT(32'h0000EA00)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__4 
       (.I0(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0]_0 ),
        .I2(sig_rsc2stat_status_valid),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I4(sig_sm_pop_mm2s_sts_reg),
        .O(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__4_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__4_n_0 ),
        .Q(\USE_SINGLE_REG.sig_regfifo_full_reg_reg_0 ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_mmap_reset_reg_reg),
        .Q(sig_init_done_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module system_axi_cdma_0_0_axi_datamover_fifo__parameterized1
   (sig_init_done,
    sel,
    sig_push_addr_reg1_out,
    sig_addr_valid_reg_reg,
    out,
    sig_stream_rst,
    m_axi_aclk,
    sig_mmap_reset_reg_reg,
    sig_halt_reg_reg,
    sig_addr_reg_empty_reg,
    p_12_out,
    sig_halt_reg_reg_0,
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ,
    in);
  output sig_init_done;
  output sel;
  output sig_push_addr_reg1_out;
  output sig_addr_valid_reg_reg;
  output [38:0]out;
  input sig_stream_rst;
  input m_axi_aclk;
  input sig_mmap_reset_reg_reg;
  input sig_halt_reg_reg;
  input sig_addr_reg_empty_reg;
  input p_12_out;
  input sig_halt_reg_reg_0;
  input \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  input [36:0]in;

  wire \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  wire [36:0]in;
  wire m_axi_aclk;
  wire [38:0]out;
  wire p_12_out;
  wire sel;
  wire sig_addr_reg_empty_reg;
  wire sig_addr_valid_reg_reg;
  wire sig_halt_reg_reg;
  wire sig_halt_reg_reg_0;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1__4_n_0;
  wire sig_init_done;
  wire sig_mmap_reset_reg_reg;
  wire sig_push_addr_reg1_out;
  wire sig_stream_rst;

  system_axi_cdma_0_0_srl_fifo_f__parameterized1 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg (\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .p_12_out(p_12_out),
        .sig_addr_reg_empty_reg(sig_addr_reg_empty_reg),
        .sig_addr_valid_reg_reg(sig_addr_valid_reg_reg),
        .sig_calc_error_reg_reg(sel),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_halt_reg_reg_0(sig_halt_reg_reg_0),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_posted_to_axi_2_reg(sig_push_addr_reg1_out),
        .sig_stream_rst(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1__4
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1__4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1__4_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_mmap_reset_reg_reg),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module system_axi_cdma_0_0_axi_datamover_fifo__parameterized1_15
   (sig_init_done,
    sel,
    sig_push_addr_reg1_out,
    sig_addr_valid_reg_reg,
    out,
    sig_stream_rst,
    m_axi_aclk,
    sig_mmap_reset_reg_reg,
    sig_addr_reg_empty,
    sig_halt_reg_reg,
    sig_mstr2addr_cmd_valid,
    in);
  output sig_init_done;
  output sel;
  output sig_push_addr_reg1_out;
  output sig_addr_valid_reg_reg;
  output [38:0]out;
  input sig_stream_rst;
  input m_axi_aclk;
  input sig_mmap_reset_reg_reg;
  input sig_addr_reg_empty;
  input sig_halt_reg_reg;
  input sig_mstr2addr_cmd_valid;
  input [36:0]in;

  wire [36:0]in;
  wire m_axi_aclk;
  wire [38:0]out;
  wire sel;
  wire sig_addr_reg_empty;
  wire sig_addr_valid_reg_reg;
  wire sig_halt_reg_reg;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1__1_n_0;
  wire sig_init_done;
  wire sig_mmap_reset_reg_reg;
  wire sig_mstr2addr_cmd_valid;
  wire sig_push_addr_reg1_out;
  wire sig_stream_rst;

  system_axi_cdma_0_0_srl_fifo_f__parameterized1_16 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.in(in),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_addr_valid_reg_reg(sig_addr_valid_reg_reg),
        .sig_calc_error_reg_reg(sel),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out),
        .sig_stream_rst(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1__1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1__1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1__1_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_mmap_reset_reg_reg),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module system_axi_cdma_0_0_axi_datamover_fifo__parameterized2
   (\INFERRED_GEN.cnt_i_reg[1] ,
    sig_init_done,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    sig_dqual_reg_empty_reg,
    sel,
    D,
    out,
    E,
    sig_push_dqual_reg,
    sig_dqual_reg_empty_reg_0,
    sig_ld_new_cmd_reg_reg,
    sig_last_dbeat_reg,
    sig_first_dbeat_reg,
    sig_stream_rst,
    m_axi_aclk,
    sig_mmap_reset_reg_reg,
    sig_mstr2data_cmd_valid,
    Q,
    \sig_dbeat_cntr_reg[2] ,
    \sig_dbeat_cntr_reg[4] ,
    sig_dqual_reg_empty,
    sig_next_sequential_reg,
    sig_last_dbeat_reg_0,
    sig_halt_reg_reg,
    sig_addr_posted_cntr,
    sig_next_calc_error_reg,
    sig_dqual_reg_full,
    sig_data2rsc_valid,
    sig_rsc2stat_status_valid,
    sig_stat2rsc_status_ready,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_ld_new_cmd_reg,
    \sig_dbeat_cntr_reg[3] ,
    sig_first_dbeat,
    \sig_dbeat_cntr_reg[6] ,
    in);
  output \INFERRED_GEN.cnt_i_reg[1] ;
  output sig_init_done;
  output \INFERRED_GEN.cnt_i_reg[1]_0 ;
  output sig_dqual_reg_empty_reg;
  output sel;
  output [7:0]D;
  output [23:0]out;
  output [0:0]E;
  output sig_push_dqual_reg;
  output sig_dqual_reg_empty_reg_0;
  output sig_ld_new_cmd_reg_reg;
  output sig_last_dbeat_reg;
  output sig_first_dbeat_reg;
  input sig_stream_rst;
  input m_axi_aclk;
  input sig_mmap_reset_reg_reg;
  input sig_mstr2data_cmd_valid;
  input [7:0]Q;
  input \sig_dbeat_cntr_reg[2] ;
  input \sig_dbeat_cntr_reg[4] ;
  input sig_dqual_reg_empty;
  input sig_next_sequential_reg;
  input sig_last_dbeat_reg_0;
  input sig_halt_reg_reg;
  input [2:0]sig_addr_posted_cntr;
  input sig_next_calc_error_reg;
  input sig_dqual_reg_full;
  input sig_data2rsc_valid;
  input sig_rsc2stat_status_valid;
  input sig_stat2rsc_status_ready;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_ld_new_cmd_reg;
  input \sig_dbeat_cntr_reg[3] ;
  input sig_first_dbeat;
  input \sig_dbeat_cntr_reg[6] ;
  input [26:0]in;

  wire [7:0]D;
  wire [0:0]E;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire [7:0]Q;
  wire [26:0]in;
  wire m_axi_aclk;
  wire [23:0]out;
  wire sel;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2rsc_valid;
  wire \sig_dbeat_cntr_reg[2] ;
  wire \sig_dbeat_cntr_reg[3] ;
  wire \sig_dbeat_cntr_reg[4] ;
  wire \sig_dbeat_cntr_reg[6] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat;
  wire sig_first_dbeat_reg;
  wire sig_halt_reg_reg;
  wire sig_inhibit_rdy_n_i_1__3_n_0;
  wire sig_init_done;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_ld_new_cmd_reg;
  wire sig_ld_new_cmd_reg_reg;
  wire sig_mmap_reset_reg_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_sequential_reg;
  wire sig_push_dqual_reg;
  wire sig_rsc2stat_status_valid;
  wire sig_stat2rsc_status_ready;
  wire sig_stream_rst;

  system_axi_cdma_0_0_srl_fifo_f__parameterized2 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .Q(Q),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .\sig_dbeat_cntr_reg[2] (\sig_dbeat_cntr_reg[2] ),
        .\sig_dbeat_cntr_reg[3] (\sig_dbeat_cntr_reg[3] ),
        .\sig_dbeat_cntr_reg[4] (\sig_dbeat_cntr_reg[4] ),
        .\sig_dbeat_cntr_reg[6] (\sig_dbeat_cntr_reg[6] ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_first_dbeat(sig_first_dbeat),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_inhibit_rdy_n_reg(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_0),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_ld_new_cmd_reg_reg(sig_ld_new_cmd_reg_reg),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_calc_error_reg_reg(sel),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_push_dqual_reg(sig_push_dqual_reg),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready),
        .sig_stream_rst(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1__3
       (.I0(sig_init_done),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .O(sig_inhibit_rdy_n_i_1__3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1__3_n_0),
        .Q(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_mmap_reset_reg_reg),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module system_axi_cdma_0_0_axi_datamover_fifo__parameterized3
   (sig_init_done,
    D,
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    m_axi_bready,
    \INFERRED_GEN.cnt_i_reg[2] ,
    E,
    sig_stream_rst,
    m_axi_aclk,
    sig_mmap_reset_reg_reg,
    Q,
    out,
    sig_data2wsc_calc_err_reg,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ,
    sig_halt_reg_reg,
    sig_push_coelsc_reg,
    m_axi_bvalid,
    \INFERRED_GEN.cnt_i_reg[3] ,
    m_axi_bresp);
  output sig_init_done;
  output [2:0]D;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  output m_axi_bready;
  output [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  output [0:0]E;
  input sig_stream_rst;
  input m_axi_aclk;
  input sig_mmap_reset_reg_reg;
  input [3:0]Q;
  input out;
  input [0:0]sig_data2wsc_calc_err_reg;
  input [1:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  input sig_halt_reg_reg;
  input sig_push_coelsc_reg;
  input m_axi_bvalid;
  input \INFERRED_GEN.cnt_i_reg[3] ;
  input [1:0]m_axi_bresp;

  wire [2:0]D;
  wire [0:0]E;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire [1:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[3] ;
  wire [3:0]Q;
  wire m_axi_aclk;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire out;
  wire [0:0]sig_data2wsc_calc_err_reg;
  wire sig_halt_reg_reg;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1_n_0;
  wire sig_init_done;
  wire sig_mmap_reset_reg_reg;
  wire sig_push_coelsc_reg;
  wire sig_stream_rst;

  system_axi_cdma_0_0_srl_fifo_f__parameterized3 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 (\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .\INFERRED_GEN.cnt_i_reg[3] (\INFERRED_GEN.cnt_i_reg[3] ),
        .Q(Q),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .out(out),
        .sig_data2wsc_calc_err_reg(sig_data2wsc_calc_err_reg),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_stream_rst(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1
       (.I0(sig_init_done),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_mmap_reset_reg_reg),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module system_axi_cdma_0_0_axi_datamover_fifo__parameterized4
   (\INFERRED_GEN.cnt_i_reg[0] ,
    sig_init_done_0,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    sig_push_coelsc_reg,
    E,
    D,
    out,
    p_4_out,
    \INFERRED_GEN.cnt_i_reg[1] ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ,
    sig_stream_rst,
    m_axi_aclk,
    sig_mmap_reset_reg_reg,
    Q,
    sig_tlast_err_stop,
    sig_push_to_wsc,
    \INFERRED_GEN.cnt_i_reg[3] ,
    sig_coelsc_reg_empty,
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ,
    in);
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output sig_init_done_0;
  output \INFERRED_GEN.cnt_i_reg[0]_0 ;
  output sig_push_coelsc_reg;
  output [0:0]E;
  output [2:0]D;
  output [5:0]out;
  output p_4_out;
  output \INFERRED_GEN.cnt_i_reg[1] ;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ;
  input sig_stream_rst;
  input m_axi_aclk;
  input sig_mmap_reset_reg_reg;
  input [3:0]Q;
  input sig_tlast_err_stop;
  input sig_push_to_wsc;
  input [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  input sig_coelsc_reg_empty;
  input [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  input [0:6]in;

  wire [2:0]D;
  wire [0:0]E;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  wire [3:0]Q;
  wire [0:6]in;
  wire m_axi_aclk;
  wire [5:0]out;
  wire p_4_out;
  wire sig_coelsc_reg_empty;
  wire sig_inhibit_rdy_n_i_1__5_n_0;
  wire sig_init_done_0;
  wire sig_mmap_reset_reg_reg;
  wire sig_push_coelsc_reg;
  wire sig_push_to_wsc;
  wire sig_stream_rst;
  wire sig_tlast_err_stop;

  system_axi_cdma_0_0_srl_fifo_f__parameterized4 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg (sig_push_coelsc_reg),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[3] (\INFERRED_GEN.cnt_i_reg[3] ),
        .Q(Q),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .p_4_out(p_4_out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_inhibit_rdy_n_reg(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_err_stop(sig_tlast_err_stop));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1__5
       (.I0(sig_init_done_0),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .O(sig_inhibit_rdy_n_i_1__5_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1__5_n_0),
        .Q(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_mmap_reset_reg_reg),
        .Q(sig_init_done_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_fifo" *) 
module system_axi_cdma_0_0_axi_datamover_fifo__parameterized5
   (\INFERRED_GEN.cnt_i_reg[1] ,
    sig_init_done,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    sig_next_calc_error_reg_reg,
    sig_push_dqual_reg,
    D,
    E,
    sel,
    out,
    sig_dqual_reg_empty_reg,
    sig_dqual_reg_empty_reg_0,
    sig_halt_cmplt_reg,
    sig_last_dbeat_reg,
    sig_ld_new_cmd_reg_reg,
    sig_first_dbeat_reg,
    sig_stream_rst,
    m_axi_aclk,
    sig_mmap_reset_reg_reg,
    sig_last_mmap_dbeat_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    \sig_dbeat_cntr_reg[0] ,
    Q,
    \sig_dbeat_cntr_reg[4] ,
    sig_s_ready_out_reg,
    p_1_out,
    sig_s_ready_out_reg_0,
    sig_dqual_reg_empty,
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ,
    \sig_addr_posted_cntr_reg[1] ,
    \sig_addr_posted_cntr_reg[0] ,
    m_axi_rvalid,
    sig_last_mmap_dbeat_reg,
    sig_halt_reg_reg,
    sig_addr_posted_cntr,
    sig_posted_to_axi_reg,
    sig_dqual_reg_full,
    sig_next_calc_error_reg,
    sig_wdc_status_going_full,
    sig_wsc2stat_status_valid,
    sig_stat2wsc_status_ready,
    sig_last_dbeat_reg_0,
    sig_next_sequential_reg,
    sig_s_ready_out_reg_1,
    sig_s_ready_out_reg_2,
    sig_ld_new_cmd_reg,
    sig_first_dbeat_reg_0,
    in);
  output \INFERRED_GEN.cnt_i_reg[1] ;
  output sig_init_done;
  output \INFERRED_GEN.cnt_i_reg[1]_0 ;
  output sig_next_calc_error_reg_reg;
  output sig_push_dqual_reg;
  output [7:0]D;
  output [0:0]E;
  output sel;
  output [23:0]out;
  output sig_dqual_reg_empty_reg;
  output sig_dqual_reg_empty_reg_0;
  output sig_halt_cmplt_reg;
  output sig_last_dbeat_reg;
  output sig_ld_new_cmd_reg_reg;
  output sig_first_dbeat_reg;
  input sig_stream_rst;
  input m_axi_aclk;
  input sig_mmap_reset_reg_reg;
  input sig_last_mmap_dbeat_0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input \sig_dbeat_cntr_reg[0] ;
  input [7:0]Q;
  input \sig_dbeat_cntr_reg[4] ;
  input sig_s_ready_out_reg;
  input p_1_out;
  input sig_s_ready_out_reg_0;
  input sig_dqual_reg_empty;
  input \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  input \sig_addr_posted_cntr_reg[1] ;
  input \sig_addr_posted_cntr_reg[0] ;
  input m_axi_rvalid;
  input sig_last_mmap_dbeat_reg;
  input sig_halt_reg_reg;
  input [2:0]sig_addr_posted_cntr;
  input sig_posted_to_axi_reg;
  input sig_dqual_reg_full;
  input sig_next_calc_error_reg;
  input sig_wdc_status_going_full;
  input sig_wsc2stat_status_valid;
  input sig_stat2wsc_status_ready;
  input sig_last_dbeat_reg_0;
  input sig_next_sequential_reg;
  input sig_s_ready_out_reg_1;
  input sig_s_ready_out_reg_2;
  input sig_ld_new_cmd_reg;
  input sig_first_dbeat_reg_0;
  input [26:0]in;

  wire [7:0]D;
  wire [0:0]E;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire [7:0]Q;
  wire [26:0]in;
  wire m_axi_aclk;
  wire m_axi_rvalid;
  wire [23:0]out;
  wire p_1_out;
  wire sel;
  wire [2:0]sig_addr_posted_cntr;
  wire \sig_addr_posted_cntr_reg[0] ;
  wire \sig_addr_posted_cntr_reg[1] ;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire \sig_dbeat_cntr_reg[0] ;
  wire \sig_dbeat_cntr_reg[4] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_halt_cmplt_reg;
  wire sig_halt_reg_reg;
  wire sig_inhibit_rdy_n_i_1__2_n_0;
  wire sig_init_done;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_mmap_dbeat_0;
  wire sig_last_mmap_dbeat_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_ld_new_cmd_reg_reg;
  wire sig_mmap_reset_reg_reg;
  wire sig_next_calc_error_reg;
  wire sig_next_calc_error_reg_reg;
  wire sig_next_sequential_reg;
  wire sig_posted_to_axi_reg;
  wire sig_push_dqual_reg;
  wire sig_s_ready_out_reg;
  wire sig_s_ready_out_reg_0;
  wire sig_s_ready_out_reg_1;
  wire sig_s_ready_out_reg_2;
  wire sig_stat2wsc_status_ready;
  wire sig_stream_rst;
  wire sig_wdc_status_going_full;
  wire sig_wsc2stat_status_valid;

  system_axi_cdma_0_0_srl_fifo_f__parameterized5 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .E(E),
        .\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg (\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .Q(Q),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_rvalid(m_axi_rvalid),
        .out(out),
        .p_1_out(p_1_out),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .\sig_addr_posted_cntr_reg[0] (\sig_addr_posted_cntr_reg[0] ),
        .\sig_addr_posted_cntr_reg[1] (\sig_addr_posted_cntr_reg[1] ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .\sig_dbeat_cntr_reg[0] (\sig_dbeat_cntr_reg[0] ),
        .\sig_dbeat_cntr_reg[4] (\sig_dbeat_cntr_reg[4] ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_push_dqual_reg),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_empty_reg_1(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_0),
        .sig_halt_cmplt_reg(sig_halt_cmplt_reg),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_inhibit_rdy_n_reg(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_0),
        .sig_last_mmap_dbeat_0(sig_last_mmap_dbeat_0),
        .sig_last_mmap_dbeat_reg(sig_last_mmap_dbeat_reg),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_ld_new_cmd_reg_reg(sig_ld_new_cmd_reg_reg),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_calc_error_reg_reg(sig_next_calc_error_reg_reg),
        .sig_next_calc_error_reg_reg_0(sel),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_posted_to_axi_reg(sig_posted_to_axi_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_s_ready_out_reg_0(sig_s_ready_out_reg_0),
        .sig_s_ready_out_reg_1(sig_s_ready_out_reg_1),
        .sig_s_ready_out_reg_2(sig_s_ready_out_reg_2),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1__2
       (.I0(sig_init_done),
        .I1(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .O(sig_inhibit_rdy_n_i_1__2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1__2_n_0),
        .Q(\INFERRED_GEN.cnt_i_reg[1]_0 ),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_mmap_reset_reg_reg),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_datamover_mm2s_full_wrap" *) 
module system_axi_cdma_0_0_axi_datamover_mm2s_full_wrap
   (sig_init_reg,
    m_axi_arburst,
    m_axi_arvalid,
    sig_data2addr_stop_req,
    sig_dm_mm2s_halt_cmplt,
    sig_rst2all_stop_request,
    sig_dm_mm2s_cmd_tready,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg ,
    in,
    sig_mm2s2cntl_sts_tvalid,
    sig_dqual_reg_empty_reg,
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ,
    sig_first_dbeat_reg,
    sig_dqual_reg_empty_reg_0,
    sig_s_ready_out_reg,
    sig_dqual_reg_empty_reg_1,
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ,
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_1 ,
    sig_data2wsc_cmd_cmplt_reg,
    sig_halt_cmplt_reg,
    sig_init_done_reg,
    sig_init_done_reg_0,
    sig_init_done_reg_1,
    sig_init_done_reg_2,
    sig_init_done_reg_3,
    sig_init_done_reg_4,
    \sig_mm2s_status_reg_reg[6] ,
    m_axi_araddr,
    m_axi_arlen,
    m_axi_arsize,
    m_axi_aclk,
    sig_stream_rst,
    SR,
    sig_last_mmap_dbeat,
    sig_halt_request_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    m_axi_arready,
    sig_halt_reg_reg,
    sig_cntl2s2mm_cmd_tvalid,
    sig_reg2cntlr_sg_mode,
    sig_sgcntl2s2mm_cmd_tvalid,
    E,
    sig_sgcntl2s2mm_halt,
    sig_cntl2mm2s_sts_tready,
    m_axi_rlast,
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_2 ,
    sig_halt_reg,
    m_axi_rvalid,
    m_axi_rresp,
    \sig_dbeat_cntr_reg[4] ,
    sig_next_eof_reg,
    Q,
    sig_sgcntl2rst_halt_cmplt,
    sig_cntlr2rst_halt_cmplt,
    sig_dm_s2mm_halt_cmplt,
    sig_rst2s2mm_halt,
    sig_halt_request0,
    sig_init_reg2,
    sig_init_done,
    sig_init_done_0,
    sig_init_done_1,
    sig_init_done_2,
    sig_init_done_3,
    sig_init_done_4,
    sig_sm_pop_mm2s_sts_reg,
    D);
  output sig_init_reg;
  output [0:0]m_axi_arburst;
  output m_axi_arvalid;
  output sig_data2addr_stop_req;
  output sig_dm_mm2s_halt_cmplt;
  output sig_rst2all_stop_request;
  output sig_dm_mm2s_cmd_tready;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  output [0:0]in;
  output sig_mm2s2cntl_sts_tvalid;
  output sig_dqual_reg_empty_reg;
  output \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  output sig_first_dbeat_reg;
  output sig_dqual_reg_empty_reg_0;
  output sig_s_ready_out_reg;
  output sig_dqual_reg_empty_reg_1;
  output \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ;
  output \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_1 ;
  output sig_data2wsc_cmd_cmplt_reg;
  output sig_halt_cmplt_reg;
  output sig_init_done_reg;
  output sig_init_done_reg_0;
  output sig_init_done_reg_1;
  output sig_init_done_reg_2;
  output sig_init_done_reg_3;
  output sig_init_done_reg_4;
  output [6:0]\sig_mm2s_status_reg_reg[6] ;
  output [31:0]m_axi_araddr;
  output [2:0]m_axi_arlen;
  output [1:0]m_axi_arsize;
  input m_axi_aclk;
  input sig_stream_rst;
  input [0:0]SR;
  input sig_last_mmap_dbeat;
  input sig_halt_request_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input m_axi_arready;
  input sig_halt_reg_reg;
  input sig_cntl2s2mm_cmd_tvalid;
  input sig_reg2cntlr_sg_mode;
  input sig_sgcntl2s2mm_cmd_tvalid;
  input [0:0]E;
  input sig_sgcntl2s2mm_halt;
  input sig_cntl2mm2s_sts_tready;
  input m_axi_rlast;
  input \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_2 ;
  input sig_halt_reg;
  input m_axi_rvalid;
  input [1:0]m_axi_rresp;
  input \sig_dbeat_cntr_reg[4] ;
  input sig_next_eof_reg;
  input [7:0]Q;
  input sig_sgcntl2rst_halt_cmplt;
  input sig_cntlr2rst_halt_cmplt;
  input sig_dm_s2mm_halt_cmplt;
  input sig_rst2s2mm_halt;
  input sig_halt_request0;
  input sig_init_reg2;
  input sig_init_done;
  input sig_init_done_0;
  input sig_init_done_1;
  input sig_init_done_2;
  input sig_init_done_3;
  input sig_init_done_4;
  input sig_sm_pop_mm2s_sts_reg;
  input [59:0]D;

  wire [59:0]D;
  wire [0:0]E;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo ;
  wire \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_1 ;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_2 ;
  wire I_ADDR_CNTL_n_5;
  wire \I_CMD_FIFO/p_0_out ;
  wire \I_CMD_FIFO/sig_init_done ;
  wire \I_CMD_FIFO/sig_push_regfifo ;
  wire I_CMD_STATUS_n_28;
  wire I_CMD_STATUS_n_29;
  wire I_CMD_STATUS_n_30;
  wire I_CMD_STATUS_n_31;
  wire I_CMD_STATUS_n_32;
  wire I_CMD_STATUS_n_33;
  wire I_CMD_STATUS_n_34;
  wire I_CMD_STATUS_n_35;
  wire I_CMD_STATUS_n_36;
  wire I_CMD_STATUS_n_37;
  wire I_CMD_STATUS_n_38;
  wire I_CMD_STATUS_n_39;
  wire I_CMD_STATUS_n_40;
  wire I_CMD_STATUS_n_41;
  wire I_CMD_STATUS_n_42;
  wire I_CMD_STATUS_n_43;
  wire I_CMD_STATUS_n_46;
  wire I_CMD_STATUS_n_47;
  wire I_CMD_STATUS_n_48;
  wire I_CMD_STATUS_n_49;
  wire I_CMD_STATUS_n_50;
  wire I_CMD_STATUS_n_51;
  wire I_CMD_STATUS_n_52;
  wire I_CMD_STATUS_n_53;
  wire I_CMD_STATUS_n_54;
  wire I_CMD_STATUS_n_55;
  wire I_CMD_STATUS_n_56;
  wire I_CMD_STATUS_n_57;
  wire I_CMD_STATUS_n_58;
  wire I_CMD_STATUS_n_59;
  wire I_CMD_STATUS_n_60;
  wire I_CMD_STATUS_n_61;
  wire I_CMD_STATUS_n_62;
  wire I_CMD_STATUS_n_63;
  wire I_CMD_STATUS_n_64;
  wire I_CMD_STATUS_n_65;
  wire I_CMD_STATUS_n_66;
  wire I_CMD_STATUS_n_67;
  wire I_CMD_STATUS_n_68;
  wire I_CMD_STATUS_n_69;
  wire I_MSTR_PCC_n_72;
  wire I_MSTR_PCC_n_73;
  wire I_MSTR_PCC_n_74;
  wire I_MSTR_PCC_n_75;
  wire I_MSTR_PCC_n_76;
  wire I_RD_DATA_CNTL_n_0;
  wire I_RD_DATA_CNTL_n_21;
  wire I_RD_DATA_CNTL_n_7;
  wire I_RESET_n_3;
  wire [7:0]Q;
  wire [0:0]SR;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  wire [15:0]data;
  wire [0:0]in;
  wire m_axi_aclk;
  wire [31:0]m_axi_araddr;
  wire [0:0]m_axi_arburst;
  wire [2:0]m_axi_arlen;
  wire m_axi_arready;
  wire [1:0]m_axi_arsize;
  wire m_axi_arvalid;
  wire m_axi_rlast;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire sig_addr2data_addr_posted;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_eof_slice;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire [3:0]sig_cmd_tag_slice;
  wire sig_cmd_type_slice;
  wire sig_cntl2mm2s_sts_tready;
  wire sig_cntl2s2mm_cmd_tvalid;
  wire sig_cntlr2rst_halt_cmplt;
  wire [3:0]sig_coelsc_tag_reg;
  wire sig_data2addr_stop_req;
  wire sig_data2rsc_decerr;
  wire sig_data2wsc_cmd_cmplt_reg;
  wire \sig_dbeat_cntr_reg[4] ;
  wire sig_dm_mm2s_cmd_tready;
  wire sig_dm_mm2s_halt_cmplt;
  wire sig_dm_s2mm_halt_cmplt;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_empty_reg_1;
  wire sig_first_dbeat_reg;
  wire sig_halt_cmplt_reg;
  wire sig_halt_reg;
  wire sig_halt_reg_dly3;
  wire sig_halt_reg_reg;
  wire sig_halt_request0;
  wire sig_halt_request_reg;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_1;
  wire sig_init_done_2;
  wire sig_init_done_3;
  wire sig_init_done_4;
  wire sig_init_done_reg;
  wire sig_init_done_reg_0;
  wire sig_init_done_reg_1;
  wire sig_init_done_reg_2;
  wire sig_init_done_reg_3;
  wire sig_init_done_reg_4;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_input_reg_empty;
  wire sig_last_mmap_dbeat;
  wire sig_mm2s2cntl_sts_tvalid;
  wire [6:0]\sig_mm2s_status_reg_reg[6] ;
  wire [31:3]sig_mstr2addr_addr;
  wire [0:0]sig_mstr2addr_burst;
  wire sig_mstr2addr_cmd_valid;
  wire sig_mstr2data_cmd_cmplt;
  wire sig_mstr2data_cmd_valid;
  wire sig_mstr2data_dre_src_align;
  wire sig_mstr2data_eof;
  wire [7:0]sig_mstr2data_last_strb;
  wire [2:0]sig_mstr2data_len;
  wire [2:1]sig_mstr2data_saddr_lsb;
  wire sig_mstr2data_sequential;
  wire [3:0]sig_mstr2data_tag;
  wire sig_next_eof_reg;
  wire sig_push_rd_sts_reg;
  wire sig_rd_sts_interr_reg0;
  wire sig_rd_sts_reg_full0;
  wire sig_rd_sts_slverr_reg0;
  wire [3:0]sig_rd_sts_tag_reg;
  wire sig_reg2cntlr_sg_mode;
  wire sig_rsc2data_ready;
  wire [6:4]sig_rsc2stat_status;
  wire sig_rsc2stat_status_valid;
  wire sig_rst2all_stop_request;
  wire sig_rst2s2mm_halt;
  wire sig_s_ready_out_reg;
  wire sig_sgcntl2rst_halt_cmplt;
  wire sig_sgcntl2s2mm_cmd_tvalid;
  wire sig_sgcntl2s2mm_halt;
  wire sig_sm_halt_reg;
  wire sig_sm_pop_mm2s_sts_reg;
  wire sig_stat2rsc_status_ready;
  wire sig_stream_rst;
  wire [7:0]sig_xfer_strt_strb2use_im3;

  system_axi_cdma_0_0_axi_datamover_addr_cntl I_ADDR_CNTL
       (.in({in,sig_mstr2addr_burst,sig_mstr2data_len,sig_mstr2addr_addr,sig_mstr2data_saddr_lsb,sig_mstr2data_dre_src_align}),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_araddr(m_axi_araddr),
        .m_axi_arburst(m_axi_arburst),
        .m_axi_arlen(m_axi_arlen),
        .m_axi_arready(m_axi_arready),
        .m_axi_arsize(m_axi_arsize),
        .m_axi_arvalid(m_axi_arvalid),
        .out(sig_addr2data_addr_posted),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_halt_cmplt_reg(I_ADDR_CNTL_n_5),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_halt_reg_reg(sig_data2addr_stop_req),
        .sig_init_done(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ),
        .sig_mmap_reset_reg_reg(I_MSTR_PCC_n_75),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo ));
  system_axi_cdma_0_0_axi_datamover_cmd_status_10 I_CMD_STATUS
       (.D({sig_rsc2stat_status,sig_rd_sts_tag_reg}),
        .E(\I_CMD_FIFO/sig_push_regfifo ),
        .Q({sig_cmd_tag_slice,data,I_CMD_STATUS_n_28,I_CMD_STATUS_n_29,I_CMD_STATUS_n_30,I_CMD_STATUS_n_31,I_CMD_STATUS_n_32,I_CMD_STATUS_n_33,I_CMD_STATUS_n_34,I_CMD_STATUS_n_35,I_CMD_STATUS_n_36,I_CMD_STATUS_n_37,I_CMD_STATUS_n_38,I_CMD_STATUS_n_39,I_CMD_STATUS_n_40,I_CMD_STATUS_n_41,I_CMD_STATUS_n_42,I_CMD_STATUS_n_43,sig_cmd_eof_slice,sig_cmd_type_slice,I_CMD_STATUS_n_46,I_CMD_STATUS_n_47,I_CMD_STATUS_n_48,I_CMD_STATUS_n_49,I_CMD_STATUS_n_50,I_CMD_STATUS_n_51,I_CMD_STATUS_n_52,I_CMD_STATUS_n_53,I_CMD_STATUS_n_54,I_CMD_STATUS_n_55,I_CMD_STATUS_n_56,I_CMD_STATUS_n_57,I_CMD_STATUS_n_58,I_CMD_STATUS_n_59,I_CMD_STATUS_n_60,I_CMD_STATUS_n_61,I_CMD_STATUS_n_62,I_CMD_STATUS_n_63,I_CMD_STATUS_n_64,I_CMD_STATUS_n_65,I_CMD_STATUS_n_66,I_CMD_STATUS_n_67,I_CMD_STATUS_n_68}),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg (\USE_SINGLE_REG.sig_regfifo_full_reg_reg ),
        .\dmacr_i_reg[3] (D),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .p_0_out(\I_CMD_FIFO/p_0_out ),
        .sig_calc_error_reg_reg(I_CMD_STATUS_n_69),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(I_MSTR_PCC_n_73),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cntl2mm2s_sts_tready(sig_cntl2mm2s_sts_tready),
        .sig_cntl2s2mm_cmd_tvalid(sig_cntl2s2mm_cmd_tvalid),
        .sig_dm_mm2s_cmd_tready(sig_dm_mm2s_cmd_tready),
        .sig_init_done(\I_CMD_FIFO/sig_init_done ),
        .sig_init_done_0(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_mm2s2cntl_sts_tvalid(sig_mm2s2cntl_sts_tvalid),
        .\sig_mm2s_status_reg_reg[6] (\sig_mm2s_status_reg_reg[6] ),
        .sig_mmap_reset_reg_reg(I_MSTR_PCC_n_72),
        .sig_mmap_reset_reg_reg_0(I_MSTR_PCC_n_74),
        .sig_reg2cntlr_sg_mode(sig_reg2cntlr_sg_mode),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_sgcntl2s2mm_cmd_tvalid(sig_sgcntl2s2mm_cmd_tvalid),
        .sig_sgcntl2s2mm_halt(sig_sgcntl2s2mm_halt),
        .sig_sm_halt_reg(sig_sm_halt_reg),
        .sig_sm_pop_mm2s_sts_reg(sig_sm_pop_mm2s_sts_reg),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready),
        .sig_stream_rst(sig_stream_rst),
        .sig_sts_sm_pop_mm2s_sts_reg(E));
  system_axi_cdma_0_0_axi_datamover_pcc I_MSTR_PCC
       (.E(\I_CMD_FIFO/sig_push_regfifo ),
        .FIFO_Full_reg(I_RD_DATA_CNTL_n_0),
        .Q({sig_cmd_tag_slice,data,I_CMD_STATUS_n_28,I_CMD_STATUS_n_29,I_CMD_STATUS_n_30,I_CMD_STATUS_n_31,I_CMD_STATUS_n_32,I_CMD_STATUS_n_33,I_CMD_STATUS_n_34,I_CMD_STATUS_n_35,I_CMD_STATUS_n_36,I_CMD_STATUS_n_37,I_CMD_STATUS_n_38,I_CMD_STATUS_n_39,I_CMD_STATUS_n_40,I_CMD_STATUS_n_41,I_CMD_STATUS_n_42,I_CMD_STATUS_n_43,sig_cmd_eof_slice,sig_cmd_type_slice,I_CMD_STATUS_n_46,I_CMD_STATUS_n_47,I_CMD_STATUS_n_48,I_CMD_STATUS_n_49,I_CMD_STATUS_n_50,I_CMD_STATUS_n_51,I_CMD_STATUS_n_52,I_CMD_STATUS_n_53,I_CMD_STATUS_n_54,I_CMD_STATUS_n_55,I_CMD_STATUS_n_56,I_CMD_STATUS_n_57,I_CMD_STATUS_n_58,I_CMD_STATUS_n_59,I_CMD_STATUS_n_60,I_CMD_STATUS_n_61,I_CMD_STATUS_n_62,I_CMD_STATUS_n_63,I_CMD_STATUS_n_64,I_CMD_STATUS_n_65,I_CMD_STATUS_n_66,I_CMD_STATUS_n_67,I_CMD_STATUS_n_68}),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg (I_MSTR_PCC_n_73),
        .in({in,sig_mstr2addr_burst,sig_mstr2data_len,sig_mstr2addr_addr,sig_mstr2data_saddr_lsb,sig_mstr2data_dre_src_align}),
        .m_axi_aclk(m_axi_aclk),
        .p_0_out(\I_CMD_FIFO/p_0_out ),
        .\sig_addr_cntr_im0_msh_reg[15]_0 (sig_init_reg),
        .sig_calc_error_reg_reg_0(I_CMD_STATUS_n_69),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_inhibit_rdy_n(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(sig_init_done),
        .sig_init_done_0(sig_init_done_0),
        .sig_init_done_1(sig_init_done_1),
        .sig_init_done_2(sig_init_done_2),
        .sig_init_done_3(sig_init_done_3),
        .sig_init_done_4(sig_init_done_4),
        .sig_init_done_5(\I_CMD_FIFO/sig_init_done ),
        .sig_init_done_6(\GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_init_done ),
        .sig_init_done_7(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ),
        .sig_init_done_8(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ),
        .sig_init_done_reg(sig_init_done_reg),
        .sig_init_done_reg_0(sig_init_done_reg_0),
        .sig_init_done_reg_1(sig_init_done_reg_1),
        .sig_init_done_reg_2(sig_init_done_reg_2),
        .sig_init_done_reg_3(sig_init_done_reg_3),
        .sig_init_done_reg_4(sig_init_done_reg_4),
        .sig_init_done_reg_5(I_MSTR_PCC_n_72),
        .sig_init_done_reg_6(I_MSTR_PCC_n_74),
        .sig_init_done_reg_7(I_MSTR_PCC_n_75),
        .sig_init_done_reg_8(I_MSTR_PCC_n_76),
        .sig_init_reg2(sig_init_reg2),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_cmd_cmplt_reg_reg({sig_mstr2data_cmd_cmplt,sig_mstr2data_sequential,sig_mstr2data_eof,sig_mstr2data_last_strb,sig_xfer_strt_strb2use_im3,sig_mstr2data_tag}),
        .sig_sm_halt_reg(sig_sm_halt_reg),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo ),
        .sig_wr_fifo_0(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo ));
  system_axi_cdma_0_0_axi_datamover_rddata_cntl I_RD_DATA_CNTL
       (.D({sig_rsc2stat_status[6],sig_rsc2stat_status[4]}),
        .\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg (\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 (\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ),
        .\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_1 (\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_1 ),
        .\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_2 (\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_2 ),
        .\INFERRED_GEN.cnt_i_reg[1] (I_RD_DATA_CNTL_n_0),
        .Q(Q),
        .SR(SR),
        .in({in,sig_mstr2data_cmd_cmplt,sig_mstr2data_sequential,sig_mstr2data_eof,sig_mstr2data_last_strb,sig_xfer_strt_strb2use_im3,sig_mstr2data_len,sig_mstr2data_tag}),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_rlast(m_axi_rlast),
        .m_axi_rresp(m_axi_rresp),
        .m_axi_rvalid(m_axi_rvalid),
        .out(sig_addr2data_addr_posted),
        .sig_calc_error_reg_reg(I_ADDR_CNTL_n_5),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2rsc_decerr(sig_data2rsc_decerr),
        .sig_data2wsc_cmd_cmplt_reg(sig_data2wsc_cmd_cmplt_reg),
        .\sig_dbeat_cntr_reg[4]_0 (\sig_dbeat_cntr_reg[4] ),
        .sig_dm_mm2s_halt_cmplt(sig_dm_mm2s_halt_cmplt),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_empty_reg_1(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_empty_reg_2(sig_dqual_reg_empty_reg_1),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg),
        .sig_halt_cmplt_reg(I_RD_DATA_CNTL_n_21),
        .sig_halt_reg(sig_halt_reg),
        .sig_halt_reg_dly1_reg_0(sig_data2addr_stop_req),
        .sig_halt_reg_dly3(sig_halt_reg_dly3),
        .sig_halt_reg_reg_0(sig_halt_reg_reg),
        .sig_inhibit_rdy_n(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ),
        .sig_last_mmap_dbeat(sig_last_mmap_dbeat),
        .sig_mmap_reset_reg_reg(I_MSTR_PCC_n_76),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_eof_reg(sig_next_eof_reg),
        .sig_push_rd_sts_reg(sig_push_rd_sts_reg),
        .sig_rd_sts_interr_reg0(sig_rd_sts_interr_reg0),
        .sig_rd_sts_reg_empty_reg(I_RD_DATA_CNTL_n_7),
        .sig_rd_sts_reg_full0(sig_rd_sts_reg_full0),
        .sig_rd_sts_slverr_reg0(sig_rd_sts_slverr_reg0),
        .\sig_rd_sts_tag_reg_reg[3] (sig_coelsc_tag_reg),
        .sig_rsc2data_ready(sig_rsc2data_ready),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_s_h_halt_reg_reg(I_RESET_n_3),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo ));
  system_axi_cdma_0_0_axi_datamover_rd_status_cntl I_RD_STATUS_CNTLR
       (.D({sig_rsc2stat_status,sig_rd_sts_tag_reg}),
        .m_axi_aclk(m_axi_aclk),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_coelsc_reg_full_reg(I_RD_DATA_CNTL_n_7),
        .\sig_coelsc_tag_reg_reg[3] (sig_coelsc_tag_reg),
        .sig_data2rsc_decerr(sig_data2rsc_decerr),
        .sig_push_rd_sts_reg(sig_push_rd_sts_reg),
        .sig_rd_sts_interr_reg0(sig_rd_sts_interr_reg0),
        .sig_rd_sts_reg_full0(sig_rd_sts_reg_full0),
        .sig_rd_sts_slverr_reg0(sig_rd_sts_slverr_reg0),
        .sig_rsc2data_ready(sig_rsc2data_ready),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready));
  system_axi_cdma_0_0_axi_datamover_reset_11 I_RESET
       (.m_axi_aclk(m_axi_aclk),
        .sig_cntlr2rst_halt_cmplt(sig_cntlr2rst_halt_cmplt),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_dm_mm2s_halt_cmplt(sig_dm_mm2s_halt_cmplt),
        .sig_dm_s2mm_halt_cmplt(sig_dm_s2mm_halt_cmplt),
        .sig_halt_cmplt_reg_0(sig_halt_cmplt_reg),
        .sig_halt_reg_reg(I_RESET_n_3),
        .sig_halt_request0(sig_halt_request0),
        .sig_halt_request_reg(sig_halt_request_reg),
        .sig_next_calc_error_reg_reg(I_RD_DATA_CNTL_n_21),
        .sig_rst2all_stop_request(sig_rst2all_stop_request),
        .sig_rst2s2mm_halt(sig_rst2s2mm_halt),
        .sig_sgcntl2rst_halt_cmplt(sig_sgcntl2rst_halt_cmplt),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_pcc" *) 
module system_axi_cdma_0_0_axi_datamover_pcc
   (\sig_addr_cntr_im0_msh_reg[15]_0 ,
    in,
    sig_sm_halt_reg,
    sig_input_reg_empty,
    sig_mstr2data_cmd_valid,
    sig_mstr2addr_cmd_valid,
    p_0_out,
    sig_next_cmd_cmplt_reg_reg,
    sig_init_done_reg,
    sig_init_done_reg_0,
    sig_init_done_reg_1,
    sig_init_done_reg_2,
    sig_init_done_reg_3,
    sig_init_done_reg_4,
    sig_init_done_reg_5,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg ,
    sig_init_done_reg_6,
    sig_init_done_reg_7,
    sig_init_done_reg_8,
    m_axi_aclk,
    Q,
    sig_stream_rst,
    sig_calc_error_reg_reg_0,
    sig_cmd2mstr_cmd_valid,
    sig_wr_fifo,
    sig_wr_fifo_0,
    sig_init_done_5,
    FIFO_Full_reg,
    sig_inhibit_rdy_n,
    sig_init_reg2,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_init_done,
    sig_init_done_0,
    sig_init_done_1,
    sig_init_done_2,
    sig_init_done_3,
    sig_init_done_4,
    E,
    sig_init_done_6,
    sig_init_done_7,
    sig_init_done_8);
  output \sig_addr_cntr_im0_msh_reg[15]_0 ;
  output [36:0]in;
  output sig_sm_halt_reg;
  output sig_input_reg_empty;
  output sig_mstr2data_cmd_valid;
  output sig_mstr2addr_cmd_valid;
  output p_0_out;
  output [22:0]sig_next_cmd_cmplt_reg_reg;
  output sig_init_done_reg;
  output sig_init_done_reg_0;
  output sig_init_done_reg_1;
  output sig_init_done_reg_2;
  output sig_init_done_reg_3;
  output sig_init_done_reg_4;
  output sig_init_done_reg_5;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  output sig_init_done_reg_6;
  output sig_init_done_reg_7;
  output sig_init_done_reg_8;
  input m_axi_aclk;
  input [60:0]Q;
  input sig_stream_rst;
  input sig_calc_error_reg_reg_0;
  input sig_cmd2mstr_cmd_valid;
  input sig_wr_fifo;
  input sig_wr_fifo_0;
  input sig_init_done_5;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n;
  input sig_init_reg2;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_init_done;
  input sig_init_done_0;
  input sig_init_done_1;
  input sig_init_done_2;
  input sig_init_done_3;
  input sig_init_done_4;
  input [0:0]E;
  input sig_init_done_6;
  input sig_init_done_7;
  input sig_init_done_8;

  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \FSM_sequential_sig_pcc_sm_state[0]_i_1_n_0 ;
  wire \FSM_sequential_sig_pcc_sm_state[1]_i_1_n_0 ;
  wire \FSM_sequential_sig_pcc_sm_state[1]_i_2_n_0 ;
  wire \FSM_sequential_sig_pcc_sm_state[2]_i_1_n_0 ;
  wire [7:7]\I_STRT_STRB_GEN/lsig_end_vect ;
  wire [0:0]\I_STRT_STRB_GEN/lsig_start_vect ;
  wire [60:0]Q;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  wire [36:0]in;
  wire m_axi_aclk;
  wire p_0_out;
  wire [15:0]p_1_in;
  wire p_1_in_0;
  wire [16:0]sel0;
  wire sig_addr_aligned_im0;
  wire sig_addr_aligned_ireg1;
  wire \sig_addr_cntr_im0_msh[0]_i_1_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_3_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_4_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_5_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_6_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_7_n_0 ;
  wire \sig_addr_cntr_im0_msh[12]_i_2_n_0 ;
  wire \sig_addr_cntr_im0_msh[12]_i_3_n_0 ;
  wire \sig_addr_cntr_im0_msh[12]_i_4_n_0 ;
  wire \sig_addr_cntr_im0_msh[12]_i_5_n_0 ;
  wire \sig_addr_cntr_im0_msh[4]_i_2_n_0 ;
  wire \sig_addr_cntr_im0_msh[4]_i_3_n_0 ;
  wire \sig_addr_cntr_im0_msh[4]_i_4_n_0 ;
  wire \sig_addr_cntr_im0_msh[4]_i_5_n_0 ;
  wire \sig_addr_cntr_im0_msh[8]_i_2_n_0 ;
  wire \sig_addr_cntr_im0_msh[8]_i_3_n_0 ;
  wire \sig_addr_cntr_im0_msh[8]_i_4_n_0 ;
  wire \sig_addr_cntr_im0_msh[8]_i_5_n_0 ;
  wire [15:0]sig_addr_cntr_im0_msh_reg;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_0 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_1 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_2 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_3 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_4 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_5 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_6 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2_n_7 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_1 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_2 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_3 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_4 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_5 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_6 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1_n_7 ;
  wire \sig_addr_cntr_im0_msh_reg[15]_0 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_0 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_1 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_2 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_3 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_4 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_5 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_6 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1_n_7 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_0 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_1 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_2 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_3 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_4 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_5 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_6 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1_n_7 ;
  wire [6:0]sig_addr_cntr_incr_ireg2;
  wire \sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[3]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[5]_i_1_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[6]_i_1_n_0 ;
  wire \sig_addr_cntr_lsh_im0[15]_i_1_n_0 ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[10] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[11] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[12] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[13] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[14] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[6] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[7] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[8] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[9] ;
  wire [31:0]sig_addr_cntr_lsh_kh;
  wire [5:0]sig_adjusted_addr_incr_im1;
  wire \sig_adjusted_addr_incr_ireg2[3]_i_2_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[5]_i_2_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ;
  wire sig_brst_cnt_eq_one_im0;
  wire sig_brst_cnt_eq_one_ireg1;
  wire sig_brst_cnt_eq_zero_im0;
  wire sig_brst_cnt_eq_zero_ireg1;
  wire sig_brst_cnt_eq_zero_ireg1_i_2_n_0;
  wire sig_brst_cnt_eq_zero_ireg1_i_3_n_0;
  wire sig_brst_cnt_eq_zero_ireg1_i_4_n_0;
  wire [22:0]sig_btt_cntr_im00;
  wire sig_btt_cntr_im00_carry__0_i_1_n_0;
  wire sig_btt_cntr_im00_carry__0_i_2_n_0;
  wire sig_btt_cntr_im00_carry__0_i_3_n_0;
  wire sig_btt_cntr_im00_carry__0_i_4_n_0;
  wire sig_btt_cntr_im00_carry__0_n_0;
  wire sig_btt_cntr_im00_carry__0_n_1;
  wire sig_btt_cntr_im00_carry__0_n_2;
  wire sig_btt_cntr_im00_carry__0_n_3;
  wire sig_btt_cntr_im00_carry__1_i_1_n_0;
  wire sig_btt_cntr_im00_carry__1_i_2_n_0;
  wire sig_btt_cntr_im00_carry__1_i_3_n_0;
  wire sig_btt_cntr_im00_carry__1_i_4_n_0;
  wire sig_btt_cntr_im00_carry__1_n_0;
  wire sig_btt_cntr_im00_carry__1_n_1;
  wire sig_btt_cntr_im00_carry__1_n_2;
  wire sig_btt_cntr_im00_carry__1_n_3;
  wire sig_btt_cntr_im00_carry__2_i_1_n_0;
  wire sig_btt_cntr_im00_carry__2_i_2_n_0;
  wire sig_btt_cntr_im00_carry__2_i_3_n_0;
  wire sig_btt_cntr_im00_carry__2_i_4_n_0;
  wire sig_btt_cntr_im00_carry__2_n_0;
  wire sig_btt_cntr_im00_carry__2_n_1;
  wire sig_btt_cntr_im00_carry__2_n_2;
  wire sig_btt_cntr_im00_carry__2_n_3;
  wire sig_btt_cntr_im00_carry__3_i_1_n_0;
  wire sig_btt_cntr_im00_carry__3_i_2_n_0;
  wire sig_btt_cntr_im00_carry__3_i_3_n_0;
  wire sig_btt_cntr_im00_carry__3_i_4_n_0;
  wire sig_btt_cntr_im00_carry__3_n_0;
  wire sig_btt_cntr_im00_carry__3_n_1;
  wire sig_btt_cntr_im00_carry__3_n_2;
  wire sig_btt_cntr_im00_carry__3_n_3;
  wire sig_btt_cntr_im00_carry__4_i_1_n_0;
  wire sig_btt_cntr_im00_carry__4_i_2_n_0;
  wire sig_btt_cntr_im00_carry__4_i_3_n_0;
  wire sig_btt_cntr_im00_carry__4_n_2;
  wire sig_btt_cntr_im00_carry__4_n_3;
  wire sig_btt_cntr_im00_carry_i_1_n_0;
  wire sig_btt_cntr_im00_carry_i_2_n_0;
  wire sig_btt_cntr_im00_carry_i_3_n_0;
  wire sig_btt_cntr_im00_carry_i_4_n_0;
  wire sig_btt_cntr_im00_carry_n_0;
  wire sig_btt_cntr_im00_carry_n_1;
  wire sig_btt_cntr_im00_carry_n_2;
  wire sig_btt_cntr_im00_carry_n_3;
  wire \sig_btt_cntr_im0[0]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[10]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[11]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[12]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[13]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[14]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[16]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[17]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[18]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[19]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[1]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[20]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[21]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[22]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[2]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[4]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[5]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[6]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[8]_i_1_n_0 ;
  wire \sig_btt_cntr_im0[9]_i_1_n_0 ;
  wire \sig_btt_cntr_im0_reg_n_0_[0] ;
  wire \sig_btt_cntr_im0_reg_n_0_[1] ;
  wire \sig_btt_cntr_im0_reg_n_0_[2] ;
  wire \sig_btt_cntr_im0_reg_n_0_[3] ;
  wire \sig_btt_cntr_im0_reg_n_0_[4] ;
  wire \sig_btt_cntr_im0_reg_n_0_[5] ;
  wire sig_btt_eq_b2mbaa_im0;
  wire sig_btt_eq_b2mbaa_ireg1;
  wire sig_btt_eq_b2mbaa_ireg1_i_2_n_0;
  wire sig_btt_eq_b2mbaa_ireg1_i_3_n_0;
  wire sig_btt_eq_b2mbaa_ireg1_i_4_n_0;
  wire sig_btt_lt_b2mbaa_im0;
  wire sig_btt_lt_b2mbaa_im01;
  wire sig_btt_lt_b2mbaa_im01_carry_i_1_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_2_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_3_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_4_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_5_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_6_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_7_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_8_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_n_1;
  wire sig_btt_lt_b2mbaa_im01_carry_n_2;
  wire sig_btt_lt_b2mbaa_im01_carry_n_3;
  wire sig_btt_lt_b2mbaa_ireg1;
  wire [5:0]sig_bytes_to_mbaa_ireg1;
  wire \sig_bytes_to_mbaa_ireg1[1]_i_1_n_0 ;
  wire \sig_bytes_to_mbaa_ireg1[2]_i_1__0_n_0 ;
  wire \sig_bytes_to_mbaa_ireg1[3]_i_1_n_0 ;
  wire \sig_bytes_to_mbaa_ireg1[4]_i_1_n_0 ;
  wire \sig_bytes_to_mbaa_ireg1[5]_i_1_n_0 ;
  wire sig_calc_error_pushed;
  wire sig_calc_error_pushed_i_1_n_0;
  wire sig_calc_error_reg0;
  wire sig_calc_error_reg_reg_0;
  wire sig_cmd2addr_valid_i_1_n_0;
  wire sig_cmd2data_valid_i_1_n_0;
  wire sig_cmd2dre_valid_i_1_n_0;
  wire sig_cmd2dre_valid_reg_n_0;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_first_xfer_im0;
  wire sig_first_xfer_im0_i_1_n_0;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_1;
  wire sig_init_done_2;
  wire sig_init_done_3;
  wire sig_init_done_4;
  wire sig_init_done_5;
  wire sig_init_done_6;
  wire sig_init_done_7;
  wire sig_init_done_8;
  wire sig_init_done_reg;
  wire sig_init_done_reg_0;
  wire sig_init_done_reg_1;
  wire sig_init_done_reg_2;
  wire sig_init_done_reg_3;
  wire sig_init_done_reg_4;
  wire sig_init_done_reg_5;
  wire sig_init_done_reg_6;
  wire sig_init_done_reg_7;
  wire sig_init_done_reg_8;
  wire sig_init_reg2;
  wire sig_input_cache_type_reg0;
  wire sig_input_eof_reg_reg_n_0;
  wire sig_input_reg_empty;
  wire [2:2]sig_last_addr_offset_im2__0;
  wire sig_ld_xfer_reg;
  wire sig_ld_xfer_reg_i_1_n_0;
  wire sig_ld_xfer_reg_tmp;
  wire sig_ld_xfer_reg_tmp_i_1_n_0;
  wire [5:0]sig_mbaa_addr_cntr_slice_im0;
  wire sig_mstr2addr_cmd_valid;
  wire sig_mstr2data_cmd_valid;
  wire [22:0]sig_next_cmd_cmplt_reg_reg;
  wire sig_no_btt_residue_im0;
  wire sig_no_btt_residue_ireg1;
  wire sig_parent_done;
  wire sig_parent_done_i_1_n_0;
  (* RTL_KEEP = "yes" *) wire [2:0]sig_pcc_sm_state;
  wire sig_pop_xfer_reg0_out;
  wire [15:0]sig_predict_addr_lsh_im2;
  wire [15:15]sig_predict_addr_lsh_ireg3;
  wire \sig_predict_addr_lsh_ireg3[11]_i_2_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[11]_i_3_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[11]_i_4_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[11]_i_5_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[15]_i_2_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[15]_i_3_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[15]_i_4_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[15]_i_5_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[3]_i_2_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[3]_i_3_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[3]_i_4_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[3]_i_5_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_2_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_3_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_4_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_5_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[0] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[10] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[11] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[12] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[13] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[14] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[1] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[2] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[3] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[4] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[5] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[6] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[7] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[8] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[9] ;
  wire sig_sm_halt_ns;
  wire sig_sm_halt_reg;
  wire sig_sm_ld_calc1_reg;
  wire sig_sm_ld_calc1_reg_ns;
  wire sig_sm_ld_calc1_reg_ns0_out;
  wire sig_sm_ld_calc2_reg;
  wire sig_sm_ld_calc2_reg_ns;
  wire sig_sm_ld_calc3_reg;
  wire sig_sm_ld_calc3_reg_ns;
  wire sig_sm_pop_input_reg;
  wire sig_sm_pop_input_reg_ns;
  wire [2:0]sig_strbgen_addr_ireg2;
  wire [3:3]sig_strbgen_bytes_ireg2;
  wire \sig_strbgen_bytes_ireg2[0]_i_1_n_0 ;
  wire \sig_strbgen_bytes_ireg2[1]_i_1_n_0 ;
  wire \sig_strbgen_bytes_ireg2[2]_i_1_n_0 ;
  wire \sig_strbgen_bytes_ireg2[3]_i_1_n_0 ;
  wire \sig_strbgen_bytes_ireg2[3]_i_3_n_0 ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[0] ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[1] ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[2] ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[3] ;
  wire sig_stream_rst;
  wire sig_wr_fifo;
  wire sig_wr_fifo_0;
  wire [7:0]sig_xfer_end_strb_ireg3;
  wire \sig_xfer_end_strb_ireg3[1]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[2]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[3]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[5]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[6]_i_1_n_0 ;
  wire \sig_xfer_end_strb_ireg3[7]_i_1_n_0 ;
  wire sig_xfer_len_eq_0_ireg3;
  wire sig_xfer_len_eq_0_ireg3_i_1_n_0;
  wire sig_xfer_reg_empty;
  wire sig_xfer_reg_empty_i_1_n_0;
  wire [6:1]sig_xfer_strt_strb_im2;
  wire [7:0]sig_xfer_strt_strb_ireg3;
  wire \sig_xfer_strt_strb_ireg3[2]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[2]_i_3_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[3]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[3]_i_3_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[4]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[4]_i_3_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[5]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[5]_i_3_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[6]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[6]_i_3_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[7]_i_2_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[7]_i_3_n_0 ;
  wire [3:3]\NLW_sig_addr_cntr_im0_msh_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:2]NLW_sig_btt_cntr_im00_carry__4_CO_UNCONNECTED;
  wire [3:3]NLW_sig_btt_cntr_im00_carry__4_O_UNCONNECTED;
  wire [3:0]NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED;
  wire [3:3]\NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hDD3F00FFDD3F33FF)) 
    \FSM_sequential_sig_pcc_sm_state[0]_i_1 
       (.I0(sig_pop_xfer_reg0_out),
        .I1(sig_pcc_sm_state[1]),
        .I2(sig_sm_ld_calc1_reg_ns0_out),
        .I3(sig_pcc_sm_state[0]),
        .I4(sig_pcc_sm_state[2]),
        .I5(sig_calc_error_reg0),
        .O(\FSM_sequential_sig_pcc_sm_state[0]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_sig_pcc_sm_state[0]_i_2 
       (.I0(sig_parent_done),
        .I1(sig_calc_error_pushed),
        .O(sig_sm_ld_calc1_reg_ns0_out));
  LUT6 #(
    .INIT(64'hA8A0A8A00AA000A0)) 
    \FSM_sequential_sig_pcc_sm_state[1]_i_1 
       (.I0(\FSM_sequential_sig_pcc_sm_state[1]_i_2_n_0 ),
        .I1(sig_pop_xfer_reg0_out),
        .I2(sig_pcc_sm_state[1]),
        .I3(sig_pcc_sm_state[0]),
        .I4(sig_calc_error_reg0),
        .I5(sig_pcc_sm_state[2]),
        .O(\FSM_sequential_sig_pcc_sm_state[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFFF7)) 
    \FSM_sequential_sig_pcc_sm_state[1]_i_2 
       (.I0(sig_pcc_sm_state[2]),
        .I1(sig_parent_done),
        .I2(sig_calc_error_pushed),
        .I3(sig_pcc_sm_state[0]),
        .O(\FSM_sequential_sig_pcc_sm_state[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h00F30000F2F2F2F2)) 
    \FSM_sequential_sig_pcc_sm_state[1]_i_3 
       (.I0(sig_cmd2dre_valid_reg_n_0),
        .I1(sig_mstr2addr_cmd_valid),
        .I2(sig_wr_fifo_0),
        .I3(FIFO_Full_reg),
        .I4(sig_inhibit_rdy_n),
        .I5(sig_mstr2data_cmd_valid),
        .O(sig_pop_xfer_reg0_out));
  LUT4 #(
    .INIT(16'hECAA)) 
    \FSM_sequential_sig_pcc_sm_state[2]_i_1 
       (.I0(sig_pcc_sm_state[2]),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_calc_error_pushed),
        .I3(sig_pcc_sm_state[1]),
        .O(\FSM_sequential_sig_pcc_sm_state[2]_i_1_n_0 ));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_sig_pcc_sm_state_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_sig_pcc_sm_state[0]_i_1_n_0 ),
        .Q(sig_pcc_sm_state[0]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_sig_pcc_sm_state_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_sig_pcc_sm_state[1]_i_1_n_0 ),
        .Q(sig_pcc_sm_state[1]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_sig_pcc_sm_state_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_sig_pcc_sm_state[2]_i_1_n_0 ),
        .Q(sig_pcc_sm_state[2]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][10]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[6]),
        .O(in[6]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][11]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[7]),
        .O(in[7]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][12]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[8]),
        .O(in[8]));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][13]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[9]),
        .O(in[9]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][14]_srl4_i_1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[10]),
        .O(in[10]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][15]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[0]),
        .I1(sig_first_xfer_im0),
        .O(sig_next_cmd_cmplt_reg_reg[4]));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][15]_srl4_i_1__1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[11] ),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[11]),
        .O(in[11]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][16]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[1]),
        .I1(sig_first_xfer_im0),
        .O(sig_next_cmd_cmplt_reg_reg[5]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][16]_srl4_i_1__1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[12] ),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[12]),
        .O(in[12]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][17]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[2]),
        .I1(sig_first_xfer_im0),
        .O(sig_next_cmd_cmplt_reg_reg[6]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][17]_srl4_i_1__1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[13] ),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[13]),
        .O(in[13]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][18]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[3]),
        .I1(sig_first_xfer_im0),
        .O(sig_next_cmd_cmplt_reg_reg[7]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][18]_srl4_i_1__1 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[14] ),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[14]),
        .O(in[14]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][19]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[4]),
        .I1(sig_first_xfer_im0),
        .O(sig_next_cmd_cmplt_reg_reg[8]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][19]_srl4_i_1__1 
       (.I0(p_1_in_0),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[15]),
        .O(in[15]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][20]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[5]),
        .I1(sig_first_xfer_im0),
        .O(sig_next_cmd_cmplt_reg_reg[9]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][20]_srl4_i_1__1 
       (.I0(sig_addr_cntr_im0_msh_reg[0]),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[16]),
        .O(in[16]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][21]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[6]),
        .I1(sig_first_xfer_im0),
        .O(sig_next_cmd_cmplt_reg_reg[10]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][21]_srl4_i_1__1 
       (.I0(sig_addr_cntr_im0_msh_reg[1]),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[17]),
        .O(in[17]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][22]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[7]),
        .I1(sig_first_xfer_im0),
        .O(sig_next_cmd_cmplt_reg_reg[11]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][22]_srl4_i_1__1 
       (.I0(sig_addr_cntr_im0_msh_reg[2]),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[18]),
        .O(in[18]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][23]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[0]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[0]),
        .I4(sig_next_cmd_cmplt_reg_reg[21]),
        .O(sig_next_cmd_cmplt_reg_reg[12]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][23]_srl4_i_1__1 
       (.I0(sig_addr_cntr_im0_msh_reg[3]),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[19]),
        .O(in[19]));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][24]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[1]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[1]),
        .I4(sig_next_cmd_cmplt_reg_reg[21]),
        .O(sig_next_cmd_cmplt_reg_reg[13]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][24]_srl4_i_1__1 
       (.I0(sig_addr_cntr_im0_msh_reg[4]),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[20]),
        .O(in[20]));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][25]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[2]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[2]),
        .I4(sig_next_cmd_cmplt_reg_reg[21]),
        .O(sig_next_cmd_cmplt_reg_reg[14]));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][25]_srl4_i_1__1 
       (.I0(sig_addr_cntr_im0_msh_reg[5]),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[21]),
        .O(in[21]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][26]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[3]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[3]),
        .I4(sig_next_cmd_cmplt_reg_reg[21]),
        .O(sig_next_cmd_cmplt_reg_reg[15]));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][26]_srl4_i_1__1 
       (.I0(sig_addr_cntr_im0_msh_reg[6]),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[22]),
        .O(in[22]));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][27]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[4]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[4]),
        .I4(sig_next_cmd_cmplt_reg_reg[21]),
        .O(sig_next_cmd_cmplt_reg_reg[16]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][27]_srl4_i_1__1 
       (.I0(sig_addr_cntr_im0_msh_reg[7]),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[23]),
        .O(in[23]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][28]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[5]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[5]),
        .I4(sig_next_cmd_cmplt_reg_reg[21]),
        .O(sig_next_cmd_cmplt_reg_reg[17]));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][28]_srl4_i_1__1 
       (.I0(sig_addr_cntr_im0_msh_reg[8]),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[24]),
        .O(in[24]));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][29]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[6]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[6]),
        .I4(sig_next_cmd_cmplt_reg_reg[21]),
        .O(sig_next_cmd_cmplt_reg_reg[18]));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][29]_srl4_i_1__1 
       (.I0(sig_addr_cntr_im0_msh_reg[9]),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[25]),
        .O(in[25]));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][30]_srl4_i_1 
       (.I0(sig_xfer_strt_strb_ireg3[7]),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(sig_xfer_end_strb_ireg3[7]),
        .I4(sig_next_cmd_cmplt_reg_reg[21]),
        .O(sig_next_cmd_cmplt_reg_reg[19]));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][30]_srl4_i_1__1 
       (.I0(sig_addr_cntr_im0_msh_reg[10]),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[26]),
        .O(in[26]));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][31]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[11]),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[27]),
        .O(in[27]));
  LUT2 #(
    .INIT(4'h2)) 
    \INFERRED_GEN.data_reg[3][32]_srl4_i_1 
       (.I0(sig_input_eof_reg_reg_n_0),
        .I1(sig_next_cmd_cmplt_reg_reg[21]),
        .O(sig_next_cmd_cmplt_reg_reg[20]));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][32]_srl4_i_1__1 
       (.I0(sig_addr_cntr_im0_msh_reg[12]),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[28]),
        .O(in[28]));
  LUT6 #(
    .INIT(64'h00FFFFFF57575757)) 
    \INFERRED_GEN.data_reg[3][33]_srl4_i_1 
       (.I0(sig_brst_cnt_eq_zero_ireg1),
        .I1(sig_btt_eq_b2mbaa_ireg1),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(sig_brst_cnt_eq_one_ireg1),
        .I4(sig_addr_aligned_ireg1),
        .I5(sig_no_btt_residue_ireg1),
        .O(sig_next_cmd_cmplt_reg_reg[21]));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][33]_srl4_i_1__1 
       (.I0(sig_addr_cntr_im0_msh_reg[13]),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[29]),
        .O(in[29]));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][34]_srl4_i_1 
       (.I0(in[36]),
        .I1(sig_next_cmd_cmplt_reg_reg[21]),
        .O(sig_next_cmd_cmplt_reg_reg[22]));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][34]_srl4_i_1__1 
       (.I0(sig_addr_cntr_im0_msh_reg[14]),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[30]),
        .O(in[30]));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][35]_srl4_i_1 
       (.I0(sig_addr_cntr_im0_msh_reg[15]),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[31]),
        .O(in[31]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \INFERRED_GEN.data_reg[3][36]_srl4_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .O(in[32]));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \INFERRED_GEN.data_reg[3][37]_srl4_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .O(in[33]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \INFERRED_GEN.data_reg[3][38]_srl4_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I5(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .O(in[34]));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][4]_srl4_i_2 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[0]),
        .O(in[0]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][5]_srl4_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[1]),
        .O(in[1]));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][6]_srl4_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[2]),
        .O(in[2]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][7]_srl4_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[3]),
        .O(in[3]));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][8]_srl4_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[4]),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[4]),
        .O(in[4]));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][9]_srl4_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(in[35]),
        .I2(sig_addr_cntr_lsh_kh[5]),
        .O(in[5]));
  LUT5 #(
    .INIT(32'hAAAABAAA)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_2 
       (.I0(sig_init_done_5),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_calc_error_pushed),
        .O(p_0_out));
  LUT6 #(
    .INIT(64'hCC88CC88C088CC88)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__3 
       (.I0(E),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I2(sig_calc_error_pushed),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_input_reg_empty),
        .I5(sig_sm_halt_reg),
        .O(\USE_SINGLE_REG.sig_regfifo_full_reg_reg ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_addr_aligned_ireg1_i_1
       (.I0(sig_mbaa_addr_cntr_slice_im0[4]),
        .I1(sig_mbaa_addr_cntr_slice_im0[2]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(sig_mbaa_addr_cntr_slice_im0[1]),
        .I4(sig_mbaa_addr_cntr_slice_im0[3]),
        .I5(sig_mbaa_addr_cntr_slice_im0[5]),
        .O(sig_addr_aligned_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_aligned_ireg1_reg
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_addr_aligned_im0),
        .Q(sig_addr_aligned_ireg1),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  LUT4 #(
    .INIT(16'hBAAA)) 
    \sig_addr_cntr_im0_msh[0]_i_1 
       (.I0(sig_calc_error_reg0),
        .I1(sig_predict_addr_lsh_ireg3),
        .I2(p_1_in_0),
        .I3(sig_pop_xfer_reg0_out),
        .O(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_im0_msh[0]_i_3 
       (.I0(Q[41]),
        .I1(in[36]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[0]),
        .O(\sig_addr_cntr_im0_msh[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_im0_msh[0]_i_4 
       (.I0(Q[44]),
        .I1(in[36]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[3]),
        .O(\sig_addr_cntr_im0_msh[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_im0_msh[0]_i_5 
       (.I0(Q[43]),
        .I1(in[36]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[2]),
        .O(\sig_addr_cntr_im0_msh[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_im0_msh[0]_i_6 
       (.I0(Q[42]),
        .I1(in[36]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[1]),
        .O(\sig_addr_cntr_im0_msh[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h555555555C555555)) 
    \sig_addr_cntr_im0_msh[0]_i_7 
       (.I0(sig_addr_cntr_im0_msh_reg[0]),
        .I1(Q[41]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(in[36]),
        .O(\sig_addr_cntr_im0_msh[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_im0_msh[12]_i_2 
       (.I0(Q[56]),
        .I1(in[36]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[15]),
        .O(\sig_addr_cntr_im0_msh[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_im0_msh[12]_i_3 
       (.I0(Q[55]),
        .I1(in[36]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[14]),
        .O(\sig_addr_cntr_im0_msh[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_im0_msh[12]_i_4 
       (.I0(Q[54]),
        .I1(in[36]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[13]),
        .O(\sig_addr_cntr_im0_msh[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_im0_msh[12]_i_5 
       (.I0(Q[53]),
        .I1(in[36]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[12]),
        .O(\sig_addr_cntr_im0_msh[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_im0_msh[4]_i_2 
       (.I0(Q[48]),
        .I1(in[36]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[7]),
        .O(\sig_addr_cntr_im0_msh[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_im0_msh[4]_i_3 
       (.I0(Q[47]),
        .I1(in[36]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[6]),
        .O(\sig_addr_cntr_im0_msh[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_im0_msh[4]_i_4 
       (.I0(Q[46]),
        .I1(in[36]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[5]),
        .O(\sig_addr_cntr_im0_msh[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_im0_msh[4]_i_5 
       (.I0(Q[45]),
        .I1(in[36]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[4]),
        .O(\sig_addr_cntr_im0_msh[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_im0_msh[8]_i_2 
       (.I0(Q[52]),
        .I1(in[36]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[11]),
        .O(\sig_addr_cntr_im0_msh[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_im0_msh[8]_i_3 
       (.I0(Q[51]),
        .I1(in[36]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[10]),
        .O(\sig_addr_cntr_im0_msh[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_im0_msh[8]_i_4 
       (.I0(Q[50]),
        .I1(in[36]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[9]),
        .O(\sig_addr_cntr_im0_msh[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_im0_msh[8]_i_5 
       (.I0(Q[49]),
        .I1(in[36]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[8]),
        .O(\sig_addr_cntr_im0_msh[8]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[0] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[0]_i_2_n_7 ),
        .Q(sig_addr_cntr_im0_msh_reg[0]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  CARRY4 \sig_addr_cntr_im0_msh_reg[0]_i_2 
       (.CI(1'b0),
        .CO({\sig_addr_cntr_im0_msh_reg[0]_i_2_n_0 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_1 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_2 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\sig_addr_cntr_im0_msh[0]_i_3_n_0 }),
        .O({\sig_addr_cntr_im0_msh_reg[0]_i_2_n_4 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_5 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_6 ,\sig_addr_cntr_im0_msh_reg[0]_i_2_n_7 }),
        .S({\sig_addr_cntr_im0_msh[0]_i_4_n_0 ,\sig_addr_cntr_im0_msh[0]_i_5_n_0 ,\sig_addr_cntr_im0_msh[0]_i_6_n_0 ,\sig_addr_cntr_im0_msh[0]_i_7_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[10] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[8]_i_1_n_5 ),
        .Q(sig_addr_cntr_im0_msh_reg[10]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[11] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[8]_i_1_n_4 ),
        .Q(sig_addr_cntr_im0_msh_reg[11]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[12] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[12]_i_1_n_7 ),
        .Q(sig_addr_cntr_im0_msh_reg[12]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  CARRY4 \sig_addr_cntr_im0_msh_reg[12]_i_1 
       (.CI(\sig_addr_cntr_im0_msh_reg[8]_i_1_n_0 ),
        .CO({\NLW_sig_addr_cntr_im0_msh_reg[12]_i_1_CO_UNCONNECTED [3],\sig_addr_cntr_im0_msh_reg[12]_i_1_n_1 ,\sig_addr_cntr_im0_msh_reg[12]_i_1_n_2 ,\sig_addr_cntr_im0_msh_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_addr_cntr_im0_msh_reg[12]_i_1_n_4 ,\sig_addr_cntr_im0_msh_reg[12]_i_1_n_5 ,\sig_addr_cntr_im0_msh_reg[12]_i_1_n_6 ,\sig_addr_cntr_im0_msh_reg[12]_i_1_n_7 }),
        .S({\sig_addr_cntr_im0_msh[12]_i_2_n_0 ,\sig_addr_cntr_im0_msh[12]_i_3_n_0 ,\sig_addr_cntr_im0_msh[12]_i_4_n_0 ,\sig_addr_cntr_im0_msh[12]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[13] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[12]_i_1_n_6 ),
        .Q(sig_addr_cntr_im0_msh_reg[13]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[14] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[12]_i_1_n_5 ),
        .Q(sig_addr_cntr_im0_msh_reg[14]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[15] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[12]_i_1_n_4 ),
        .Q(sig_addr_cntr_im0_msh_reg[15]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[1] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[0]_i_2_n_6 ),
        .Q(sig_addr_cntr_im0_msh_reg[1]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[2] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[0]_i_2_n_5 ),
        .Q(sig_addr_cntr_im0_msh_reg[2]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[3] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[0]_i_2_n_4 ),
        .Q(sig_addr_cntr_im0_msh_reg[3]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[4] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[4]_i_1_n_7 ),
        .Q(sig_addr_cntr_im0_msh_reg[4]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  CARRY4 \sig_addr_cntr_im0_msh_reg[4]_i_1 
       (.CI(\sig_addr_cntr_im0_msh_reg[0]_i_2_n_0 ),
        .CO({\sig_addr_cntr_im0_msh_reg[4]_i_1_n_0 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_1 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_2 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_addr_cntr_im0_msh_reg[4]_i_1_n_4 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_5 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_6 ,\sig_addr_cntr_im0_msh_reg[4]_i_1_n_7 }),
        .S({\sig_addr_cntr_im0_msh[4]_i_2_n_0 ,\sig_addr_cntr_im0_msh[4]_i_3_n_0 ,\sig_addr_cntr_im0_msh[4]_i_4_n_0 ,\sig_addr_cntr_im0_msh[4]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[5] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[4]_i_1_n_6 ),
        .Q(sig_addr_cntr_im0_msh_reg[5]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[6] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[4]_i_1_n_5 ),
        .Q(sig_addr_cntr_im0_msh_reg[6]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[7] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[4]_i_1_n_4 ),
        .Q(sig_addr_cntr_im0_msh_reg[7]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[8] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[8]_i_1_n_7 ),
        .Q(sig_addr_cntr_im0_msh_reg[8]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  CARRY4 \sig_addr_cntr_im0_msh_reg[8]_i_1 
       (.CI(\sig_addr_cntr_im0_msh_reg[4]_i_1_n_0 ),
        .CO({\sig_addr_cntr_im0_msh_reg[8]_i_1_n_0 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_1 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_2 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_addr_cntr_im0_msh_reg[8]_i_1_n_4 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_5 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_6 ,\sig_addr_cntr_im0_msh_reg[8]_i_1_n_7 }),
        .S({\sig_addr_cntr_im0_msh[8]_i_2_n_0 ,\sig_addr_cntr_im0_msh[8]_i_3_n_0 ,\sig_addr_cntr_im0_msh[8]_i_4_n_0 ,\sig_addr_cntr_im0_msh[8]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[9] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[8]_i_1_n_6 ),
        .Q(sig_addr_cntr_im0_msh_reg[9]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[0]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[0]),
        .O(\sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[1]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[1]),
        .O(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[2]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[2]),
        .O(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[3]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[3]),
        .O(\sig_addr_cntr_incr_ireg2[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[4]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[4]),
        .O(\sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[5]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[5]),
        .O(\sig_addr_cntr_incr_ireg2[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT3 #(
    .INIT(8'h45)) 
    \sig_addr_cntr_incr_ireg2[6]_i_1 
       (.I0(sig_btt_lt_b2mbaa_ireg1),
        .I1(sig_addr_aligned_ireg1),
        .I2(sig_first_xfer_im0),
        .O(\sig_addr_cntr_incr_ireg2[6]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[0]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[1]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[2]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[3]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[3]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[4]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[5]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[5]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[6]_i_1_n_0 ),
        .Q(sig_addr_cntr_incr_ireg2[6]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[0]_i_1 
       (.I0(Q[25]),
        .I1(in[36]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[0] ),
        .O(p_1_in[0]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[10]_i_1 
       (.I0(Q[35]),
        .I1(in[36]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[10] ),
        .O(p_1_in[10]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[11]_i_1 
       (.I0(Q[36]),
        .I1(in[36]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[11] ),
        .O(p_1_in[11]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[12]_i_1 
       (.I0(Q[37]),
        .I1(in[36]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[12] ),
        .O(p_1_in[12]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[13]_i_1 
       (.I0(Q[38]),
        .I1(in[36]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[13] ),
        .O(p_1_in[13]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[14]_i_1 
       (.I0(Q[39]),
        .I1(in[36]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[14] ),
        .O(p_1_in[14]));
  LUT6 #(
    .INIT(64'hFBAAFBFBFBAAFBFA)) 
    \sig_addr_cntr_lsh_im0[15]_i_1 
       (.I0(sig_calc_error_reg0),
        .I1(sig_mstr2data_cmd_valid),
        .I2(sig_wr_fifo),
        .I3(sig_wr_fifo_0),
        .I4(sig_mstr2addr_cmd_valid),
        .I5(sig_cmd2dre_valid_reg_n_0),
        .O(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[15]_i_2 
       (.I0(Q[40]),
        .I1(in[36]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_predict_addr_lsh_ireg3),
        .O(p_1_in[15]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[1]_i_1 
       (.I0(Q[26]),
        .I1(in[36]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[1] ),
        .O(p_1_in[1]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[2]_i_1 
       (.I0(Q[27]),
        .I1(in[36]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[2] ),
        .O(p_1_in[2]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[3]_i_1 
       (.I0(Q[28]),
        .I1(in[36]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[3] ),
        .O(p_1_in[3]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[4]_i_1 
       (.I0(Q[29]),
        .I1(in[36]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[4] ),
        .O(p_1_in[4]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[5]_i_1 
       (.I0(Q[30]),
        .I1(in[36]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[5] ),
        .O(p_1_in[5]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[6]_i_1 
       (.I0(Q[31]),
        .I1(in[36]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[6] ),
        .O(p_1_in[6]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[7]_i_1 
       (.I0(Q[32]),
        .I1(in[36]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[7] ),
        .O(p_1_in[7]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[8]_i_1 
       (.I0(Q[33]),
        .I1(in[36]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[8] ),
        .O(p_1_in[8]));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[9]_i_1 
       (.I0(Q[34]),
        .I1(in[36]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[9] ),
        .O(p_1_in[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[0] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[0]),
        .Q(sig_mbaa_addr_cntr_slice_im0[0]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[10] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[10]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[11] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[11]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[11] ),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[12] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[12]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[12] ),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[13] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[13]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[13] ),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[14] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[14]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[14] ),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[15] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[15]),
        .Q(p_1_in_0),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[1] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[1]),
        .Q(sig_mbaa_addr_cntr_slice_im0[1]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[2] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[2]),
        .Q(sig_mbaa_addr_cntr_slice_im0[2]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[3] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[3]),
        .Q(sig_mbaa_addr_cntr_slice_im0[3]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[4] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[4]),
        .Q(sig_mbaa_addr_cntr_slice_im0[4]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[5] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[5]),
        .Q(sig_mbaa_addr_cntr_slice_im0[5]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[6] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[6]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[7] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[7]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[8] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[8]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[9] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(p_1_in[9]),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[25]),
        .Q(sig_addr_cntr_lsh_kh[0]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[35]),
        .Q(sig_addr_cntr_lsh_kh[10]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[36]),
        .Q(sig_addr_cntr_lsh_kh[11]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[37]),
        .Q(sig_addr_cntr_lsh_kh[12]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[38]),
        .Q(sig_addr_cntr_lsh_kh[13]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[39]),
        .Q(sig_addr_cntr_lsh_kh[14]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[40]),
        .Q(sig_addr_cntr_lsh_kh[15]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[16] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[41]),
        .Q(sig_addr_cntr_lsh_kh[16]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[17] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[42]),
        .Q(sig_addr_cntr_lsh_kh[17]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[18] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[43]),
        .Q(sig_addr_cntr_lsh_kh[18]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[19] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[44]),
        .Q(sig_addr_cntr_lsh_kh[19]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[26]),
        .Q(sig_addr_cntr_lsh_kh[1]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[20] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[45]),
        .Q(sig_addr_cntr_lsh_kh[20]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[21] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[46]),
        .Q(sig_addr_cntr_lsh_kh[21]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[22] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[47]),
        .Q(sig_addr_cntr_lsh_kh[22]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[23] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[48]),
        .Q(sig_addr_cntr_lsh_kh[23]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[24] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[49]),
        .Q(sig_addr_cntr_lsh_kh[24]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[25] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[50]),
        .Q(sig_addr_cntr_lsh_kh[25]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[26] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[51]),
        .Q(sig_addr_cntr_lsh_kh[26]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[27] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[52]),
        .Q(sig_addr_cntr_lsh_kh[27]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[28] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[53]),
        .Q(sig_addr_cntr_lsh_kh[28]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[29] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[54]),
        .Q(sig_addr_cntr_lsh_kh[29]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[27]),
        .Q(sig_addr_cntr_lsh_kh[2]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[30] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[55]),
        .Q(sig_addr_cntr_lsh_kh[30]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[31] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[56]),
        .Q(sig_addr_cntr_lsh_kh[31]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[28]),
        .Q(sig_addr_cntr_lsh_kh[3]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[29]),
        .Q(sig_addr_cntr_lsh_kh[4]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[30]),
        .Q(sig_addr_cntr_lsh_kh[5]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[31]),
        .Q(sig_addr_cntr_lsh_kh[6]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[32]),
        .Q(sig_addr_cntr_lsh_kh[7]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[33]),
        .Q(sig_addr_cntr_lsh_kh[8]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[34]),
        .Q(sig_addr_cntr_lsh_kh[9]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h556AAA6A)) 
    \sig_adjusted_addr_incr_ireg2[0]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(sig_bytes_to_mbaa_ireg1[0]),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .I4(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .O(sig_adjusted_addr_incr_im1[0]));
  LUT4 #(
    .INIT(16'h8778)) 
    \sig_adjusted_addr_incr_ireg2[1]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(\sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ),
        .I2(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ),
        .I3(sig_mbaa_addr_cntr_slice_im0[1]),
        .O(sig_adjusted_addr_incr_im1[1]));
  LUT6 #(
    .INIT(64'h9999966696666666)) 
    \sig_adjusted_addr_incr_ireg2[2]_i_1 
       (.I0(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ),
        .I1(sig_mbaa_addr_cntr_slice_im0[2]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(\sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ),
        .I4(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ),
        .I5(sig_mbaa_addr_cntr_slice_im0[1]),
        .O(sig_adjusted_addr_incr_im1[2]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hB8884777)) 
    \sig_adjusted_addr_incr_ireg2[3]_i_1 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(sig_bytes_to_mbaa_ireg1[3]),
        .I4(\sig_adjusted_addr_incr_ireg2[3]_i_2_n_0 ),
        .O(sig_adjusted_addr_incr_im1[3]));
  LUT6 #(
    .INIT(64'h000017771777FFFF)) 
    \sig_adjusted_addr_incr_ireg2[3]_i_2 
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ),
        .I2(\sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ),
        .I3(sig_mbaa_addr_cntr_slice_im0[0]),
        .I4(sig_mbaa_addr_cntr_slice_im0[2]),
        .I5(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ),
        .O(\sig_adjusted_addr_incr_ireg2[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT5 #(
    .INIT(32'h07F7F808)) 
    \sig_adjusted_addr_incr_ireg2[4]_i_1 
       (.I0(sig_bytes_to_mbaa_ireg1[4]),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I4(\sig_adjusted_addr_incr_ireg2[5]_i_2_n_0 ),
        .O(sig_adjusted_addr_incr_im1[4]));
  LUT6 #(
    .INIT(64'h07F7F808F808F808)) 
    \sig_adjusted_addr_incr_ireg2[5]_i_1 
       (.I0(sig_bytes_to_mbaa_ireg1[5]),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I4(\sig_adjusted_addr_incr_ireg2[5]_i_2_n_0 ),
        .I5(\sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ),
        .O(sig_adjusted_addr_incr_im1[5]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'h0000F808)) 
    \sig_adjusted_addr_incr_ireg2[5]_i_2 
       (.I0(sig_bytes_to_mbaa_ireg1[3]),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I4(\sig_adjusted_addr_incr_ireg2[3]_i_2_n_0 ),
        .O(\sig_adjusted_addr_incr_ireg2[5]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[0]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[1]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[2]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[3]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[4]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_adjusted_addr_incr_im1[5]),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h08)) 
    sig_brst_cnt_eq_one_ireg1_i_1
       (.I0(sig_brst_cnt_eq_zero_ireg1_i_2_n_0),
        .I1(sel0[0]),
        .I2(sig_brst_cnt_eq_zero_ireg1_i_3_n_0),
        .O(sig_brst_cnt_eq_one_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_brst_cnt_eq_one_ireg1_reg
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_brst_cnt_eq_one_im0),
        .Q(sig_brst_cnt_eq_one_ireg1),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'h02)) 
    sig_brst_cnt_eq_zero_ireg1_i_1
       (.I0(sig_brst_cnt_eq_zero_ireg1_i_2_n_0),
        .I1(sig_brst_cnt_eq_zero_ireg1_i_3_n_0),
        .I2(sel0[0]),
        .O(sig_brst_cnt_eq_zero_im0));
  LUT5 #(
    .INIT(32'h00000001)) 
    sig_brst_cnt_eq_zero_ireg1_i_2
       (.I0(sel0[2]),
        .I1(sel0[7]),
        .I2(sel0[13]),
        .I3(sel0[14]),
        .I4(sig_brst_cnt_eq_zero_ireg1_i_4_n_0),
        .O(sig_brst_cnt_eq_zero_ireg1_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sig_brst_cnt_eq_zero_ireg1_i_3
       (.I0(sel0[5]),
        .I1(sel0[12]),
        .I2(sel0[16]),
        .I3(sel0[6]),
        .I4(sel0[15]),
        .I5(sel0[3]),
        .O(sig_brst_cnt_eq_zero_ireg1_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sig_brst_cnt_eq_zero_ireg1_i_4
       (.I0(sel0[1]),
        .I1(sel0[11]),
        .I2(sel0[10]),
        .I3(sel0[8]),
        .I4(sel0[4]),
        .I5(sel0[9]),
        .O(sig_brst_cnt_eq_zero_ireg1_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_brst_cnt_eq_zero_ireg1_reg
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_brst_cnt_eq_zero_im0),
        .Q(sig_brst_cnt_eq_zero_ireg1),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  CARRY4 sig_btt_cntr_im00_carry
       (.CI(1'b0),
        .CO({sig_btt_cntr_im00_carry_n_0,sig_btt_cntr_im00_carry_n_1,sig_btt_cntr_im00_carry_n_2,sig_btt_cntr_im00_carry_n_3}),
        .CYINIT(1'b1),
        .DI({\sig_btt_cntr_im0_reg_n_0_[3] ,\sig_btt_cntr_im0_reg_n_0_[2] ,\sig_btt_cntr_im0_reg_n_0_[1] ,\sig_btt_cntr_im0_reg_n_0_[0] }),
        .O(sig_btt_cntr_im00[3:0]),
        .S({sig_btt_cntr_im00_carry_i_1_n_0,sig_btt_cntr_im00_carry_i_2_n_0,sig_btt_cntr_im00_carry_i_3_n_0,sig_btt_cntr_im00_carry_i_4_n_0}));
  CARRY4 sig_btt_cntr_im00_carry__0
       (.CI(sig_btt_cntr_im00_carry_n_0),
        .CO({sig_btt_cntr_im00_carry__0_n_0,sig_btt_cntr_im00_carry__0_n_1,sig_btt_cntr_im00_carry__0_n_2,sig_btt_cntr_im00_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({sel0[1:0],\sig_btt_cntr_im0_reg_n_0_[5] ,\sig_btt_cntr_im0_reg_n_0_[4] }),
        .O(sig_btt_cntr_im00[7:4]),
        .S({sig_btt_cntr_im00_carry__0_i_1_n_0,sig_btt_cntr_im00_carry__0_i_2_n_0,sig_btt_cntr_im00_carry__0_i_3_n_0,sig_btt_cntr_im00_carry__0_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__0_i_1
       (.I0(sel0[1]),
        .O(sig_btt_cntr_im00_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr_im00_carry__0_i_2
       (.I0(sel0[0]),
        .I1(sig_addr_cntr_incr_ireg2[6]),
        .O(sig_btt_cntr_im00_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr_im00_carry__0_i_3
       (.I0(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I1(sig_addr_cntr_incr_ireg2[5]),
        .O(sig_btt_cntr_im00_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr_im00_carry__0_i_4
       (.I0(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I1(sig_addr_cntr_incr_ireg2[4]),
        .O(sig_btt_cntr_im00_carry__0_i_4_n_0));
  CARRY4 sig_btt_cntr_im00_carry__1
       (.CI(sig_btt_cntr_im00_carry__0_n_0),
        .CO({sig_btt_cntr_im00_carry__1_n_0,sig_btt_cntr_im00_carry__1_n_1,sig_btt_cntr_im00_carry__1_n_2,sig_btt_cntr_im00_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI(sel0[5:2]),
        .O(sig_btt_cntr_im00[11:8]),
        .S({sig_btt_cntr_im00_carry__1_i_1_n_0,sig_btt_cntr_im00_carry__1_i_2_n_0,sig_btt_cntr_im00_carry__1_i_3_n_0,sig_btt_cntr_im00_carry__1_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__1_i_1
       (.I0(sel0[5]),
        .O(sig_btt_cntr_im00_carry__1_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__1_i_2
       (.I0(sel0[4]),
        .O(sig_btt_cntr_im00_carry__1_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__1_i_3
       (.I0(sel0[3]),
        .O(sig_btt_cntr_im00_carry__1_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__1_i_4
       (.I0(sel0[2]),
        .O(sig_btt_cntr_im00_carry__1_i_4_n_0));
  CARRY4 sig_btt_cntr_im00_carry__2
       (.CI(sig_btt_cntr_im00_carry__1_n_0),
        .CO({sig_btt_cntr_im00_carry__2_n_0,sig_btt_cntr_im00_carry__2_n_1,sig_btt_cntr_im00_carry__2_n_2,sig_btt_cntr_im00_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI(sel0[9:6]),
        .O(sig_btt_cntr_im00[15:12]),
        .S({sig_btt_cntr_im00_carry__2_i_1_n_0,sig_btt_cntr_im00_carry__2_i_2_n_0,sig_btt_cntr_im00_carry__2_i_3_n_0,sig_btt_cntr_im00_carry__2_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__2_i_1
       (.I0(sel0[9]),
        .O(sig_btt_cntr_im00_carry__2_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__2_i_2
       (.I0(sel0[8]),
        .O(sig_btt_cntr_im00_carry__2_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__2_i_3
       (.I0(sel0[7]),
        .O(sig_btt_cntr_im00_carry__2_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__2_i_4
       (.I0(sel0[6]),
        .O(sig_btt_cntr_im00_carry__2_i_4_n_0));
  CARRY4 sig_btt_cntr_im00_carry__3
       (.CI(sig_btt_cntr_im00_carry__2_n_0),
        .CO({sig_btt_cntr_im00_carry__3_n_0,sig_btt_cntr_im00_carry__3_n_1,sig_btt_cntr_im00_carry__3_n_2,sig_btt_cntr_im00_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI(sel0[13:10]),
        .O(sig_btt_cntr_im00[19:16]),
        .S({sig_btt_cntr_im00_carry__3_i_1_n_0,sig_btt_cntr_im00_carry__3_i_2_n_0,sig_btt_cntr_im00_carry__3_i_3_n_0,sig_btt_cntr_im00_carry__3_i_4_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__3_i_1
       (.I0(sel0[13]),
        .O(sig_btt_cntr_im00_carry__3_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__3_i_2
       (.I0(sel0[12]),
        .O(sig_btt_cntr_im00_carry__3_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__3_i_3
       (.I0(sel0[11]),
        .O(sig_btt_cntr_im00_carry__3_i_3_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__3_i_4
       (.I0(sel0[10]),
        .O(sig_btt_cntr_im00_carry__3_i_4_n_0));
  CARRY4 sig_btt_cntr_im00_carry__4
       (.CI(sig_btt_cntr_im00_carry__3_n_0),
        .CO({NLW_sig_btt_cntr_im00_carry__4_CO_UNCONNECTED[3:2],sig_btt_cntr_im00_carry__4_n_2,sig_btt_cntr_im00_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,sel0[15:14]}),
        .O({NLW_sig_btt_cntr_im00_carry__4_O_UNCONNECTED[3],sig_btt_cntr_im00[22:20]}),
        .S({1'b0,sig_btt_cntr_im00_carry__4_i_1_n_0,sig_btt_cntr_im00_carry__4_i_2_n_0,sig_btt_cntr_im00_carry__4_i_3_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__4_i_1
       (.I0(sel0[16]),
        .O(sig_btt_cntr_im00_carry__4_i_1_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__4_i_2
       (.I0(sel0[15]),
        .O(sig_btt_cntr_im00_carry__4_i_2_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__4_i_3
       (.I0(sel0[14]),
        .O(sig_btt_cntr_im00_carry__4_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr_im00_carry_i_1
       (.I0(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I1(sig_addr_cntr_incr_ireg2[3]),
        .O(sig_btt_cntr_im00_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr_im00_carry_i_2
       (.I0(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I1(sig_addr_cntr_incr_ireg2[2]),
        .O(sig_btt_cntr_im00_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr_im00_carry_i_3
       (.I0(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I1(sig_addr_cntr_incr_ireg2[1]),
        .O(sig_btt_cntr_im00_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr_im00_carry_i_4
       (.I0(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I1(sig_addr_cntr_incr_ireg2[0]),
        .O(sig_btt_cntr_im00_carry_i_4_n_0));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_btt_cntr_im0[0]_i_1 
       (.I0(Q[0]),
        .I1(in[36]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_btt_cntr_im00[0]),
        .O(\sig_btt_cntr_im0[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_btt_cntr_im0[10]_i_1 
       (.I0(Q[10]),
        .I1(in[36]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_btt_cntr_im00[10]),
        .O(\sig_btt_cntr_im0[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_btt_cntr_im0[11]_i_1 
       (.I0(Q[11]),
        .I1(in[36]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_btt_cntr_im00[11]),
        .O(\sig_btt_cntr_im0[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_btt_cntr_im0[12]_i_1 
       (.I0(Q[12]),
        .I1(in[36]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_btt_cntr_im00[12]),
        .O(\sig_btt_cntr_im0[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_btt_cntr_im0[13]_i_1 
       (.I0(Q[13]),
        .I1(in[36]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_btt_cntr_im00[13]),
        .O(\sig_btt_cntr_im0[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_btt_cntr_im0[14]_i_1 
       (.I0(Q[14]),
        .I1(in[36]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_btt_cntr_im00[14]),
        .O(\sig_btt_cntr_im0[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_btt_cntr_im0[15]_i_1 
       (.I0(Q[15]),
        .I1(in[36]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_btt_cntr_im00[15]),
        .O(\sig_btt_cntr_im0[15]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_btt_cntr_im0[16]_i_1 
       (.I0(Q[16]),
        .I1(in[36]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_btt_cntr_im00[16]),
        .O(\sig_btt_cntr_im0[16]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_btt_cntr_im0[17]_i_1 
       (.I0(Q[17]),
        .I1(in[36]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_btt_cntr_im00[17]),
        .O(\sig_btt_cntr_im0[17]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_btt_cntr_im0[18]_i_1 
       (.I0(Q[18]),
        .I1(in[36]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_btt_cntr_im00[18]),
        .O(\sig_btt_cntr_im0[18]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_btt_cntr_im0[19]_i_1 
       (.I0(Q[19]),
        .I1(in[36]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_btt_cntr_im00[19]),
        .O(\sig_btt_cntr_im0[19]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_btt_cntr_im0[1]_i_1 
       (.I0(Q[1]),
        .I1(in[36]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_btt_cntr_im00[1]),
        .O(\sig_btt_cntr_im0[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_btt_cntr_im0[20]_i_1 
       (.I0(Q[20]),
        .I1(in[36]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_btt_cntr_im00[20]),
        .O(\sig_btt_cntr_im0[20]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_btt_cntr_im0[21]_i_1 
       (.I0(Q[21]),
        .I1(in[36]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_btt_cntr_im00[21]),
        .O(\sig_btt_cntr_im0[21]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_btt_cntr_im0[22]_i_1 
       (.I0(Q[22]),
        .I1(in[36]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_btt_cntr_im00[22]),
        .O(\sig_btt_cntr_im0[22]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_btt_cntr_im0[2]_i_1 
       (.I0(Q[2]),
        .I1(in[36]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_btt_cntr_im00[2]),
        .O(\sig_btt_cntr_im0[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_btt_cntr_im0[3]_i_1 
       (.I0(Q[3]),
        .I1(in[36]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_btt_cntr_im00[3]),
        .O(\sig_btt_cntr_im0[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_btt_cntr_im0[4]_i_1 
       (.I0(Q[4]),
        .I1(in[36]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_btt_cntr_im00[4]),
        .O(\sig_btt_cntr_im0[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_btt_cntr_im0[5]_i_1 
       (.I0(Q[5]),
        .I1(in[36]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_btt_cntr_im00[5]),
        .O(\sig_btt_cntr_im0[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_btt_cntr_im0[6]_i_1 
       (.I0(Q[6]),
        .I1(in[36]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_btt_cntr_im00[6]),
        .O(\sig_btt_cntr_im0[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_btt_cntr_im0[7]_i_1 
       (.I0(Q[7]),
        .I1(in[36]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_btt_cntr_im00[7]),
        .O(\sig_btt_cntr_im0[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_btt_cntr_im0[8]_i_1 
       (.I0(Q[8]),
        .I1(in[36]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_btt_cntr_im00[8]),
        .O(\sig_btt_cntr_im0[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_btt_cntr_im0[9]_i_1 
       (.I0(Q[9]),
        .I1(in[36]),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_btt_cntr_im00[9]),
        .O(\sig_btt_cntr_im0[9]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[0] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[0]_i_1_n_0 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[10] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[10]_i_1_n_0 ),
        .Q(sel0[4]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[11] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[11]_i_1_n_0 ),
        .Q(sel0[5]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[12] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[12]_i_1_n_0 ),
        .Q(sel0[6]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[13] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[13]_i_1_n_0 ),
        .Q(sel0[7]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[14] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[14]_i_1_n_0 ),
        .Q(sel0[8]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[15] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[15]_i_1_n_0 ),
        .Q(sel0[9]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[16] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[16]_i_1_n_0 ),
        .Q(sel0[10]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[17] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[17]_i_1_n_0 ),
        .Q(sel0[11]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[18] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[18]_i_1_n_0 ),
        .Q(sel0[12]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[19] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[19]_i_1_n_0 ),
        .Q(sel0[13]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[1] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[1]_i_1_n_0 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[20] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[20]_i_1_n_0 ),
        .Q(sel0[14]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[21] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[21]_i_1_n_0 ),
        .Q(sel0[15]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[22] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[22]_i_1_n_0 ),
        .Q(sel0[16]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[2] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[2]_i_1_n_0 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[3] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[3]_i_1_n_0 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[4] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[4]_i_1_n_0 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[5] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[5]_i_1_n_0 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[6] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[6]_i_1_n_0 ),
        .Q(sel0[0]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[7] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[7]_i_1_n_0 ),
        .Q(sel0[1]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[8] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[8]_i_1_n_0 ),
        .Q(sel0[2]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[9] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_lsh_im0[15]_i_1_n_0 ),
        .D(\sig_btt_cntr_im0[9]_i_1_n_0 ),
        .Q(sel0[3]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  LUT5 #(
    .INIT(32'h08000000)) 
    sig_btt_eq_b2mbaa_ireg1_i_1
       (.I0(sig_btt_eq_b2mbaa_ireg1_i_2_n_0),
        .I1(sig_brst_cnt_eq_zero_im0),
        .I2(sig_addr_aligned_im0),
        .I3(sig_btt_eq_b2mbaa_ireg1_i_3_n_0),
        .I4(sig_btt_eq_b2mbaa_ireg1_i_4_n_0),
        .O(sig_btt_eq_b2mbaa_im0));
  LUT5 #(
    .INIT(32'h60060960)) 
    sig_btt_eq_b2mbaa_ireg1_i_2
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I2(sig_mbaa_addr_cntr_slice_im0[4]),
        .I3(sig_btt_lt_b2mbaa_im01_carry_i_8_n_0),
        .I4(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .O(sig_btt_eq_b2mbaa_ireg1_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT4 #(
    .INIT(16'h6009)) 
    sig_btt_eq_b2mbaa_ireg1_i_3
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I3(sig_mbaa_addr_cntr_slice_im0[0]),
        .O(sig_btt_eq_b2mbaa_ireg1_i_3_n_0));
  LUT6 #(
    .INIT(64'h0606066060606009)) 
    sig_btt_eq_b2mbaa_ireg1_i_4
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I2(sig_mbaa_addr_cntr_slice_im0[2]),
        .I3(sig_mbaa_addr_cntr_slice_im0[1]),
        .I4(sig_mbaa_addr_cntr_slice_im0[0]),
        .I5(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .O(sig_btt_eq_b2mbaa_ireg1_i_4_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_btt_eq_b2mbaa_ireg1_reg
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_btt_eq_b2mbaa_im0),
        .Q(sig_btt_eq_b2mbaa_ireg1),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  CARRY4 sig_btt_lt_b2mbaa_im01_carry
       (.CI(1'b0),
        .CO({sig_btt_lt_b2mbaa_im01,sig_btt_lt_b2mbaa_im01_carry_n_1,sig_btt_lt_b2mbaa_im01_carry_n_2,sig_btt_lt_b2mbaa_im01_carry_n_3}),
        .CYINIT(1'b0),
        .DI({sig_addr_aligned_im0,sig_btt_lt_b2mbaa_im01_carry_i_1_n_0,sig_btt_lt_b2mbaa_im01_carry_i_2_n_0,sig_btt_lt_b2mbaa_im01_carry_i_3_n_0}),
        .O(NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED[3:0]),
        .S({sig_btt_lt_b2mbaa_im01_carry_i_4_n_0,sig_btt_lt_b2mbaa_im01_carry_i_5_n_0,sig_btt_lt_b2mbaa_im01_carry_i_6_n_0,sig_btt_lt_b2mbaa_im01_carry_i_7_n_0}));
  LUT5 #(
    .INIT(32'h045145D3)) 
    sig_btt_lt_b2mbaa_im01_carry_i_1
       (.I0(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I1(sig_btt_lt_b2mbaa_im01_carry_i_8_n_0),
        .I2(sig_mbaa_addr_cntr_slice_im0[4]),
        .I3(sig_mbaa_addr_cntr_slice_im0[5]),
        .I4(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_1_n_0));
  LUT6 #(
    .INIT(64'h00015554015557FC)) 
    sig_btt_lt_b2mbaa_im01_carry_i_2
       (.I0(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(sig_mbaa_addr_cntr_slice_im0[2]),
        .I4(sig_mbaa_addr_cntr_slice_im0[3]),
        .I5(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_2_n_0));
  LUT4 #(
    .INIT(16'h145C)) 
    sig_btt_lt_b2mbaa_im01_carry_i_3
       (.I0(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(sig_mbaa_addr_cntr_slice_im0[1]),
        .I3(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sig_btt_lt_b2mbaa_im01_carry_i_4
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(sig_mbaa_addr_cntr_slice_im0[3]),
        .I2(sig_mbaa_addr_cntr_slice_im0[1]),
        .I3(sig_mbaa_addr_cntr_slice_im0[0]),
        .I4(sig_mbaa_addr_cntr_slice_im0[2]),
        .I5(sig_mbaa_addr_cntr_slice_im0[4]),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_4_n_0));
  LUT5 #(
    .INIT(32'h60060960)) 
    sig_btt_lt_b2mbaa_im01_carry_i_5
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I2(sig_mbaa_addr_cntr_slice_im0[4]),
        .I3(sig_btt_lt_b2mbaa_im01_carry_i_8_n_0),
        .I4(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_5_n_0));
  LUT6 #(
    .INIT(64'h0606066060606009)) 
    sig_btt_lt_b2mbaa_im01_carry_i_6
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I2(sig_mbaa_addr_cntr_slice_im0[2]),
        .I3(sig_mbaa_addr_cntr_slice_im0[1]),
        .I4(sig_mbaa_addr_cntr_slice_im0[0]),
        .I5(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_6_n_0));
  LUT4 #(
    .INIT(16'h6009)) 
    sig_btt_lt_b2mbaa_im01_carry_i_7
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I3(sig_mbaa_addr_cntr_slice_im0[0]),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    sig_btt_lt_b2mbaa_im01_carry_i_8
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(sig_mbaa_addr_cntr_slice_im0[1]),
        .I3(sig_mbaa_addr_cntr_slice_im0[3]),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_8_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    sig_btt_lt_b2mbaa_ireg1_i_1
       (.I0(sig_btt_lt_b2mbaa_im01),
        .I1(sig_brst_cnt_eq_zero_im0),
        .O(sig_btt_lt_b2mbaa_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_btt_lt_b2mbaa_ireg1_reg
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_btt_lt_b2mbaa_im0),
        .Q(sig_btt_lt_b2mbaa_ireg1),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sig_bytes_to_mbaa_ireg1[1]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .O(\sig_bytes_to_mbaa_ireg1[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT3 #(
    .INIT(8'h56)) 
    \sig_bytes_to_mbaa_ireg1[2]_i_1__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .O(\sig_bytes_to_mbaa_ireg1[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \sig_bytes_to_mbaa_ireg1[3]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(sig_mbaa_addr_cntr_slice_im0[2]),
        .I3(sig_mbaa_addr_cntr_slice_im0[3]),
        .O(\sig_bytes_to_mbaa_ireg1[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \sig_bytes_to_mbaa_ireg1[4]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(sig_mbaa_addr_cntr_slice_im0[1]),
        .I3(sig_mbaa_addr_cntr_slice_im0[3]),
        .I4(sig_mbaa_addr_cntr_slice_im0[4]),
        .O(\sig_bytes_to_mbaa_ireg1[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \sig_bytes_to_mbaa_ireg1[5]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(sig_mbaa_addr_cntr_slice_im0[2]),
        .I4(sig_mbaa_addr_cntr_slice_im0[4]),
        .I5(sig_mbaa_addr_cntr_slice_im0[5]),
        .O(\sig_bytes_to_mbaa_ireg1[5]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_mbaa_addr_cntr_slice_im0[0]),
        .Q(sig_bytes_to_mbaa_ireg1[0]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\sig_bytes_to_mbaa_ireg1[1]_i_1_n_0 ),
        .Q(sig_bytes_to_mbaa_ireg1[1]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\sig_bytes_to_mbaa_ireg1[2]_i_1__0_n_0 ),
        .Q(sig_bytes_to_mbaa_ireg1[2]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\sig_bytes_to_mbaa_ireg1[3]_i_1_n_0 ),
        .Q(sig_bytes_to_mbaa_ireg1[3]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\sig_bytes_to_mbaa_ireg1[4]_i_1_n_0 ),
        .Q(sig_bytes_to_mbaa_ireg1[4]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(\sig_bytes_to_mbaa_ireg1[5]_i_1_n_0 ),
        .Q(sig_bytes_to_mbaa_ireg1[5]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    sig_calc_error_pushed_i_1
       (.I0(in[36]),
        .I1(sig_ld_xfer_reg),
        .I2(sig_xfer_reg_empty),
        .I3(sig_calc_error_pushed),
        .O(sig_calc_error_pushed_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_pushed_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_calc_error_pushed_i_1_n_0),
        .Q(sig_calc_error_pushed),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_calc_error_reg_reg_0),
        .Q(in[36]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  LUT6 #(
    .INIT(64'h000000000000AAAE)) 
    sig_cmd2addr_valid_i_1
       (.I0(sig_mstr2addr_cmd_valid),
        .I1(sig_pcc_sm_state[2]),
        .I2(sig_pcc_sm_state[0]),
        .I3(sig_pcc_sm_state[1]),
        .I4(sig_wr_fifo_0),
        .I5(\sig_addr_cntr_im0_msh_reg[15]_0 ),
        .O(sig_cmd2addr_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2addr_valid_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_cmd2addr_valid_i_1_n_0),
        .Q(sig_mstr2addr_cmd_valid),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000000000AAAE)) 
    sig_cmd2data_valid_i_1
       (.I0(sig_mstr2data_cmd_valid),
        .I1(sig_pcc_sm_state[2]),
        .I2(sig_pcc_sm_state[0]),
        .I3(sig_pcc_sm_state[1]),
        .I4(sig_wr_fifo),
        .I5(\sig_addr_cntr_im0_msh_reg[15]_0 ),
        .O(sig_cmd2data_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2data_valid_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_cmd2data_valid_i_1_n_0),
        .Q(sig_mstr2data_cmd_valid),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    sig_cmd2dre_valid_i_1
       (.I0(sig_first_xfer_im0),
        .I1(sig_pcc_sm_state[1]),
        .I2(sig_pcc_sm_state[0]),
        .I3(sig_pcc_sm_state[2]),
        .I4(sig_cmd2dre_valid_reg_n_0),
        .I5(\sig_addr_cntr_im0_msh_reg[15]_0 ),
        .O(sig_cmd2dre_valid_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2dre_valid_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_cmd2dre_valid_i_1_n_0),
        .Q(sig_cmd2dre_valid_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h000E)) 
    sig_first_xfer_im0_i_1
       (.I0(sig_first_xfer_im0),
        .I1(sig_calc_error_reg0),
        .I2(sig_pop_xfer_reg0_out),
        .I3(\sig_addr_cntr_im0_msh_reg[15]_0 ),
        .O(sig_first_xfer_im0_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_first_xfer_im0_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_first_xfer_im0_i_1_n_0),
        .Q(sig_first_xfer_im0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1
       (.I0(\sig_addr_cntr_im0_msh_reg[15]_0 ),
        .I1(sig_init_reg2),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done),
        .O(sig_init_done_reg));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__0
       (.I0(\sig_addr_cntr_im0_msh_reg[15]_0 ),
        .I1(sig_init_reg2),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done_0),
        .O(sig_init_done_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__1
       (.I0(\sig_addr_cntr_im0_msh_reg[15]_0 ),
        .I1(sig_init_reg2),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done_1),
        .O(sig_init_done_reg_1));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__2
       (.I0(\sig_addr_cntr_im0_msh_reg[15]_0 ),
        .I1(sig_init_reg2),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done_2),
        .O(sig_init_done_reg_2));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__3
       (.I0(\sig_addr_cntr_im0_msh_reg[15]_0 ),
        .I1(sig_init_reg2),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done_3),
        .O(sig_init_done_reg_3));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__4
       (.I0(\sig_addr_cntr_im0_msh_reg[15]_0 ),
        .I1(sig_init_reg2),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done_4),
        .O(sig_init_done_reg_4));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__5
       (.I0(\sig_addr_cntr_im0_msh_reg[15]_0 ),
        .I1(sig_init_reg2),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done_5),
        .O(sig_init_done_reg_5));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__6
       (.I0(\sig_addr_cntr_im0_msh_reg[15]_0 ),
        .I1(sig_init_reg2),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done_6),
        .O(sig_init_done_reg_6));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__7
       (.I0(\sig_addr_cntr_im0_msh_reg[15]_0 ),
        .I1(sig_init_reg2),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done_7),
        .O(sig_init_done_reg_7));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_init_done_i_1__8
       (.I0(\sig_addr_cntr_im0_msh_reg[15]_0 ),
        .I1(sig_init_reg2),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_init_done_8),
        .O(sig_init_done_reg_8));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_burst_type_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[23]),
        .Q(in[35]),
        .R(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_eof_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[24]),
        .Q(sig_input_eof_reg_reg_n_0),
        .R(sig_input_cache_type_reg0));
  FDSE #(
    .INIT(1'b0)) 
    sig_input_reg_empty_reg
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(1'b0),
        .Q(sig_input_reg_empty),
        .S(sig_input_cache_type_reg0));
  LUT3 #(
    .INIT(8'hFE)) 
    \sig_input_tag_reg[3]_i_1 
       (.I0(sig_calc_error_pushed),
        .I1(sig_sm_pop_input_reg),
        .I2(\sig_addr_cntr_im0_msh_reg[15]_0 ),
        .O(sig_input_cache_type_reg0));
  LUT4 #(
    .INIT(16'h0040)) 
    \sig_input_tag_reg[3]_i_2 
       (.I0(in[36]),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .O(sig_calc_error_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_tag_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[57]),
        .Q(sig_next_cmd_cmplt_reg_reg[0]),
        .R(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_tag_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[58]),
        .Q(sig_next_cmd_cmplt_reg_reg[1]),
        .R(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_tag_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[59]),
        .Q(sig_next_cmd_cmplt_reg_reg[2]),
        .R(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_tag_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[60]),
        .Q(sig_next_cmd_cmplt_reg_reg[3]),
        .R(sig_input_cache_type_reg0));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    sig_last_addr_offset_im2
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .O(sig_last_addr_offset_im2__0));
  LUT6 #(
    .INIT(64'h0000000000FF0202)) 
    sig_ld_xfer_reg_i_1
       (.I0(sig_pcc_sm_state[2]),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_pcc_sm_state[1]),
        .I3(sig_xfer_reg_empty),
        .I4(sig_ld_xfer_reg),
        .I5(\sig_addr_cntr_im0_msh_reg[15]_0 ),
        .O(sig_ld_xfer_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_xfer_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_ld_xfer_reg_i_1_n_0),
        .Q(sig_ld_xfer_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000000000AAAE)) 
    sig_ld_xfer_reg_tmp_i_1
       (.I0(sig_ld_xfer_reg_tmp),
        .I1(sig_pcc_sm_state[2]),
        .I2(sig_pcc_sm_state[0]),
        .I3(sig_pcc_sm_state[1]),
        .I4(sig_pop_xfer_reg0_out),
        .I5(\sig_addr_cntr_im0_msh_reg[15]_0 ),
        .O(sig_ld_xfer_reg_tmp_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_xfer_reg_tmp_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_ld_xfer_reg_tmp_i_1_n_0),
        .Q(sig_ld_xfer_reg_tmp),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_mmap_reset_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_stream_rst),
        .Q(\sig_addr_cntr_im0_msh_reg[15]_0 ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_no_btt_residue_ireg1_i_1
       (.I0(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I5(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .O(sig_no_btt_residue_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_no_btt_residue_ireg1_reg
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg),
        .D(sig_no_btt_residue_im0),
        .Q(sig_no_btt_residue_ireg1),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  LUT5 #(
    .INIT(32'h0000002E)) 
    sig_parent_done_i_1
       (.I0(sig_parent_done),
        .I1(sig_ld_xfer_reg_tmp),
        .I2(sig_next_cmd_cmplt_reg_reg[21]),
        .I3(sig_calc_error_reg0),
        .I4(\sig_addr_cntr_im0_msh_reg[15]_0 ),
        .O(sig_parent_done_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_parent_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_parent_done_i_1_n_0),
        .Q(sig_parent_done),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    \sig_predict_addr_lsh_ireg3[11]_i_2 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[11] ),
        .O(\sig_predict_addr_lsh_ireg3[11]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sig_predict_addr_lsh_ireg3[11]_i_3 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .O(\sig_predict_addr_lsh_ireg3[11]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sig_predict_addr_lsh_ireg3[11]_i_4 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .O(\sig_predict_addr_lsh_ireg3[11]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sig_predict_addr_lsh_ireg3[11]_i_5 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .O(\sig_predict_addr_lsh_ireg3[11]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sig_predict_addr_lsh_ireg3[15]_i_2 
       (.I0(p_1_in_0),
        .O(\sig_predict_addr_lsh_ireg3[15]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sig_predict_addr_lsh_ireg3[15]_i_3 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[14] ),
        .O(\sig_predict_addr_lsh_ireg3[15]_i_3_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sig_predict_addr_lsh_ireg3[15]_i_4 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[13] ),
        .O(\sig_predict_addr_lsh_ireg3[15]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sig_predict_addr_lsh_ireg3[15]_i_5 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[12] ),
        .O(\sig_predict_addr_lsh_ireg3[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[3]_i_2 
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(sig_addr_cntr_incr_ireg2[3]),
        .O(\sig_predict_addr_lsh_ireg3[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[3]_i_3 
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(sig_addr_cntr_incr_ireg2[2]),
        .O(\sig_predict_addr_lsh_ireg3[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[3]_i_4 
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(sig_addr_cntr_incr_ireg2[1]),
        .O(\sig_predict_addr_lsh_ireg3[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[3]_i_5 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(sig_addr_cntr_incr_ireg2[0]),
        .O(\sig_predict_addr_lsh_ireg3[3]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sig_predict_addr_lsh_ireg3[7]_i_2 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_3 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I1(sig_addr_cntr_incr_ireg2[6]),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_4 
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(sig_addr_cntr_incr_ireg2[5]),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_5 
       (.I0(sig_mbaa_addr_cntr_slice_im0[4]),
        .I1(sig_addr_cntr_incr_ireg2[4]),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[0]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[0] ),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[10]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[10] ),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[11]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[11] ),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  CARRY4 \sig_predict_addr_lsh_ireg3_reg[11]_i_1 
       (.CI(\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0 ),
        .CO({\sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_0 ,\sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_1 ,\sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_2 ,\sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_addr_cntr_lsh_im0_reg_n_0_[11] ,\sig_addr_cntr_lsh_im0_reg_n_0_[10] ,\sig_addr_cntr_lsh_im0_reg_n_0_[9] ,\sig_addr_cntr_lsh_im0_reg_n_0_[8] }),
        .O(sig_predict_addr_lsh_im2[11:8]),
        .S({\sig_predict_addr_lsh_ireg3[11]_i_2_n_0 ,\sig_predict_addr_lsh_ireg3[11]_i_3_n_0 ,\sig_predict_addr_lsh_ireg3[11]_i_4_n_0 ,\sig_predict_addr_lsh_ireg3[11]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[12]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[12] ),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[13]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[13] ),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[14]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[14] ),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[15]),
        .Q(sig_predict_addr_lsh_ireg3),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  CARRY4 \sig_predict_addr_lsh_ireg3_reg[15]_i_1 
       (.CI(\sig_predict_addr_lsh_ireg3_reg[11]_i_1_n_0 ),
        .CO({\NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1_CO_UNCONNECTED [3],\sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_1 ,\sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_2 ,\sig_predict_addr_lsh_ireg3_reg[15]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sig_addr_cntr_lsh_im0_reg_n_0_[14] ,\sig_addr_cntr_lsh_im0_reg_n_0_[13] ,\sig_addr_cntr_lsh_im0_reg_n_0_[12] }),
        .O(sig_predict_addr_lsh_im2[15:12]),
        .S({\sig_predict_addr_lsh_ireg3[15]_i_2_n_0 ,\sig_predict_addr_lsh_ireg3[15]_i_3_n_0 ,\sig_predict_addr_lsh_ireg3[15]_i_4_n_0 ,\sig_predict_addr_lsh_ireg3[15]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[1]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[1] ),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[2]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[2] ),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[3]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[3] ),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  CARRY4 \sig_predict_addr_lsh_ireg3_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_0 ,\sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_1 ,\sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_2 ,\sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI(sig_mbaa_addr_cntr_slice_im0[3:0]),
        .O(sig_predict_addr_lsh_im2[3:0]),
        .S({\sig_predict_addr_lsh_ireg3[3]_i_2_n_0 ,\sig_predict_addr_lsh_ireg3[3]_i_3_n_0 ,\sig_predict_addr_lsh_ireg3[3]_i_4_n_0 ,\sig_predict_addr_lsh_ireg3[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[4]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[4] ),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[5]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[5] ),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[6]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[6] ),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[7]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[7] ),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  CARRY4 \sig_predict_addr_lsh_ireg3_reg[7]_i_1 
       (.CI(\sig_predict_addr_lsh_ireg3_reg[3]_i_1_n_0 ),
        .CO({\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_0 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_1 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_2 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_addr_cntr_lsh_im0_reg_n_0_[7] ,\sig_addr_cntr_lsh_im0_reg_n_0_[6] ,sig_mbaa_addr_cntr_slice_im0[5:4]}),
        .O(sig_predict_addr_lsh_im2[7:4]),
        .S({\sig_predict_addr_lsh_ireg3[7]_i_2_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_3_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_4_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[8]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[8] ),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_predict_addr_lsh_im2[9]),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[9] ),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  LUT4 #(
    .INIT(16'hA181)) 
    sig_sm_halt_reg_i_1
       (.I0(sig_pcc_sm_state[2]),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_pcc_sm_state[1]),
        .I3(sig_calc_error_pushed),
        .O(sig_sm_halt_ns));
  FDSE #(
    .INIT(1'b0)) 
    sig_sm_halt_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sm_halt_ns),
        .Q(sig_sm_halt_reg),
        .S(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  LUT6 #(
    .INIT(64'h0008000800083008)) 
    sig_sm_ld_calc1_reg_i_1
       (.I0(sig_calc_error_reg0),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_pcc_sm_state[2]),
        .I3(sig_pcc_sm_state[1]),
        .I4(sig_parent_done),
        .I5(sig_calc_error_pushed),
        .O(sig_sm_ld_calc1_reg_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_ld_calc1_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_calc1_reg_ns),
        .Q(sig_sm_ld_calc1_reg),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  LUT3 #(
    .INIT(8'h02)) 
    sig_sm_ld_calc2_reg_i_1
       (.I0(sig_pcc_sm_state[1]),
        .I1(sig_pcc_sm_state[2]),
        .I2(sig_pcc_sm_state[0]),
        .O(sig_sm_ld_calc2_reg_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_ld_calc2_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_calc2_reg_ns),
        .Q(sig_sm_ld_calc2_reg),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  LUT3 #(
    .INIT(8'h40)) 
    sig_sm_ld_calc3_reg_i_1
       (.I0(sig_pcc_sm_state[2]),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_pcc_sm_state[1]),
        .O(sig_sm_ld_calc3_reg_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_ld_calc3_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_calc3_reg_ns),
        .Q(sig_sm_ld_calc3_reg),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  LUT5 #(
    .INIT(32'h00200000)) 
    sig_sm_pop_input_reg_i_1
       (.I0(sig_pcc_sm_state[2]),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_parent_done),
        .I3(sig_calc_error_pushed),
        .I4(sig_pcc_sm_state[1]),
        .O(sig_sm_pop_input_reg_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_pop_input_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sm_pop_input_reg_ns),
        .Q(sig_sm_pop_input_reg),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_addr_ireg2_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_mbaa_addr_cntr_slice_im0[0]),
        .Q(sig_strbgen_addr_ireg2[0]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_addr_ireg2_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_mbaa_addr_cntr_slice_im0[1]),
        .Q(sig_strbgen_addr_ireg2[1]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_addr_ireg2_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_mbaa_addr_cntr_slice_im0[2]),
        .Q(sig_strbgen_addr_ireg2[2]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \sig_strbgen_bytes_ireg2[0]_i_1 
       (.I0(\sig_addr_cntr_im0_msh_reg[15]_0 ),
        .I1(sig_strbgen_bytes_ireg2),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I3(sig_sm_ld_calc2_reg),
        .I4(\sig_addr_cntr_incr_ireg2[0]_i_1_n_0 ),
        .O(\sig_strbgen_bytes_ireg2[0]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \sig_strbgen_bytes_ireg2[1]_i_1 
       (.I0(\sig_addr_cntr_im0_msh_reg[15]_0 ),
        .I1(sig_strbgen_bytes_ireg2),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I3(sig_sm_ld_calc2_reg),
        .I4(\sig_addr_cntr_incr_ireg2[1]_i_1_n_0 ),
        .O(\sig_strbgen_bytes_ireg2[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \sig_strbgen_bytes_ireg2[2]_i_1 
       (.I0(\sig_addr_cntr_im0_msh_reg[15]_0 ),
        .I1(sig_strbgen_bytes_ireg2),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .I3(sig_sm_ld_calc2_reg),
        .I4(\sig_addr_cntr_incr_ireg2[2]_i_1_n_0 ),
        .O(\sig_strbgen_bytes_ireg2[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hFBF8)) 
    \sig_strbgen_bytes_ireg2[3]_i_1 
       (.I0(\sig_addr_cntr_incr_ireg2[3]_i_1_n_0 ),
        .I1(sig_sm_ld_calc2_reg),
        .I2(sig_strbgen_bytes_ireg2),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .O(\sig_strbgen_bytes_ireg2[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA8888AA8A)) 
    \sig_strbgen_bytes_ireg2[3]_i_2 
       (.I0(sig_sm_ld_calc2_reg),
        .I1(\sig_strbgen_bytes_ireg2[3]_i_3_n_0 ),
        .I2(sig_first_xfer_im0),
        .I3(sig_addr_aligned_ireg1),
        .I4(sig_btt_lt_b2mbaa_ireg1),
        .I5(\sig_addr_cntr_incr_ireg2[4]_i_1_n_0 ),
        .O(sig_strbgen_bytes_ireg2));
  LUT6 #(
    .INIT(64'hFFFFFA00CCCCFA00)) 
    \sig_strbgen_bytes_ireg2[3]_i_3 
       (.I0(sig_bytes_to_mbaa_ireg1[5]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I2(sig_bytes_to_mbaa_ireg1[3]),
        .I3(sig_first_xfer_im0),
        .I4(sig_btt_lt_b2mbaa_ireg1),
        .I5(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .O(\sig_strbgen_bytes_ireg2[3]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_strbgen_bytes_ireg2[0]_i_1_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_strbgen_bytes_ireg2[1]_i_1_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_strbgen_bytes_ireg2[2]_i_1_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_strbgen_bytes_ireg2[3]_i_1_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \sig_xfer_end_strb_ireg3[1]_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .O(\sig_xfer_end_strb_ireg3[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hEB)) 
    \sig_xfer_end_strb_ireg3[2]_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .O(\sig_xfer_end_strb_ireg3[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hAB)) 
    \sig_xfer_end_strb_ireg3[3]_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .O(\sig_xfer_end_strb_ireg3[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hA1)) 
    \sig_xfer_end_strb_ireg3[5]_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .O(\sig_xfer_end_strb_ireg3[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h81)) 
    \sig_xfer_end_strb_ireg3[6]_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .O(\sig_xfer_end_strb_ireg3[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \sig_xfer_end_strb_ireg3[7]_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .O(\sig_xfer_end_strb_ireg3[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(1'b1),
        .Q(sig_xfer_end_strb_ireg3[0]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[1]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[1]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[2]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[2]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[3]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[3]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_last_addr_offset_im2__0),
        .Q(sig_xfer_end_strb_ireg3[4]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[5]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[5]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[6]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[6]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\sig_xfer_end_strb_ireg3[7]_i_1_n_0 ),
        .Q(sig_xfer_end_strb_ireg3[7]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  LUT6 #(
    .INIT(64'h00000000000001FE)) 
    sig_xfer_len_eq_0_ireg3_i_1
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .I5(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .O(sig_xfer_len_eq_0_ireg3_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_len_eq_0_ireg3_reg
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_len_eq_0_ireg3_i_1_n_0),
        .Q(sig_xfer_len_eq_0_ireg3),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  LUT4 #(
    .INIT(16'hFF3A)) 
    sig_xfer_reg_empty_i_1
       (.I0(sig_pop_xfer_reg0_out),
        .I1(sig_ld_xfer_reg),
        .I2(sig_xfer_reg_empty),
        .I3(\sig_addr_cntr_im0_msh_reg[15]_0 ),
        .O(sig_xfer_reg_empty_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_reg_empty_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_xfer_reg_empty_i_1_n_0),
        .Q(sig_xfer_reg_empty),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h01)) 
    \sig_xfer_strt_strb_ireg3[0]_i_1 
       (.I0(sig_strbgen_addr_ireg2[1]),
        .I1(sig_strbgen_addr_ireg2[0]),
        .I2(sig_strbgen_addr_ireg2[2]),
        .O(\I_STRT_STRB_GEN/lsig_start_vect ));
  LUT6 #(
    .INIT(64'h0000000033333332)) 
    \sig_xfer_strt_strb_ireg3[1]_i_1 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .I1(sig_strbgen_addr_ireg2[1]),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I3(sig_strbgen_addr_ireg2[0]),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I5(sig_strbgen_addr_ireg2[2]),
        .O(sig_xfer_strt_strb_im2[1]));
  LUT6 #(
    .INIT(64'h000000000FFF0FA8)) 
    \sig_xfer_strt_strb_ireg3[2]_i_2 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I2(sig_strbgen_addr_ireg2[0]),
        .I3(sig_strbgen_addr_ireg2[1]),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I5(sig_strbgen_addr_ireg2[2]),
        .O(\sig_xfer_strt_strb_ireg3[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000057777777)) 
    \sig_xfer_strt_strb_ireg3[2]_i_3 
       (.I0(sig_strbgen_addr_ireg2[1]),
        .I1(sig_strbgen_addr_ireg2[0]),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I5(sig_strbgen_addr_ireg2[2]),
        .O(\sig_xfer_strt_strb_ireg3[2]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'h0000BFBC)) 
    \sig_xfer_strt_strb_ireg3[3]_i_1 
       (.I0(\sig_xfer_strt_strb_ireg3[3]_i_2_n_0 ),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I3(\sig_xfer_strt_strb_ireg3[3]_i_3_n_0 ),
        .I4(sig_strbgen_addr_ireg2[2]),
        .O(sig_xfer_strt_strb_im2[3]));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h37FF)) 
    \sig_xfer_strt_strb_ireg3[3]_i_2 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I2(sig_strbgen_addr_ireg2[0]),
        .I3(sig_strbgen_addr_ireg2[1]),
        .O(\sig_xfer_strt_strb_ireg3[3]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'hEA88)) 
    \sig_xfer_strt_strb_ireg3[3]_i_3 
       (.I0(sig_strbgen_addr_ireg2[1]),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I3(sig_strbgen_addr_ireg2[0]),
        .O(\sig_xfer_strt_strb_ireg3[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5757575746420202)) 
    \sig_xfer_strt_strb_ireg3[4]_i_2 
       (.I0(sig_strbgen_addr_ireg2[2]),
        .I1(sig_strbgen_addr_ireg2[1]),
        .I2(sig_strbgen_addr_ireg2[0]),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I5(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .O(\sig_xfer_strt_strb_ireg3[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h111555555757575E)) 
    \sig_xfer_strt_strb_ireg3[4]_i_3 
       (.I0(sig_strbgen_addr_ireg2[2]),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I2(sig_strbgen_addr_ireg2[0]),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I5(sig_strbgen_addr_ireg2[1]),
        .O(\sig_xfer_strt_strb_ireg3[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7777777762222020)) 
    \sig_xfer_strt_strb_ireg3[5]_i_2 
       (.I0(sig_strbgen_addr_ireg2[2]),
        .I1(sig_strbgen_addr_ireg2[1]),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I4(sig_strbgen_addr_ireg2[0]),
        .I5(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .O(\sig_xfer_strt_strb_ireg3[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h151515557776767E)) 
    \sig_xfer_strt_strb_ireg3[5]_i_3 
       (.I0(sig_strbgen_addr_ireg2[2]),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I3(sig_strbgen_addr_ireg2[0]),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I5(sig_strbgen_addr_ireg2[1]),
        .O(\sig_xfer_strt_strb_ireg3[5]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h5777FFFF76220000)) 
    \sig_xfer_strt_strb_ireg3[6]_i_2 
       (.I0(sig_strbgen_addr_ireg2[1]),
        .I1(sig_strbgen_addr_ireg2[0]),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I4(sig_strbgen_addr_ireg2[2]),
        .I5(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .O(\sig_xfer_strt_strb_ireg3[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h173717765676566E)) 
    \sig_xfer_strt_strb_ireg3[6]_i_3 
       (.I0(sig_strbgen_addr_ireg2[2]),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I2(sig_strbgen_addr_ireg2[1]),
        .I3(sig_strbgen_addr_ireg2[0]),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I5(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .O(\sig_xfer_strt_strb_ireg3[6]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h777FFFFFEA880000)) 
    \sig_xfer_strt_strb_ireg3[7]_i_2 
       (.I0(sig_strbgen_addr_ireg2[1]),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I3(sig_strbgen_addr_ireg2[0]),
        .I4(sig_strbgen_addr_ireg2[2]),
        .I5(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .O(\sig_xfer_strt_strb_ireg3[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h377636663666766E)) 
    \sig_xfer_strt_strb_ireg3[7]_i_3 
       (.I0(sig_strbgen_addr_ireg2[2]),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I2(sig_strbgen_addr_ireg2[1]),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I5(sig_strbgen_addr_ireg2[0]),
        .O(\sig_xfer_strt_strb_ireg3[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\I_STRT_STRB_GEN/lsig_start_vect ),
        .Q(sig_xfer_strt_strb_ireg3[0]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[1]),
        .Q(sig_xfer_strt_strb_ireg3[1]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[2]),
        .Q(sig_xfer_strt_strb_ireg3[2]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  MUXF7 \sig_xfer_strt_strb_ireg3_reg[2]_i_1 
       (.I0(\sig_xfer_strt_strb_ireg3[2]_i_2_n_0 ),
        .I1(\sig_xfer_strt_strb_ireg3[2]_i_3_n_0 ),
        .O(sig_xfer_strt_strb_im2[2]),
        .S(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[3]),
        .Q(sig_xfer_strt_strb_ireg3[3]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[4]),
        .Q(sig_xfer_strt_strb_ireg3[4]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  MUXF7 \sig_xfer_strt_strb_ireg3_reg[4]_i_1 
       (.I0(\sig_xfer_strt_strb_ireg3[4]_i_2_n_0 ),
        .I1(\sig_xfer_strt_strb_ireg3[4]_i_3_n_0 ),
        .O(sig_xfer_strt_strb_im2[4]),
        .S(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[5]),
        .Q(sig_xfer_strt_strb_ireg3[5]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  MUXF7 \sig_xfer_strt_strb_ireg3_reg[5]_i_1 
       (.I0(\sig_xfer_strt_strb_ireg3[5]_i_2_n_0 ),
        .I1(\sig_xfer_strt_strb_ireg3[5]_i_3_n_0 ),
        .O(sig_xfer_strt_strb_im2[5]),
        .S(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(sig_xfer_strt_strb_im2[6]),
        .Q(sig_xfer_strt_strb_ireg3[6]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  MUXF7 \sig_xfer_strt_strb_ireg3_reg[6]_i_1 
       (.I0(\sig_xfer_strt_strb_ireg3[6]_i_2_n_0 ),
        .I1(\sig_xfer_strt_strb_ireg3[6]_i_3_n_0 ),
        .O(sig_xfer_strt_strb_im2[6]),
        .S(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg),
        .D(\I_STRT_STRB_GEN/lsig_end_vect ),
        .Q(sig_xfer_strt_strb_ireg3[7]),
        .R(\sig_addr_cntr_im0_msh_reg[15]_0 ));
  MUXF7 \sig_xfer_strt_strb_ireg3_reg[7]_i_1 
       (.I0(\sig_xfer_strt_strb_ireg3[7]_i_2_n_0 ),
        .I1(\sig_xfer_strt_strb_ireg3[7]_i_3_n_0 ),
        .O(\I_STRT_STRB_GEN/lsig_end_vect ),
        .S(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ));
endmodule

(* ORIG_REF_NAME = "axi_datamover_pcc" *) 
module system_axi_cdma_0_0_axi_datamover_pcc__parameterized0
   (p_17_out,
    sig_sm_halt_reg,
    sig_input_reg_empty,
    sig_calc_error_pushed_reg_0,
    p_1_out,
    p_12_out,
    p_0_out,
    in,
    \sig_next_addr_reg_reg[31] ,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg ,
    sig_init_reg,
    m_axi_aclk,
    Q,
    sig_calc_error_reg_reg_0,
    sig_cmd2mstr_cmd_valid,
    sig_wr_fifo,
    sig_wr_fifo_0,
    sig_init_done,
    FIFO_Full_reg,
    sig_inhibit_rdy_n,
    E,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg);
  output [0:0]p_17_out;
  output sig_sm_halt_reg;
  output sig_input_reg_empty;
  output sig_calc_error_pushed_reg_0;
  output p_1_out;
  output p_12_out;
  output p_0_out;
  output [25:0]in;
  output [31:0]\sig_next_addr_reg_reg[31] ;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  input sig_init_reg;
  input m_axi_aclk;
  input [60:0]Q;
  input sig_calc_error_reg_reg_0;
  input sig_cmd2mstr_cmd_valid;
  input sig_wr_fifo;
  input sig_wr_fifo_0;
  input sig_init_done;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n;
  input [0:0]E;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;

  wire [0:0]E;
  wire FIFO_Full_reg;
  wire \FSM_sequential_sig_pcc_sm_state[0]_i_1__0_n_0 ;
  wire \FSM_sequential_sig_pcc_sm_state[1]_i_1__0_n_0 ;
  wire \FSM_sequential_sig_pcc_sm_state[1]_i_2__0_n_0 ;
  wire \FSM_sequential_sig_pcc_sm_state[2]_i_1__0_n_0 ;
  wire [7:7]\I_STRT_STRB_GEN/lsig_end_vect ;
  wire [0:0]\I_STRT_STRB_GEN/lsig_start_vect ;
  wire [60:0]Q;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  wire [25:0]in;
  wire m_axi_aclk;
  wire p_0_out;
  wire p_12_out;
  wire [0:0]p_17_out;
  wire p_1_in;
  wire p_1_out;
  wire sig_addr_aligned_im0;
  wire sig_addr_aligned_ireg1;
  wire \sig_addr_cntr_im0_msh[0]_i_1__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_3__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_4__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_5__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_6__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[0]_i_7__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[12]_i_2__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[12]_i_3__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[12]_i_4__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[12]_i_5__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[4]_i_2__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[4]_i_3__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[4]_i_4__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[4]_i_5__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[8]_i_2__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[8]_i_3__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[8]_i_4__0_n_0 ;
  wire \sig_addr_cntr_im0_msh[8]_i_5__0_n_0 ;
  wire [15:0]sig_addr_cntr_im0_msh_reg;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_0 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_1 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_2 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_3 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_4 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_5 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_6 ;
  wire \sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_7 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1__0_n_1 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1__0_n_2 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1__0_n_3 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1__0_n_4 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1__0_n_5 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1__0_n_6 ;
  wire \sig_addr_cntr_im0_msh_reg[12]_i_1__0_n_7 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_0 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_1 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_2 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_3 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_4 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_5 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_6 ;
  wire \sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_7 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_0 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_1 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_2 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_3 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_4 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_5 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_6 ;
  wire \sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_7 ;
  wire \sig_addr_cntr_incr_ireg2[0]_i_1__0_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[1]_i_1__0_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[2]_i_1__0_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[3]_i_1__0_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[4]_i_1__0_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[5]_i_1__0_n_0 ;
  wire \sig_addr_cntr_incr_ireg2[6]_i_1__0_n_0 ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[0] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[1] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[2] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[3] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[4] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[5] ;
  wire \sig_addr_cntr_incr_ireg2_reg_n_0_[6] ;
  wire \sig_addr_cntr_lsh_im0[0]_i_1__0_n_0 ;
  wire \sig_addr_cntr_lsh_im0[10]_i_1__0_n_0 ;
  wire \sig_addr_cntr_lsh_im0[11]_i_1__0_n_0 ;
  wire \sig_addr_cntr_lsh_im0[12]_i_1__0_n_0 ;
  wire \sig_addr_cntr_lsh_im0[13]_i_1__0_n_0 ;
  wire \sig_addr_cntr_lsh_im0[14]_i_1__0_n_0 ;
  wire \sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ;
  wire \sig_addr_cntr_lsh_im0[1]_i_1__0_n_0 ;
  wire \sig_addr_cntr_lsh_im0[2]_i_1__0_n_0 ;
  wire \sig_addr_cntr_lsh_im0[3]_i_1__0_n_0 ;
  wire \sig_addr_cntr_lsh_im0[4]_i_1__0_n_0 ;
  wire \sig_addr_cntr_lsh_im0[5]_i_1__0_n_0 ;
  wire \sig_addr_cntr_lsh_im0[6]_i_1__0_n_0 ;
  wire \sig_addr_cntr_lsh_im0[7]_i_1__0_n_0 ;
  wire \sig_addr_cntr_lsh_im0[8]_i_1__0_n_0 ;
  wire \sig_addr_cntr_lsh_im0[9]_i_1__0_n_0 ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[10] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[11] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[12] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[13] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[14] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[6] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[7] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[8] ;
  wire \sig_addr_cntr_lsh_im0_reg_n_0_[9] ;
  wire \sig_addr_cntr_lsh_kh_reg_n_0_[0] ;
  wire \sig_addr_cntr_lsh_kh_reg_n_0_[10] ;
  wire \sig_addr_cntr_lsh_kh_reg_n_0_[11] ;
  wire \sig_addr_cntr_lsh_kh_reg_n_0_[12] ;
  wire \sig_addr_cntr_lsh_kh_reg_n_0_[13] ;
  wire \sig_addr_cntr_lsh_kh_reg_n_0_[14] ;
  wire \sig_addr_cntr_lsh_kh_reg_n_0_[15] ;
  wire \sig_addr_cntr_lsh_kh_reg_n_0_[16] ;
  wire \sig_addr_cntr_lsh_kh_reg_n_0_[17] ;
  wire \sig_addr_cntr_lsh_kh_reg_n_0_[18] ;
  wire \sig_addr_cntr_lsh_kh_reg_n_0_[19] ;
  wire \sig_addr_cntr_lsh_kh_reg_n_0_[1] ;
  wire \sig_addr_cntr_lsh_kh_reg_n_0_[20] ;
  wire \sig_addr_cntr_lsh_kh_reg_n_0_[21] ;
  wire \sig_addr_cntr_lsh_kh_reg_n_0_[22] ;
  wire \sig_addr_cntr_lsh_kh_reg_n_0_[23] ;
  wire \sig_addr_cntr_lsh_kh_reg_n_0_[24] ;
  wire \sig_addr_cntr_lsh_kh_reg_n_0_[25] ;
  wire \sig_addr_cntr_lsh_kh_reg_n_0_[26] ;
  wire \sig_addr_cntr_lsh_kh_reg_n_0_[27] ;
  wire \sig_addr_cntr_lsh_kh_reg_n_0_[28] ;
  wire \sig_addr_cntr_lsh_kh_reg_n_0_[29] ;
  wire \sig_addr_cntr_lsh_kh_reg_n_0_[2] ;
  wire \sig_addr_cntr_lsh_kh_reg_n_0_[30] ;
  wire \sig_addr_cntr_lsh_kh_reg_n_0_[31] ;
  wire \sig_addr_cntr_lsh_kh_reg_n_0_[3] ;
  wire \sig_addr_cntr_lsh_kh_reg_n_0_[4] ;
  wire \sig_addr_cntr_lsh_kh_reg_n_0_[5] ;
  wire \sig_addr_cntr_lsh_kh_reg_n_0_[6] ;
  wire \sig_addr_cntr_lsh_kh_reg_n_0_[7] ;
  wire \sig_addr_cntr_lsh_kh_reg_n_0_[8] ;
  wire \sig_addr_cntr_lsh_kh_reg_n_0_[9] ;
  wire \sig_adjusted_addr_incr_ireg2[0]_i_1__0_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[1]_i_1__0_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[2]_i_1__0_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[2]_i_2_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[3]_i_1__0_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[3]_i_2__0_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[4]_i_1__0_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[5]_i_1__0_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2[5]_i_2__0_n_0 ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ;
  wire \sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ;
  wire sig_brst_cnt_eq_one_im0;
  wire sig_brst_cnt_eq_one_ireg1;
  wire sig_brst_cnt_eq_zero_im0;
  wire sig_brst_cnt_eq_zero_ireg1;
  wire sig_brst_cnt_eq_zero_ireg1_i_2__0_n_0;
  wire sig_brst_cnt_eq_zero_ireg1_i_3__0_n_0;
  wire sig_brst_cnt_eq_zero_ireg1_i_4__0_n_0;
  wire sig_btt_cntr_im00_carry__0_i_1__0_n_0;
  wire sig_btt_cntr_im00_carry__0_i_2__0_n_0;
  wire sig_btt_cntr_im00_carry__0_i_3__0_n_0;
  wire sig_btt_cntr_im00_carry__0_i_4__0_n_0;
  wire sig_btt_cntr_im00_carry__0_n_0;
  wire sig_btt_cntr_im00_carry__0_n_1;
  wire sig_btt_cntr_im00_carry__0_n_2;
  wire sig_btt_cntr_im00_carry__0_n_3;
  wire sig_btt_cntr_im00_carry__0_n_4;
  wire sig_btt_cntr_im00_carry__0_n_5;
  wire sig_btt_cntr_im00_carry__0_n_6;
  wire sig_btt_cntr_im00_carry__0_n_7;
  wire sig_btt_cntr_im00_carry__1_i_1__0_n_0;
  wire sig_btt_cntr_im00_carry__1_i_2__0_n_0;
  wire sig_btt_cntr_im00_carry__1_i_3__0_n_0;
  wire sig_btt_cntr_im00_carry__1_i_4__0_n_0;
  wire sig_btt_cntr_im00_carry__1_n_0;
  wire sig_btt_cntr_im00_carry__1_n_1;
  wire sig_btt_cntr_im00_carry__1_n_2;
  wire sig_btt_cntr_im00_carry__1_n_3;
  wire sig_btt_cntr_im00_carry__1_n_4;
  wire sig_btt_cntr_im00_carry__1_n_5;
  wire sig_btt_cntr_im00_carry__1_n_6;
  wire sig_btt_cntr_im00_carry__1_n_7;
  wire sig_btt_cntr_im00_carry__2_i_1__0_n_0;
  wire sig_btt_cntr_im00_carry__2_i_2__0_n_0;
  wire sig_btt_cntr_im00_carry__2_i_3__0_n_0;
  wire sig_btt_cntr_im00_carry__2_i_4__0_n_0;
  wire sig_btt_cntr_im00_carry__2_n_0;
  wire sig_btt_cntr_im00_carry__2_n_1;
  wire sig_btt_cntr_im00_carry__2_n_2;
  wire sig_btt_cntr_im00_carry__2_n_3;
  wire sig_btt_cntr_im00_carry__2_n_4;
  wire sig_btt_cntr_im00_carry__2_n_5;
  wire sig_btt_cntr_im00_carry__2_n_6;
  wire sig_btt_cntr_im00_carry__2_n_7;
  wire sig_btt_cntr_im00_carry__3_i_1__0_n_0;
  wire sig_btt_cntr_im00_carry__3_i_2__0_n_0;
  wire sig_btt_cntr_im00_carry__3_i_3__0_n_0;
  wire sig_btt_cntr_im00_carry__3_i_4__0_n_0;
  wire sig_btt_cntr_im00_carry__3_n_0;
  wire sig_btt_cntr_im00_carry__3_n_1;
  wire sig_btt_cntr_im00_carry__3_n_2;
  wire sig_btt_cntr_im00_carry__3_n_3;
  wire sig_btt_cntr_im00_carry__3_n_4;
  wire sig_btt_cntr_im00_carry__3_n_5;
  wire sig_btt_cntr_im00_carry__3_n_6;
  wire sig_btt_cntr_im00_carry__3_n_7;
  wire sig_btt_cntr_im00_carry__4_i_1__0_n_0;
  wire sig_btt_cntr_im00_carry__4_i_2__0_n_0;
  wire sig_btt_cntr_im00_carry__4_i_3__0_n_0;
  wire sig_btt_cntr_im00_carry__4_n_2;
  wire sig_btt_cntr_im00_carry__4_n_3;
  wire sig_btt_cntr_im00_carry__4_n_5;
  wire sig_btt_cntr_im00_carry__4_n_6;
  wire sig_btt_cntr_im00_carry__4_n_7;
  wire sig_btt_cntr_im00_carry_i_1__0_n_0;
  wire sig_btt_cntr_im00_carry_i_2__0_n_0;
  wire sig_btt_cntr_im00_carry_i_3__0_n_0;
  wire sig_btt_cntr_im00_carry_i_4__0_n_0;
  wire sig_btt_cntr_im00_carry_n_0;
  wire sig_btt_cntr_im00_carry_n_1;
  wire sig_btt_cntr_im00_carry_n_2;
  wire sig_btt_cntr_im00_carry_n_3;
  wire sig_btt_cntr_im00_carry_n_4;
  wire sig_btt_cntr_im00_carry_n_5;
  wire sig_btt_cntr_im00_carry_n_6;
  wire sig_btt_cntr_im00_carry_n_7;
  wire \sig_btt_cntr_im0[0]_i_1__0_n_0 ;
  wire \sig_btt_cntr_im0[10]_i_1__0_n_0 ;
  wire \sig_btt_cntr_im0[11]_i_1__0_n_0 ;
  wire \sig_btt_cntr_im0[12]_i_1__0_n_0 ;
  wire \sig_btt_cntr_im0[13]_i_1__0_n_0 ;
  wire \sig_btt_cntr_im0[14]_i_1__0_n_0 ;
  wire \sig_btt_cntr_im0[15]_i_1__0_n_0 ;
  wire \sig_btt_cntr_im0[16]_i_1__0_n_0 ;
  wire \sig_btt_cntr_im0[17]_i_1__0_n_0 ;
  wire \sig_btt_cntr_im0[18]_i_1__0_n_0 ;
  wire \sig_btt_cntr_im0[19]_i_1__0_n_0 ;
  wire \sig_btt_cntr_im0[1]_i_1__0_n_0 ;
  wire \sig_btt_cntr_im0[20]_i_1__0_n_0 ;
  wire \sig_btt_cntr_im0[21]_i_1__0_n_0 ;
  wire \sig_btt_cntr_im0[22]_i_1__0_n_0 ;
  wire \sig_btt_cntr_im0[22]_i_2_n_0 ;
  wire \sig_btt_cntr_im0[2]_i_1__0_n_0 ;
  wire \sig_btt_cntr_im0[3]_i_1__0_n_0 ;
  wire \sig_btt_cntr_im0[4]_i_1__0_n_0 ;
  wire \sig_btt_cntr_im0[5]_i_1__0_n_0 ;
  wire \sig_btt_cntr_im0[6]_i_1__0_n_0 ;
  wire \sig_btt_cntr_im0[7]_i_1__0_n_0 ;
  wire \sig_btt_cntr_im0[8]_i_1__0_n_0 ;
  wire \sig_btt_cntr_im0[9]_i_1__0_n_0 ;
  wire \sig_btt_cntr_im0_reg_n_0_[0] ;
  wire \sig_btt_cntr_im0_reg_n_0_[10] ;
  wire \sig_btt_cntr_im0_reg_n_0_[11] ;
  wire \sig_btt_cntr_im0_reg_n_0_[12] ;
  wire \sig_btt_cntr_im0_reg_n_0_[13] ;
  wire \sig_btt_cntr_im0_reg_n_0_[14] ;
  wire \sig_btt_cntr_im0_reg_n_0_[15] ;
  wire \sig_btt_cntr_im0_reg_n_0_[16] ;
  wire \sig_btt_cntr_im0_reg_n_0_[17] ;
  wire \sig_btt_cntr_im0_reg_n_0_[18] ;
  wire \sig_btt_cntr_im0_reg_n_0_[19] ;
  wire \sig_btt_cntr_im0_reg_n_0_[1] ;
  wire \sig_btt_cntr_im0_reg_n_0_[20] ;
  wire \sig_btt_cntr_im0_reg_n_0_[21] ;
  wire \sig_btt_cntr_im0_reg_n_0_[22] ;
  wire \sig_btt_cntr_im0_reg_n_0_[2] ;
  wire \sig_btt_cntr_im0_reg_n_0_[3] ;
  wire \sig_btt_cntr_im0_reg_n_0_[4] ;
  wire \sig_btt_cntr_im0_reg_n_0_[5] ;
  wire \sig_btt_cntr_im0_reg_n_0_[6] ;
  wire \sig_btt_cntr_im0_reg_n_0_[7] ;
  wire \sig_btt_cntr_im0_reg_n_0_[8] ;
  wire \sig_btt_cntr_im0_reg_n_0_[9] ;
  wire sig_btt_eq_b2mbaa_im0;
  wire sig_btt_eq_b2mbaa_ireg1;
  wire sig_btt_eq_b2mbaa_ireg1_i_2__0_n_0;
  wire sig_btt_eq_b2mbaa_ireg1_i_3__0_n_0;
  wire sig_btt_eq_b2mbaa_ireg1_i_4__0_n_0;
  wire sig_btt_lt_b2mbaa_im0;
  wire sig_btt_lt_b2mbaa_im01;
  wire sig_btt_lt_b2mbaa_im01_carry_i_1__0_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_2__0_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_3__0_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_4__0_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_5__0_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_6__0_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_7__0_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_i_8__0_n_0;
  wire sig_btt_lt_b2mbaa_im01_carry_n_1;
  wire sig_btt_lt_b2mbaa_im01_carry_n_2;
  wire sig_btt_lt_b2mbaa_im01_carry_n_3;
  wire sig_btt_lt_b2mbaa_ireg1;
  wire \sig_bytes_to_mbaa_ireg1[1]_i_1__0_n_0 ;
  wire \sig_bytes_to_mbaa_ireg1[2]_i_1_n_0 ;
  wire \sig_bytes_to_mbaa_ireg1[3]_i_1__0_n_0 ;
  wire \sig_bytes_to_mbaa_ireg1[4]_i_1__0_n_0 ;
  wire \sig_bytes_to_mbaa_ireg1[5]_i_1__0_n_0 ;
  wire \sig_bytes_to_mbaa_ireg1_reg_n_0_[0] ;
  wire \sig_bytes_to_mbaa_ireg1_reg_n_0_[1] ;
  wire \sig_bytes_to_mbaa_ireg1_reg_n_0_[2] ;
  wire \sig_bytes_to_mbaa_ireg1_reg_n_0_[3] ;
  wire \sig_bytes_to_mbaa_ireg1_reg_n_0_[4] ;
  wire \sig_bytes_to_mbaa_ireg1_reg_n_0_[5] ;
  wire sig_calc_error_pushed;
  wire sig_calc_error_pushed_i_1__0_n_0;
  wire sig_calc_error_pushed_reg_0;
  wire sig_calc_error_reg0;
  wire sig_calc_error_reg_reg_0;
  wire sig_cmd2addr_valid_i_1__0_n_0;
  wire sig_cmd2data_valid_i_1__0_n_0;
  wire sig_cmd2dre_valid_i_1__0_n_0;
  wire sig_cmd2dre_valid_reg_n_0;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_first_xfer_im0;
  wire sig_first_xfer_im0_i_1__0_n_0;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_reg;
  wire sig_input_cache_type_reg0;
  wire sig_input_eof_reg_reg_n_0;
  wire sig_input_reg_empty;
  wire sig_last_addr_offset_im2_n_0;
  wire sig_ld_xfer_reg;
  wire sig_ld_xfer_reg_i_1__0_n_0;
  wire sig_ld_xfer_reg_tmp_i_1__0_n_0;
  wire sig_ld_xfer_reg_tmp_reg_n_0;
  wire [5:0]sig_mbaa_addr_cntr_slice_im0;
  wire [31:0]\sig_next_addr_reg_reg[31] ;
  wire sig_no_btt_residue_im0;
  wire sig_no_btt_residue_ireg1;
  wire sig_parent_done;
  wire sig_parent_done_i_1__0_n_0;
  (* RTL_KEEP = "yes" *) wire [2:0]sig_pcc_sm_state;
  wire sig_pop_xfer_reg0_out;
  wire [15:15]sig_predict_addr_lsh_ireg3;
  wire \sig_predict_addr_lsh_ireg3[11]_i_2__0_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[11]_i_3__0_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[11]_i_4__0_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[11]_i_5__0_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[15]_i_2__0_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[15]_i_3__0_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[15]_i_4__0_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[15]_i_5__0_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[3]_i_2_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[3]_i_3_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[3]_i_4_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[3]_i_5_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_2__0_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_3_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_4_n_0 ;
  wire \sig_predict_addr_lsh_ireg3[7]_i_5_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1__0_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1__0_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1__0_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1__0_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1__0_n_4 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1__0_n_5 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1__0_n_6 ;
  wire \sig_predict_addr_lsh_ireg3_reg[11]_i_1__0_n_7 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_4 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_5 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_6 ;
  wire \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_7 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1__0_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1__0_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1__0_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1__0_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1__0_n_4 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1__0_n_5 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1__0_n_6 ;
  wire \sig_predict_addr_lsh_ireg3_reg[3]_i_1__0_n_7 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_0 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_1 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_2 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_3 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_4 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_5 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_6 ;
  wire \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_7 ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[0] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[10] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[11] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[12] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[13] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[14] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[1] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[2] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[3] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[4] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[5] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[6] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[7] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[8] ;
  wire \sig_predict_addr_lsh_ireg3_reg_n_0_[9] ;
  wire sig_sm_halt_ns;
  wire sig_sm_halt_reg;
  wire sig_sm_ld_calc1_reg_ns;
  wire sig_sm_ld_calc1_reg_ns0_out;
  wire sig_sm_ld_calc1_reg_reg_n_0;
  wire sig_sm_ld_calc2_reg;
  wire sig_sm_ld_calc2_reg_ns;
  wire sig_sm_ld_calc3_reg_ns;
  wire sig_sm_ld_calc3_reg_reg_n_0;
  wire sig_sm_pop_input_reg;
  wire sig_sm_pop_input_reg_ns;
  wire [2:0]sig_strbgen_addr_ireg2;
  wire [3:3]sig_strbgen_bytes_ireg2;
  wire \sig_strbgen_bytes_ireg2[0]_i_1__0_n_0 ;
  wire \sig_strbgen_bytes_ireg2[1]_i_1__0_n_0 ;
  wire \sig_strbgen_bytes_ireg2[2]_i_1__0_n_0 ;
  wire \sig_strbgen_bytes_ireg2[3]_i_1_n_0 ;
  wire \sig_strbgen_bytes_ireg2[3]_i_3__0_n_0 ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[0] ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[1] ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[2] ;
  wire \sig_strbgen_bytes_ireg2_reg_n_0_[3] ;
  wire sig_wr_fifo;
  wire sig_wr_fifo_0;
  wire \sig_xfer_end_strb_ireg3[1]_i_1__0_n_0 ;
  wire \sig_xfer_end_strb_ireg3[2]_i_1__0_n_0 ;
  wire \sig_xfer_end_strb_ireg3[3]_i_1__0_n_0 ;
  wire \sig_xfer_end_strb_ireg3[5]_i_1__0_n_0 ;
  wire \sig_xfer_end_strb_ireg3[6]_i_1__0_n_0 ;
  wire \sig_xfer_end_strb_ireg3[7]_i_1__0_n_0 ;
  wire \sig_xfer_end_strb_ireg3_reg_n_0_[0] ;
  wire \sig_xfer_end_strb_ireg3_reg_n_0_[1] ;
  wire \sig_xfer_end_strb_ireg3_reg_n_0_[2] ;
  wire \sig_xfer_end_strb_ireg3_reg_n_0_[3] ;
  wire \sig_xfer_end_strb_ireg3_reg_n_0_[4] ;
  wire \sig_xfer_end_strb_ireg3_reg_n_0_[5] ;
  wire \sig_xfer_end_strb_ireg3_reg_n_0_[6] ;
  wire \sig_xfer_end_strb_ireg3_reg_n_0_[7] ;
  wire sig_xfer_len_eq_0_ireg3;
  wire sig_xfer_len_eq_0_ireg3_i_1__0_n_0;
  wire sig_xfer_reg_empty;
  wire sig_xfer_reg_empty_i_1__0_n_0;
  wire [6:1]sig_xfer_strt_strb_im2;
  wire \sig_xfer_strt_strb_ireg3[2]_i_2__0_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[2]_i_3__0_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[3]_i_2__0_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[3]_i_3__0_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[4]_i_2__0_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[4]_i_3__0_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[5]_i_2__0_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[5]_i_3__0_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[6]_i_2__0_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[6]_i_3__0_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[7]_i_2__0_n_0 ;
  wire \sig_xfer_strt_strb_ireg3[7]_i_3__0_n_0 ;
  wire \sig_xfer_strt_strb_ireg3_reg_n_0_[0] ;
  wire \sig_xfer_strt_strb_ireg3_reg_n_0_[1] ;
  wire \sig_xfer_strt_strb_ireg3_reg_n_0_[2] ;
  wire \sig_xfer_strt_strb_ireg3_reg_n_0_[3] ;
  wire \sig_xfer_strt_strb_ireg3_reg_n_0_[4] ;
  wire \sig_xfer_strt_strb_ireg3_reg_n_0_[5] ;
  wire \sig_xfer_strt_strb_ireg3_reg_n_0_[6] ;
  wire \sig_xfer_strt_strb_ireg3_reg_n_0_[7] ;
  wire [3:3]\NLW_sig_addr_cntr_im0_msh_reg[12]_i_1__0_CO_UNCONNECTED ;
  wire [3:2]NLW_sig_btt_cntr_im00_carry__4_CO_UNCONNECTED;
  wire [3:3]NLW_sig_btt_cntr_im00_carry__4_O_UNCONNECTED;
  wire [3:0]NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED;
  wire [3:3]\NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_CO_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hDD3F00FFDD3F33FF)) 
    \FSM_sequential_sig_pcc_sm_state[0]_i_1__0 
       (.I0(sig_pop_xfer_reg0_out),
        .I1(sig_pcc_sm_state[1]),
        .I2(sig_sm_ld_calc1_reg_ns0_out),
        .I3(sig_pcc_sm_state[0]),
        .I4(sig_pcc_sm_state[2]),
        .I5(sig_calc_error_reg0),
        .O(\FSM_sequential_sig_pcc_sm_state[0]_i_1__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \FSM_sequential_sig_pcc_sm_state[0]_i_2__0 
       (.I0(sig_parent_done),
        .I1(sig_calc_error_pushed),
        .O(sig_sm_ld_calc1_reg_ns0_out));
  LUT6 #(
    .INIT(64'hA8A0A8A00AA000A0)) 
    \FSM_sequential_sig_pcc_sm_state[1]_i_1__0 
       (.I0(\FSM_sequential_sig_pcc_sm_state[1]_i_2__0_n_0 ),
        .I1(sig_pop_xfer_reg0_out),
        .I2(sig_pcc_sm_state[1]),
        .I3(sig_pcc_sm_state[0]),
        .I4(sig_calc_error_reg0),
        .I5(sig_pcc_sm_state[2]),
        .O(\FSM_sequential_sig_pcc_sm_state[1]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFF7)) 
    \FSM_sequential_sig_pcc_sm_state[1]_i_2__0 
       (.I0(sig_pcc_sm_state[2]),
        .I1(sig_parent_done),
        .I2(sig_calc_error_pushed),
        .I3(sig_pcc_sm_state[0]),
        .O(\FSM_sequential_sig_pcc_sm_state[1]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h3F3300003F332E22)) 
    \FSM_sequential_sig_pcc_sm_state[1]_i_3__0 
       (.I0(sig_cmd2dre_valid_reg_n_0),
        .I1(p_1_out),
        .I2(FIFO_Full_reg),
        .I3(sig_inhibit_rdy_n),
        .I4(sig_wr_fifo),
        .I5(p_12_out),
        .O(sig_pop_xfer_reg0_out));
  LUT4 #(
    .INIT(16'hECAA)) 
    \FSM_sequential_sig_pcc_sm_state[2]_i_1__0 
       (.I0(sig_pcc_sm_state[2]),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_calc_error_pushed),
        .I3(sig_pcc_sm_state[1]),
        .O(\FSM_sequential_sig_pcc_sm_state[2]_i_1__0_n_0 ));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_sig_pcc_sm_state_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_sig_pcc_sm_state[0]_i_1__0_n_0 ),
        .Q(sig_pcc_sm_state[0]),
        .R(sig_init_reg));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_sig_pcc_sm_state_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_sig_pcc_sm_state[1]_i_1__0_n_0 ),
        .Q(sig_pcc_sm_state[1]),
        .R(sig_init_reg));
  (* KEEP = "yes" *) 
  FDRE \FSM_sequential_sig_pcc_sm_state_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\FSM_sequential_sig_pcc_sm_state[2]_i_1__0_n_0 ),
        .Q(sig_pcc_sm_state[2]),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][10]_srl4_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I1(p_17_out),
        .I2(\sig_addr_cntr_lsh_kh_reg_n_0_[6] ),
        .O(\sig_next_addr_reg_reg[31] [6]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][11]_srl4_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .I1(p_17_out),
        .I2(\sig_addr_cntr_lsh_kh_reg_n_0_[7] ),
        .O(\sig_next_addr_reg_reg[31] [7]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][12]_srl4_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .I1(p_17_out),
        .I2(\sig_addr_cntr_lsh_kh_reg_n_0_[8] ),
        .O(\sig_next_addr_reg_reg[31] [8]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][13]_srl4_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .I1(p_17_out),
        .I2(\sig_addr_cntr_lsh_kh_reg_n_0_[9] ),
        .O(\sig_next_addr_reg_reg[31] [9]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][14]_srl4_i_1__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .I1(p_17_out),
        .I2(\sig_addr_cntr_lsh_kh_reg_n_0_[10] ),
        .O(\sig_next_addr_reg_reg[31] [10]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][15]_srl4_i_1__0 
       (.I0(\sig_xfer_strt_strb_ireg3_reg_n_0_[0] ),
        .I1(sig_first_xfer_im0),
        .O(in[7]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][15]_srl4_i_1__2 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[11] ),
        .I1(p_17_out),
        .I2(\sig_addr_cntr_lsh_kh_reg_n_0_[11] ),
        .O(\sig_next_addr_reg_reg[31] [11]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][16]_srl4_i_1__0 
       (.I0(\sig_xfer_strt_strb_ireg3_reg_n_0_[1] ),
        .I1(sig_first_xfer_im0),
        .O(in[8]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][16]_srl4_i_1__2 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[12] ),
        .I1(p_17_out),
        .I2(\sig_addr_cntr_lsh_kh_reg_n_0_[12] ),
        .O(\sig_next_addr_reg_reg[31] [12]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][17]_srl4_i_1__0 
       (.I0(\sig_xfer_strt_strb_ireg3_reg_n_0_[2] ),
        .I1(sig_first_xfer_im0),
        .O(in[9]));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][17]_srl4_i_1__2 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[13] ),
        .I1(p_17_out),
        .I2(\sig_addr_cntr_lsh_kh_reg_n_0_[13] ),
        .O(\sig_next_addr_reg_reg[31] [13]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][18]_srl4_i_1__0 
       (.I0(\sig_xfer_strt_strb_ireg3_reg_n_0_[3] ),
        .I1(sig_first_xfer_im0),
        .O(in[10]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][18]_srl4_i_1__2 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[14] ),
        .I1(p_17_out),
        .I2(\sig_addr_cntr_lsh_kh_reg_n_0_[14] ),
        .O(\sig_next_addr_reg_reg[31] [14]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][19]_srl4_i_1__0 
       (.I0(\sig_xfer_strt_strb_ireg3_reg_n_0_[4] ),
        .I1(sig_first_xfer_im0),
        .O(in[11]));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][19]_srl4_i_1__2 
       (.I0(p_1_in),
        .I1(p_17_out),
        .I2(\sig_addr_cntr_lsh_kh_reg_n_0_[15] ),
        .O(\sig_next_addr_reg_reg[31] [15]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][20]_srl4_i_1__0 
       (.I0(\sig_xfer_strt_strb_ireg3_reg_n_0_[5] ),
        .I1(sig_first_xfer_im0),
        .O(in[12]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][20]_srl4_i_1__2 
       (.I0(sig_addr_cntr_im0_msh_reg[0]),
        .I1(p_17_out),
        .I2(\sig_addr_cntr_lsh_kh_reg_n_0_[16] ),
        .O(\sig_next_addr_reg_reg[31] [16]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][21]_srl4_i_1__0 
       (.I0(\sig_xfer_strt_strb_ireg3_reg_n_0_[6] ),
        .I1(sig_first_xfer_im0),
        .O(in[13]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][21]_srl4_i_1__2 
       (.I0(sig_addr_cntr_im0_msh_reg[1]),
        .I1(p_17_out),
        .I2(\sig_addr_cntr_lsh_kh_reg_n_0_[17] ),
        .O(\sig_next_addr_reg_reg[31] [17]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][22]_srl4_i_1__0 
       (.I0(\sig_xfer_strt_strb_ireg3_reg_n_0_[7] ),
        .I1(sig_first_xfer_im0),
        .O(in[14]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][22]_srl4_i_1__2 
       (.I0(sig_addr_cntr_im0_msh_reg[2]),
        .I1(p_17_out),
        .I2(\sig_addr_cntr_lsh_kh_reg_n_0_[18] ),
        .O(\sig_next_addr_reg_reg[31] [18]));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][23]_srl4_i_1__0 
       (.I0(\sig_xfer_strt_strb_ireg3_reg_n_0_[0] ),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(\sig_xfer_end_strb_ireg3_reg_n_0_[0] ),
        .I4(in[24]),
        .O(in[15]));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][23]_srl4_i_1__2 
       (.I0(sig_addr_cntr_im0_msh_reg[3]),
        .I1(p_17_out),
        .I2(\sig_addr_cntr_lsh_kh_reg_n_0_[19] ),
        .O(\sig_next_addr_reg_reg[31] [19]));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][24]_srl4_i_1__0 
       (.I0(\sig_xfer_strt_strb_ireg3_reg_n_0_[1] ),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(\sig_xfer_end_strb_ireg3_reg_n_0_[1] ),
        .I4(in[24]),
        .O(in[16]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][24]_srl4_i_1__2 
       (.I0(sig_addr_cntr_im0_msh_reg[4]),
        .I1(p_17_out),
        .I2(\sig_addr_cntr_lsh_kh_reg_n_0_[20] ),
        .O(\sig_next_addr_reg_reg[31] [20]));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][25]_srl4_i_1__0 
       (.I0(\sig_xfer_strt_strb_ireg3_reg_n_0_[2] ),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(\sig_xfer_end_strb_ireg3_reg_n_0_[2] ),
        .I4(in[24]),
        .O(in[17]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][25]_srl4_i_1__2 
       (.I0(sig_addr_cntr_im0_msh_reg[5]),
        .I1(p_17_out),
        .I2(\sig_addr_cntr_lsh_kh_reg_n_0_[21] ),
        .O(\sig_next_addr_reg_reg[31] [21]));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][26]_srl4_i_1__0 
       (.I0(\sig_xfer_strt_strb_ireg3_reg_n_0_[3] ),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(\sig_xfer_end_strb_ireg3_reg_n_0_[3] ),
        .I4(in[24]),
        .O(in[18]));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][26]_srl4_i_1__2 
       (.I0(sig_addr_cntr_im0_msh_reg[6]),
        .I1(p_17_out),
        .I2(\sig_addr_cntr_lsh_kh_reg_n_0_[22] ),
        .O(\sig_next_addr_reg_reg[31] [22]));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][27]_srl4_i_1__0 
       (.I0(\sig_xfer_strt_strb_ireg3_reg_n_0_[4] ),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(\sig_xfer_end_strb_ireg3_reg_n_0_[4] ),
        .I4(in[24]),
        .O(in[19]));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][27]_srl4_i_1__2 
       (.I0(sig_addr_cntr_im0_msh_reg[7]),
        .I1(p_17_out),
        .I2(\sig_addr_cntr_lsh_kh_reg_n_0_[23] ),
        .O(\sig_next_addr_reg_reg[31] [23]));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][28]_srl4_i_1__0 
       (.I0(\sig_xfer_strt_strb_ireg3_reg_n_0_[5] ),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(\sig_xfer_end_strb_ireg3_reg_n_0_[5] ),
        .I4(in[24]),
        .O(in[20]));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][28]_srl4_i_1__2 
       (.I0(sig_addr_cntr_im0_msh_reg[8]),
        .I1(p_17_out),
        .I2(\sig_addr_cntr_lsh_kh_reg_n_0_[24] ),
        .O(\sig_next_addr_reg_reg[31] [24]));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][29]_srl4_i_1__0 
       (.I0(\sig_xfer_strt_strb_ireg3_reg_n_0_[6] ),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(\sig_xfer_end_strb_ireg3_reg_n_0_[6] ),
        .I4(in[24]),
        .O(in[21]));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][29]_srl4_i_1__2 
       (.I0(sig_addr_cntr_im0_msh_reg[9]),
        .I1(p_17_out),
        .I2(\sig_addr_cntr_lsh_kh_reg_n_0_[25] ),
        .O(\sig_next_addr_reg_reg[31] [25]));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT5 #(
    .INIT(32'hBFBFBF80)) 
    \INFERRED_GEN.data_reg[3][30]_srl4_i_1__0 
       (.I0(\sig_xfer_strt_strb_ireg3_reg_n_0_[7] ),
        .I1(sig_first_xfer_im0),
        .I2(sig_xfer_len_eq_0_ireg3),
        .I3(\sig_xfer_end_strb_ireg3_reg_n_0_[7] ),
        .I4(in[24]),
        .O(in[22]));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][30]_srl4_i_1__2 
       (.I0(sig_addr_cntr_im0_msh_reg[10]),
        .I1(p_17_out),
        .I2(\sig_addr_cntr_lsh_kh_reg_n_0_[26] ),
        .O(\sig_next_addr_reg_reg[31] [26]));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][31]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[11]),
        .I1(p_17_out),
        .I2(\sig_addr_cntr_lsh_kh_reg_n_0_[27] ),
        .O(\sig_next_addr_reg_reg[31] [27]));
  LUT2 #(
    .INIT(4'h2)) 
    \INFERRED_GEN.data_reg[3][32]_srl4_i_1__0 
       (.I0(sig_input_eof_reg_reg_n_0),
        .I1(in[24]),
        .O(in[23]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][32]_srl4_i_1__2 
       (.I0(sig_addr_cntr_im0_msh_reg[12]),
        .I1(p_17_out),
        .I2(\sig_addr_cntr_lsh_kh_reg_n_0_[28] ),
        .O(\sig_next_addr_reg_reg[31] [28]));
  LUT6 #(
    .INIT(64'h00FFFFFF57575757)) 
    \INFERRED_GEN.data_reg[3][33]_srl4_i_1__0 
       (.I0(sig_brst_cnt_eq_zero_ireg1),
        .I1(sig_btt_eq_b2mbaa_ireg1),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(sig_brst_cnt_eq_one_ireg1),
        .I4(sig_addr_aligned_ireg1),
        .I5(sig_no_btt_residue_ireg1),
        .O(in[24]));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][33]_srl4_i_1__2 
       (.I0(sig_addr_cntr_im0_msh_reg[13]),
        .I1(p_17_out),
        .I2(\sig_addr_cntr_lsh_kh_reg_n_0_[29] ),
        .O(\sig_next_addr_reg_reg[31] [29]));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \INFERRED_GEN.data_reg[3][34]_srl4_i_1__0 
       (.I0(sig_calc_error_pushed_reg_0),
        .I1(in[24]),
        .O(in[25]));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][34]_srl4_i_1__2 
       (.I0(sig_addr_cntr_im0_msh_reg[14]),
        .I1(p_17_out),
        .I2(\sig_addr_cntr_lsh_kh_reg_n_0_[30] ),
        .O(\sig_next_addr_reg_reg[31] [30]));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][35]_srl4_i_1__0 
       (.I0(sig_addr_cntr_im0_msh_reg[15]),
        .I1(p_17_out),
        .I2(\sig_addr_cntr_lsh_kh_reg_n_0_[31] ),
        .O(\sig_next_addr_reg_reg[31] [31]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \INFERRED_GEN.data_reg[3][36]_srl4_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .O(in[4]));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \INFERRED_GEN.data_reg[3][37]_srl4_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .O(in[5]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \INFERRED_GEN.data_reg[3][38]_srl4_i_1 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I5(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .O(in[6]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][4]_srl4_i_2__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(p_17_out),
        .I2(\sig_addr_cntr_lsh_kh_reg_n_0_[0] ),
        .O(\sig_next_addr_reg_reg[31] [0]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][5]_srl4_i_1__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(p_17_out),
        .I2(\sig_addr_cntr_lsh_kh_reg_n_0_[1] ),
        .O(\sig_next_addr_reg_reg[31] [1]));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][6]_srl4_i_1__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(p_17_out),
        .I2(\sig_addr_cntr_lsh_kh_reg_n_0_[2] ),
        .O(\sig_next_addr_reg_reg[31] [2]));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][7]_srl4_i_1__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(p_17_out),
        .I2(\sig_addr_cntr_lsh_kh_reg_n_0_[3] ),
        .O(\sig_next_addr_reg_reg[31] [3]));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][8]_srl4_i_1__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[4]),
        .I1(p_17_out),
        .I2(\sig_addr_cntr_lsh_kh_reg_n_0_[4] ),
        .O(\sig_next_addr_reg_reg[31] [4]));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \INFERRED_GEN.data_reg[3][9]_srl4_i_1__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(p_17_out),
        .I2(\sig_addr_cntr_lsh_kh_reg_n_0_[5] ),
        .O(\sig_next_addr_reg_reg[31] [5]));
  LUT5 #(
    .INIT(32'hAAAABAAA)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_2__1 
       (.I0(sig_init_done),
        .I1(sig_sm_halt_reg),
        .I2(sig_input_reg_empty),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_calc_error_pushed),
        .O(p_0_out));
  LUT6 #(
    .INIT(64'hCC88CC88C088CC88)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__5 
       (.I0(E),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I2(sig_calc_error_pushed),
        .I3(sig_cmd2mstr_cmd_valid),
        .I4(sig_input_reg_empty),
        .I5(sig_sm_halt_reg),
        .O(\USE_SINGLE_REG.sig_regfifo_full_reg_reg ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_addr_aligned_ireg1_i_1__0
       (.I0(sig_mbaa_addr_cntr_slice_im0[4]),
        .I1(sig_mbaa_addr_cntr_slice_im0[2]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(sig_mbaa_addr_cntr_slice_im0[1]),
        .I4(sig_mbaa_addr_cntr_slice_im0[3]),
        .I5(sig_mbaa_addr_cntr_slice_im0[5]),
        .O(sig_addr_aligned_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_aligned_ireg1_reg
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg_reg_n_0),
        .D(sig_addr_aligned_im0),
        .Q(sig_addr_aligned_ireg1),
        .R(sig_init_reg));
  LUT4 #(
    .INIT(16'hBAAA)) 
    \sig_addr_cntr_im0_msh[0]_i_1__0 
       (.I0(sig_calc_error_reg0),
        .I1(sig_predict_addr_lsh_ireg3),
        .I2(p_1_in),
        .I3(sig_pop_xfer_reg0_out),
        .O(\sig_addr_cntr_im0_msh[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_im0_msh[0]_i_3__0 
       (.I0(Q[41]),
        .I1(sig_calc_error_pushed_reg_0),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[0]),
        .O(\sig_addr_cntr_im0_msh[0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_im0_msh[0]_i_4__0 
       (.I0(Q[44]),
        .I1(sig_calc_error_pushed_reg_0),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[3]),
        .O(\sig_addr_cntr_im0_msh[0]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_im0_msh[0]_i_5__0 
       (.I0(Q[43]),
        .I1(sig_calc_error_pushed_reg_0),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[2]),
        .O(\sig_addr_cntr_im0_msh[0]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_im0_msh[0]_i_6__0 
       (.I0(Q[42]),
        .I1(sig_calc_error_pushed_reg_0),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[1]),
        .O(\sig_addr_cntr_im0_msh[0]_i_6__0_n_0 ));
  LUT6 #(
    .INIT(64'h555555555C555555)) 
    \sig_addr_cntr_im0_msh[0]_i_7__0 
       (.I0(sig_addr_cntr_im0_msh_reg[0]),
        .I1(Q[41]),
        .I2(sig_sm_halt_reg),
        .I3(sig_input_reg_empty),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(sig_calc_error_pushed_reg_0),
        .O(\sig_addr_cntr_im0_msh[0]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_im0_msh[12]_i_2__0 
       (.I0(Q[56]),
        .I1(sig_calc_error_pushed_reg_0),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[15]),
        .O(\sig_addr_cntr_im0_msh[12]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_im0_msh[12]_i_3__0 
       (.I0(Q[55]),
        .I1(sig_calc_error_pushed_reg_0),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[14]),
        .O(\sig_addr_cntr_im0_msh[12]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_im0_msh[12]_i_4__0 
       (.I0(Q[54]),
        .I1(sig_calc_error_pushed_reg_0),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[13]),
        .O(\sig_addr_cntr_im0_msh[12]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_im0_msh[12]_i_5__0 
       (.I0(Q[53]),
        .I1(sig_calc_error_pushed_reg_0),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[12]),
        .O(\sig_addr_cntr_im0_msh[12]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_im0_msh[4]_i_2__0 
       (.I0(Q[48]),
        .I1(sig_calc_error_pushed_reg_0),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[7]),
        .O(\sig_addr_cntr_im0_msh[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_im0_msh[4]_i_3__0 
       (.I0(Q[47]),
        .I1(sig_calc_error_pushed_reg_0),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[6]),
        .O(\sig_addr_cntr_im0_msh[4]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_im0_msh[4]_i_4__0 
       (.I0(Q[46]),
        .I1(sig_calc_error_pushed_reg_0),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[5]),
        .O(\sig_addr_cntr_im0_msh[4]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_im0_msh[4]_i_5__0 
       (.I0(Q[45]),
        .I1(sig_calc_error_pushed_reg_0),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[4]),
        .O(\sig_addr_cntr_im0_msh[4]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_im0_msh[8]_i_2__0 
       (.I0(Q[52]),
        .I1(sig_calc_error_pushed_reg_0),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[11]),
        .O(\sig_addr_cntr_im0_msh[8]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_im0_msh[8]_i_3__0 
       (.I0(Q[51]),
        .I1(sig_calc_error_pushed_reg_0),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[10]),
        .O(\sig_addr_cntr_im0_msh[8]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_im0_msh[8]_i_4__0 
       (.I0(Q[50]),
        .I1(sig_calc_error_pushed_reg_0),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[9]),
        .O(\sig_addr_cntr_im0_msh[8]_i_4__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_im0_msh[8]_i_5__0 
       (.I0(Q[49]),
        .I1(sig_calc_error_pushed_reg_0),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_addr_cntr_im0_msh_reg[8]),
        .O(\sig_addr_cntr_im0_msh[8]_i_5__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[0] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_7 ),
        .Q(sig_addr_cntr_im0_msh_reg[0]),
        .R(sig_init_reg));
  CARRY4 \sig_addr_cntr_im0_msh_reg[0]_i_2__0 
       (.CI(1'b0),
        .CO({\sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_0 ,\sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_1 ,\sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_2 ,\sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,\sig_addr_cntr_im0_msh[0]_i_3__0_n_0 }),
        .O({\sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_4 ,\sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_5 ,\sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_6 ,\sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_7 }),
        .S({\sig_addr_cntr_im0_msh[0]_i_4__0_n_0 ,\sig_addr_cntr_im0_msh[0]_i_5__0_n_0 ,\sig_addr_cntr_im0_msh[0]_i_6__0_n_0 ,\sig_addr_cntr_im0_msh[0]_i_7__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[10] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_5 ),
        .Q(sig_addr_cntr_im0_msh_reg[10]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[11] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_4 ),
        .Q(sig_addr_cntr_im0_msh_reg[11]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[12] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[12]_i_1__0_n_7 ),
        .Q(sig_addr_cntr_im0_msh_reg[12]),
        .R(sig_init_reg));
  CARRY4 \sig_addr_cntr_im0_msh_reg[12]_i_1__0 
       (.CI(\sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_0 ),
        .CO({\NLW_sig_addr_cntr_im0_msh_reg[12]_i_1__0_CO_UNCONNECTED [3],\sig_addr_cntr_im0_msh_reg[12]_i_1__0_n_1 ,\sig_addr_cntr_im0_msh_reg[12]_i_1__0_n_2 ,\sig_addr_cntr_im0_msh_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_addr_cntr_im0_msh_reg[12]_i_1__0_n_4 ,\sig_addr_cntr_im0_msh_reg[12]_i_1__0_n_5 ,\sig_addr_cntr_im0_msh_reg[12]_i_1__0_n_6 ,\sig_addr_cntr_im0_msh_reg[12]_i_1__0_n_7 }),
        .S({\sig_addr_cntr_im0_msh[12]_i_2__0_n_0 ,\sig_addr_cntr_im0_msh[12]_i_3__0_n_0 ,\sig_addr_cntr_im0_msh[12]_i_4__0_n_0 ,\sig_addr_cntr_im0_msh[12]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[13] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[12]_i_1__0_n_6 ),
        .Q(sig_addr_cntr_im0_msh_reg[13]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[14] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[12]_i_1__0_n_5 ),
        .Q(sig_addr_cntr_im0_msh_reg[14]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[15] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[12]_i_1__0_n_4 ),
        .Q(sig_addr_cntr_im0_msh_reg[15]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[1] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_6 ),
        .Q(sig_addr_cntr_im0_msh_reg[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[2] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_5 ),
        .Q(sig_addr_cntr_im0_msh_reg[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[3] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_4 ),
        .Q(sig_addr_cntr_im0_msh_reg[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[4] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_7 ),
        .Q(sig_addr_cntr_im0_msh_reg[4]),
        .R(sig_init_reg));
  CARRY4 \sig_addr_cntr_im0_msh_reg[4]_i_1__0 
       (.CI(\sig_addr_cntr_im0_msh_reg[0]_i_2__0_n_0 ),
        .CO({\sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_0 ,\sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_1 ,\sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_2 ,\sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_4 ,\sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_5 ,\sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_6 ,\sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_7 }),
        .S({\sig_addr_cntr_im0_msh[4]_i_2__0_n_0 ,\sig_addr_cntr_im0_msh[4]_i_3__0_n_0 ,\sig_addr_cntr_im0_msh[4]_i_4__0_n_0 ,\sig_addr_cntr_im0_msh[4]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[5] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_6 ),
        .Q(sig_addr_cntr_im0_msh_reg[5]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[6] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_5 ),
        .Q(sig_addr_cntr_im0_msh_reg[6]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[7] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_4 ),
        .Q(sig_addr_cntr_im0_msh_reg[7]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[8] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_7 ),
        .Q(sig_addr_cntr_im0_msh_reg[8]),
        .R(sig_init_reg));
  CARRY4 \sig_addr_cntr_im0_msh_reg[8]_i_1__0 
       (.CI(\sig_addr_cntr_im0_msh_reg[4]_i_1__0_n_0 ),
        .CO({\sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_0 ,\sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_1 ,\sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_2 ,\sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_4 ,\sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_5 ,\sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_6 ,\sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_7 }),
        .S({\sig_addr_cntr_im0_msh[8]_i_2__0_n_0 ,\sig_addr_cntr_im0_msh[8]_i_3__0_n_0 ,\sig_addr_cntr_im0_msh[8]_i_4__0_n_0 ,\sig_addr_cntr_im0_msh[8]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_im0_msh_reg[9] 
       (.C(m_axi_aclk),
        .CE(\sig_addr_cntr_im0_msh[0]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_im0_msh_reg[8]_i_1__0_n_6 ),
        .Q(sig_addr_cntr_im0_msh_reg[9]),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[0]_i_1__0 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(\sig_bytes_to_mbaa_ireg1_reg_n_0_[0] ),
        .O(\sig_addr_cntr_incr_ireg2[0]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[1]_i_1__0 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(\sig_bytes_to_mbaa_ireg1_reg_n_0_[1] ),
        .O(\sig_addr_cntr_incr_ireg2[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[2]_i_1__0 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(\sig_bytes_to_mbaa_ireg1_reg_n_0_[2] ),
        .O(\sig_addr_cntr_incr_ireg2[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[3]_i_1__0 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(\sig_bytes_to_mbaa_ireg1_reg_n_0_[3] ),
        .O(\sig_addr_cntr_incr_ireg2[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[4]_i_1__0 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(\sig_bytes_to_mbaa_ireg1_reg_n_0_[4] ),
        .O(\sig_addr_cntr_incr_ireg2[4]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hB888)) 
    \sig_addr_cntr_incr_ireg2[5]_i_1__0 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(\sig_bytes_to_mbaa_ireg1_reg_n_0_[5] ),
        .O(\sig_addr_cntr_incr_ireg2[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'h45)) 
    \sig_addr_cntr_incr_ireg2[6]_i_1__0 
       (.I0(sig_btt_lt_b2mbaa_ireg1),
        .I1(sig_addr_aligned_ireg1),
        .I2(sig_first_xfer_im0),
        .O(\sig_addr_cntr_incr_ireg2[6]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[0]_i_1__0_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[0] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[1]_i_1__0_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[1] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[2]_i_1__0_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[2] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[3]_i_1__0_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[3] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[4]_i_1__0_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[4] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[5]_i_1__0_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[5] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_incr_ireg2_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_addr_cntr_incr_ireg2[6]_i_1__0_n_0 ),
        .Q(\sig_addr_cntr_incr_ireg2_reg_n_0_[6] ),
        .R(sig_init_reg));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[0]_i_1__0 
       (.I0(Q[25]),
        .I1(sig_calc_error_pushed_reg_0),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[0] ),
        .O(\sig_addr_cntr_lsh_im0[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[10]_i_1__0 
       (.I0(Q[35]),
        .I1(sig_calc_error_pushed_reg_0),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[10] ),
        .O(\sig_addr_cntr_lsh_im0[10]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[11]_i_1__0 
       (.I0(Q[36]),
        .I1(sig_calc_error_pushed_reg_0),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[11] ),
        .O(\sig_addr_cntr_lsh_im0[11]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[12]_i_1__0 
       (.I0(Q[37]),
        .I1(sig_calc_error_pushed_reg_0),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[12] ),
        .O(\sig_addr_cntr_lsh_im0[12]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[13]_i_1__0 
       (.I0(Q[38]),
        .I1(sig_calc_error_pushed_reg_0),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[13] ),
        .O(\sig_addr_cntr_lsh_im0[13]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[14]_i_1__0 
       (.I0(Q[39]),
        .I1(sig_calc_error_pushed_reg_0),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[14] ),
        .O(\sig_addr_cntr_lsh_im0[14]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[15]_i_1__0 
       (.I0(Q[40]),
        .I1(sig_calc_error_pushed_reg_0),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_predict_addr_lsh_ireg3),
        .O(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[1]_i_1__0 
       (.I0(Q[26]),
        .I1(sig_calc_error_pushed_reg_0),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[1] ),
        .O(\sig_addr_cntr_lsh_im0[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[2]_i_1__0 
       (.I0(Q[27]),
        .I1(sig_calc_error_pushed_reg_0),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[2] ),
        .O(\sig_addr_cntr_lsh_im0[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[3]_i_1__0 
       (.I0(Q[28]),
        .I1(sig_calc_error_pushed_reg_0),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[3] ),
        .O(\sig_addr_cntr_lsh_im0[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[4]_i_1__0 
       (.I0(Q[29]),
        .I1(sig_calc_error_pushed_reg_0),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[4] ),
        .O(\sig_addr_cntr_lsh_im0[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[5]_i_1__0 
       (.I0(Q[30]),
        .I1(sig_calc_error_pushed_reg_0),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[5] ),
        .O(\sig_addr_cntr_lsh_im0[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[6]_i_1__0 
       (.I0(Q[31]),
        .I1(sig_calc_error_pushed_reg_0),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[6] ),
        .O(\sig_addr_cntr_lsh_im0[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[7]_i_1__0 
       (.I0(Q[32]),
        .I1(sig_calc_error_pushed_reg_0),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[7] ),
        .O(\sig_addr_cntr_lsh_im0[7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[8]_i_1__0 
       (.I0(Q[33]),
        .I1(sig_calc_error_pushed_reg_0),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[8] ),
        .O(\sig_addr_cntr_lsh_im0[8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_addr_cntr_lsh_im0[9]_i_1__0 
       (.I0(Q[34]),
        .I1(sig_calc_error_pushed_reg_0),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(\sig_predict_addr_lsh_ireg3_reg_n_0_[9] ),
        .O(\sig_addr_cntr_lsh_im0[9]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[0] 
       (.C(m_axi_aclk),
        .CE(\sig_btt_cntr_im0[22]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_lsh_im0[0]_i_1__0_n_0 ),
        .Q(sig_mbaa_addr_cntr_slice_im0[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[10] 
       (.C(m_axi_aclk),
        .CE(\sig_btt_cntr_im0[22]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_lsh_im0[10]_i_1__0_n_0 ),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[11] 
       (.C(m_axi_aclk),
        .CE(\sig_btt_cntr_im0[22]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_lsh_im0[11]_i_1__0_n_0 ),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[11] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[12] 
       (.C(m_axi_aclk),
        .CE(\sig_btt_cntr_im0[22]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_lsh_im0[12]_i_1__0_n_0 ),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[12] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[13] 
       (.C(m_axi_aclk),
        .CE(\sig_btt_cntr_im0[22]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_lsh_im0[13]_i_1__0_n_0 ),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[13] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[14] 
       (.C(m_axi_aclk),
        .CE(\sig_btt_cntr_im0[22]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_lsh_im0[14]_i_1__0_n_0 ),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[14] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[15] 
       (.C(m_axi_aclk),
        .CE(\sig_btt_cntr_im0[22]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_lsh_im0[15]_i_1__0_n_0 ),
        .Q(p_1_in),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[1] 
       (.C(m_axi_aclk),
        .CE(\sig_btt_cntr_im0[22]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_lsh_im0[1]_i_1__0_n_0 ),
        .Q(sig_mbaa_addr_cntr_slice_im0[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[2] 
       (.C(m_axi_aclk),
        .CE(\sig_btt_cntr_im0[22]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_lsh_im0[2]_i_1__0_n_0 ),
        .Q(sig_mbaa_addr_cntr_slice_im0[2]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[3] 
       (.C(m_axi_aclk),
        .CE(\sig_btt_cntr_im0[22]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_lsh_im0[3]_i_1__0_n_0 ),
        .Q(sig_mbaa_addr_cntr_slice_im0[3]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[4] 
       (.C(m_axi_aclk),
        .CE(\sig_btt_cntr_im0[22]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_lsh_im0[4]_i_1__0_n_0 ),
        .Q(sig_mbaa_addr_cntr_slice_im0[4]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[5] 
       (.C(m_axi_aclk),
        .CE(\sig_btt_cntr_im0[22]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_lsh_im0[5]_i_1__0_n_0 ),
        .Q(sig_mbaa_addr_cntr_slice_im0[5]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[6] 
       (.C(m_axi_aclk),
        .CE(\sig_btt_cntr_im0[22]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_lsh_im0[6]_i_1__0_n_0 ),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[7] 
       (.C(m_axi_aclk),
        .CE(\sig_btt_cntr_im0[22]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_lsh_im0[7]_i_1__0_n_0 ),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[8] 
       (.C(m_axi_aclk),
        .CE(\sig_btt_cntr_im0[22]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_lsh_im0[8]_i_1__0_n_0 ),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_im0_reg[9] 
       (.C(m_axi_aclk),
        .CE(\sig_btt_cntr_im0[22]_i_1__0_n_0 ),
        .D(\sig_addr_cntr_lsh_im0[9]_i_1__0_n_0 ),
        .Q(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[25]),
        .Q(\sig_addr_cntr_lsh_kh_reg_n_0_[0] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[35]),
        .Q(\sig_addr_cntr_lsh_kh_reg_n_0_[10] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[36]),
        .Q(\sig_addr_cntr_lsh_kh_reg_n_0_[11] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[37]),
        .Q(\sig_addr_cntr_lsh_kh_reg_n_0_[12] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[38]),
        .Q(\sig_addr_cntr_lsh_kh_reg_n_0_[13] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[39]),
        .Q(\sig_addr_cntr_lsh_kh_reg_n_0_[14] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[40]),
        .Q(\sig_addr_cntr_lsh_kh_reg_n_0_[15] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[16] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[41]),
        .Q(\sig_addr_cntr_lsh_kh_reg_n_0_[16] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[17] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[42]),
        .Q(\sig_addr_cntr_lsh_kh_reg_n_0_[17] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[18] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[43]),
        .Q(\sig_addr_cntr_lsh_kh_reg_n_0_[18] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[19] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[44]),
        .Q(\sig_addr_cntr_lsh_kh_reg_n_0_[19] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[26]),
        .Q(\sig_addr_cntr_lsh_kh_reg_n_0_[1] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[20] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[45]),
        .Q(\sig_addr_cntr_lsh_kh_reg_n_0_[20] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[21] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[46]),
        .Q(\sig_addr_cntr_lsh_kh_reg_n_0_[21] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[22] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[47]),
        .Q(\sig_addr_cntr_lsh_kh_reg_n_0_[22] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[23] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[48]),
        .Q(\sig_addr_cntr_lsh_kh_reg_n_0_[23] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[24] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[49]),
        .Q(\sig_addr_cntr_lsh_kh_reg_n_0_[24] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[25] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[50]),
        .Q(\sig_addr_cntr_lsh_kh_reg_n_0_[25] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[26] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[51]),
        .Q(\sig_addr_cntr_lsh_kh_reg_n_0_[26] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[27] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[52]),
        .Q(\sig_addr_cntr_lsh_kh_reg_n_0_[27] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[28] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[53]),
        .Q(\sig_addr_cntr_lsh_kh_reg_n_0_[28] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[29] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[54]),
        .Q(\sig_addr_cntr_lsh_kh_reg_n_0_[29] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[27]),
        .Q(\sig_addr_cntr_lsh_kh_reg_n_0_[2] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[30] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[55]),
        .Q(\sig_addr_cntr_lsh_kh_reg_n_0_[30] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[31] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[56]),
        .Q(\sig_addr_cntr_lsh_kh_reg_n_0_[31] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[28]),
        .Q(\sig_addr_cntr_lsh_kh_reg_n_0_[3] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[29]),
        .Q(\sig_addr_cntr_lsh_kh_reg_n_0_[4] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[30]),
        .Q(\sig_addr_cntr_lsh_kh_reg_n_0_[5] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[31]),
        .Q(\sig_addr_cntr_lsh_kh_reg_n_0_[6] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[32]),
        .Q(\sig_addr_cntr_lsh_kh_reg_n_0_[7] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[33]),
        .Q(\sig_addr_cntr_lsh_kh_reg_n_0_[8] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_cntr_lsh_kh_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[34]),
        .Q(\sig_addr_cntr_lsh_kh_reg_n_0_[9] ),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT5 #(
    .INIT(32'h556AAA6A)) 
    \sig_adjusted_addr_incr_ireg2[0]_i_1__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(\sig_bytes_to_mbaa_ireg1_reg_n_0_[0] ),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .I4(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .O(\sig_adjusted_addr_incr_ireg2[0]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h8778)) 
    \sig_adjusted_addr_incr_ireg2[1]_i_1__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(\sig_addr_cntr_incr_ireg2[0]_i_1__0_n_0 ),
        .I2(\sig_addr_cntr_incr_ireg2[1]_i_1__0_n_0 ),
        .I3(sig_mbaa_addr_cntr_slice_im0[1]),
        .O(\sig_adjusted_addr_incr_ireg2[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h656A6A6A9A959595)) 
    \sig_adjusted_addr_incr_ireg2[2]_i_1__0 
       (.I0(\sig_adjusted_addr_incr_ireg2[2]_i_2_n_0 ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(sig_first_xfer_im0),
        .I4(\sig_bytes_to_mbaa_ireg1_reg_n_0_[2] ),
        .I5(sig_mbaa_addr_cntr_slice_im0[2]),
        .O(\sig_adjusted_addr_incr_ireg2[2]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT4 #(
    .INIT(16'h1777)) 
    \sig_adjusted_addr_incr_ireg2[2]_i_2 
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(\sig_addr_cntr_incr_ireg2[1]_i_1__0_n_0 ),
        .I2(\sig_addr_cntr_incr_ireg2[0]_i_1__0_n_0 ),
        .I3(sig_mbaa_addr_cntr_slice_im0[0]),
        .O(\sig_adjusted_addr_incr_ireg2[2]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT5 #(
    .INIT(32'hB8884777)) 
    \sig_adjusted_addr_incr_ireg2[3]_i_1__0 
       (.I0(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I1(sig_btt_lt_b2mbaa_ireg1),
        .I2(sig_first_xfer_im0),
        .I3(\sig_bytes_to_mbaa_ireg1_reg_n_0_[3] ),
        .I4(\sig_adjusted_addr_incr_ireg2[3]_i_2__0_n_0 ),
        .O(\sig_adjusted_addr_incr_ireg2[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h002AAA2AAABFFFBF)) 
    \sig_adjusted_addr_incr_ireg2[3]_i_2__0 
       (.I0(\sig_adjusted_addr_incr_ireg2[2]_i_2_n_0 ),
        .I1(\sig_bytes_to_mbaa_ireg1_reg_n_0_[2] ),
        .I2(sig_first_xfer_im0),
        .I3(sig_btt_lt_b2mbaa_ireg1),
        .I4(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I5(sig_mbaa_addr_cntr_slice_im0[2]),
        .O(\sig_adjusted_addr_incr_ireg2[3]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'h07F7F808)) 
    \sig_adjusted_addr_incr_ireg2[4]_i_1__0 
       (.I0(\sig_bytes_to_mbaa_ireg1_reg_n_0_[4] ),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I4(\sig_adjusted_addr_incr_ireg2[5]_i_2__0_n_0 ),
        .O(\sig_adjusted_addr_incr_ireg2[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h07F7F808F808F808)) 
    \sig_adjusted_addr_incr_ireg2[5]_i_1__0 
       (.I0(\sig_bytes_to_mbaa_ireg1_reg_n_0_[5] ),
        .I1(sig_first_xfer_im0),
        .I2(sig_btt_lt_b2mbaa_ireg1),
        .I3(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I4(\sig_adjusted_addr_incr_ireg2[5]_i_2__0_n_0 ),
        .I5(\sig_addr_cntr_incr_ireg2[4]_i_1__0_n_0 ),
        .O(\sig_adjusted_addr_incr_ireg2[5]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'h80A8)) 
    \sig_adjusted_addr_incr_ireg2[5]_i_2__0 
       (.I0(\sig_addr_cntr_incr_ireg2[3]_i_1__0_n_0 ),
        .I1(sig_mbaa_addr_cntr_slice_im0[2]),
        .I2(\sig_addr_cntr_incr_ireg2[2]_i_1__0_n_0 ),
        .I3(\sig_adjusted_addr_incr_ireg2[2]_i_2_n_0 ),
        .O(\sig_adjusted_addr_incr_ireg2[5]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_adjusted_addr_incr_ireg2[0]_i_1__0_n_0 ),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_adjusted_addr_incr_ireg2[1]_i_1__0_n_0 ),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_adjusted_addr_incr_ireg2[2]_i_1__0_n_0 ),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_adjusted_addr_incr_ireg2[3]_i_1__0_n_0 ),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_adjusted_addr_incr_ireg2[4]_i_1__0_n_0 ),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_adjusted_addr_incr_ireg2_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(\sig_adjusted_addr_incr_ireg2[5]_i_1__0_n_0 ),
        .Q(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'h08)) 
    sig_brst_cnt_eq_one_ireg1_i_1__0
       (.I0(sig_brst_cnt_eq_zero_ireg1_i_2__0_n_0),
        .I1(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .I2(sig_brst_cnt_eq_zero_ireg1_i_3__0_n_0),
        .O(sig_brst_cnt_eq_one_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_brst_cnt_eq_one_ireg1_reg
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg_reg_n_0),
        .D(sig_brst_cnt_eq_one_im0),
        .Q(sig_brst_cnt_eq_one_ireg1),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'h02)) 
    sig_brst_cnt_eq_zero_ireg1_i_1__0
       (.I0(sig_brst_cnt_eq_zero_ireg1_i_2__0_n_0),
        .I1(sig_brst_cnt_eq_zero_ireg1_i_3__0_n_0),
        .I2(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .O(sig_brst_cnt_eq_zero_im0));
  LUT5 #(
    .INIT(32'h00000001)) 
    sig_brst_cnt_eq_zero_ireg1_i_2__0
       (.I0(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[13] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[19] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[20] ),
        .I4(sig_brst_cnt_eq_zero_ireg1_i_4__0_n_0),
        .O(sig_brst_cnt_eq_zero_ireg1_i_2__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sig_brst_cnt_eq_zero_ireg1_i_3__0
       (.I0(\sig_btt_cntr_im0_reg_n_0_[11] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[18] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[22] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[12] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[21] ),
        .I5(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .O(sig_brst_cnt_eq_zero_ireg1_i_3__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sig_brst_cnt_eq_zero_ireg1_i_4__0
       (.I0(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[17] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[16] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[14] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[10] ),
        .I5(\sig_btt_cntr_im0_reg_n_0_[15] ),
        .O(sig_brst_cnt_eq_zero_ireg1_i_4__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_brst_cnt_eq_zero_ireg1_reg
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg_reg_n_0),
        .D(sig_brst_cnt_eq_zero_im0),
        .Q(sig_brst_cnt_eq_zero_ireg1),
        .R(sig_init_reg));
  CARRY4 sig_btt_cntr_im00_carry
       (.CI(1'b0),
        .CO({sig_btt_cntr_im00_carry_n_0,sig_btt_cntr_im00_carry_n_1,sig_btt_cntr_im00_carry_n_2,sig_btt_cntr_im00_carry_n_3}),
        .CYINIT(1'b1),
        .DI({\sig_btt_cntr_im0_reg_n_0_[3] ,\sig_btt_cntr_im0_reg_n_0_[2] ,\sig_btt_cntr_im0_reg_n_0_[1] ,\sig_btt_cntr_im0_reg_n_0_[0] }),
        .O({sig_btt_cntr_im00_carry_n_4,sig_btt_cntr_im00_carry_n_5,sig_btt_cntr_im00_carry_n_6,sig_btt_cntr_im00_carry_n_7}),
        .S({sig_btt_cntr_im00_carry_i_1__0_n_0,sig_btt_cntr_im00_carry_i_2__0_n_0,sig_btt_cntr_im00_carry_i_3__0_n_0,sig_btt_cntr_im00_carry_i_4__0_n_0}));
  CARRY4 sig_btt_cntr_im00_carry__0
       (.CI(sig_btt_cntr_im00_carry_n_0),
        .CO({sig_btt_cntr_im00_carry__0_n_0,sig_btt_cntr_im00_carry__0_n_1,sig_btt_cntr_im00_carry__0_n_2,sig_btt_cntr_im00_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({\sig_btt_cntr_im0_reg_n_0_[7] ,\sig_btt_cntr_im0_reg_n_0_[6] ,\sig_btt_cntr_im0_reg_n_0_[5] ,\sig_btt_cntr_im0_reg_n_0_[4] }),
        .O({sig_btt_cntr_im00_carry__0_n_4,sig_btt_cntr_im00_carry__0_n_5,sig_btt_cntr_im00_carry__0_n_6,sig_btt_cntr_im00_carry__0_n_7}),
        .S({sig_btt_cntr_im00_carry__0_i_1__0_n_0,sig_btt_cntr_im00_carry__0_i_2__0_n_0,sig_btt_cntr_im00_carry__0_i_3__0_n_0,sig_btt_cntr_im00_carry__0_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__0_i_1__0
       (.I0(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .O(sig_btt_cntr_im00_carry__0_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr_im00_carry__0_i_2__0
       (.I0(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[6] ),
        .O(sig_btt_cntr_im00_carry__0_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr_im00_carry__0_i_3__0
       (.I0(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[5] ),
        .O(sig_btt_cntr_im00_carry__0_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr_im00_carry__0_i_4__0
       (.I0(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[4] ),
        .O(sig_btt_cntr_im00_carry__0_i_4__0_n_0));
  CARRY4 sig_btt_cntr_im00_carry__1
       (.CI(sig_btt_cntr_im00_carry__0_n_0),
        .CO({sig_btt_cntr_im00_carry__1_n_0,sig_btt_cntr_im00_carry__1_n_1,sig_btt_cntr_im00_carry__1_n_2,sig_btt_cntr_im00_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({\sig_btt_cntr_im0_reg_n_0_[11] ,\sig_btt_cntr_im0_reg_n_0_[10] ,\sig_btt_cntr_im0_reg_n_0_[9] ,\sig_btt_cntr_im0_reg_n_0_[8] }),
        .O({sig_btt_cntr_im00_carry__1_n_4,sig_btt_cntr_im00_carry__1_n_5,sig_btt_cntr_im00_carry__1_n_6,sig_btt_cntr_im00_carry__1_n_7}),
        .S({sig_btt_cntr_im00_carry__1_i_1__0_n_0,sig_btt_cntr_im00_carry__1_i_2__0_n_0,sig_btt_cntr_im00_carry__1_i_3__0_n_0,sig_btt_cntr_im00_carry__1_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__1_i_1__0
       (.I0(\sig_btt_cntr_im0_reg_n_0_[11] ),
        .O(sig_btt_cntr_im00_carry__1_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__1_i_2__0
       (.I0(\sig_btt_cntr_im0_reg_n_0_[10] ),
        .O(sig_btt_cntr_im00_carry__1_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__1_i_3__0
       (.I0(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .O(sig_btt_cntr_im00_carry__1_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__1_i_4__0
       (.I0(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .O(sig_btt_cntr_im00_carry__1_i_4__0_n_0));
  CARRY4 sig_btt_cntr_im00_carry__2
       (.CI(sig_btt_cntr_im00_carry__1_n_0),
        .CO({sig_btt_cntr_im00_carry__2_n_0,sig_btt_cntr_im00_carry__2_n_1,sig_btt_cntr_im00_carry__2_n_2,sig_btt_cntr_im00_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({\sig_btt_cntr_im0_reg_n_0_[15] ,\sig_btt_cntr_im0_reg_n_0_[14] ,\sig_btt_cntr_im0_reg_n_0_[13] ,\sig_btt_cntr_im0_reg_n_0_[12] }),
        .O({sig_btt_cntr_im00_carry__2_n_4,sig_btt_cntr_im00_carry__2_n_5,sig_btt_cntr_im00_carry__2_n_6,sig_btt_cntr_im00_carry__2_n_7}),
        .S({sig_btt_cntr_im00_carry__2_i_1__0_n_0,sig_btt_cntr_im00_carry__2_i_2__0_n_0,sig_btt_cntr_im00_carry__2_i_3__0_n_0,sig_btt_cntr_im00_carry__2_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__2_i_1__0
       (.I0(\sig_btt_cntr_im0_reg_n_0_[15] ),
        .O(sig_btt_cntr_im00_carry__2_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__2_i_2__0
       (.I0(\sig_btt_cntr_im0_reg_n_0_[14] ),
        .O(sig_btt_cntr_im00_carry__2_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__2_i_3__0
       (.I0(\sig_btt_cntr_im0_reg_n_0_[13] ),
        .O(sig_btt_cntr_im00_carry__2_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__2_i_4__0
       (.I0(\sig_btt_cntr_im0_reg_n_0_[12] ),
        .O(sig_btt_cntr_im00_carry__2_i_4__0_n_0));
  CARRY4 sig_btt_cntr_im00_carry__3
       (.CI(sig_btt_cntr_im00_carry__2_n_0),
        .CO({sig_btt_cntr_im00_carry__3_n_0,sig_btt_cntr_im00_carry__3_n_1,sig_btt_cntr_im00_carry__3_n_2,sig_btt_cntr_im00_carry__3_n_3}),
        .CYINIT(1'b0),
        .DI({\sig_btt_cntr_im0_reg_n_0_[19] ,\sig_btt_cntr_im0_reg_n_0_[18] ,\sig_btt_cntr_im0_reg_n_0_[17] ,\sig_btt_cntr_im0_reg_n_0_[16] }),
        .O({sig_btt_cntr_im00_carry__3_n_4,sig_btt_cntr_im00_carry__3_n_5,sig_btt_cntr_im00_carry__3_n_6,sig_btt_cntr_im00_carry__3_n_7}),
        .S({sig_btt_cntr_im00_carry__3_i_1__0_n_0,sig_btt_cntr_im00_carry__3_i_2__0_n_0,sig_btt_cntr_im00_carry__3_i_3__0_n_0,sig_btt_cntr_im00_carry__3_i_4__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__3_i_1__0
       (.I0(\sig_btt_cntr_im0_reg_n_0_[19] ),
        .O(sig_btt_cntr_im00_carry__3_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__3_i_2__0
       (.I0(\sig_btt_cntr_im0_reg_n_0_[18] ),
        .O(sig_btt_cntr_im00_carry__3_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__3_i_3__0
       (.I0(\sig_btt_cntr_im0_reg_n_0_[17] ),
        .O(sig_btt_cntr_im00_carry__3_i_3__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__3_i_4__0
       (.I0(\sig_btt_cntr_im0_reg_n_0_[16] ),
        .O(sig_btt_cntr_im00_carry__3_i_4__0_n_0));
  CARRY4 sig_btt_cntr_im00_carry__4
       (.CI(sig_btt_cntr_im00_carry__3_n_0),
        .CO({NLW_sig_btt_cntr_im00_carry__4_CO_UNCONNECTED[3:2],sig_btt_cntr_im00_carry__4_n_2,sig_btt_cntr_im00_carry__4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,\sig_btt_cntr_im0_reg_n_0_[21] ,\sig_btt_cntr_im0_reg_n_0_[20] }),
        .O({NLW_sig_btt_cntr_im00_carry__4_O_UNCONNECTED[3],sig_btt_cntr_im00_carry__4_n_5,sig_btt_cntr_im00_carry__4_n_6,sig_btt_cntr_im00_carry__4_n_7}),
        .S({1'b0,sig_btt_cntr_im00_carry__4_i_1__0_n_0,sig_btt_cntr_im00_carry__4_i_2__0_n_0,sig_btt_cntr_im00_carry__4_i_3__0_n_0}));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__4_i_1__0
       (.I0(\sig_btt_cntr_im0_reg_n_0_[22] ),
        .O(sig_btt_cntr_im00_carry__4_i_1__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__4_i_2__0
       (.I0(\sig_btt_cntr_im0_reg_n_0_[21] ),
        .O(sig_btt_cntr_im00_carry__4_i_2__0_n_0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_cntr_im00_carry__4_i_3__0
       (.I0(\sig_btt_cntr_im0_reg_n_0_[20] ),
        .O(sig_btt_cntr_im00_carry__4_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr_im00_carry_i_1__0
       (.I0(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[3] ),
        .O(sig_btt_cntr_im00_carry_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr_im00_carry_i_2__0
       (.I0(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[2] ),
        .O(sig_btt_cntr_im00_carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr_im00_carry_i_3__0
       (.I0(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[1] ),
        .O(sig_btt_cntr_im00_carry_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h9)) 
    sig_btt_cntr_im00_carry_i_4__0
       (.I0(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[0] ),
        .O(sig_btt_cntr_im00_carry_i_4__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_btt_cntr_im0[0]_i_1__0 
       (.I0(Q[0]),
        .I1(sig_calc_error_pushed_reg_0),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_btt_cntr_im00_carry_n_7),
        .O(\sig_btt_cntr_im0[0]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_btt_cntr_im0[10]_i_1__0 
       (.I0(Q[10]),
        .I1(sig_calc_error_pushed_reg_0),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_btt_cntr_im00_carry__1_n_5),
        .O(\sig_btt_cntr_im0[10]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_btt_cntr_im0[11]_i_1__0 
       (.I0(Q[11]),
        .I1(sig_calc_error_pushed_reg_0),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_btt_cntr_im00_carry__1_n_4),
        .O(\sig_btt_cntr_im0[11]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_btt_cntr_im0[12]_i_1__0 
       (.I0(Q[12]),
        .I1(sig_calc_error_pushed_reg_0),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_btt_cntr_im00_carry__2_n_7),
        .O(\sig_btt_cntr_im0[12]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_btt_cntr_im0[13]_i_1__0 
       (.I0(Q[13]),
        .I1(sig_calc_error_pushed_reg_0),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_btt_cntr_im00_carry__2_n_6),
        .O(\sig_btt_cntr_im0[13]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_btt_cntr_im0[14]_i_1__0 
       (.I0(Q[14]),
        .I1(sig_calc_error_pushed_reg_0),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_btt_cntr_im00_carry__2_n_5),
        .O(\sig_btt_cntr_im0[14]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_btt_cntr_im0[15]_i_1__0 
       (.I0(Q[15]),
        .I1(sig_calc_error_pushed_reg_0),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_btt_cntr_im00_carry__2_n_4),
        .O(\sig_btt_cntr_im0[15]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_btt_cntr_im0[16]_i_1__0 
       (.I0(Q[16]),
        .I1(sig_calc_error_pushed_reg_0),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_btt_cntr_im00_carry__3_n_7),
        .O(\sig_btt_cntr_im0[16]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_btt_cntr_im0[17]_i_1__0 
       (.I0(Q[17]),
        .I1(sig_calc_error_pushed_reg_0),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_btt_cntr_im00_carry__3_n_6),
        .O(\sig_btt_cntr_im0[17]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_btt_cntr_im0[18]_i_1__0 
       (.I0(Q[18]),
        .I1(sig_calc_error_pushed_reg_0),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_btt_cntr_im00_carry__3_n_5),
        .O(\sig_btt_cntr_im0[18]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_btt_cntr_im0[19]_i_1__0 
       (.I0(Q[19]),
        .I1(sig_calc_error_pushed_reg_0),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_btt_cntr_im00_carry__3_n_4),
        .O(\sig_btt_cntr_im0[19]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_btt_cntr_im0[1]_i_1__0 
       (.I0(Q[1]),
        .I1(sig_calc_error_pushed_reg_0),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_btt_cntr_im00_carry_n_6),
        .O(\sig_btt_cntr_im0[1]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_btt_cntr_im0[20]_i_1__0 
       (.I0(Q[20]),
        .I1(sig_calc_error_pushed_reg_0),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_btt_cntr_im00_carry__4_n_7),
        .O(\sig_btt_cntr_im0[20]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_btt_cntr_im0[21]_i_1__0 
       (.I0(Q[21]),
        .I1(sig_calc_error_pushed_reg_0),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_btt_cntr_im00_carry__4_n_6),
        .O(\sig_btt_cntr_im0[21]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFBAAFBFBFBAAFBFA)) 
    \sig_btt_cntr_im0[22]_i_1__0 
       (.I0(sig_calc_error_reg0),
        .I1(p_12_out),
        .I2(sig_wr_fifo),
        .I3(sig_wr_fifo_0),
        .I4(p_1_out),
        .I5(sig_cmd2dre_valid_reg_n_0),
        .O(\sig_btt_cntr_im0[22]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_btt_cntr_im0[22]_i_2 
       (.I0(Q[22]),
        .I1(sig_calc_error_pushed_reg_0),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_btt_cntr_im00_carry__4_n_5),
        .O(\sig_btt_cntr_im0[22]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_btt_cntr_im0[2]_i_1__0 
       (.I0(Q[2]),
        .I1(sig_calc_error_pushed_reg_0),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_btt_cntr_im00_carry_n_5),
        .O(\sig_btt_cntr_im0[2]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_btt_cntr_im0[3]_i_1__0 
       (.I0(Q[3]),
        .I1(sig_calc_error_pushed_reg_0),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_btt_cntr_im00_carry_n_4),
        .O(\sig_btt_cntr_im0[3]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_btt_cntr_im0[4]_i_1__0 
       (.I0(Q[4]),
        .I1(sig_calc_error_pushed_reg_0),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_btt_cntr_im00_carry__0_n_7),
        .O(\sig_btt_cntr_im0[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_btt_cntr_im0[5]_i_1__0 
       (.I0(Q[5]),
        .I1(sig_calc_error_pushed_reg_0),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_btt_cntr_im00_carry__0_n_6),
        .O(\sig_btt_cntr_im0[5]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_btt_cntr_im0[6]_i_1__0 
       (.I0(Q[6]),
        .I1(sig_calc_error_pushed_reg_0),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_btt_cntr_im00_carry__0_n_5),
        .O(\sig_btt_cntr_im0[6]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_btt_cntr_im0[7]_i_1__0 
       (.I0(Q[7]),
        .I1(sig_calc_error_pushed_reg_0),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_btt_cntr_im00_carry__0_n_4),
        .O(\sig_btt_cntr_im0[7]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_btt_cntr_im0[8]_i_1__0 
       (.I0(Q[8]),
        .I1(sig_calc_error_pushed_reg_0),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_btt_cntr_im00_carry__1_n_7),
        .O(\sig_btt_cntr_im0[8]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEFFF00002000)) 
    \sig_btt_cntr_im0[9]_i_1__0 
       (.I0(Q[9]),
        .I1(sig_calc_error_pushed_reg_0),
        .I2(sig_cmd2mstr_cmd_valid),
        .I3(sig_input_reg_empty),
        .I4(sig_sm_halt_reg),
        .I5(sig_btt_cntr_im00_carry__1_n_6),
        .O(\sig_btt_cntr_im0[9]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[0] 
       (.C(m_axi_aclk),
        .CE(\sig_btt_cntr_im0[22]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0[0]_i_1__0_n_0 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[10] 
       (.C(m_axi_aclk),
        .CE(\sig_btt_cntr_im0[22]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0[10]_i_1__0_n_0 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[10] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[11] 
       (.C(m_axi_aclk),
        .CE(\sig_btt_cntr_im0[22]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0[11]_i_1__0_n_0 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[11] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[12] 
       (.C(m_axi_aclk),
        .CE(\sig_btt_cntr_im0[22]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0[12]_i_1__0_n_0 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[12] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[13] 
       (.C(m_axi_aclk),
        .CE(\sig_btt_cntr_im0[22]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0[13]_i_1__0_n_0 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[13] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[14] 
       (.C(m_axi_aclk),
        .CE(\sig_btt_cntr_im0[22]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0[14]_i_1__0_n_0 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[14] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[15] 
       (.C(m_axi_aclk),
        .CE(\sig_btt_cntr_im0[22]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0[15]_i_1__0_n_0 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[15] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[16] 
       (.C(m_axi_aclk),
        .CE(\sig_btt_cntr_im0[22]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0[16]_i_1__0_n_0 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[16] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[17] 
       (.C(m_axi_aclk),
        .CE(\sig_btt_cntr_im0[22]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0[17]_i_1__0_n_0 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[17] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[18] 
       (.C(m_axi_aclk),
        .CE(\sig_btt_cntr_im0[22]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0[18]_i_1__0_n_0 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[18] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[19] 
       (.C(m_axi_aclk),
        .CE(\sig_btt_cntr_im0[22]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0[19]_i_1__0_n_0 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[19] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[1] 
       (.C(m_axi_aclk),
        .CE(\sig_btt_cntr_im0[22]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0[1]_i_1__0_n_0 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[20] 
       (.C(m_axi_aclk),
        .CE(\sig_btt_cntr_im0[22]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0[20]_i_1__0_n_0 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[20] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[21] 
       (.C(m_axi_aclk),
        .CE(\sig_btt_cntr_im0[22]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0[21]_i_1__0_n_0 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[21] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[22] 
       (.C(m_axi_aclk),
        .CE(\sig_btt_cntr_im0[22]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0[22]_i_2_n_0 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[22] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[2] 
       (.C(m_axi_aclk),
        .CE(\sig_btt_cntr_im0[22]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0[2]_i_1__0_n_0 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[3] 
       (.C(m_axi_aclk),
        .CE(\sig_btt_cntr_im0[22]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0[3]_i_1__0_n_0 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[4] 
       (.C(m_axi_aclk),
        .CE(\sig_btt_cntr_im0[22]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0[4]_i_1__0_n_0 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[5] 
       (.C(m_axi_aclk),
        .CE(\sig_btt_cntr_im0[22]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0[5]_i_1__0_n_0 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[6] 
       (.C(m_axi_aclk),
        .CE(\sig_btt_cntr_im0[22]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0[6]_i_1__0_n_0 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[6] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[7] 
       (.C(m_axi_aclk),
        .CE(\sig_btt_cntr_im0[22]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0[7]_i_1__0_n_0 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[7] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[8] 
       (.C(m_axi_aclk),
        .CE(\sig_btt_cntr_im0[22]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0[8]_i_1__0_n_0 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[8] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_btt_cntr_im0_reg[9] 
       (.C(m_axi_aclk),
        .CE(\sig_btt_cntr_im0[22]_i_1__0_n_0 ),
        .D(\sig_btt_cntr_im0[9]_i_1__0_n_0 ),
        .Q(\sig_btt_cntr_im0_reg_n_0_[9] ),
        .R(sig_init_reg));
  LUT5 #(
    .INIT(32'h08000000)) 
    sig_btt_eq_b2mbaa_ireg1_i_1__0
       (.I0(sig_btt_eq_b2mbaa_ireg1_i_2__0_n_0),
        .I1(sig_brst_cnt_eq_zero_im0),
        .I2(sig_addr_aligned_im0),
        .I3(sig_btt_eq_b2mbaa_ireg1_i_3__0_n_0),
        .I4(sig_btt_eq_b2mbaa_ireg1_i_4__0_n_0),
        .O(sig_btt_eq_b2mbaa_im0));
  LUT5 #(
    .INIT(32'h60060960)) 
    sig_btt_eq_b2mbaa_ireg1_i_2__0
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I2(sig_mbaa_addr_cntr_slice_im0[4]),
        .I3(sig_btt_lt_b2mbaa_im01_carry_i_8__0_n_0),
        .I4(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .O(sig_btt_eq_b2mbaa_ireg1_i_2__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT4 #(
    .INIT(16'h6009)) 
    sig_btt_eq_b2mbaa_ireg1_i_3__0
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I3(sig_mbaa_addr_cntr_slice_im0[0]),
        .O(sig_btt_eq_b2mbaa_ireg1_i_3__0_n_0));
  LUT6 #(
    .INIT(64'h0606066060606009)) 
    sig_btt_eq_b2mbaa_ireg1_i_4__0
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I2(sig_mbaa_addr_cntr_slice_im0[2]),
        .I3(sig_mbaa_addr_cntr_slice_im0[1]),
        .I4(sig_mbaa_addr_cntr_slice_im0[0]),
        .I5(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .O(sig_btt_eq_b2mbaa_ireg1_i_4__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_btt_eq_b2mbaa_ireg1_reg
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg_reg_n_0),
        .D(sig_btt_eq_b2mbaa_im0),
        .Q(sig_btt_eq_b2mbaa_ireg1),
        .R(sig_init_reg));
  CARRY4 sig_btt_lt_b2mbaa_im01_carry
       (.CI(1'b0),
        .CO({sig_btt_lt_b2mbaa_im01,sig_btt_lt_b2mbaa_im01_carry_n_1,sig_btt_lt_b2mbaa_im01_carry_n_2,sig_btt_lt_b2mbaa_im01_carry_n_3}),
        .CYINIT(1'b0),
        .DI({sig_addr_aligned_im0,sig_btt_lt_b2mbaa_im01_carry_i_1__0_n_0,sig_btt_lt_b2mbaa_im01_carry_i_2__0_n_0,sig_btt_lt_b2mbaa_im01_carry_i_3__0_n_0}),
        .O(NLW_sig_btt_lt_b2mbaa_im01_carry_O_UNCONNECTED[3:0]),
        .S({sig_btt_lt_b2mbaa_im01_carry_i_4__0_n_0,sig_btt_lt_b2mbaa_im01_carry_i_5__0_n_0,sig_btt_lt_b2mbaa_im01_carry_i_6__0_n_0,sig_btt_lt_b2mbaa_im01_carry_i_7__0_n_0}));
  LUT5 #(
    .INIT(32'h045145D3)) 
    sig_btt_lt_b2mbaa_im01_carry_i_1__0
       (.I0(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I1(sig_btt_lt_b2mbaa_im01_carry_i_8__0_n_0),
        .I2(sig_mbaa_addr_cntr_slice_im0[4]),
        .I3(sig_mbaa_addr_cntr_slice_im0[5]),
        .I4(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_1__0_n_0));
  LUT6 #(
    .INIT(64'h00015554015557FC)) 
    sig_btt_lt_b2mbaa_im01_carry_i_2__0
       (.I0(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(sig_mbaa_addr_cntr_slice_im0[2]),
        .I4(sig_mbaa_addr_cntr_slice_im0[3]),
        .I5(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_2__0_n_0));
  LUT4 #(
    .INIT(16'h1474)) 
    sig_btt_lt_b2mbaa_im01_carry_i_3__0
       (.I0(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_3__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sig_btt_lt_b2mbaa_im01_carry_i_4__0
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(sig_mbaa_addr_cntr_slice_im0[3]),
        .I2(sig_mbaa_addr_cntr_slice_im0[1]),
        .I3(sig_mbaa_addr_cntr_slice_im0[0]),
        .I4(sig_mbaa_addr_cntr_slice_im0[2]),
        .I5(sig_mbaa_addr_cntr_slice_im0[4]),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_4__0_n_0));
  LUT5 #(
    .INIT(32'h60060960)) 
    sig_btt_lt_b2mbaa_im01_carry_i_5__0
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I2(sig_mbaa_addr_cntr_slice_im0[4]),
        .I3(sig_btt_lt_b2mbaa_im01_carry_i_8__0_n_0),
        .I4(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_5__0_n_0));
  LUT6 #(
    .INIT(64'h0606066060606009)) 
    sig_btt_lt_b2mbaa_im01_carry_i_6__0
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I2(sig_mbaa_addr_cntr_slice_im0[2]),
        .I3(sig_mbaa_addr_cntr_slice_im0[1]),
        .I4(sig_mbaa_addr_cntr_slice_im0[0]),
        .I5(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_6__0_n_0));
  LUT4 #(
    .INIT(16'h6009)) 
    sig_btt_lt_b2mbaa_im01_carry_i_7__0
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I3(sig_mbaa_addr_cntr_slice_im0[0]),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_7__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    sig_btt_lt_b2mbaa_im01_carry_i_8__0
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(sig_mbaa_addr_cntr_slice_im0[1]),
        .I3(sig_mbaa_addr_cntr_slice_im0[3]),
        .O(sig_btt_lt_b2mbaa_im01_carry_i_8__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    sig_btt_lt_b2mbaa_ireg1_i_1__0
       (.I0(sig_btt_lt_b2mbaa_im01),
        .I1(sig_brst_cnt_eq_zero_im0),
        .O(sig_btt_lt_b2mbaa_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_btt_lt_b2mbaa_ireg1_reg
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg_reg_n_0),
        .D(sig_btt_lt_b2mbaa_im0),
        .Q(sig_btt_lt_b2mbaa_ireg1),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \sig_bytes_to_mbaa_ireg1[1]_i_1__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .O(\sig_bytes_to_mbaa_ireg1[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'h1E)) 
    \sig_bytes_to_mbaa_ireg1[2]_i_1 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .I2(sig_mbaa_addr_cntr_slice_im0[2]),
        .O(\sig_bytes_to_mbaa_ireg1[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT4 #(
    .INIT(16'h01FE)) 
    \sig_bytes_to_mbaa_ireg1[3]_i_1__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(sig_mbaa_addr_cntr_slice_im0[2]),
        .I3(sig_mbaa_addr_cntr_slice_im0[3]),
        .O(\sig_bytes_to_mbaa_ireg1[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT5 #(
    .INIT(32'h0001FFFE)) 
    \sig_bytes_to_mbaa_ireg1[4]_i_1__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(sig_mbaa_addr_cntr_slice_im0[0]),
        .I2(sig_mbaa_addr_cntr_slice_im0[1]),
        .I3(sig_mbaa_addr_cntr_slice_im0[3]),
        .I4(sig_mbaa_addr_cntr_slice_im0[4]),
        .O(\sig_bytes_to_mbaa_ireg1[4]_i_1__0_n_0 ));
  LUT6 #(
    .INIT(64'h00000001FFFFFFFE)) 
    \sig_bytes_to_mbaa_ireg1[5]_i_1__0 
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(sig_mbaa_addr_cntr_slice_im0[1]),
        .I2(sig_mbaa_addr_cntr_slice_im0[0]),
        .I3(sig_mbaa_addr_cntr_slice_im0[2]),
        .I4(sig_mbaa_addr_cntr_slice_im0[4]),
        .I5(sig_mbaa_addr_cntr_slice_im0[5]),
        .O(\sig_bytes_to_mbaa_ireg1[5]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg_reg_n_0),
        .D(sig_mbaa_addr_cntr_slice_im0[0]),
        .Q(\sig_bytes_to_mbaa_ireg1_reg_n_0_[0] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg_reg_n_0),
        .D(\sig_bytes_to_mbaa_ireg1[1]_i_1__0_n_0 ),
        .Q(\sig_bytes_to_mbaa_ireg1_reg_n_0_[1] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg_reg_n_0),
        .D(\sig_bytes_to_mbaa_ireg1[2]_i_1_n_0 ),
        .Q(\sig_bytes_to_mbaa_ireg1_reg_n_0_[2] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg_reg_n_0),
        .D(\sig_bytes_to_mbaa_ireg1[3]_i_1__0_n_0 ),
        .Q(\sig_bytes_to_mbaa_ireg1_reg_n_0_[3] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg_reg_n_0),
        .D(\sig_bytes_to_mbaa_ireg1[4]_i_1__0_n_0 ),
        .Q(\sig_bytes_to_mbaa_ireg1_reg_n_0_[4] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_bytes_to_mbaa_ireg1_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg_reg_n_0),
        .D(\sig_bytes_to_mbaa_ireg1[5]_i_1__0_n_0 ),
        .Q(\sig_bytes_to_mbaa_ireg1_reg_n_0_[5] ),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT4 #(
    .INIT(16'hFF80)) 
    sig_calc_error_pushed_i_1__0
       (.I0(sig_calc_error_pushed_reg_0),
        .I1(sig_ld_xfer_reg),
        .I2(sig_xfer_reg_empty),
        .I3(sig_calc_error_pushed),
        .O(sig_calc_error_pushed_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_pushed_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_calc_error_pushed_i_1__0_n_0),
        .Q(sig_calc_error_pushed),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_calc_error_reg_reg_0),
        .Q(sig_calc_error_pushed_reg_0),
        .R(sig_init_reg));
  LUT6 #(
    .INIT(64'h000000000000AAAE)) 
    sig_cmd2addr_valid_i_1__0
       (.I0(p_12_out),
        .I1(sig_pcc_sm_state[2]),
        .I2(sig_pcc_sm_state[0]),
        .I3(sig_pcc_sm_state[1]),
        .I4(sig_wr_fifo),
        .I5(sig_init_reg),
        .O(sig_cmd2addr_valid_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2addr_valid_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_cmd2addr_valid_i_1__0_n_0),
        .Q(p_12_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000000000AAAE)) 
    sig_cmd2data_valid_i_1__0
       (.I0(p_1_out),
        .I1(sig_pcc_sm_state[2]),
        .I2(sig_pcc_sm_state[0]),
        .I3(sig_pcc_sm_state[1]),
        .I4(sig_wr_fifo_0),
        .I5(sig_init_reg),
        .O(sig_cmd2data_valid_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2data_valid_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_cmd2data_valid_i_1__0_n_0),
        .Q(p_1_out),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    sig_cmd2dre_valid_i_1__0
       (.I0(sig_first_xfer_im0),
        .I1(sig_pcc_sm_state[1]),
        .I2(sig_pcc_sm_state[0]),
        .I3(sig_pcc_sm_state[2]),
        .I4(sig_cmd2dre_valid_reg_n_0),
        .I5(sig_init_reg),
        .O(sig_cmd2dre_valid_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2dre_valid_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_cmd2dre_valid_i_1__0_n_0),
        .Q(sig_cmd2dre_valid_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h000E)) 
    sig_first_xfer_im0_i_1__0
       (.I0(sig_first_xfer_im0),
        .I1(sig_calc_error_reg0),
        .I2(sig_pop_xfer_reg0_out),
        .I3(sig_init_reg),
        .O(sig_first_xfer_im0_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_first_xfer_im0_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_first_xfer_im0_i_1__0_n_0),
        .Q(sig_first_xfer_im0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_burst_type_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[23]),
        .Q(p_17_out),
        .R(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_input_eof_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[24]),
        .Q(sig_input_eof_reg_reg_n_0),
        .R(sig_input_cache_type_reg0));
  FDSE #(
    .INIT(1'b0)) 
    sig_input_reg_empty_reg
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(1'b0),
        .Q(sig_input_reg_empty),
        .S(sig_input_cache_type_reg0));
  LUT3 #(
    .INIT(8'hFE)) 
    \sig_input_tag_reg[3]_i_1__0 
       (.I0(sig_calc_error_pushed),
        .I1(sig_sm_pop_input_reg),
        .I2(sig_init_reg),
        .O(sig_input_cache_type_reg0));
  LUT4 #(
    .INIT(16'h0040)) 
    \sig_input_tag_reg[3]_i_2__0 
       (.I0(sig_calc_error_pushed_reg_0),
        .I1(sig_cmd2mstr_cmd_valid),
        .I2(sig_input_reg_empty),
        .I3(sig_sm_halt_reg),
        .O(sig_calc_error_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_tag_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[57]),
        .Q(in[0]),
        .R(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_tag_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[58]),
        .Q(in[1]),
        .R(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_tag_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[59]),
        .Q(in[2]),
        .R(sig_input_cache_type_reg0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_input_tag_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_calc_error_reg0),
        .D(Q[60]),
        .Q(in[3]),
        .R(sig_input_cache_type_reg0));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    sig_last_addr_offset_im2
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .O(sig_last_addr_offset_im2_n_0));
  LUT6 #(
    .INIT(64'h0000000000FF0202)) 
    sig_ld_xfer_reg_i_1__0
       (.I0(sig_pcc_sm_state[2]),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_pcc_sm_state[1]),
        .I3(sig_xfer_reg_empty),
        .I4(sig_ld_xfer_reg),
        .I5(sig_init_reg),
        .O(sig_ld_xfer_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_xfer_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_ld_xfer_reg_i_1__0_n_0),
        .Q(sig_ld_xfer_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000000000AAAE)) 
    sig_ld_xfer_reg_tmp_i_1__0
       (.I0(sig_ld_xfer_reg_tmp_reg_n_0),
        .I1(sig_pcc_sm_state[2]),
        .I2(sig_pcc_sm_state[0]),
        .I3(sig_pcc_sm_state[1]),
        .I4(sig_pop_xfer_reg0_out),
        .I5(sig_init_reg),
        .O(sig_ld_xfer_reg_tmp_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_xfer_reg_tmp_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_ld_xfer_reg_tmp_i_1__0_n_0),
        .Q(sig_ld_xfer_reg_tmp_reg_n_0),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    sig_no_btt_residue_ireg1_i_1__0
       (.I0(\sig_btt_cntr_im0_reg_n_0_[4] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .I2(\sig_btt_cntr_im0_reg_n_0_[0] ),
        .I3(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I4(\sig_btt_cntr_im0_reg_n_0_[1] ),
        .I5(\sig_btt_cntr_im0_reg_n_0_[2] ),
        .O(sig_no_btt_residue_im0));
  FDRE #(
    .INIT(1'b0)) 
    sig_no_btt_residue_ireg1_reg
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc1_reg_reg_n_0),
        .D(sig_no_btt_residue_im0),
        .Q(sig_no_btt_residue_ireg1),
        .R(sig_init_reg));
  LUT5 #(
    .INIT(32'h0000002E)) 
    sig_parent_done_i_1__0
       (.I0(sig_parent_done),
        .I1(sig_ld_xfer_reg_tmp_reg_n_0),
        .I2(in[24]),
        .I3(sig_calc_error_reg0),
        .I4(sig_init_reg),
        .O(sig_parent_done_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_parent_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_parent_done_i_1__0_n_0),
        .Q(sig_parent_done),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h2)) 
    \sig_predict_addr_lsh_ireg3[11]_i_2__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[11] ),
        .O(\sig_predict_addr_lsh_ireg3[11]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sig_predict_addr_lsh_ireg3[11]_i_3__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[10] ),
        .O(\sig_predict_addr_lsh_ireg3[11]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sig_predict_addr_lsh_ireg3[11]_i_4__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[9] ),
        .O(\sig_predict_addr_lsh_ireg3[11]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sig_predict_addr_lsh_ireg3[11]_i_5__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[8] ),
        .O(\sig_predict_addr_lsh_ireg3[11]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sig_predict_addr_lsh_ireg3[15]_i_2__0 
       (.I0(p_1_in),
        .O(\sig_predict_addr_lsh_ireg3[15]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sig_predict_addr_lsh_ireg3[15]_i_3__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[14] ),
        .O(\sig_predict_addr_lsh_ireg3[15]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sig_predict_addr_lsh_ireg3[15]_i_4__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[13] ),
        .O(\sig_predict_addr_lsh_ireg3[15]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sig_predict_addr_lsh_ireg3[15]_i_5__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[12] ),
        .O(\sig_predict_addr_lsh_ireg3[15]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[3]_i_2 
       (.I0(sig_mbaa_addr_cntr_slice_im0[3]),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[3] ),
        .O(\sig_predict_addr_lsh_ireg3[3]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[3]_i_3 
       (.I0(sig_mbaa_addr_cntr_slice_im0[2]),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[2] ),
        .O(\sig_predict_addr_lsh_ireg3[3]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[3]_i_4 
       (.I0(sig_mbaa_addr_cntr_slice_im0[1]),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[1] ),
        .O(\sig_predict_addr_lsh_ireg3[3]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[3]_i_5 
       (.I0(sig_mbaa_addr_cntr_slice_im0[0]),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[0] ),
        .O(\sig_predict_addr_lsh_ireg3[3]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h2)) 
    \sig_predict_addr_lsh_ireg3[7]_i_2__0 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[7] ),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_2__0_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_3 
       (.I0(\sig_addr_cntr_lsh_im0_reg_n_0_[6] ),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[6] ),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_3_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_4 
       (.I0(sig_mbaa_addr_cntr_slice_im0[5]),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[5] ),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h6)) 
    \sig_predict_addr_lsh_ireg3[7]_i_5 
       (.I0(sig_mbaa_addr_cntr_slice_im0[4]),
        .I1(\sig_addr_cntr_incr_ireg2_reg_n_0_[4] ),
        .O(\sig_predict_addr_lsh_ireg3[7]_i_5_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg_reg_n_0),
        .D(\sig_predict_addr_lsh_ireg3_reg[3]_i_1__0_n_7 ),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[0] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg_reg_n_0),
        .D(\sig_predict_addr_lsh_ireg3_reg[11]_i_1__0_n_5 ),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[10] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg_reg_n_0),
        .D(\sig_predict_addr_lsh_ireg3_reg[11]_i_1__0_n_4 ),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[11] ),
        .R(sig_init_reg));
  CARRY4 \sig_predict_addr_lsh_ireg3_reg[11]_i_1__0 
       (.CI(\sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_0 ),
        .CO({\sig_predict_addr_lsh_ireg3_reg[11]_i_1__0_n_0 ,\sig_predict_addr_lsh_ireg3_reg[11]_i_1__0_n_1 ,\sig_predict_addr_lsh_ireg3_reg[11]_i_1__0_n_2 ,\sig_predict_addr_lsh_ireg3_reg[11]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_addr_cntr_lsh_im0_reg_n_0_[11] ,\sig_addr_cntr_lsh_im0_reg_n_0_[10] ,\sig_addr_cntr_lsh_im0_reg_n_0_[9] ,\sig_addr_cntr_lsh_im0_reg_n_0_[8] }),
        .O({\sig_predict_addr_lsh_ireg3_reg[11]_i_1__0_n_4 ,\sig_predict_addr_lsh_ireg3_reg[11]_i_1__0_n_5 ,\sig_predict_addr_lsh_ireg3_reg[11]_i_1__0_n_6 ,\sig_predict_addr_lsh_ireg3_reg[11]_i_1__0_n_7 }),
        .S({\sig_predict_addr_lsh_ireg3[11]_i_2__0_n_0 ,\sig_predict_addr_lsh_ireg3[11]_i_3__0_n_0 ,\sig_predict_addr_lsh_ireg3[11]_i_4__0_n_0 ,\sig_predict_addr_lsh_ireg3[11]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg_reg_n_0),
        .D(\sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_7 ),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[12] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg_reg_n_0),
        .D(\sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_6 ),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[13] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg_reg_n_0),
        .D(\sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_5 ),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[14] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg_reg_n_0),
        .D(\sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_4 ),
        .Q(sig_predict_addr_lsh_ireg3),
        .R(sig_init_reg));
  CARRY4 \sig_predict_addr_lsh_ireg3_reg[15]_i_1__0 
       (.CI(\sig_predict_addr_lsh_ireg3_reg[11]_i_1__0_n_0 ),
        .CO({\NLW_sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_CO_UNCONNECTED [3],\sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_1 ,\sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_2 ,\sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,\sig_addr_cntr_lsh_im0_reg_n_0_[14] ,\sig_addr_cntr_lsh_im0_reg_n_0_[13] ,\sig_addr_cntr_lsh_im0_reg_n_0_[12] }),
        .O({\sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_4 ,\sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_5 ,\sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_6 ,\sig_predict_addr_lsh_ireg3_reg[15]_i_1__0_n_7 }),
        .S({\sig_predict_addr_lsh_ireg3[15]_i_2__0_n_0 ,\sig_predict_addr_lsh_ireg3[15]_i_3__0_n_0 ,\sig_predict_addr_lsh_ireg3[15]_i_4__0_n_0 ,\sig_predict_addr_lsh_ireg3[15]_i_5__0_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg_reg_n_0),
        .D(\sig_predict_addr_lsh_ireg3_reg[3]_i_1__0_n_6 ),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[1] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg_reg_n_0),
        .D(\sig_predict_addr_lsh_ireg3_reg[3]_i_1__0_n_5 ),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[2] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg_reg_n_0),
        .D(\sig_predict_addr_lsh_ireg3_reg[3]_i_1__0_n_4 ),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[3] ),
        .R(sig_init_reg));
  CARRY4 \sig_predict_addr_lsh_ireg3_reg[3]_i_1__0 
       (.CI(1'b0),
        .CO({\sig_predict_addr_lsh_ireg3_reg[3]_i_1__0_n_0 ,\sig_predict_addr_lsh_ireg3_reg[3]_i_1__0_n_1 ,\sig_predict_addr_lsh_ireg3_reg[3]_i_1__0_n_2 ,\sig_predict_addr_lsh_ireg3_reg[3]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI(sig_mbaa_addr_cntr_slice_im0[3:0]),
        .O({\sig_predict_addr_lsh_ireg3_reg[3]_i_1__0_n_4 ,\sig_predict_addr_lsh_ireg3_reg[3]_i_1__0_n_5 ,\sig_predict_addr_lsh_ireg3_reg[3]_i_1__0_n_6 ,\sig_predict_addr_lsh_ireg3_reg[3]_i_1__0_n_7 }),
        .S({\sig_predict_addr_lsh_ireg3[3]_i_2_n_0 ,\sig_predict_addr_lsh_ireg3[3]_i_3_n_0 ,\sig_predict_addr_lsh_ireg3[3]_i_4_n_0 ,\sig_predict_addr_lsh_ireg3[3]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg_reg_n_0),
        .D(\sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_7 ),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[4] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg_reg_n_0),
        .D(\sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_6 ),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[5] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg_reg_n_0),
        .D(\sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_5 ),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[6] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg_reg_n_0),
        .D(\sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_4 ),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[7] ),
        .R(sig_init_reg));
  CARRY4 \sig_predict_addr_lsh_ireg3_reg[7]_i_1__0 
       (.CI(\sig_predict_addr_lsh_ireg3_reg[3]_i_1__0_n_0 ),
        .CO({\sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_0 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_1 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_2 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\sig_addr_cntr_lsh_im0_reg_n_0_[7] ,\sig_addr_cntr_lsh_im0_reg_n_0_[6] ,sig_mbaa_addr_cntr_slice_im0[5:4]}),
        .O({\sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_4 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_5 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_6 ,\sig_predict_addr_lsh_ireg3_reg[7]_i_1__0_n_7 }),
        .S({\sig_predict_addr_lsh_ireg3[7]_i_2__0_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_3_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_4_n_0 ,\sig_predict_addr_lsh_ireg3[7]_i_5_n_0 }));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg_reg_n_0),
        .D(\sig_predict_addr_lsh_ireg3_reg[11]_i_1__0_n_7 ),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[8] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_predict_addr_lsh_ireg3_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg_reg_n_0),
        .D(\sig_predict_addr_lsh_ireg3_reg[11]_i_1__0_n_6 ),
        .Q(\sig_predict_addr_lsh_ireg3_reg_n_0_[9] ),
        .R(sig_init_reg));
  LUT4 #(
    .INIT(16'hA181)) 
    sig_sm_halt_reg_i_1__0
       (.I0(sig_pcc_sm_state[2]),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_pcc_sm_state[1]),
        .I3(sig_calc_error_pushed),
        .O(sig_sm_halt_ns));
  FDSE #(
    .INIT(1'b0)) 
    sig_sm_halt_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sm_halt_ns),
        .Q(sig_sm_halt_reg),
        .S(sig_init_reg));
  LUT6 #(
    .INIT(64'h0008000800083008)) 
    sig_sm_ld_calc1_reg_i_1__0
       (.I0(sig_calc_error_reg0),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_pcc_sm_state[2]),
        .I3(sig_pcc_sm_state[1]),
        .I4(sig_parent_done),
        .I5(sig_calc_error_pushed),
        .O(sig_sm_ld_calc1_reg_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_ld_calc1_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_calc1_reg_ns),
        .Q(sig_sm_ld_calc1_reg_reg_n_0),
        .R(sig_init_reg));
  LUT3 #(
    .INIT(8'h02)) 
    sig_sm_ld_calc2_reg_i_1__0
       (.I0(sig_pcc_sm_state[1]),
        .I1(sig_pcc_sm_state[2]),
        .I2(sig_pcc_sm_state[0]),
        .O(sig_sm_ld_calc2_reg_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_ld_calc2_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_calc2_reg_ns),
        .Q(sig_sm_ld_calc2_reg),
        .R(sig_init_reg));
  LUT3 #(
    .INIT(8'h40)) 
    sig_sm_ld_calc3_reg_i_1__0
       (.I0(sig_pcc_sm_state[2]),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_pcc_sm_state[1]),
        .O(sig_sm_ld_calc3_reg_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_ld_calc3_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sm_ld_calc3_reg_ns),
        .Q(sig_sm_ld_calc3_reg_reg_n_0),
        .R(sig_init_reg));
  LUT5 #(
    .INIT(32'h00200000)) 
    sig_sm_pop_input_reg_i_1__0
       (.I0(sig_pcc_sm_state[2]),
        .I1(sig_pcc_sm_state[0]),
        .I2(sig_parent_done),
        .I3(sig_calc_error_pushed),
        .I4(sig_pcc_sm_state[1]),
        .O(sig_sm_pop_input_reg_ns));
  FDRE #(
    .INIT(1'b0)) 
    sig_sm_pop_input_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sm_pop_input_reg_ns),
        .Q(sig_sm_pop_input_reg),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_addr_ireg2_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_mbaa_addr_cntr_slice_im0[0]),
        .Q(sig_strbgen_addr_ireg2[0]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_addr_ireg2_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_mbaa_addr_cntr_slice_im0[1]),
        .Q(sig_strbgen_addr_ireg2[1]),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_addr_ireg2_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc2_reg),
        .D(sig_mbaa_addr_cntr_slice_im0[2]),
        .Q(sig_strbgen_addr_ireg2[2]),
        .R(sig_init_reg));
  LUT5 #(
    .INIT(32'h11100010)) 
    \sig_strbgen_bytes_ireg2[0]_i_1__0 
       (.I0(sig_init_reg),
        .I1(sig_strbgen_bytes_ireg2),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I3(sig_sm_ld_calc2_reg),
        .I4(\sig_addr_cntr_incr_ireg2[0]_i_1__0_n_0 ),
        .O(\sig_strbgen_bytes_ireg2[0]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \sig_strbgen_bytes_ireg2[1]_i_1__0 
       (.I0(sig_init_reg),
        .I1(sig_strbgen_bytes_ireg2),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I3(sig_sm_ld_calc2_reg),
        .I4(\sig_addr_cntr_incr_ireg2[1]_i_1__0_n_0 ),
        .O(\sig_strbgen_bytes_ireg2[1]_i_1__0_n_0 ));
  LUT5 #(
    .INIT(32'h11100010)) 
    \sig_strbgen_bytes_ireg2[2]_i_1__0 
       (.I0(sig_init_reg),
        .I1(sig_strbgen_bytes_ireg2),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .I3(sig_sm_ld_calc2_reg),
        .I4(\sig_addr_cntr_incr_ireg2[2]_i_1__0_n_0 ),
        .O(\sig_strbgen_bytes_ireg2[2]_i_1__0_n_0 ));
  LUT4 #(
    .INIT(16'hFBF8)) 
    \sig_strbgen_bytes_ireg2[3]_i_1 
       (.I0(\sig_addr_cntr_incr_ireg2[3]_i_1__0_n_0 ),
        .I1(sig_sm_ld_calc2_reg),
        .I2(sig_strbgen_bytes_ireg2),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .O(\sig_strbgen_bytes_ireg2[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAA8888AA8A)) 
    \sig_strbgen_bytes_ireg2[3]_i_2__0 
       (.I0(sig_sm_ld_calc2_reg),
        .I1(\sig_strbgen_bytes_ireg2[3]_i_3__0_n_0 ),
        .I2(sig_first_xfer_im0),
        .I3(sig_addr_aligned_ireg1),
        .I4(sig_btt_lt_b2mbaa_ireg1),
        .I5(\sig_addr_cntr_incr_ireg2[4]_i_1__0_n_0 ),
        .O(sig_strbgen_bytes_ireg2));
  LUT6 #(
    .INIT(64'hFFFFFA00CCCCFA00)) 
    \sig_strbgen_bytes_ireg2[3]_i_3__0 
       (.I0(\sig_bytes_to_mbaa_ireg1_reg_n_0_[5] ),
        .I1(\sig_btt_cntr_im0_reg_n_0_[5] ),
        .I2(\sig_bytes_to_mbaa_ireg1_reg_n_0_[3] ),
        .I3(sig_first_xfer_im0),
        .I4(sig_btt_lt_b2mbaa_ireg1),
        .I5(\sig_btt_cntr_im0_reg_n_0_[3] ),
        .O(\sig_strbgen_bytes_ireg2[3]_i_3__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_strbgen_bytes_ireg2[0]_i_1__0_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_strbgen_bytes_ireg2[1]_i_1__0_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_strbgen_bytes_ireg2[2]_i_1__0_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strbgen_bytes_ireg2_reg[3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_strbgen_bytes_ireg2[3]_i_1_n_0 ),
        .Q(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .R(sig_init_reg));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hEF)) 
    \sig_xfer_end_strb_ireg3[1]_i_1__0 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .O(\sig_xfer_end_strb_ireg3[1]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hEB)) 
    \sig_xfer_end_strb_ireg3[2]_i_1__0 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .O(\sig_xfer_end_strb_ireg3[2]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hAB)) 
    \sig_xfer_end_strb_ireg3[3]_i_1__0 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .O(\sig_xfer_end_strb_ireg3[3]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hA1)) 
    \sig_xfer_end_strb_ireg3[5]_i_1__0 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .O(\sig_xfer_end_strb_ireg3[5]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'h81)) 
    \sig_xfer_end_strb_ireg3[6]_i_1__0 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .O(\sig_xfer_end_strb_ireg3[6]_i_1__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \sig_xfer_end_strb_ireg3[7]_i_1__0 
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .O(\sig_xfer_end_strb_ireg3[7]_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg_reg_n_0),
        .D(1'b1),
        .Q(\sig_xfer_end_strb_ireg3_reg_n_0_[0] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg_reg_n_0),
        .D(\sig_xfer_end_strb_ireg3[1]_i_1__0_n_0 ),
        .Q(\sig_xfer_end_strb_ireg3_reg_n_0_[1] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg_reg_n_0),
        .D(\sig_xfer_end_strb_ireg3[2]_i_1__0_n_0 ),
        .Q(\sig_xfer_end_strb_ireg3_reg_n_0_[2] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg_reg_n_0),
        .D(\sig_xfer_end_strb_ireg3[3]_i_1__0_n_0 ),
        .Q(\sig_xfer_end_strb_ireg3_reg_n_0_[3] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg_reg_n_0),
        .D(sig_last_addr_offset_im2_n_0),
        .Q(\sig_xfer_end_strb_ireg3_reg_n_0_[4] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg_reg_n_0),
        .D(\sig_xfer_end_strb_ireg3[5]_i_1__0_n_0 ),
        .Q(\sig_xfer_end_strb_ireg3_reg_n_0_[5] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg_reg_n_0),
        .D(\sig_xfer_end_strb_ireg3[6]_i_1__0_n_0 ),
        .Q(\sig_xfer_end_strb_ireg3_reg_n_0_[6] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_end_strb_ireg3_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg_reg_n_0),
        .D(\sig_xfer_end_strb_ireg3[7]_i_1__0_n_0 ),
        .Q(\sig_xfer_end_strb_ireg3_reg_n_0_[7] ),
        .R(sig_init_reg));
  LUT6 #(
    .INIT(64'h00000000000001FE)) 
    sig_xfer_len_eq_0_ireg3_i_1__0
       (.I0(\sig_adjusted_addr_incr_ireg2_reg_n_0_[2] ),
        .I1(\sig_adjusted_addr_incr_ireg2_reg_n_0_[0] ),
        .I2(\sig_adjusted_addr_incr_ireg2_reg_n_0_[1] ),
        .I3(\sig_adjusted_addr_incr_ireg2_reg_n_0_[3] ),
        .I4(\sig_adjusted_addr_incr_ireg2_reg_n_0_[4] ),
        .I5(\sig_adjusted_addr_incr_ireg2_reg_n_0_[5] ),
        .O(sig_xfer_len_eq_0_ireg3_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_len_eq_0_ireg3_reg
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg_reg_n_0),
        .D(sig_xfer_len_eq_0_ireg3_i_1__0_n_0),
        .Q(sig_xfer_len_eq_0_ireg3),
        .R(sig_init_reg));
  LUT4 #(
    .INIT(16'hFF3A)) 
    sig_xfer_reg_empty_i_1__0
       (.I0(sig_pop_xfer_reg0_out),
        .I1(sig_ld_xfer_reg),
        .I2(sig_xfer_reg_empty),
        .I3(sig_init_reg),
        .O(sig_xfer_reg_empty_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_xfer_reg_empty_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_xfer_reg_empty_i_1__0_n_0),
        .Q(sig_xfer_reg_empty),
        .R(1'b0));
  LUT3 #(
    .INIT(8'h01)) 
    \sig_xfer_strt_strb_ireg3[0]_i_1__0 
       (.I0(sig_strbgen_addr_ireg2[1]),
        .I1(sig_strbgen_addr_ireg2[0]),
        .I2(sig_strbgen_addr_ireg2[2]),
        .O(\I_STRT_STRB_GEN/lsig_start_vect ));
  LUT6 #(
    .INIT(64'h0000000033333332)) 
    \sig_xfer_strt_strb_ireg3[1]_i_1__0 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .I1(sig_strbgen_addr_ireg2[1]),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I3(sig_strbgen_addr_ireg2[0]),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I5(sig_strbgen_addr_ireg2[2]),
        .O(sig_xfer_strt_strb_im2[1]));
  LUT6 #(
    .INIT(64'h000000000FFF0FA8)) 
    \sig_xfer_strt_strb_ireg3[2]_i_2__0 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I2(sig_strbgen_addr_ireg2[0]),
        .I3(sig_strbgen_addr_ireg2[1]),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I5(sig_strbgen_addr_ireg2[2]),
        .O(\sig_xfer_strt_strb_ireg3[2]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h0000000057777777)) 
    \sig_xfer_strt_strb_ireg3[2]_i_3__0 
       (.I0(sig_strbgen_addr_ireg2[1]),
        .I1(sig_strbgen_addr_ireg2[0]),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I5(sig_strbgen_addr_ireg2[2]),
        .O(\sig_xfer_strt_strb_ireg3[2]_i_3__0_n_0 ));
  LUT5 #(
    .INIT(32'h0000BFBC)) 
    \sig_xfer_strt_strb_ireg3[3]_i_1__0 
       (.I0(\sig_xfer_strt_strb_ireg3[3]_i_2__0_n_0 ),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I3(\sig_xfer_strt_strb_ireg3[3]_i_3__0_n_0 ),
        .I4(sig_strbgen_addr_ireg2[2]),
        .O(sig_xfer_strt_strb_im2[3]));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'h37FF)) 
    \sig_xfer_strt_strb_ireg3[3]_i_2__0 
       (.I0(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I2(sig_strbgen_addr_ireg2[0]),
        .I3(sig_strbgen_addr_ireg2[1]),
        .O(\sig_xfer_strt_strb_ireg3[3]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT4 #(
    .INIT(16'hEA88)) 
    \sig_xfer_strt_strb_ireg3[3]_i_3__0 
       (.I0(sig_strbgen_addr_ireg2[1]),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I3(sig_strbgen_addr_ireg2[0]),
        .O(\sig_xfer_strt_strb_ireg3[3]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h5757575746420202)) 
    \sig_xfer_strt_strb_ireg3[4]_i_2__0 
       (.I0(sig_strbgen_addr_ireg2[2]),
        .I1(sig_strbgen_addr_ireg2[1]),
        .I2(sig_strbgen_addr_ireg2[0]),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I5(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .O(\sig_xfer_strt_strb_ireg3[4]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h111555555757575E)) 
    \sig_xfer_strt_strb_ireg3[4]_i_3__0 
       (.I0(sig_strbgen_addr_ireg2[2]),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I2(sig_strbgen_addr_ireg2[0]),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I5(sig_strbgen_addr_ireg2[1]),
        .O(\sig_xfer_strt_strb_ireg3[4]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h7777777762222020)) 
    \sig_xfer_strt_strb_ireg3[5]_i_2__0 
       (.I0(sig_strbgen_addr_ireg2[2]),
        .I1(sig_strbgen_addr_ireg2[1]),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I4(sig_strbgen_addr_ireg2[0]),
        .I5(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .O(\sig_xfer_strt_strb_ireg3[5]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h151515557776767E)) 
    \sig_xfer_strt_strb_ireg3[5]_i_3__0 
       (.I0(sig_strbgen_addr_ireg2[2]),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I3(sig_strbgen_addr_ireg2[0]),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I5(sig_strbgen_addr_ireg2[1]),
        .O(\sig_xfer_strt_strb_ireg3[5]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h5777FFFF76220000)) 
    \sig_xfer_strt_strb_ireg3[6]_i_2__0 
       (.I0(sig_strbgen_addr_ireg2[1]),
        .I1(sig_strbgen_addr_ireg2[0]),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I4(sig_strbgen_addr_ireg2[2]),
        .I5(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .O(\sig_xfer_strt_strb_ireg3[6]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h173717765676566E)) 
    \sig_xfer_strt_strb_ireg3[6]_i_3__0 
       (.I0(sig_strbgen_addr_ireg2[2]),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I2(sig_strbgen_addr_ireg2[1]),
        .I3(sig_strbgen_addr_ireg2[0]),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I5(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .O(\sig_xfer_strt_strb_ireg3[6]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'h777FFFFFEA880000)) 
    \sig_xfer_strt_strb_ireg3[7]_i_2__0 
       (.I0(sig_strbgen_addr_ireg2[1]),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I2(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I3(sig_strbgen_addr_ireg2[0]),
        .I4(sig_strbgen_addr_ireg2[2]),
        .I5(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .O(\sig_xfer_strt_strb_ireg3[7]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h377636663666766E)) 
    \sig_xfer_strt_strb_ireg3[7]_i_3__0 
       (.I0(sig_strbgen_addr_ireg2[2]),
        .I1(\sig_strbgen_bytes_ireg2_reg_n_0_[3] ),
        .I2(sig_strbgen_addr_ireg2[1]),
        .I3(\sig_strbgen_bytes_ireg2_reg_n_0_[1] ),
        .I4(\sig_strbgen_bytes_ireg2_reg_n_0_[0] ),
        .I5(sig_strbgen_addr_ireg2[0]),
        .O(\sig_xfer_strt_strb_ireg3[7]_i_3__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg_reg_n_0),
        .D(\I_STRT_STRB_GEN/lsig_start_vect ),
        .Q(\sig_xfer_strt_strb_ireg3_reg_n_0_[0] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg_reg_n_0),
        .D(sig_xfer_strt_strb_im2[1]),
        .Q(\sig_xfer_strt_strb_ireg3_reg_n_0_[1] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg_reg_n_0),
        .D(sig_xfer_strt_strb_im2[2]),
        .Q(\sig_xfer_strt_strb_ireg3_reg_n_0_[2] ),
        .R(sig_init_reg));
  MUXF7 \sig_xfer_strt_strb_ireg3_reg[2]_i_1__0 
       (.I0(\sig_xfer_strt_strb_ireg3[2]_i_2__0_n_0 ),
        .I1(\sig_xfer_strt_strb_ireg3[2]_i_3__0_n_0 ),
        .O(sig_xfer_strt_strb_im2[2]),
        .S(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg_reg_n_0),
        .D(sig_xfer_strt_strb_im2[3]),
        .Q(\sig_xfer_strt_strb_ireg3_reg_n_0_[3] ),
        .R(sig_init_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg_reg_n_0),
        .D(sig_xfer_strt_strb_im2[4]),
        .Q(\sig_xfer_strt_strb_ireg3_reg_n_0_[4] ),
        .R(sig_init_reg));
  MUXF7 \sig_xfer_strt_strb_ireg3_reg[4]_i_1__0 
       (.I0(\sig_xfer_strt_strb_ireg3[4]_i_2__0_n_0 ),
        .I1(\sig_xfer_strt_strb_ireg3[4]_i_3__0_n_0 ),
        .O(sig_xfer_strt_strb_im2[4]),
        .S(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg_reg_n_0),
        .D(sig_xfer_strt_strb_im2[5]),
        .Q(\sig_xfer_strt_strb_ireg3_reg_n_0_[5] ),
        .R(sig_init_reg));
  MUXF7 \sig_xfer_strt_strb_ireg3_reg[5]_i_1__0 
       (.I0(\sig_xfer_strt_strb_ireg3[5]_i_2__0_n_0 ),
        .I1(\sig_xfer_strt_strb_ireg3[5]_i_3__0_n_0 ),
        .O(sig_xfer_strt_strb_im2[5]),
        .S(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg_reg_n_0),
        .D(sig_xfer_strt_strb_im2[6]),
        .Q(\sig_xfer_strt_strb_ireg3_reg_n_0_[6] ),
        .R(sig_init_reg));
  MUXF7 \sig_xfer_strt_strb_ireg3_reg[6]_i_1__0 
       (.I0(\sig_xfer_strt_strb_ireg3[6]_i_2__0_n_0 ),
        .I1(\sig_xfer_strt_strb_ireg3[6]_i_3__0_n_0 ),
        .O(sig_xfer_strt_strb_im2[6]),
        .S(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_xfer_strt_strb_ireg3_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_sm_ld_calc3_reg_reg_n_0),
        .D(\I_STRT_STRB_GEN/lsig_end_vect ),
        .Q(\sig_xfer_strt_strb_ireg3_reg_n_0_[7] ),
        .R(sig_init_reg));
  MUXF7 \sig_xfer_strt_strb_ireg3_reg[7]_i_1__0 
       (.I0(\sig_xfer_strt_strb_ireg3[7]_i_2__0_n_0 ),
        .I1(\sig_xfer_strt_strb_ireg3[7]_i_3__0_n_0 ),
        .O(\I_STRT_STRB_GEN/lsig_end_vect ),
        .S(\sig_strbgen_bytes_ireg2_reg_n_0_[2] ));
endmodule

(* ORIG_REF_NAME = "axi_datamover_rd_status_cntl" *) 
module system_axi_cdma_0_0_axi_datamover_rd_status_cntl
   (D,
    sig_rsc2stat_status_valid,
    sig_rsc2data_ready,
    sig_push_rd_sts_reg,
    sig_rd_sts_interr_reg0,
    m_axi_aclk,
    sig_rd_sts_slverr_reg0,
    sig_rd_sts_reg_full0,
    sig_coelsc_reg_full_reg,
    sig_stat2rsc_status_ready,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_data2rsc_decerr,
    \sig_coelsc_tag_reg_reg[3] );
  output [6:0]D;
  output sig_rsc2stat_status_valid;
  output sig_rsc2data_ready;
  input sig_push_rd_sts_reg;
  input sig_rd_sts_interr_reg0;
  input m_axi_aclk;
  input sig_rd_sts_slverr_reg0;
  input sig_rd_sts_reg_full0;
  input sig_coelsc_reg_full_reg;
  input sig_stat2rsc_status_ready;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_data2rsc_decerr;
  input [3:0]\sig_coelsc_tag_reg_reg[3] ;

  wire [6:0]D;
  wire m_axi_aclk;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_coelsc_reg_full_reg;
  wire [3:0]\sig_coelsc_tag_reg_reg[3] ;
  wire sig_data2rsc_decerr;
  wire sig_push_rd_sts_reg;
  wire sig_rd_sts_decerr_reg0;
  wire sig_rd_sts_interr_reg0;
  wire sig_rd_sts_reg_full0;
  wire sig_rd_sts_slverr_reg0;
  wire \sig_rd_sts_tag_reg[3]_i_1_n_0 ;
  wire sig_rsc2data_ready;
  wire sig_rsc2stat_status_valid;
  wire sig_stat2rsc_status_ready;

  LUT2 #(
    .INIT(4'hE)) 
    sig_rd_sts_decerr_reg_i_1
       (.I0(D[5]),
        .I1(sig_data2rsc_decerr),
        .O(sig_rd_sts_decerr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_decerr_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_decerr_reg0),
        .Q(D[5]),
        .R(\sig_rd_sts_tag_reg[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_interr_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_interr_reg0),
        .Q(D[4]),
        .R(\sig_rd_sts_tag_reg[3]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    sig_rd_sts_reg_empty_reg
       (.C(m_axi_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_coelsc_reg_full_reg),
        .Q(sig_rsc2data_ready),
        .S(\sig_rd_sts_tag_reg[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_reg_full_reg
       (.C(m_axi_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_reg_full0),
        .Q(sig_rsc2stat_status_valid),
        .R(\sig_rd_sts_tag_reg[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_slverr_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_slverr_reg0),
        .Q(D[6]),
        .R(\sig_rd_sts_tag_reg[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h8F)) 
    \sig_rd_sts_tag_reg[3]_i_1 
       (.I0(sig_rsc2stat_status_valid),
        .I1(sig_stat2rsc_status_ready),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\sig_rd_sts_tag_reg[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_rd_sts_tag_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(\sig_coelsc_tag_reg_reg[3] [0]),
        .Q(D[0]),
        .R(\sig_rd_sts_tag_reg[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_rd_sts_tag_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(\sig_coelsc_tag_reg_reg[3] [1]),
        .Q(D[1]),
        .R(\sig_rd_sts_tag_reg[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_rd_sts_tag_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(\sig_coelsc_tag_reg_reg[3] [2]),
        .Q(D[2]),
        .R(\sig_rd_sts_tag_reg[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_rd_sts_tag_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(\sig_coelsc_tag_reg_reg[3] [3]),
        .Q(D[3]),
        .R(\sig_rd_sts_tag_reg[3]_i_1_n_0 ));
endmodule

(* ORIG_REF_NAME = "axi_datamover_rddata_cntl" *) 
module system_axi_cdma_0_0_axi_datamover_rddata_cntl
   (\INFERRED_GEN.cnt_i_reg[1] ,
    sig_halt_reg_dly1_reg_0,
    sig_halt_reg_dly3,
    sig_data2rsc_decerr,
    sig_init_done,
    sig_inhibit_rdy_n,
    sig_rd_sts_reg_full0,
    sig_rd_sts_reg_empty_reg,
    sig_rd_sts_interr_reg0,
    sig_rd_sts_slverr_reg0,
    sig_dqual_reg_empty_reg_0,
    sig_wr_fifo,
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ,
    sig_first_dbeat_reg_0,
    sig_dqual_reg_empty_reg_1,
    sig_s_ready_out_reg,
    sig_dqual_reg_empty_reg_2,
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ,
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_1 ,
    sig_data2wsc_cmd_cmplt_reg,
    sig_push_rd_sts_reg,
    sig_halt_cmplt_reg,
    \sig_rd_sts_tag_reg_reg[3] ,
    sig_stream_rst,
    m_axi_aclk,
    SR,
    sig_last_mmap_dbeat,
    sig_mmap_reset_reg_reg,
    sig_s_h_halt_reg_reg,
    sig_halt_reg_reg_0,
    sig_rsc2data_ready,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    D,
    sig_mstr2data_cmd_valid,
    m_axi_rlast,
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_2 ,
    sig_halt_reg,
    m_axi_rvalid,
    sig_rsc2stat_status_valid,
    sig_stat2rsc_status_ready,
    m_axi_rresp,
    \sig_dbeat_cntr_reg[4]_0 ,
    sig_next_eof_reg,
    Q,
    sig_calc_error_reg_reg,
    sig_dm_mm2s_halt_cmplt,
    in,
    out);
  output \INFERRED_GEN.cnt_i_reg[1] ;
  output sig_halt_reg_dly1_reg_0;
  output sig_halt_reg_dly3;
  output sig_data2rsc_decerr;
  output sig_init_done;
  output sig_inhibit_rdy_n;
  output sig_rd_sts_reg_full0;
  output sig_rd_sts_reg_empty_reg;
  output sig_rd_sts_interr_reg0;
  output sig_rd_sts_slverr_reg0;
  output sig_dqual_reg_empty_reg_0;
  output sig_wr_fifo;
  output \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  output sig_first_dbeat_reg_0;
  output sig_dqual_reg_empty_reg_1;
  output sig_s_ready_out_reg;
  output sig_dqual_reg_empty_reg_2;
  output \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ;
  output \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_1 ;
  output sig_data2wsc_cmd_cmplt_reg;
  output sig_push_rd_sts_reg;
  output sig_halt_cmplt_reg;
  output [3:0]\sig_rd_sts_tag_reg_reg[3] ;
  input sig_stream_rst;
  input m_axi_aclk;
  input [0:0]SR;
  input sig_last_mmap_dbeat;
  input sig_mmap_reset_reg_reg;
  input sig_s_h_halt_reg_reg;
  input sig_halt_reg_reg_0;
  input sig_rsc2data_ready;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [1:0]D;
  input sig_mstr2data_cmd_valid;
  input m_axi_rlast;
  input \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_2 ;
  input sig_halt_reg;
  input m_axi_rvalid;
  input sig_rsc2stat_status_valid;
  input sig_stat2rsc_status_ready;
  input [1:0]m_axi_rresp;
  input \sig_dbeat_cntr_reg[4]_0 ;
  input sig_next_eof_reg;
  input [7:0]Q;
  input sig_calc_error_reg_reg;
  input sig_dm_mm2s_halt_cmplt;
  input [26:0]in;
  input out;

  wire [1:0]D;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_40 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_41 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_42 ;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_1 ;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_2 ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [7:0]Q;
  wire [0:0]SR;
  wire [26:0]in;
  wire m_axi_aclk;
  wire m_axi_rlast;
  wire [1:0]m_axi_rresp;
  wire m_axi_rvalid;
  wire out;
  wire [7:0]p_0_in__0;
  wire [2:0]sig_addr_posted_cntr;
  wire \sig_addr_posted_cntr[0]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[1]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[2]_i_1_n_0 ;
  wire sig_calc_error_reg_reg;
  wire sig_cmd_cmplt_last_dbeat;
  wire [35:0]sig_cmd_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_coelsc_decerr_reg0;
  wire sig_coelsc_interr_reg0;
  wire sig_coelsc_slverr_reg0;
  wire \sig_coelsc_tag_reg[3]_i_1_n_0 ;
  wire sig_data2rsc_calc_err;
  wire sig_data2rsc_decerr;
  wire sig_data2rsc_slverr;
  wire sig_data2rsc_valid;
  wire sig_data2wsc_cmd_cmplt_i_10_n_0;
  wire sig_data2wsc_cmd_cmplt_i_11_n_0;
  wire sig_data2wsc_cmd_cmplt_i_12_n_0;
  wire sig_data2wsc_cmd_cmplt_i_13_n_0;
  wire sig_data2wsc_cmd_cmplt_i_14_n_0;
  wire sig_data2wsc_cmd_cmplt_i_8_n_0;
  wire sig_data2wsc_cmd_cmplt_i_9_n_0;
  wire sig_data2wsc_cmd_cmplt_reg;
  wire sig_data2wsc_last_err_i_4_n_0;
  wire sig_data2wsc_last_err_i_5_n_0;
  wire \sig_dbeat_cntr[7]_i_3_n_0 ;
  wire \sig_dbeat_cntr[7]_i_5_n_0 ;
  wire \sig_dbeat_cntr[7]_i_6_n_0 ;
  wire \sig_dbeat_cntr_reg[4]_0 ;
  wire [7:0]sig_dbeat_cntr_reg__0;
  wire sig_dm_mm2s_halt_cmplt;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_empty_reg_1;
  wire sig_dqual_reg_empty_reg_2;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat;
  wire sig_first_dbeat_i_2_n_0;
  wire sig_first_dbeat_reg_0;
  wire sig_halt_cmplt_reg;
  wire sig_halt_reg;
  wire sig_halt_reg_dly1;
  wire sig_halt_reg_dly1_reg_0;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire sig_halt_reg_reg_0;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_last_dbeat_i_3__0_n_0;
  wire sig_last_dbeat_i_4__0_n_0;
  wire sig_last_dbeat_reg_n_0;
  wire sig_last_mmap_dbeat;
  wire sig_last_mmap_dbeat_reg_reg_n_0;
  wire sig_ld_new_cmd_reg;
  wire sig_mmap_reset_reg_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_cmd_cmplt_reg;
  wire sig_next_eof_reg;
  wire sig_next_eof_reg_0;
  wire [7:0]sig_next_last_strb_reg;
  wire sig_next_sequential_reg;
  wire [7:0]sig_next_strt_strb_reg;
  wire [3:0]sig_next_tag_reg;
  wire sig_push_coelsc_reg;
  wire sig_push_dqual_reg;
  wire sig_push_rd_sts_reg;
  wire sig_rd_sts_interr_reg0;
  wire sig_rd_sts_reg_empty_reg;
  wire sig_rd_sts_reg_full0;
  wire sig_rd_sts_slverr_reg0;
  wire [3:0]\sig_rd_sts_tag_reg_reg[3] ;
  wire sig_rsc2data_ready;
  wire sig_rsc2stat_status_valid;
  wire sig_s_h_halt_reg_reg;
  wire sig_s_ready_out_reg;
  wire sig_stat2rsc_status_ready;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  system_axi_cdma_0_0_axi_datamover_fifo__parameterized2 \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO 
       (.D(p_0_in__0),
        .E(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37 ),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (sig_inhibit_rdy_n),
        .Q(sig_dbeat_cntr_reg__0),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .out({sig_cmd_fifo_data_out[35:32],sig_cmd_fifo_data_out[30:15],sig_cmd_fifo_data_out[3:0]}),
        .sel(sig_wr_fifo),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .\sig_dbeat_cntr_reg[2] (\sig_dbeat_cntr[7]_i_5_n_0 ),
        .\sig_dbeat_cntr_reg[3] (sig_last_dbeat_i_3__0_n_0),
        .\sig_dbeat_cntr_reg[4] (\sig_dbeat_cntr[7]_i_3_n_0 ),
        .\sig_dbeat_cntr_reg[6] (sig_first_dbeat_i_2_n_0),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg_2),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_first_dbeat(sig_first_dbeat),
        .sig_first_dbeat_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_42 ),
        .sig_halt_reg_reg(sig_halt_reg_reg_0),
        .sig_init_done(sig_init_done),
        .sig_last_dbeat_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_41 ),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_n_0),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_ld_new_cmd_reg_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_40 ),
        .sig_mmap_reset_reg_reg(sig_mmap_reset_reg_reg),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_push_dqual_reg(sig_push_dqual_reg),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready),
        .sig_stream_rst(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'hF80F0FE0)) 
    \sig_addr_posted_cntr[0]_i_1 
       (.I0(sig_addr_posted_cntr[1]),
        .I1(sig_addr_posted_cntr[2]),
        .I2(sig_last_mmap_dbeat_reg_reg_n_0),
        .I3(out),
        .I4(sig_addr_posted_cntr[0]),
        .O(\sig_addr_posted_cntr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT5 #(
    .INIT(32'hFBDB2420)) 
    \sig_addr_posted_cntr[1]_i_1 
       (.I0(out),
        .I1(sig_last_mmap_dbeat_reg_reg_n_0),
        .I2(sig_addr_posted_cntr[0]),
        .I3(sig_addr_posted_cntr[2]),
        .I4(sig_addr_posted_cntr[1]),
        .O(\sig_addr_posted_cntr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT5 #(
    .INIT(32'hFF20FB00)) 
    \sig_addr_posted_cntr[2]_i_1 
       (.I0(out),
        .I1(sig_last_mmap_dbeat_reg_reg_n_0),
        .I2(sig_addr_posted_cntr[0]),
        .I3(sig_addr_posted_cntr[2]),
        .I4(sig_addr_posted_cntr[1]),
        .O(\sig_addr_posted_cntr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[0]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[1]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[2]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[2]),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hEAAA)) 
    sig_coelsc_decerr_reg_i_1
       (.I0(sig_data2rsc_decerr),
        .I1(m_axi_rvalid),
        .I2(m_axi_rresp[1]),
        .I3(m_axi_rresp[0]),
        .O(sig_coelsc_decerr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_decerr_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_decerr_reg0),
        .Q(sig_data2rsc_decerr),
        .R(\sig_coelsc_tag_reg[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sig_coelsc_interr_reg_i_1
       (.I0(sig_data2rsc_calc_err),
        .I1(sig_next_calc_error_reg),
        .O(sig_coelsc_interr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_interr_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_interr_reg0),
        .Q(sig_data2rsc_calc_err),
        .R(\sig_coelsc_tag_reg[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT3 #(
    .INIT(8'hEA)) 
    sig_coelsc_reg_full_i_1
       (.I0(sig_next_calc_error_reg),
        .I1(sig_next_cmd_cmplt_reg),
        .I2(m_axi_rlast),
        .O(sig_cmd_cmplt_last_dbeat));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_reg_full_reg
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_cmd_cmplt_last_dbeat),
        .Q(sig_data2rsc_valid),
        .R(\sig_coelsc_tag_reg[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT4 #(
    .INIT(16'hAAEA)) 
    sig_coelsc_slverr_reg_i_1
       (.I0(sig_data2rsc_slverr),
        .I1(m_axi_rvalid),
        .I2(m_axi_rresp[1]),
        .I3(m_axi_rresp[0]),
        .O(sig_coelsc_slverr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_slverr_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_coelsc_slverr_reg0),
        .Q(sig_data2rsc_slverr),
        .R(\sig_coelsc_tag_reg[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h15000000FFFFFFFF)) 
    \sig_coelsc_tag_reg[3]_i_1 
       (.I0(sig_halt_reg_reg_0),
        .I1(sig_next_calc_error_reg),
        .I2(sig_ld_new_cmd_reg),
        .I3(sig_data2rsc_valid),
        .I4(sig_rsc2data_ready),
        .I5(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\sig_coelsc_tag_reg[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hEA)) 
    \sig_coelsc_tag_reg[3]_i_2 
       (.I0(sig_halt_reg_reg_0),
        .I1(sig_next_calc_error_reg),
        .I2(sig_ld_new_cmd_reg),
        .O(sig_push_coelsc_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_coelsc_tag_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_next_tag_reg[0]),
        .Q(\sig_rd_sts_tag_reg_reg[3] [0]),
        .R(\sig_coelsc_tag_reg[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_coelsc_tag_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_next_tag_reg[1]),
        .Q(\sig_rd_sts_tag_reg_reg[3] [1]),
        .R(\sig_coelsc_tag_reg[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_coelsc_tag_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_next_tag_reg[2]),
        .Q(\sig_rd_sts_tag_reg_reg[3] [2]),
        .R(\sig_coelsc_tag_reg[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_coelsc_tag_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_next_tag_reg[3]),
        .Q(\sig_rd_sts_tag_reg_reg[3] [3]),
        .R(\sig_coelsc_tag_reg[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h5555565555559A99)) 
    sig_data2wsc_cmd_cmplt_i_10
       (.I0(Q[4]),
        .I1(sig_first_dbeat),
        .I2(sig_next_last_strb_reg[4]),
        .I3(sig_last_dbeat_reg_n_0),
        .I4(sig_halt_reg_dly1_reg_0),
        .I5(sig_next_strt_strb_reg[4]),
        .O(sig_data2wsc_cmd_cmplt_i_10_n_0));
  LUT6 #(
    .INIT(64'h5555565555559A99)) 
    sig_data2wsc_cmd_cmplt_i_11
       (.I0(Q[3]),
        .I1(sig_first_dbeat),
        .I2(sig_next_last_strb_reg[3]),
        .I3(sig_last_dbeat_reg_n_0),
        .I4(sig_halt_reg_dly1_reg_0),
        .I5(sig_next_strt_strb_reg[3]),
        .O(sig_data2wsc_cmd_cmplt_i_11_n_0));
  LUT6 #(
    .INIT(64'h5555565555559A99)) 
    sig_data2wsc_cmd_cmplt_i_12
       (.I0(Q[2]),
        .I1(sig_first_dbeat),
        .I2(sig_next_last_strb_reg[2]),
        .I3(sig_last_dbeat_reg_n_0),
        .I4(sig_halt_reg_dly1_reg_0),
        .I5(sig_next_strt_strb_reg[2]),
        .O(sig_data2wsc_cmd_cmplt_i_12_n_0));
  LUT6 #(
    .INIT(64'h5555565555559A99)) 
    sig_data2wsc_cmd_cmplt_i_13
       (.I0(Q[1]),
        .I1(sig_first_dbeat),
        .I2(sig_next_last_strb_reg[1]),
        .I3(sig_last_dbeat_reg_n_0),
        .I4(sig_halt_reg_dly1_reg_0),
        .I5(sig_next_strt_strb_reg[1]),
        .O(sig_data2wsc_cmd_cmplt_i_13_n_0));
  LUT6 #(
    .INIT(64'h5555565555559A99)) 
    sig_data2wsc_cmd_cmplt_i_14
       (.I0(Q[0]),
        .I1(sig_first_dbeat),
        .I2(sig_next_last_strb_reg[0]),
        .I3(sig_last_dbeat_reg_n_0),
        .I4(sig_halt_reg_dly1_reg_0),
        .I5(sig_next_strt_strb_reg[0]),
        .O(sig_data2wsc_cmd_cmplt_i_14_n_0));
  LUT6 #(
    .INIT(64'h0000FFDFFFDFFFDF)) 
    sig_data2wsc_cmd_cmplt_i_3
       (.I0(sig_dqual_reg_full),
        .I1(sig_next_calc_error_reg),
        .I2(sig_halt_reg_dly1_reg_0),
        .I3(sig_data2wsc_cmd_cmplt_i_8_n_0),
        .I4(sig_next_eof_reg_0),
        .I5(m_axi_rlast),
        .O(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    sig_data2wsc_cmd_cmplt_i_5
       (.I0(sig_data2wsc_cmd_cmplt_i_9_n_0),
        .I1(sig_data2wsc_cmd_cmplt_i_10_n_0),
        .I2(sig_data2wsc_cmd_cmplt_i_11_n_0),
        .I3(sig_data2wsc_cmd_cmplt_i_12_n_0),
        .I4(sig_data2wsc_cmd_cmplt_i_13_n_0),
        .I5(sig_data2wsc_cmd_cmplt_i_14_n_0),
        .O(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_1 ));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sig_data2wsc_cmd_cmplt_i_6
       (.I0(sig_data2wsc_last_err_i_4_n_0),
        .I1(sig_data2wsc_last_err_i_5_n_0),
        .O(sig_data2wsc_cmd_cmplt_reg));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'h01)) 
    sig_data2wsc_cmd_cmplt_i_8
       (.I0(sig_addr_posted_cntr[1]),
        .I1(sig_addr_posted_cntr[2]),
        .I2(sig_addr_posted_cntr[0]),
        .O(sig_data2wsc_cmd_cmplt_i_8_n_0));
  LUT6 #(
    .INIT(64'h5555565555559A99)) 
    sig_data2wsc_cmd_cmplt_i_9
       (.I0(Q[5]),
        .I1(sig_first_dbeat),
        .I2(sig_next_last_strb_reg[5]),
        .I3(sig_last_dbeat_reg_n_0),
        .I4(sig_halt_reg_dly1_reg_0),
        .I5(sig_next_strt_strb_reg[5]),
        .O(sig_data2wsc_cmd_cmplt_i_9_n_0));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    sig_data2wsc_last_err_i_2
       (.I0(\sig_dbeat_cntr_reg[4]_0 ),
        .I1(sig_next_eof_reg),
        .I2(sig_data2wsc_last_err_i_4_n_0),
        .I3(sig_data2wsc_last_err_i_5_n_0),
        .I4(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_1 ),
        .O(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ));
  LUT6 #(
    .INIT(64'h5555565555559A99)) 
    sig_data2wsc_last_err_i_4
       (.I0(Q[6]),
        .I1(sig_first_dbeat),
        .I2(sig_next_last_strb_reg[6]),
        .I3(sig_last_dbeat_reg_n_0),
        .I4(sig_halt_reg_dly1_reg_0),
        .I5(sig_next_strt_strb_reg[6]),
        .O(sig_data2wsc_last_err_i_4_n_0));
  LUT6 #(
    .INIT(64'h5555565555559A99)) 
    sig_data2wsc_last_err_i_5
       (.I0(Q[7]),
        .I1(sig_first_dbeat),
        .I2(sig_next_last_strb_reg[7]),
        .I3(sig_last_dbeat_reg_n_0),
        .I4(sig_halt_reg_dly1_reg_0),
        .I5(sig_next_strt_strb_reg[7]),
        .O(sig_data2wsc_last_err_i_5_n_0));
  LUT6 #(
    .INIT(64'hEEEEEEEEEEFEEEEE)) 
    sig_data2wsc_last_err_i_6
       (.I0(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_2 ),
        .I1(sig_halt_reg),
        .I2(sig_dqual_reg_full),
        .I3(sig_next_calc_error_reg),
        .I4(sig_halt_reg_dly1_reg_0),
        .I5(sig_data2wsc_cmd_cmplt_i_8_n_0),
        .O(sig_first_dbeat_reg_0));
  LUT5 #(
    .INIT(32'hFFFBFFFF)) 
    sig_data2wsc_last_err_i_7
       (.I0(sig_data2rsc_valid),
        .I1(sig_dqual_reg_full),
        .I2(sig_next_calc_error_reg),
        .I3(sig_data2wsc_cmd_cmplt_i_8_n_0),
        .I4(m_axi_rvalid),
        .O(sig_s_ready_out_reg));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT5 #(
    .INIT(32'h00000002)) 
    \sig_dbeat_cntr[7]_i_3 
       (.I0(\sig_dbeat_cntr[7]_i_6_n_0 ),
        .I1(sig_dbeat_cntr_reg__0[4]),
        .I2(sig_dbeat_cntr_reg__0[7]),
        .I3(sig_dbeat_cntr_reg__0[5]),
        .I4(sig_dbeat_cntr_reg__0[6]),
        .O(\sig_dbeat_cntr[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT5 #(
    .INIT(32'h00000001)) 
    \sig_dbeat_cntr[7]_i_5 
       (.I0(sig_dbeat_cntr_reg__0[2]),
        .I1(sig_dbeat_cntr_reg__0[3]),
        .I2(sig_dbeat_cntr_reg__0[1]),
        .I3(sig_dbeat_cntr_reg__0[0]),
        .I4(sig_dbeat_cntr_reg__0[4]),
        .O(\sig_dbeat_cntr[7]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \sig_dbeat_cntr[7]_i_6 
       (.I0(sig_dbeat_cntr_reg__0[0]),
        .I1(sig_dbeat_cntr_reg__0[1]),
        .I2(sig_dbeat_cntr_reg__0[3]),
        .I3(sig_dbeat_cntr_reg__0[2]),
        .O(\sig_dbeat_cntr[7]_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[0] 
       (.C(m_axi_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37 ),
        .D(p_0_in__0[0]),
        .Q(sig_dbeat_cntr_reg__0[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[1] 
       (.C(m_axi_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37 ),
        .D(p_0_in__0[1]),
        .Q(sig_dbeat_cntr_reg__0[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[2] 
       (.C(m_axi_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37 ),
        .D(p_0_in__0[2]),
        .Q(sig_dbeat_cntr_reg__0[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[3] 
       (.C(m_axi_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37 ),
        .D(p_0_in__0[3]),
        .Q(sig_dbeat_cntr_reg__0[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[4] 
       (.C(m_axi_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37 ),
        .D(p_0_in__0[4]),
        .Q(sig_dbeat_cntr_reg__0[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[5] 
       (.C(m_axi_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37 ),
        .D(p_0_in__0[5]),
        .Q(sig_dbeat_cntr_reg__0[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[6] 
       (.C(m_axi_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37 ),
        .D(p_0_in__0[6]),
        .Q(sig_dbeat_cntr_reg__0[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[7] 
       (.C(m_axi_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_37 ),
        .D(p_0_in__0[7]),
        .Q(sig_dbeat_cntr_reg__0[7]),
        .R(sig_stream_rst));
  FDSE #(
    .INIT(1'b0)) 
    sig_dqual_reg_empty_reg
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(1'b0),
        .Q(sig_dqual_reg_empty),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_dqual_reg_full_reg
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_push_dqual_reg),
        .Q(sig_dqual_reg_full),
        .R(SR));
  LUT6 #(
    .INIT(64'hAAAAAAA8AAAAAAAA)) 
    sig_first_dbeat_i_2
       (.I0(sig_halt_reg_reg_0),
        .I1(sig_dbeat_cntr_reg__0[6]),
        .I2(sig_dbeat_cntr_reg__0[5]),
        .I3(sig_dbeat_cntr_reg__0[7]),
        .I4(sig_dbeat_cntr_reg__0[4]),
        .I5(\sig_dbeat_cntr[7]_i_6_n_0 ),
        .O(sig_first_dbeat_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_first_dbeat_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_42 ),
        .Q(sig_first_dbeat),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFFFFFF44444445)) 
    sig_halt_cmplt_i_1__0
       (.I0(sig_calc_error_reg_reg),
        .I1(sig_next_calc_error_reg),
        .I2(sig_addr_posted_cntr[0]),
        .I3(sig_addr_posted_cntr[2]),
        .I4(sig_addr_posted_cntr[1]),
        .I5(sig_dm_mm2s_halt_cmplt),
        .O(sig_halt_cmplt_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly1_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly1_reg_0),
        .Q(sig_halt_reg_dly1),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly2_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly1),
        .Q(sig_halt_reg_dly2),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly3_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly2),
        .Q(sig_halt_reg_dly3),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_s_h_halt_reg_reg),
        .Q(sig_halt_reg_dly1_reg_0),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    sig_last_dbeat_i_3__0
       (.I0(sig_halt_reg_reg_0),
        .I1(sig_dbeat_cntr_reg__0[3]),
        .I2(sig_dbeat_cntr_reg__0[2]),
        .I3(sig_dbeat_cntr_reg__0[0]),
        .I4(sig_dbeat_cntr_reg__0[1]),
        .I5(sig_last_dbeat_i_4__0_n_0),
        .O(sig_last_dbeat_i_3__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_last_dbeat_i_4__0
       (.I0(sig_dbeat_cntr_reg__0[6]),
        .I1(sig_dbeat_cntr_reg__0[5]),
        .I2(sig_dbeat_cntr_reg__0[7]),
        .I3(sig_dbeat_cntr_reg__0[4]),
        .O(sig_last_dbeat_i_4__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_dbeat_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_41 ),
        .Q(sig_last_dbeat_reg_n_0),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_mmap_dbeat_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_last_mmap_dbeat),
        .Q(sig_last_mmap_dbeat_reg_reg_n_0),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_new_cmd_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_40 ),
        .Q(sig_ld_new_cmd_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000FE0000000000)) 
    sig_next_calc_error_reg_i_6
       (.I0(sig_addr_posted_cntr[1]),
        .I1(sig_addr_posted_cntr[2]),
        .I2(sig_addr_posted_cntr[0]),
        .I3(sig_halt_reg_dly1_reg_0),
        .I4(sig_next_calc_error_reg),
        .I5(sig_dqual_reg_full),
        .O(sig_dqual_reg_empty_reg_1));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_calc_error_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[35]),
        .Q(sig_next_calc_error_reg),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_cmd_cmplt_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[34]),
        .Q(sig_next_cmd_cmplt_reg),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_eof_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[32]),
        .Q(sig_next_eof_reg_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[23]),
        .Q(sig_next_last_strb_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[24]),
        .Q(sig_next_last_strb_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[25]),
        .Q(sig_next_last_strb_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[26]),
        .Q(sig_next_last_strb_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[27]),
        .Q(sig_next_last_strb_reg[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[28]),
        .Q(sig_next_last_strb_reg[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[29]),
        .Q(sig_next_last_strb_reg[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[30]),
        .Q(sig_next_last_strb_reg[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_sequential_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[33]),
        .Q(sig_next_sequential_reg),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[15]),
        .Q(sig_next_strt_strb_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[16]),
        .Q(sig_next_strt_strb_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[17]),
        .Q(sig_next_strt_strb_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[18]),
        .Q(sig_next_strt_strb_reg[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[19]),
        .Q(sig_next_strt_strb_reg[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[20]),
        .Q(sig_next_strt_strb_reg[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[21]),
        .Q(sig_next_strt_strb_reg[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[22]),
        .Q(sig_next_strt_strb_reg[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_tag_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[0]),
        .Q(sig_next_tag_reg[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_tag_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[1]),
        .Q(sig_next_tag_reg[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_tag_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[2]),
        .Q(sig_next_tag_reg[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_tag_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_cmd_fifo_data_out[3]),
        .Q(sig_next_tag_reg[3]),
        .R(SR));
  LUT2 #(
    .INIT(4'hE)) 
    sig_rd_sts_interr_reg_i_1
       (.I0(sig_data2rsc_calc_err),
        .I1(D[0]),
        .O(sig_rd_sts_interr_reg0));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'h1)) 
    sig_rd_sts_reg_empty_i_1__0
       (.I0(sig_data2rsc_valid),
        .I1(sig_data2rsc_calc_err),
        .O(sig_rd_sts_reg_empty_reg));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sig_rd_sts_reg_full_i_1
       (.I0(sig_data2rsc_calc_err),
        .I1(sig_data2rsc_valid),
        .O(sig_rd_sts_reg_full0));
  LUT2 #(
    .INIT(4'hE)) 
    sig_rd_sts_slverr_reg_i_1
       (.I0(sig_data2rsc_slverr),
        .I1(D[1]),
        .O(sig_rd_sts_slverr_reg0));
  LUT2 #(
    .INIT(4'h8)) 
    \sig_rd_sts_tag_reg[3]_i_2 
       (.I0(sig_data2rsc_valid),
        .I1(sig_rsc2data_ready),
        .O(sig_push_rd_sts_reg));
endmodule

(* ORIG_REF_NAME = "axi_datamover_reset" *) 
module system_axi_cdma_0_0_axi_datamover_reset
   (sig_dm_s2mm_halt_cmplt,
    sig_s_h_halt_reg,
    sig_halt_reg_reg,
    sig_stream_rst,
    sig_halt_reg_dly3_reg,
    m_axi_aclk,
    sig_halt_request_reg,
    sig_halt_reg_reg_0);
  output sig_dm_s2mm_halt_cmplt;
  output sig_s_h_halt_reg;
  output sig_halt_reg_reg;
  input sig_stream_rst;
  input sig_halt_reg_dly3_reg;
  input m_axi_aclk;
  input sig_halt_request_reg;
  input sig_halt_reg_reg_0;

  wire m_axi_aclk;
  wire sig_dm_s2mm_halt_cmplt;
  wire sig_halt_reg_dly3_reg;
  wire sig_halt_reg_reg;
  wire sig_halt_reg_reg_0;
  wire sig_halt_request_reg;
  wire sig_s_h_halt_reg;
  wire sig_stream_rst;

  FDRE #(
    .INIT(1'b0)) 
    sig_halt_cmplt_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly3_reg),
        .Q(sig_dm_s2mm_halt_cmplt),
        .R(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_halt_reg_i_1__0
       (.I0(sig_s_h_halt_reg),
        .I1(sig_halt_reg_reg_0),
        .O(sig_halt_reg_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_s_h_halt_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_halt_request_reg),
        .Q(sig_s_h_halt_reg),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_reset" *) 
module system_axi_cdma_0_0_axi_datamover_reset_11
   (sig_dm_mm2s_halt_cmplt,
    sig_rst2all_stop_request,
    sig_halt_cmplt_reg_0,
    sig_halt_reg_reg,
    sig_stream_rst,
    sig_next_calc_error_reg_reg,
    m_axi_aclk,
    sig_halt_request_reg,
    sig_sgcntl2rst_halt_cmplt,
    sig_cntlr2rst_halt_cmplt,
    sig_dm_s2mm_halt_cmplt,
    sig_rst2s2mm_halt,
    sig_halt_request0,
    sig_data2addr_stop_req);
  output sig_dm_mm2s_halt_cmplt;
  output sig_rst2all_stop_request;
  output sig_halt_cmplt_reg_0;
  output sig_halt_reg_reg;
  input sig_stream_rst;
  input sig_next_calc_error_reg_reg;
  input m_axi_aclk;
  input sig_halt_request_reg;
  input sig_sgcntl2rst_halt_cmplt;
  input sig_cntlr2rst_halt_cmplt;
  input sig_dm_s2mm_halt_cmplt;
  input sig_rst2s2mm_halt;
  input sig_halt_request0;
  input sig_data2addr_stop_req;

  wire m_axi_aclk;
  wire sig_cntlr2rst_halt_cmplt;
  wire sig_data2addr_stop_req;
  wire sig_dm_mm2s_halt_cmplt;
  wire sig_dm_s2mm_halt_cmplt;
  wire sig_halt_cmplt_reg_0;
  wire sig_halt_reg_reg;
  wire sig_halt_request0;
  wire sig_halt_request_reg;
  wire sig_next_calc_error_reg_reg;
  wire sig_rst2all_stop_request;
  wire sig_rst2s2mm_halt;
  wire sig_sgcntl2rst_halt_cmplt;
  wire sig_stream_rst;

  LUT6 #(
    .INIT(64'h0000000080000000)) 
    sig_halt_cmplt_i_1
       (.I0(sig_sgcntl2rst_halt_cmplt),
        .I1(sig_cntlr2rst_halt_cmplt),
        .I2(sig_dm_mm2s_halt_cmplt),
        .I3(sig_dm_s2mm_halt_cmplt),
        .I4(sig_rst2s2mm_halt),
        .I5(sig_halt_request0),
        .O(sig_halt_cmplt_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_cmplt_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_next_calc_error_reg_reg),
        .Q(sig_dm_mm2s_halt_cmplt),
        .R(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_halt_reg_i_1
       (.I0(sig_rst2all_stop_request),
        .I1(sig_data2addr_stop_req),
        .O(sig_halt_reg_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_s_h_halt_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_halt_request_reg),
        .Q(sig_rst2all_stop_request),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_s2mm_full_wrap" *) 
module system_axi_cdma_0_0_axi_datamover_s2mm_full_wrap
   (m_axi_wvalid,
    sig_halt_reg,
    m_axi_awburst,
    m_axi_awvalid,
    sig_next_eof_reg,
    m_axi_wlast,
    sig_init_reg2,
    sig_dm_s2mm_halt_cmplt,
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg ,
    sig_s_h_halt_reg,
    sig_data2wsc_cmd_cmplt_reg,
    in,
    SR,
    \sig_next_tag_reg_reg[3] ,
    \FSM_sequential_sig_sm_state_reg[2] ,
    sig_ftch_sm_set_getdesc_reg,
    sig_sm_state_ns1,
    sig_first_dbeat_reg,
    m_axi_rready,
    sig_last_mmap_dbeat,
    sig_s2mm2cntl_sts_tvalid,
    m_axi_bready,
    Q,
    \sig_s2mm_status_reg_reg[6] ,
    m_axi_awaddr,
    m_axi_awlen,
    m_axi_awsize,
    m_axi_wdata,
    m_axi_wstrb,
    m_axi_aclk,
    sig_stream_rst,
    sig_init_reg,
    sig_halt_request_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    m_axi_awready,
    m_axi_rlast,
    sig_last_dbeat_reg,
    sig_s2mm_interr,
    sig_dm_mm2s_err,
    sig_mm2s_interr,
    sig_dm_mm2s_cmd_tready,
    sig_reg2cntlr_sg_mode,
    ch1_ftch_queue_empty,
    sig_fetch_update_empty,
    cdma_tvect_out,
    sig_cntl2s2mm_cmd_tvalid,
    sig_sgcntl2s2mm_cmd_tvalid,
    sig_dqual_reg_full_reg,
    sig_next_eof_reg_reg,
    m_axi_wready,
    \sig_next_last_strb_reg_reg[5] ,
    \sig_next_last_strb_reg_reg[6] ,
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ,
    sig_coelsc_reg_full_reg,
    \sig_addr_posted_cntr_reg[1] ,
    \sig_addr_posted_cntr_reg[0] ,
    m_axi_rvalid,
    sig_data2addr_stop_req,
    sig_sts_sm_pop_s2mm_sts_reg,
    sig_sgcntl2s2mm_halt,
    sig_cntl2s2mm_sts_tready,
    m_axi_bvalid,
    m_axi_rdata,
    sig_sm_pop_s2mm_sts_reg,
    m_axi_bresp,
    D);
  output m_axi_wvalid;
  output sig_halt_reg;
  output [0:0]m_axi_awburst;
  output m_axi_awvalid;
  output sig_next_eof_reg;
  output m_axi_wlast;
  output sig_init_reg2;
  output sig_dm_s2mm_halt_cmplt;
  output \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  output sig_s_h_halt_reg;
  output sig_data2wsc_cmd_cmplt_reg;
  output [0:0]in;
  output [0:0]SR;
  output \sig_next_tag_reg_reg[3] ;
  output \FSM_sequential_sig_sm_state_reg[2] ;
  output sig_ftch_sm_set_getdesc_reg;
  output sig_sm_state_ns1;
  output sig_first_dbeat_reg;
  output m_axi_rready;
  output sig_last_mmap_dbeat;
  output sig_s2mm2cntl_sts_tvalid;
  output m_axi_bready;
  output [7:0]Q;
  output [6:0]\sig_s2mm_status_reg_reg[6] ;
  output [31:0]m_axi_awaddr;
  output [2:0]m_axi_awlen;
  output [1:0]m_axi_awsize;
  output [63:0]m_axi_wdata;
  output [7:0]m_axi_wstrb;
  input m_axi_aclk;
  input sig_stream_rst;
  input sig_init_reg;
  input sig_halt_request_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input m_axi_awready;
  input m_axi_rlast;
  input sig_last_dbeat_reg;
  input sig_s2mm_interr;
  input sig_dm_mm2s_err;
  input sig_mm2s_interr;
  input sig_dm_mm2s_cmd_tready;
  input sig_reg2cntlr_sg_mode;
  input ch1_ftch_queue_empty;
  input sig_fetch_update_empty;
  input [0:0]cdma_tvect_out;
  input sig_cntl2s2mm_cmd_tvalid;
  input sig_sgcntl2s2mm_cmd_tvalid;
  input sig_dqual_reg_full_reg;
  input sig_next_eof_reg_reg;
  input m_axi_wready;
  input \sig_next_last_strb_reg_reg[5] ;
  input \sig_next_last_strb_reg_reg[6] ;
  input \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  input sig_coelsc_reg_full_reg;
  input \sig_addr_posted_cntr_reg[1] ;
  input \sig_addr_posted_cntr_reg[0] ;
  input m_axi_rvalid;
  input sig_data2addr_stop_req;
  input [0:0]sig_sts_sm_pop_s2mm_sts_reg;
  input sig_sgcntl2s2mm_halt;
  input sig_cntl2s2mm_sts_tready;
  input m_axi_bvalid;
  input [63:0]m_axi_rdata;
  input sig_sm_pop_s2mm_sts_reg;
  input [1:0]m_axi_bresp;
  input [59:0]D;

  wire [59:0]D;
  wire \FSM_sequential_sig_sm_state_reg[2] ;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ;
  wire \GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo ;
  wire \GEN_INCLUDE_PCC.I_MSTR_PCC_n_18 ;
  wire \GEN_INCLUDE_PCC.I_MSTR_PCC_n_19 ;
  wire \GEN_INCLUDE_PCC.I_MSTR_PCC_n_20 ;
  wire \GEN_INCLUDE_PCC.I_MSTR_PCC_n_21 ;
  wire \GEN_INCLUDE_PCC.I_MSTR_PCC_n_22 ;
  wire \GEN_INCLUDE_PCC.I_MSTR_PCC_n_23 ;
  wire \GEN_INCLUDE_PCC.I_MSTR_PCC_n_24 ;
  wire \GEN_INCLUDE_PCC.I_MSTR_PCC_n_25 ;
  wire \GEN_INCLUDE_PCC.I_MSTR_PCC_n_65 ;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_done ;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  wire \I_CMD_FIFO/p_0_out ;
  wire \I_CMD_FIFO/sig_init_done ;
  wire \I_CMD_FIFO/sig_push_regfifo ;
  wire I_CMD_STATUS_n_10;
  wire I_CMD_STATUS_n_11;
  wire I_CMD_STATUS_n_12;
  wire I_CMD_STATUS_n_13;
  wire I_CMD_STATUS_n_14;
  wire I_CMD_STATUS_n_15;
  wire I_CMD_STATUS_n_16;
  wire I_CMD_STATUS_n_17;
  wire I_CMD_STATUS_n_18;
  wire I_CMD_STATUS_n_19;
  wire I_CMD_STATUS_n_20;
  wire I_CMD_STATUS_n_21;
  wire I_CMD_STATUS_n_22;
  wire I_CMD_STATUS_n_23;
  wire I_CMD_STATUS_n_24;
  wire I_CMD_STATUS_n_25;
  wire I_CMD_STATUS_n_26;
  wire I_CMD_STATUS_n_27;
  wire I_CMD_STATUS_n_28;
  wire I_CMD_STATUS_n_29;
  wire I_CMD_STATUS_n_30;
  wire I_CMD_STATUS_n_31;
  wire I_CMD_STATUS_n_32;
  wire I_CMD_STATUS_n_33;
  wire I_CMD_STATUS_n_34;
  wire I_CMD_STATUS_n_35;
  wire I_CMD_STATUS_n_36;
  wire I_CMD_STATUS_n_37;
  wire I_CMD_STATUS_n_38;
  wire I_CMD_STATUS_n_39;
  wire I_CMD_STATUS_n_40;
  wire I_CMD_STATUS_n_41;
  wire I_CMD_STATUS_n_42;
  wire I_CMD_STATUS_n_43;
  wire I_CMD_STATUS_n_44;
  wire I_CMD_STATUS_n_45;
  wire I_CMD_STATUS_n_46;
  wire I_CMD_STATUS_n_47;
  wire I_CMD_STATUS_n_48;
  wire I_CMD_STATUS_n_49;
  wire I_CMD_STATUS_n_50;
  wire I_CMD_STATUS_n_51;
  wire I_CMD_STATUS_n_52;
  wire I_CMD_STATUS_n_53;
  wire I_CMD_STATUS_n_54;
  wire I_CMD_STATUS_n_55;
  wire I_CMD_STATUS_n_56;
  wire I_CMD_STATUS_n_57;
  wire I_CMD_STATUS_n_58;
  wire I_CMD_STATUS_n_59;
  wire I_CMD_STATUS_n_60;
  wire I_CMD_STATUS_n_61;
  wire I_CMD_STATUS_n_62;
  wire I_CMD_STATUS_n_63;
  wire I_CMD_STATUS_n_64;
  wire I_CMD_STATUS_n_65;
  wire I_CMD_STATUS_n_66;
  wire I_CMD_STATUS_n_67;
  wire I_CMD_STATUS_n_68;
  wire I_CMD_STATUS_n_69;
  wire I_CMD_STATUS_n_70;
  wire I_CMD_STATUS_n_71;
  wire I_CMD_STATUS_n_72;
  wire I_CMD_STATUS_n_73;
  wire I_CMD_STATUS_n_74;
  wire I_CMD_STATUS_n_9;
  wire I_RESET_n_2;
  wire I_S2MM_MMAP_SKID_BUF_n_5;
  wire \I_WRESP_STATUS_FIFO/sig_init_done ;
  wire I_WR_DATA_CNTL_n_0;
  wire I_WR_DATA_CNTL_n_19;
  wire I_WR_DATA_CNTL_n_48;
  wire I_WR_STATUS_CNTLR_n_15;
  wire I_WR_STATUS_CNTLR_n_17;
  wire I_WR_STATUS_CNTLR_n_18;
  wire I_WR_STATUS_CNTLR_n_7;
  wire I_WR_STATUS_CNTLR_n_8;
  wire [7:0]Q;
  wire [0:0]SR;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_reg ;
  wire [0:0]cdma_tvect_out;
  wire ch1_ftch_queue_empty;
  wire [0:0]in;
  wire m_axi_aclk;
  wire [31:0]m_axi_awaddr;
  wire [0:0]m_axi_awburst;
  wire [2:0]m_axi_awlen;
  wire m_axi_awready;
  wire [1:0]m_axi_awsize;
  wire m_axi_awvalid;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire [63:0]m_axi_rdata;
  wire m_axi_rlast;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire [63:0]m_axi_wdata;
  wire m_axi_wlast;
  wire m_axi_wready;
  wire [7:0]m_axi_wstrb;
  wire m_axi_wvalid;
  wire p_0_in3_in;
  wire [2:0]p_10_out;
  wire [3:0]p_11_out;
  wire p_12_out;
  wire [0:0]p_17_out;
  wire p_1_out;
  wire [31:3]p_20_out;
  wire p_2_out;
  wire p_4_out;
  wire p_5_out;
  wire [7:0]p_7_out;
  wire [2:0]p_9_out;
  wire sig_addr2data_addr_posted;
  wire sig_addr2wsc_calc_error;
  wire \sig_addr_posted_cntr_reg[0] ;
  wire \sig_addr_posted_cntr_reg[1] ;
  wire sig_addr_reg_empty;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cntl2s2mm_cmd_tvalid;
  wire sig_cntl2s2mm_sts_tready;
  wire sig_coelsc_reg_full_reg;
  wire sig_data2addr_stop_req;
  wire sig_data2skid_wlast;
  wire sig_data2wsc_calc_err;
  wire sig_data2wsc_cmd_cmplt;
  wire sig_data2wsc_cmd_cmplt_reg;
  wire sig_data2wsc_last_err;
  wire [3:0]sig_data2wsc_tag;
  wire sig_dm_mm2s_cmd_tready;
  wire sig_dm_mm2s_err;
  wire sig_dm_s2mm_halt_cmplt;
  wire sig_dqual_reg_full_reg;
  wire sig_fetch_update_empty;
  wire sig_first_dbeat_reg;
  wire sig_ftch_sm_set_getdesc_reg;
  wire sig_halt_reg;
  wire sig_halt_request_reg;
  wire sig_init_reg;
  wire sig_init_reg2;
  wire sig_input_reg_empty;
  wire sig_last_dbeat_reg;
  wire sig_last_mmap_dbeat;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  wire sig_mm2s_interr;
  wire sig_next_eof_reg;
  wire sig_next_eof_reg_reg;
  wire \sig_next_last_strb_reg_reg[5] ;
  wire \sig_next_last_strb_reg_reg[6] ;
  wire \sig_next_tag_reg_reg[3] ;
  wire sig_push_to_wsc;
  wire sig_reg2cntlr_sg_mode;
  wire sig_s2mm2cntl_sts_tvalid;
  wire sig_s2mm_interr;
  wire [6:0]\sig_s2mm_status_reg_reg[6] ;
  wire sig_s_h_halt_reg;
  wire sig_sgcntl2s2mm_cmd_tvalid;
  wire sig_sgcntl2s2mm_halt;
  wire sig_skid2data_wready;
  wire sig_sm_halt_reg;
  wire sig_sm_pop_s2mm_sts_reg;
  wire sig_sm_state_ns1;
  wire sig_stat2wsc_status_ready;
  wire [7:0]sig_strb_skid_mux_out;
  wire [7:0]sig_strb_skid_reg;
  wire sig_stream_rst;
  wire [0:0]sig_sts_sm_pop_s2mm_sts_reg;
  wire sig_tlast_err_stop;
  wire sig_wdc_status_going_full;
  wire [3:0]sig_wsc2stat_status;
  wire [6:4]sig_wsc2stat_status_0;
  wire sig_wsc2stat_status_valid;
  wire [7:0]sig_wstrb_demux_out;

  system_axi_cdma_0_0_axi_datamover_pcc__parameterized0 \GEN_INCLUDE_PCC.I_MSTR_PCC 
       (.E(\I_CMD_FIFO/sig_push_regfifo ),
        .FIFO_Full_reg(I_WR_DATA_CNTL_n_0),
        .Q({I_CMD_STATUS_n_9,I_CMD_STATUS_n_10,I_CMD_STATUS_n_11,I_CMD_STATUS_n_12,I_CMD_STATUS_n_13,I_CMD_STATUS_n_14,I_CMD_STATUS_n_15,I_CMD_STATUS_n_16,I_CMD_STATUS_n_17,I_CMD_STATUS_n_18,I_CMD_STATUS_n_19,I_CMD_STATUS_n_20,I_CMD_STATUS_n_21,I_CMD_STATUS_n_22,I_CMD_STATUS_n_23,I_CMD_STATUS_n_24,I_CMD_STATUS_n_25,I_CMD_STATUS_n_26,I_CMD_STATUS_n_27,I_CMD_STATUS_n_28,I_CMD_STATUS_n_29,I_CMD_STATUS_n_30,I_CMD_STATUS_n_31,I_CMD_STATUS_n_32,I_CMD_STATUS_n_33,I_CMD_STATUS_n_34,I_CMD_STATUS_n_35,I_CMD_STATUS_n_36,I_CMD_STATUS_n_37,I_CMD_STATUS_n_38,I_CMD_STATUS_n_39,I_CMD_STATUS_n_40,I_CMD_STATUS_n_41,I_CMD_STATUS_n_42,I_CMD_STATUS_n_43,I_CMD_STATUS_n_44,I_CMD_STATUS_n_45,I_CMD_STATUS_n_46,I_CMD_STATUS_n_47,I_CMD_STATUS_n_48,I_CMD_STATUS_n_49,I_CMD_STATUS_n_50,I_CMD_STATUS_n_51,I_CMD_STATUS_n_52,I_CMD_STATUS_n_53,I_CMD_STATUS_n_54,I_CMD_STATUS_n_55,I_CMD_STATUS_n_56,I_CMD_STATUS_n_57,I_CMD_STATUS_n_58,I_CMD_STATUS_n_59,I_CMD_STATUS_n_60,I_CMD_STATUS_n_61,I_CMD_STATUS_n_62,I_CMD_STATUS_n_63,I_CMD_STATUS_n_64,I_CMD_STATUS_n_65,I_CMD_STATUS_n_66,I_CMD_STATUS_n_67,I_CMD_STATUS_n_68,I_CMD_STATUS_n_69}),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg (\GEN_INCLUDE_PCC.I_MSTR_PCC_n_65 ),
        .in({p_2_out,p_4_out,p_5_out,p_7_out,\GEN_INCLUDE_PCC.I_MSTR_PCC_n_18 ,\GEN_INCLUDE_PCC.I_MSTR_PCC_n_19 ,\GEN_INCLUDE_PCC.I_MSTR_PCC_n_20 ,\GEN_INCLUDE_PCC.I_MSTR_PCC_n_21 ,\GEN_INCLUDE_PCC.I_MSTR_PCC_n_22 ,\GEN_INCLUDE_PCC.I_MSTR_PCC_n_23 ,\GEN_INCLUDE_PCC.I_MSTR_PCC_n_24 ,\GEN_INCLUDE_PCC.I_MSTR_PCC_n_25 ,p_9_out,p_11_out}),
        .m_axi_aclk(m_axi_aclk),
        .p_0_out(\I_CMD_FIFO/p_0_out ),
        .p_12_out(p_12_out),
        .p_17_out(p_17_out),
        .p_1_out(p_1_out),
        .sig_calc_error_pushed_reg_0(in),
        .sig_calc_error_reg_reg_0(I_CMD_STATUS_n_74),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_inhibit_rdy_n(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\I_CMD_FIFO/sig_init_done ),
        .sig_init_reg(sig_init_reg),
        .sig_input_reg_empty(sig_input_reg_empty),
        .\sig_next_addr_reg_reg[31] ({p_20_out,p_10_out}),
        .sig_sm_halt_reg(sig_sm_halt_reg),
        .sig_wr_fifo(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo ),
        .sig_wr_fifo_0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo ));
  system_axi_cdma_0_0_axi_datamover_addr_cntl__parameterized0 I_ADDR_CNTL
       (.\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg (sig_data2wsc_cmd_cmplt_reg),
        .in({in,p_17_out,p_9_out,p_20_out,p_10_out}),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_awaddr(m_axi_awaddr),
        .m_axi_awburst(m_axi_awburst),
        .m_axi_awlen(m_axi_awlen),
        .m_axi_awready(m_axi_awready),
        .m_axi_awsize(m_axi_awsize),
        .m_axi_awvalid(m_axi_awvalid),
        .out(sig_addr2data_addr_posted),
        .p_12_out(p_12_out),
        .sig_addr2wsc_calc_error(sig_addr2wsc_calc_error),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_halt_reg_reg(I_WR_STATUS_CNTLR_n_18),
        .sig_halt_reg_reg_0(sig_halt_reg),
        .sig_init_done(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ),
        .sig_mmap_reset_reg_reg(I_CMD_STATUS_n_72),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_wr_fifo ));
  system_axi_cdma_0_0_axi_datamover_cmd_status I_CMD_STATUS
       (.D({sig_wsc2stat_status_0,sig_wsc2stat_status}),
        .E(\I_CMD_FIFO/sig_push_regfifo ),
        .Q({I_CMD_STATUS_n_9,I_CMD_STATUS_n_10,I_CMD_STATUS_n_11,I_CMD_STATUS_n_12,I_CMD_STATUS_n_13,I_CMD_STATUS_n_14,I_CMD_STATUS_n_15,I_CMD_STATUS_n_16,I_CMD_STATUS_n_17,I_CMD_STATUS_n_18,I_CMD_STATUS_n_19,I_CMD_STATUS_n_20,I_CMD_STATUS_n_21,I_CMD_STATUS_n_22,I_CMD_STATUS_n_23,I_CMD_STATUS_n_24,I_CMD_STATUS_n_25,I_CMD_STATUS_n_26,I_CMD_STATUS_n_27,I_CMD_STATUS_n_28,I_CMD_STATUS_n_29,I_CMD_STATUS_n_30,I_CMD_STATUS_n_31,I_CMD_STATUS_n_32,I_CMD_STATUS_n_33,I_CMD_STATUS_n_34,I_CMD_STATUS_n_35,I_CMD_STATUS_n_36,I_CMD_STATUS_n_37,I_CMD_STATUS_n_38,I_CMD_STATUS_n_39,I_CMD_STATUS_n_40,I_CMD_STATUS_n_41,I_CMD_STATUS_n_42,I_CMD_STATUS_n_43,I_CMD_STATUS_n_44,I_CMD_STATUS_n_45,I_CMD_STATUS_n_46,I_CMD_STATUS_n_47,I_CMD_STATUS_n_48,I_CMD_STATUS_n_49,I_CMD_STATUS_n_50,I_CMD_STATUS_n_51,I_CMD_STATUS_n_52,I_CMD_STATUS_n_53,I_CMD_STATUS_n_54,I_CMD_STATUS_n_55,I_CMD_STATUS_n_56,I_CMD_STATUS_n_57,I_CMD_STATUS_n_58,I_CMD_STATUS_n_59,I_CMD_STATUS_n_60,I_CMD_STATUS_n_61,I_CMD_STATUS_n_62,I_CMD_STATUS_n_63,I_CMD_STATUS_n_64,I_CMD_STATUS_n_65,I_CMD_STATUS_n_66,I_CMD_STATUS_n_67,I_CMD_STATUS_n_68,I_CMD_STATUS_n_69}),
        .\USE_SINGLE_REG.sig_regfifo_full_reg_reg (\USE_SINGLE_REG.sig_regfifo_full_reg_reg ),
        .cdma_tvect_out(cdma_tvect_out),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .\dmacr_i_reg[3] (D),
        .m_axi_aclk(m_axi_aclk),
        .p_0_out(\I_CMD_FIFO/p_0_out ),
        .sig_calc_error_reg_reg(I_CMD_STATUS_n_74),
        .sig_calc_error_reg_reg_0(in),
        .sig_cmd2mstr_cmd_valid(sig_cmd2mstr_cmd_valid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(\GEN_INCLUDE_PCC.I_MSTR_PCC_n_65 ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cntl2s2mm_cmd_tvalid(sig_cntl2s2mm_cmd_tvalid),
        .sig_cntl2s2mm_sts_tready(sig_cntl2s2mm_sts_tready),
        .sig_dm_mm2s_cmd_tready(sig_dm_mm2s_cmd_tready),
        .sig_fetch_update_empty(sig_fetch_update_empty),
        .sig_ftch_sm_set_getdesc_reg(sig_ftch_sm_set_getdesc_reg),
        .sig_init_done(\I_CMD_FIFO/sig_init_done ),
        .sig_init_done_0(\I_WRESP_STATUS_FIFO/sig_init_done ),
        .sig_init_done_1(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_done ),
        .sig_init_done_2(\GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/sig_init_done ),
        .sig_init_done_3(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ),
        .sig_init_done_reg(sig_init_reg2),
        .sig_init_done_reg_0(I_CMD_STATUS_n_70),
        .sig_init_done_reg_1(I_CMD_STATUS_n_71),
        .sig_init_done_reg_2(I_CMD_STATUS_n_72),
        .sig_init_done_reg_3(I_CMD_STATUS_n_73),
        .sig_init_reg(sig_init_reg),
        .sig_input_reg_empty(sig_input_reg_empty),
        .sig_reg2cntlr_sg_mode(sig_reg2cntlr_sg_mode),
        .sig_s2mm2cntl_sts_tvalid(sig_s2mm2cntl_sts_tvalid),
        .\sig_s2mm_status_reg_reg[6] (\sig_s2mm_status_reg_reg[6] ),
        .sig_sgcntl2s2mm_cmd_tvalid(sig_sgcntl2s2mm_cmd_tvalid),
        .sig_sgcntl2s2mm_halt(sig_sgcntl2s2mm_halt),
        .sig_sm_halt_reg(sig_sm_halt_reg),
        .sig_sm_pop_s2mm_sts_reg(sig_sm_pop_s2mm_sts_reg),
        .sig_sm_state_ns1(sig_sm_state_ns1),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_stream_rst(sig_stream_rst),
        .sig_sts_sm_pop_s2mm_sts_reg(sig_sts_sm_pop_s2mm_sts_reg),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
  system_axi_cdma_0_0_axi_datamover_reset I_RESET
       (.m_axi_aclk(m_axi_aclk),
        .sig_dm_s2mm_halt_cmplt(sig_dm_s2mm_halt_cmplt),
        .sig_halt_reg_dly3_reg(I_WR_DATA_CNTL_n_48),
        .sig_halt_reg_reg(I_RESET_n_2),
        .sig_halt_reg_reg_0(sig_halt_reg),
        .sig_halt_request_reg(sig_halt_request_reg),
        .sig_s_h_halt_reg(sig_s_h_halt_reg),
        .sig_stream_rst(sig_stream_rst));
  system_axi_cdma_0_0_axi_datamover_skid2mm_buf I_S2MM_MMAP_SKID_BUF
       (.D(sig_wstrb_demux_out),
        .\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg (sig_data2wsc_cmd_cmplt_reg),
        .Q(sig_strb_skid_reg),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_rdata(m_axi_rdata),
        .m_axi_wdata(m_axi_wdata),
        .m_axi_wlast(m_axi_wlast),
        .m_axi_wready(m_axi_wready),
        .m_axi_wstrb(m_axi_wstrb),
        .m_axi_wvalid(m_axi_wvalid),
        .out(p_0_in3_in),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2skid_wlast(sig_data2skid_wlast),
        .sig_dqual_reg_empty_reg(sig_skid2data_wready),
        .sig_halt_reg_reg(I_WR_DATA_CNTL_n_19),
        .sig_init_reg(sig_init_reg),
        .sig_last_skid_mux_out(sig_last_skid_mux_out),
        .sig_last_skid_reg(sig_last_skid_reg),
        .\sig_next_strt_strb_reg_reg[7] (sig_strb_skid_mux_out),
        .\sig_next_tag_reg_reg[3] (I_S2MM_MMAP_SKID_BUF_n_5),
        .sig_stream_rst(sig_stream_rst));
  system_axi_cdma_0_0_axi_datamover_wrdata_cntl I_WR_DATA_CNTL
       (.D(sig_wstrb_demux_out),
        .FIFO_Full_reg(I_WR_STATUS_CNTLR_n_7),
        .\FSM_sequential_sig_sm_state_reg[2] (\FSM_sequential_sig_sm_state_reg[2] ),
        .\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 (\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ),
        .\INFERRED_GEN.cnt_i_reg[1] (I_WR_DATA_CNTL_n_0),
        .Q(Q),
        .SR(SR),
        .in({sig_data2wsc_tag[3],sig_data2wsc_tag[2],sig_data2wsc_tag[1],sig_data2wsc_tag[0],sig_data2wsc_calc_err,sig_data2wsc_last_err,sig_data2wsc_cmd_cmplt}),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_rlast(m_axi_rlast),
        .m_axi_rready(m_axi_rready),
        .m_axi_rvalid(m_axi_rvalid),
        .out(sig_addr2data_addr_posted),
        .p_1_out(p_1_out),
        .\sig_addr_posted_cntr_reg[0]_0 (\sig_addr_posted_cntr_reg[0] ),
        .\sig_addr_posted_cntr_reg[1]_0 (\sig_addr_posted_cntr_reg[1] ),
        .sig_addr_reg_empty_reg(I_WR_STATUS_CNTLR_n_17),
        .sig_calc_error_reg_reg({in,p_9_out}),
        .sig_calc_error_reg_reg_0({p_2_out,p_4_out,p_5_out,p_7_out,\GEN_INCLUDE_PCC.I_MSTR_PCC_n_18 ,\GEN_INCLUDE_PCC.I_MSTR_PCC_n_19 ,\GEN_INCLUDE_PCC.I_MSTR_PCC_n_20 ,\GEN_INCLUDE_PCC.I_MSTR_PCC_n_21 ,\GEN_INCLUDE_PCC.I_MSTR_PCC_n_22 ,\GEN_INCLUDE_PCC.I_MSTR_PCC_n_23 ,\GEN_INCLUDE_PCC.I_MSTR_PCC_n_24 ,\GEN_INCLUDE_PCC.I_MSTR_PCC_n_25 ,p_11_out}),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_coelsc_reg_full_reg(sig_coelsc_reg_full_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_data2skid_wlast(sig_data2skid_wlast),
        .sig_data2wsc_cmd_cmplt_reg_0(sig_data2wsc_cmd_cmplt_reg),
        .sig_dm_mm2s_err(sig_dm_mm2s_err),
        .sig_dm_s2mm_halt_cmplt(sig_dm_s2mm_halt_cmplt),
        .sig_dqual_reg_full_reg_0(sig_dqual_reg_full_reg),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg),
        .sig_halt_cmplt_reg(I_WR_DATA_CNTL_n_48),
        .sig_halt_reg_dly1_reg(I_WR_STATUS_CNTLR_n_8),
        .sig_halt_reg_reg(sig_halt_reg),
        .sig_halt_reg_reg_0(I_WR_STATUS_CNTLR_n_15),
        .sig_inhibit_rdy_n(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_inhibit_rdy_n ),
        .sig_inhibit_rdy_n_0(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_init_done ),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg),
        .sig_last_mmap_dbeat(sig_last_mmap_dbeat),
        .sig_last_skid_mux_out(sig_last_skid_mux_out),
        .sig_last_skid_reg(sig_last_skid_reg),
        .sig_mm2s_interr(sig_mm2s_interr),
        .sig_mmap_reset_reg_reg(I_CMD_STATUS_n_73),
        .sig_next_eof_reg(sig_next_eof_reg),
        .sig_next_eof_reg_reg_0(sig_next_eof_reg_reg),
        .\sig_next_last_strb_reg_reg[5]_0 (\sig_next_last_strb_reg_reg[5] ),
        .\sig_next_last_strb_reg_reg[6]_0 (\sig_next_last_strb_reg_reg[6] ),
        .\sig_next_tag_reg_reg[3]_0 (\sig_next_tag_reg_reg[3] ),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_s2mm_interr(sig_s2mm_interr),
        .sig_s_ready_dup_reg(p_0_in3_in),
        .sig_s_ready_out_reg(I_WR_DATA_CNTL_n_19),
        .sig_s_ready_out_reg_0(sig_skid2data_wready),
        .sig_s_ready_out_reg_1(I_S2MM_MMAP_SKID_BUF_n_5),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .\sig_strb_reg_out_reg[7] (sig_strb_skid_mux_out),
        .\sig_strb_skid_reg_reg[7] (sig_strb_skid_reg),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_err_stop(sig_tlast_err_stop),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wr_fifo(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/sig_wr_fifo ),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
  system_axi_cdma_0_0_axi_datamover_wr_status_cntl I_WR_STATUS_CNTLR
       (.D({sig_wsc2stat_status_0,sig_wsc2stat_status}),
        .FIFO_Full_reg(I_WR_STATUS_CNTLR_n_18),
        .\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg (sig_data2wsc_cmd_cmplt_reg),
        .\INFERRED_GEN.cnt_i_reg[0] (I_WR_STATUS_CNTLR_n_7),
        .in({sig_data2wsc_tag[3],sig_data2wsc_tag[2],sig_data2wsc_tag[1],sig_data2wsc_tag[0],sig_data2wsc_calc_err,sig_data2wsc_last_err,sig_data2wsc_cmd_cmplt}),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .out(sig_addr2data_addr_posted),
        .sig_addr2wsc_calc_error(sig_addr2wsc_calc_error),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2addr_stop_req(sig_data2addr_stop_req),
        .sig_halt_cmplt_reg(I_WR_STATUS_CNTLR_n_17),
        .sig_halt_reg_dly1_reg_0(sig_halt_reg),
        .sig_halt_reg_dly2_reg(I_WR_STATUS_CNTLR_n_8),
        .sig_inhibit_rdy_n(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done(\I_WRESP_STATUS_FIFO/sig_init_done ),
        .sig_init_done_0(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_init_done ),
        .sig_mmap_reset_reg_reg(I_CMD_STATUS_n_70),
        .sig_mmap_reset_reg_reg_0(I_CMD_STATUS_n_71),
        .\sig_next_tag_reg_reg[3] (I_WR_STATUS_CNTLR_n_15),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_s_h_halt_reg_reg(I_RESET_n_2),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_err_stop(sig_tlast_err_stop),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
endmodule

(* ORIG_REF_NAME = "axi_datamover_skid2mm_buf" *) 
module system_axi_cdma_0_0_axi_datamover_skid2mm_buf
   (out,
    sig_dqual_reg_empty_reg,
    m_axi_wvalid,
    sig_last_skid_reg,
    m_axi_wlast,
    \sig_next_tag_reg_reg[3] ,
    m_axi_wdata,
    Q,
    m_axi_wstrb,
    m_axi_aclk,
    sig_stream_rst,
    sig_data2skid_wlast,
    sig_last_skid_mux_out,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_init_reg,
    m_axi_wready,
    sig_halt_reg_reg,
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ,
    m_axi_rdata,
    D,
    \sig_next_strt_strb_reg_reg[7] );
  output out;
  output sig_dqual_reg_empty_reg;
  output m_axi_wvalid;
  output sig_last_skid_reg;
  output m_axi_wlast;
  output \sig_next_tag_reg_reg[3] ;
  output [63:0]m_axi_wdata;
  output [7:0]Q;
  output [7:0]m_axi_wstrb;
  input m_axi_aclk;
  input sig_stream_rst;
  input sig_data2skid_wlast;
  input sig_last_skid_mux_out;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_init_reg;
  input m_axi_wready;
  input sig_halt_reg_reg;
  input \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  input [63:0]m_axi_rdata;
  input [7:0]D;
  input [7:0]\sig_next_strt_strb_reg_reg[7] ;

  wire [7:0]D;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  wire [7:0]Q;
  wire m_axi_aclk;
  wire [63:0]m_axi_rdata;
  wire [63:0]m_axi_wdata;
  wire m_axi_wlast;
  wire m_axi_wready;
  wire [7:0]m_axi_wstrb;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2skid_wlast;
  wire sig_data_reg_out_en;
  wire [63:0]sig_data_skid_mux_out;
  wire [63:0]sig_data_skid_reg;
  wire sig_halt_reg_reg;
  wire sig_init_reg;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_dup;
  wire sig_m_valid_dup_i_1_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_m_valid_out;
  wire [7:0]\sig_next_strt_strb_reg_reg[7] ;
  wire \sig_next_tag_reg_reg[3] ;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_dup;
  wire sig_s_ready_dup_i_1_n_0;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_s_ready_out;
  wire sig_stream_rst;

  assign m_axi_wvalid = sig_m_valid_out;
  assign out = sig_s_ready_dup;
  assign sig_dqual_reg_empty_reg = sig_s_ready_out;
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[0]_i_1 
       (.I0(m_axi_rdata[0]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[0]),
        .O(sig_data_skid_mux_out[0]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[10]_i_1 
       (.I0(m_axi_rdata[10]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[10]),
        .O(sig_data_skid_mux_out[10]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[11]_i_1 
       (.I0(m_axi_rdata[11]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[11]),
        .O(sig_data_skid_mux_out[11]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[12]_i_1 
       (.I0(m_axi_rdata[12]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[12]),
        .O(sig_data_skid_mux_out[12]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[13]_i_1 
       (.I0(m_axi_rdata[13]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[13]),
        .O(sig_data_skid_mux_out[13]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[14]_i_1 
       (.I0(m_axi_rdata[14]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[14]),
        .O(sig_data_skid_mux_out[14]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[15]_i_1 
       (.I0(m_axi_rdata[15]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[15]),
        .O(sig_data_skid_mux_out[15]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[16]_i_1 
       (.I0(m_axi_rdata[16]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[16]),
        .O(sig_data_skid_mux_out[16]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[17]_i_1 
       (.I0(m_axi_rdata[17]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[17]),
        .O(sig_data_skid_mux_out[17]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[18]_i_1 
       (.I0(m_axi_rdata[18]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[18]),
        .O(sig_data_skid_mux_out[18]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[19]_i_1 
       (.I0(m_axi_rdata[19]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[19]),
        .O(sig_data_skid_mux_out[19]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[1]_i_1 
       (.I0(m_axi_rdata[1]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[1]),
        .O(sig_data_skid_mux_out[1]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[20]_i_1 
       (.I0(m_axi_rdata[20]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[20]),
        .O(sig_data_skid_mux_out[20]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[21]_i_1 
       (.I0(m_axi_rdata[21]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[21]),
        .O(sig_data_skid_mux_out[21]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[22]_i_1 
       (.I0(m_axi_rdata[22]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[22]),
        .O(sig_data_skid_mux_out[22]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[23]_i_1 
       (.I0(m_axi_rdata[23]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[23]),
        .O(sig_data_skid_mux_out[23]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[24]_i_1 
       (.I0(m_axi_rdata[24]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[24]),
        .O(sig_data_skid_mux_out[24]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[25]_i_1 
       (.I0(m_axi_rdata[25]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[25]),
        .O(sig_data_skid_mux_out[25]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[26]_i_1 
       (.I0(m_axi_rdata[26]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[26]),
        .O(sig_data_skid_mux_out[26]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[27]_i_1 
       (.I0(m_axi_rdata[27]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[27]),
        .O(sig_data_skid_mux_out[27]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[28]_i_1 
       (.I0(m_axi_rdata[28]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[28]),
        .O(sig_data_skid_mux_out[28]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[29]_i_1 
       (.I0(m_axi_rdata[29]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[29]),
        .O(sig_data_skid_mux_out[29]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[2]_i_1 
       (.I0(m_axi_rdata[2]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[2]),
        .O(sig_data_skid_mux_out[2]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[30]_i_1 
       (.I0(m_axi_rdata[30]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[30]),
        .O(sig_data_skid_mux_out[30]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[31]_i_1 
       (.I0(m_axi_rdata[31]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[31]),
        .O(sig_data_skid_mux_out[31]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[32]_i_1 
       (.I0(m_axi_rdata[32]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[32]),
        .O(sig_data_skid_mux_out[32]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[33]_i_1 
       (.I0(m_axi_rdata[33]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[33]),
        .O(sig_data_skid_mux_out[33]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[34]_i_1 
       (.I0(m_axi_rdata[34]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[34]),
        .O(sig_data_skid_mux_out[34]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[35]_i_1 
       (.I0(m_axi_rdata[35]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[35]),
        .O(sig_data_skid_mux_out[35]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[36]_i_1 
       (.I0(m_axi_rdata[36]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[36]),
        .O(sig_data_skid_mux_out[36]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[37]_i_1 
       (.I0(m_axi_rdata[37]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[37]),
        .O(sig_data_skid_mux_out[37]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[38]_i_1 
       (.I0(m_axi_rdata[38]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[38]),
        .O(sig_data_skid_mux_out[38]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[39]_i_1 
       (.I0(m_axi_rdata[39]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[39]),
        .O(sig_data_skid_mux_out[39]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[3]_i_1 
       (.I0(m_axi_rdata[3]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[3]),
        .O(sig_data_skid_mux_out[3]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[40]_i_1 
       (.I0(m_axi_rdata[40]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[40]),
        .O(sig_data_skid_mux_out[40]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[41]_i_1 
       (.I0(m_axi_rdata[41]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[41]),
        .O(sig_data_skid_mux_out[41]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[42]_i_1 
       (.I0(m_axi_rdata[42]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[42]),
        .O(sig_data_skid_mux_out[42]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[43]_i_1 
       (.I0(m_axi_rdata[43]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[43]),
        .O(sig_data_skid_mux_out[43]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[44]_i_1 
       (.I0(m_axi_rdata[44]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[44]),
        .O(sig_data_skid_mux_out[44]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[45]_i_1 
       (.I0(m_axi_rdata[45]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[45]),
        .O(sig_data_skid_mux_out[45]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[46]_i_1 
       (.I0(m_axi_rdata[46]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[46]),
        .O(sig_data_skid_mux_out[46]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[47]_i_1 
       (.I0(m_axi_rdata[47]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[47]),
        .O(sig_data_skid_mux_out[47]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[48]_i_1 
       (.I0(m_axi_rdata[48]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[48]),
        .O(sig_data_skid_mux_out[48]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[49]_i_1 
       (.I0(m_axi_rdata[49]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[49]),
        .O(sig_data_skid_mux_out[49]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[4]_i_1 
       (.I0(m_axi_rdata[4]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[4]),
        .O(sig_data_skid_mux_out[4]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[50]_i_1 
       (.I0(m_axi_rdata[50]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[50]),
        .O(sig_data_skid_mux_out[50]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[51]_i_1 
       (.I0(m_axi_rdata[51]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[51]),
        .O(sig_data_skid_mux_out[51]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[52]_i_1 
       (.I0(m_axi_rdata[52]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[52]),
        .O(sig_data_skid_mux_out[52]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[53]_i_1 
       (.I0(m_axi_rdata[53]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[53]),
        .O(sig_data_skid_mux_out[53]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[54]_i_1 
       (.I0(m_axi_rdata[54]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[54]),
        .O(sig_data_skid_mux_out[54]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[55]_i_1 
       (.I0(m_axi_rdata[55]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[55]),
        .O(sig_data_skid_mux_out[55]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[56]_i_1 
       (.I0(m_axi_rdata[56]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[56]),
        .O(sig_data_skid_mux_out[56]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[57]_i_1 
       (.I0(m_axi_rdata[57]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[57]),
        .O(sig_data_skid_mux_out[57]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[58]_i_1 
       (.I0(m_axi_rdata[58]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[58]),
        .O(sig_data_skid_mux_out[58]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[59]_i_1 
       (.I0(m_axi_rdata[59]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[59]),
        .O(sig_data_skid_mux_out[59]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[5]_i_1 
       (.I0(m_axi_rdata[5]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[5]),
        .O(sig_data_skid_mux_out[5]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[60]_i_1 
       (.I0(m_axi_rdata[60]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[60]),
        .O(sig_data_skid_mux_out[60]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[61]_i_1 
       (.I0(m_axi_rdata[61]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[61]),
        .O(sig_data_skid_mux_out[61]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[62]_i_1 
       (.I0(m_axi_rdata[62]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[62]),
        .O(sig_data_skid_mux_out[62]));
  LUT2 #(
    .INIT(4'hB)) 
    \sig_data_reg_out[63]_i_1 
       (.I0(m_axi_wready),
        .I1(sig_m_valid_dup),
        .O(sig_data_reg_out_en));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[63]_i_2 
       (.I0(m_axi_rdata[63]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[63]),
        .O(sig_data_skid_mux_out[63]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[6]_i_1 
       (.I0(m_axi_rdata[6]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[6]),
        .O(sig_data_skid_mux_out[6]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[7]_i_1 
       (.I0(m_axi_rdata[7]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[7]),
        .O(sig_data_skid_mux_out[7]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[8]_i_1 
       (.I0(m_axi_rdata[8]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[8]),
        .O(sig_data_skid_mux_out[8]));
  LUT3 #(
    .INIT(8'hB8)) 
    \sig_data_reg_out[9]_i_1 
       (.I0(m_axi_rdata[9]),
        .I1(sig_s_ready_dup),
        .I2(sig_data_skid_reg[9]),
        .O(sig_data_skid_mux_out[9]));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[0]),
        .Q(m_axi_wdata[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[10]),
        .Q(m_axi_wdata[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[11]),
        .Q(m_axi_wdata[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[12]),
        .Q(m_axi_wdata[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[13]),
        .Q(m_axi_wdata[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[14]),
        .Q(m_axi_wdata[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[15]),
        .Q(m_axi_wdata[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[16] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[16]),
        .Q(m_axi_wdata[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[17] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[17]),
        .Q(m_axi_wdata[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[18] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[18]),
        .Q(m_axi_wdata[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[19] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[19]),
        .Q(m_axi_wdata[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[1]),
        .Q(m_axi_wdata[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[20] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[20]),
        .Q(m_axi_wdata[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[21] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[21]),
        .Q(m_axi_wdata[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[22] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[22]),
        .Q(m_axi_wdata[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[23] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[23]),
        .Q(m_axi_wdata[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[24] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[24]),
        .Q(m_axi_wdata[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[25] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[25]),
        .Q(m_axi_wdata[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[26] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[26]),
        .Q(m_axi_wdata[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[27] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[27]),
        .Q(m_axi_wdata[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[28] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[28]),
        .Q(m_axi_wdata[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[29] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[29]),
        .Q(m_axi_wdata[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[2]),
        .Q(m_axi_wdata[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[30] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[30]),
        .Q(m_axi_wdata[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[31] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[31]),
        .Q(m_axi_wdata[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[32] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[32]),
        .Q(m_axi_wdata[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[33] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[33]),
        .Q(m_axi_wdata[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[34] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[34]),
        .Q(m_axi_wdata[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[35] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[35]),
        .Q(m_axi_wdata[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[36] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[36]),
        .Q(m_axi_wdata[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[37] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[37]),
        .Q(m_axi_wdata[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[38] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[38]),
        .Q(m_axi_wdata[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[39] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[39]),
        .Q(m_axi_wdata[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[3]),
        .Q(m_axi_wdata[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[40] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[40]),
        .Q(m_axi_wdata[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[41] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[41]),
        .Q(m_axi_wdata[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[42] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[42]),
        .Q(m_axi_wdata[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[43] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[43]),
        .Q(m_axi_wdata[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[44] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[44]),
        .Q(m_axi_wdata[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[45] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[45]),
        .Q(m_axi_wdata[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[46] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[46]),
        .Q(m_axi_wdata[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[47] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[47]),
        .Q(m_axi_wdata[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[48] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[48]),
        .Q(m_axi_wdata[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[49] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[49]),
        .Q(m_axi_wdata[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[4]),
        .Q(m_axi_wdata[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[50] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[50]),
        .Q(m_axi_wdata[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[51] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[51]),
        .Q(m_axi_wdata[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[52] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[52]),
        .Q(m_axi_wdata[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[53] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[53]),
        .Q(m_axi_wdata[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[54] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[54]),
        .Q(m_axi_wdata[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[55] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[55]),
        .Q(m_axi_wdata[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[56] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[56]),
        .Q(m_axi_wdata[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[57] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[57]),
        .Q(m_axi_wdata[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[58] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[58]),
        .Q(m_axi_wdata[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[59] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[59]),
        .Q(m_axi_wdata[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[5]),
        .Q(m_axi_wdata[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[60] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[60]),
        .Q(m_axi_wdata[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[61] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[61]),
        .Q(m_axi_wdata[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[62] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[62]),
        .Q(m_axi_wdata[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[63] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[63]),
        .Q(m_axi_wdata[63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[6]),
        .Q(m_axi_wdata[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[7]),
        .Q(m_axi_wdata[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[8]),
        .Q(m_axi_wdata[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_reg_out_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_data_skid_mux_out[9]),
        .Q(m_axi_wdata[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[0]),
        .Q(sig_data_skid_reg[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[10]),
        .Q(sig_data_skid_reg[10]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[11]),
        .Q(sig_data_skid_reg[11]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[12]),
        .Q(sig_data_skid_reg[12]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[13]),
        .Q(sig_data_skid_reg[13]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[14]),
        .Q(sig_data_skid_reg[14]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[15]),
        .Q(sig_data_skid_reg[15]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[16] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[16]),
        .Q(sig_data_skid_reg[16]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[17] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[17]),
        .Q(sig_data_skid_reg[17]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[18] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[18]),
        .Q(sig_data_skid_reg[18]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[19] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[19]),
        .Q(sig_data_skid_reg[19]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[1]),
        .Q(sig_data_skid_reg[1]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[20] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[20]),
        .Q(sig_data_skid_reg[20]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[21] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[21]),
        .Q(sig_data_skid_reg[21]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[22] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[22]),
        .Q(sig_data_skid_reg[22]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[23] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[23]),
        .Q(sig_data_skid_reg[23]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[24] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[24]),
        .Q(sig_data_skid_reg[24]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[25] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[25]),
        .Q(sig_data_skid_reg[25]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[26] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[26]),
        .Q(sig_data_skid_reg[26]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[27] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[27]),
        .Q(sig_data_skid_reg[27]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[28] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[28]),
        .Q(sig_data_skid_reg[28]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[29] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[29]),
        .Q(sig_data_skid_reg[29]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[2]),
        .Q(sig_data_skid_reg[2]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[30] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[30]),
        .Q(sig_data_skid_reg[30]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[31] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[31]),
        .Q(sig_data_skid_reg[31]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[32] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[32]),
        .Q(sig_data_skid_reg[32]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[33] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[33]),
        .Q(sig_data_skid_reg[33]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[34] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[34]),
        .Q(sig_data_skid_reg[34]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[35] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[35]),
        .Q(sig_data_skid_reg[35]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[36] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[36]),
        .Q(sig_data_skid_reg[36]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[37] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[37]),
        .Q(sig_data_skid_reg[37]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[38] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[38]),
        .Q(sig_data_skid_reg[38]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[39] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[39]),
        .Q(sig_data_skid_reg[39]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[3]),
        .Q(sig_data_skid_reg[3]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[40] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[40]),
        .Q(sig_data_skid_reg[40]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[41] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[41]),
        .Q(sig_data_skid_reg[41]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[42] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[42]),
        .Q(sig_data_skid_reg[42]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[43] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[43]),
        .Q(sig_data_skid_reg[43]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[44] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[44]),
        .Q(sig_data_skid_reg[44]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[45] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[45]),
        .Q(sig_data_skid_reg[45]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[46] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[46]),
        .Q(sig_data_skid_reg[46]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[47] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[47]),
        .Q(sig_data_skid_reg[47]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[48] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[48]),
        .Q(sig_data_skid_reg[48]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[49] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[49]),
        .Q(sig_data_skid_reg[49]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[4]),
        .Q(sig_data_skid_reg[4]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[50] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[50]),
        .Q(sig_data_skid_reg[50]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[51] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[51]),
        .Q(sig_data_skid_reg[51]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[52] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[52]),
        .Q(sig_data_skid_reg[52]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[53] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[53]),
        .Q(sig_data_skid_reg[53]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[54] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[54]),
        .Q(sig_data_skid_reg[54]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[55] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[55]),
        .Q(sig_data_skid_reg[55]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[56] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[56]),
        .Q(sig_data_skid_reg[56]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[57] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[57]),
        .Q(sig_data_skid_reg[57]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[58] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[58]),
        .Q(sig_data_skid_reg[58]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[59] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[59]),
        .Q(sig_data_skid_reg[59]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[5]),
        .Q(sig_data_skid_reg[5]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[60] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[60]),
        .Q(sig_data_skid_reg[60]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[61] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[61]),
        .Q(sig_data_skid_reg[61]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[62] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[62]),
        .Q(sig_data_skid_reg[62]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[63] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[63]),
        .Q(sig_data_skid_reg[63]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[6]),
        .Q(sig_data_skid_reg[6]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[7]),
        .Q(sig_data_skid_reg[7]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[8]),
        .Q(sig_data_skid_reg[8]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data_skid_reg_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(m_axi_rdata[9]),
        .Q(sig_data_skid_reg[9]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_reg_out_reg
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(sig_last_skid_mux_out),
        .Q(m_axi_wlast),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_skid_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(sig_data2skid_wlast),
        .Q(sig_last_skid_reg),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'h000000005DDD0000)) 
    sig_m_valid_dup_i_1
       (.I0(sig_halt_reg_reg),
        .I1(sig_m_valid_dup),
        .I2(sig_s_ready_dup),
        .I3(m_axi_wready),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I5(sig_init_reg),
        .O(sig_m_valid_dup_i_1_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_dup_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1_n_0),
        .Q(sig_m_valid_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_m_valid_out_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_m_valid_dup_i_1_n_0),
        .Q(sig_m_valid_out),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \sig_next_tag_reg[3]_i_6 
       (.I0(sig_s_ready_out),
        .I1(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ),
        .O(\sig_next_tag_reg_reg[3] ));
  LUT6 #(
    .INIT(64'hAAA8AAAAA8A8A8A8)) 
    sig_s_ready_dup_i_1
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_init_reg),
        .I2(m_axi_wready),
        .I3(sig_halt_reg_reg),
        .I4(sig_m_valid_dup),
        .I5(sig_s_ready_dup),
        .O(sig_s_ready_dup_i_1_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_dup_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1_n_0),
        .Q(sig_s_ready_dup),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_s_ready_out_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_s_ready_dup_i_1_n_0),
        .Q(sig_s_ready_out),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_next_strt_strb_reg_reg[7] [0]),
        .Q(m_axi_wstrb[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_next_strt_strb_reg_reg[7] [1]),
        .Q(m_axi_wstrb[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_next_strt_strb_reg_reg[7] [2]),
        .Q(m_axi_wstrb[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_next_strt_strb_reg_reg[7] [3]),
        .Q(m_axi_wstrb[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_next_strt_strb_reg_reg[7] [4]),
        .Q(m_axi_wstrb[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_next_strt_strb_reg_reg[7] [5]),
        .Q(m_axi_wstrb[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_next_strt_strb_reg_reg[7] [6]),
        .Q(m_axi_wstrb[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_reg_out_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_data_reg_out_en),
        .D(\sig_next_strt_strb_reg_reg[7] [7]),
        .Q(m_axi_wstrb[7]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[0]),
        .Q(Q[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[1]),
        .Q(Q[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[2]),
        .Q(Q[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[3]),
        .Q(Q[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[4]),
        .Q(Q[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[5]),
        .Q(Q[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[6]),
        .Q(Q[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_strb_skid_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_s_ready_dup),
        .D(D[7]),
        .Q(Q[7]),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_wr_status_cntl" *) 
module system_axi_cdma_0_0_axi_datamover_wr_status_cntl
   (D,
    \INFERRED_GEN.cnt_i_reg[0] ,
    sig_halt_reg_dly2_reg,
    sig_halt_reg_dly1_reg_0,
    sig_wsc2stat_status_valid,
    sig_wdc_status_going_full,
    sig_init_done,
    sig_init_done_0,
    sig_inhibit_rdy_n,
    \sig_next_tag_reg_reg[3] ,
    m_axi_bready,
    sig_halt_cmplt_reg,
    FIFO_Full_reg,
    m_axi_aclk,
    sig_stream_rst,
    sig_mmap_reset_reg_reg,
    sig_mmap_reset_reg_reg_0,
    sig_s_h_halt_reg_reg,
    sig_stat2wsc_status_ready,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    out,
    sig_data2addr_stop_req,
    m_axi_bvalid,
    sig_tlast_err_stop,
    sig_push_to_wsc,
    sig_addr_reg_empty,
    sig_addr2wsc_calc_error,
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ,
    m_axi_bresp,
    in);
  output [6:0]D;
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output sig_halt_reg_dly2_reg;
  output sig_halt_reg_dly1_reg_0;
  output sig_wsc2stat_status_valid;
  output sig_wdc_status_going_full;
  output sig_init_done;
  output sig_init_done_0;
  output sig_inhibit_rdy_n;
  output \sig_next_tag_reg_reg[3] ;
  output m_axi_bready;
  output sig_halt_cmplt_reg;
  output FIFO_Full_reg;
  input m_axi_aclk;
  input sig_stream_rst;
  input sig_mmap_reset_reg_reg;
  input sig_mmap_reset_reg_reg_0;
  input sig_s_h_halt_reg_reg;
  input sig_stat2wsc_status_ready;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input out;
  input sig_data2addr_stop_req;
  input m_axi_bvalid;
  input sig_tlast_err_stop;
  input sig_push_to_wsc;
  input sig_addr_reg_empty;
  input sig_addr2wsc_calc_error;
  input \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  input [1:0]m_axi_bresp;
  input [0:6]in;

  wire [6:0]D;
  wire FIFO_Full_reg;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_15 ;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_16 ;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_4 ;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_5 ;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_6 ;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_7 ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg[3]_i_1_n_0 ;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire I_WRESP_STATUS_FIFO_n_1;
  wire I_WRESP_STATUS_FIFO_n_2;
  wire I_WRESP_STATUS_FIFO_n_3;
  wire I_WRESP_STATUS_FIFO_n_4;
  wire I_WRESP_STATUS_FIFO_n_5;
  wire I_WRESP_STATUS_FIFO_n_8;
  wire [0:6]in;
  wire m_axi_aclk;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire out;
  wire p_4_out;
  wire sig_addr2wsc_calc_error;
  wire \sig_addr_posted_cntr[0]_i_1_n_0 ;
  wire [3:0]sig_addr_posted_cntr_reg__0;
  wire sig_addr_reg_empty;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_coelsc_reg_empty;
  wire sig_data2addr_stop_req;
  wire [6:0]sig_dcntl_sfifo_out;
  wire sig_halt_cmplt_i_3_n_0;
  wire sig_halt_cmplt_reg;
  wire sig_halt_reg_dly1_reg_0;
  wire sig_halt_reg_dly2_reg;
  wire sig_inhibit_rdy_n;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_mmap_reset_reg_reg;
  wire sig_mmap_reset_reg_reg_0;
  wire \sig_next_tag_reg_reg[3] ;
  wire sig_push_coelsc_reg;
  wire sig_push_to_wsc;
  wire sig_rd_empty;
  wire sig_s_h_halt_reg_reg;
  wire sig_stat2wsc_status_ready;
  wire sig_statcnt_gt_eq_thres;
  wire sig_stream_rst;
  wire sig_tlast_err_stop;
  wire \sig_wdc_statcnt[0]_i_1_n_0 ;
  wire [3:0]sig_wdc_statcnt_reg__0;
  wire sig_wdc_status_going_full;
  wire sig_wsc2stat_status_valid;

  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'hE)) 
    FIFO_Full_i_2__0
       (.I0(sig_halt_reg_dly1_reg_0),
        .I1(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ),
        .O(FIFO_Full_reg));
  system_axi_cdma_0_0_axi_datamover_fifo__parameterized4 \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO 
       (.D({\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_5 ,\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_6 ,\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_7 }),
        .E(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_4 ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg (D[4]),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg (\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_16 ),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (sig_inhibit_rdy_n),
        .\INFERRED_GEN.cnt_i_reg[1] (\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_15 ),
        .\INFERRED_GEN.cnt_i_reg[3] (sig_rd_empty),
        .Q(sig_wdc_statcnt_reg__0),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .out({sig_dcntl_sfifo_out[6:2],sig_dcntl_sfifo_out[0]}),
        .p_4_out(p_4_out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_init_done_0(sig_init_done_0),
        .sig_mmap_reset_reg_reg(sig_mmap_reset_reg_reg_0),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_err_stop(sig_tlast_err_stop));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(I_WRESP_STATUS_FIFO_n_4),
        .Q(D[5]),
        .R(\GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(p_4_out),
        .Q(D[4]),
        .R(\GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg[3]_i_1_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_16 ),
        .Q(sig_coelsc_reg_empty),
        .S(\GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[0]),
        .Q(sig_wsc2stat_status_valid),
        .R(\GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(I_WRESP_STATUS_FIFO_n_5),
        .Q(D[6]),
        .R(\GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg[3]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'h8F)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg[3]_i_1 
       (.I0(sig_wsc2stat_status_valid),
        .I1(sig_stat2wsc_status_ready),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[3]),
        .Q(D[0]),
        .R(\GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[4]),
        .Q(D[1]),
        .R(\GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[5]),
        .Q(D[2]),
        .R(\GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg[3]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[6]),
        .Q(D[3]),
        .R(\GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg[3]_i_1_n_0 ));
  system_axi_cdma_0_0_axi_datamover_fifo__parameterized3 I_WRESP_STATUS_FIFO
       (.D({I_WRESP_STATUS_FIFO_n_1,I_WRESP_STATUS_FIFO_n_2,I_WRESP_STATUS_FIFO_n_3}),
        .E(I_WRESP_STATUS_FIFO_n_8),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg (I_WRESP_STATUS_FIFO_n_4),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg (I_WRESP_STATUS_FIFO_n_5),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 (D[6:5]),
        .\INFERRED_GEN.cnt_i_reg[2] (sig_rd_empty),
        .\INFERRED_GEN.cnt_i_reg[3] (\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_15 ),
        .Q(sig_addr_posted_cntr_reg__0),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .out(out),
        .sig_data2wsc_calc_err_reg(sig_dcntl_sfifo_out[2]),
        .sig_halt_reg_reg(sig_halt_reg_dly1_reg_0),
        .sig_init_done(sig_init_done),
        .sig_mmap_reset_reg_reg(sig_mmap_reset_reg_reg),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_stream_rst(sig_stream_rst));
  LUT1 #(
    .INIT(2'h1)) 
    \sig_addr_posted_cntr[0]_i_1 
       (.I0(sig_addr_posted_cntr_reg__0[0]),
        .O(\sig_addr_posted_cntr[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[0] 
       (.C(m_axi_aclk),
        .CE(I_WRESP_STATUS_FIFO_n_8),
        .D(\sig_addr_posted_cntr[0]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr_reg__0[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[1] 
       (.C(m_axi_aclk),
        .CE(I_WRESP_STATUS_FIFO_n_8),
        .D(I_WRESP_STATUS_FIFO_n_3),
        .Q(sig_addr_posted_cntr_reg__0[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[2] 
       (.C(m_axi_aclk),
        .CE(I_WRESP_STATUS_FIFO_n_8),
        .D(I_WRESP_STATUS_FIFO_n_2),
        .Q(sig_addr_posted_cntr_reg__0[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[3] 
       (.C(m_axi_aclk),
        .CE(I_WRESP_STATUS_FIFO_n_8),
        .D(I_WRESP_STATUS_FIFO_n_1),
        .Q(sig_addr_posted_cntr_reg__0[3]),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'hF3FFFDFFFFFFFFFF)) 
    sig_halt_cmplt_i_2__0
       (.I0(sig_addr_reg_empty),
        .I1(sig_addr_posted_cntr_reg__0[0]),
        .I2(sig_addr_posted_cntr_reg__0[1]),
        .I3(sig_halt_cmplt_i_3_n_0),
        .I4(sig_addr2wsc_calc_error),
        .I5(FIFO_Full_reg),
        .O(sig_halt_cmplt_reg));
  LUT2 #(
    .INIT(4'h1)) 
    sig_halt_cmplt_i_3
       (.I0(sig_addr_posted_cntr_reg__0[2]),
        .I1(sig_addr_posted_cntr_reg__0[3]),
        .O(sig_halt_cmplt_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly1_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly1_reg_0),
        .Q(sig_halt_reg_dly2_reg),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_s_h_halt_reg_reg),
        .Q(sig_halt_reg_dly1_reg_0),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \sig_next_tag_reg[3]_i_5 
       (.I0(sig_halt_reg_dly1_reg_0),
        .I1(sig_data2addr_stop_req),
        .O(\sig_next_tag_reg_reg[3] ));
  LUT1 #(
    .INIT(2'h1)) 
    \sig_wdc_statcnt[0]_i_1 
       (.I0(sig_wdc_statcnt_reg__0[0]),
        .O(\sig_wdc_statcnt[0]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[0] 
       (.C(m_axi_aclk),
        .CE(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_4 ),
        .D(\sig_wdc_statcnt[0]_i_1_n_0 ),
        .Q(sig_wdc_statcnt_reg__0[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[1] 
       (.C(m_axi_aclk),
        .CE(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_4 ),
        .D(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_7 ),
        .Q(sig_wdc_statcnt_reg__0[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[2] 
       (.C(m_axi_aclk),
        .CE(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_4 ),
        .D(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_6 ),
        .Q(sig_wdc_statcnt_reg__0[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[3] 
       (.C(m_axi_aclk),
        .CE(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_4 ),
        .D(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_5 ),
        .Q(sig_wdc_statcnt_reg__0[3]),
        .R(sig_stream_rst));
  LUT2 #(
    .INIT(4'hE)) 
    sig_wdc_status_going_full_i_1__0
       (.I0(sig_wdc_statcnt_reg__0[2]),
        .I1(sig_wdc_statcnt_reg__0[3]),
        .O(sig_statcnt_gt_eq_thres));
  FDRE #(
    .INIT(1'b0)) 
    sig_wdc_status_going_full_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_statcnt_gt_eq_thres),
        .Q(sig_wdc_status_going_full),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "axi_datamover_wrdata_cntl" *) 
module system_axi_cdma_0_0_axi_datamover_wrdata_cntl
   (\INFERRED_GEN.cnt_i_reg[1] ,
    sig_next_eof_reg,
    sig_push_to_wsc,
    in,
    sig_init_done,
    sig_inhibit_rdy_n,
    sig_data2wsc_cmd_cmplt_reg_0,
    sig_tlast_err_stop,
    SR,
    \sig_next_tag_reg_reg[3]_0 ,
    \FSM_sequential_sig_sm_state_reg[2] ,
    sig_first_dbeat_reg_0,
    sig_wr_fifo,
    sig_s_ready_out_reg,
    m_axi_rready,
    sig_last_mmap_dbeat,
    sig_last_skid_mux_out,
    sig_data2skid_wlast,
    \sig_strb_reg_out_reg[7] ,
    Q,
    D,
    sig_halt_cmplt_reg,
    sig_stream_rst,
    sig_halt_reg_dly1_reg,
    m_axi_aclk,
    sig_mmap_reset_reg_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_inhibit_rdy_n_0,
    FIFO_Full_reg,
    m_axi_rlast,
    sig_last_dbeat_reg_0,
    sig_s2mm_interr,
    sig_dm_mm2s_err,
    sig_calc_error_reg_reg,
    sig_mm2s_interr,
    sig_dqual_reg_full_reg_0,
    sig_halt_reg_reg,
    sig_next_eof_reg_reg_0,
    sig_s_ready_out_reg_0,
    \sig_next_last_strb_reg_reg[5]_0 ,
    \sig_next_last_strb_reg_reg[6]_0 ,
    p_1_out,
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ,
    sig_coelsc_reg_full_reg,
    \sig_addr_posted_cntr_reg[1]_0 ,
    \sig_addr_posted_cntr_reg[0]_0 ,
    m_axi_rvalid,
    sig_data2addr_stop_req,
    sig_halt_reg_reg_0,
    sig_s_ready_out_reg_1,
    out,
    sig_wdc_status_going_full,
    sig_wsc2stat_status_valid,
    sig_stat2wsc_status_ready,
    sig_s_ready_dup_reg,
    sig_last_skid_reg,
    \sig_strb_skid_reg_reg[7] ,
    sig_addr_reg_empty_reg,
    sig_dm_s2mm_halt_cmplt,
    sig_calc_error_reg_reg_0);
  output \INFERRED_GEN.cnt_i_reg[1] ;
  output sig_next_eof_reg;
  output sig_push_to_wsc;
  output [0:6]in;
  output sig_init_done;
  output sig_inhibit_rdy_n;
  output sig_data2wsc_cmd_cmplt_reg_0;
  output sig_tlast_err_stop;
  output [0:0]SR;
  output \sig_next_tag_reg_reg[3]_0 ;
  output \FSM_sequential_sig_sm_state_reg[2] ;
  output sig_first_dbeat_reg_0;
  output sig_wr_fifo;
  output sig_s_ready_out_reg;
  output m_axi_rready;
  output sig_last_mmap_dbeat;
  output sig_last_skid_mux_out;
  output sig_data2skid_wlast;
  output [7:0]\sig_strb_reg_out_reg[7] ;
  output [7:0]Q;
  output [7:0]D;
  output sig_halt_cmplt_reg;
  input sig_stream_rst;
  input sig_halt_reg_dly1_reg;
  input m_axi_aclk;
  input sig_mmap_reset_reg_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_inhibit_rdy_n_0;
  input FIFO_Full_reg;
  input m_axi_rlast;
  input sig_last_dbeat_reg_0;
  input sig_s2mm_interr;
  input sig_dm_mm2s_err;
  input [3:0]sig_calc_error_reg_reg;
  input sig_mm2s_interr;
  input sig_dqual_reg_full_reg_0;
  input sig_halt_reg_reg;
  input sig_next_eof_reg_reg_0;
  input sig_s_ready_out_reg_0;
  input \sig_next_last_strb_reg_reg[5]_0 ;
  input \sig_next_last_strb_reg_reg[6]_0 ;
  input p_1_out;
  input \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ;
  input sig_coelsc_reg_full_reg;
  input \sig_addr_posted_cntr_reg[1]_0 ;
  input \sig_addr_posted_cntr_reg[0]_0 ;
  input m_axi_rvalid;
  input sig_data2addr_stop_req;
  input sig_halt_reg_reg_0;
  input sig_s_ready_out_reg_1;
  input out;
  input sig_wdc_status_going_full;
  input sig_wsc2stat_status_valid;
  input sig_stat2wsc_status_ready;
  input sig_s_ready_dup_reg;
  input sig_last_skid_reg;
  input [7:0]\sig_strb_skid_reg_reg[7] ;
  input sig_addr_reg_empty_reg;
  input sig_dm_s2mm_halt_cmplt;
  input [22:0]sig_calc_error_reg_reg_0;

  wire [7:0]D;
  wire FIFO_Full_reg;
  wire \FSM_sequential_sig_sm_state_reg[2] ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_39 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_40 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_41 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_42 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_43 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_44 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8 ;
  wire \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9 ;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1__0_n_0 ;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1__0_n_0 ;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [7:0]Q;
  wire [0:0]SR;
  wire [0:6]in;
  wire m_axi_aclk;
  wire m_axi_rlast;
  wire m_axi_rready;
  wire m_axi_rvalid;
  wire out;
  wire [2:0]p_0_in__1;
  wire [35:0]p_0_out;
  wire p_1_out;
  wire [2:0]sig_addr_posted_cntr;
  wire \sig_addr_posted_cntr[0]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[1]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[2]_i_1_n_0 ;
  wire \sig_addr_posted_cntr_reg[0]_0 ;
  wire \sig_addr_posted_cntr_reg[1]_0 ;
  wire sig_addr_reg_empty_reg;
  wire [3:0]sig_calc_error_reg_reg;
  wire [22:0]sig_calc_error_reg_reg_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_coelsc_reg_full_reg;
  wire sig_data2addr_stop_req;
  wire sig_data2skid_wlast;
  wire sig_data2wsc_cmd_cmplt0;
  wire sig_data2wsc_cmd_cmplt_i_2_n_0;
  wire sig_data2wsc_cmd_cmplt_i_4_n_0;
  wire sig_data2wsc_cmd_cmplt_i_7_n_0;
  wire sig_data2wsc_cmd_cmplt_reg_0;
  wire sig_data2wsc_last_err0;
  wire sig_data2wsc_last_err_i_3_n_0;
  wire [7:0]sig_dbeat_cntr_reg__0;
  wire sig_dm_mm2s_err;
  wire sig_dm_s2mm_halt_cmplt;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_full;
  wire sig_dqual_reg_full_reg_0;
  wire sig_first_dbeat_reg_0;
  wire sig_first_dbeat_reg_n_0;
  wire sig_halt_cmplt_reg;
  wire sig_halt_reg_dly1_reg;
  wire sig_halt_reg_dly2;
  wire sig_halt_reg_dly3;
  wire sig_halt_reg_reg;
  wire sig_halt_reg_reg_0;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_0;
  wire sig_init_done;
  wire sig_last_dbeat_i_3_n_0;
  wire sig_last_dbeat_i_4_n_0;
  wire sig_last_dbeat_i_5_n_0;
  wire sig_last_dbeat_i_6_n_0;
  wire sig_last_dbeat_reg_0;
  wire sig_last_dbeat_reg_n_0;
  wire sig_last_mmap_dbeat;
  wire sig_last_mmap_dbeat_0;
  wire sig_last_mmap_dbeat_reg;
  wire sig_last_skid_mux_out;
  wire sig_last_skid_reg;
  wire sig_last_skid_reg_i_2_n_0;
  wire sig_ld_new_cmd_reg;
  wire sig_mm2s_interr;
  wire sig_mmap_reset_reg_reg;
  wire sig_next_calc_error_reg;
  wire sig_next_cmd_cmplt_reg;
  wire sig_next_eof_reg;
  wire sig_next_eof_reg_reg_0;
  wire \sig_next_last_strb_reg_reg[5]_0 ;
  wire \sig_next_last_strb_reg_reg[6]_0 ;
  wire sig_next_sequential_reg;
  wire \sig_next_strt_strb_reg_reg_n_0_[0] ;
  wire \sig_next_strt_strb_reg_reg_n_0_[1] ;
  wire \sig_next_strt_strb_reg_reg_n_0_[2] ;
  wire \sig_next_strt_strb_reg_reg_n_0_[3] ;
  wire \sig_next_strt_strb_reg_reg_n_0_[4] ;
  wire \sig_next_strt_strb_reg_reg_n_0_[5] ;
  wire \sig_next_strt_strb_reg_reg_n_0_[6] ;
  wire \sig_next_strt_strb_reg_reg_n_0_[7] ;
  wire \sig_next_tag_reg[3]_i_7_n_0 ;
  wire \sig_next_tag_reg_reg[3]_0 ;
  wire \sig_next_tag_reg_reg_n_0_[0] ;
  wire \sig_next_tag_reg_reg_n_0_[1] ;
  wire \sig_next_tag_reg_reg_n_0_[2] ;
  wire \sig_next_tag_reg_reg_n_0_[3] ;
  wire sig_push_dqual_reg;
  wire sig_push_err2wsc;
  wire sig_push_err2wsc_i_1__0_n_0;
  wire sig_push_to_wsc;
  wire sig_push_to_wsc_i_1__0_n_0;
  wire sig_push_to_wsc_i_2__0_n_0;
  wire sig_s2mm_interr;
  wire sig_s_ready_dup_reg;
  wire sig_s_ready_out_reg;
  wire sig_s_ready_out_reg_0;
  wire sig_s_ready_out_reg_1;
  wire sig_stat2wsc_status_ready;
  wire [7:0]\sig_strb_reg_out_reg[7] ;
  wire [7:0]\sig_strb_skid_reg_reg[7] ;
  wire sig_stream_rst;
  wire sig_tlast_err_stop;
  wire sig_wdc_status_going_full;
  wire sig_wr_fifo;
  wire sig_wsc2stat_status_valid;

  LUT5 #(
    .INIT(32'h00000001)) 
    \FSM_sequential_sig_sm_state[2]_i_3 
       (.I0(sig_s2mm_interr),
        .I1(sig_dm_mm2s_err),
        .I2(sig_data2wsc_cmd_cmplt_reg_0),
        .I3(sig_calc_error_reg_reg[3]),
        .I4(sig_mm2s_interr),
        .O(\FSM_sequential_sig_sm_state_reg[2] ));
  system_axi_cdma_0_0_axi_datamover_fifo__parameterized5 \GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO 
       (.D({\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8 ,\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9 ,p_0_in__1}),
        .E(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ),
        .\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg (sig_data2wsc_cmd_cmplt_reg_0),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (sig_inhibit_rdy_n),
        .Q(sig_dbeat_cntr_reg__0),
        .in({sig_calc_error_reg_reg[3],sig_calc_error_reg_reg_0[22:4],sig_calc_error_reg_reg[2:0],sig_calc_error_reg_reg_0[3:0]}),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_rvalid(m_axi_rvalid),
        .out({p_0_out[35:32],p_0_out[30:15],p_0_out[3:0]}),
        .p_1_out(p_1_out),
        .sel(sig_wr_fifo),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .\sig_addr_posted_cntr_reg[0] (\sig_addr_posted_cntr_reg[0]_0 ),
        .\sig_addr_posted_cntr_reg[1] (\sig_addr_posted_cntr_reg[1]_0 ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .\sig_dbeat_cntr_reg[0] (sig_last_skid_reg_i_2_n_0),
        .\sig_dbeat_cntr_reg[4] (sig_first_dbeat_reg_0),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_39 ),
        .sig_dqual_reg_empty_reg_0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_40 ),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_first_dbeat_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_44 ),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_n_0),
        .sig_halt_cmplt_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_41 ),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_init_done(sig_init_done),
        .sig_last_dbeat_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_42 ),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_n_0),
        .sig_last_mmap_dbeat_0(sig_last_mmap_dbeat_0),
        .sig_last_mmap_dbeat_reg(sig_last_mmap_dbeat_reg),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_ld_new_cmd_reg_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_43 ),
        .sig_mmap_reset_reg_reg(sig_mmap_reset_reg_reg),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_calc_error_reg_reg(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3 ),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_posted_to_axi_reg(out),
        .sig_push_dqual_reg(sig_push_dqual_reg),
        .sig_s_ready_out_reg(sig_data2wsc_last_err_i_3_n_0),
        .sig_s_ready_out_reg_0(sig_s_ready_out_reg_0),
        .sig_s_ready_out_reg_1(sig_last_dbeat_i_3_n_0),
        .sig_s_ready_out_reg_2(sig_last_dbeat_i_4_n_0),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
  LUT5 #(
    .INIT(32'hFFFF0800)) 
    \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1__0 
       (.I0(sig_push_to_wsc),
        .I1(sig_inhibit_rdy_n_0),
        .I2(FIFO_Full_reg),
        .I3(sig_data2wsc_cmd_cmplt_reg_0),
        .I4(sig_tlast_err_stop),
        .O(\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1__0_n_0 ),
        .Q(sig_tlast_err_stop),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'hFFFFFFFF40454040)) 
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1__0 
       (.I0(sig_halt_reg_reg),
        .I1(sig_data2wsc_cmd_cmplt_i_4_n_0),
        .I2(sig_dqual_reg_full_reg_0),
        .I3(sig_next_eof_reg_reg_0),
        .I4(sig_data2wsc_last_err_i_3_n_0),
        .I5(sig_data2wsc_cmd_cmplt_reg_0),
        .O(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1__0_n_0 ),
        .Q(sig_data2wsc_cmd_cmplt_reg_0),
        .R(sig_stream_rst));
  LUT6 #(
    .INIT(64'h00000000EEEEEFEE)) 
    m_axi_rready_INST_0
       (.I0(sig_halt_reg_reg),
        .I1(sig_data2addr_stop_req),
        .I2(sig_data2wsc_cmd_cmplt_reg_0),
        .I3(sig_s_ready_out_reg_0),
        .I4(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_39 ),
        .I5(\sig_addr_posted_cntr_reg[0]_0 ),
        .O(m_axi_rready));
  LUT5 #(
    .INIT(32'hF08F0EF0)) 
    \sig_addr_posted_cntr[0]_i_1 
       (.I0(sig_addr_posted_cntr[1]),
        .I1(sig_addr_posted_cntr[2]),
        .I2(out),
        .I3(sig_last_mmap_dbeat_reg),
        .I4(sig_addr_posted_cntr[0]),
        .O(\sig_addr_posted_cntr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'hFB44DD20)) 
    \sig_addr_posted_cntr[1]_i_1 
       (.I0(sig_last_mmap_dbeat_reg),
        .I1(out),
        .I2(sig_addr_posted_cntr[2]),
        .I3(sig_addr_posted_cntr[1]),
        .I4(sig_addr_posted_cntr[0]),
        .O(\sig_addr_posted_cntr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'hF4F0F0D0)) 
    \sig_addr_posted_cntr[2]_i_1 
       (.I0(sig_last_mmap_dbeat_reg),
        .I1(out),
        .I2(sig_addr_posted_cntr[2]),
        .I3(sig_addr_posted_cntr[1]),
        .I4(sig_addr_posted_cntr[0]),
        .O(\sig_addr_posted_cntr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[0]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[1]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[2]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_data2wsc_calc_err_reg
       (.C(m_axi_aclk),
        .CE(sig_push_to_wsc_i_2__0_n_0),
        .D(sig_next_calc_error_reg),
        .Q(in[4]),
        .R(sig_push_to_wsc_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAFEAE)) 
    sig_data2wsc_cmd_cmplt_i_1
       (.I0(sig_next_cmd_cmplt_reg),
        .I1(sig_data2wsc_cmd_cmplt_i_2_n_0),
        .I2(sig_dqual_reg_full_reg_0),
        .I3(sig_data2wsc_cmd_cmplt_i_4_n_0),
        .I4(sig_halt_reg_reg),
        .I5(sig_data2wsc_cmd_cmplt_reg_0),
        .O(sig_data2wsc_cmd_cmplt0));
  LUT6 #(
    .INIT(64'h1010100010101010)) 
    sig_data2wsc_cmd_cmplt_i_2
       (.I0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_39 ),
        .I1(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_40 ),
        .I2(sig_s_ready_out_reg_0),
        .I3(\sig_next_last_strb_reg_reg[5]_0 ),
        .I4(\sig_next_last_strb_reg_reg[6]_0 ),
        .I5(sig_data2wsc_cmd_cmplt_i_7_n_0),
        .O(sig_data2wsc_cmd_cmplt_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT5 #(
    .INIT(32'h00000020)) 
    sig_data2wsc_cmd_cmplt_i_4
       (.I0(sig_next_eof_reg),
        .I1(sig_first_dbeat_reg_0),
        .I2(sig_s_ready_out_reg_0),
        .I3(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_40 ),
        .I4(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_39 ),
        .O(sig_data2wsc_cmd_cmplt_i_4_n_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    sig_data2wsc_cmd_cmplt_i_7
       (.I0(sig_next_eof_reg),
        .I1(sig_dbeat_cntr_reg__0[6]),
        .I2(sig_dbeat_cntr_reg__0[5]),
        .I3(sig_dbeat_cntr_reg__0[7]),
        .I4(sig_dbeat_cntr_reg__0[4]),
        .I5(sig_last_skid_reg_i_2_n_0),
        .O(sig_data2wsc_cmd_cmplt_i_7_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_data2wsc_cmd_cmplt_reg
       (.C(m_axi_aclk),
        .CE(sig_push_to_wsc_i_2__0_n_0),
        .D(sig_data2wsc_cmd_cmplt0),
        .Q(in[6]),
        .R(sig_push_to_wsc_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hBAAABABBBAAABAAA)) 
    sig_data2wsc_last_err_i_1__0
       (.I0(sig_data2wsc_cmd_cmplt_reg_0),
        .I1(sig_halt_reg_reg),
        .I2(sig_data2wsc_cmd_cmplt_i_4_n_0),
        .I3(sig_dqual_reg_full_reg_0),
        .I4(sig_next_eof_reg_reg_0),
        .I5(sig_data2wsc_last_err_i_3_n_0),
        .O(sig_data2wsc_last_err0));
  LUT6 #(
    .INIT(64'h00000000008A8A8A)) 
    sig_data2wsc_last_err_i_3
       (.I0(sig_s_ready_out_reg_0),
        .I1(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg_0 ),
        .I2(sig_coelsc_reg_full_reg),
        .I3(sig_last_mmap_dbeat_reg),
        .I4(sig_halt_reg_reg),
        .I5(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_39 ),
        .O(sig_data2wsc_last_err_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_data2wsc_last_err_reg
       (.C(m_axi_aclk),
        .CE(sig_push_to_wsc_i_2__0_n_0),
        .D(sig_data2wsc_last_err0),
        .Q(in[5]),
        .R(sig_push_to_wsc_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data2wsc_tag_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_to_wsc_i_2__0_n_0),
        .D(\sig_next_tag_reg_reg_n_0_[0] ),
        .Q(in[3]),
        .R(sig_push_to_wsc_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data2wsc_tag_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_to_wsc_i_2__0_n_0),
        .D(\sig_next_tag_reg_reg_n_0_[1] ),
        .Q(in[2]),
        .R(sig_push_to_wsc_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data2wsc_tag_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_to_wsc_i_2__0_n_0),
        .D(\sig_next_tag_reg_reg_n_0_[2] ),
        .Q(in[1]),
        .R(sig_push_to_wsc_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_data2wsc_tag_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_to_wsc_i_2__0_n_0),
        .D(\sig_next_tag_reg_reg_n_0_[3] ),
        .Q(in[0]),
        .R(sig_push_to_wsc_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[0] 
       (.C(m_axi_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ),
        .D(p_0_in__1[0]),
        .Q(sig_dbeat_cntr_reg__0[0]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[1] 
       (.C(m_axi_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ),
        .D(p_0_in__1[1]),
        .Q(sig_dbeat_cntr_reg__0[1]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[2] 
       (.C(m_axi_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ),
        .D(p_0_in__1[2]),
        .Q(sig_dbeat_cntr_reg__0[2]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[3] 
       (.C(m_axi_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_9 ),
        .Q(sig_dbeat_cntr_reg__0[3]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[4] 
       (.C(m_axi_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_8 ),
        .Q(sig_dbeat_cntr_reg__0[4]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[5] 
       (.C(m_axi_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_7 ),
        .Q(sig_dbeat_cntr_reg__0[5]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[6] 
       (.C(m_axi_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_6 ),
        .Q(sig_dbeat_cntr_reg__0[6]),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[7] 
       (.C(m_axi_aclk),
        .CE(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_13 ),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_5 ),
        .Q(sig_dbeat_cntr_reg__0[7]),
        .R(sig_stream_rst));
  FDSE #(
    .INIT(1'b0)) 
    sig_dqual_reg_empty_reg
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(1'b0),
        .Q(sig_dqual_reg_empty),
        .S(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_dqual_reg_full_reg
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(sig_push_dqual_reg),
        .Q(sig_dqual_reg_full),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_first_dbeat_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_44 ),
        .Q(sig_first_dbeat_reg_n_0),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFF04)) 
    sig_halt_cmplt_i_1__1
       (.I0(sig_addr_reg_empty_reg),
        .I1(sig_halt_reg_dly3),
        .I2(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_41 ),
        .I3(sig_dm_s2mm_halt_cmplt),
        .O(sig_halt_cmplt_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly2_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly1_reg),
        .Q(sig_halt_reg_dly2),
        .R(sig_stream_rst));
  FDRE #(
    .INIT(1'b0)) 
    sig_halt_reg_dly3_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_halt_reg_dly2),
        .Q(sig_halt_reg_dly3),
        .R(sig_stream_rst));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    sig_last_dbeat_i_3
       (.I0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_39 ),
        .I1(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_40 ),
        .I2(sig_s_ready_out_reg_0),
        .I3(sig_last_dbeat_i_5_n_0),
        .O(sig_last_dbeat_i_3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    sig_last_dbeat_i_4
       (.I0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_39 ),
        .I1(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_40 ),
        .I2(sig_s_ready_out_reg_0),
        .I3(sig_first_dbeat_reg_0),
        .O(sig_last_dbeat_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT5 #(
    .INIT(32'hFFFFFFEF)) 
    sig_last_dbeat_i_5
       (.I0(sig_last_dbeat_i_6_n_0),
        .I1(sig_dbeat_cntr_reg__0[1]),
        .I2(sig_dbeat_cntr_reg__0[0]),
        .I3(sig_dbeat_cntr_reg__0[2]),
        .I4(sig_dbeat_cntr_reg__0[3]),
        .O(sig_last_dbeat_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_last_dbeat_i_6
       (.I0(sig_dbeat_cntr_reg__0[6]),
        .I1(sig_dbeat_cntr_reg__0[5]),
        .I2(sig_dbeat_cntr_reg__0[7]),
        .I3(sig_dbeat_cntr_reg__0[4]),
        .O(sig_last_dbeat_i_6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_dbeat_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_42 ),
        .Q(sig_last_dbeat_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT4 #(
    .INIT(16'h0010)) 
    sig_last_mmap_dbeat_reg_i_1__0
       (.I0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_39 ),
        .I1(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_40 ),
        .I2(sig_s_ready_out_reg_0),
        .I3(sig_first_dbeat_reg_0),
        .O(sig_last_mmap_dbeat_0));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT2 #(
    .INIT(4'h8)) 
    sig_last_mmap_dbeat_reg_i_1__1
       (.I0(m_axi_rlast),
        .I1(\sig_next_tag_reg_reg[3]_0 ),
        .O(sig_last_mmap_dbeat));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_mmap_dbeat_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_last_mmap_dbeat_0),
        .Q(sig_last_mmap_dbeat_reg),
        .R(sig_stream_rst));
  LUT4 #(
    .INIT(16'h2F20)) 
    sig_last_reg_out_i_1
       (.I0(sig_dqual_reg_full),
        .I1(sig_first_dbeat_reg_0),
        .I2(sig_s_ready_dup_reg),
        .I3(sig_last_skid_reg),
        .O(sig_last_skid_mux_out));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    sig_last_reg_out_i_2
       (.I0(sig_last_skid_reg_i_2_n_0),
        .I1(sig_dbeat_cntr_reg__0[4]),
        .I2(sig_dbeat_cntr_reg__0[7]),
        .I3(sig_dbeat_cntr_reg__0[5]),
        .I4(sig_dbeat_cntr_reg__0[6]),
        .O(sig_first_dbeat_reg_0));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    sig_last_skid_reg_i_1
       (.I0(sig_dqual_reg_full),
        .I1(sig_dbeat_cntr_reg__0[6]),
        .I2(sig_dbeat_cntr_reg__0[5]),
        .I3(sig_dbeat_cntr_reg__0[7]),
        .I4(sig_dbeat_cntr_reg__0[4]),
        .I5(sig_last_skid_reg_i_2_n_0),
        .O(sig_data2skid_wlast));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    sig_last_skid_reg_i_2
       (.I0(sig_dbeat_cntr_reg__0[0]),
        .I1(sig_dbeat_cntr_reg__0[1]),
        .I2(sig_dbeat_cntr_reg__0[3]),
        .I3(sig_dbeat_cntr_reg__0[2]),
        .O(sig_last_skid_reg_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_new_cmd_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_43 ),
        .Q(sig_ld_new_cmd_reg),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_calc_error_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[35]),
        .Q(sig_next_calc_error_reg),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_cmd_cmplt_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[34]),
        .Q(sig_next_cmd_cmplt_reg),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_eof_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[32]),
        .Q(sig_next_eof_reg),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[23]),
        .Q(Q[0]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[24]),
        .Q(Q[1]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[25]),
        .Q(Q[2]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[26]),
        .Q(Q[3]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[27]),
        .Q(Q[4]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[28]),
        .Q(Q[5]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[29]),
        .Q(Q[6]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_last_strb_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[30]),
        .Q(Q[7]),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_sequential_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[33]),
        .Q(sig_next_sequential_reg),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[15]),
        .Q(\sig_next_strt_strb_reg_reg_n_0_[0] ),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[16]),
        .Q(\sig_next_strt_strb_reg_reg_n_0_[1] ),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[17]),
        .Q(\sig_next_strt_strb_reg_reg_n_0_[2] ),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[18]),
        .Q(\sig_next_strt_strb_reg_reg_n_0_[3] ),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[19]),
        .Q(\sig_next_strt_strb_reg_reg_n_0_[4] ),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[20]),
        .Q(\sig_next_strt_strb_reg_reg_n_0_[5] ),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[21]),
        .Q(\sig_next_strt_strb_reg_reg_n_0_[6] ),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_strt_strb_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[22]),
        .Q(\sig_next_strt_strb_reg_reg_n_0_[7] ),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT4 #(
    .INIT(16'h80FF)) 
    \sig_next_tag_reg[3]_i_1 
       (.I0(m_axi_rlast),
        .I1(\sig_next_tag_reg_reg[3]_0 ),
        .I2(sig_last_dbeat_reg_0),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(SR));
  LUT6 #(
    .INIT(64'h00000000AAEA0000)) 
    \sig_next_tag_reg[3]_i_3 
       (.I0(sig_halt_reg_reg_0),
        .I1(sig_s_ready_out_reg_1),
        .I2(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_41 ),
        .I3(\sig_next_tag_reg[3]_i_7_n_0 ),
        .I4(m_axi_rvalid),
        .I5(\sig_addr_posted_cntr_reg[0]_0 ),
        .O(\sig_next_tag_reg_reg[3]_0 ));
  LUT5 #(
    .INIT(32'h55555575)) 
    \sig_next_tag_reg[3]_i_7 
       (.I0(sig_dqual_reg_full),
        .I1(out),
        .I2(sig_last_mmap_dbeat_reg),
        .I3(sig_addr_posted_cntr[2]),
        .I4(sig_addr_posted_cntr[1]),
        .O(\sig_next_tag_reg[3]_i_7_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_tag_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[0]),
        .Q(\sig_next_tag_reg_reg_n_0_[0] ),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_tag_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[1]),
        .Q(\sig_next_tag_reg_reg_n_0_[1] ),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_tag_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[2]),
        .Q(\sig_next_tag_reg_reg_n_0_[2] ),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_tag_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_dqual_reg),
        .D(p_0_out[3]),
        .Q(\sig_next_tag_reg_reg_n_0_[3] ),
        .R(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_3 ));
  LUT4 #(
    .INIT(16'h0080)) 
    sig_push_err2wsc_i_1__0
       (.I0(sig_ld_new_cmd_reg),
        .I1(sig_next_calc_error_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_push_err2wsc),
        .O(sig_push_err2wsc_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_push_err2wsc_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_push_err2wsc_i_1__0_n_0),
        .Q(sig_push_err2wsc),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00001000FFFFFFFF)) 
    sig_push_to_wsc_i_1__0
       (.I0(sig_push_err2wsc),
        .I1(sig_last_mmap_dbeat_0),
        .I2(sig_push_to_wsc),
        .I3(sig_inhibit_rdy_n_0),
        .I4(FIFO_Full_reg),
        .I5(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_push_to_wsc_i_1__0_n_0));
  LUT3 #(
    .INIT(8'h54)) 
    sig_push_to_wsc_i_2__0
       (.I0(sig_tlast_err_stop),
        .I1(sig_last_mmap_dbeat_0),
        .I2(sig_push_err2wsc),
        .O(sig_push_to_wsc_i_2__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_push_to_wsc_reg
       (.C(m_axi_aclk),
        .CE(sig_push_to_wsc_i_2__0_n_0),
        .D(sig_push_to_wsc_i_2__0_n_0),
        .Q(sig_push_to_wsc),
        .R(sig_push_to_wsc_i_1__0_n_0));
  LUT6 #(
    .INIT(64'hEAEAEAEAEAEAFBEA)) 
    sig_s_ready_dup_i_2
       (.I0(\GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_39 ),
        .I1(sig_halt_reg_reg),
        .I2(sig_last_mmap_dbeat_reg),
        .I3(sig_coelsc_reg_full_reg),
        .I4(\sig_addr_posted_cntr_reg[1]_0 ),
        .I5(sig_data2wsc_cmd_cmplt_reg_0),
        .O(sig_s_ready_out_reg));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
    \sig_strb_reg_out[0]_i_1 
       (.I0(\sig_next_strt_strb_reg_reg_n_0_[0] ),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(Q[0]),
        .I3(sig_last_dbeat_reg_n_0),
        .I4(sig_s_ready_dup_reg),
        .I5(\sig_strb_skid_reg_reg[7] [0]),
        .O(\sig_strb_reg_out_reg[7] [0]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
    \sig_strb_reg_out[1]_i_1 
       (.I0(\sig_next_strt_strb_reg_reg_n_0_[1] ),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(Q[1]),
        .I3(sig_last_dbeat_reg_n_0),
        .I4(sig_s_ready_dup_reg),
        .I5(\sig_strb_skid_reg_reg[7] [1]),
        .O(\sig_strb_reg_out_reg[7] [1]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
    \sig_strb_reg_out[2]_i_1 
       (.I0(\sig_next_strt_strb_reg_reg_n_0_[2] ),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(Q[2]),
        .I3(sig_last_dbeat_reg_n_0),
        .I4(sig_s_ready_dup_reg),
        .I5(\sig_strb_skid_reg_reg[7] [2]),
        .O(\sig_strb_reg_out_reg[7] [2]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
    \sig_strb_reg_out[3]_i_1 
       (.I0(\sig_next_strt_strb_reg_reg_n_0_[3] ),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(Q[3]),
        .I3(sig_last_dbeat_reg_n_0),
        .I4(sig_s_ready_dup_reg),
        .I5(\sig_strb_skid_reg_reg[7] [3]),
        .O(\sig_strb_reg_out_reg[7] [3]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
    \sig_strb_reg_out[4]_i_1 
       (.I0(\sig_next_strt_strb_reg_reg_n_0_[4] ),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(Q[4]),
        .I3(sig_last_dbeat_reg_n_0),
        .I4(sig_s_ready_dup_reg),
        .I5(\sig_strb_skid_reg_reg[7] [4]),
        .O(\sig_strb_reg_out_reg[7] [4]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
    \sig_strb_reg_out[5]_i_1 
       (.I0(\sig_next_strt_strb_reg_reg_n_0_[5] ),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(Q[5]),
        .I3(sig_last_dbeat_reg_n_0),
        .I4(sig_s_ready_dup_reg),
        .I5(\sig_strb_skid_reg_reg[7] [5]),
        .O(\sig_strb_reg_out_reg[7] [5]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
    \sig_strb_reg_out[6]_i_1 
       (.I0(\sig_next_strt_strb_reg_reg_n_0_[6] ),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(Q[6]),
        .I3(sig_last_dbeat_reg_n_0),
        .I4(sig_s_ready_dup_reg),
        .I5(\sig_strb_skid_reg_reg[7] [6]),
        .O(\sig_strb_reg_out_reg[7] [6]));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
    \sig_strb_reg_out[7]_i_2 
       (.I0(\sig_next_strt_strb_reg_reg_n_0_[7] ),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(Q[7]),
        .I3(sig_last_dbeat_reg_n_0),
        .I4(sig_s_ready_dup_reg),
        .I5(\sig_strb_skid_reg_reg[7] [7]),
        .O(\sig_strb_reg_out_reg[7] [7]));
  LUT4 #(
    .INIT(16'hB8BB)) 
    \sig_strb_skid_reg[0]_i_1 
       (.I0(\sig_next_strt_strb_reg_reg_n_0_[0] ),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(Q[0]),
        .I3(sig_last_dbeat_reg_n_0),
        .O(D[0]));
  LUT4 #(
    .INIT(16'hB8BB)) 
    \sig_strb_skid_reg[1]_i_1 
       (.I0(\sig_next_strt_strb_reg_reg_n_0_[1] ),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(Q[1]),
        .I3(sig_last_dbeat_reg_n_0),
        .O(D[1]));
  LUT4 #(
    .INIT(16'hB8BB)) 
    \sig_strb_skid_reg[2]_i_1 
       (.I0(\sig_next_strt_strb_reg_reg_n_0_[2] ),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(Q[2]),
        .I3(sig_last_dbeat_reg_n_0),
        .O(D[2]));
  LUT4 #(
    .INIT(16'hB8BB)) 
    \sig_strb_skid_reg[3]_i_1 
       (.I0(\sig_next_strt_strb_reg_reg_n_0_[3] ),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(Q[3]),
        .I3(sig_last_dbeat_reg_n_0),
        .O(D[3]));
  LUT4 #(
    .INIT(16'hB8BB)) 
    \sig_strb_skid_reg[4]_i_1 
       (.I0(\sig_next_strt_strb_reg_reg_n_0_[4] ),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(Q[4]),
        .I3(sig_last_dbeat_reg_n_0),
        .O(D[4]));
  LUT4 #(
    .INIT(16'hB8BB)) 
    \sig_strb_skid_reg[5]_i_1 
       (.I0(\sig_next_strt_strb_reg_reg_n_0_[5] ),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(Q[5]),
        .I3(sig_last_dbeat_reg_n_0),
        .O(D[5]));
  LUT4 #(
    .INIT(16'hB8BB)) 
    \sig_strb_skid_reg[6]_i_1 
       (.I0(\sig_next_strt_strb_reg_reg_n_0_[6] ),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(Q[6]),
        .I3(sig_last_dbeat_reg_n_0),
        .O(D[6]));
  LUT4 #(
    .INIT(16'hB8BB)) 
    \sig_strb_skid_reg[7]_i_1 
       (.I0(\sig_next_strt_strb_reg_reg_n_0_[7] ),
        .I1(sig_first_dbeat_reg_n_0),
        .I2(Q[7]),
        .I3(sig_last_dbeat_reg_n_0),
        .O(D[7]));
endmodule

(* ORIG_REF_NAME = "axi_sg" *) 
module system_axi_cdma_0_0_axi_sg
   (m_axi_sg_arburst,
    m_axi_sg_arvalid,
    m_axi_sg_rready,
    mm2s_rready_reg,
    m_axi_sg_awsize,
    m_axi_sg_awvalid,
    \cdma_tvect_out[12] ,
    p_7_out,
    m_axi_sg_arlen,
    m_axi_sg_awaddr,
    \m_axi_sg_wstrb[0] ,
    \cdma_tvect_out[14] ,
    \cdma_tvect_out[13] ,
    \cdma_tvect_out[15] ,
    sig_sg2sgcntlr_ftch_idle,
    \cdma_tvect_out[16] ,
    \cdma_tvect_out[17] ,
    ch1_ftch_queue_empty,
    sig_init_done,
    sig_init_done_0,
    sig_init_done_1,
    sig_init_done_2,
    sig_init_done_3,
    sig_init_done_4,
    \cdma_tvect_out[18] ,
    sig_sg2sgcntlr_updt_idle,
    \cdma_tvect_out[19] ,
    \cdma_tvect_out[20] ,
    \cdma_tvect_out[21] ,
    \cdma_tvect_out[22] ,
    \cdma_tvect_out[23] ,
    \cdma_tvect_out[24] ,
    sts_queue_full,
    ptr_queue_full,
    ch1_delay_cnt_en,
    \curdesc_lsb_i_reg[31] ,
    Q,
    sig_shutdown_idle,
    \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] ,
    m_axi_sg_bready,
    m_axi_sg_wvalid,
    m_axi_sg_wlast,
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] ,
    \ftch_error_addr_reg[29]_0 ,
    sg_ftch_error0,
    sig_pulse_trigger,
    m_axi_sg_wdata,
    sg_interr_reg,
    sg_slverr_reg,
    sg_decerr_reg,
    m_axi_sg_araddr,
    SR,
    sig_sg_run_reg,
    m_axi_aclk,
    \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ,
    SS,
    sig_rst2dm_resetn,
    S,
    \taildesc_lsb_i_reg[22] ,
    \taildesc_lsb_i_reg[28] ,
    sig_mmap_reset_reg_reg,
    sig_mmap_reset_reg_reg_0,
    sig_mmap_reset_reg_reg_1,
    sig_mmap_reset_reg_reg_2,
    sig_mmap_reset_reg_reg_3,
    sig_mmap_reset_reg_reg_4,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ,
    m_axi_sg_wready,
    m_axi_sg_arready,
    m_axi_sg_awready,
    sg_updt_error,
    sg_ftch_error,
    sig_sgcntl2s2mm_cmd_tvalid,
    s_axi_lite_wdata,
    sig_sgcntl2rst_halt_cmplt,
    sig_rst2s2mm_halt,
    sig_sgcntlr2sg_desc_flush,
    \dmacr_i_reg[31] ,
    \dmacr_i_reg[26] ,
    \dmacr_i_reg[24] ,
    sig_shtdwn_sm_set_cmplt,
    sig_sgcntl2reg_idle_clr,
    m_axi_sg_rvalid,
    m_axi_sg_bvalid,
    sig_reg2sg_irqthresh_wren,
    \taildesc_lsb_i_reg[31] ,
    m_axi_sg_rlast,
    sig_to_edge_detect_reg,
    m_axi_sg_rdata,
    \curdesc_lsb_i_reg[31]_0 ,
    sig_reg2sg_tailpntr_updated,
    queue_sinit,
    dma_cyclic,
    sg_interr_reg_0,
    sg_slverr_reg_0,
    sg_decerr_reg_0,
    D,
    E,
    sig_sgcntl2sg_updptr_tlast,
    m_axi_sg_rresp,
    m_axi_sg_bresp,
    \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg_0 ,
    sig_fetch_update_full_reg,
    \sig_fetch_update_reg_reg[31] ,
    sig_dm_status_full_reg,
    dly_irq_reg);
  output [0:0]m_axi_sg_arburst;
  output m_axi_sg_arvalid;
  output m_axi_sg_rready;
  output [0:0]mm2s_rready_reg;
  output [0:0]m_axi_sg_awsize;
  output m_axi_sg_awvalid;
  output \cdma_tvect_out[12] ;
  output p_7_out;
  output [0:0]m_axi_sg_arlen;
  output [27:0]m_axi_sg_awaddr;
  output \m_axi_sg_wstrb[0] ;
  output \cdma_tvect_out[14] ;
  output \cdma_tvect_out[13] ;
  output \cdma_tvect_out[15] ;
  output sig_sg2sgcntlr_ftch_idle;
  output \cdma_tvect_out[16] ;
  output \cdma_tvect_out[17] ;
  output ch1_ftch_queue_empty;
  output sig_init_done;
  output sig_init_done_0;
  output sig_init_done_1;
  output sig_init_done_2;
  output sig_init_done_3;
  output sig_init_done_4;
  output \cdma_tvect_out[18] ;
  output sig_sg2sgcntlr_updt_idle;
  output \cdma_tvect_out[19] ;
  output \cdma_tvect_out[20] ;
  output \cdma_tvect_out[21] ;
  output [1:0]\cdma_tvect_out[22] ;
  output \cdma_tvect_out[23] ;
  output \cdma_tvect_out[24] ;
  output sts_queue_full;
  output ptr_queue_full;
  output ch1_delay_cnt_en;
  output [25:0]\curdesc_lsb_i_reg[31] ;
  output [112:0]Q;
  output sig_shutdown_idle;
  output \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ;
  output [7:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] ;
  output m_axi_sg_bready;
  output m_axi_sg_wvalid;
  output m_axi_sg_wlast;
  output [7:0]\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] ;
  output [23:0]\ftch_error_addr_reg[29]_0 ;
  output sg_ftch_error0;
  output sig_pulse_trigger;
  output [3:0]m_axi_sg_wdata;
  output sg_interr_reg;
  output sg_slverr_reg;
  output sg_decerr_reg;
  output [25:0]m_axi_sg_araddr;
  input [0:0]SR;
  input [0:0]sig_sg_run_reg;
  input m_axi_aclk;
  input \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ;
  input [0:0]SS;
  input sig_rst2dm_resetn;
  input [1:0]S;
  input [3:0]\taildesc_lsb_i_reg[22] ;
  input [1:0]\taildesc_lsb_i_reg[28] ;
  input sig_mmap_reset_reg_reg;
  input sig_mmap_reset_reg_reg_0;
  input sig_mmap_reset_reg_reg_1;
  input sig_mmap_reset_reg_reg_2;
  input sig_mmap_reset_reg_reg_3;
  input sig_mmap_reset_reg_reg_4;
  input \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ;
  input m_axi_sg_wready;
  input m_axi_sg_arready;
  input m_axi_sg_awready;
  input sg_updt_error;
  input sg_ftch_error;
  input sig_sgcntl2s2mm_cmd_tvalid;
  input [25:0]s_axi_lite_wdata;
  input sig_sgcntl2rst_halt_cmplt;
  input sig_rst2s2mm_halt;
  input sig_sgcntlr2sg_desc_flush;
  input [12:0]\dmacr_i_reg[31] ;
  input \dmacr_i_reg[26] ;
  input \dmacr_i_reg[24] ;
  input sig_shtdwn_sm_set_cmplt;
  input sig_sgcntl2reg_idle_clr;
  input m_axi_sg_rvalid;
  input m_axi_sg_bvalid;
  input sig_reg2sg_irqthresh_wren;
  input [1:0]\taildesc_lsb_i_reg[31] ;
  input m_axi_sg_rlast;
  input sig_to_edge_detect_reg;
  input [31:0]m_axi_sg_rdata;
  input [25:0]\curdesc_lsb_i_reg[31]_0 ;
  input sig_reg2sg_tailpntr_updated;
  input queue_sinit;
  input dma_cyclic;
  input sg_interr_reg_0;
  input sg_slverr_reg_0;
  input sg_decerr_reg_0;
  input [3:0]D;
  input [0:0]E;
  input sig_sgcntl2sg_updptr_tlast;
  input [1:0]m_axi_sg_rresp;
  input [1:0]m_axi_sg_bresp;
  input [0:0]\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg_0 ;
  input [0:0]sig_fetch_update_full_reg;
  input [25:0]\sig_fetch_update_reg_reg[31] ;
  input [0:0]sig_dm_status_full_reg;
  input [0:0]dly_irq_reg;

  wire [3:0]D;
  wire \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ;
  wire [0:0]E;
  wire \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ;
  wire [0:0]\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg_0 ;
  wire \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12 ;
  wire \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_13 ;
  wire \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_14 ;
  wire \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_11 ;
  wire \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_12 ;
  wire \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_13 ;
  wire \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_14 ;
  wire \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_15 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ;
  wire [7:0]\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] ;
  wire [7:0]\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] ;
  wire \GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_empty_mm2s ;
  wire \GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_full_mm2s ;
  wire \GEN_QUEUE.I_UPDT_DESC_QUEUE/p_0_in5_in ;
  wire \GEN_QUEUE.I_UPDT_DESC_QUEUE/ptr_queue_empty ;
  wire \GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/sig_data2all_tlast_error ;
  wire \I_FTCH_CMDSTS_IF/ftch_decerr_i ;
  wire \I_FTCH_CMDSTS_IF/ftch_slverr_i ;
  wire \I_FTCH_PNTR_MNGR/ch1_use_crntdesc ;
  wire [31:6]\I_FTCH_SG/fetch_cmd_addr ;
  wire I_SG_AXI_DATAMOVER_n_45;
  wire I_SG_AXI_DATAMOVER_n_46;
  wire I_SG_AXI_DATAMOVER_n_47;
  wire I_SG_AXI_DATAMOVER_n_56;
  wire I_SG_FETCH_MNGR_n_37;
  wire I_SG_FETCH_MNGR_n_39;
  wire I_SG_FETCH_MNGR_n_64;
  wire I_SG_FETCH_MNGR_n_65;
  wire I_SG_FETCH_MNGR_n_66;
  wire I_SG_FETCH_MNGR_n_67;
  wire I_SG_FETCH_MNGR_n_68;
  wire I_SG_FETCH_MNGR_n_69;
  wire I_SG_FETCH_MNGR_n_70;
  wire I_SG_FETCH_MNGR_n_71;
  wire I_SG_FETCH_MNGR_n_72;
  wire I_SG_FETCH_MNGR_n_73;
  wire I_SG_FETCH_MNGR_n_74;
  wire I_SG_FETCH_MNGR_n_75;
  wire I_SG_FETCH_MNGR_n_76;
  wire I_SG_FETCH_MNGR_n_77;
  wire I_SG_FETCH_MNGR_n_78;
  wire I_SG_FETCH_MNGR_n_79;
  wire I_SG_FETCH_MNGR_n_80;
  wire I_SG_FETCH_MNGR_n_81;
  wire I_SG_FETCH_MNGR_n_82;
  wire I_SG_FETCH_MNGR_n_83;
  wire I_SG_FETCH_MNGR_n_84;
  wire I_SG_FETCH_MNGR_n_85;
  wire I_SG_FETCH_MNGR_n_86;
  wire I_SG_FETCH_MNGR_n_87;
  wire I_SG_FETCH_MNGR_n_88;
  wire I_SG_FETCH_MNGR_n_89;
  wire I_SG_FETCH_MNGR_n_91;
  wire I_SG_FETCH_QUEUE_n_143;
  wire \I_UPDT_CMDSTS_IF/updt_decerr_i ;
  wire \I_UPDT_CMDSTS_IF/updt_interr_i ;
  wire \I_UPDT_CMDSTS_IF/updt_slverr_i ;
  wire [31:6]L;
  wire [112:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire [0:0]SS;
  wire \cdma_tvect_out[12] ;
  wire \cdma_tvect_out[13] ;
  wire \cdma_tvect_out[14] ;
  wire \cdma_tvect_out[15] ;
  wire \cdma_tvect_out[16] ;
  wire \cdma_tvect_out[17] ;
  wire \cdma_tvect_out[18] ;
  wire \cdma_tvect_out[19] ;
  wire \cdma_tvect_out[20] ;
  wire \cdma_tvect_out[21] ;
  wire [1:0]\cdma_tvect_out[22] ;
  wire \cdma_tvect_out[23] ;
  wire \cdma_tvect_out[24] ;
  wire ch1_delay_cnt_en;
  wire ch1_ftch_active;
  wire ch1_ftch_pause;
  wire ch1_ftch_queue_empty;
  wire ch1_nxtdesc_wren;
  wire [25:0]\curdesc_lsb_i_reg[31] ;
  wire [25:0]\curdesc_lsb_i_reg[31]_0 ;
  wire [0:0]dly_irq_reg;
  wire dma_cyclic;
  wire \dmacr_i_reg[24] ;
  wire \dmacr_i_reg[26] ;
  wire [12:0]\dmacr_i_reg[31] ;
  wire [4:4]ftch_cmnd_data;
  wire [23:0]\ftch_error_addr_reg[29]_0 ;
  wire ftch_stale_desc;
  wire m_axi_aclk;
  wire [25:0]m_axi_sg_araddr;
  wire [0:0]m_axi_sg_arburst;
  wire [0:0]m_axi_sg_arlen;
  wire m_axi_sg_arready;
  wire m_axi_sg_arvalid;
  wire [27:0]m_axi_sg_awaddr;
  wire m_axi_sg_awready;
  wire [0:0]m_axi_sg_awsize;
  wire m_axi_sg_awvalid;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire [31:0]m_axi_sg_rdata;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rready;
  wire [1:0]m_axi_sg_rresp;
  wire m_axi_sg_rvalid;
  wire [3:0]m_axi_sg_wdata;
  wire m_axi_sg_wlast;
  wire m_axi_sg_wready;
  wire \m_axi_sg_wstrb[0] ;
  wire m_axi_sg_wvalid;
  wire [0:0]mm2s_rready_reg;
  wire p_10_out;
  wire p_11_out;
  wire p_12_out;
  wire p_15_out;
  wire [31:6]p_16_out;
  wire p_18_out;
  wire [63:36]p_19_out;
  wire p_20_out;
  wire [31:6]p_2_in;
  wire p_38_out;
  wire p_7_out;
  wire p_9_out;
  wire ptr_queue_full;
  wire queue_sinit;
  wire [25:0]s_axi_lite_wdata;
  wire s_axis_ftch_cmd_tready;
  wire s_axis_ftch_cmd_tvalid;
  wire s_axis_updt_cmd_tready;
  wire sg_decerr_reg;
  wire sg_decerr_reg_0;
  wire sg_ftch_error;
  wire sg_ftch_error0;
  wire sg_interr_reg;
  wire sg_interr_reg_0;
  wire sg_slverr_reg;
  wire sg_slverr_reg_0;
  wire sg_updt_error;
  wire [0:0]sig_dm_status_full_reg;
  wire [0:0]sig_fetch_update_full_reg;
  wire [25:0]\sig_fetch_update_reg_reg[31] ;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_1;
  wire sig_init_done_2;
  wire sig_init_done_3;
  wire sig_init_done_4;
  wire sig_mmap_reset_reg_reg;
  wire sig_mmap_reset_reg_reg_0;
  wire sig_mmap_reset_reg_reg_1;
  wire sig_mmap_reset_reg_reg_2;
  wire sig_mmap_reset_reg_reg_3;
  wire sig_mmap_reset_reg_reg_4;
  wire sig_pulse_trigger;
  wire sig_reg2sg_irqthresh_wren;
  wire sig_reg2sg_tailpntr_updated;
  wire sig_rst2dm_resetn;
  wire sig_rst2s2mm_halt;
  wire [31:6]sig_sg2reg_ftch_error_addr;
  wire sig_sg2sgcntlr_ftch_idle;
  wire sig_sg2sgcntlr_updt_idle;
  wire sig_sg2sgcntlr_updt_ioc_irq_set;
  wire [0:0]sig_sg_run_reg;
  wire sig_sgcntl2reg_idle_clr;
  wire sig_sgcntl2rst_halt_cmplt;
  wire sig_sgcntl2s2mm_cmd_tvalid;
  wire sig_sgcntl2sg_updptr_tlast;
  wire sig_sgcntlr2sg_desc_flush;
  wire sig_shtdwn_sm_set_cmplt;
  wire sig_shutdown_idle;
  wire sig_to_edge_detect_reg;
  wire sts_queue_full;
  wire [3:0]\taildesc_lsb_i_reg[22] ;
  wire [1:0]\taildesc_lsb_i_reg[28] ;
  wire [1:0]\taildesc_lsb_i_reg[31] ;

  system_axi_cdma_0_0_axi_sg_updt_mngr \GEN_DESC_UPDATE.I_SG_UPDATE_MNGR 
       (.\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg (\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ),
        .E(p_15_out),
        .\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg (\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ),
        .\GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg (\cdma_tvect_out[14] ),
        .\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg (I_SG_FETCH_MNGR_n_91),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg (\cdma_tvect_out[12] ),
        .\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] (\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_14 ),
        .\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_reg (\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_15 ),
        .Q({\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_11 ,\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_12 ,\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_13 ,\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_14 }),
        .SR(SR),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] (I_SG_AXI_DATAMOVER_n_56),
        .\cdma_tvect_out[18] (\cdma_tvect_out[18] ),
        .\cdma_tvect_out[19] (\cdma_tvect_out[19] ),
        .\cdma_tvect_out[20] (\cdma_tvect_out[20] ),
        .\cdma_tvect_out[21] (\cdma_tvect_out[21] ),
        .\cdma_tvect_out[22] (\cdma_tvect_out[22] [1]),
        .\cdma_tvect_out[23] (\cdma_tvect_out[23] ),
        .\cdma_tvect_out[24] (\cdma_tvect_out[24] ),
        .follower_empty_mm2s(\GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_empty_mm2s ),
        .\ftch_error_addr_reg[31] (\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12 ),
        .\ftch_error_addr_reg[31]_0 (\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_13 ),
        .\ftch_error_addr_reg[31]_1 (p_16_out),
        .ftch_error_reg(\cdma_tvect_out[13] ),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_wdata(m_axi_sg_wdata),
        .p_10_out(p_10_out),
        .p_11_out(p_11_out),
        .p_12_out(p_12_out),
        .p_20_out(p_20_out),
        .p_38_out(p_38_out),
        .p_9_out(p_9_out),
        .ptr_queue_empty(\GEN_QUEUE.I_UPDT_DESC_QUEUE/ptr_queue_empty ),
        .s_axis_updt_cmd_tready(s_axis_updt_cmd_tready),
        .sig_pulse_trigger(sig_pulse_trigger),
        .sig_reg2sg_irqthresh_wren(sig_reg2sg_irqthresh_wren),
        .sig_rst2s2mm_halt(sig_rst2s2mm_halt),
        .sig_sg2sgcntlr_updt_idle(sig_sg2sgcntlr_updt_idle),
        .sig_sg2sgcntlr_updt_ioc_irq_set(sig_sg2sgcntlr_updt_ioc_irq_set),
        .sig_to_edge_detect_reg(sig_to_edge_detect_reg),
        .\updt_curdesc_reg[31] (L),
        .updt_decerr_i(\I_UPDT_CMDSTS_IF/updt_decerr_i ),
        .\updt_error_addr_reg[31] ({p_19_out[63:38],p_19_out[36]}),
        .updt_interr_i(\I_UPDT_CMDSTS_IF/updt_interr_i ),
        .updt_slverr_i(\I_UPDT_CMDSTS_IF/updt_slverr_i ));
  system_axi_cdma_0_0_axi_sg_updt_q_mngr \GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE 
       (.D(D),
        .E(p_15_out),
        .\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg (\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ),
        .\GEN_CH1_UPDATE.ch1_dma_decerr_set_reg (\cdma_tvect_out[24] ),
        .\GEN_CH1_UPDATE.ch1_dma_interr_set_reg (\cdma_tvect_out[22] [1]),
        .\GEN_CH1_UPDATE.ch1_dma_slverr_set_reg (\cdma_tvect_out[23] ),
        .\GEN_CH1_UPDATE.ch1_updt_idle_reg (\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_15 ),
        .\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_reg (I_SG_AXI_DATAMOVER_n_45),
        .Q({\GEN_QUEUE.I_UPDT_DESC_QUEUE/p_0_in5_in ,\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_11 ,\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_12 ,\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_13 ,\GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE_n_14 }),
        .SR(SR),
        .follower_empty_mm2s(\GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_empty_mm2s ),
        .follower_full_mm2s(\GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_full_mm2s ),
        .ftch_error_reg(\cdma_tvect_out[13] ),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_wready(m_axi_sg_wready),
        .p_10_out(p_10_out),
        .p_11_out(p_11_out),
        .p_12_out(p_12_out),
        .p_38_out(p_38_out),
        .p_9_out(p_9_out),
        .ptr_queue_empty(\GEN_QUEUE.I_UPDT_DESC_QUEUE/ptr_queue_empty ),
        .ptr_queue_full(ptr_queue_full),
        .sig_data2all_tlast_error(\GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/sig_data2all_tlast_error ),
        .sig_dm_status_full_reg(sig_dm_status_full_reg),
        .sig_dqual_reg_full_reg(I_SG_AXI_DATAMOVER_n_46),
        .sig_fetch_update_full_reg(sig_fetch_update_full_reg),
        .\sig_fetch_update_reg_reg[31] (\sig_fetch_update_reg_reg[31] ),
        .sig_sg2sgcntlr_updt_ioc_irq_set(sig_sg2sgcntlr_updt_ioc_irq_set),
        .sig_sgcntl2sg_updptr_tlast(sig_sgcntl2sg_updptr_tlast),
        .sts_queue_full(sts_queue_full),
        .\update_address_reg[31] (L));
  system_axi_cdma_0_0_axi_sg_intrpt \GEN_INTERRUPT_LOGIC.I_AXI_SG_INTRPT 
       (.E(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_14 ),
        .\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg (\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 (\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg ),
        .\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 (\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] ),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] ),
        .SR(SR),
        .SS(SS),
        .\cdma_tvect_out[11] (\cdma_tvect_out[22] [0]),
        .\cdma_tvect_out[12] (\cdma_tvect_out[12] ),
        .ch1_delay_cnt_en(ch1_delay_cnt_en),
        .dly_irq_reg(dly_irq_reg),
        .\dmacr_i_reg[24] (\dmacr_i_reg[24] ),
        .\dmacr_i_reg[26] (\dmacr_i_reg[26] ),
        .\dmacr_i_reg[31] (\dmacr_i_reg[31] ),
        .m_axi_aclk(m_axi_aclk),
        .p_7_out(p_7_out),
        .sig_reg2sg_irqthresh_wren(sig_reg2sg_irqthresh_wren),
        .sig_sg2sgcntlr_updt_ioc_irq_set(sig_sg2sgcntlr_updt_ioc_irq_set),
        .sig_sgcntl2reg_idle_clr(sig_sgcntl2reg_idle_clr),
        .sig_shtdwn_sm_set_cmplt(sig_shtdwn_sm_set_cmplt));
  system_axi_cdma_0_0_axi_sg_datamover I_SG_AXI_DATAMOVER
       (.D({\I_FTCH_SG/fetch_cmd_addr ,ch1_ftch_active,ftch_cmnd_data}),
        .\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg (\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ),
        .\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg (I_SG_AXI_DATAMOVER_n_45),
        .\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg_0 (I_SG_AXI_DATAMOVER_n_46),
        .Q(\GEN_QUEUE.I_UPDT_DESC_QUEUE/p_0_in5_in ),
        .follower_full_mm2s(\GEN_QUEUE.I_UPDT_DESC_QUEUE/follower_full_mm2s ),
        .ftch_decerr_i(\I_FTCH_CMDSTS_IF/ftch_decerr_i ),
        .ftch_done_reg(I_SG_AXI_DATAMOVER_n_47),
        .ftch_slverr_i(\I_FTCH_CMDSTS_IF/ftch_slverr_i ),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_araddr(m_axi_sg_araddr),
        .m_axi_sg_arburst(m_axi_sg_arburst),
        .m_axi_sg_arlen(m_axi_sg_arlen),
        .m_axi_sg_arready(m_axi_sg_arready),
        .m_axi_sg_arvalid(m_axi_sg_arvalid),
        .m_axi_sg_awaddr(m_axi_sg_awaddr),
        .m_axi_sg_awready(m_axi_sg_awready),
        .m_axi_sg_awsize(m_axi_sg_awsize),
        .m_axi_sg_awvalid(m_axi_sg_awvalid),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rready(m_axi_sg_rready),
        .m_axi_sg_rresp(m_axi_sg_rresp),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .m_axi_sg_wlast(m_axi_sg_wlast),
        .m_axi_sg_wready(m_axi_sg_wready),
        .\m_axi_sg_wstrb[0] (\m_axi_sg_wstrb[0] ),
        .m_axi_sg_wvalid(m_axi_sg_wvalid),
        .mm2s_rready_reg(mm2s_rready_reg),
        .p_18_out(p_18_out),
        .p_20_out(p_20_out),
        .p_38_out(p_38_out),
        .s_axis_ftch_cmd_tready(s_axis_ftch_cmd_tready),
        .s_axis_ftch_cmd_tvalid(s_axis_ftch_cmd_tvalid),
        .s_axis_updt_cmd_tready(s_axis_updt_cmd_tready),
        .sig_data2all_tlast_error(\GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/sig_data2all_tlast_error ),
        .sig_init_done(sig_init_done),
        .sig_init_done_0(sig_init_done_0),
        .sig_init_done_1(sig_init_done_1),
        .sig_init_done_2(sig_init_done_2),
        .sig_init_done_3(sig_init_done_3),
        .sig_init_done_4(sig_init_done_4),
        .sig_mmap_reset_reg_reg(sig_mmap_reset_reg_reg),
        .sig_mmap_reset_reg_reg_0(sig_mmap_reset_reg_reg_0),
        .sig_mmap_reset_reg_reg_1(sig_mmap_reset_reg_reg_1),
        .sig_mmap_reset_reg_reg_2(sig_mmap_reset_reg_reg_2),
        .sig_mmap_reset_reg_reg_3(sig_mmap_reset_reg_reg_3),
        .sig_mmap_reset_reg_reg_4(sig_mmap_reset_reg_reg_4),
        .sig_rst2dm_resetn(sig_rst2dm_resetn),
        .\update_address_reg[31] ({p_19_out[63:38],p_19_out[36]}),
        .updt_decerr_i(\I_UPDT_CMDSTS_IF/updt_decerr_i ),
        .updt_done_reg(I_SG_AXI_DATAMOVER_n_56),
        .updt_interr_i(\I_UPDT_CMDSTS_IF/updt_interr_i ),
        .updt_slverr_i(\I_UPDT_CMDSTS_IF/updt_slverr_i ));
  system_axi_cdma_0_0_axi_sg_ftch_mngr I_SG_FETCH_MNGR
       (.D({\I_FTCH_SG/fetch_cmd_addr ,ch1_ftch_active,ftch_cmnd_data}),
        .E(I_SG_FETCH_MNGR_n_37),
        .\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg (\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ),
        .\GEN_CH1_UPDATE.ch1_dma_decerr_set_reg (\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_12 ),
        .\GEN_CH1_UPDATE.ch1_updt_decerr_set_reg (\cdma_tvect_out[21] ),
        .\GEN_CH1_UPDATE.ch1_updt_interr_set_reg (\cdma_tvect_out[19] ),
        .\GEN_CH1_UPDATE.ch1_updt_slverr_set_reg (\cdma_tvect_out[20] ),
        .\GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg (I_SG_FETCH_QUEUE_n_143),
        .\GEN_STALE_DESC_CHECK.ftch_stale_desc_reg (I_SG_FETCH_MNGR_n_39),
        .S(S),
        .SR(SR),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7] (I_SG_AXI_DATAMOVER_n_47),
        .\cdma_tvect_out[13] (\cdma_tvect_out[13] ),
        .\cdma_tvect_out[14] (\cdma_tvect_out[14] ),
        .\cdma_tvect_out[15] (\cdma_tvect_out[15] ),
        .\cdma_tvect_out[16] (\cdma_tvect_out[16] ),
        .\cdma_tvect_out[17] (\cdma_tvect_out[17] ),
        .ch1_ftch_pause(ch1_ftch_pause),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .ch1_nxtdesc_wren(ch1_nxtdesc_wren),
        .ch1_use_crntdesc(\I_FTCH_PNTR_MNGR/ch1_use_crntdesc ),
        .\curdesc_lsb_i_reg[31] (p_2_in),
        .ftch_decerr_i(\I_FTCH_CMDSTS_IF/ftch_decerr_i ),
        .\ftch_error_addr_reg[29] (\ftch_error_addr_reg[29]_0 ),
        .\ftch_error_addr_reg[31] ({I_SG_FETCH_MNGR_n_64,I_SG_FETCH_MNGR_n_65,I_SG_FETCH_MNGR_n_66,I_SG_FETCH_MNGR_n_67,I_SG_FETCH_MNGR_n_68,I_SG_FETCH_MNGR_n_69,I_SG_FETCH_MNGR_n_70,I_SG_FETCH_MNGR_n_71,I_SG_FETCH_MNGR_n_72,I_SG_FETCH_MNGR_n_73,I_SG_FETCH_MNGR_n_74,I_SG_FETCH_MNGR_n_75,I_SG_FETCH_MNGR_n_76,I_SG_FETCH_MNGR_n_77,I_SG_FETCH_MNGR_n_78,I_SG_FETCH_MNGR_n_79,I_SG_FETCH_MNGR_n_80,I_SG_FETCH_MNGR_n_81,I_SG_FETCH_MNGR_n_82,I_SG_FETCH_MNGR_n_83,I_SG_FETCH_MNGR_n_84,I_SG_FETCH_MNGR_n_85,I_SG_FETCH_MNGR_n_86,I_SG_FETCH_MNGR_n_87,I_SG_FETCH_MNGR_n_88,I_SG_FETCH_MNGR_n_89}),
        .\ftch_error_addr_reg[31]_0 (I_SG_FETCH_MNGR_n_91),
        .ftch_slverr_i(\I_FTCH_CMDSTS_IF/ftch_slverr_i ),
        .ftch_stale_desc(ftch_stale_desc),
        .m_axi_aclk(m_axi_aclk),
        .p_18_out(p_18_out),
        .queue_sinit(queue_sinit),
        .s_axis_ftch_cmd_tready(s_axis_ftch_cmd_tready),
        .s_axis_ftch_cmd_tvalid(s_axis_ftch_cmd_tvalid),
        .sg_decerr_reg(sg_decerr_reg),
        .sg_decerr_reg_0(sg_decerr_reg_0),
        .sg_ftch_error0(sg_ftch_error0),
        .sg_interr_reg(sg_interr_reg),
        .sg_interr_reg_0(sg_interr_reg_0),
        .sg_slverr_reg(sg_slverr_reg),
        .sg_slverr_reg_0(sg_slverr_reg_0),
        .sig_reg2sg_tailpntr_updated(sig_reg2sg_tailpntr_updated),
        .sig_rst2s2mm_halt(sig_rst2s2mm_halt),
        .sig_sg2sgcntlr_ftch_idle(sig_sg2sgcntlr_ftch_idle),
        .sig_sg_run_reg(sig_sg_run_reg),
        .sig_sgcntl2rst_halt_cmplt(sig_sgcntl2rst_halt_cmplt),
        .sig_sgcntlr2sg_desc_flush(sig_sgcntlr2sg_desc_flush),
        .sig_shutdown_idle(sig_shutdown_idle),
        .\taildesc_lsb_i_reg[22] (\taildesc_lsb_i_reg[22] ),
        .\taildesc_lsb_i_reg[28] (\taildesc_lsb_i_reg[28] ),
        .\taildesc_lsb_i_reg[31] (\taildesc_lsb_i_reg[31] ),
        .\updt_error_addr_reg[31] (p_16_out),
        .updt_error_reg(\cdma_tvect_out[18] ));
  system_axi_cdma_0_0_axi_sg_ftch_q_mngr I_SG_FETCH_QUEUE
       (.D({\I_FTCH_SG/fetch_cmd_addr ,ch1_ftch_active}),
        .E(E),
        .\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg (\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ),
        .\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg_0 (\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg_0 ),
        .\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] (p_2_in),
        .\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[6] (I_SG_FETCH_QUEUE_n_143),
        .Q(sig_sg2reg_ftch_error_addr),
        .SR(SR),
        .ch1_ftch_pause(ch1_ftch_pause),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .ch1_nxtdesc_wren(ch1_nxtdesc_wren),
        .ch1_use_crntdesc(\I_FTCH_PNTR_MNGR/ch1_use_crntdesc ),
        .\curdesc_lsb_i_reg[31] (\curdesc_lsb_i_reg[31] ),
        .\curdesc_lsb_i_reg[31]_0 (\curdesc_lsb_i_reg[31]_0 ),
        .dma_cyclic(dma_cyclic),
        .\ftch_cs_reg[1] (I_SG_FETCH_MNGR_n_39),
        .\ftch_cs_reg[1]_0 (I_SG_FETCH_MNGR_n_37),
        .ftch_stale_desc(ftch_stale_desc),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_rdata(m_axi_sg_rdata),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .queue_sinit(queue_sinit),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .sg_ftch_error(sg_ftch_error),
        .sg_updt_error(sg_updt_error),
        .\sig_fetch_update_reg_reg[31] (Q),
        .sig_sgcntl2s2mm_cmd_tvalid(sig_sgcntl2s2mm_cmd_tvalid));
  FDRE \ftch_error_addr_reg[10] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_13 ),
        .D(I_SG_FETCH_MNGR_n_85),
        .Q(sig_sg2reg_ftch_error_addr[10]),
        .R(SR));
  FDRE \ftch_error_addr_reg[11] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_13 ),
        .D(I_SG_FETCH_MNGR_n_84),
        .Q(sig_sg2reg_ftch_error_addr[11]),
        .R(SR));
  FDRE \ftch_error_addr_reg[12] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_13 ),
        .D(I_SG_FETCH_MNGR_n_83),
        .Q(sig_sg2reg_ftch_error_addr[12]),
        .R(SR));
  FDRE \ftch_error_addr_reg[13] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_13 ),
        .D(I_SG_FETCH_MNGR_n_82),
        .Q(sig_sg2reg_ftch_error_addr[13]),
        .R(SR));
  FDRE \ftch_error_addr_reg[14] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_13 ),
        .D(I_SG_FETCH_MNGR_n_81),
        .Q(sig_sg2reg_ftch_error_addr[14]),
        .R(SR));
  FDRE \ftch_error_addr_reg[15] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_13 ),
        .D(I_SG_FETCH_MNGR_n_80),
        .Q(sig_sg2reg_ftch_error_addr[15]),
        .R(SR));
  FDRE \ftch_error_addr_reg[16] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_13 ),
        .D(I_SG_FETCH_MNGR_n_79),
        .Q(sig_sg2reg_ftch_error_addr[16]),
        .R(SR));
  FDRE \ftch_error_addr_reg[17] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_13 ),
        .D(I_SG_FETCH_MNGR_n_78),
        .Q(sig_sg2reg_ftch_error_addr[17]),
        .R(SR));
  FDRE \ftch_error_addr_reg[18] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_13 ),
        .D(I_SG_FETCH_MNGR_n_77),
        .Q(sig_sg2reg_ftch_error_addr[18]),
        .R(SR));
  FDRE \ftch_error_addr_reg[19] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_13 ),
        .D(I_SG_FETCH_MNGR_n_76),
        .Q(sig_sg2reg_ftch_error_addr[19]),
        .R(SR));
  FDRE \ftch_error_addr_reg[20] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_13 ),
        .D(I_SG_FETCH_MNGR_n_75),
        .Q(sig_sg2reg_ftch_error_addr[20]),
        .R(SR));
  FDRE \ftch_error_addr_reg[21] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_13 ),
        .D(I_SG_FETCH_MNGR_n_74),
        .Q(sig_sg2reg_ftch_error_addr[21]),
        .R(SR));
  FDRE \ftch_error_addr_reg[22] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_13 ),
        .D(I_SG_FETCH_MNGR_n_73),
        .Q(sig_sg2reg_ftch_error_addr[22]),
        .R(SR));
  FDRE \ftch_error_addr_reg[23] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_13 ),
        .D(I_SG_FETCH_MNGR_n_72),
        .Q(sig_sg2reg_ftch_error_addr[23]),
        .R(SR));
  FDRE \ftch_error_addr_reg[24] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_13 ),
        .D(I_SG_FETCH_MNGR_n_71),
        .Q(sig_sg2reg_ftch_error_addr[24]),
        .R(SR));
  FDRE \ftch_error_addr_reg[25] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_13 ),
        .D(I_SG_FETCH_MNGR_n_70),
        .Q(sig_sg2reg_ftch_error_addr[25]),
        .R(SR));
  FDRE \ftch_error_addr_reg[26] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_13 ),
        .D(I_SG_FETCH_MNGR_n_69),
        .Q(sig_sg2reg_ftch_error_addr[26]),
        .R(SR));
  FDRE \ftch_error_addr_reg[27] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_13 ),
        .D(I_SG_FETCH_MNGR_n_68),
        .Q(sig_sg2reg_ftch_error_addr[27]),
        .R(SR));
  FDRE \ftch_error_addr_reg[28] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_13 ),
        .D(I_SG_FETCH_MNGR_n_67),
        .Q(sig_sg2reg_ftch_error_addr[28]),
        .R(SR));
  FDRE \ftch_error_addr_reg[29] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_13 ),
        .D(I_SG_FETCH_MNGR_n_66),
        .Q(sig_sg2reg_ftch_error_addr[29]),
        .R(SR));
  FDRE \ftch_error_addr_reg[30] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_13 ),
        .D(I_SG_FETCH_MNGR_n_65),
        .Q(sig_sg2reg_ftch_error_addr[30]),
        .R(SR));
  FDRE \ftch_error_addr_reg[31] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_13 ),
        .D(I_SG_FETCH_MNGR_n_64),
        .Q(sig_sg2reg_ftch_error_addr[31]),
        .R(SR));
  FDRE \ftch_error_addr_reg[6] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_13 ),
        .D(I_SG_FETCH_MNGR_n_89),
        .Q(sig_sg2reg_ftch_error_addr[6]),
        .R(SR));
  FDRE \ftch_error_addr_reg[7] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_13 ),
        .D(I_SG_FETCH_MNGR_n_88),
        .Q(sig_sg2reg_ftch_error_addr[7]),
        .R(SR));
  FDRE \ftch_error_addr_reg[8] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_13 ),
        .D(I_SG_FETCH_MNGR_n_87),
        .Q(sig_sg2reg_ftch_error_addr[8]),
        .R(SR));
  FDRE \ftch_error_addr_reg[9] 
       (.C(m_axi_aclk),
        .CE(\GEN_DESC_UPDATE.I_SG_UPDATE_MNGR_n_13 ),
        .D(I_SG_FETCH_MNGR_n_86),
        .Q(sig_sg2reg_ftch_error_addr[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_sg_addr_cntl" *) 
module system_axi_cdma_0_0_axi_sg_addr_cntl
   (sig_addr2rsc_cmd_fifo_empty,
    m_axi_sg_arburst,
    m_axi_sg_arvalid,
    m_axi_sg_arlen,
    \sig_cmd_addr_reg_reg[6] ,
    m_axi_sg_araddr,
    m_axi_aclk,
    sm_set_error,
    sig_cmd_burst_reg,
    sm_set_error_reg,
    sig_cmd2addr_valid1_reg,
    m_axi_sg_arready,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_mstr2addr_cmd_valid,
    Q);
  output sig_addr2rsc_cmd_fifo_empty;
  output [0:0]m_axi_sg_arburst;
  output m_axi_sg_arvalid;
  output [0:0]m_axi_sg_arlen;
  output \sig_cmd_addr_reg_reg[6] ;
  output [25:0]m_axi_sg_araddr;
  input m_axi_aclk;
  input sm_set_error;
  input [0:0]sig_cmd_burst_reg;
  input sm_set_error_reg;
  input sig_cmd2addr_valid1_reg;
  input m_axi_sg_arready;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_mstr2addr_cmd_valid;
  input [25:0]Q;

  wire [25:0]Q;
  wire m_axi_aclk;
  wire [25:0]m_axi_sg_araddr;
  wire [0:0]m_axi_sg_arburst;
  wire [0:0]m_axi_sg_arlen;
  wire m_axi_sg_arready;
  wire m_axi_sg_arvalid;
  wire sig_addr2rsc_calc_error;
  wire sig_addr2rsc_cmd_fifo_empty;
  wire sig_addr_reg_full;
  wire sig_addr_valid_reg_i_1_n_0;
  wire sig_cmd2addr_valid1_reg;
  wire \sig_cmd_addr_reg_reg[6] ;
  wire [0:0]sig_cmd_burst_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_mstr2addr_cmd_valid;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi_2;
  wire sig_push_addr_reg1_out;
  wire sm_set_error;
  wire sm_set_error_reg;

  FDSE #(
    .INIT(1'b0)) 
    sig_addr_reg_empty_reg
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(sig_addr2rsc_cmd_fifo_empty),
        .S(sig_addr_valid_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_reg_full_reg
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_push_addr_reg1_out),
        .Q(sig_addr_reg_full),
        .R(sig_addr_valid_reg_i_1_n_0));
  LUT4 #(
    .INIT(16'h40FF)) 
    sig_addr_valid_reg_i_1
       (.I0(sig_addr2rsc_calc_error),
        .I1(m_axi_sg_arready),
        .I2(sig_addr_reg_full),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_addr_valid_reg_i_1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    sig_addr_valid_reg_i_2
       (.I0(sig_addr2rsc_cmd_fifo_empty),
        .I1(sig_mstr2addr_cmd_valid),
        .O(sig_push_addr_reg1_out));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_valid_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sm_set_error_reg),
        .Q(m_axi_sg_arvalid),
        .R(sig_addr_valid_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sm_set_error),
        .Q(sig_addr2rsc_calc_error),
        .R(sig_addr_valid_reg_i_1_n_0));
  LUT2 #(
    .INIT(4'h7)) 
    sig_cmd_reg_empty_i_1__0
       (.I0(sig_addr2rsc_cmd_fifo_empty),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\sig_cmd_addr_reg_reg[6] ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[4]),
        .Q(m_axi_sg_araddr[4]),
        .R(sig_addr_valid_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[5]),
        .Q(m_axi_sg_araddr[5]),
        .R(sig_addr_valid_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[6]),
        .Q(m_axi_sg_araddr[6]),
        .R(sig_addr_valid_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[7]),
        .Q(m_axi_sg_araddr[7]),
        .R(sig_addr_valid_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[8]),
        .Q(m_axi_sg_araddr[8]),
        .R(sig_addr_valid_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[9]),
        .Q(m_axi_sg_araddr[9]),
        .R(sig_addr_valid_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[16] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[10]),
        .Q(m_axi_sg_araddr[10]),
        .R(sig_addr_valid_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[17] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[11]),
        .Q(m_axi_sg_araddr[11]),
        .R(sig_addr_valid_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[18] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[12]),
        .Q(m_axi_sg_araddr[12]),
        .R(sig_addr_valid_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[19] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[13]),
        .Q(m_axi_sg_araddr[13]),
        .R(sig_addr_valid_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[20] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[14]),
        .Q(m_axi_sg_araddr[14]),
        .R(sig_addr_valid_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[21] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[15]),
        .Q(m_axi_sg_araddr[15]),
        .R(sig_addr_valid_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[22] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[16]),
        .Q(m_axi_sg_araddr[16]),
        .R(sig_addr_valid_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[23] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[17]),
        .Q(m_axi_sg_araddr[17]),
        .R(sig_addr_valid_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[24] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[18]),
        .Q(m_axi_sg_araddr[18]),
        .R(sig_addr_valid_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[25] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[19]),
        .Q(m_axi_sg_araddr[19]),
        .R(sig_addr_valid_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[26] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[20]),
        .Q(m_axi_sg_araddr[20]),
        .R(sig_addr_valid_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[27] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[21]),
        .Q(m_axi_sg_araddr[21]),
        .R(sig_addr_valid_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[28] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[22]),
        .Q(m_axi_sg_araddr[22]),
        .R(sig_addr_valid_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[29] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[23]),
        .Q(m_axi_sg_araddr[23]),
        .R(sig_addr_valid_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[30] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[24]),
        .Q(m_axi_sg_araddr[24]),
        .R(sig_addr_valid_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[31] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[25]),
        .Q(m_axi_sg_araddr[25]),
        .R(sig_addr_valid_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[0]),
        .Q(m_axi_sg_araddr[0]),
        .R(sig_addr_valid_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[1]),
        .Q(m_axi_sg_araddr[1]),
        .R(sig_addr_valid_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[2]),
        .Q(m_axi_sg_araddr[2]),
        .R(sig_addr_valid_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[3]),
        .Q(m_axi_sg_araddr[3]),
        .R(sig_addr_valid_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_burst_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_cmd_burst_reg),
        .Q(m_axi_sg_arburst),
        .R(sig_addr_valid_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_len_reg_reg[2] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b1),
        .Q(m_axi_sg_arlen),
        .R(sig_addr_valid_reg_i_1_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_2_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_cmd2addr_valid1_reg),
        .Q(sig_posted_to_axi_2),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_cmd2addr_valid1_reg),
        .Q(sig_posted_to_axi),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_sg_addr_cntl" *) 
module system_axi_cdma_0_0_axi_sg_addr_cntl__parameterized0
   (out,
    sig_addr2wsc_cmd_fifo_empty,
    m_axi_sg_awsize,
    m_axi_sg_awvalid,
    m_axi_sg_awaddr,
    sig_push_addr_reg1_out,
    m_axi_aclk,
    sig_calc2dm_calc_err,
    sm_set_error_reg,
    sig_cmd2addr_valid1_reg,
    \sig_cmd_addr_reg_reg[3] ,
    m_axi_sg_awready,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    Q);
  output out;
  output sig_addr2wsc_cmd_fifo_empty;
  output [0:0]m_axi_sg_awsize;
  output m_axi_sg_awvalid;
  output [27:0]m_axi_sg_awaddr;
  input sig_push_addr_reg1_out;
  input m_axi_aclk;
  input sig_calc2dm_calc_err;
  input sm_set_error_reg;
  input sig_cmd2addr_valid1_reg;
  input \sig_cmd_addr_reg_reg[3] ;
  input m_axi_sg_awready;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input [26:0]Q;

  wire [26:0]Q;
  wire m_axi_aclk;
  wire [27:0]m_axi_sg_awaddr;
  wire m_axi_sg_awready;
  wire [0:0]m_axi_sg_awsize;
  wire m_axi_sg_awvalid;
  wire sig_addr2wsc_calc_error;
  wire sig_addr2wsc_cmd_fifo_empty;
  wire sig_addr_reg_full;
  wire sig_addr_valid_reg_i_1__0_n_0;
  wire sig_calc2dm_calc_err;
  wire sig_cmd2addr_valid1_reg;
  wire \sig_cmd_addr_reg_reg[3] ;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi;
  (* RTL_KEEP = "true" *) (* equivalent_register_removal = "no" *) wire sig_posted_to_axi_2;
  wire sig_push_addr_reg1_out;
  wire sm_set_error_reg;

  assign out = sig_posted_to_axi;
  FDSE #(
    .INIT(1'b0)) 
    sig_addr_reg_empty_reg
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b0),
        .Q(sig_addr2wsc_cmd_fifo_empty),
        .S(sig_addr_valid_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_reg_full_reg
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_push_addr_reg1_out),
        .Q(sig_addr_reg_full),
        .R(sig_addr_valid_reg_i_1__0_n_0));
  LUT4 #(
    .INIT(16'h40FF)) 
    sig_addr_valid_reg_i_1__0
       (.I0(sig_addr2wsc_calc_error),
        .I1(m_axi_sg_awready),
        .I2(sig_addr_reg_full),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_addr_valid_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_addr_valid_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sm_set_error_reg),
        .Q(m_axi_sg_awvalid),
        .R(sig_addr_valid_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_calc_error_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(sig_calc2dm_calc_err),
        .Q(sig_addr2wsc_calc_error),
        .R(sig_addr_valid_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[5]),
        .Q(m_axi_sg_awaddr[6]),
        .R(sig_addr_valid_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[6]),
        .Q(m_axi_sg_awaddr[7]),
        .R(sig_addr_valid_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[7]),
        .Q(m_axi_sg_awaddr[8]),
        .R(sig_addr_valid_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[8]),
        .Q(m_axi_sg_awaddr[9]),
        .R(sig_addr_valid_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[9]),
        .Q(m_axi_sg_awaddr[10]),
        .R(sig_addr_valid_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[10]),
        .Q(m_axi_sg_awaddr[11]),
        .R(sig_addr_valid_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[16] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[11]),
        .Q(m_axi_sg_awaddr[12]),
        .R(sig_addr_valid_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[17] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[12]),
        .Q(m_axi_sg_awaddr[13]),
        .R(sig_addr_valid_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[18] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[13]),
        .Q(m_axi_sg_awaddr[14]),
        .R(sig_addr_valid_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[19] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[14]),
        .Q(m_axi_sg_awaddr[15]),
        .R(sig_addr_valid_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[20] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[15]),
        .Q(m_axi_sg_awaddr[16]),
        .R(sig_addr_valid_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[21] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[16]),
        .Q(m_axi_sg_awaddr[17]),
        .R(sig_addr_valid_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[22] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[17]),
        .Q(m_axi_sg_awaddr[18]),
        .R(sig_addr_valid_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[23] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[18]),
        .Q(m_axi_sg_awaddr[19]),
        .R(sig_addr_valid_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[24] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[19]),
        .Q(m_axi_sg_awaddr[20]),
        .R(sig_addr_valid_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[25] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[20]),
        .Q(m_axi_sg_awaddr[21]),
        .R(sig_addr_valid_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[26] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[21]),
        .Q(m_axi_sg_awaddr[22]),
        .R(sig_addr_valid_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[27] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[22]),
        .Q(m_axi_sg_awaddr[23]),
        .R(sig_addr_valid_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[28] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[23]),
        .Q(m_axi_sg_awaddr[24]),
        .R(sig_addr_valid_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[29] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[24]),
        .Q(m_axi_sg_awaddr[25]),
        .R(sig_addr_valid_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[30] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[25]),
        .Q(m_axi_sg_awaddr[26]),
        .R(sig_addr_valid_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[31] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[26]),
        .Q(m_axi_sg_awaddr[27]),
        .R(sig_addr_valid_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(\sig_cmd_addr_reg_reg[3] ),
        .Q(m_axi_sg_awaddr[0]),
        .R(sig_addr_valid_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[0]),
        .Q(m_axi_sg_awaddr[1]),
        .R(sig_addr_valid_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[1]),
        .Q(m_axi_sg_awaddr[2]),
        .R(sig_addr_valid_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[2]),
        .Q(m_axi_sg_awaddr[3]),
        .R(sig_addr_valid_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[3]),
        .Q(m_axi_sg_awaddr[4]),
        .R(sig_addr_valid_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_addr_reg_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(Q[4]),
        .Q(m_axi_sg_awaddr[5]),
        .R(sig_addr_valid_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    \sig_next_size_reg_reg[1] 
       (.C(m_axi_aclk),
        .CE(sig_push_addr_reg1_out),
        .D(1'b1),
        .Q(m_axi_sg_awsize),
        .R(sig_addr_valid_reg_i_1__0_n_0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_2_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_cmd2addr_valid1_reg),
        .Q(sig_posted_to_axi_2),
        .R(1'b0));
  (* KEEP = "yes" *) 
  (* equivalent_register_removal = "no" *) 
  FDRE #(
    .INIT(1'b0)) 
    sig_posted_to_axi_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_cmd2addr_valid1_reg),
        .Q(sig_posted_to_axi),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_sg_cmd_status" *) 
module system_axi_cdma_0_0_axi_sg_cmd_status
   (sig_init_done_1,
    s_axis_updt_cmd_tready,
    sig_init_done_2,
    sig_stat2wsc_status_ready,
    sig_load_input_cmd,
    updt_decerr_i,
    updt_interr_i,
    updt_slverr_i,
    sig_btt_is_zero,
    Q,
    updt_done_reg,
    sig_mmap_reset_reg_reg,
    m_axi_aclk,
    SR,
    sig_mmap_reset_reg_reg_0,
    p_20_out,
    sig_cmd_reg_empty,
    sig_wsc2stat_status_valid,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ,
    sig_addr2wsc_cmd_fifo_empty,
    p_18_out,
    \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ,
    D,
    \update_address_reg[31] );
  output sig_init_done_1;
  output s_axis_updt_cmd_tready;
  output sig_init_done_2;
  output sig_stat2wsc_status_ready;
  output sig_load_input_cmd;
  output updt_decerr_i;
  output updt_interr_i;
  output updt_slverr_i;
  output sig_btt_is_zero;
  output [27:0]Q;
  output updt_done_reg;
  input sig_mmap_reset_reg_reg;
  input m_axi_aclk;
  input [0:0]SR;
  input sig_mmap_reset_reg_reg_0;
  input p_20_out;
  input sig_cmd_reg_empty;
  input sig_wsc2stat_status_valid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  input sig_addr2wsc_cmd_fifo_empty;
  input p_18_out;
  input \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ;
  input [3:0]D;
  input [26:0]\update_address_reg[31] ;

  wire [3:0]D;
  wire \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  wire [27:0]Q;
  wire [0:0]SR;
  wire m_axi_aclk;
  wire p_18_out;
  wire p_20_out;
  wire s_axis_updt_cmd_tready;
  wire sig_addr2wsc_cmd_fifo_empty;
  wire sig_btt_is_zero;
  wire sig_cmd_reg_empty;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_init_done_1;
  wire sig_init_done_2;
  wire sig_load_input_cmd;
  wire sig_mmap_reset_reg_reg;
  wire sig_mmap_reset_reg_reg_0;
  wire sig_stat2wsc_status_ready;
  wire sig_wsc2stat_status_valid;
  wire [26:0]\update_address_reg[31] ;
  wire updt_decerr_i;
  wire updt_done_reg;
  wire updt_interr_i;
  wire updt_slverr_i;

  system_axi_cdma_0_0_axi_sg_fifo__parameterized0 \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO 
       (.D(D),
        .\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg (\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ),
        .SR(SR),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 (sig_stat2wsc_status_ready),
        .m_axi_aclk(m_axi_aclk),
        .p_18_out(p_18_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_init_done_2(sig_init_done_2),
        .sig_mmap_reset_reg_reg(sig_mmap_reset_reg_reg_0),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid),
        .updt_decerr_i(updt_decerr_i),
        .updt_done_reg(updt_done_reg),
        .updt_interr_i(updt_interr_i),
        .updt_slverr_i(updt_slverr_i));
  system_axi_cdma_0_0_axi_sg_fifo I_CMD_FIFO
       (.\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg (\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ),
        .Q(Q),
        .SR(SR),
        .m_axi_aclk(m_axi_aclk),
        .p_20_out(p_20_out),
        .s_axis_updt_cmd_tready(s_axis_updt_cmd_tready),
        .sig_addr2wsc_cmd_fifo_empty(sig_addr2wsc_cmd_fifo_empty),
        .sig_btt_is_zero(sig_btt_is_zero),
        .sig_cmd_reg_empty(sig_cmd_reg_empty),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_init_done_1(sig_init_done_1),
        .sig_load_input_cmd(sig_load_input_cmd),
        .sig_mmap_reset_reg_reg(sig_mmap_reset_reg_reg),
        .\update_address_reg[31] (\update_address_reg[31] ));
endmodule

(* ORIG_REF_NAME = "axi_sg_cmd_status" *) 
module system_axi_cdma_0_0_axi_sg_cmd_status_1
   (sig_init_done,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] ,
    sig_init_done_0,
    sig_stat2rsc_status_ready,
    sig_btt_is_zero_reg_reg,
    ftch_done_reg,
    ftch_decerr_i,
    ftch_slverr_i,
    sig_load_input_cmd,
    Q,
    sig_mmap_reset_reg_reg,
    m_axi_aclk,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_mmap_reset_reg_reg_0,
    s_axis_ftch_cmd_tvalid,
    sig_cmd_reg_empty,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    sig_addr2rsc_cmd_fifo_empty,
    sig_rsc2stat_status_valid,
    p_18_out,
    sig_rd_sts_okay_reg,
    sig_rsc2stat_status,
    D);
  output sig_init_done;
  output \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] ;
  output sig_init_done_0;
  output sig_stat2rsc_status_ready;
  output sig_btt_is_zero_reg_reg;
  output ftch_done_reg;
  output ftch_decerr_i;
  output ftch_slverr_i;
  output sig_load_input_cmd;
  output [26:0]Q;
  input sig_mmap_reset_reg_reg;
  input m_axi_aclk;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_mmap_reset_reg_reg_0;
  input s_axis_ftch_cmd_tvalid;
  input sig_cmd_reg_empty;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  input sig_addr2rsc_cmd_fifo_empty;
  input sig_rsc2stat_status_valid;
  input p_18_out;
  input sig_rd_sts_okay_reg;
  input [1:0]sig_rsc2stat_status;
  input [27:0]D;

  wire [27:0]D;
  wire [26:0]Q;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] ;
  wire ftch_decerr_i;
  wire ftch_done_reg;
  wire ftch_slverr_i;
  wire m_axi_aclk;
  wire p_18_out;
  wire s_axis_ftch_cmd_tvalid;
  wire sig_addr2rsc_cmd_fifo_empty;
  wire sig_btt_is_zero_reg_reg;
  wire sig_cmd_reg_empty;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_load_input_cmd;
  wire sig_mmap_reset_reg_reg;
  wire sig_mmap_reset_reg_reg_0;
  wire sig_rd_sts_okay_reg;
  wire [1:0]sig_rsc2stat_status;
  wire sig_rsc2stat_status_valid;
  wire sig_stat2rsc_status_ready;

  system_axi_cdma_0_0_axi_sg_fifo__parameterized0_2 \GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO 
       (.\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 (sig_stat2rsc_status_ready),
        .ftch_decerr_i(ftch_decerr_i),
        .ftch_done_reg(ftch_done_reg),
        .ftch_slverr_i(ftch_slverr_i),
        .m_axi_aclk(m_axi_aclk),
        .p_18_out(p_18_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .sig_init_done_0(sig_init_done_0),
        .sig_mmap_reset_reg_reg(sig_mmap_reset_reg_reg_0),
        .sig_rd_sts_okay_reg(sig_rd_sts_okay_reg),
        .sig_rsc2stat_status(sig_rsc2stat_status),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid));
  system_axi_cdma_0_0_axi_sg_fifo_3 I_CMD_FIFO
       (.D(D),
        .Q(Q),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] ),
        .m_axi_aclk(m_axi_aclk),
        .s_axis_ftch_cmd_tvalid(s_axis_ftch_cmd_tvalid),
        .sig_addr2rsc_cmd_fifo_empty(sig_addr2rsc_cmd_fifo_empty),
        .sig_btt_is_zero_reg_reg(sig_btt_is_zero_reg_reg),
        .sig_cmd_reg_empty(sig_cmd_reg_empty),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .sig_init_done(sig_init_done),
        .sig_load_input_cmd(sig_load_input_cmd),
        .sig_mmap_reset_reg_reg(sig_mmap_reset_reg_reg));
endmodule

(* ORIG_REF_NAME = "axi_sg_datamover" *) 
module system_axi_cdma_0_0_axi_sg_datamover
   (m_axi_sg_arburst,
    m_axi_sg_arvalid,
    m_axi_sg_rready,
    mm2s_rready_reg,
    m_axi_sg_awsize,
    m_axi_sg_awvalid,
    m_axi_sg_arlen,
    m_axi_sg_awaddr,
    \m_axi_sg_wstrb[0] ,
    sig_init_done,
    s_axis_ftch_cmd_tready,
    sig_init_done_0,
    sig_init_done_1,
    s_axis_updt_cmd_tready,
    sig_init_done_2,
    sig_init_done_3,
    sig_init_done_4,
    sig_data2all_tlast_error,
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg ,
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg_0 ,
    ftch_done_reg,
    ftch_decerr_i,
    ftch_slverr_i,
    m_axi_sg_bready,
    m_axi_sg_wvalid,
    m_axi_sg_wlast,
    updt_decerr_i,
    updt_interr_i,
    updt_slverr_i,
    updt_done_reg,
    m_axi_sg_araddr,
    m_axi_aclk,
    sig_rst2dm_resetn,
    sig_mmap_reset_reg_reg,
    sig_mmap_reset_reg_reg_0,
    sig_mmap_reset_reg_reg_1,
    sig_mmap_reset_reg_reg_2,
    sig_mmap_reset_reg_reg_3,
    sig_mmap_reset_reg_reg_4,
    follower_full_mm2s,
    p_38_out,
    m_axi_sg_wready,
    \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ,
    m_axi_sg_arready,
    m_axi_sg_awready,
    s_axis_ftch_cmd_tvalid,
    p_20_out,
    m_axi_sg_bvalid,
    Q,
    m_axi_sg_rvalid,
    m_axi_sg_rlast,
    p_18_out,
    m_axi_sg_rresp,
    m_axi_sg_bresp,
    D,
    \update_address_reg[31] );
  output [0:0]m_axi_sg_arburst;
  output m_axi_sg_arvalid;
  output m_axi_sg_rready;
  output mm2s_rready_reg;
  output [0:0]m_axi_sg_awsize;
  output m_axi_sg_awvalid;
  output [0:0]m_axi_sg_arlen;
  output [27:0]m_axi_sg_awaddr;
  output \m_axi_sg_wstrb[0] ;
  output sig_init_done;
  output s_axis_ftch_cmd_tready;
  output sig_init_done_0;
  output sig_init_done_1;
  output s_axis_updt_cmd_tready;
  output sig_init_done_2;
  output sig_init_done_3;
  output sig_init_done_4;
  output sig_data2all_tlast_error;
  output \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg ;
  output \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg_0 ;
  output ftch_done_reg;
  output ftch_decerr_i;
  output ftch_slverr_i;
  output m_axi_sg_bready;
  output m_axi_sg_wvalid;
  output m_axi_sg_wlast;
  output updt_decerr_i;
  output updt_interr_i;
  output updt_slverr_i;
  output updt_done_reg;
  output [25:0]m_axi_sg_araddr;
  input m_axi_aclk;
  input sig_rst2dm_resetn;
  input sig_mmap_reset_reg_reg;
  input sig_mmap_reset_reg_reg_0;
  input sig_mmap_reset_reg_reg_1;
  input sig_mmap_reset_reg_reg_2;
  input sig_mmap_reset_reg_reg_3;
  input sig_mmap_reset_reg_reg_4;
  input follower_full_mm2s;
  input p_38_out;
  input m_axi_sg_wready;
  input \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ;
  input m_axi_sg_arready;
  input m_axi_sg_awready;
  input s_axis_ftch_cmd_tvalid;
  input p_20_out;
  input m_axi_sg_bvalid;
  input [0:0]Q;
  input m_axi_sg_rvalid;
  input m_axi_sg_rlast;
  input p_18_out;
  input [1:0]m_axi_sg_rresp;
  input [1:0]m_axi_sg_bresp;
  input [27:0]D;
  input [26:0]\update_address_reg[31] ;

  wire [27:0]D;
  wire \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg_0 ;
  wire [0:0]Q;
  wire follower_full_mm2s;
  wire ftch_decerr_i;
  wire ftch_done_reg;
  wire ftch_slverr_i;
  wire m_axi_aclk;
  wire [25:0]m_axi_sg_araddr;
  wire [0:0]m_axi_sg_arburst;
  wire [0:0]m_axi_sg_arlen;
  wire m_axi_sg_arready;
  wire m_axi_sg_arvalid;
  wire [27:0]m_axi_sg_awaddr;
  wire m_axi_sg_awready;
  wire [0:0]m_axi_sg_awsize;
  wire m_axi_sg_awvalid;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rready;
  wire [1:0]m_axi_sg_rresp;
  wire m_axi_sg_rvalid;
  wire m_axi_sg_wlast;
  wire m_axi_sg_wready;
  wire \m_axi_sg_wstrb[0] ;
  wire m_axi_sg_wvalid;
  wire mm2s_rready_reg;
  wire p_18_out;
  wire p_20_out;
  wire p_38_out;
  wire s_axis_ftch_cmd_tready;
  wire s_axis_ftch_cmd_tvalid;
  wire s_axis_updt_cmd_tready;
  wire sig_data2all_tlast_error;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_init_done_1;
  wire sig_init_done_2;
  wire sig_init_done_3;
  wire sig_init_done_4;
  wire sig_mmap_reset_reg_reg;
  wire sig_mmap_reset_reg_reg_0;
  wire sig_mmap_reset_reg_reg_1;
  wire sig_mmap_reset_reg_reg_2;
  wire sig_mmap_reset_reg_reg_3;
  wire sig_mmap_reset_reg_reg_4;
  wire sig_rst2dm_resetn;
  wire [26:0]\update_address_reg[31] ;
  wire updt_decerr_i;
  wire updt_done_reg;
  wire updt_interr_i;
  wire updt_slverr_i;

  system_axi_cdma_0_0_axi_sg_mm2s_basic_wrap \GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER 
       (.D(D),
        .SR(mm2s_rready_reg),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] (s_axis_ftch_cmd_tready),
        .ftch_decerr_i(ftch_decerr_i),
        .ftch_done_reg(ftch_done_reg),
        .ftch_slverr_i(ftch_slverr_i),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_araddr(m_axi_sg_araddr),
        .m_axi_sg_arburst(m_axi_sg_arburst),
        .m_axi_sg_arlen(m_axi_sg_arlen),
        .m_axi_sg_arready(m_axi_sg_arready),
        .m_axi_sg_arvalid(m_axi_sg_arvalid),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rready(m_axi_sg_rready),
        .m_axi_sg_rresp(m_axi_sg_rresp),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .\m_axi_sg_wstrb[0] (\m_axi_sg_wstrb[0] ),
        .p_18_out(p_18_out),
        .s_axis_ftch_cmd_tvalid(s_axis_ftch_cmd_tvalid),
        .sig_init_done(sig_init_done),
        .sig_init_done_0(sig_init_done_0),
        .sig_mmap_reset_reg_reg(sig_mmap_reset_reg_reg),
        .sig_mmap_reset_reg_reg_0(sig_mmap_reset_reg_reg_0),
        .sig_rst2dm_resetn(sig_rst2dm_resetn));
  system_axi_cdma_0_0_axi_sg_s2mm_basic_wrap \GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER 
       (.\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg (\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ),
        .\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg (\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg ),
        .\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg_0 (\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg_0 ),
        .Q(Q),
        .SR(mm2s_rready_reg),
        .follower_full_mm2s(follower_full_mm2s),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_awaddr(m_axi_sg_awaddr),
        .m_axi_sg_awready(m_axi_sg_awready),
        .m_axi_sg_awsize(m_axi_sg_awsize),
        .m_axi_sg_awvalid(m_axi_sg_awvalid),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .m_axi_sg_wlast(m_axi_sg_wlast),
        .m_axi_sg_wready(m_axi_sg_wready),
        .m_axi_sg_wvalid(m_axi_sg_wvalid),
        .p_18_out(p_18_out),
        .p_20_out(p_20_out),
        .p_38_out(p_38_out),
        .s_axis_updt_cmd_tready(s_axis_updt_cmd_tready),
        .sig_cmd2addr_valid1_reg(sig_data2all_tlast_error),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(\m_axi_sg_wstrb[0] ),
        .sig_init_done_1(sig_init_done_1),
        .sig_init_done_2(sig_init_done_2),
        .sig_init_done_3(sig_init_done_3),
        .sig_init_done_4(sig_init_done_4),
        .sig_mmap_reset_reg_reg(sig_mmap_reset_reg_reg_1),
        .sig_mmap_reset_reg_reg_0(sig_mmap_reset_reg_reg_2),
        .sig_mmap_reset_reg_reg_1(sig_mmap_reset_reg_reg_3),
        .sig_mmap_reset_reg_reg_2(sig_mmap_reset_reg_reg_4),
        .\update_address_reg[31] (\update_address_reg[31] ),
        .updt_decerr_i(updt_decerr_i),
        .updt_done_reg(updt_done_reg),
        .updt_interr_i(updt_interr_i),
        .updt_slverr_i(updt_slverr_i));
endmodule

(* ORIG_REF_NAME = "axi_sg_fifo" *) 
module system_axi_cdma_0_0_axi_sg_fifo
   (sig_init_done_1,
    s_axis_updt_cmd_tready,
    sig_load_input_cmd,
    sig_btt_is_zero,
    Q,
    sig_mmap_reset_reg_reg,
    m_axi_aclk,
    SR,
    p_20_out,
    sig_cmd_reg_empty,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ,
    sig_addr2wsc_cmd_fifo_empty,
    \update_address_reg[31] );
  output sig_init_done_1;
  output s_axis_updt_cmd_tready;
  output sig_load_input_cmd;
  output sig_btt_is_zero;
  output [27:0]Q;
  input sig_mmap_reset_reg_reg;
  input m_axi_aclk;
  input [0:0]SR;
  input p_20_out;
  input sig_cmd_reg_empty;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  input sig_addr2wsc_cmd_fifo_empty;
  input [26:0]\update_address_reg[31] ;

  wire \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  wire [27:0]Q;
  wire [0:0]SR;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__1_n_0 ;
  wire m_axi_aclk;
  wire p_20_out;
  wire s_axis_updt_cmd_tready;
  wire sig_addr2wsc_cmd_fifo_empty;
  wire sig_btt_is_zero;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_reg_empty;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_init_done_1;
  wire sig_load_input_cmd;
  wire sig_mmap_reset_reg_reg;
  wire sig_push_regfifo;
  wire [26:0]\update_address_reg[31] ;

  LUT2 #(
    .INIT(4'h8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[63]_i_1__2 
       (.I0(s_axis_updt_cmd_tready),
        .I1(p_20_out),
        .O(sig_push_regfifo));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[35] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(1'b1),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[36] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(\update_address_reg[31] [0]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(\update_address_reg[31] [1]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(\update_address_reg[31] [2]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(\update_address_reg[31] [3]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(\update_address_reg[31] [4]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(\update_address_reg[31] [5]),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(\update_address_reg[31] [6]),
        .Q(Q[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(\update_address_reg[31] [7]),
        .Q(Q[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(\update_address_reg[31] [8]),
        .Q(Q[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(\update_address_reg[31] [9]),
        .Q(Q[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(\update_address_reg[31] [10]),
        .Q(Q[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(\update_address_reg[31] [11]),
        .Q(Q[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(\update_address_reg[31] [12]),
        .Q(Q[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(\update_address_reg[31] [13]),
        .Q(Q[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(\update_address_reg[31] [14]),
        .Q(Q[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(\update_address_reg[31] [15]),
        .Q(Q[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(\update_address_reg[31] [16]),
        .Q(Q[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(\update_address_reg[31] [17]),
        .Q(Q[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(\update_address_reg[31] [18]),
        .Q(Q[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(\update_address_reg[31] [19]),
        .Q(Q[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(\update_address_reg[31] [20]),
        .Q(Q[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(\update_address_reg[31] [21]),
        .Q(Q[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(\update_address_reg[31] [22]),
        .Q(Q[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(\update_address_reg[31] [23]),
        .Q(Q[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(\update_address_reg[31] [24]),
        .Q(Q[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(\update_address_reg[31] [25]),
        .Q(Q[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(\update_address_reg[31] [26]),
        .Q(Q[27]),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFF4F444444)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1 
       (.I0(p_20_out),
        .I1(s_axis_updt_cmd_tready),
        .I2(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ),
        .I3(sig_addr2wsc_cmd_fifo_empty),
        .I4(sig_load_input_cmd),
        .I5(sig_init_done_1),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__1_n_0 ),
        .Q(s_axis_updt_cmd_tready),
        .R(SR));
  LUT6 #(
    .INIT(64'hC0CCCCCC88888888)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__1 
       (.I0(sig_push_regfifo),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I2(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ),
        .I3(sig_addr2wsc_cmd_fifo_empty),
        .I4(sig_cmd_reg_empty),
        .I5(sig_cmd2mstr_cmd_valid),
        .O(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__1_n_0 ),
        .Q(sig_cmd2mstr_cmd_valid),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_btt_is_zero_reg_i_1
       (.I0(Q[0]),
        .O(sig_btt_is_zero));
  LUT2 #(
    .INIT(4'h8)) 
    sig_cmd_reg_empty_i_2__0
       (.I0(sig_cmd2mstr_cmd_valid),
        .I1(sig_cmd_reg_empty),
        .O(sig_load_input_cmd));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_mmap_reset_reg_reg),
        .Q(sig_init_done_1),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_sg_fifo" *) 
module system_axi_cdma_0_0_axi_sg_fifo_3
   (sig_init_done,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ,
    sig_btt_is_zero_reg_reg,
    sig_load_input_cmd,
    Q,
    sig_mmap_reset_reg_reg,
    m_axi_aclk,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    s_axis_ftch_cmd_tvalid,
    sig_cmd_reg_empty,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    sig_addr2rsc_cmd_fifo_empty,
    D);
  output sig_init_done;
  output \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ;
  output sig_btt_is_zero_reg_reg;
  output sig_load_input_cmd;
  output [26:0]Q;
  input sig_mmap_reset_reg_reg;
  input m_axi_aclk;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input s_axis_ftch_cmd_tvalid;
  input sig_cmd_reg_empty;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  input sig_addr2rsc_cmd_fifo_empty;
  input [27:0]D;

  wire [27:0]D;
  wire [26:0]Q;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg_n_0_[4] ;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg_n_0_[5] ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_i_1_n_0 ;
  wire m_axi_aclk;
  wire s_axis_ftch_cmd_tvalid;
  wire sig_addr2rsc_cmd_fifo_empty;
  wire sig_btt_is_zero_reg_reg;
  wire sig_cmd2mstr_cmd_valid;
  wire sig_cmd_reg_empty;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire sig_init_done;
  wire sig_load_input_cmd;
  wire sig_mmap_reset_reg_reg;
  wire sig_push_regfifo;

  LUT2 #(
    .INIT(4'h8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[63]_i_1__1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ),
        .I1(s_axis_ftch_cmd_tvalid),
        .O(sig_push_regfifo));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(1'b1),
        .Q(Q[0]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[38] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[2]),
        .Q(Q[1]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[3]),
        .Q(Q[2]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[40] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[4]),
        .Q(Q[3]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[5]),
        .Q(Q[4]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[42] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[6]),
        .Q(Q[5]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[43] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[7]),
        .Q(Q[6]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[44] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[8]),
        .Q(Q[7]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[45] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[9]),
        .Q(Q[8]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[46] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[10]),
        .Q(Q[9]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[47] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[11]),
        .Q(Q[10]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[48] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[12]),
        .Q(Q[11]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[49] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[13]),
        .Q(Q[12]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[0]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg_n_0_[4] ),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[50] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[14]),
        .Q(Q[13]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[51] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[15]),
        .Q(Q[14]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[52] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[16]),
        .Q(Q[15]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[53] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[17]),
        .Q(Q[16]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[54] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[18]),
        .Q(Q[17]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[55] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[19]),
        .Q(Q[18]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[56] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[20]),
        .Q(Q[19]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[57] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[21]),
        .Q(Q[20]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[58] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[22]),
        .Q(Q[21]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[59] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[23]),
        .Q(Q[22]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[1]),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg_n_0_[5] ),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[60] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[24]),
        .Q(Q[23]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[61] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[25]),
        .Q(Q[24]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[62] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[26]),
        .Q(Q[25]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[63] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[27]),
        .Q(Q[26]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4444444)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1 
       (.I0(s_axis_ftch_cmd_tvalid),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ),
        .I2(sig_addr2rsc_cmd_fifo_empty),
        .I3(sig_cmd_reg_empty),
        .I4(sig_cmd2mstr_cmd_valid),
        .I5(sig_init_done),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1_n_0 ),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  LUT6 #(
    .INIT(64'h00F0F0F080808080)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ),
        .I1(s_axis_ftch_cmd_tvalid),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .I3(sig_addr2rsc_cmd_fifo_empty),
        .I4(sig_cmd_reg_empty),
        .I5(sig_cmd2mstr_cmd_valid),
        .O(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1_n_0 ),
        .Q(sig_cmd2mstr_cmd_valid),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    sig_btt_is_zero_reg_i_1__0
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg_n_0_[5] ),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg_n_0_[4] ),
        .O(sig_btt_is_zero_reg_reg));
  LUT2 #(
    .INIT(4'h8)) 
    sig_cmd_reg_empty_i_2
       (.I0(sig_cmd2mstr_cmd_valid),
        .I1(sig_cmd_reg_empty),
        .O(sig_load_input_cmd));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_mmap_reset_reg_reg),
        .Q(sig_init_done),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_sg_fifo" *) 
module system_axi_cdma_0_0_axi_sg_fifo__parameterized0
   (sig_init_done_2,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ,
    updt_decerr_i,
    updt_interr_i,
    updt_slverr_i,
    updt_done_reg,
    sig_mmap_reset_reg_reg,
    m_axi_aclk,
    SR,
    sig_wsc2stat_status_valid,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    p_18_out,
    \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ,
    D);
  output sig_init_done_2;
  output \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ;
  output updt_decerr_i;
  output updt_interr_i;
  output updt_slverr_i;
  output updt_done_reg;
  input sig_mmap_reset_reg_reg;
  input m_axi_aclk;
  input [0:0]SR;
  input sig_wsc2stat_status_valid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input p_18_out;
  input \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ;
  input [3:0]D;

  wire [3:0]D;
  wire \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ;
  wire [0:0]SR;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__2_n_0 ;
  wire m_axi_aclk;
  wire [7:4]m_axis_updt_sts_tdata;
  wire m_axis_updt_sts_tvalid;
  wire p_18_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_init_done_2;
  wire sig_mmap_reset_reg_reg;
  wire sig_push_regfifo;
  wire sig_wsc2stat_status_valid;
  wire updt_decerr_i;
  wire updt_done_reg;
  wire updt_interr_i;
  wire updt_slverr_i;

  LUT2 #(
    .INIT(4'h8)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1__0 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ),
        .I1(sig_wsc2stat_status_valid),
        .O(sig_push_regfifo));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[0]),
        .Q(m_axis_updt_sts_tdata[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[1]),
        .Q(m_axis_updt_sts_tdata[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[2]),
        .Q(m_axis_updt_sts_tdata[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_push_regfifo),
        .D(D[3]),
        .Q(m_axis_updt_sts_tdata[7]),
        .R(SR));
  LUT5 #(
    .INIT(32'hF8FFF8F8)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2 
       (.I0(p_18_out),
        .I1(m_axis_updt_sts_tvalid),
        .I2(sig_init_done_2),
        .I3(sig_wsc2stat_status_valid),
        .I4(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__2_n_0 ),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ),
        .R(SR));
  LUT5 #(
    .INIT(32'h00F08080)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__2 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4]_0 ),
        .I1(sig_wsc2stat_status_valid),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(p_18_out),
        .I4(m_axis_updt_sts_tvalid),
        .O(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__2_n_0 ),
        .Q(m_axis_updt_sts_tvalid),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_mmap_reset_reg_reg),
        .Q(sig_init_done_2),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT2 #(
    .INIT(4'h8)) 
    updt_decerr_i_i_1
       (.I0(m_axis_updt_sts_tvalid),
        .I1(m_axis_updt_sts_tdata[5]),
        .O(updt_decerr_i));
  LUT6 #(
    .INIT(64'hFFFE000000000000)) 
    updt_done_i_1
       (.I0(m_axis_updt_sts_tdata[6]),
        .I1(m_axis_updt_sts_tdata[7]),
        .I2(m_axis_updt_sts_tdata[5]),
        .I3(m_axis_updt_sts_tdata[4]),
        .I4(\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ),
        .I5(m_axis_updt_sts_tvalid),
        .O(updt_done_reg));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT2 #(
    .INIT(4'h8)) 
    updt_interr_i_i_1
       (.I0(m_axis_updt_sts_tvalid),
        .I1(m_axis_updt_sts_tdata[4]),
        .O(updt_interr_i));
  LUT2 #(
    .INIT(4'h8)) 
    updt_slverr_i_i_1
       (.I0(m_axis_updt_sts_tvalid),
        .I1(m_axis_updt_sts_tdata[6]),
        .O(updt_slverr_i));
endmodule

(* ORIG_REF_NAME = "axi_sg_fifo" *) 
module system_axi_cdma_0_0_axi_sg_fifo__parameterized0_2
   (sig_init_done_0,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ,
    ftch_done_reg,
    ftch_decerr_i,
    ftch_slverr_i,
    sig_mmap_reset_reg_reg,
    m_axi_aclk,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_rsc2stat_status_valid,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    p_18_out,
    sig_rd_sts_okay_reg,
    sig_rsc2stat_status);
  output sig_init_done_0;
  output \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  output ftch_done_reg;
  output ftch_decerr_i;
  output ftch_slverr_i;
  input sig_mmap_reset_reg_reg;
  input m_axi_aclk;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_rsc2stat_status_valid;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  input p_18_out;
  input sig_rd_sts_okay_reg;
  input [1:0]sig_rsc2stat_status;

  wire \USE_SINGLE_REG.sig_regfifo_dout_reg[5]_i_1_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0_n_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ;
  wire \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0_n_0 ;
  wire ftch_decerr_i;
  wire ftch_done_reg;
  wire ftch_slverr_i;
  wire m_axi_aclk;
  wire [7:5]m_axis_ftch_sts_tdata;
  wire m_axis_ftch_sts_tvalid;
  wire p_18_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire sig_init_done_0;
  wire sig_mmap_reset_reg_reg;
  wire sig_rd_sts_okay_reg;
  wire [1:0]sig_rsc2stat_status;
  wire sig_rsc2stat_status_valid;

  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[5]_i_1 
       (.I0(sig_rsc2stat_status[0]),
        .I1(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I2(sig_rsc2stat_status_valid),
        .I3(m_axis_ftch_sts_tdata[5]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1 
       (.I0(sig_rsc2stat_status[1]),
        .I1(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I2(sig_rsc2stat_status_valid),
        .I3(m_axis_ftch_sts_tdata[6]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT4 #(
    .INIT(16'hBF80)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1 
       (.I0(sig_rd_sts_okay_reg),
        .I1(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I2(sig_rsc2stat_status_valid),
        .I3(m_axis_ftch_sts_tdata[7]),
        .O(\USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg[5]_i_1_n_0 ),
        .Q(m_axis_ftch_sts_tdata[5]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg[6]_i_1_n_0 ),
        .Q(m_axis_ftch_sts_tdata[6]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg[7]_i_1_n_0 ),
        .Q(m_axis_ftch_sts_tdata[7]),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  LUT5 #(
    .INIT(32'hFFFFF444)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0 
       (.I0(sig_rsc2stat_status_valid),
        .I1(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I2(m_axis_ftch_sts_tvalid),
        .I3(p_18_out),
        .I4(sig_init_done_0),
        .O(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_empty_reg_i_1__0_n_0 ),
        .Q(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  LUT5 #(
    .INIT(32'h0080F080)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0 
       (.I0(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg_0 ),
        .I1(sig_rsc2stat_status_valid),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .I3(m_axis_ftch_sts_tvalid),
        .I4(p_18_out),
        .O(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \USE_SINGLE_REG.sig_regfifo_full_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_full_reg_i_1__0_n_0 ),
        .Q(m_axis_ftch_sts_tvalid),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ftch_decerr_i_i_1
       (.I0(m_axis_ftch_sts_tvalid),
        .I1(m_axis_ftch_sts_tdata[5]),
        .O(ftch_decerr_i));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ftch_done_i_1
       (.I0(m_axis_ftch_sts_tdata[7]),
        .I1(m_axis_ftch_sts_tvalid),
        .O(ftch_done_reg));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ftch_slverr_i_i_1
       (.I0(m_axis_ftch_sts_tvalid),
        .I1(m_axis_ftch_sts_tdata[6]),
        .O(ftch_slverr_i));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_mmap_reset_reg_reg),
        .Q(sig_init_done_0),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_sg_fifo" *) 
module system_axi_cdma_0_0_axi_sg_fifo__parameterized1
   (sig_init_done_3,
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ,
    Q,
    m_axi_sg_bready,
    SR,
    m_axi_aclk,
    sig_mmap_reset_reg_reg,
    out,
    D,
    sig_push_coelsc_reg,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sig_coelsc_reg_empty,
    m_axi_sg_bvalid,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    m_axi_sg_bresp);
  output sig_init_done_3;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  output [0:0]Q;
  output m_axi_sg_bready;
  input [0:0]SR;
  input m_axi_aclk;
  input sig_mmap_reset_reg_reg;
  input [0:0]out;
  input [1:0]D;
  input sig_push_coelsc_reg;
  input \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ;
  input [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  input sig_coelsc_reg_empty;
  input m_axi_sg_bvalid;
  input \INFERRED_GEN.cnt_i_reg[2]_0 ;
  input [1:0]m_axi_sg_bresp;

  wire [1:0]D;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire m_axi_aclk;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire [0:0]out;
  wire sig_coelsc_reg_empty;
  wire sig_inhibit_rdy_n;
  wire sig_inhibit_rdy_n_i_1__0_n_0;
  wire sig_init_done_3;
  wire sig_mmap_reset_reg_reg;
  wire sig_push_coelsc_reg;

  system_axi_cdma_0_0_srl_fifo_f \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 (\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .Q(Q),
        .SR(SR),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .out(out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_coelsc_reg(sig_push_coelsc_reg));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1__0
       (.I0(sig_init_done_3),
        .I1(sig_inhibit_rdy_n),
        .O(sig_inhibit_rdy_n_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1__0_n_0),
        .Q(sig_inhibit_rdy_n),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_mmap_reset_reg_reg),
        .Q(sig_init_done_3),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_sg_fifo" *) 
module system_axi_cdma_0_0_axi_sg_fifo__parameterized2
   (\INFERRED_GEN.cnt_i_reg[0] ,
    sig_init_done_4,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    sig_push_coelsc_reg,
    \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ,
    out,
    FIFO_Full_reg,
    Q,
    sig_wr_fifo,
    sig_push_to_wsc_reg,
    p_4_out,
    \INFERRED_GEN.cnt_i_reg[1] ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ,
    SR,
    m_axi_aclk,
    sig_mmap_reset_reg_reg,
    sig_push_to_wsc,
    sig_tlast_err_stop,
    D,
    \INFERRED_GEN.cnt_i_reg[0]_1 ,
    sig_coelsc_reg_empty,
    \INFERRED_GEN.cnt_i_reg[2] ,
    in);
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output sig_init_done_4;
  output \INFERRED_GEN.cnt_i_reg[0]_0 ;
  output sig_push_coelsc_reg;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ;
  output [1:0]out;
  output FIFO_Full_reg;
  output [0:0]Q;
  output sig_wr_fifo;
  output sig_push_to_wsc_reg;
  output p_4_out;
  output \INFERRED_GEN.cnt_i_reg[1] ;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ;
  input [0:0]SR;
  input m_axi_aclk;
  input sig_mmap_reset_reg_reg;
  input sig_push_to_wsc;
  input sig_tlast_err_stop;
  input [2:0]D;
  input [0:0]\INFERRED_GEN.cnt_i_reg[0]_1 ;
  input sig_coelsc_reg_empty;
  input [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  input [2:0]in;

  wire [2:0]D;
  wire FIFO_Full_reg;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[0]_1 ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [2:0]in;
  wire m_axi_aclk;
  wire [1:0]out;
  wire p_4_out;
  wire sig_coelsc_reg_empty;
  wire sig_inhibit_rdy_n_i_1__6_n_0;
  wire sig_init_done_4;
  wire sig_mmap_reset_reg_reg;
  wire sig_push_coelsc_reg;
  wire sig_push_to_wsc;
  wire sig_push_to_wsc_reg;
  wire sig_tlast_err_stop;
  wire sig_wr_fifo;

  system_axi_cdma_0_0_srl_fifo_f__parameterized0 \USE_SRL_FIFO.I_SYNC_FIFO 
       (.D(D),
        .FIFO_Full_reg(FIFO_Full_reg),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg (sig_push_coelsc_reg),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (\INFERRED_GEN.cnt_i_reg[0]_1 ),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .Q(Q),
        .SR(SR),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .p_4_out(p_4_out),
        .sel(sig_wr_fifo),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_inhibit_rdy_n_reg(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_push_to_wsc_reg(sig_push_to_wsc_reg),
        .sig_tlast_err_stop(sig_tlast_err_stop));
  LUT2 #(
    .INIT(4'hE)) 
    sig_inhibit_rdy_n_i_1__6
       (.I0(sig_init_done_4),
        .I1(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .O(sig_inhibit_rdy_n_i_1__6_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_inhibit_rdy_n_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_inhibit_rdy_n_i_1__6_n_0),
        .Q(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_init_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_mmap_reset_reg_reg),
        .Q(sig_init_done_4),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "axi_sg_ftch_cmdsts_if" *) 
module system_axi_cdma_0_0_axi_sg_ftch_cmdsts_if
   (p_18_out,
    ftch_done,
    ftch_decerr,
    ftch_slverr,
    \cdma_tvect_out[13] ,
    s_axis_ftch_cmd_tvalid,
    D,
    \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg ,
    \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ,
    m_axi_aclk,
    SR,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7] ,
    ftch_decerr_i,
    ftch_slverr_i,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ,
    Q,
    \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg ,
    \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 );
  output p_18_out;
  output ftch_done;
  output ftch_decerr;
  output ftch_slverr;
  output \cdma_tvect_out[13] ;
  output s_axis_ftch_cmd_tvalid;
  output [0:0]D;
  output \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg ;
  input \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ;
  input m_axi_aclk;
  input [0:0]SR;
  input \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7] ;
  input ftch_decerr_i;
  input ftch_slverr_i;
  input \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  input [1:0]Q;
  input \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg ;
  input \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ;

  wire [0:0]D;
  wire \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ;
  wire \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg ;
  wire \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg ;
  wire \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7] ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  wire \cdma_tvect_out[13] ;
  wire ftch_decerr;
  wire ftch_decerr_i;
  wire ftch_done;
  wire ftch_error_i_1_n_0;
  wire ftch_slverr;
  wire ftch_slverr_i;
  wire m_axi_aclk;
  wire p_18_out;
  wire s_axis_ftch_cmd_tvalid;

  LUT4 #(
    .INIT(16'hFFE0)) 
    \GEN_CH1_FETCH.ch1_ftch_interr_set_i_i_1 
       (.I0(\cdma_tvect_out[13] ),
        .I1(ftch_done),
        .I2(\GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg ),
        .I3(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 ),
        .O(\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg ));
  LUT4 #(
    .INIT(16'hFFF4)) 
    \ftch_cs[1]_i_1 
       (.I0(ftch_done),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\cdma_tvect_out[13] ),
        .O(D));
  FDRE #(
    .INIT(1'b0)) 
    ftch_decerr_i_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(ftch_decerr_i),
        .Q(ftch_decerr),
        .R(SR));
  FDRE ftch_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7] ),
        .Q(ftch_done),
        .R(SR));
  LUT3 #(
    .INIT(8'hFE)) 
    ftch_error_i_1
       (.I0(ftch_decerr),
        .I1(ftch_slverr),
        .I2(\cdma_tvect_out[13] ),
        .O(ftch_error_i_1_n_0));
  FDRE ftch_error_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(ftch_error_i_1_n_0),
        .Q(\cdma_tvect_out[13] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    ftch_slverr_i_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(ftch_slverr_i),
        .Q(ftch_slverr),
        .R(SR));
  FDRE m_axis_ftch_sts_tready_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ),
        .Q(p_18_out),
        .R(1'b0));
  FDRE s_axis_ftch_cmd_tvalid_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg ),
        .Q(s_axis_ftch_cmd_tvalid),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_sg_ftch_mngr" *) 
module system_axi_cdma_0_0_axi_sg_ftch_mngr
   (p_18_out,
    \cdma_tvect_out[14] ,
    \cdma_tvect_out[13] ,
    D,
    \cdma_tvect_out[15] ,
    sig_sg2sgcntlr_ftch_idle,
    \cdma_tvect_out[16] ,
    \cdma_tvect_out[17] ,
    ch1_use_crntdesc,
    s_axis_ftch_cmd_tvalid,
    E,
    sig_shutdown_idle,
    \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg ,
    \ftch_error_addr_reg[29] ,
    \ftch_error_addr_reg[31] ,
    sg_ftch_error0,
    \ftch_error_addr_reg[31]_0 ,
    sg_interr_reg,
    sg_slverr_reg,
    sg_decerr_reg,
    SR,
    sig_sg_run_reg,
    m_axi_aclk,
    \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7] ,
    ftch_decerr_i,
    ftch_slverr_i,
    S,
    \taildesc_lsb_i_reg[22] ,
    \taildesc_lsb_i_reg[28] ,
    sig_sgcntl2rst_halt_cmplt,
    updt_error_reg,
    sig_rst2s2mm_halt,
    \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg ,
    ch1_ftch_queue_empty,
    sig_sgcntlr2sg_desc_flush,
    ch1_ftch_pause,
    \taildesc_lsb_i_reg[31] ,
    \updt_error_addr_reg[31] ,
    ch1_nxtdesc_wren,
    sig_reg2sg_tailpntr_updated,
    queue_sinit,
    s_axis_ftch_cmd_tready,
    \GEN_CH1_UPDATE.ch1_updt_interr_set_reg ,
    sg_interr_reg_0,
    \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg ,
    sg_slverr_reg_0,
    \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg ,
    sg_decerr_reg_0,
    ftch_stale_desc,
    \GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg ,
    \curdesc_lsb_i_reg[31] );
  output p_18_out;
  output \cdma_tvect_out[14] ;
  output \cdma_tvect_out[13] ;
  output [27:0]D;
  output \cdma_tvect_out[15] ;
  output sig_sg2sgcntlr_ftch_idle;
  output \cdma_tvect_out[16] ;
  output \cdma_tvect_out[17] ;
  output ch1_use_crntdesc;
  output s_axis_ftch_cmd_tvalid;
  output [0:0]E;
  output sig_shutdown_idle;
  output \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg ;
  output [23:0]\ftch_error_addr_reg[29] ;
  output [25:0]\ftch_error_addr_reg[31] ;
  output sg_ftch_error0;
  output \ftch_error_addr_reg[31]_0 ;
  output sg_interr_reg;
  output sg_slverr_reg;
  output sg_decerr_reg;
  input [0:0]SR;
  input [0:0]sig_sg_run_reg;
  input m_axi_aclk;
  input \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ;
  input \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7] ;
  input ftch_decerr_i;
  input ftch_slverr_i;
  input [1:0]S;
  input [3:0]\taildesc_lsb_i_reg[22] ;
  input [1:0]\taildesc_lsb_i_reg[28] ;
  input sig_sgcntl2rst_halt_cmplt;
  input updt_error_reg;
  input sig_rst2s2mm_halt;
  input \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg ;
  input ch1_ftch_queue_empty;
  input sig_sgcntlr2sg_desc_flush;
  input ch1_ftch_pause;
  input [1:0]\taildesc_lsb_i_reg[31] ;
  input [25:0]\updt_error_addr_reg[31] ;
  input ch1_nxtdesc_wren;
  input sig_reg2sg_tailpntr_updated;
  input queue_sinit;
  input s_axis_ftch_cmd_tready;
  input \GEN_CH1_UPDATE.ch1_updt_interr_set_reg ;
  input sg_interr_reg_0;
  input \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg ;
  input sg_slverr_reg_0;
  input \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg ;
  input sg_decerr_reg_0;
  input ftch_stale_desc;
  input [0:0]\GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg ;
  input [25:0]\curdesc_lsb_i_reg[31] ;

  wire [27:0]D;
  wire [0:0]E;
  wire \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ;
  wire \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg ;
  wire \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg ;
  wire \GEN_CH1_UPDATE.ch1_updt_interr_set_reg ;
  wire \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg ;
  wire [0:0]\GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg ;
  wire \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg ;
  wire I_FTCH_CMDSTS_IF_n_7;
  wire I_FTCH_SG_n_66;
  wire [1:0]S;
  wire [0:0]SR;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7] ;
  wire \cdma_tvect_out[13] ;
  wire \cdma_tvect_out[14] ;
  wire \cdma_tvect_out[15] ;
  wire \cdma_tvect_out[16] ;
  wire \cdma_tvect_out[17] ;
  wire [31:30]ch1_fetch_address_i;
  wire ch1_ftch_pause;
  wire ch1_ftch_queue_empty;
  wire ch1_nxtdesc_wren;
  wire ch1_sg_idle;
  wire ch1_use_crntdesc;
  wire [25:0]\curdesc_lsb_i_reg[31] ;
  wire [1:0]ftch_cs;
  wire ftch_decerr;
  wire ftch_decerr_i;
  wire ftch_done;
  wire [23:0]\ftch_error_addr_reg[29] ;
  wire [25:0]\ftch_error_addr_reg[31] ;
  wire \ftch_error_addr_reg[31]_0 ;
  wire [1:1]ftch_ns;
  wire ftch_slverr;
  wire ftch_slverr_i;
  wire ftch_stale_desc;
  wire m_axi_aclk;
  wire p_18_out;
  wire queue_sinit;
  wire s_axis_ftch_cmd_tready;
  wire s_axis_ftch_cmd_tvalid;
  wire sg_decerr_reg;
  wire sg_decerr_reg_0;
  wire sg_ftch_error0;
  wire sg_interr_reg;
  wire sg_interr_reg_0;
  wire sg_slverr_reg;
  wire sg_slverr_reg_0;
  wire sig_reg2sg_tailpntr_updated;
  wire sig_rst2s2mm_halt;
  wire sig_sg2sgcntlr_ftch_idle;
  wire [0:0]sig_sg_run_reg;
  wire sig_sgcntl2rst_halt_cmplt;
  wire sig_sgcntlr2sg_desc_flush;
  wire sig_shutdown_idle;
  wire [3:0]\taildesc_lsb_i_reg[22] ;
  wire [1:0]\taildesc_lsb_i_reg[28] ;
  wire [1:0]\taildesc_lsb_i_reg[31] ;
  wire [25:0]\updt_error_addr_reg[31] ;
  wire updt_error_reg;

  system_axi_cdma_0_0_axi_sg_ftch_cmdsts_if I_FTCH_CMDSTS_IF
       (.D(ftch_ns),
        .\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg (\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ),
        .\GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg (\cdma_tvect_out[14] ),
        .\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg (I_FTCH_CMDSTS_IF_n_7),
        .\GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg_0 (\cdma_tvect_out[15] ),
        .Q(ftch_cs),
        .SR(SR),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7] (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7] ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg (I_FTCH_SG_n_66),
        .\cdma_tvect_out[13] (\cdma_tvect_out[13] ),
        .ftch_decerr(ftch_decerr),
        .ftch_decerr_i(ftch_decerr_i),
        .ftch_done(ftch_done),
        .ftch_slverr(ftch_slverr),
        .ftch_slverr_i(ftch_slverr_i),
        .m_axi_aclk(m_axi_aclk),
        .p_18_out(p_18_out),
        .s_axis_ftch_cmd_tvalid(s_axis_ftch_cmd_tvalid));
  system_axi_cdma_0_0_axi_sg_ftch_pntr I_FTCH_PNTR_MNGR
       (.\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg (\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ),
        .\GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg (\GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg ),
        .Q({ch1_fetch_address_i,\ftch_error_addr_reg[29] }),
        .S(S),
        .SR(SR),
        .ch1_nxtdesc_wren(ch1_nxtdesc_wren),
        .ch1_sg_idle(ch1_sg_idle),
        .ch1_use_crntdesc(ch1_use_crntdesc),
        .\curdesc_lsb_i_reg[31] (\curdesc_lsb_i_reg[31] ),
        .m_axi_aclk(m_axi_aclk),
        .queue_sinit(queue_sinit),
        .sig_reg2sg_tailpntr_updated(sig_reg2sg_tailpntr_updated),
        .sig_sg_run_reg(sig_sg_run_reg),
        .\taildesc_lsb_i_reg[22] (\taildesc_lsb_i_reg[22] ),
        .\taildesc_lsb_i_reg[28] (\taildesc_lsb_i_reg[28] ),
        .\taildesc_lsb_i_reg[31] (\taildesc_lsb_i_reg[31] ));
  system_axi_cdma_0_0_axi_sg_ftch_sm I_FTCH_SG
       (.D(ftch_ns),
        .E(E),
        .\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg (\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ),
        .\GEN_CH1_UPDATE.ch1_dma_decerr_set_reg (\GEN_CH1_UPDATE.ch1_dma_decerr_set_reg ),
        .\GEN_CH1_UPDATE.ch1_updt_decerr_set_reg (\GEN_CH1_UPDATE.ch1_updt_decerr_set_reg ),
        .\GEN_CH1_UPDATE.ch1_updt_interr_set_reg (\GEN_CH1_UPDATE.ch1_updt_interr_set_reg ),
        .\GEN_CH1_UPDATE.ch1_updt_slverr_set_reg (\GEN_CH1_UPDATE.ch1_updt_slverr_set_reg ),
        .\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] ({ch1_fetch_address_i,\ftch_error_addr_reg[29] }),
        .\GEN_STALE_DESC_CHECK.ftch_stale_desc_reg (\GEN_STALE_DESC_CHECK.ftch_stale_desc_reg ),
        .Q(ftch_cs),
        .SR(SR),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] (D[1]),
        .\cdma_tvect_out[14] (\cdma_tvect_out[14] ),
        .\cdma_tvect_out[15] (\cdma_tvect_out[15] ),
        .\cdma_tvect_out[16] (\cdma_tvect_out[16] ),
        .\cdma_tvect_out[17] (\cdma_tvect_out[17] ),
        .ch1_ftch_pause(ch1_ftch_pause),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .ch1_sg_idle(ch1_sg_idle),
        .ftch_decerr(ftch_decerr),
        .ftch_done(ftch_done),
        .\ftch_error_addr_reg[31]_0 ({D[27:2],D[0]}),
        .\ftch_error_addr_reg[31]_1 (\ftch_error_addr_reg[31] ),
        .\ftch_error_addr_reg[31]_2 (\ftch_error_addr_reg[31]_0 ),
        .ftch_error_reg(I_FTCH_CMDSTS_IF_n_7),
        .ftch_error_reg_0(\cdma_tvect_out[13] ),
        .ftch_slverr(ftch_slverr),
        .ftch_stale_desc(ftch_stale_desc),
        .m_axi_aclk(m_axi_aclk),
        .s_axis_ftch_cmd_tready(s_axis_ftch_cmd_tready),
        .s_axis_ftch_cmd_tvalid(s_axis_ftch_cmd_tvalid),
        .s_axis_ftch_cmd_tvalid_reg(I_FTCH_SG_n_66),
        .sg_decerr_reg(sg_decerr_reg),
        .sg_decerr_reg_0(sg_decerr_reg_0),
        .sg_ftch_error0(sg_ftch_error0),
        .sg_interr_reg(sg_interr_reg),
        .sg_interr_reg_0(sg_interr_reg_0),
        .sg_slverr_reg(sg_slverr_reg),
        .sg_slverr_reg_0(sg_slverr_reg_0),
        .sig_rst2s2mm_halt(sig_rst2s2mm_halt),
        .sig_sg2sgcntlr_ftch_idle(sig_sg2sgcntlr_ftch_idle),
        .sig_sg_run_reg(sig_sg_run_reg),
        .sig_sgcntl2rst_halt_cmplt(sig_sgcntl2rst_halt_cmplt),
        .sig_sgcntlr2sg_desc_flush(sig_sgcntlr2sg_desc_flush),
        .sig_shutdown_idle(sig_shutdown_idle),
        .\updt_error_addr_reg[31] (\updt_error_addr_reg[31] ),
        .updt_error_reg(updt_error_reg));
endmodule

(* ORIG_REF_NAME = "axi_sg_ftch_pntr" *) 
module system_axi_cdma_0_0_axi_sg_ftch_pntr
   (ch1_use_crntdesc,
    ch1_sg_idle,
    Q,
    SR,
    sig_sg_run_reg,
    m_axi_aclk,
    S,
    \taildesc_lsb_i_reg[22] ,
    \taildesc_lsb_i_reg[28] ,
    \taildesc_lsb_i_reg[31] ,
    \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ,
    ch1_nxtdesc_wren,
    sig_reg2sg_tailpntr_updated,
    queue_sinit,
    \GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg ,
    \curdesc_lsb_i_reg[31] );
  output ch1_use_crntdesc;
  output ch1_sg_idle;
  output [25:0]Q;
  input [0:0]SR;
  input [0:0]sig_sg_run_reg;
  input m_axi_aclk;
  input [1:0]S;
  input [3:0]\taildesc_lsb_i_reg[22] ;
  input [1:0]\taildesc_lsb_i_reg[28] ;
  input [1:0]\taildesc_lsb_i_reg[31] ;
  input \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ;
  input ch1_nxtdesc_wren;
  input sig_reg2sg_tailpntr_updated;
  input queue_sinit;
  input [0:0]\GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg ;
  input [25:0]\curdesc_lsb_i_reg[31] ;

  wire \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ;
  wire [0:0]\GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg ;
  wire \GEN_PNTR_FOR_CH1.ch1_sg_idle_i_1_n_0 ;
  wire \GEN_PNTR_FOR_CH1.ch1_use_crntdesc_i_1_n_0 ;
  wire [25:0]Q;
  wire [1:0]S;
  wire [0:0]SR;
  wire ch1_nxtdesc_wren;
  wire ch1_run_stop_d1;
  wire ch1_sg_idle;
  wire ch1_use_crntdesc;
  wire [25:0]\curdesc_lsb_i_reg[31] ;
  wire m_axi_aclk;
  wire p_2_in;
  wire p_2_in_carry__0_n_0;
  wire p_2_in_carry__0_n_1;
  wire p_2_in_carry__0_n_2;
  wire p_2_in_carry__0_n_3;
  wire p_2_in_carry__1_i_1_n_0;
  wire p_2_in_carry__1_n_2;
  wire p_2_in_carry__1_n_3;
  wire p_2_in_carry_n_0;
  wire p_2_in_carry_n_1;
  wire p_2_in_carry_n_2;
  wire p_2_in_carry_n_3;
  wire queue_sinit;
  wire sig_reg2sg_tailpntr_updated;
  wire [0:0]sig_sg_run_reg;
  wire [3:0]\taildesc_lsb_i_reg[22] ;
  wire [1:0]\taildesc_lsb_i_reg[28] ;
  wire [1:0]\taildesc_lsb_i_reg[31] ;
  wire [3:0]NLW_p_2_in_carry_O_UNCONNECTED;
  wire [3:0]NLW_p_2_in_carry__0_O_UNCONNECTED;
  wire [3:3]NLW_p_2_in_carry__1_CO_UNCONNECTED;
  wire [3:0]NLW_p_2_in_carry__1_O_UNCONNECTED;

  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[10] 
       (.C(m_axi_aclk),
        .CE(\GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg ),
        .D(\curdesc_lsb_i_reg[31] [4]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[11] 
       (.C(m_axi_aclk),
        .CE(\GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg ),
        .D(\curdesc_lsb_i_reg[31] [5]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[12] 
       (.C(m_axi_aclk),
        .CE(\GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg ),
        .D(\curdesc_lsb_i_reg[31] [6]),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[13] 
       (.C(m_axi_aclk),
        .CE(\GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg ),
        .D(\curdesc_lsb_i_reg[31] [7]),
        .Q(Q[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[14] 
       (.C(m_axi_aclk),
        .CE(\GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg ),
        .D(\curdesc_lsb_i_reg[31] [8]),
        .Q(Q[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[15] 
       (.C(m_axi_aclk),
        .CE(\GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg ),
        .D(\curdesc_lsb_i_reg[31] [9]),
        .Q(Q[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[16] 
       (.C(m_axi_aclk),
        .CE(\GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg ),
        .D(\curdesc_lsb_i_reg[31] [10]),
        .Q(Q[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[17] 
       (.C(m_axi_aclk),
        .CE(\GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg ),
        .D(\curdesc_lsb_i_reg[31] [11]),
        .Q(Q[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[18] 
       (.C(m_axi_aclk),
        .CE(\GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg ),
        .D(\curdesc_lsb_i_reg[31] [12]),
        .Q(Q[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[19] 
       (.C(m_axi_aclk),
        .CE(\GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg ),
        .D(\curdesc_lsb_i_reg[31] [13]),
        .Q(Q[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[20] 
       (.C(m_axi_aclk),
        .CE(\GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg ),
        .D(\curdesc_lsb_i_reg[31] [14]),
        .Q(Q[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[21] 
       (.C(m_axi_aclk),
        .CE(\GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg ),
        .D(\curdesc_lsb_i_reg[31] [15]),
        .Q(Q[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[22] 
       (.C(m_axi_aclk),
        .CE(\GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg ),
        .D(\curdesc_lsb_i_reg[31] [16]),
        .Q(Q[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[23] 
       (.C(m_axi_aclk),
        .CE(\GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg ),
        .D(\curdesc_lsb_i_reg[31] [17]),
        .Q(Q[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[24] 
       (.C(m_axi_aclk),
        .CE(\GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg ),
        .D(\curdesc_lsb_i_reg[31] [18]),
        .Q(Q[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[25] 
       (.C(m_axi_aclk),
        .CE(\GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg ),
        .D(\curdesc_lsb_i_reg[31] [19]),
        .Q(Q[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[26] 
       (.C(m_axi_aclk),
        .CE(\GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg ),
        .D(\curdesc_lsb_i_reg[31] [20]),
        .Q(Q[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[27] 
       (.C(m_axi_aclk),
        .CE(\GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg ),
        .D(\curdesc_lsb_i_reg[31] [21]),
        .Q(Q[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[28] 
       (.C(m_axi_aclk),
        .CE(\GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg ),
        .D(\curdesc_lsb_i_reg[31] [22]),
        .Q(Q[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[29] 
       (.C(m_axi_aclk),
        .CE(\GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg ),
        .D(\curdesc_lsb_i_reg[31] [23]),
        .Q(Q[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[30] 
       (.C(m_axi_aclk),
        .CE(\GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg ),
        .D(\curdesc_lsb_i_reg[31] [24]),
        .Q(Q[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] 
       (.C(m_axi_aclk),
        .CE(\GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg ),
        .D(\curdesc_lsb_i_reg[31] [25]),
        .Q(Q[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[6] 
       (.C(m_axi_aclk),
        .CE(\GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg ),
        .D(\curdesc_lsb_i_reg[31] [0]),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[7] 
       (.C(m_axi_aclk),
        .CE(\GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg ),
        .D(\curdesc_lsb_i_reg[31] [1]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[8] 
       (.C(m_axi_aclk),
        .CE(\GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg ),
        .D(\curdesc_lsb_i_reg[31] [2]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[9] 
       (.C(m_axi_aclk),
        .CE(\GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg ),
        .D(\curdesc_lsb_i_reg[31] [3]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_run_stop_d1_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_sg_run_reg),
        .Q(ch1_run_stop_d1),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFF3222FFFF)) 
    \GEN_PNTR_FOR_CH1.ch1_sg_idle_i_1 
       (.I0(ch1_sg_idle),
        .I1(sig_reg2sg_tailpntr_updated),
        .I2(ch1_nxtdesc_wren),
        .I3(p_2_in),
        .I4(sig_sg_run_reg),
        .I5(queue_sinit),
        .O(\GEN_PNTR_FOR_CH1.ch1_sg_idle_i_1_n_0 ));
  FDRE \GEN_PNTR_FOR_CH1.ch1_sg_idle_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_PNTR_FOR_CH1.ch1_sg_idle_i_1_n_0 ),
        .Q(ch1_sg_idle),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000AE00)) 
    \GEN_PNTR_FOR_CH1.ch1_use_crntdesc_i_1 
       (.I0(ch1_use_crntdesc),
        .I1(sig_sg_run_reg),
        .I2(ch1_run_stop_d1),
        .I3(\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ),
        .I4(ch1_nxtdesc_wren),
        .O(\GEN_PNTR_FOR_CH1.ch1_use_crntdesc_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_PNTR_FOR_CH1.ch1_use_crntdesc_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_PNTR_FOR_CH1.ch1_use_crntdesc_i_1_n_0 ),
        .Q(ch1_use_crntdesc),
        .R(1'b0));
  CARRY4 p_2_in_carry
       (.CI(1'b0),
        .CO({p_2_in_carry_n_0,p_2_in_carry_n_1,p_2_in_carry_n_2,p_2_in_carry_n_3}),
        .CYINIT(1'b1),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_2_in_carry_O_UNCONNECTED[3:0]),
        .S({S,1'b1,1'b1}));
  CARRY4 p_2_in_carry__0
       (.CI(p_2_in_carry_n_0),
        .CO({p_2_in_carry__0_n_0,p_2_in_carry__0_n_1,p_2_in_carry__0_n_2,p_2_in_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_2_in_carry__0_O_UNCONNECTED[3:0]),
        .S(\taildesc_lsb_i_reg[22] ));
  CARRY4 p_2_in_carry__1
       (.CI(p_2_in_carry__0_n_0),
        .CO({NLW_p_2_in_carry__1_CO_UNCONNECTED[3],p_2_in,p_2_in_carry__1_n_2,p_2_in_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(NLW_p_2_in_carry__1_O_UNCONNECTED[3:0]),
        .S({1'b0,p_2_in_carry__1_i_1_n_0,\taildesc_lsb_i_reg[28] }));
  LUT4 #(
    .INIT(16'h9009)) 
    p_2_in_carry__1_i_1
       (.I0(Q[25]),
        .I1(\taildesc_lsb_i_reg[31] [1]),
        .I2(Q[24]),
        .I3(\taildesc_lsb_i_reg[31] [0]),
        .O(p_2_in_carry__1_i_1_n_0));
endmodule

(* ORIG_REF_NAME = "axi_sg_ftch_q_mngr" *) 
module system_axi_cdma_0_0_axi_sg_ftch_q_mngr
   (ch1_nxtdesc_wren,
    ch1_ftch_queue_empty,
    ch1_ftch_pause,
    ftch_stale_desc,
    \curdesc_lsb_i_reg[31] ,
    \sig_fetch_update_reg_reg[31] ,
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[6] ,
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] ,
    SR,
    m_axi_aclk,
    Q,
    sg_updt_error,
    sg_ftch_error,
    sig_sgcntl2s2mm_cmd_tvalid,
    s_axi_lite_wdata,
    ch1_use_crntdesc,
    m_axi_sg_rvalid,
    D,
    m_axi_sg_rdata,
    \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ,
    \curdesc_lsb_i_reg[31]_0 ,
    dma_cyclic,
    \ftch_cs_reg[1] ,
    queue_sinit,
    E,
    \ftch_cs_reg[1]_0 ,
    \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg_0 );
  output ch1_nxtdesc_wren;
  output ch1_ftch_queue_empty;
  output ch1_ftch_pause;
  output ftch_stale_desc;
  output [25:0]\curdesc_lsb_i_reg[31] ;
  output [112:0]\sig_fetch_update_reg_reg[31] ;
  output [0:0]\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[6] ;
  output [25:0]\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] ;
  input [0:0]SR;
  input m_axi_aclk;
  input [25:0]Q;
  input sg_updt_error;
  input sg_ftch_error;
  input sig_sgcntl2s2mm_cmd_tvalid;
  input [25:0]s_axi_lite_wdata;
  input ch1_use_crntdesc;
  input m_axi_sg_rvalid;
  input [26:0]D;
  input [31:0]m_axi_sg_rdata;
  input \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ;
  input [25:0]\curdesc_lsb_i_reg[31]_0 ;
  input dma_cyclic;
  input \ftch_cs_reg[1] ;
  input queue_sinit;
  input [0:0]E;
  input [0:0]\ftch_cs_reg[1]_0 ;
  input [0:0]\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg_0 ;

  wire [26:0]D;
  wire [0:0]E;
  wire \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ;
  wire [0:0]\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg_0 ;
  wire \GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_i_1_n_0 ;
  wire [25:0]\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] ;
  wire [0:0]\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[6] ;
  wire \GEN_STALE_DESC_CHECK.ftch_stale_desc_i_1_n_0 ;
  wire \GEN_STALE_DESC_CHECK.ftch_stale_desc_i_2_n_0 ;
  wire [25:0]Q;
  wire [0:0]SR;
  wire ch1_ftch_pause;
  wire ch1_ftch_queue_empty;
  wire ch1_nxtdesc_wren;
  wire ch1_use_crntdesc;
  wire \counter_reg_n_0_[0] ;
  wire \counter_reg_n_0_[3] ;
  wire \counter_reg_n_0_[4] ;
  wire \counter_reg_n_0_[5] ;
  wire [25:0]\curdesc_lsb_i_reg[31] ;
  wire [25:0]\curdesc_lsb_i_reg[31]_0 ;
  wire dma_cyclic;
  wire \ftch_cs_reg[1] ;
  wire [0:0]\ftch_cs_reg[1]_0 ;
  wire ftch_stale_desc;
  wire lsbnxtdesc_tready;
  wire m_axi_aclk;
  wire [31:0]m_axi_sg_rdata;
  wire m_axi_sg_rvalid;
  wire \nxtdesc_int_reg_n_0_[10] ;
  wire \nxtdesc_int_reg_n_0_[11] ;
  wire \nxtdesc_int_reg_n_0_[12] ;
  wire \nxtdesc_int_reg_n_0_[13] ;
  wire \nxtdesc_int_reg_n_0_[14] ;
  wire \nxtdesc_int_reg_n_0_[15] ;
  wire \nxtdesc_int_reg_n_0_[16] ;
  wire \nxtdesc_int_reg_n_0_[17] ;
  wire \nxtdesc_int_reg_n_0_[18] ;
  wire \nxtdesc_int_reg_n_0_[19] ;
  wire \nxtdesc_int_reg_n_0_[20] ;
  wire \nxtdesc_int_reg_n_0_[21] ;
  wire \nxtdesc_int_reg_n_0_[22] ;
  wire \nxtdesc_int_reg_n_0_[23] ;
  wire \nxtdesc_int_reg_n_0_[24] ;
  wire \nxtdesc_int_reg_n_0_[25] ;
  wire \nxtdesc_int_reg_n_0_[26] ;
  wire \nxtdesc_int_reg_n_0_[27] ;
  wire \nxtdesc_int_reg_n_0_[28] ;
  wire \nxtdesc_int_reg_n_0_[29] ;
  wire \nxtdesc_int_reg_n_0_[30] ;
  wire \nxtdesc_int_reg_n_0_[31] ;
  wire \nxtdesc_int_reg_n_0_[6] ;
  wire \nxtdesc_int_reg_n_0_[7] ;
  wire \nxtdesc_int_reg_n_0_[8] ;
  wire \nxtdesc_int_reg_n_0_[9] ;
  wire p_0_in4_in;
  wire p_0_in5_in;
  wire p_0_in7_in;
  wire p_1_in;
  wire [63:0]p_3_out;
  wire queue_sinit;
  wire [25:0]s_axi_lite_wdata;
  wire sg_ftch_error;
  wire sg_updt_error;
  wire [112:0]\sig_fetch_update_reg_reg[31] ;
  wire sig_sgcntl2s2mm_cmd_tvalid;

  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[32] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[0]),
        .Q(p_3_out[32]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[33] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[1]),
        .Q(p_3_out[33]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[34] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[2]),
        .Q(p_3_out[34]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[35] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[3]),
        .Q(p_3_out[35]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[36] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[4]),
        .Q(p_3_out[36]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[37] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[5]),
        .Q(p_3_out[37]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[38] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[6]),
        .Q(p_3_out[38]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[39] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[7]),
        .Q(p_3_out[39]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[40] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[8]),
        .Q(p_3_out[40]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[41] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[9]),
        .Q(p_3_out[41]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[42] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[10]),
        .Q(p_3_out[42]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[43] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[11]),
        .Q(p_3_out[43]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[44] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[12]),
        .Q(p_3_out[44]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[45] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[13]),
        .Q(p_3_out[45]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[46] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[14]),
        .Q(p_3_out[46]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[47] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[15]),
        .Q(p_3_out[47]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[48] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[16]),
        .Q(p_3_out[48]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[49] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[17]),
        .Q(p_3_out[49]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[50] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[18]),
        .Q(p_3_out[50]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[51] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[19]),
        .Q(p_3_out[51]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[52] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[20]),
        .Q(p_3_out[52]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[53] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[21]),
        .Q(p_3_out[53]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[54] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[22]),
        .Q(p_3_out[54]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[55] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[23]),
        .Q(p_3_out[55]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[56] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[24]),
        .Q(p_3_out[56]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[57] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[25]),
        .Q(p_3_out[57]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[58] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[26]),
        .Q(p_3_out[58]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[59] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[27]),
        .Q(p_3_out[59]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[60] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[28]),
        .Q(p_3_out[60]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[61] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[29]),
        .Q(p_3_out[61]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[62] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[30]),
        .Q(p_3_out[62]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CDMA_REG2.data_concat_reg[63] 
       (.C(m_axi_aclk),
        .CE(\counter_reg_n_0_[4] ),
        .D(m_axi_sg_rdata[31]),
        .Q(p_3_out[63]),
        .R(SR));
  LUT3 #(
    .INIT(8'h80)) 
    \GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_i_1 
       (.I0(p_0_in7_in),
        .I1(m_axi_sg_rvalid),
        .I2(D[0]),
        .O(\GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_i_1_n_0 ));
  FDRE \GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_NO_UPR_MSB_NXTDESC.ch1_nxtdesc_wren_i_1_n_0 ),
        .Q(ch1_nxtdesc_wren),
        .R(SR));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[10]_i_1 
       (.I0(\curdesc_lsb_i_reg[31]_0 [4]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[10] ),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [4]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[11]_i_1 
       (.I0(\curdesc_lsb_i_reg[31]_0 [5]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[11] ),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [5]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[12]_i_1 
       (.I0(\curdesc_lsb_i_reg[31]_0 [6]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[12] ),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [6]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[13]_i_1 
       (.I0(\curdesc_lsb_i_reg[31]_0 [7]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[13] ),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [7]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[14]_i_1 
       (.I0(\curdesc_lsb_i_reg[31]_0 [8]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[14] ),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [8]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[15]_i_1 
       (.I0(\curdesc_lsb_i_reg[31]_0 [9]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[15] ),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [9]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[16]_i_1 
       (.I0(\curdesc_lsb_i_reg[31]_0 [10]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[16] ),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [10]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[17]_i_1 
       (.I0(\curdesc_lsb_i_reg[31]_0 [11]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[17] ),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [11]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[18]_i_1 
       (.I0(\curdesc_lsb_i_reg[31]_0 [12]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[18] ),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [12]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[19]_i_1 
       (.I0(\curdesc_lsb_i_reg[31]_0 [13]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[19] ),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [13]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[20]_i_1 
       (.I0(\curdesc_lsb_i_reg[31]_0 [14]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[20] ),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [14]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[21]_i_1 
       (.I0(\curdesc_lsb_i_reg[31]_0 [15]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[21] ),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [15]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[22]_i_1 
       (.I0(\curdesc_lsb_i_reg[31]_0 [16]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[22] ),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [16]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[23]_i_1 
       (.I0(\curdesc_lsb_i_reg[31]_0 [17]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[23] ),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [17]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[24]_i_1 
       (.I0(\curdesc_lsb_i_reg[31]_0 [18]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[24] ),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [18]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[25]_i_1 
       (.I0(\curdesc_lsb_i_reg[31]_0 [19]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[25] ),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [19]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[26]_i_1 
       (.I0(\curdesc_lsb_i_reg[31]_0 [20]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[26] ),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [20]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[27]_i_1 
       (.I0(\curdesc_lsb_i_reg[31]_0 [21]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[27] ),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [21]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[28]_i_1 
       (.I0(\curdesc_lsb_i_reg[31]_0 [22]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[28] ),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [22]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[29]_i_1 
       (.I0(\curdesc_lsb_i_reg[31]_0 [23]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[29] ),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [23]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[30]_i_1 
       (.I0(\curdesc_lsb_i_reg[31]_0 [24]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[30] ),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [24]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_1 
       (.I0(ch1_nxtdesc_wren),
        .I1(ch1_use_crntdesc),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[6] ));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[31]_i_2 
       (.I0(\curdesc_lsb_i_reg[31]_0 [25]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[31] ),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [25]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[6]_i_1 
       (.I0(\curdesc_lsb_i_reg[31]_0 [0]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[6] ),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [0]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[7]_i_1 
       (.I0(\curdesc_lsb_i_reg[31]_0 [1]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[7] ),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [1]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[8]_i_1 
       (.I0(\curdesc_lsb_i_reg[31]_0 [2]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[8] ),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [2]));
  LUT4 #(
    .INIT(16'hFB08)) 
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i[9]_i_1 
       (.I0(\curdesc_lsb_i_reg[31]_0 [3]),
        .I1(ch1_use_crntdesc),
        .I2(ch1_nxtdesc_wren),
        .I3(\nxtdesc_int_reg_n_0_[9] ),
        .O(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [3]));
  system_axi_cdma_0_0_axi_sg_ftch_queue \GEN_QUEUE.FTCH_QUEUE_I 
       (.\CDMA_REG2.data_concat_reg[63] (p_3_out),
        .D(D),
        .E(E),
        .Q(Q),
        .SR(SR),
        .ch1_ftch_pause(ch1_ftch_pause),
        .ch1_ftch_queue_empty(ch1_ftch_queue_empty),
        .\counter_reg[6] (p_0_in4_in),
        .\curdesc_lsb_i_reg[31] (\curdesc_lsb_i_reg[31] ),
        .\ftch_cs_reg[1] (\ftch_cs_reg[1]_0 ),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_rdata(m_axi_sg_rdata[22:0]),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .queue_sinit(queue_sinit),
        .s_axi_lite_wdata(s_axi_lite_wdata),
        .sg_ftch_error(sg_ftch_error),
        .sg_updt_error(sg_updt_error),
        .\sig_fetch_update_reg_reg[31] (\sig_fetch_update_reg_reg[31] ),
        .sig_sgcntl2s2mm_cmd_tvalid(sig_sgcntl2s2mm_cmd_tvalid));
  LUT6 #(
    .INIT(64'h00000000000055FC)) 
    \GEN_STALE_DESC_CHECK.ftch_stale_desc_i_1 
       (.I0(dma_cyclic),
        .I1(p_0_in7_in),
        .I2(\counter_reg_n_0_[0] ),
        .I3(D[0]),
        .I4(\GEN_STALE_DESC_CHECK.ftch_stale_desc_i_2_n_0 ),
        .I5(\ftch_cs_reg[1] ),
        .O(\GEN_STALE_DESC_CHECK.ftch_stale_desc_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h7FFF)) 
    \GEN_STALE_DESC_CHECK.ftch_stale_desc_i_2 
       (.I0(m_axi_sg_rdata[31]),
        .I1(m_axi_sg_rvalid),
        .I2(p_0_in5_in),
        .I3(\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ),
        .O(\GEN_STALE_DESC_CHECK.ftch_stale_desc_i_2_n_0 ));
  FDRE \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_STALE_DESC_CHECK.ftch_stale_desc_i_1_n_0 ),
        .Q(ftch_stale_desc),
        .R(1'b0));
  FDSE \counter_reg[0] 
       (.C(m_axi_aclk),
        .CE(m_axi_sg_rvalid),
        .D(1'b0),
        .Q(\counter_reg_n_0_[0] ),
        .S(\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg_0 ));
  FDRE \counter_reg[1] 
       (.C(m_axi_aclk),
        .CE(m_axi_sg_rvalid),
        .D(\counter_reg_n_0_[0] ),
        .Q(p_0_in7_in),
        .R(\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg_0 ));
  FDRE \counter_reg[2] 
       (.C(m_axi_aclk),
        .CE(m_axi_sg_rvalid),
        .D(p_0_in7_in),
        .Q(p_1_in),
        .R(\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg_0 ));
  FDRE \counter_reg[3] 
       (.C(m_axi_aclk),
        .CE(m_axi_sg_rvalid),
        .D(p_1_in),
        .Q(\counter_reg_n_0_[3] ),
        .R(\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg_0 ));
  FDRE \counter_reg[4] 
       (.C(m_axi_aclk),
        .CE(m_axi_sg_rvalid),
        .D(\counter_reg_n_0_[3] ),
        .Q(\counter_reg_n_0_[4] ),
        .R(\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg_0 ));
  FDRE \counter_reg[5] 
       (.C(m_axi_aclk),
        .CE(m_axi_sg_rvalid),
        .D(\counter_reg_n_0_[4] ),
        .Q(\counter_reg_n_0_[5] ),
        .R(\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg_0 ));
  FDRE \counter_reg[6] 
       (.C(m_axi_aclk),
        .CE(m_axi_sg_rvalid),
        .D(\counter_reg_n_0_[5] ),
        .Q(p_0_in4_in),
        .R(\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg_0 ));
  FDRE \counter_reg[7] 
       (.C(m_axi_aclk),
        .CE(m_axi_sg_rvalid),
        .D(p_0_in4_in),
        .Q(p_0_in5_in),
        .R(\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[0] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[0]),
        .Q(p_3_out[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[10] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[10]),
        .Q(p_3_out[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[11] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[11]),
        .Q(p_3_out[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[12] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[12]),
        .Q(p_3_out[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[13] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[13]),
        .Q(p_3_out[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[14] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[14]),
        .Q(p_3_out[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[15] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[15]),
        .Q(p_3_out[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[16] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[16]),
        .Q(p_3_out[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[17] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[17]),
        .Q(p_3_out[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[18] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[18]),
        .Q(p_3_out[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[19] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[19]),
        .Q(p_3_out[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[1] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[1]),
        .Q(p_3_out[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[20] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[20]),
        .Q(p_3_out[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[21] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[21]),
        .Q(p_3_out[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[22] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[22]),
        .Q(p_3_out[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[23] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[23]),
        .Q(p_3_out[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[24] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[24]),
        .Q(p_3_out[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[25] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[25]),
        .Q(p_3_out[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[26] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[26]),
        .Q(p_3_out[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[27] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[27]),
        .Q(p_3_out[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[28] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[28]),
        .Q(p_3_out[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[29] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[29]),
        .Q(p_3_out[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[2] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[2]),
        .Q(p_3_out[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[30] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[30]),
        .Q(p_3_out[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[31] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[31]),
        .Q(p_3_out[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[3] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[3]),
        .Q(p_3_out[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[4] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[4]),
        .Q(p_3_out[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[5] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[5]),
        .Q(p_3_out[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[6] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[6]),
        .Q(p_3_out[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[7] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[7]),
        .Q(p_3_out[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[8] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[8]),
        .Q(p_3_out[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \data_concat_reg[9] 
       (.C(m_axi_aclk),
        .CE(p_1_in),
        .D(m_axi_sg_rdata[9]),
        .Q(p_3_out[9]),
        .R(SR));
  LUT2 #(
    .INIT(4'h8)) 
    \nxtdesc_int[31]_i_1 
       (.I0(m_axi_sg_rvalid),
        .I1(\counter_reg_n_0_[0] ),
        .O(lsbnxtdesc_tready));
  FDRE \nxtdesc_int_reg[10] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[10]),
        .Q(\nxtdesc_int_reg_n_0_[10] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[11] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[11]),
        .Q(\nxtdesc_int_reg_n_0_[11] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[12] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[12]),
        .Q(\nxtdesc_int_reg_n_0_[12] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[13] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[13]),
        .Q(\nxtdesc_int_reg_n_0_[13] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[14] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[14]),
        .Q(\nxtdesc_int_reg_n_0_[14] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[15] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[15]),
        .Q(\nxtdesc_int_reg_n_0_[15] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[16] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[16]),
        .Q(\nxtdesc_int_reg_n_0_[16] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[17] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[17]),
        .Q(\nxtdesc_int_reg_n_0_[17] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[18] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[18]),
        .Q(\nxtdesc_int_reg_n_0_[18] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[19] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[19]),
        .Q(\nxtdesc_int_reg_n_0_[19] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[20] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[20]),
        .Q(\nxtdesc_int_reg_n_0_[20] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[21] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[21]),
        .Q(\nxtdesc_int_reg_n_0_[21] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[22] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[22]),
        .Q(\nxtdesc_int_reg_n_0_[22] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[23] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[23]),
        .Q(\nxtdesc_int_reg_n_0_[23] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[24] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[24]),
        .Q(\nxtdesc_int_reg_n_0_[24] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[25] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[25]),
        .Q(\nxtdesc_int_reg_n_0_[25] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[26] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[26]),
        .Q(\nxtdesc_int_reg_n_0_[26] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[27] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[27]),
        .Q(\nxtdesc_int_reg_n_0_[27] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[28] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[28]),
        .Q(\nxtdesc_int_reg_n_0_[28] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[29] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[29]),
        .Q(\nxtdesc_int_reg_n_0_[29] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[30] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[30]),
        .Q(\nxtdesc_int_reg_n_0_[30] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[31] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[31]),
        .Q(\nxtdesc_int_reg_n_0_[31] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[6] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[6]),
        .Q(\nxtdesc_int_reg_n_0_[6] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[7] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[7]),
        .Q(\nxtdesc_int_reg_n_0_[7] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[8] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[8]),
        .Q(\nxtdesc_int_reg_n_0_[8] ),
        .R(SR));
  FDRE \nxtdesc_int_reg[9] 
       (.C(m_axi_aclk),
        .CE(lsbnxtdesc_tready),
        .D(m_axi_sg_rdata[9]),
        .Q(\nxtdesc_int_reg_n_0_[9] ),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_sg_ftch_queue" *) 
module system_axi_cdma_0_0_axi_sg_ftch_queue
   (ch1_ftch_queue_empty,
    ch1_ftch_pause,
    \curdesc_lsb_i_reg[31] ,
    \sig_fetch_update_reg_reg[31] ,
    m_axi_aclk,
    Q,
    sg_updt_error,
    sg_ftch_error,
    sig_sgcntl2s2mm_cmd_tvalid,
    s_axi_lite_wdata,
    m_axi_sg_rvalid,
    D,
    \counter_reg[6] ,
    queue_sinit,
    E,
    SR,
    \ftch_cs_reg[1] ,
    m_axi_sg_rdata,
    \CDMA_REG2.data_concat_reg[63] );
  output ch1_ftch_queue_empty;
  output ch1_ftch_pause;
  output [25:0]\curdesc_lsb_i_reg[31] ;
  output [112:0]\sig_fetch_update_reg_reg[31] ;
  input m_axi_aclk;
  input [25:0]Q;
  input sg_updt_error;
  input sg_ftch_error;
  input sig_sgcntl2s2mm_cmd_tvalid;
  input [25:0]s_axi_lite_wdata;
  input m_axi_sg_rvalid;
  input [26:0]D;
  input [0:0]\counter_reg[6] ;
  input queue_sinit;
  input [0:0]E;
  input [0:0]SR;
  input [0:0]\ftch_cs_reg[1] ;
  input [22:0]m_axi_sg_rdata;
  input [63:0]\CDMA_REG2.data_concat_reg[63] ;

  wire [63:0]\CDMA_REG2.data_concat_reg[63] ;
  wire [26:0]D;
  wire [0:0]E;
  wire \GEN_MM2S.queue_empty_new_i_1_n_0 ;
  wire \GEN_MM2S.queue_full_new_i_1_n_0 ;
  wire [25:0]Q;
  wire [0:0]SR;
  wire ch1_ftch_pause;
  wire ch1_ftch_queue_empty;
  wire [0:0]\counter_reg[6] ;
  wire [25:0]\curdesc_lsb_i_reg[31] ;
  wire [31:6]current_bd;
  wire [0:0]\ftch_cs_reg[1] ;
  wire m_axi_aclk;
  wire [22:0]m_axi_sg_rdata;
  wire m_axi_sg_rvalid;
  wire queue_sinit;
  wire queue_wren_new;
  wire [121:0]reg1;
  wire [25:0]s_axi_lite_wdata;
  wire sg_ftch_error;
  wire sg_updt_error;
  wire [112:0]\sig_fetch_update_reg_reg[31] ;
  wire sig_sgcntl2s2mm_cmd_tvalid;

  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[10] 
       (.C(m_axi_aclk),
        .CE(\ftch_cs_reg[1] ),
        .D(D[5]),
        .Q(current_bd[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[11] 
       (.C(m_axi_aclk),
        .CE(\ftch_cs_reg[1] ),
        .D(D[6]),
        .Q(current_bd[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[12] 
       (.C(m_axi_aclk),
        .CE(\ftch_cs_reg[1] ),
        .D(D[7]),
        .Q(current_bd[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[13] 
       (.C(m_axi_aclk),
        .CE(\ftch_cs_reg[1] ),
        .D(D[8]),
        .Q(current_bd[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[14] 
       (.C(m_axi_aclk),
        .CE(\ftch_cs_reg[1] ),
        .D(D[9]),
        .Q(current_bd[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[15] 
       (.C(m_axi_aclk),
        .CE(\ftch_cs_reg[1] ),
        .D(D[10]),
        .Q(current_bd[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[16] 
       (.C(m_axi_aclk),
        .CE(\ftch_cs_reg[1] ),
        .D(D[11]),
        .Q(current_bd[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[17] 
       (.C(m_axi_aclk),
        .CE(\ftch_cs_reg[1] ),
        .D(D[12]),
        .Q(current_bd[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[18] 
       (.C(m_axi_aclk),
        .CE(\ftch_cs_reg[1] ),
        .D(D[13]),
        .Q(current_bd[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[19] 
       (.C(m_axi_aclk),
        .CE(\ftch_cs_reg[1] ),
        .D(D[14]),
        .Q(current_bd[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[20] 
       (.C(m_axi_aclk),
        .CE(\ftch_cs_reg[1] ),
        .D(D[15]),
        .Q(current_bd[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[21] 
       (.C(m_axi_aclk),
        .CE(\ftch_cs_reg[1] ),
        .D(D[16]),
        .Q(current_bd[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[22] 
       (.C(m_axi_aclk),
        .CE(\ftch_cs_reg[1] ),
        .D(D[17]),
        .Q(current_bd[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[23] 
       (.C(m_axi_aclk),
        .CE(\ftch_cs_reg[1] ),
        .D(D[18]),
        .Q(current_bd[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[24] 
       (.C(m_axi_aclk),
        .CE(\ftch_cs_reg[1] ),
        .D(D[19]),
        .Q(current_bd[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[25] 
       (.C(m_axi_aclk),
        .CE(\ftch_cs_reg[1] ),
        .D(D[20]),
        .Q(current_bd[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[26] 
       (.C(m_axi_aclk),
        .CE(\ftch_cs_reg[1] ),
        .D(D[21]),
        .Q(current_bd[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[27] 
       (.C(m_axi_aclk),
        .CE(\ftch_cs_reg[1] ),
        .D(D[22]),
        .Q(current_bd[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[28] 
       (.C(m_axi_aclk),
        .CE(\ftch_cs_reg[1] ),
        .D(D[23]),
        .Q(current_bd[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[29] 
       (.C(m_axi_aclk),
        .CE(\ftch_cs_reg[1] ),
        .D(D[24]),
        .Q(current_bd[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[30] 
       (.C(m_axi_aclk),
        .CE(\ftch_cs_reg[1] ),
        .D(D[25]),
        .Q(current_bd[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[31] 
       (.C(m_axi_aclk),
        .CE(\ftch_cs_reg[1] ),
        .D(D[26]),
        .Q(current_bd[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[6] 
       (.C(m_axi_aclk),
        .CE(\ftch_cs_reg[1] ),
        .D(D[1]),
        .Q(current_bd[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[7] 
       (.C(m_axi_aclk),
        .CE(\ftch_cs_reg[1] ),
        .D(D[2]),
        .Q(current_bd[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[8] 
       (.C(m_axi_aclk),
        .CE(\ftch_cs_reg[1] ),
        .D(D[3]),
        .Q(current_bd[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \CURRENT_BD_32.current_bd_reg[9] 
       (.C(m_axi_aclk),
        .CE(\ftch_cs_reg[1] ),
        .D(D[4]),
        .Q(current_bd[9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[0] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[0]),
        .Q(\sig_fetch_update_reg_reg[31] [0]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[100] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[100]),
        .Q(\sig_fetch_update_reg_reg[31] [91]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[101] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[101]),
        .Q(\sig_fetch_update_reg_reg[31] [92]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[102] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[102]),
        .Q(\sig_fetch_update_reg_reg[31] [93]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[103] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[103]),
        .Q(\sig_fetch_update_reg_reg[31] [94]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[104] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[104]),
        .Q(\sig_fetch_update_reg_reg[31] [95]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[105] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[105]),
        .Q(\sig_fetch_update_reg_reg[31] [96]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[106] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[106]),
        .Q(\sig_fetch_update_reg_reg[31] [97]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[107] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[107]),
        .Q(\sig_fetch_update_reg_reg[31] [98]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[108] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[108]),
        .Q(\sig_fetch_update_reg_reg[31] [99]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[109] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[109]),
        .Q(\sig_fetch_update_reg_reg[31] [100]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[10] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[10]),
        .Q(\sig_fetch_update_reg_reg[31] [10]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[110] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[110]),
        .Q(\sig_fetch_update_reg_reg[31] [101]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[111] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[111]),
        .Q(\sig_fetch_update_reg_reg[31] [102]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[112] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[112]),
        .Q(\sig_fetch_update_reg_reg[31] [103]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[113] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[113]),
        .Q(\sig_fetch_update_reg_reg[31] [104]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[114] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[114]),
        .Q(\sig_fetch_update_reg_reg[31] [105]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[115] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[115]),
        .Q(\sig_fetch_update_reg_reg[31] [106]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[116] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[116]),
        .Q(\sig_fetch_update_reg_reg[31] [107]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[117] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[117]),
        .Q(\sig_fetch_update_reg_reg[31] [108]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[118] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[118]),
        .Q(\sig_fetch_update_reg_reg[31] [109]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[119] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[119]),
        .Q(\sig_fetch_update_reg_reg[31] [110]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[11] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[11]),
        .Q(\sig_fetch_update_reg_reg[31] [11]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[120] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[120]),
        .Q(\sig_fetch_update_reg_reg[31] [111]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[121] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[121]),
        .Q(\sig_fetch_update_reg_reg[31] [112]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[12] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[12]),
        .Q(\sig_fetch_update_reg_reg[31] [12]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[13] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[13]),
        .Q(\sig_fetch_update_reg_reg[31] [13]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[14] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[14]),
        .Q(\sig_fetch_update_reg_reg[31] [14]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[15] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[15]),
        .Q(\sig_fetch_update_reg_reg[31] [15]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[16] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[16]),
        .Q(\sig_fetch_update_reg_reg[31] [16]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[17] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[17]),
        .Q(\sig_fetch_update_reg_reg[31] [17]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[18] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[18]),
        .Q(\sig_fetch_update_reg_reg[31] [18]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[19] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[19]),
        .Q(\sig_fetch_update_reg_reg[31] [19]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[1] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[1]),
        .Q(\sig_fetch_update_reg_reg[31] [1]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[20] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[20]),
        .Q(\sig_fetch_update_reg_reg[31] [20]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[21] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[21]),
        .Q(\sig_fetch_update_reg_reg[31] [21]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[22] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[22]),
        .Q(\sig_fetch_update_reg_reg[31] [22]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[23] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[23]),
        .Q(\sig_fetch_update_reg_reg[31] [23]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[24] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[24]),
        .Q(\sig_fetch_update_reg_reg[31] [24]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[25] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[25]),
        .Q(\sig_fetch_update_reg_reg[31] [25]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[26] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[26]),
        .Q(\sig_fetch_update_reg_reg[31] [26]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[27] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[27]),
        .Q(\sig_fetch_update_reg_reg[31] [27]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[28] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[28]),
        .Q(\sig_fetch_update_reg_reg[31] [28]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[29] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[29]),
        .Q(\sig_fetch_update_reg_reg[31] [29]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[2] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[2]),
        .Q(\sig_fetch_update_reg_reg[31] [2]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[30] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[30]),
        .Q(\sig_fetch_update_reg_reg[31] [30]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[31] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[31]),
        .Q(\sig_fetch_update_reg_reg[31] [31]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[32] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[32]),
        .Q(\sig_fetch_update_reg_reg[31] [32]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[33] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[33]),
        .Q(\sig_fetch_update_reg_reg[31] [33]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[34] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[34]),
        .Q(\sig_fetch_update_reg_reg[31] [34]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[35] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[35]),
        .Q(\sig_fetch_update_reg_reg[31] [35]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[36] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[36]),
        .Q(\sig_fetch_update_reg_reg[31] [36]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[37] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[37]),
        .Q(\sig_fetch_update_reg_reg[31] [37]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[38] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[38]),
        .Q(\sig_fetch_update_reg_reg[31] [38]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[39] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[39]),
        .Q(\sig_fetch_update_reg_reg[31] [39]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[3] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[3]),
        .Q(\sig_fetch_update_reg_reg[31] [3]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[40] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[40]),
        .Q(\sig_fetch_update_reg_reg[31] [40]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[41] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[41]),
        .Q(\sig_fetch_update_reg_reg[31] [41]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[42] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[42]),
        .Q(\sig_fetch_update_reg_reg[31] [42]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[43] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[43]),
        .Q(\sig_fetch_update_reg_reg[31] [43]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[44] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[44]),
        .Q(\sig_fetch_update_reg_reg[31] [44]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[45] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[45]),
        .Q(\sig_fetch_update_reg_reg[31] [45]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[46] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[46]),
        .Q(\sig_fetch_update_reg_reg[31] [46]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[47] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[47]),
        .Q(\sig_fetch_update_reg_reg[31] [47]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[48] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[48]),
        .Q(\sig_fetch_update_reg_reg[31] [48]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[49] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[49]),
        .Q(\sig_fetch_update_reg_reg[31] [49]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[4] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[4]),
        .Q(\sig_fetch_update_reg_reg[31] [4]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[50] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[50]),
        .Q(\sig_fetch_update_reg_reg[31] [50]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[51] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[51]),
        .Q(\sig_fetch_update_reg_reg[31] [51]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[52] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[52]),
        .Q(\sig_fetch_update_reg_reg[31] [52]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[53] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[53]),
        .Q(\sig_fetch_update_reg_reg[31] [53]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[54] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[54]),
        .Q(\sig_fetch_update_reg_reg[31] [54]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[55] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[55]),
        .Q(\sig_fetch_update_reg_reg[31] [55]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[56] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[56]),
        .Q(\sig_fetch_update_reg_reg[31] [56]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[57] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[57]),
        .Q(\sig_fetch_update_reg_reg[31] [57]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[58] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[58]),
        .Q(\sig_fetch_update_reg_reg[31] [58]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[59] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[59]),
        .Q(\sig_fetch_update_reg_reg[31] [59]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[5] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[5]),
        .Q(\sig_fetch_update_reg_reg[31] [5]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[60] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[60]),
        .Q(\sig_fetch_update_reg_reg[31] [60]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[61] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[61]),
        .Q(\sig_fetch_update_reg_reg[31] [61]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[62] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[62]),
        .Q(\sig_fetch_update_reg_reg[31] [62]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[63] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[63]),
        .Q(\sig_fetch_update_reg_reg[31] [63]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[64] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[64]),
        .Q(\sig_fetch_update_reg_reg[31] [64]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[65] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[65]),
        .Q(\sig_fetch_update_reg_reg[31] [65]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[66] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[66]),
        .Q(\sig_fetch_update_reg_reg[31] [66]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[67] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[67]),
        .Q(\sig_fetch_update_reg_reg[31] [67]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[68] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[68]),
        .Q(\sig_fetch_update_reg_reg[31] [68]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[69] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[69]),
        .Q(\sig_fetch_update_reg_reg[31] [69]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[6] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[6]),
        .Q(\sig_fetch_update_reg_reg[31] [6]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[70] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[70]),
        .Q(\sig_fetch_update_reg_reg[31] [70]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[71] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[71]),
        .Q(\sig_fetch_update_reg_reg[31] [71]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[72] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[72]),
        .Q(\sig_fetch_update_reg_reg[31] [72]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[73] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[73]),
        .Q(\sig_fetch_update_reg_reg[31] [73]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[74] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[74]),
        .Q(\sig_fetch_update_reg_reg[31] [74]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[75] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[75]),
        .Q(\sig_fetch_update_reg_reg[31] [75]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[76] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[76]),
        .Q(\sig_fetch_update_reg_reg[31] [76]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[77] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[77]),
        .Q(\sig_fetch_update_reg_reg[31] [77]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[78] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[78]),
        .Q(\sig_fetch_update_reg_reg[31] [78]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[79] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[79]),
        .Q(\sig_fetch_update_reg_reg[31] [79]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[7] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[7]),
        .Q(\sig_fetch_update_reg_reg[31] [7]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[80] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[80]),
        .Q(\sig_fetch_update_reg_reg[31] [80]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[81] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[81]),
        .Q(\sig_fetch_update_reg_reg[31] [81]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[82] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[82]),
        .Q(\sig_fetch_update_reg_reg[31] [82]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[83] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[83]),
        .Q(\sig_fetch_update_reg_reg[31] [83]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[84] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[84]),
        .Q(\sig_fetch_update_reg_reg[31] [84]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[85] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[85]),
        .Q(\sig_fetch_update_reg_reg[31] [85]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[86] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[86]),
        .Q(\sig_fetch_update_reg_reg[31] [86]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[8] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[8]),
        .Q(\sig_fetch_update_reg_reg[31] [8]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[96] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[96]),
        .Q(\sig_fetch_update_reg_reg[31] [87]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[97] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[97]),
        .Q(\sig_fetch_update_reg_reg[31] [88]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[98] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[98]),
        .Q(\sig_fetch_update_reg_reg[31] [89]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[99] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[99]),
        .Q(\sig_fetch_update_reg_reg[31] [90]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_dout_new_reg[9] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(reg1[9]),
        .Q(\sig_fetch_update_reg_reg[31] [9]),
        .R(queue_sinit));
  LUT4 #(
    .INIT(16'hFFF2)) 
    \GEN_MM2S.queue_empty_new_i_1 
       (.I0(ch1_ftch_queue_empty),
        .I1(queue_wren_new),
        .I2(queue_sinit),
        .I3(E),
        .O(\GEN_MM2S.queue_empty_new_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_empty_new_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_MM2S.queue_empty_new_i_1_n_0 ),
        .Q(ch1_ftch_queue_empty),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h000000000000EAAA)) 
    \GEN_MM2S.queue_full_new_i_1 
       (.I0(ch1_ftch_pause),
        .I1(m_axi_sg_rvalid),
        .I2(D[0]),
        .I3(\counter_reg[6] ),
        .I4(queue_sinit),
        .I5(E),
        .O(\GEN_MM2S.queue_full_new_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.queue_full_new_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_MM2S.queue_full_new_i_1_n_0 ),
        .Q(ch1_ftch_pause),
        .R(1'b0));
  LUT4 #(
    .INIT(16'h0080)) 
    \GEN_MM2S.reg1[121]_i_2 
       (.I0(m_axi_sg_rvalid),
        .I1(D[0]),
        .I2(\counter_reg[6] ),
        .I3(ch1_ftch_pause),
        .O(queue_wren_new));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[0] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [0]),
        .Q(reg1[0]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[100] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(current_bd[10]),
        .Q(reg1[100]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[101] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(current_bd[11]),
        .Q(reg1[101]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[102] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(current_bd[12]),
        .Q(reg1[102]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[103] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(current_bd[13]),
        .Q(reg1[103]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[104] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(current_bd[14]),
        .Q(reg1[104]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[105] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(current_bd[15]),
        .Q(reg1[105]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[106] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(current_bd[16]),
        .Q(reg1[106]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[107] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(current_bd[17]),
        .Q(reg1[107]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[108] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(current_bd[18]),
        .Q(reg1[108]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[109] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(current_bd[19]),
        .Q(reg1[109]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[10] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [10]),
        .Q(reg1[10]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[110] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(current_bd[20]),
        .Q(reg1[110]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[111] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(current_bd[21]),
        .Q(reg1[111]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[112] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(current_bd[22]),
        .Q(reg1[112]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[113] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(current_bd[23]),
        .Q(reg1[113]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[114] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(current_bd[24]),
        .Q(reg1[114]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[115] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(current_bd[25]),
        .Q(reg1[115]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[116] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(current_bd[26]),
        .Q(reg1[116]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[117] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(current_bd[27]),
        .Q(reg1[117]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[118] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(current_bd[28]),
        .Q(reg1[118]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[119] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(current_bd[29]),
        .Q(reg1[119]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[11] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [11]),
        .Q(reg1[11]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[120] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(current_bd[30]),
        .Q(reg1[120]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[121] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(current_bd[31]),
        .Q(reg1[121]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[12] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [12]),
        .Q(reg1[12]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[13] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [13]),
        .Q(reg1[13]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[14] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [14]),
        .Q(reg1[14]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[15] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [15]),
        .Q(reg1[15]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[16] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [16]),
        .Q(reg1[16]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[17] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [17]),
        .Q(reg1[17]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[18] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [18]),
        .Q(reg1[18]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[19] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [19]),
        .Q(reg1[19]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[1] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [1]),
        .Q(reg1[1]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[20] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [20]),
        .Q(reg1[20]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[21] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [21]),
        .Q(reg1[21]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[22] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [22]),
        .Q(reg1[22]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[23] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [23]),
        .Q(reg1[23]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[24] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [24]),
        .Q(reg1[24]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[25] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [25]),
        .Q(reg1[25]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[26] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [26]),
        .Q(reg1[26]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[27] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [27]),
        .Q(reg1[27]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[28] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [28]),
        .Q(reg1[28]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[29] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [29]),
        .Q(reg1[29]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[2] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [2]),
        .Q(reg1[2]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[30] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [30]),
        .Q(reg1[30]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[31] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [31]),
        .Q(reg1[31]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[32] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [32]),
        .Q(reg1[32]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[33] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [33]),
        .Q(reg1[33]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[34] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [34]),
        .Q(reg1[34]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[35] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [35]),
        .Q(reg1[35]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[36] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [36]),
        .Q(reg1[36]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[37] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [37]),
        .Q(reg1[37]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[38] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [38]),
        .Q(reg1[38]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[39] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [39]),
        .Q(reg1[39]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[3] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [3]),
        .Q(reg1[3]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[40] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [40]),
        .Q(reg1[40]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[41] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [41]),
        .Q(reg1[41]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[42] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [42]),
        .Q(reg1[42]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[43] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [43]),
        .Q(reg1[43]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[44] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [44]),
        .Q(reg1[44]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[45] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [45]),
        .Q(reg1[45]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[46] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [46]),
        .Q(reg1[46]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[47] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [47]),
        .Q(reg1[47]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[48] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [48]),
        .Q(reg1[48]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[49] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [49]),
        .Q(reg1[49]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[4] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [4]),
        .Q(reg1[4]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[50] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [50]),
        .Q(reg1[50]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[51] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [51]),
        .Q(reg1[51]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[52] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [52]),
        .Q(reg1[52]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[53] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [53]),
        .Q(reg1[53]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[54] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [54]),
        .Q(reg1[54]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[55] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [55]),
        .Q(reg1[55]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[56] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [56]),
        .Q(reg1[56]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[57] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [57]),
        .Q(reg1[57]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[58] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [58]),
        .Q(reg1[58]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[59] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [59]),
        .Q(reg1[59]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[5] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [5]),
        .Q(reg1[5]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[60] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [60]),
        .Q(reg1[60]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[61] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [61]),
        .Q(reg1[61]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[62] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [62]),
        .Q(reg1[62]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[63] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [63]),
        .Q(reg1[63]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[64] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[0]),
        .Q(reg1[64]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[65] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[1]),
        .Q(reg1[65]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[66] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[2]),
        .Q(reg1[66]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[67] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[3]),
        .Q(reg1[67]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[68] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[4]),
        .Q(reg1[68]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[69] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[5]),
        .Q(reg1[69]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[6] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [6]),
        .Q(reg1[6]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[70] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[6]),
        .Q(reg1[70]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[71] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[7]),
        .Q(reg1[71]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[72] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[8]),
        .Q(reg1[72]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[73] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[9]),
        .Q(reg1[73]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[74] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[10]),
        .Q(reg1[74]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[75] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[11]),
        .Q(reg1[75]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[76] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[12]),
        .Q(reg1[76]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[77] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[13]),
        .Q(reg1[77]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[78] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[14]),
        .Q(reg1[78]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[79] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[15]),
        .Q(reg1[79]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[7] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [7]),
        .Q(reg1[7]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[80] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[16]),
        .Q(reg1[80]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[81] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[17]),
        .Q(reg1[81]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[82] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[18]),
        .Q(reg1[82]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[83] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[19]),
        .Q(reg1[83]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[84] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[20]),
        .Q(reg1[84]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[85] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[21]),
        .Q(reg1[85]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[86] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(m_axi_sg_rdata[22]),
        .Q(reg1[86]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[8] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [8]),
        .Q(reg1[8]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[96] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(current_bd[6]),
        .Q(reg1[96]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[97] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(current_bd[7]),
        .Q(reg1[97]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[98] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(current_bd[8]),
        .Q(reg1[98]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[99] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(current_bd[9]),
        .Q(reg1[99]),
        .R(queue_sinit));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_MM2S.reg1_reg[9] 
       (.C(m_axi_aclk),
        .CE(queue_wren_new),
        .D(\CDMA_REG2.data_concat_reg[63] [9]),
        .Q(reg1[9]),
        .R(queue_sinit));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \curdesc_lsb_i[10]_i_1 
       (.I0(Q[4]),
        .I1(sg_updt_error),
        .I2(sg_ftch_error),
        .I3(\sig_fetch_update_reg_reg[31] [91]),
        .I4(sig_sgcntl2s2mm_cmd_tvalid),
        .I5(s_axi_lite_wdata[4]),
        .O(\curdesc_lsb_i_reg[31] [4]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \curdesc_lsb_i[11]_i_1 
       (.I0(Q[5]),
        .I1(sg_updt_error),
        .I2(sg_ftch_error),
        .I3(\sig_fetch_update_reg_reg[31] [92]),
        .I4(sig_sgcntl2s2mm_cmd_tvalid),
        .I5(s_axi_lite_wdata[5]),
        .O(\curdesc_lsb_i_reg[31] [5]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \curdesc_lsb_i[12]_i_1 
       (.I0(Q[6]),
        .I1(sg_updt_error),
        .I2(sg_ftch_error),
        .I3(\sig_fetch_update_reg_reg[31] [93]),
        .I4(sig_sgcntl2s2mm_cmd_tvalid),
        .I5(s_axi_lite_wdata[6]),
        .O(\curdesc_lsb_i_reg[31] [6]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \curdesc_lsb_i[13]_i_1 
       (.I0(Q[7]),
        .I1(sg_updt_error),
        .I2(sg_ftch_error),
        .I3(\sig_fetch_update_reg_reg[31] [94]),
        .I4(sig_sgcntl2s2mm_cmd_tvalid),
        .I5(s_axi_lite_wdata[7]),
        .O(\curdesc_lsb_i_reg[31] [7]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \curdesc_lsb_i[14]_i_1 
       (.I0(Q[8]),
        .I1(sg_updt_error),
        .I2(sg_ftch_error),
        .I3(\sig_fetch_update_reg_reg[31] [95]),
        .I4(sig_sgcntl2s2mm_cmd_tvalid),
        .I5(s_axi_lite_wdata[8]),
        .O(\curdesc_lsb_i_reg[31] [8]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \curdesc_lsb_i[15]_i_1 
       (.I0(Q[9]),
        .I1(sg_updt_error),
        .I2(sg_ftch_error),
        .I3(\sig_fetch_update_reg_reg[31] [96]),
        .I4(sig_sgcntl2s2mm_cmd_tvalid),
        .I5(s_axi_lite_wdata[9]),
        .O(\curdesc_lsb_i_reg[31] [9]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \curdesc_lsb_i[16]_i_1 
       (.I0(Q[10]),
        .I1(sg_updt_error),
        .I2(sg_ftch_error),
        .I3(\sig_fetch_update_reg_reg[31] [97]),
        .I4(sig_sgcntl2s2mm_cmd_tvalid),
        .I5(s_axi_lite_wdata[10]),
        .O(\curdesc_lsb_i_reg[31] [10]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \curdesc_lsb_i[17]_i_1 
       (.I0(Q[11]),
        .I1(sg_updt_error),
        .I2(sg_ftch_error),
        .I3(\sig_fetch_update_reg_reg[31] [98]),
        .I4(sig_sgcntl2s2mm_cmd_tvalid),
        .I5(s_axi_lite_wdata[11]),
        .O(\curdesc_lsb_i_reg[31] [11]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \curdesc_lsb_i[18]_i_1 
       (.I0(Q[12]),
        .I1(sg_updt_error),
        .I2(sg_ftch_error),
        .I3(\sig_fetch_update_reg_reg[31] [99]),
        .I4(sig_sgcntl2s2mm_cmd_tvalid),
        .I5(s_axi_lite_wdata[12]),
        .O(\curdesc_lsb_i_reg[31] [12]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \curdesc_lsb_i[19]_i_1 
       (.I0(Q[13]),
        .I1(sg_updt_error),
        .I2(sg_ftch_error),
        .I3(\sig_fetch_update_reg_reg[31] [100]),
        .I4(sig_sgcntl2s2mm_cmd_tvalid),
        .I5(s_axi_lite_wdata[13]),
        .O(\curdesc_lsb_i_reg[31] [13]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \curdesc_lsb_i[20]_i_1 
       (.I0(Q[14]),
        .I1(sg_updt_error),
        .I2(sg_ftch_error),
        .I3(\sig_fetch_update_reg_reg[31] [101]),
        .I4(sig_sgcntl2s2mm_cmd_tvalid),
        .I5(s_axi_lite_wdata[14]),
        .O(\curdesc_lsb_i_reg[31] [14]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \curdesc_lsb_i[21]_i_1 
       (.I0(Q[15]),
        .I1(sg_updt_error),
        .I2(sg_ftch_error),
        .I3(\sig_fetch_update_reg_reg[31] [102]),
        .I4(sig_sgcntl2s2mm_cmd_tvalid),
        .I5(s_axi_lite_wdata[15]),
        .O(\curdesc_lsb_i_reg[31] [15]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \curdesc_lsb_i[22]_i_1 
       (.I0(Q[16]),
        .I1(sg_updt_error),
        .I2(sg_ftch_error),
        .I3(\sig_fetch_update_reg_reg[31] [103]),
        .I4(sig_sgcntl2s2mm_cmd_tvalid),
        .I5(s_axi_lite_wdata[16]),
        .O(\curdesc_lsb_i_reg[31] [16]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \curdesc_lsb_i[23]_i_1 
       (.I0(Q[17]),
        .I1(sg_updt_error),
        .I2(sg_ftch_error),
        .I3(\sig_fetch_update_reg_reg[31] [104]),
        .I4(sig_sgcntl2s2mm_cmd_tvalid),
        .I5(s_axi_lite_wdata[17]),
        .O(\curdesc_lsb_i_reg[31] [17]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \curdesc_lsb_i[24]_i_1 
       (.I0(Q[18]),
        .I1(sg_updt_error),
        .I2(sg_ftch_error),
        .I3(\sig_fetch_update_reg_reg[31] [105]),
        .I4(sig_sgcntl2s2mm_cmd_tvalid),
        .I5(s_axi_lite_wdata[18]),
        .O(\curdesc_lsb_i_reg[31] [18]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \curdesc_lsb_i[25]_i_1 
       (.I0(Q[19]),
        .I1(sg_updt_error),
        .I2(sg_ftch_error),
        .I3(\sig_fetch_update_reg_reg[31] [106]),
        .I4(sig_sgcntl2s2mm_cmd_tvalid),
        .I5(s_axi_lite_wdata[19]),
        .O(\curdesc_lsb_i_reg[31] [19]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \curdesc_lsb_i[26]_i_1 
       (.I0(Q[20]),
        .I1(sg_updt_error),
        .I2(sg_ftch_error),
        .I3(\sig_fetch_update_reg_reg[31] [107]),
        .I4(sig_sgcntl2s2mm_cmd_tvalid),
        .I5(s_axi_lite_wdata[20]),
        .O(\curdesc_lsb_i_reg[31] [20]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \curdesc_lsb_i[27]_i_1 
       (.I0(Q[21]),
        .I1(sg_updt_error),
        .I2(sg_ftch_error),
        .I3(\sig_fetch_update_reg_reg[31] [108]),
        .I4(sig_sgcntl2s2mm_cmd_tvalid),
        .I5(s_axi_lite_wdata[21]),
        .O(\curdesc_lsb_i_reg[31] [21]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \curdesc_lsb_i[28]_i_1 
       (.I0(Q[22]),
        .I1(sg_updt_error),
        .I2(sg_ftch_error),
        .I3(\sig_fetch_update_reg_reg[31] [109]),
        .I4(sig_sgcntl2s2mm_cmd_tvalid),
        .I5(s_axi_lite_wdata[22]),
        .O(\curdesc_lsb_i_reg[31] [22]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \curdesc_lsb_i[29]_i_1 
       (.I0(Q[23]),
        .I1(sg_updt_error),
        .I2(sg_ftch_error),
        .I3(\sig_fetch_update_reg_reg[31] [110]),
        .I4(sig_sgcntl2s2mm_cmd_tvalid),
        .I5(s_axi_lite_wdata[23]),
        .O(\curdesc_lsb_i_reg[31] [23]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \curdesc_lsb_i[30]_i_1 
       (.I0(Q[24]),
        .I1(sg_updt_error),
        .I2(sg_ftch_error),
        .I3(\sig_fetch_update_reg_reg[31] [111]),
        .I4(sig_sgcntl2s2mm_cmd_tvalid),
        .I5(s_axi_lite_wdata[24]),
        .O(\curdesc_lsb_i_reg[31] [24]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \curdesc_lsb_i[31]_i_3 
       (.I0(Q[25]),
        .I1(sg_updt_error),
        .I2(sg_ftch_error),
        .I3(\sig_fetch_update_reg_reg[31] [112]),
        .I4(sig_sgcntl2s2mm_cmd_tvalid),
        .I5(s_axi_lite_wdata[25]),
        .O(\curdesc_lsb_i_reg[31] [25]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \curdesc_lsb_i[6]_i_1 
       (.I0(Q[0]),
        .I1(sg_updt_error),
        .I2(sg_ftch_error),
        .I3(\sig_fetch_update_reg_reg[31] [87]),
        .I4(sig_sgcntl2s2mm_cmd_tvalid),
        .I5(s_axi_lite_wdata[0]),
        .O(\curdesc_lsb_i_reg[31] [0]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \curdesc_lsb_i[7]_i_1 
       (.I0(Q[1]),
        .I1(sg_updt_error),
        .I2(sg_ftch_error),
        .I3(\sig_fetch_update_reg_reg[31] [88]),
        .I4(sig_sgcntl2s2mm_cmd_tvalid),
        .I5(s_axi_lite_wdata[1]),
        .O(\curdesc_lsb_i_reg[31] [1]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \curdesc_lsb_i[8]_i_1 
       (.I0(Q[2]),
        .I1(sg_updt_error),
        .I2(sg_ftch_error),
        .I3(\sig_fetch_update_reg_reg[31] [89]),
        .I4(sig_sgcntl2s2mm_cmd_tvalid),
        .I5(s_axi_lite_wdata[2]),
        .O(\curdesc_lsb_i_reg[31] [2]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \curdesc_lsb_i[9]_i_1 
       (.I0(Q[3]),
        .I1(sg_updt_error),
        .I2(sg_ftch_error),
        .I3(\sig_fetch_update_reg_reg[31] [90]),
        .I4(sig_sgcntl2s2mm_cmd_tvalid),
        .I5(s_axi_lite_wdata[3]),
        .O(\curdesc_lsb_i_reg[31] [3]));
endmodule

(* ORIG_REF_NAME = "axi_sg_ftch_sm" *) 
module system_axi_cdma_0_0_axi_sg_ftch_sm
   (\cdma_tvect_out[14] ,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ,
    \cdma_tvect_out[15] ,
    sig_sg2sgcntlr_ftch_idle,
    \cdma_tvect_out[16] ,
    \cdma_tvect_out[17] ,
    E,
    Q,
    sig_shutdown_idle,
    \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg ,
    \ftch_error_addr_reg[31]_0 ,
    \ftch_error_addr_reg[31]_1 ,
    sg_ftch_error0,
    \ftch_error_addr_reg[31]_2 ,
    s_axis_ftch_cmd_tvalid_reg,
    sg_interr_reg,
    sg_slverr_reg,
    sg_decerr_reg,
    SR,
    m_axi_aclk,
    ftch_error_reg,
    ftch_error_reg_0,
    sig_sgcntl2rst_halt_cmplt,
    updt_error_reg,
    sig_rst2s2mm_halt,
    \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg ,
    D,
    ftch_done,
    ch1_ftch_queue_empty,
    ch1_sg_idle,
    sig_sg_run_reg,
    sig_sgcntlr2sg_desc_flush,
    ch1_ftch_pause,
    \GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] ,
    \updt_error_addr_reg[31] ,
    \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ,
    s_axis_ftch_cmd_tready,
    s_axis_ftch_cmd_tvalid,
    \GEN_CH1_UPDATE.ch1_updt_interr_set_reg ,
    sg_interr_reg_0,
    \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg ,
    sg_slverr_reg_0,
    \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg ,
    sg_decerr_reg_0,
    ftch_stale_desc,
    ftch_slverr,
    ftch_decerr);
  output \cdma_tvect_out[14] ;
  output \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ;
  output \cdma_tvect_out[15] ;
  output sig_sg2sgcntlr_ftch_idle;
  output \cdma_tvect_out[16] ;
  output \cdma_tvect_out[17] ;
  output [0:0]E;
  output [1:0]Q;
  output sig_shutdown_idle;
  output \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg ;
  output [26:0]\ftch_error_addr_reg[31]_0 ;
  output [25:0]\ftch_error_addr_reg[31]_1 ;
  output sg_ftch_error0;
  output \ftch_error_addr_reg[31]_2 ;
  output s_axis_ftch_cmd_tvalid_reg;
  output sg_interr_reg;
  output sg_slverr_reg;
  output sg_decerr_reg;
  input [0:0]SR;
  input m_axi_aclk;
  input ftch_error_reg;
  input ftch_error_reg_0;
  input sig_sgcntl2rst_halt_cmplt;
  input updt_error_reg;
  input sig_rst2s2mm_halt;
  input \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg ;
  input [0:0]D;
  input ftch_done;
  input ch1_ftch_queue_empty;
  input ch1_sg_idle;
  input [0:0]sig_sg_run_reg;
  input sig_sgcntlr2sg_desc_flush;
  input ch1_ftch_pause;
  input [25:0]\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] ;
  input [25:0]\updt_error_addr_reg[31] ;
  input \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ;
  input s_axis_ftch_cmd_tready;
  input s_axis_ftch_cmd_tvalid;
  input \GEN_CH1_UPDATE.ch1_updt_interr_set_reg ;
  input sg_interr_reg_0;
  input \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg ;
  input sg_slverr_reg_0;
  input \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg ;
  input sg_decerr_reg_0;
  input ftch_stale_desc;
  input ftch_slverr;
  input ftch_decerr;

  wire [0:0]D;
  wire [0:0]E;
  wire \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ;
  wire \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_i_1_n_0 ;
  wire \GEN_CH1_FETCH.ch1_active_i_i_1_n_0 ;
  wire \GEN_CH1_FETCH.ch1_ftch_decerr_set_i_1_n_0 ;
  wire \GEN_CH1_FETCH.ch1_ftch_idle_i_1_n_0 ;
  wire \GEN_CH1_FETCH.ch1_ftch_idle_i_2_n_0 ;
  wire \GEN_CH1_FETCH.ch1_ftch_slverr_set_i_1_n_0 ;
  wire \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg ;
  wire \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg ;
  wire \GEN_CH1_UPDATE.ch1_updt_interr_set_reg ;
  wire \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg ;
  wire [25:0]\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] ;
  wire \GEN_STALE_DESC_CHECK.ftch_stale_desc_reg ;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ;
  wire \cdma_tvect_out[14] ;
  wire \cdma_tvect_out[15] ;
  wire \cdma_tvect_out[16] ;
  wire \cdma_tvect_out[17] ;
  wire ch1_ftch_pause;
  wire ch1_ftch_queue_empty;
  wire ch1_sg_idle;
  wire ftch_cmnd_wr;
  wire \ftch_cs[0]_i_2_n_0 ;
  wire ftch_decerr;
  wire ftch_done;
  wire [31:6]ftch_error_addr_1;
  wire [26:0]\ftch_error_addr_reg[31]_0 ;
  wire [25:0]\ftch_error_addr_reg[31]_1 ;
  wire \ftch_error_addr_reg[31]_2 ;
  wire ftch_error_reg;
  wire ftch_error_reg_0;
  wire [0:0]ftch_ns;
  wire ftch_slverr;
  wire ftch_stale_desc;
  wire m_axi_aclk;
  wire s_axis_ftch_cmd_tready;
  wire s_axis_ftch_cmd_tvalid;
  wire s_axis_ftch_cmd_tvalid_reg;
  wire sg_decerr_reg;
  wire sg_decerr_reg_0;
  wire sg_ftch_error0;
  wire sg_interr_reg;
  wire sg_interr_reg_0;
  wire sg_slverr_reg;
  wire sg_slverr_reg_0;
  wire sig_rst2s2mm_halt;
  wire sig_sg2sgcntlr_ftch_idle;
  wire [0:0]sig_sg_run_reg;
  wire sig_sgcntl2rst_halt_cmplt;
  wire sig_sgcntlr2sg_desc_flush;
  wire sig_shutdown_idle;
  wire [25:0]\updt_error_addr_reg[31] ;
  wire updt_error_reg;

  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    \CURRENT_BD_32.current_bd[31]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(ftch_error_reg_0),
        .I3(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_i_1 
       (.I0(ftch_stale_desc),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .I2(\cdma_tvect_out[14] ),
        .O(\GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_i_1_n_0 ),
        .Q(\cdma_tvect_out[14] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT5 #(
    .INIT(32'hFFFF0100)) 
    \GEN_CH1_FETCH.ch1_active_i_i_1 
       (.I0(ftch_error_reg_0),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(\ftch_cs[0]_i_2_n_0 ),
        .I4(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .O(\GEN_CH1_FETCH.ch1_active_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CH1_FETCH.ch1_active_i_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_FETCH.ch1_active_i_i_1_n_0 ),
        .Q(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH1_FETCH.ch1_ftch_decerr_set_i_1 
       (.I0(ftch_decerr),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .I2(\cdma_tvect_out[17] ),
        .O(\GEN_CH1_FETCH.ch1_ftch_decerr_set_i_1_n_0 ));
  FDRE \GEN_CH1_FETCH.ch1_ftch_decerr_set_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_FETCH.ch1_ftch_decerr_set_i_1_n_0 ),
        .Q(\cdma_tvect_out[17] ),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFC8FFFF)) 
    \GEN_CH1_FETCH.ch1_ftch_idle_i_1 
       (.I0(sig_sg2sgcntlr_ftch_idle),
        .I1(ch1_sg_idle),
        .I2(\GEN_CH1_FETCH.ch1_ftch_idle_i_2_n_0 ),
        .I3(ftch_error_reg_0),
        .I4(\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ),
        .I5(\cdma_tvect_out[15] ),
        .O(\GEN_CH1_FETCH.ch1_ftch_idle_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h808082A2808082AA)) 
    \GEN_CH1_FETCH.ch1_ftch_idle_i_2 
       (.I0(ch1_ftch_queue_empty),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .I4(\ftch_cs[0]_i_2_n_0 ),
        .I5(ftch_error_reg_0),
        .O(\GEN_CH1_FETCH.ch1_ftch_idle_i_2_n_0 ));
  FDRE \GEN_CH1_FETCH.ch1_ftch_idle_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_FETCH.ch1_ftch_idle_i_1_n_0 ),
        .Q(sig_sg2sgcntlr_ftch_idle),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CH1_FETCH.ch1_ftch_interr_set_i_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(ftch_error_reg),
        .Q(\cdma_tvect_out[15] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH1_FETCH.ch1_ftch_slverr_set_i_1 
       (.I0(ftch_slverr),
        .I1(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .I2(\cdma_tvect_out[16] ),
        .O(\GEN_CH1_FETCH.ch1_ftch_slverr_set_i_1_n_0 ));
  FDRE \GEN_CH1_FETCH.ch1_ftch_slverr_set_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_FETCH.ch1_ftch_slverr_set_i_1_n_0 ),
        .Q(\cdma_tvect_out[16] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT5 #(
    .INIT(32'h00040404)) 
    \GEN_STALE_DESC_CHECK.ftch_stale_desc_i_3 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(ftch_error_reg_0),
        .I3(sig_sgcntlr2sg_desc_flush),
        .I4(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .O(\GEN_STALE_DESC_CHECK.ftch_stale_desc_reg ));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \USE_SINGLE_REG.sig_regfifo_dout_reg[4]_i_1__0 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .O(\ftch_error_addr_reg[31]_0 [0]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF0080AA)) 
    \ftch_cs[0]_i_1 
       (.I0(\ftch_cs[0]_i_2_n_0 ),
        .I1(ftch_done),
        .I2(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(ftch_error_reg_0),
        .O(ftch_ns));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \ftch_cs[0]_i_2 
       (.I0(\cdma_tvect_out[14] ),
        .I1(updt_error_reg),
        .I2(ch1_sg_idle),
        .I3(sig_sg_run_reg),
        .I4(sig_sgcntlr2sg_desc_flush),
        .I5(ch1_ftch_pause),
        .O(\ftch_cs[0]_i_2_n_0 ));
  FDRE \ftch_cs_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(ftch_ns),
        .Q(Q[0]),
        .R(SR));
  FDRE \ftch_cs_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(D),
        .Q(Q[1]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[10]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .I1(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [4]),
        .O(\ftch_error_addr_reg[31]_0 [5]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \ftch_error_addr[10]_i_1__0 
       (.I0(\updt_error_addr_reg[31] [4]),
        .I1(\cdma_tvect_out[17] ),
        .I2(\cdma_tvect_out[16] ),
        .I3(\cdma_tvect_out[15] ),
        .I4(ftch_error_addr_1[10]),
        .O(\ftch_error_addr_reg[31]_1 [4]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[11]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .I1(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [5]),
        .O(\ftch_error_addr_reg[31]_0 [6]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \ftch_error_addr[11]_i_1__0 
       (.I0(\updt_error_addr_reg[31] [5]),
        .I1(\cdma_tvect_out[17] ),
        .I2(\cdma_tvect_out[16] ),
        .I3(\cdma_tvect_out[15] ),
        .I4(ftch_error_addr_1[11]),
        .O(\ftch_error_addr_reg[31]_1 [5]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[12]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .I1(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [6]),
        .O(\ftch_error_addr_reg[31]_0 [7]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \ftch_error_addr[12]_i_1__0 
       (.I0(\updt_error_addr_reg[31] [6]),
        .I1(\cdma_tvect_out[17] ),
        .I2(\cdma_tvect_out[16] ),
        .I3(\cdma_tvect_out[15] ),
        .I4(ftch_error_addr_1[12]),
        .O(\ftch_error_addr_reg[31]_1 [6]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[13]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .I1(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [7]),
        .O(\ftch_error_addr_reg[31]_0 [8]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \ftch_error_addr[13]_i_1__0 
       (.I0(\updt_error_addr_reg[31] [7]),
        .I1(\cdma_tvect_out[17] ),
        .I2(\cdma_tvect_out[16] ),
        .I3(\cdma_tvect_out[15] ),
        .I4(ftch_error_addr_1[13]),
        .O(\ftch_error_addr_reg[31]_1 [7]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[14]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .I1(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [8]),
        .O(\ftch_error_addr_reg[31]_0 [9]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \ftch_error_addr[14]_i_1__0 
       (.I0(\updt_error_addr_reg[31] [8]),
        .I1(\cdma_tvect_out[17] ),
        .I2(\cdma_tvect_out[16] ),
        .I3(\cdma_tvect_out[15] ),
        .I4(ftch_error_addr_1[14]),
        .O(\ftch_error_addr_reg[31]_1 [8]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[15]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .I1(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [9]),
        .O(\ftch_error_addr_reg[31]_0 [10]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \ftch_error_addr[15]_i_1__0 
       (.I0(\updt_error_addr_reg[31] [9]),
        .I1(\cdma_tvect_out[17] ),
        .I2(\cdma_tvect_out[16] ),
        .I3(\cdma_tvect_out[15] ),
        .I4(ftch_error_addr_1[15]),
        .O(\ftch_error_addr_reg[31]_1 [9]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[16]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .I1(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [10]),
        .O(\ftch_error_addr_reg[31]_0 [11]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \ftch_error_addr[16]_i_1__0 
       (.I0(\updt_error_addr_reg[31] [10]),
        .I1(\cdma_tvect_out[17] ),
        .I2(\cdma_tvect_out[16] ),
        .I3(\cdma_tvect_out[15] ),
        .I4(ftch_error_addr_1[16]),
        .O(\ftch_error_addr_reg[31]_1 [10]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[17]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .I1(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [11]),
        .O(\ftch_error_addr_reg[31]_0 [12]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \ftch_error_addr[17]_i_1__0 
       (.I0(\updt_error_addr_reg[31] [11]),
        .I1(\cdma_tvect_out[17] ),
        .I2(\cdma_tvect_out[16] ),
        .I3(\cdma_tvect_out[15] ),
        .I4(ftch_error_addr_1[17]),
        .O(\ftch_error_addr_reg[31]_1 [11]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[18]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .I1(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [12]),
        .O(\ftch_error_addr_reg[31]_0 [13]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \ftch_error_addr[18]_i_1__0 
       (.I0(\updt_error_addr_reg[31] [12]),
        .I1(\cdma_tvect_out[17] ),
        .I2(\cdma_tvect_out[16] ),
        .I3(\cdma_tvect_out[15] ),
        .I4(ftch_error_addr_1[18]),
        .O(\ftch_error_addr_reg[31]_1 [12]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[19]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .I1(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [13]),
        .O(\ftch_error_addr_reg[31]_0 [14]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \ftch_error_addr[19]_i_1__0 
       (.I0(\updt_error_addr_reg[31] [13]),
        .I1(\cdma_tvect_out[17] ),
        .I2(\cdma_tvect_out[16] ),
        .I3(\cdma_tvect_out[15] ),
        .I4(ftch_error_addr_1[19]),
        .O(\ftch_error_addr_reg[31]_1 [13]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[20]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .I1(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [14]),
        .O(\ftch_error_addr_reg[31]_0 [15]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \ftch_error_addr[20]_i_1__0 
       (.I0(\updt_error_addr_reg[31] [14]),
        .I1(\cdma_tvect_out[17] ),
        .I2(\cdma_tvect_out[16] ),
        .I3(\cdma_tvect_out[15] ),
        .I4(ftch_error_addr_1[20]),
        .O(\ftch_error_addr_reg[31]_1 [14]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[21]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .I1(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [15]),
        .O(\ftch_error_addr_reg[31]_0 [16]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \ftch_error_addr[21]_i_1__0 
       (.I0(\updt_error_addr_reg[31] [15]),
        .I1(\cdma_tvect_out[17] ),
        .I2(\cdma_tvect_out[16] ),
        .I3(\cdma_tvect_out[15] ),
        .I4(ftch_error_addr_1[21]),
        .O(\ftch_error_addr_reg[31]_1 [15]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[22]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .I1(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [16]),
        .O(\ftch_error_addr_reg[31]_0 [17]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \ftch_error_addr[22]_i_1__0 
       (.I0(\updt_error_addr_reg[31] [16]),
        .I1(\cdma_tvect_out[17] ),
        .I2(\cdma_tvect_out[16] ),
        .I3(\cdma_tvect_out[15] ),
        .I4(ftch_error_addr_1[22]),
        .O(\ftch_error_addr_reg[31]_1 [16]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[23]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .I1(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [17]),
        .O(\ftch_error_addr_reg[31]_0 [18]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \ftch_error_addr[23]_i_1__0 
       (.I0(\updt_error_addr_reg[31] [17]),
        .I1(\cdma_tvect_out[17] ),
        .I2(\cdma_tvect_out[16] ),
        .I3(\cdma_tvect_out[15] ),
        .I4(ftch_error_addr_1[23]),
        .O(\ftch_error_addr_reg[31]_1 [17]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[24]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .I1(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [18]),
        .O(\ftch_error_addr_reg[31]_0 [19]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \ftch_error_addr[24]_i_1__0 
       (.I0(\updt_error_addr_reg[31] [18]),
        .I1(\cdma_tvect_out[17] ),
        .I2(\cdma_tvect_out[16] ),
        .I3(\cdma_tvect_out[15] ),
        .I4(ftch_error_addr_1[24]),
        .O(\ftch_error_addr_reg[31]_1 [18]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[25]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .I1(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [19]),
        .O(\ftch_error_addr_reg[31]_0 [20]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \ftch_error_addr[25]_i_1__0 
       (.I0(\updt_error_addr_reg[31] [19]),
        .I1(\cdma_tvect_out[17] ),
        .I2(\cdma_tvect_out[16] ),
        .I3(\cdma_tvect_out[15] ),
        .I4(ftch_error_addr_1[25]),
        .O(\ftch_error_addr_reg[31]_1 [19]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[26]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .I1(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [20]),
        .O(\ftch_error_addr_reg[31]_0 [21]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \ftch_error_addr[26]_i_1__0 
       (.I0(\updt_error_addr_reg[31] [20]),
        .I1(\cdma_tvect_out[17] ),
        .I2(\cdma_tvect_out[16] ),
        .I3(\cdma_tvect_out[15] ),
        .I4(ftch_error_addr_1[26]),
        .O(\ftch_error_addr_reg[31]_1 [20]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[27]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .I1(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [21]),
        .O(\ftch_error_addr_reg[31]_0 [22]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \ftch_error_addr[27]_i_1__0 
       (.I0(\updt_error_addr_reg[31] [21]),
        .I1(\cdma_tvect_out[17] ),
        .I2(\cdma_tvect_out[16] ),
        .I3(\cdma_tvect_out[15] ),
        .I4(ftch_error_addr_1[27]),
        .O(\ftch_error_addr_reg[31]_1 [21]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[28]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .I1(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [22]),
        .O(\ftch_error_addr_reg[31]_0 [23]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \ftch_error_addr[28]_i_1__0 
       (.I0(\updt_error_addr_reg[31] [22]),
        .I1(\cdma_tvect_out[17] ),
        .I2(\cdma_tvect_out[16] ),
        .I3(\cdma_tvect_out[15] ),
        .I4(ftch_error_addr_1[28]),
        .O(\ftch_error_addr_reg[31]_1 [22]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[29]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .I1(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [23]),
        .O(\ftch_error_addr_reg[31]_0 [24]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \ftch_error_addr[29]_i_1__0 
       (.I0(\updt_error_addr_reg[31] [23]),
        .I1(\cdma_tvect_out[17] ),
        .I2(\cdma_tvect_out[16] ),
        .I3(\cdma_tvect_out[15] ),
        .I4(ftch_error_addr_1[29]),
        .O(\ftch_error_addr_reg[31]_1 [23]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[30]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .I1(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [24]),
        .O(\ftch_error_addr_reg[31]_0 [25]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \ftch_error_addr[30]_i_1__0 
       (.I0(\updt_error_addr_reg[31] [24]),
        .I1(\cdma_tvect_out[17] ),
        .I2(\cdma_tvect_out[16] ),
        .I3(\cdma_tvect_out[15] ),
        .I4(ftch_error_addr_1[30]),
        .O(\ftch_error_addr_reg[31]_1 [24]));
  LUT3 #(
    .INIT(8'h04)) 
    \ftch_error_addr[31]_i_1__0 
       (.I0(ftch_error_reg_0),
        .I1(Q[0]),
        .I2(Q[1]),
        .O(ftch_cmnd_wr));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[31]_i_2 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .I1(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [25]),
        .O(\ftch_error_addr_reg[31]_0 [26]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \ftch_error_addr[31]_i_2__0 
       (.I0(\updt_error_addr_reg[31] [25]),
        .I1(\cdma_tvect_out[17] ),
        .I2(\cdma_tvect_out[16] ),
        .I3(\cdma_tvect_out[15] ),
        .I4(ftch_error_addr_1[31]),
        .O(\ftch_error_addr_reg[31]_1 [25]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \ftch_error_addr[31]_i_3 
       (.I0(\cdma_tvect_out[17] ),
        .I1(\cdma_tvect_out[16] ),
        .I2(\cdma_tvect_out[15] ),
        .O(\ftch_error_addr_reg[31]_2 ));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[6]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .I1(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [0]),
        .O(\ftch_error_addr_reg[31]_0 [1]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \ftch_error_addr[6]_i_1__0 
       (.I0(\updt_error_addr_reg[31] [0]),
        .I1(\cdma_tvect_out[17] ),
        .I2(\cdma_tvect_out[16] ),
        .I3(\cdma_tvect_out[15] ),
        .I4(ftch_error_addr_1[6]),
        .O(\ftch_error_addr_reg[31]_1 [0]));
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[7]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .I1(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [1]),
        .O(\ftch_error_addr_reg[31]_0 [2]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \ftch_error_addr[7]_i_1__0 
       (.I0(\updt_error_addr_reg[31] [1]),
        .I1(\cdma_tvect_out[17] ),
        .I2(\cdma_tvect_out[16] ),
        .I3(\cdma_tvect_out[15] ),
        .I4(ftch_error_addr_1[7]),
        .O(\ftch_error_addr_reg[31]_1 [1]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[8]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .I1(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [2]),
        .O(\ftch_error_addr_reg[31]_0 [3]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \ftch_error_addr[8]_i_1__0 
       (.I0(\updt_error_addr_reg[31] [2]),
        .I1(\cdma_tvect_out[17] ),
        .I2(\cdma_tvect_out[16] ),
        .I3(\cdma_tvect_out[15] ),
        .I4(ftch_error_addr_1[8]),
        .O(\ftch_error_addr_reg[31]_1 [2]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \ftch_error_addr[9]_i_1 
       (.I0(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .I1(\GEN_PNTR_FOR_CH1.ch1_fetch_address_i_reg[31] [3]),
        .O(\ftch_error_addr_reg[31]_0 [4]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \ftch_error_addr[9]_i_1__0 
       (.I0(\updt_error_addr_reg[31] [3]),
        .I1(\cdma_tvect_out[17] ),
        .I2(\cdma_tvect_out[16] ),
        .I3(\cdma_tvect_out[15] ),
        .I4(ftch_error_addr_1[9]),
        .O(\ftch_error_addr_reg[31]_1 [3]));
  FDRE \ftch_error_addr_reg[10] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[31]_0 [5]),
        .Q(ftch_error_addr_1[10]),
        .R(SR));
  FDRE \ftch_error_addr_reg[11] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[31]_0 [6]),
        .Q(ftch_error_addr_1[11]),
        .R(SR));
  FDRE \ftch_error_addr_reg[12] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[31]_0 [7]),
        .Q(ftch_error_addr_1[12]),
        .R(SR));
  FDRE \ftch_error_addr_reg[13] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[31]_0 [8]),
        .Q(ftch_error_addr_1[13]),
        .R(SR));
  FDRE \ftch_error_addr_reg[14] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[31]_0 [9]),
        .Q(ftch_error_addr_1[14]),
        .R(SR));
  FDRE \ftch_error_addr_reg[15] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[31]_0 [10]),
        .Q(ftch_error_addr_1[15]),
        .R(SR));
  FDRE \ftch_error_addr_reg[16] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[31]_0 [11]),
        .Q(ftch_error_addr_1[16]),
        .R(SR));
  FDRE \ftch_error_addr_reg[17] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[31]_0 [12]),
        .Q(ftch_error_addr_1[17]),
        .R(SR));
  FDRE \ftch_error_addr_reg[18] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[31]_0 [13]),
        .Q(ftch_error_addr_1[18]),
        .R(SR));
  FDRE \ftch_error_addr_reg[19] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[31]_0 [14]),
        .Q(ftch_error_addr_1[19]),
        .R(SR));
  FDRE \ftch_error_addr_reg[20] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[31]_0 [15]),
        .Q(ftch_error_addr_1[20]),
        .R(SR));
  FDRE \ftch_error_addr_reg[21] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[31]_0 [16]),
        .Q(ftch_error_addr_1[21]),
        .R(SR));
  FDRE \ftch_error_addr_reg[22] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[31]_0 [17]),
        .Q(ftch_error_addr_1[22]),
        .R(SR));
  FDRE \ftch_error_addr_reg[23] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[31]_0 [18]),
        .Q(ftch_error_addr_1[23]),
        .R(SR));
  FDRE \ftch_error_addr_reg[24] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[31]_0 [19]),
        .Q(ftch_error_addr_1[24]),
        .R(SR));
  FDRE \ftch_error_addr_reg[25] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[31]_0 [20]),
        .Q(ftch_error_addr_1[25]),
        .R(SR));
  FDRE \ftch_error_addr_reg[26] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[31]_0 [21]),
        .Q(ftch_error_addr_1[26]),
        .R(SR));
  FDRE \ftch_error_addr_reg[27] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[31]_0 [22]),
        .Q(ftch_error_addr_1[27]),
        .R(SR));
  FDRE \ftch_error_addr_reg[28] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[31]_0 [23]),
        .Q(ftch_error_addr_1[28]),
        .R(SR));
  FDRE \ftch_error_addr_reg[29] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[31]_0 [24]),
        .Q(ftch_error_addr_1[29]),
        .R(SR));
  FDRE \ftch_error_addr_reg[30] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[31]_0 [25]),
        .Q(ftch_error_addr_1[30]),
        .R(SR));
  FDRE \ftch_error_addr_reg[31] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[31]_0 [26]),
        .Q(ftch_error_addr_1[31]),
        .R(SR));
  FDRE \ftch_error_addr_reg[6] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[31]_0 [1]),
        .Q(ftch_error_addr_1[6]),
        .R(SR));
  FDRE \ftch_error_addr_reg[7] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[31]_0 [2]),
        .Q(ftch_error_addr_1[7]),
        .R(SR));
  FDRE \ftch_error_addr_reg[8] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[31]_0 [3]),
        .Q(ftch_error_addr_1[8]),
        .R(SR));
  FDRE \ftch_error_addr_reg[9] 
       (.C(m_axi_aclk),
        .CE(ftch_cmnd_wr),
        .D(\ftch_error_addr_reg[31]_0 [4]),
        .Q(ftch_error_addr_1[9]),
        .R(SR));
  LUT5 #(
    .INIT(32'h55750030)) 
    s_axis_ftch_cmd_tvalid_i_1
       (.I0(s_axis_ftch_cmd_tready),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(ftch_error_reg_0),
        .I4(s_axis_ftch_cmd_tvalid),
        .O(s_axis_ftch_cmd_tvalid_reg));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    sg_decerr_i_1
       (.I0(\cdma_tvect_out[17] ),
        .I1(\GEN_CH1_UPDATE.ch1_updt_decerr_set_reg ),
        .I2(sg_decerr_reg_0),
        .O(sg_decerr_reg));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    sg_ftch_error_i_1
       (.I0(\cdma_tvect_out[15] ),
        .I1(\cdma_tvect_out[16] ),
        .I2(\cdma_tvect_out[17] ),
        .O(sg_ftch_error0));
  LUT3 #(
    .INIT(8'hFE)) 
    sg_interr_i_1
       (.I0(\cdma_tvect_out[15] ),
        .I1(\GEN_CH1_UPDATE.ch1_updt_interr_set_reg ),
        .I2(sg_interr_reg_0),
        .O(sg_interr_reg));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    sg_slverr_i_1
       (.I0(\cdma_tvect_out[16] ),
        .I1(\GEN_CH1_UPDATE.ch1_updt_slverr_set_reg ),
        .I2(sg_slverr_reg_0),
        .O(sg_slverr_reg));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA8)) 
    sig_to_edge_detect_reg_i_1
       (.I0(sig_sgcntl2rst_halt_cmplt),
        .I1(\cdma_tvect_out[14] ),
        .I2(updt_error_reg),
        .I3(ftch_error_reg_0),
        .I4(sig_rst2s2mm_halt),
        .I5(\GEN_CH1_UPDATE.ch1_dma_decerr_set_reg ),
        .O(sig_shutdown_idle));
endmodule

(* ORIG_REF_NAME = "axi_sg_intrpt" *) 
module system_axi_cdma_0_0_axi_sg_intrpt
   (\cdma_tvect_out[12] ,
    p_7_out,
    ch1_delay_cnt_en,
    \cdma_tvect_out[11] ,
    Q,
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 ,
    SS,
    m_axi_aclk,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 ,
    \dmacr_i_reg[31] ,
    \dmacr_i_reg[26] ,
    \dmacr_i_reg[24] ,
    sig_shtdwn_sm_set_cmplt,
    sig_sgcntl2reg_idle_clr,
    sig_reg2sg_irqthresh_wren,
    sig_sg2sgcntlr_updt_ioc_irq_set,
    \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ,
    SR,
    E,
    dly_irq_reg);
  output \cdma_tvect_out[12] ;
  output p_7_out;
  output ch1_delay_cnt_en;
  output [0:0]\cdma_tvect_out[11] ;
  output [7:0]Q;
  output [7:0]\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 ;
  input [0:0]SS;
  input m_axi_aclk;
  input \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 ;
  input [12:0]\dmacr_i_reg[31] ;
  input \dmacr_i_reg[26] ;
  input \dmacr_i_reg[24] ;
  input sig_shtdwn_sm_set_cmplt;
  input sig_sgcntl2reg_idle_clr;
  input sig_reg2sg_irqthresh_wren;
  input sig_sg2sgcntlr_updt_ioc_irq_set;
  input \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ;
  input [0:0]SR;
  input [0:0]E;
  input [0:0]dly_irq_reg;

  wire [0:0]E;
  wire \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[7]_i_2_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[0] ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[1] ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[2] ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[3] ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[4] ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[5] ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[6] ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[7] ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_1_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_2_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_3_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count[0]_i_1_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count[1]_i_1_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count[2]_i_1_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count[3]_i_1_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_1_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_2_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_1_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_2_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count[6]_i_1_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_2_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_3_n_0 ;
  wire \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4_n_0 ;
  wire [7:0]\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 ;
  wire [7:0]Q;
  wire [0:0]SR;
  wire [0:0]SS;
  wire [0:0]\cdma_tvect_out[11] ;
  wire \cdma_tvect_out[12] ;
  wire ch1_delay_cnt_en;
  wire [7:0]ch1_dly_fast_cnt;
  wire ch1_dly_fast_incr;
  wire [0:0]dly_irq_reg;
  wire \dmacr_i_reg[24] ;
  wire \dmacr_i_reg[26] ;
  wire [12:0]\dmacr_i_reg[31] ;
  wire m_axi_aclk;
  wire p_7_out;
  wire [7:0]plusOp;
  wire sig_reg2sg_irqthresh_wren;
  wire sig_sg2sgcntlr_updt_ioc_irq_set;
  wire sig_sgcntl2reg_idle_clr;
  wire sig_shtdwn_sm_set_cmplt;

  LUT1 #(
    .INIT(2'h1)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[0]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[0] ),
        .O(ch1_dly_fast_cnt[0]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[1]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[1] ),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[0] ),
        .O(ch1_dly_fast_cnt[1]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[2]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[2] ),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[0] ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[1] ),
        .O(ch1_dly_fast_cnt[2]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT4 #(
    .INIT(16'hAAA9)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[3]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[3] ),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[1] ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[0] ),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[2] ),
        .O(ch1_dly_fast_cnt[3]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT5 #(
    .INIT(32'hAAAAAAA9)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[4]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[4] ),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[2] ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[0] ),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[1] ),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[3] ),
        .O(ch1_dly_fast_cnt[4]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAA9)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[5]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[5] ),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[3] ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[1] ),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[0] ),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[2] ),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[4] ),
        .O(ch1_dly_fast_cnt[5]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[6] ),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[7]_i_2_n_0 ),
        .O(ch1_dly_fast_cnt[6]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[7]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[7] ),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[7]_i_2_n_0 ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[6] ),
        .O(ch1_dly_fast_cnt[7]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[7]_i_2 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[4] ),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[2] ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[0] ),
        .I3(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[1] ),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[3] ),
        .I5(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[5] ),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[7]_i_2_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[0]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[0] ),
        .S(SS));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[1]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[1] ),
        .S(SS));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[2]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[2] ),
        .S(SS));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[3]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[3] ),
        .S(SS));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[4] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[4]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[4] ),
        .S(SS));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[5] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[5]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[5] ),
        .S(SS));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[6] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[6]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[6] ),
        .S(SS));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg[7] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_cnt[7]),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[7] ),
        .S(SS));
  LUT3 #(
    .INIT(8'h01)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_i_1 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[7] ),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[7]_i_2_n_0 ),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt_reg_n_0_[6] ),
        .O(ch1_dly_fast_incr));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(ch1_dly_fast_incr),
        .Q(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .R(SS));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_cnt_en_reg_0 ),
        .Q(ch1_delay_cnt_en),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[0]_i_1 
       (.I0(Q[0]),
        .O(plusOp[0]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[1]_i_1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(plusOp[1]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[2]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(plusOp[2]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT4 #(
    .INIT(16'h6AAA)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[3]_i_1 
       (.I0(Q[3]),
        .I1(Q[2]),
        .I2(Q[0]),
        .I3(Q[1]),
        .O(plusOp[3]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT5 #(
    .INIT(32'h6AAAAAAA)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[4]_i_1 
       (.I0(Q[4]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[3]),
        .O(plusOp[4]));
  LUT6 #(
    .INIT(64'h6AAAAAAAAAAAAAAA)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[5]_i_1 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[4]),
        .O(plusOp[5]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[6]_i_1 
       (.I0(Q[6]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3_n_0 ),
        .O(plusOp[6]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'h6A)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_2 
       (.I0(Q[7]),
        .I1(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3_n_0 ),
        .I2(Q[6]),
        .O(plusOp[7]));
  LUT6 #(
    .INIT(64'h8000000000000000)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3 
       (.I0(Q[5]),
        .I1(Q[3]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(Q[4]),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[0] 
       (.C(m_axi_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[0]),
        .Q(Q[0]),
        .R(dly_irq_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[1] 
       (.C(m_axi_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[1]),
        .Q(Q[1]),
        .R(dly_irq_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[2] 
       (.C(m_axi_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[2]),
        .Q(Q[2]),
        .R(dly_irq_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[3] 
       (.C(m_axi_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[3]),
        .Q(Q[3]),
        .R(dly_irq_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[4] 
       (.C(m_axi_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[4]),
        .Q(Q[4]),
        .R(dly_irq_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[5] 
       (.C(m_axi_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[5]),
        .Q(Q[5]),
        .R(dly_irq_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[6] 
       (.C(m_axi_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[6]),
        .Q(Q[6]),
        .R(dly_irq_reg));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count_reg[7] 
       (.C(m_axi_aclk),
        .CE(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .D(plusOp[7]),
        .Q(Q[7]),
        .R(dly_irq_reg));
  LUT6 #(
    .INIT(64'h0000000000000041)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_2 
       (.I0(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5_n_0 ),
        .I1(\dmacr_i_reg[31] [9]),
        .I2(Q[2]),
        .I3(\dmacr_i_reg[26] ),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6_n_0 ),
        .I5(\dmacr_i_reg[24] ),
        .O(p_7_out));
  LUT5 #(
    .INIT(32'h6F66FFFF)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5 
       (.I0(Q[4]),
        .I1(\dmacr_i_reg[31] [10]),
        .I2(\dmacr_i_reg[31] [8]),
        .I3(Q[1]),
        .I4(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0 ),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF6F66)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6 
       (.I0(Q[5]),
        .I1(\dmacr_i_reg[31] [11]),
        .I2(\dmacr_i_reg[31] [12]),
        .I3(Q[7]),
        .I4(sig_shtdwn_sm_set_cmplt),
        .I5(sig_sgcntl2reg_idle_clr),
        .O(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_i_6_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(p_7_out),
        .Q(\cdma_tvect_out[12] ),
        .R(SS));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT5 #(
    .INIT(32'h00080000)) 
    \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_1 
       (.I0(\GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_2_n_0 ),
        .I1(sig_sg2sgcntlr_updt_ioc_irq_set),
        .I2(\cdma_tvect_out[12] ),
        .I3(sig_reg2sg_irqthresh_wren),
        .I4(\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ),
        .O(\GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT5 #(
    .INIT(32'h00000004)) 
    \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_2 
       (.I0(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [3]),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [0]),
        .I2(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [1]),
        .I3(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [2]),
        .I4(\GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_3_n_0 ),
        .O(\GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_3 
       (.I0(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [5]),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [4]),
        .I2(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [7]),
        .I3(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [6]),
        .O(\GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_3_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_1_n_0 ),
        .Q(\cdma_tvect_out[11] ),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h4444444F)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[0]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4_n_0 ),
        .I1(\dmacr_i_reg[31] [0]),
        .I2(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [0]),
        .I3(\cdma_tvect_out[12] ),
        .I4(sig_reg2sg_irqthresh_wren),
        .O(\GEN_INCLUDE_MM2S.ch1_thresh_count[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h444444444444F44F)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[1]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4_n_0 ),
        .I1(\dmacr_i_reg[31] [1]),
        .I2(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [0]),
        .I3(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [1]),
        .I4(\cdma_tvect_out[12] ),
        .I5(sig_reg2sg_irqthresh_wren),
        .O(\GEN_INCLUDE_MM2S.ch1_thresh_count[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hA9FFA900)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[2]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [2]),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [1]),
        .I2(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [0]),
        .I3(\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4_n_0 ),
        .I4(\dmacr_i_reg[31] [2]),
        .O(\GEN_INCLUDE_MM2S.ch1_thresh_count[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hAAA9FFFFAAA90000)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[3]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [3]),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [2]),
        .I2(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [0]),
        .I3(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [1]),
        .I4(\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4_n_0 ),
        .I5(\dmacr_i_reg[31] [3]),
        .O(\GEN_INCLUDE_MM2S.ch1_thresh_count[3]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [4]),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_2_n_0 ),
        .I2(\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4_n_0 ),
        .I3(\dmacr_i_reg[31] [4]),
        .O(\GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_2 
       (.I0(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [2]),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [0]),
        .I2(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [1]),
        .I3(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [3]),
        .O(\GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [5]),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_2_n_0 ),
        .I2(\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4_n_0 ),
        .I3(\dmacr_i_reg[31] [5]),
        .O(\GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_2 
       (.I0(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [3]),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [1]),
        .I2(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [0]),
        .I3(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [2]),
        .I4(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [4]),
        .O(\GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_2_n_0 ));
  LUT4 #(
    .INIT(16'h6F60)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[6]_i_1 
       (.I0(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [6]),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_3_n_0 ),
        .I2(\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4_n_0 ),
        .I3(\dmacr_i_reg[31] [6]),
        .O(\GEN_INCLUDE_MM2S.ch1_thresh_count[6]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h9AFF9A00)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_2 
       (.I0(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [7]),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [6]),
        .I2(\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_3_n_0 ),
        .I3(\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4_n_0 ),
        .I4(\dmacr_i_reg[31] [7]),
        .O(\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_3 
       (.I0(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [4]),
        .I1(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [2]),
        .I2(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [0]),
        .I3(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [1]),
        .I4(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [3]),
        .I5(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [5]),
        .O(\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4 
       (.I0(sig_reg2sg_irqthresh_wren),
        .I1(\cdma_tvect_out[12] ),
        .I2(\GEN_INCLUDE_MM2S.ch1_ioc_irq_set_i_i_2_n_0 ),
        .O(\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_4_n_0 ));
  FDSE #(
    .INIT(1'b1)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[0] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\GEN_INCLUDE_MM2S.ch1_thresh_count[0]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [0]),
        .S(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[1] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\GEN_INCLUDE_MM2S.ch1_thresh_count[1]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[2] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\GEN_INCLUDE_MM2S.ch1_thresh_count[2]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[3] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\GEN_INCLUDE_MM2S.ch1_thresh_count[3]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[4] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\GEN_INCLUDE_MM2S.ch1_thresh_count[4]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[5] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\GEN_INCLUDE_MM2S.ch1_thresh_count[5]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[6] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\GEN_INCLUDE_MM2S.ch1_thresh_count[6]_i_1_n_0 ),
        .Q(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_2_n_0 ),
        .Q(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7]_0 [7]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_sg_mm2s_basic_wrap" *) 
module system_axi_cdma_0_0_axi_sg_mm2s_basic_wrap
   (m_axi_sg_arburst,
    m_axi_sg_arvalid,
    m_axi_sg_rready,
    SR,
    m_axi_sg_arlen,
    \m_axi_sg_wstrb[0] ,
    sig_init_done,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] ,
    sig_init_done_0,
    ftch_done_reg,
    ftch_decerr_i,
    ftch_slverr_i,
    m_axi_sg_araddr,
    m_axi_aclk,
    sig_rst2dm_resetn,
    sig_mmap_reset_reg_reg,
    sig_mmap_reset_reg_reg_0,
    m_axi_sg_arready,
    s_axis_ftch_cmd_tvalid,
    m_axi_sg_rvalid,
    m_axi_sg_rlast,
    p_18_out,
    m_axi_sg_rresp,
    D);
  output [0:0]m_axi_sg_arburst;
  output m_axi_sg_arvalid;
  output m_axi_sg_rready;
  output [0:0]SR;
  output [0:0]m_axi_sg_arlen;
  output \m_axi_sg_wstrb[0] ;
  output sig_init_done;
  output \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] ;
  output sig_init_done_0;
  output ftch_done_reg;
  output ftch_decerr_i;
  output ftch_slverr_i;
  output [25:0]m_axi_sg_araddr;
  input m_axi_aclk;
  input sig_rst2dm_resetn;
  input sig_mmap_reset_reg_reg;
  input sig_mmap_reset_reg_reg_0;
  input m_axi_sg_arready;
  input s_axis_ftch_cmd_tvalid;
  input m_axi_sg_rvalid;
  input m_axi_sg_rlast;
  input p_18_out;
  input [1:0]m_axi_sg_rresp;
  input [27:0]D;

  wire [27:0]D;
  wire I_ADDR_CNTL_n_4;
  wire I_CMD_STATUS_n_10;
  wire I_CMD_STATUS_n_11;
  wire I_CMD_STATUS_n_12;
  wire I_CMD_STATUS_n_13;
  wire I_CMD_STATUS_n_14;
  wire I_CMD_STATUS_n_15;
  wire I_CMD_STATUS_n_16;
  wire I_CMD_STATUS_n_17;
  wire I_CMD_STATUS_n_18;
  wire I_CMD_STATUS_n_19;
  wire I_CMD_STATUS_n_20;
  wire I_CMD_STATUS_n_21;
  wire I_CMD_STATUS_n_22;
  wire I_CMD_STATUS_n_23;
  wire I_CMD_STATUS_n_24;
  wire I_CMD_STATUS_n_25;
  wire I_CMD_STATUS_n_26;
  wire I_CMD_STATUS_n_27;
  wire I_CMD_STATUS_n_28;
  wire I_CMD_STATUS_n_29;
  wire I_CMD_STATUS_n_30;
  wire I_CMD_STATUS_n_31;
  wire I_CMD_STATUS_n_32;
  wire I_CMD_STATUS_n_33;
  wire I_CMD_STATUS_n_34;
  wire I_CMD_STATUS_n_4;
  wire I_CMD_STATUS_n_9;
  wire I_MSTR_SCC_n_4;
  wire I_MSTR_SCC_n_5;
  wire I_RD_DATA_CNTL_n_3;
  wire [0:0]SR;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] ;
  wire ftch_decerr_i;
  wire ftch_done_reg;
  wire ftch_slverr_i;
  wire m_axi_aclk;
  wire [25:0]m_axi_sg_araddr;
  wire [0:0]m_axi_sg_arburst;
  wire [0:0]m_axi_sg_arlen;
  wire m_axi_sg_arready;
  wire m_axi_sg_arvalid;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rready;
  wire [1:0]m_axi_sg_rresp;
  wire m_axi_sg_rvalid;
  wire \m_axi_sg_wstrb[0] ;
  wire p_18_out;
  wire s_axis_ftch_cmd_tvalid;
  wire sig_addr2rsc_cmd_fifo_empty;
  wire [31:6]sig_cmd_addr_reg;
  wire [0:0]sig_cmd_burst_reg;
  wire sig_cmd_reg_empty;
  wire sig_data2rsc_slverr;
  wire sig_data2rsc_valid;
  wire sig_init_done;
  wire sig_init_done_0;
  wire sig_load_input_cmd;
  wire sig_mmap_reset_reg_reg;
  wire sig_mmap_reset_reg_reg_0;
  wire sig_mstr2addr_cmd_valid;
  wire sig_next_burst;
  wire sig_rd_sts_decerr_reg0;
  wire sig_rd_sts_okay_reg;
  wire sig_rd_sts_okay_reg0;
  wire sig_rsc2data_ready;
  wire [6:5]sig_rsc2stat_status;
  wire sig_rsc2stat_status_valid;
  wire sig_rst2dm_resetn;
  wire sig_stat2rsc_status_ready;
  wire sm_set_error;

  system_axi_cdma_0_0_axi_sg_addr_cntl I_ADDR_CNTL
       (.Q(sig_cmd_addr_reg),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_araddr(m_axi_sg_araddr),
        .m_axi_sg_arburst(m_axi_sg_arburst),
        .m_axi_sg_arlen(m_axi_sg_arlen),
        .m_axi_sg_arready(m_axi_sg_arready),
        .m_axi_sg_arvalid(m_axi_sg_arvalid),
        .sig_addr2rsc_cmd_fifo_empty(sig_addr2rsc_cmd_fifo_empty),
        .sig_cmd2addr_valid1_reg(I_MSTR_SCC_n_4),
        .\sig_cmd_addr_reg_reg[6] (I_ADDR_CNTL_n_4),
        .sig_cmd_burst_reg(sig_cmd_burst_reg),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(\m_axi_sg_wstrb[0] ),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sm_set_error(sm_set_error),
        .sm_set_error_reg(I_MSTR_SCC_n_5));
  system_axi_cdma_0_0_axi_sg_cmd_status_1 I_CMD_STATUS
       (.D(D),
        .Q({I_CMD_STATUS_n_9,I_CMD_STATUS_n_10,I_CMD_STATUS_n_11,I_CMD_STATUS_n_12,I_CMD_STATUS_n_13,I_CMD_STATUS_n_14,I_CMD_STATUS_n_15,I_CMD_STATUS_n_16,I_CMD_STATUS_n_17,I_CMD_STATUS_n_18,I_CMD_STATUS_n_19,I_CMD_STATUS_n_20,I_CMD_STATUS_n_21,I_CMD_STATUS_n_22,I_CMD_STATUS_n_23,I_CMD_STATUS_n_24,I_CMD_STATUS_n_25,I_CMD_STATUS_n_26,I_CMD_STATUS_n_27,I_CMD_STATUS_n_28,I_CMD_STATUS_n_29,I_CMD_STATUS_n_30,I_CMD_STATUS_n_31,I_CMD_STATUS_n_32,I_CMD_STATUS_n_33,I_CMD_STATUS_n_34,sig_next_burst}),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[4] ),
        .ftch_decerr_i(ftch_decerr_i),
        .ftch_done_reg(ftch_done_reg),
        .ftch_slverr_i(ftch_slverr_i),
        .m_axi_aclk(m_axi_aclk),
        .p_18_out(p_18_out),
        .s_axis_ftch_cmd_tvalid(s_axis_ftch_cmd_tvalid),
        .sig_addr2rsc_cmd_fifo_empty(sig_addr2rsc_cmd_fifo_empty),
        .sig_btt_is_zero_reg_reg(I_CMD_STATUS_n_4),
        .sig_cmd_reg_empty(sig_cmd_reg_empty),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(SR),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(\m_axi_sg_wstrb[0] ),
        .sig_init_done(sig_init_done),
        .sig_init_done_0(sig_init_done_0),
        .sig_load_input_cmd(sig_load_input_cmd),
        .sig_mmap_reset_reg_reg(sig_mmap_reset_reg_reg),
        .sig_mmap_reset_reg_reg_0(sig_mmap_reset_reg_reg_0),
        .sig_rd_sts_okay_reg(sig_rd_sts_okay_reg),
        .sig_rsc2stat_status(sig_rsc2stat_status),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready));
  system_axi_cdma_0_0_axi_sg_scc I_MSTR_SCC
       (.Q({I_CMD_STATUS_n_9,I_CMD_STATUS_n_10,I_CMD_STATUS_n_11,I_CMD_STATUS_n_12,I_CMD_STATUS_n_13,I_CMD_STATUS_n_14,I_CMD_STATUS_n_15,I_CMD_STATUS_n_16,I_CMD_STATUS_n_17,I_CMD_STATUS_n_18,I_CMD_STATUS_n_19,I_CMD_STATUS_n_20,I_CMD_STATUS_n_21,I_CMD_STATUS_n_22,I_CMD_STATUS_n_23,I_CMD_STATUS_n_24,I_CMD_STATUS_n_25,I_CMD_STATUS_n_26,I_CMD_STATUS_n_27,I_CMD_STATUS_n_28,I_CMD_STATUS_n_29,I_CMD_STATUS_n_30,I_CMD_STATUS_n_31,I_CMD_STATUS_n_32,I_CMD_STATUS_n_33,I_CMD_STATUS_n_34,sig_next_burst}),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] (I_CMD_STATUS_n_4),
        .m_axi_aclk(m_axi_aclk),
        .sig_addr2rsc_cmd_fifo_empty(sig_addr2rsc_cmd_fifo_empty),
        .sig_addr_reg_empty_reg(I_ADDR_CNTL_n_4),
        .sig_addr_valid_reg_reg(I_MSTR_SCC_n_5),
        .sig_cmd_burst_reg(sig_cmd_burst_reg),
        .sig_cmd_reg_empty(sig_cmd_reg_empty),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(SR),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(\m_axi_sg_wstrb[0] ),
        .sig_load_input_cmd(sig_load_input_cmd),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .\sig_next_addr_reg_reg[31] (sig_cmd_addr_reg),
        .sig_posted_to_axi_2_reg(I_MSTR_SCC_n_4),
        .sm_set_error(sm_set_error));
  system_axi_cdma_0_0_axi_sg_rddata_cntl I_RD_DATA_CNTL
       (.m_axi_aclk(m_axi_aclk),
        .m_axi_sg_rlast(m_axi_sg_rlast),
        .m_axi_sg_rready(m_axi_sg_rready),
        .m_axi_sg_rresp(m_axi_sg_rresp),
        .m_axi_sg_rvalid(m_axi_sg_rvalid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(SR),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(\m_axi_sg_wstrb[0] ),
        .sig_data2rsc_slverr(sig_data2rsc_slverr),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .sig_rd_sts_decerr_reg0(sig_rd_sts_decerr_reg0),
        .sig_rd_sts_okay_reg0(sig_rd_sts_okay_reg0),
        .sig_rd_sts_reg_empty_reg(I_RD_DATA_CNTL_n_3),
        .sig_rsc2data_ready(sig_rsc2data_ready),
        .sig_rsc2stat_status(sig_rsc2stat_status));
  system_axi_cdma_0_0_axi_sg_rd_status_cntl I_RD_STATUS_CNTLR
       (.m_axi_aclk(m_axi_aclk),
        .mm2s_rlast_del_reg(I_RD_DATA_CNTL_n_3),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(\m_axi_sg_wstrb[0] ),
        .sig_data2rsc_slverr(sig_data2rsc_slverr),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .sig_rd_sts_decerr_reg0(sig_rd_sts_decerr_reg0),
        .sig_rd_sts_okay_reg(sig_rd_sts_okay_reg),
        .sig_rd_sts_okay_reg0(sig_rd_sts_okay_reg0),
        .sig_rsc2data_ready(sig_rsc2data_ready),
        .sig_rsc2stat_status(sig_rsc2stat_status),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready));
  system_axi_cdma_0_0_axi_sg_reset I_RESET
       (.m_axi_aclk(m_axi_aclk),
        .\m_axi_sg_wstrb[0] (\m_axi_sg_wstrb[0] ),
        .mm2s_rready_reg(SR),
        .sig_rst2dm_resetn(sig_rst2dm_resetn));
endmodule

(* ORIG_REF_NAME = "axi_sg_rd_status_cntl" *) 
module system_axi_cdma_0_0_axi_sg_rd_status_cntl
   (sig_rsc2stat_status,
    sig_rd_sts_okay_reg,
    sig_rsc2stat_status_valid,
    sig_rsc2data_ready,
    sig_rd_sts_decerr_reg0,
    m_axi_aclk,
    sig_rd_sts_okay_reg0,
    sig_data2rsc_valid,
    mm2s_rlast_del_reg,
    sig_stat2rsc_status_ready,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_data2rsc_slverr);
  output [1:0]sig_rsc2stat_status;
  output sig_rd_sts_okay_reg;
  output sig_rsc2stat_status_valid;
  output sig_rsc2data_ready;
  input sig_rd_sts_decerr_reg0;
  input m_axi_aclk;
  input sig_rd_sts_okay_reg0;
  input sig_data2rsc_valid;
  input mm2s_rlast_del_reg;
  input sig_stat2rsc_status_ready;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_data2rsc_slverr;

  wire m_axi_aclk;
  wire mm2s_rlast_del_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2rsc_slverr;
  wire sig_data2rsc_valid;
  wire sig_push_rd_sts_reg;
  wire sig_rd_sts_decerr_reg0;
  wire sig_rd_sts_decerr_reg_i_1__0_n_0;
  wire sig_rd_sts_okay_reg;
  wire sig_rd_sts_okay_reg0;
  wire sig_rd_sts_slverr_reg0;
  wire sig_rsc2data_ready;
  wire [1:0]sig_rsc2stat_status;
  wire sig_rsc2stat_status_valid;
  wire sig_stat2rsc_status_ready;

  LUT3 #(
    .INIT(8'h8F)) 
    sig_rd_sts_decerr_reg_i_1__0
       (.I0(sig_rsc2stat_status_valid),
        .I1(sig_stat2rsc_status_ready),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_rd_sts_decerr_reg_i_1__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    sig_rd_sts_decerr_reg_i_2
       (.I0(sig_rsc2data_ready),
        .I1(sig_data2rsc_valid),
        .O(sig_push_rd_sts_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_decerr_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_decerr_reg0),
        .Q(sig_rsc2stat_status[0]),
        .R(sig_rd_sts_decerr_reg_i_1__0_n_0));
  FDSE #(
    .INIT(1'b0)) 
    sig_rd_sts_okay_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_okay_reg0),
        .Q(sig_rd_sts_okay_reg),
        .S(sig_rd_sts_decerr_reg_i_1__0_n_0));
  FDSE #(
    .INIT(1'b0)) 
    sig_rd_sts_reg_empty_reg
       (.C(m_axi_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(mm2s_rlast_del_reg),
        .Q(sig_rsc2data_ready),
        .S(sig_rd_sts_decerr_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_reg_full_reg
       (.C(m_axi_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_data2rsc_valid),
        .Q(sig_rsc2stat_status_valid),
        .R(sig_rd_sts_decerr_reg_i_1__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    sig_rd_sts_slverr_reg_i_1__0
       (.I0(sig_rsc2stat_status[1]),
        .I1(sig_data2rsc_slverr),
        .O(sig_rd_sts_slverr_reg0));
  FDRE #(
    .INIT(1'b0)) 
    sig_rd_sts_slverr_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_push_rd_sts_reg),
        .D(sig_rd_sts_slverr_reg0),
        .Q(sig_rsc2stat_status[1]),
        .R(sig_rd_sts_decerr_reg_i_1__0_n_0));
endmodule

(* ORIG_REF_NAME = "axi_sg_rddata_cntl" *) 
module system_axi_cdma_0_0_axi_sg_rddata_cntl
   (m_axi_sg_rready,
    sig_data2rsc_valid,
    sig_data2rsc_slverr,
    sig_rd_sts_reg_empty_reg,
    sig_rd_sts_okay_reg0,
    sig_rd_sts_decerr_reg0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    m_axi_aclk,
    m_axi_sg_rvalid,
    m_axi_sg_rlast,
    m_axi_sg_rresp,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    sig_rsc2data_ready,
    sig_rsc2stat_status);
  output m_axi_sg_rready;
  output sig_data2rsc_valid;
  output sig_data2rsc_slverr;
  output sig_rd_sts_reg_empty_reg;
  output sig_rd_sts_okay_reg0;
  output sig_rd_sts_decerr_reg0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input m_axi_aclk;
  input m_axi_sg_rvalid;
  input m_axi_sg_rlast;
  input [1:0]m_axi_sg_rresp;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  input sig_rsc2data_ready;
  input [1:0]sig_rsc2stat_status;

  wire m_axi_aclk;
  wire m_axi_sg_rlast;
  wire m_axi_sg_rready;
  wire [1:0]m_axi_sg_rresp;
  wire m_axi_sg_rvalid;
  wire mm2s_rlast_del_i_1_n_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire sig_coelsc_decerr_reg_i_1__0_n_0;
  wire sig_coelsc_okay_reg_i_1_n_0;
  wire sig_coelsc_slverr_reg_i_1__0_n_0;
  wire sig_data2rsc_decerr;
  wire sig_data2rsc_okay;
  wire sig_data2rsc_slverr;
  wire sig_data2rsc_valid;
  wire sig_rd_sts_decerr_reg0;
  wire sig_rd_sts_okay_reg0;
  wire sig_rd_sts_reg_empty_reg;
  wire sig_rsc2data_ready;
  wire [1:0]sig_rsc2stat_status;

  LUT2 #(
    .INIT(4'h8)) 
    mm2s_rlast_del_i_1
       (.I0(m_axi_sg_rvalid),
        .I1(m_axi_sg_rlast),
        .O(mm2s_rlast_del_i_1_n_0));
  FDRE mm2s_rlast_del_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(mm2s_rlast_del_i_1_n_0),
        .Q(sig_data2rsc_valid),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  FDRE mm2s_rready_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(1'b1),
        .Q(m_axi_sg_rready),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
  LUT6 #(
    .INIT(64'hEAAA000000000000)) 
    sig_coelsc_decerr_reg_i_1__0
       (.I0(sig_data2rsc_decerr),
        .I1(m_axi_sg_rvalid),
        .I2(m_axi_sg_rresp[0]),
        .I3(m_axi_sg_rresp[1]),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .I5(sig_rsc2data_ready),
        .O(sig_coelsc_decerr_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_decerr_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_coelsc_decerr_reg_i_1__0_n_0),
        .Q(sig_data2rsc_decerr),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h2EFFFFFF)) 
    sig_coelsc_okay_reg_i_1
       (.I0(sig_data2rsc_okay),
        .I1(m_axi_sg_rvalid),
        .I2(m_axi_sg_rresp[1]),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .I4(sig_rsc2data_ready),
        .O(sig_coelsc_okay_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_okay_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_coelsc_okay_reg_i_1_n_0),
        .Q(sig_data2rsc_okay),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hAAEA000000000000)) 
    sig_coelsc_slverr_reg_i_1__0
       (.I0(sig_data2rsc_slverr),
        .I1(m_axi_sg_rvalid),
        .I2(m_axi_sg_rresp[1]),
        .I3(m_axi_sg_rresp[0]),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .I5(sig_rsc2data_ready),
        .O(sig_coelsc_slverr_reg_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_coelsc_slverr_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_coelsc_slverr_reg_i_1__0_n_0),
        .Q(sig_data2rsc_slverr),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sig_rd_sts_decerr_reg_i_3
       (.I0(sig_data2rsc_decerr),
        .I1(sig_rsc2stat_status[0]),
        .O(sig_rd_sts_decerr_reg0));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    sig_rd_sts_okay_reg_i_1
       (.I0(sig_rsc2stat_status[0]),
        .I1(sig_data2rsc_decerr),
        .I2(sig_data2rsc_okay),
        .I3(sig_rsc2stat_status[1]),
        .I4(sig_data2rsc_slverr),
        .O(sig_rd_sts_okay_reg0));
  LUT1 #(
    .INIT(2'h1)) 
    sig_rd_sts_reg_empty_i_1
       (.I0(sig_data2rsc_valid),
        .O(sig_rd_sts_reg_empty_reg));
endmodule

(* ORIG_REF_NAME = "axi_sg_reset" *) 
module system_axi_cdma_0_0_axi_sg_reset
   (\m_axi_sg_wstrb[0] ,
    mm2s_rready_reg,
    sig_rst2dm_resetn,
    m_axi_aclk);
  output \m_axi_sg_wstrb[0] ;
  output mm2s_rready_reg;
  input sig_rst2dm_resetn;
  input m_axi_aclk;

  wire m_axi_aclk;
  wire \m_axi_sg_wstrb[0] ;
  wire mm2s_rready_reg;
  wire sig_rst2dm_resetn;

  FDRE #(
    .INIT(1'b0)) 
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_rst2dm_resetn),
        .Q(\m_axi_sg_wstrb[0] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    \sig_strb_reg_out[7]_i_1 
       (.I0(\m_axi_sg_wstrb[0] ),
        .O(mm2s_rready_reg));
endmodule

(* ORIG_REF_NAME = "axi_sg_s2mm_basic_wrap" *) 
module system_axi_cdma_0_0_axi_sg_s2mm_basic_wrap
   (m_axi_sg_awsize,
    m_axi_sg_awvalid,
    m_axi_sg_awaddr,
    sig_init_done_1,
    s_axis_updt_cmd_tready,
    sig_init_done_2,
    sig_init_done_3,
    sig_init_done_4,
    sig_cmd2addr_valid1_reg,
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg ,
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg_0 ,
    m_axi_sg_bready,
    m_axi_sg_wvalid,
    m_axi_sg_wlast,
    updt_decerr_i,
    updt_interr_i,
    updt_slverr_i,
    updt_done_reg,
    m_axi_aclk,
    SR,
    sig_mmap_reset_reg_reg,
    sig_mmap_reset_reg_reg_0,
    sig_mmap_reset_reg_reg_1,
    sig_mmap_reset_reg_reg_2,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    follower_full_mm2s,
    p_38_out,
    m_axi_sg_wready,
    \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ,
    m_axi_sg_awready,
    p_20_out,
    m_axi_sg_bvalid,
    Q,
    p_18_out,
    m_axi_sg_bresp,
    \update_address_reg[31] );
  output [0:0]m_axi_sg_awsize;
  output m_axi_sg_awvalid;
  output [27:0]m_axi_sg_awaddr;
  output sig_init_done_1;
  output s_axis_updt_cmd_tready;
  output sig_init_done_2;
  output sig_init_done_3;
  output sig_init_done_4;
  output sig_cmd2addr_valid1_reg;
  output \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg ;
  output \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg_0 ;
  output m_axi_sg_bready;
  output m_axi_sg_wvalid;
  output m_axi_sg_wlast;
  output updt_decerr_i;
  output updt_interr_i;
  output updt_slverr_i;
  output updt_done_reg;
  input m_axi_aclk;
  input [0:0]SR;
  input sig_mmap_reset_reg_reg;
  input sig_mmap_reset_reg_reg_0;
  input sig_mmap_reset_reg_reg_1;
  input sig_mmap_reset_reg_reg_2;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input follower_full_mm2s;
  input p_38_out;
  input m_axi_sg_wready;
  input \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ;
  input m_axi_sg_awready;
  input p_20_out;
  input m_axi_sg_bvalid;
  input [0:0]Q;
  input p_18_out;
  input [1:0]m_axi_sg_bresp;
  input [26:0]\update_address_reg[31] ;

  wire \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg_0 ;
  wire I_CMD_STATUS_n_10;
  wire I_CMD_STATUS_n_11;
  wire I_CMD_STATUS_n_12;
  wire I_CMD_STATUS_n_13;
  wire I_CMD_STATUS_n_14;
  wire I_CMD_STATUS_n_15;
  wire I_CMD_STATUS_n_16;
  wire I_CMD_STATUS_n_17;
  wire I_CMD_STATUS_n_18;
  wire I_CMD_STATUS_n_19;
  wire I_CMD_STATUS_n_20;
  wire I_CMD_STATUS_n_21;
  wire I_CMD_STATUS_n_22;
  wire I_CMD_STATUS_n_23;
  wire I_CMD_STATUS_n_24;
  wire I_CMD_STATUS_n_25;
  wire I_CMD_STATUS_n_26;
  wire I_CMD_STATUS_n_27;
  wire I_CMD_STATUS_n_28;
  wire I_CMD_STATUS_n_29;
  wire I_CMD_STATUS_n_30;
  wire I_CMD_STATUS_n_31;
  wire I_CMD_STATUS_n_32;
  wire I_CMD_STATUS_n_33;
  wire I_CMD_STATUS_n_34;
  wire I_CMD_STATUS_n_35;
  wire I_CMD_STATUS_n_36;
  wire I_CMD_STATUS_n_9;
  wire I_MSTR_SCC_n_10;
  wire I_MSTR_SCC_n_11;
  wire I_MSTR_SCC_n_12;
  wire I_MSTR_SCC_n_13;
  wire I_MSTR_SCC_n_14;
  wire I_MSTR_SCC_n_15;
  wire I_MSTR_SCC_n_16;
  wire I_MSTR_SCC_n_17;
  wire I_MSTR_SCC_n_18;
  wire I_MSTR_SCC_n_19;
  wire I_MSTR_SCC_n_2;
  wire I_MSTR_SCC_n_20;
  wire I_MSTR_SCC_n_21;
  wire I_MSTR_SCC_n_22;
  wire I_MSTR_SCC_n_23;
  wire I_MSTR_SCC_n_24;
  wire I_MSTR_SCC_n_25;
  wire I_MSTR_SCC_n_26;
  wire I_MSTR_SCC_n_27;
  wire I_MSTR_SCC_n_28;
  wire I_MSTR_SCC_n_29;
  wire I_MSTR_SCC_n_30;
  wire I_MSTR_SCC_n_31;
  wire I_MSTR_SCC_n_32;
  wire I_MSTR_SCC_n_33;
  wire I_MSTR_SCC_n_4;
  wire I_MSTR_SCC_n_6;
  wire I_MSTR_SCC_n_7;
  wire I_MSTR_SCC_n_8;
  wire I_MSTR_SCC_n_9;
  wire I_WR_DATA_CNTL_n_10;
  wire I_WR_STATUS_CNTLR_n_10;
  wire I_WR_STATUS_CNTLR_n_11;
  wire I_WR_STATUS_CNTLR_n_4;
  wire [0:0]Q;
  wire [0:0]SR;
  wire follower_full_mm2s;
  wire m_axi_aclk;
  wire [27:0]m_axi_sg_awaddr;
  wire m_axi_sg_awready;
  wire [0:0]m_axi_sg_awsize;
  wire m_axi_sg_awvalid;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire m_axi_sg_wlast;
  wire m_axi_sg_wready;
  wire m_axi_sg_wvalid;
  wire p_18_out;
  wire p_20_out;
  wire p_38_out;
  wire s_axis_updt_cmd_tready;
  wire sig_addr2data_addr_posted;
  wire sig_addr2wsc_cmd_fifo_empty;
  wire sig_btt_is_zero;
  wire sig_calc2dm_calc_err;
  wire sig_cmd2addr_valid1_reg;
  wire sig_cmd_reg_empty;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_coelsc_okay_reg;
  wire sig_data2wsc_calc_err;
  wire sig_data2wsc_cmd_cmplt;
  wire sig_data2wsc_last_err;
  wire sig_dqual_reg_empty;
  wire sig_init_done_1;
  wire sig_init_done_2;
  wire sig_init_done_3;
  wire sig_init_done_4;
  wire sig_load_input_cmd;
  wire sig_mmap_reset_reg_reg;
  wire sig_mmap_reset_reg_reg_0;
  wire sig_mmap_reset_reg_reg_1;
  wire sig_mmap_reset_reg_reg_2;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_push_addr_reg1_out;
  wire sig_push_to_wsc;
  wire sig_stat2wsc_status_ready;
  wire sig_tlast_err_stop;
  wire [6:4]sig_wsc2stat_status;
  wire sig_wsc2stat_status_valid;
  wire [26:0]\update_address_reg[31] ;
  wire updt_decerr_i;
  wire updt_done_reg;
  wire updt_interr_i;
  wire updt_slverr_i;

  system_axi_cdma_0_0_axi_sg_addr_cntl__parameterized0 I_ADDR_CNTL
       (.Q({I_MSTR_SCC_n_7,I_MSTR_SCC_n_8,I_MSTR_SCC_n_9,I_MSTR_SCC_n_10,I_MSTR_SCC_n_11,I_MSTR_SCC_n_12,I_MSTR_SCC_n_13,I_MSTR_SCC_n_14,I_MSTR_SCC_n_15,I_MSTR_SCC_n_16,I_MSTR_SCC_n_17,I_MSTR_SCC_n_18,I_MSTR_SCC_n_19,I_MSTR_SCC_n_20,I_MSTR_SCC_n_21,I_MSTR_SCC_n_22,I_MSTR_SCC_n_23,I_MSTR_SCC_n_24,I_MSTR_SCC_n_25,I_MSTR_SCC_n_26,I_MSTR_SCC_n_27,I_MSTR_SCC_n_28,I_MSTR_SCC_n_29,I_MSTR_SCC_n_30,I_MSTR_SCC_n_31,I_MSTR_SCC_n_32,I_MSTR_SCC_n_33}),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_awaddr(m_axi_sg_awaddr),
        .m_axi_sg_awready(m_axi_sg_awready),
        .m_axi_sg_awsize(m_axi_sg_awsize),
        .m_axi_sg_awvalid(m_axi_sg_awvalid),
        .out(sig_addr2data_addr_posted),
        .sig_addr2wsc_cmd_fifo_empty(sig_addr2wsc_cmd_fifo_empty),
        .sig_calc2dm_calc_err(sig_calc2dm_calc_err),
        .sig_cmd2addr_valid1_reg(I_MSTR_SCC_n_4),
        .\sig_cmd_addr_reg_reg[3] (I_MSTR_SCC_n_2),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out),
        .sm_set_error_reg(I_MSTR_SCC_n_6));
  system_axi_cdma_0_0_axi_sg_cmd_status I_CMD_STATUS
       (.D({sig_coelsc_okay_reg,sig_wsc2stat_status}),
        .\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg (\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ),
        .\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg (sig_cmd2addr_valid1_reg),
        .Q({I_CMD_STATUS_n_9,I_CMD_STATUS_n_10,I_CMD_STATUS_n_11,I_CMD_STATUS_n_12,I_CMD_STATUS_n_13,I_CMD_STATUS_n_14,I_CMD_STATUS_n_15,I_CMD_STATUS_n_16,I_CMD_STATUS_n_17,I_CMD_STATUS_n_18,I_CMD_STATUS_n_19,I_CMD_STATUS_n_20,I_CMD_STATUS_n_21,I_CMD_STATUS_n_22,I_CMD_STATUS_n_23,I_CMD_STATUS_n_24,I_CMD_STATUS_n_25,I_CMD_STATUS_n_26,I_CMD_STATUS_n_27,I_CMD_STATUS_n_28,I_CMD_STATUS_n_29,I_CMD_STATUS_n_30,I_CMD_STATUS_n_31,I_CMD_STATUS_n_32,I_CMD_STATUS_n_33,I_CMD_STATUS_n_34,I_CMD_STATUS_n_35,I_CMD_STATUS_n_36}),
        .SR(SR),
        .m_axi_aclk(m_axi_aclk),
        .p_18_out(p_18_out),
        .p_20_out(p_20_out),
        .s_axis_updt_cmd_tready(s_axis_updt_cmd_tready),
        .sig_addr2wsc_cmd_fifo_empty(sig_addr2wsc_cmd_fifo_empty),
        .sig_btt_is_zero(sig_btt_is_zero),
        .sig_cmd_reg_empty(sig_cmd_reg_empty),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_init_done_1(sig_init_done_1),
        .sig_init_done_2(sig_init_done_2),
        .sig_load_input_cmd(sig_load_input_cmd),
        .sig_mmap_reset_reg_reg(sig_mmap_reset_reg_reg),
        .sig_mmap_reset_reg_reg_0(sig_mmap_reset_reg_reg_0),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid),
        .\update_address_reg[31] (\update_address_reg[31] ),
        .updt_decerr_i(updt_decerr_i),
        .updt_done_reg(updt_done_reg),
        .updt_interr_i(updt_interr_i),
        .updt_slverr_i(updt_slverr_i));
  system_axi_cdma_0_0_axi_sg_scc_wr I_MSTR_SCC
       (.\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg (sig_cmd2addr_valid1_reg),
        .Q({I_CMD_STATUS_n_9,I_CMD_STATUS_n_10,I_CMD_STATUS_n_11,I_CMD_STATUS_n_12,I_CMD_STATUS_n_13,I_CMD_STATUS_n_14,I_CMD_STATUS_n_15,I_CMD_STATUS_n_16,I_CMD_STATUS_n_17,I_CMD_STATUS_n_18,I_CMD_STATUS_n_19,I_CMD_STATUS_n_20,I_CMD_STATUS_n_21,I_CMD_STATUS_n_22,I_CMD_STATUS_n_23,I_CMD_STATUS_n_24,I_CMD_STATUS_n_25,I_CMD_STATUS_n_26,I_CMD_STATUS_n_27,I_CMD_STATUS_n_28,I_CMD_STATUS_n_29,I_CMD_STATUS_n_30,I_CMD_STATUS_n_31,I_CMD_STATUS_n_32,I_CMD_STATUS_n_33,I_CMD_STATUS_n_34,I_CMD_STATUS_n_35,I_CMD_STATUS_n_36}),
        .SR(I_WR_DATA_CNTL_n_10),
        .m_axi_aclk(m_axi_aclk),
        .sig_addr2wsc_cmd_fifo_empty(sig_addr2wsc_cmd_fifo_empty),
        .sig_addr_valid_reg_reg(I_MSTR_SCC_n_6),
        .sig_btt_is_zero(sig_btt_is_zero),
        .sig_calc2dm_calc_err(sig_calc2dm_calc_err),
        .sig_cmd_reg_empty(sig_cmd_reg_empty),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(SR),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_load_input_cmd(sig_load_input_cmd),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .\sig_next_addr_reg_reg[31] ({I_MSTR_SCC_n_7,I_MSTR_SCC_n_8,I_MSTR_SCC_n_9,I_MSTR_SCC_n_10,I_MSTR_SCC_n_11,I_MSTR_SCC_n_12,I_MSTR_SCC_n_13,I_MSTR_SCC_n_14,I_MSTR_SCC_n_15,I_MSTR_SCC_n_16,I_MSTR_SCC_n_17,I_MSTR_SCC_n_18,I_MSTR_SCC_n_19,I_MSTR_SCC_n_20,I_MSTR_SCC_n_21,I_MSTR_SCC_n_22,I_MSTR_SCC_n_23,I_MSTR_SCC_n_24,I_MSTR_SCC_n_25,I_MSTR_SCC_n_26,I_MSTR_SCC_n_27,I_MSTR_SCC_n_28,I_MSTR_SCC_n_29,I_MSTR_SCC_n_30,I_MSTR_SCC_n_31,I_MSTR_SCC_n_32,I_MSTR_SCC_n_33}),
        .\sig_next_addr_reg_reg[3] (I_MSTR_SCC_n_2),
        .sig_posted_to_axi_2_reg(I_MSTR_SCC_n_4),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out));
  system_axi_cdma_0_0_axi_sg_wrdata_cntl I_WR_DATA_CNTL
       (.FIFO_Full_reg(I_WR_STATUS_CNTLR_n_4),
        .\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg (\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ),
        .\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg (\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg ),
        .\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg_0 (\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg_0 ),
        .Q(Q),
        .SR(SR),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg (I_WR_STATUS_CNTLR_n_11),
        .follower_full_mm2s(follower_full_mm2s),
        .in({sig_data2wsc_calc_err,sig_data2wsc_last_err,sig_data2wsc_cmd_cmplt}),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_wlast(m_axi_sg_wlast),
        .m_axi_sg_wready(m_axi_sg_wready),
        .m_axi_sg_wvalid(m_axi_sg_wvalid),
        .out(sig_addr2data_addr_posted),
        .p_38_out(p_38_out),
        .sig_addr2wsc_cmd_fifo_empty(sig_addr2wsc_cmd_fifo_empty),
        .sig_calc2dm_calc_err(sig_calc2dm_calc_err),
        .sig_cmd2addr_valid1_reg(sig_cmd2addr_valid1_reg),
        .sig_cmd2addr_valid1_reg_0(I_WR_DATA_CNTL_n_10),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_inhibit_rdy_n(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_push_to_wsc_reg_0(I_WR_STATUS_CNTLR_n_10),
        .sig_tlast_err_stop(sig_tlast_err_stop));
  system_axi_cdma_0_0_axi_sg_wr_status_cntl I_WR_STATUS_CNTLR
       (.D({sig_coelsc_okay_reg,sig_wsc2stat_status}),
        .\INFERRED_GEN.cnt_i_reg[0] (I_WR_STATUS_CNTLR_n_4),
        .SR(SR),
        .in({sig_data2wsc_calc_err,sig_data2wsc_last_err,sig_data2wsc_cmd_cmplt}),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(I_WR_STATUS_CNTLR_n_11),
        .sig_inhibit_rdy_n(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/sig_inhibit_rdy_n ),
        .sig_init_done_3(sig_init_done_3),
        .sig_init_done_4(sig_init_done_4),
        .sig_mmap_reset_reg_reg(sig_mmap_reset_reg_reg_1),
        .sig_mmap_reset_reg_reg_0(sig_mmap_reset_reg_reg_2),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_push_to_wsc_reg(I_WR_STATUS_CNTLR_n_10),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_tlast_err_stop(sig_tlast_err_stop),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
endmodule

(* ORIG_REF_NAME = "axi_sg_scc" *) 
module system_axi_cdma_0_0_axi_sg_scc
   (sig_cmd_reg_empty,
    sig_mstr2addr_cmd_valid,
    sig_cmd_burst_reg,
    sm_set_error,
    sig_posted_to_axi_2_reg,
    sig_addr_valid_reg_reg,
    \sig_next_addr_reg_reg[31] ,
    sig_addr_reg_empty_reg,
    sig_load_input_cmd,
    m_axi_aclk,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ,
    Q,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0,
    sig_addr2rsc_cmd_fifo_empty);
  output sig_cmd_reg_empty;
  output sig_mstr2addr_cmd_valid;
  output [0:0]sig_cmd_burst_reg;
  output sm_set_error;
  output sig_posted_to_axi_2_reg;
  output sig_addr_valid_reg_reg;
  output [25:0]\sig_next_addr_reg_reg[31] ;
  input sig_addr_reg_empty_reg;
  input sig_load_input_cmd;
  input m_axi_aclk;
  input \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ;
  input [26:0]Q;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  input sig_addr2rsc_cmd_fifo_empty;

  wire [26:0]Q;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ;
  wire m_axi_aclk;
  wire sig_addr2rsc_cmd_fifo_empty;
  wire sig_addr_reg_empty_reg;
  wire sig_addr_valid_reg_reg;
  wire sig_btt_is_zero_reg;
  wire [0:0]sig_cmd_burst_reg;
  wire sig_cmd_reg_empty;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire sig_load_input_cmd;
  wire sig_mstr2addr_cmd_valid;
  wire [25:0]\sig_next_addr_reg_reg[31] ;
  wire sig_posted_to_axi_2_reg;
  wire sm_set_error;
  wire sm_set_error_i_1__0_n_0;

  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT1 #(
    .INIT(2'h1)) 
    sig_addr_valid_reg_i_3
       (.I0(sm_set_error),
        .O(sig_addr_valid_reg_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_btt_is_zero_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5] ),
        .Q(sig_btt_is_zero_reg),
        .R(sig_addr_reg_empty_reg));
  FDRE sig_cmd2addr_valid1_reg
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(sig_load_input_cmd),
        .Q(sig_mstr2addr_cmd_valid),
        .R(sig_addr_reg_empty_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[5]),
        .Q(\sig_next_addr_reg_reg[31] [4]),
        .R(sig_addr_reg_empty_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[6]),
        .Q(\sig_next_addr_reg_reg[31] [5]),
        .R(sig_addr_reg_empty_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[7]),
        .Q(\sig_next_addr_reg_reg[31] [6]),
        .R(sig_addr_reg_empty_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[8]),
        .Q(\sig_next_addr_reg_reg[31] [7]),
        .R(sig_addr_reg_empty_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[9]),
        .Q(\sig_next_addr_reg_reg[31] [8]),
        .R(sig_addr_reg_empty_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[10]),
        .Q(\sig_next_addr_reg_reg[31] [9]),
        .R(sig_addr_reg_empty_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[16] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[11]),
        .Q(\sig_next_addr_reg_reg[31] [10]),
        .R(sig_addr_reg_empty_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[17] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[12]),
        .Q(\sig_next_addr_reg_reg[31] [11]),
        .R(sig_addr_reg_empty_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[18] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[13]),
        .Q(\sig_next_addr_reg_reg[31] [12]),
        .R(sig_addr_reg_empty_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[19] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[14]),
        .Q(\sig_next_addr_reg_reg[31] [13]),
        .R(sig_addr_reg_empty_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[20] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[15]),
        .Q(\sig_next_addr_reg_reg[31] [14]),
        .R(sig_addr_reg_empty_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[21] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[16]),
        .Q(\sig_next_addr_reg_reg[31] [15]),
        .R(sig_addr_reg_empty_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[22] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[17]),
        .Q(\sig_next_addr_reg_reg[31] [16]),
        .R(sig_addr_reg_empty_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[23] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[18]),
        .Q(\sig_next_addr_reg_reg[31] [17]),
        .R(sig_addr_reg_empty_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[24] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[19]),
        .Q(\sig_next_addr_reg_reg[31] [18]),
        .R(sig_addr_reg_empty_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[25] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[20]),
        .Q(\sig_next_addr_reg_reg[31] [19]),
        .R(sig_addr_reg_empty_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[26] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[21]),
        .Q(\sig_next_addr_reg_reg[31] [20]),
        .R(sig_addr_reg_empty_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[27] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[22]),
        .Q(\sig_next_addr_reg_reg[31] [21]),
        .R(sig_addr_reg_empty_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[28] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[23]),
        .Q(\sig_next_addr_reg_reg[31] [22]),
        .R(sig_addr_reg_empty_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[29] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[24]),
        .Q(\sig_next_addr_reg_reg[31] [23]),
        .R(sig_addr_reg_empty_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[30] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[25]),
        .Q(\sig_next_addr_reg_reg[31] [24]),
        .R(sig_addr_reg_empty_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[31] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[26]),
        .Q(\sig_next_addr_reg_reg[31] [25]),
        .R(sig_addr_reg_empty_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[1]),
        .Q(\sig_next_addr_reg_reg[31] [0]),
        .R(sig_addr_reg_empty_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[2]),
        .Q(\sig_next_addr_reg_reg[31] [1]),
        .R(sig_addr_reg_empty_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[3]),
        .Q(\sig_next_addr_reg_reg[31] [2]),
        .R(sig_addr_reg_empty_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[4]),
        .Q(\sig_next_addr_reg_reg[31] [3]),
        .R(sig_addr_reg_empty_reg));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_burst_reg_reg[0] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[0]),
        .Q(sig_cmd_burst_reg),
        .R(sig_addr_reg_empty_reg));
  FDSE #(
    .INIT(1'b0)) 
    sig_cmd_reg_empty_reg
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(1'b0),
        .Q(sig_cmd_reg_empty),
        .S(sig_addr_reg_empty_reg));
  LUT3 #(
    .INIT(8'h80)) 
    sig_posted_to_axi_2_i_1__0
       (.I0(sig_mstr2addr_cmd_valid),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .I2(sig_addr2rsc_cmd_fifo_empty),
        .O(sig_posted_to_axi_2_reg));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sm_set_error_i_1__0
       (.I0(sig_btt_is_zero_reg),
        .I1(sm_set_error),
        .O(sm_set_error_i_1__0_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_set_error_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sm_set_error_i_1__0_n_0),
        .Q(sm_set_error),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
endmodule

(* ORIG_REF_NAME = "axi_sg_scc_wr" *) 
module system_axi_cdma_0_0_axi_sg_scc_wr
   (sig_cmd_reg_empty,
    sig_mstr2data_cmd_valid,
    \sig_next_addr_reg_reg[3] ,
    sig_calc2dm_calc_err,
    sig_posted_to_axi_2_reg,
    sig_push_addr_reg1_out,
    sig_addr_valid_reg_reg,
    \sig_next_addr_reg_reg[31] ,
    SR,
    sig_load_input_cmd,
    m_axi_aclk,
    sig_btt_is_zero,
    Q,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_addr2wsc_cmd_fifo_empty,
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0);
  output sig_cmd_reg_empty;
  output sig_mstr2data_cmd_valid;
  output \sig_next_addr_reg_reg[3] ;
  output sig_calc2dm_calc_err;
  output sig_posted_to_axi_2_reg;
  output sig_push_addr_reg1_out;
  output sig_addr_valid_reg_reg;
  output [26:0]\sig_next_addr_reg_reg[31] ;
  input [0:0]SR;
  input sig_load_input_cmd;
  input m_axi_aclk;
  input sig_btt_is_zero;
  input [27:0]Q;
  input [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_addr2wsc_cmd_fifo_empty;
  input \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;

  wire \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  wire [27:0]Q;
  wire [0:0]SR;
  wire m_axi_aclk;
  wire sig_addr2wsc_cmd_fifo_empty;
  wire sig_addr_valid_reg_reg;
  wire sig_btt_is_zero;
  wire sig_btt_is_zero_reg_reg_n_0;
  wire sig_calc2dm_calc_err;
  wire sig_cmd_reg_empty;
  wire [0:0]sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0;
  wire sig_load_input_cmd;
  wire sig_mstr2data_cmd_valid;
  wire [26:0]\sig_next_addr_reg_reg[31] ;
  wire \sig_next_addr_reg_reg[3] ;
  wire sig_posted_to_axi_2_reg;
  wire sig_push_addr_reg1_out;
  wire sm_set_error_i_1_n_0;

  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'h20)) 
    sig_addr_valid_reg_i_2__0
       (.I0(sig_mstr2data_cmd_valid),
        .I1(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ),
        .I2(sig_addr2wsc_cmd_fifo_empty),
        .O(sig_push_addr_reg1_out));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT1 #(
    .INIT(2'h1)) 
    sig_addr_valid_reg_i_3__0
       (.I0(sig_calc2dm_calc_err),
        .O(sig_addr_valid_reg_reg));
  FDRE #(
    .INIT(1'b0)) 
    sig_btt_is_zero_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(sig_btt_is_zero),
        .Q(sig_btt_is_zero_reg_reg_n_0),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    sig_cmd2addr_valid1_reg
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(sig_load_input_cmd),
        .Q(sig_mstr2data_cmd_valid),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[6]),
        .Q(\sig_next_addr_reg_reg[31] [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[7]),
        .Q(\sig_next_addr_reg_reg[31] [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[8]),
        .Q(\sig_next_addr_reg_reg[31] [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[9]),
        .Q(\sig_next_addr_reg_reg[31] [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[10]),
        .Q(\sig_next_addr_reg_reg[31] [9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[11]),
        .Q(\sig_next_addr_reg_reg[31] [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[16] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[12]),
        .Q(\sig_next_addr_reg_reg[31] [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[17] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[13]),
        .Q(\sig_next_addr_reg_reg[31] [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[18] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[14]),
        .Q(\sig_next_addr_reg_reg[31] [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[19] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[15]),
        .Q(\sig_next_addr_reg_reg[31] [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[20] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[16]),
        .Q(\sig_next_addr_reg_reg[31] [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[21] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[17]),
        .Q(\sig_next_addr_reg_reg[31] [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[22] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[18]),
        .Q(\sig_next_addr_reg_reg[31] [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[23] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[19]),
        .Q(\sig_next_addr_reg_reg[31] [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[24] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[20]),
        .Q(\sig_next_addr_reg_reg[31] [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[25] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[21]),
        .Q(\sig_next_addr_reg_reg[31] [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[26] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[22]),
        .Q(\sig_next_addr_reg_reg[31] [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[27] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[23]),
        .Q(\sig_next_addr_reg_reg[31] [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[28] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[24]),
        .Q(\sig_next_addr_reg_reg[31] [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[29] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[25]),
        .Q(\sig_next_addr_reg_reg[31] [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[30] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[26]),
        .Q(\sig_next_addr_reg_reg[31] [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[31] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[27]),
        .Q(\sig_next_addr_reg_reg[31] [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[3] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[0]),
        .Q(\sig_next_addr_reg_reg[3] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[4] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[1]),
        .Q(\sig_next_addr_reg_reg[31] [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[2]),
        .Q(\sig_next_addr_reg_reg[31] [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[3]),
        .Q(\sig_next_addr_reg_reg[31] [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[4]),
        .Q(\sig_next_addr_reg_reg[31] [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_cmd_addr_reg_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(Q[5]),
        .Q(\sig_next_addr_reg_reg[31] [4]),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    sig_cmd_reg_empty_reg
       (.C(m_axi_aclk),
        .CE(sig_load_input_cmd),
        .D(1'b0),
        .Q(sig_cmd_reg_empty),
        .S(SR));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT4 #(
    .INIT(16'h0800)) 
    sig_posted_to_axi_2_i_1
       (.I0(sig_mstr2data_cmd_valid),
        .I1(sig_addr2wsc_cmd_fifo_empty),
        .I2(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ),
        .I3(sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0),
        .O(sig_posted_to_axi_2_reg));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT2 #(
    .INIT(4'hE)) 
    sm_set_error_i_1
       (.I0(sig_btt_is_zero_reg_reg_n_0),
        .I1(sig_calc2dm_calc_err),
        .O(sm_set_error_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sm_set_error_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sm_set_error_i_1_n_0),
        .Q(sig_calc2dm_calc_err),
        .R(sig_cmd_stat_rst_user_reg_n_cdc_from_reg));
endmodule

(* ORIG_REF_NAME = "axi_sg_updt_cmdsts_if" *) 
module system_axi_cdma_0_0_axi_sg_updt_cmdsts_if
   (updt_decerr,
    updt_interr,
    updt_slverr,
    \cdma_tvect_out[18] ,
    p_20_out,
    updt_done,
    p_10_out_0,
    \updt_cs_reg[0] ,
    \GEN_CH1_UPDATE.ch1_dma_interr_set_reg ,
    \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg ,
    \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg ,
    SR,
    updt_decerr_i,
    m_axi_aclk,
    updt_interr_i,
    updt_slverr_i,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ,
    p_12_out,
    Q,
    p_11_out,
    \GEN_CH1_UPDATE.ch1_dma_interr_set_reg_0 ,
    p_10_out,
    \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg_0 ,
    p_9_out,
    \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_0 );
  output updt_decerr;
  output updt_interr;
  output updt_slverr;
  output \cdma_tvect_out[18] ;
  output p_20_out;
  output updt_done;
  output p_10_out_0;
  output \updt_cs_reg[0] ;
  output \GEN_CH1_UPDATE.ch1_dma_interr_set_reg ;
  output \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg ;
  output \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg ;
  input [0:0]SR;
  input updt_decerr_i;
  input m_axi_aclk;
  input updt_interr_i;
  input updt_slverr_i;
  input \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  input \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ;
  input p_12_out;
  input [1:0]Q;
  input p_11_out;
  input \GEN_CH1_UPDATE.ch1_dma_interr_set_reg_0 ;
  input p_10_out;
  input \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg_0 ;
  input p_9_out;
  input \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_0 ;

  wire \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg ;
  wire \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_0 ;
  wire \GEN_CH1_UPDATE.ch1_dma_interr_set_reg ;
  wire \GEN_CH1_UPDATE.ch1_dma_interr_set_reg_0 ;
  wire \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg ;
  wire \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg_0 ;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  wire \cdma_tvect_out[18] ;
  wire m_axi_aclk;
  wire p_10_out;
  wire p_10_out_0;
  wire p_11_out;
  wire p_12_out;
  wire p_20_out;
  wire p_9_out;
  wire \updt_cs_reg[0] ;
  wire updt_decerr;
  wire updt_decerr_i;
  wire updt_done;
  wire updt_error_i_1_n_0;
  wire updt_interr;
  wire updt_interr_i;
  wire updt_slverr;
  wire updt_slverr_i;

  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH1_UPDATE.ch1_dma_decerr_set_i_2 
       (.I0(p_9_out),
        .I1(updt_done),
        .I2(\GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_0 ),
        .O(\GEN_CH1_UPDATE.ch1_dma_decerr_set_reg ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH1_UPDATE.ch1_dma_interr_set_i_1 
       (.I0(p_11_out),
        .I1(updt_done),
        .I2(\GEN_CH1_UPDATE.ch1_dma_interr_set_reg_0 ),
        .O(\GEN_CH1_UPDATE.ch1_dma_interr_set_reg ));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH1_UPDATE.ch1_dma_slverr_set_i_1 
       (.I0(p_10_out),
        .I1(updt_done),
        .I2(\GEN_CH1_UPDATE.ch1_dma_slverr_set_reg_0 ),
        .O(\GEN_CH1_UPDATE.ch1_dma_slverr_set_reg ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_i_1 
       (.I0(updt_done),
        .I1(p_12_out),
        .O(p_10_out_0));
  FDRE s_axis_updt_cmd_tvalid_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg ),
        .Q(p_20_out),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'h0444)) 
    \updt_cs[0]_i_2 
       (.I0(\cdma_tvect_out[18] ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(updt_done),
        .O(\updt_cs_reg[0] ));
  FDRE #(
    .INIT(1'b0)) 
    updt_decerr_i_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(updt_decerr_i),
        .Q(updt_decerr),
        .R(SR));
  FDRE updt_done_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ),
        .Q(updt_done),
        .R(1'b0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    updt_error_i_1
       (.I0(updt_interr),
        .I1(updt_slverr),
        .I2(updt_decerr),
        .I3(\cdma_tvect_out[18] ),
        .O(updt_error_i_1_n_0));
  FDRE updt_error_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(updt_error_i_1_n_0),
        .Q(\cdma_tvect_out[18] ),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    updt_interr_i_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(updt_interr_i),
        .Q(updt_interr),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    updt_slverr_i_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(updt_slverr_i),
        .Q(updt_slverr),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_sg_updt_mngr" *) 
module system_axi_cdma_0_0_axi_sg_updt_mngr
   (sig_sg2sgcntlr_updt_ioc_irq_set,
    \cdma_tvect_out[18] ,
    p_38_out,
    sig_sg2sgcntlr_updt_idle,
    \cdma_tvect_out[19] ,
    \cdma_tvect_out[20] ,
    \cdma_tvect_out[21] ,
    \cdma_tvect_out[22] ,
    \cdma_tvect_out[23] ,
    \cdma_tvect_out[24] ,
    p_20_out,
    \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ,
    \ftch_error_addr_reg[31] ,
    \ftch_error_addr_reg[31]_0 ,
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] ,
    sig_pulse_trigger,
    m_axi_sg_wdata,
    \updt_error_addr_reg[31] ,
    \ftch_error_addr_reg[31]_1 ,
    SR,
    m_axi_aclk,
    updt_decerr_i,
    updt_interr_i,
    updt_slverr_i,
    \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ,
    E,
    sig_rst2s2mm_halt,
    ftch_error_reg,
    \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg ,
    \GEN_CH1_FETCH.ch1_ftch_decerr_set_reg ,
    follower_empty_mm2s,
    ptr_queue_empty,
    p_12_out,
    sig_reg2sg_irqthresh_wren,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ,
    sig_to_edge_detect_reg,
    Q,
    \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ,
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_reg ,
    s_axis_updt_cmd_tready,
    p_11_out,
    p_10_out,
    p_9_out,
    \updt_curdesc_reg[31] );
  output sig_sg2sgcntlr_updt_ioc_irq_set;
  output \cdma_tvect_out[18] ;
  output p_38_out;
  output sig_sg2sgcntlr_updt_idle;
  output \cdma_tvect_out[19] ;
  output \cdma_tvect_out[20] ;
  output \cdma_tvect_out[21] ;
  output \cdma_tvect_out[22] ;
  output \cdma_tvect_out[23] ;
  output \cdma_tvect_out[24] ;
  output p_20_out;
  output \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ;
  output \ftch_error_addr_reg[31] ;
  output [0:0]\ftch_error_addr_reg[31]_0 ;
  output [0:0]\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] ;
  output sig_pulse_trigger;
  output [3:0]m_axi_sg_wdata;
  output [26:0]\updt_error_addr_reg[31] ;
  output [25:0]\ftch_error_addr_reg[31]_1 ;
  input [0:0]SR;
  input m_axi_aclk;
  input updt_decerr_i;
  input updt_interr_i;
  input updt_slverr_i;
  input \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ;
  input [0:0]E;
  input sig_rst2s2mm_halt;
  input ftch_error_reg;
  input \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg ;
  input \GEN_CH1_FETCH.ch1_ftch_decerr_set_reg ;
  input follower_empty_mm2s;
  input ptr_queue_empty;
  input p_12_out;
  input sig_reg2sg_irqthresh_wren;
  input \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ;
  input sig_to_edge_detect_reg;
  input [3:0]Q;
  input \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ;
  input \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_reg ;
  input s_axis_updt_cmd_tready;
  input p_11_out;
  input p_10_out;
  input p_9_out;
  input [25:0]\updt_curdesc_reg[31] ;

  wire \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ;
  wire [0:0]E;
  wire \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ;
  wire \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg ;
  wire \GEN_CH1_FETCH.ch1_ftch_decerr_set_reg ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ;
  wire [0:0]\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_reg ;
  wire I_UPDT_CMDSTS_IF_n_10;
  wire I_UPDT_CMDSTS_IF_n_7;
  wire I_UPDT_CMDSTS_IF_n_8;
  wire I_UPDT_CMDSTS_IF_n_9;
  wire I_UPDT_SG_n_20;
  wire [3:0]Q;
  wire [0:0]SR;
  wire \USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ;
  wire \cdma_tvect_out[18] ;
  wire \cdma_tvect_out[19] ;
  wire \cdma_tvect_out[20] ;
  wire \cdma_tvect_out[21] ;
  wire \cdma_tvect_out[22] ;
  wire \cdma_tvect_out[23] ;
  wire \cdma_tvect_out[24] ;
  wire follower_empty_mm2s;
  wire \ftch_error_addr_reg[31] ;
  wire [0:0]\ftch_error_addr_reg[31]_0 ;
  wire [25:0]\ftch_error_addr_reg[31]_1 ;
  wire ftch_error_reg;
  wire m_axi_aclk;
  wire [3:0]m_axi_sg_wdata;
  wire p_10_out;
  wire p_10_out_0;
  wire p_11_out;
  wire p_12_out;
  wire p_20_out;
  wire p_38_out;
  wire p_9_out;
  wire ptr_queue_empty;
  wire s_axis_updt_cmd_tready;
  wire sig_pulse_trigger;
  wire sig_reg2sg_irqthresh_wren;
  wire sig_rst2s2mm_halt;
  wire sig_sg2sgcntlr_updt_idle;
  wire sig_sg2sgcntlr_updt_ioc_irq_set;
  wire sig_to_edge_detect_reg;
  wire [1:0]updt_cs;
  wire [25:0]\updt_curdesc_reg[31] ;
  wire updt_decerr;
  wire updt_decerr_i;
  wire updt_done;
  wire [26:0]\updt_error_addr_reg[31] ;
  wire updt_interr;
  wire updt_interr_i;
  wire updt_slverr;
  wire updt_slverr_i;

  system_axi_cdma_0_0_axi_sg_updt_cmdsts_if I_UPDT_CMDSTS_IF
       (.\GEN_CH1_UPDATE.ch1_dma_decerr_set_reg (I_UPDT_CMDSTS_IF_n_10),
        .\GEN_CH1_UPDATE.ch1_dma_decerr_set_reg_0 (\cdma_tvect_out[24] ),
        .\GEN_CH1_UPDATE.ch1_dma_interr_set_reg (I_UPDT_CMDSTS_IF_n_8),
        .\GEN_CH1_UPDATE.ch1_dma_interr_set_reg_0 (\cdma_tvect_out[22] ),
        .\GEN_CH1_UPDATE.ch1_dma_slverr_set_reg (I_UPDT_CMDSTS_IF_n_9),
        .\GEN_CH1_UPDATE.ch1_dma_slverr_set_reg_0 (\cdma_tvect_out[23] ),
        .Q(updt_cs),
        .SR(SR),
        .\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] (\USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6] ),
        .\USE_SINGLE_REG.sig_regfifo_empty_reg_reg (I_UPDT_SG_n_20),
        .\cdma_tvect_out[18] (\cdma_tvect_out[18] ),
        .m_axi_aclk(m_axi_aclk),
        .p_10_out(p_10_out),
        .p_10_out_0(p_10_out_0),
        .p_11_out(p_11_out),
        .p_12_out(p_12_out),
        .p_20_out(p_20_out),
        .p_9_out(p_9_out),
        .\updt_cs_reg[0] (I_UPDT_CMDSTS_IF_n_7),
        .updt_decerr(updt_decerr),
        .updt_decerr_i(updt_decerr_i),
        .updt_done(updt_done),
        .updt_interr(updt_interr),
        .updt_interr_i(updt_interr_i),
        .updt_slverr(updt_slverr),
        .updt_slverr_i(updt_slverr_i));
  system_axi_cdma_0_0_axi_sg_updt_sm I_UPDT_SG
       (.\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg (\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ),
        .E(E),
        .\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg (\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ),
        .\GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg (\GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg ),
        .\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg (\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg ),
        .\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg (\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ),
        .\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] (\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] ),
        .\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[31] (Q),
        .\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_reg (\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_reg ),
        .\GEN_Q_FOR_SYNC.MM2S_CHANNEL.updt_active_d1_reg (p_38_out),
        .Q(updt_cs),
        .SR(SR),
        .\cdma_tvect_out[19] (\cdma_tvect_out[19] ),
        .\cdma_tvect_out[20] (\cdma_tvect_out[20] ),
        .\cdma_tvect_out[21] (\cdma_tvect_out[21] ),
        .\cdma_tvect_out[22] (\cdma_tvect_out[22] ),
        .\cdma_tvect_out[23] (\cdma_tvect_out[23] ),
        .\cdma_tvect_out[24] (\cdma_tvect_out[24] ),
        .dma_decerr_reg(I_UPDT_CMDSTS_IF_n_10),
        .dma_interr_reg(I_UPDT_CMDSTS_IF_n_8),
        .dma_slverr_reg(I_UPDT_CMDSTS_IF_n_9),
        .follower_empty_mm2s(follower_empty_mm2s),
        .\ftch_error_addr_reg[31] (\ftch_error_addr_reg[31] ),
        .\ftch_error_addr_reg[31]_0 (\ftch_error_addr_reg[31]_0 ),
        .\ftch_error_addr_reg[31]_1 (\ftch_error_addr_reg[31]_1 ),
        .ftch_error_reg(ftch_error_reg),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_wdata(m_axi_sg_wdata),
        .p_10_out(p_10_out_0),
        .p_20_out(p_20_out),
        .ptr_queue_empty(ptr_queue_empty),
        .s_axis_updt_cmd_tready(s_axis_updt_cmd_tready),
        .s_axis_updt_cmd_tvalid_reg(I_UPDT_SG_n_20),
        .sig_pulse_trigger(sig_pulse_trigger),
        .sig_reg2sg_irqthresh_wren(sig_reg2sg_irqthresh_wren),
        .sig_rst2s2mm_halt(sig_rst2s2mm_halt),
        .sig_sg2sgcntlr_updt_idle(sig_sg2sgcntlr_updt_idle),
        .sig_sg2sgcntlr_updt_ioc_irq_set(sig_sg2sgcntlr_updt_ioc_irq_set),
        .sig_to_edge_detect_reg(sig_to_edge_detect_reg),
        .\updt_curdesc_reg[31] (\updt_curdesc_reg[31] ),
        .updt_decerr(updt_decerr),
        .updt_done(updt_done),
        .\updt_error_addr_reg[31]_0 (\updt_error_addr_reg[31] ),
        .updt_error_reg(\cdma_tvect_out[18] ),
        .updt_error_reg_0(I_UPDT_CMDSTS_IF_n_7),
        .updt_interr(updt_interr),
        .updt_slverr(updt_slverr));
endmodule

(* ORIG_REF_NAME = "axi_sg_updt_q_mngr" *) 
module system_axi_cdma_0_0_axi_sg_updt_q_mngr
   (E,
    sts_queue_full,
    follower_full_mm2s,
    follower_empty_mm2s,
    ptr_queue_full,
    ptr_queue_empty,
    p_12_out,
    p_11_out,
    p_10_out,
    p_9_out,
    Q,
    \GEN_CH1_UPDATE.ch1_updt_idle_reg ,
    \update_address_reg[31] ,
    SR,
    m_axi_aclk,
    p_38_out,
    sig_data2all_tlast_error,
    m_axi_sg_wready,
    sig_dqual_reg_full_reg,
    ftch_error_reg,
    \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ,
    sig_sg2sgcntlr_updt_ioc_irq_set,
    \GEN_CH1_UPDATE.ch1_dma_interr_set_reg ,
    \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg ,
    \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg ,
    D,
    sig_sgcntl2sg_updptr_tlast,
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_reg ,
    sig_fetch_update_full_reg,
    \sig_fetch_update_reg_reg[31] ,
    sig_dm_status_full_reg);
  output [0:0]E;
  output sts_queue_full;
  output follower_full_mm2s;
  output follower_empty_mm2s;
  output ptr_queue_full;
  output ptr_queue_empty;
  output p_12_out;
  output p_11_out;
  output p_10_out;
  output p_9_out;
  output [4:0]Q;
  output \GEN_CH1_UPDATE.ch1_updt_idle_reg ;
  output [25:0]\update_address_reg[31] ;
  input [0:0]SR;
  input m_axi_aclk;
  input p_38_out;
  input sig_data2all_tlast_error;
  input m_axi_sg_wready;
  input sig_dqual_reg_full_reg;
  input ftch_error_reg;
  input \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ;
  input sig_sg2sgcntlr_updt_ioc_irq_set;
  input [0:0]\GEN_CH1_UPDATE.ch1_dma_interr_set_reg ;
  input \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg ;
  input \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg ;
  input [3:0]D;
  input sig_sgcntl2sg_updptr_tlast;
  input \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_reg ;
  input [0:0]sig_fetch_update_full_reg;
  input [25:0]\sig_fetch_update_reg_reg[31] ;
  input [0:0]sig_dm_status_full_reg;

  wire [3:0]D;
  wire [0:0]E;
  wire \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ;
  wire \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg ;
  wire [0:0]\GEN_CH1_UPDATE.ch1_dma_interr_set_reg ;
  wire \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg ;
  wire \GEN_CH1_UPDATE.ch1_updt_idle_reg ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_reg ;
  wire [4:0]Q;
  wire [0:0]SR;
  wire follower_empty_mm2s;
  wire follower_full_mm2s;
  wire ftch_error_reg;
  wire m_axi_aclk;
  wire m_axi_sg_wready;
  wire p_10_out;
  wire p_11_out;
  wire p_12_out;
  wire p_38_out;
  wire p_9_out;
  wire ptr_queue_empty;
  wire ptr_queue_full;
  wire sig_data2all_tlast_error;
  wire [0:0]sig_dm_status_full_reg;
  wire sig_dqual_reg_full_reg;
  wire [0:0]sig_fetch_update_full_reg;
  wire [25:0]\sig_fetch_update_reg_reg[31] ;
  wire sig_sg2sgcntlr_updt_ioc_irq_set;
  wire sig_sgcntl2sg_updptr_tlast;
  wire sts_queue_full;
  wire [25:0]\update_address_reg[31] ;

  system_axi_cdma_0_0_axi_sg_updt_queue \GEN_QUEUE.I_UPDT_DESC_QUEUE 
       (.D(D),
        .E(E),
        .\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg (\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ),
        .\GEN_CH1_UPDATE.ch1_dma_decerr_set_reg (\GEN_CH1_UPDATE.ch1_dma_decerr_set_reg ),
        .\GEN_CH1_UPDATE.ch1_dma_interr_set_reg (\GEN_CH1_UPDATE.ch1_dma_interr_set_reg ),
        .\GEN_CH1_UPDATE.ch1_dma_slverr_set_reg (\GEN_CH1_UPDATE.ch1_dma_slverr_set_reg ),
        .\GEN_CH1_UPDATE.ch1_updt_idle_reg (\GEN_CH1_UPDATE.ch1_updt_idle_reg ),
        .\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_reg_0 (\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_reg ),
        .\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[28]_0 (follower_empty_mm2s),
        .Q(Q),
        .SR(SR),
        .follower_full_mm2s(follower_full_mm2s),
        .ftch_error_reg(ftch_error_reg),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_wready(m_axi_sg_wready),
        .p_10_out(p_10_out),
        .p_11_out(p_11_out),
        .p_12_out(p_12_out),
        .p_38_out(p_38_out),
        .p_9_out(p_9_out),
        .ptr_queue_full(ptr_queue_full),
        .sig_data2all_tlast_error(sig_data2all_tlast_error),
        .sig_dm_status_full_reg(sig_dm_status_full_reg),
        .sig_dqual_reg_full_reg(sig_dqual_reg_full_reg),
        .sig_fetch_update_full_reg(sig_fetch_update_full_reg),
        .\sig_fetch_update_reg_reg[31] (\sig_fetch_update_reg_reg[31] ),
        .sig_sg2sgcntlr_updt_ioc_irq_set(sig_sg2sgcntlr_updt_ioc_irq_set),
        .sig_sgcntl2sg_updptr_tlast(sig_sgcntl2sg_updptr_tlast),
        .sts_queue_full(sts_queue_full),
        .\update_address_reg[31] (\update_address_reg[31] ),
        .\updt_curdesc_reg[6]_0 (ptr_queue_empty));
endmodule

(* ORIG_REF_NAME = "axi_sg_updt_queue" *) 
module system_axi_cdma_0_0_axi_sg_updt_queue
   (E,
    sts_queue_full,
    follower_full_mm2s,
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[28]_0 ,
    ptr_queue_full,
    \updt_curdesc_reg[6]_0 ,
    p_12_out,
    p_11_out,
    p_10_out,
    p_9_out,
    Q,
    \GEN_CH1_UPDATE.ch1_updt_idle_reg ,
    \update_address_reg[31] ,
    SR,
    m_axi_aclk,
    p_38_out,
    sig_data2all_tlast_error,
    m_axi_sg_wready,
    sig_dqual_reg_full_reg,
    ftch_error_reg,
    \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ,
    sig_sg2sgcntlr_updt_ioc_irq_set,
    \GEN_CH1_UPDATE.ch1_dma_interr_set_reg ,
    \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg ,
    \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg ,
    D,
    sig_sgcntl2sg_updptr_tlast,
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_reg_0 ,
    sig_fetch_update_full_reg,
    \sig_fetch_update_reg_reg[31] ,
    sig_dm_status_full_reg);
  output [0:0]E;
  output sts_queue_full;
  output follower_full_mm2s;
  output \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[28]_0 ;
  output ptr_queue_full;
  output \updt_curdesc_reg[6]_0 ;
  output p_12_out;
  output p_11_out;
  output p_10_out;
  output p_9_out;
  output [4:0]Q;
  output \GEN_CH1_UPDATE.ch1_updt_idle_reg ;
  output [25:0]\update_address_reg[31] ;
  input [0:0]SR;
  input m_axi_aclk;
  input p_38_out;
  input sig_data2all_tlast_error;
  input m_axi_sg_wready;
  input sig_dqual_reg_full_reg;
  input ftch_error_reg;
  input \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ;
  input sig_sg2sgcntlr_updt_ioc_irq_set;
  input [0:0]\GEN_CH1_UPDATE.ch1_dma_interr_set_reg ;
  input \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg ;
  input \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg ;
  input [3:0]D;
  input sig_sgcntl2sg_updptr_tlast;
  input \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_reg_0 ;
  input [0:0]sig_fetch_update_full_reg;
  input [25:0]\sig_fetch_update_reg_reg[31] ;
  input [0:0]sig_dm_status_full_reg;

  wire [3:0]D;
  wire [0:0]E;
  wire \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ;
  wire \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg ;
  wire [0:0]\GEN_CH1_UPDATE.ch1_dma_interr_set_reg ;
  wire \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg ;
  wire \GEN_CH1_UPDATE.ch1_updt_idle_reg ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_i_1_n_0 ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_i_1_n_0 ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_reg_0 ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[28]_0 ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_i_1_n_0 ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_i_1_n_0 ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_i_1_n_0 ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_i_1_n_0 ;
  wire [4:0]Q;
  wire [0:0]SR;
  wire dma_decerr_i_1_n_0;
  wire dma_interr_i_1_n_0;
  wire dma_slverr_i_1_n_0;
  wire follower_full_mm2s;
  wire ftch_error_reg;
  wire m_axi_aclk;
  wire m_axi_sg_wready;
  wire p_10_out;
  wire p_11_out;
  wire p_12_out;
  wire p_38_out;
  wire p_9_out;
  wire [1:0]pntr_cs;
  wire \pntr_cs[1]_i_2_n_0 ;
  wire [1:0]pntr_ns;
  wire [31:6]ptr_queue_dout;
  wire ptr_queue_full;
  wire sig_data2all_tlast_error;
  wire [0:0]sig_dm_status_full_reg;
  wire sig_dqual_reg_full_reg;
  wire [0:0]sig_fetch_update_full_reg;
  wire [25:0]\sig_fetch_update_reg_reg[31] ;
  wire sig_sg2sgcntlr_updt_ioc_irq_set;
  wire sig_sgcntl2sg_updptr_tlast;
  wire [33:28]sts_queue_dout;
  wire sts_queue_empty;
  wire sts_queue_full;
  wire sts_rden;
  wire [25:0]\update_address_reg[31] ;
  wire updt_active_d1;
  wire updt_curdesc0;
  wire \updt_curdesc_reg[6]_0 ;
  wire updt_ioc_i_1_n_0;
  wire writing_status;
  wire writing_status_d1;
  wire writing_status_re_ch1;

  LUT3 #(
    .INIT(8'h01)) 
    \GEN_CH1_UPDATE.ch1_updt_idle_i_3 
       (.I0(\updt_curdesc_reg[6]_0 ),
        .I1(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[28]_0 ),
        .I2(ftch_error_reg),
        .O(\GEN_CH1_UPDATE.ch1_updt_idle_reg ));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_i_1 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[28]_0 ),
        .I1(sts_queue_empty),
        .I2(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_reg_0 ),
        .O(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_i_1_n_0 ),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[28]_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT4 #(
    .INIT(16'h00AE)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_i_1 
       (.I0(follower_full_mm2s),
        .I1(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[28]_0 ),
        .I2(sts_queue_empty),
        .I3(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_reg_0 ),
        .O(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_i_1_n_0 ),
        .Q(follower_full_mm2s),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h2)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s[33]_i_1 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[28]_0 ),
        .I1(sts_queue_empty),
        .O(sts_rden));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[28] 
       (.C(m_axi_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[28]),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[29] 
       (.C(m_axi_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[29]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[30] 
       (.C(m_axi_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[30]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[31] 
       (.C(m_axi_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[31]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[33] 
       (.C(m_axi_aclk),
        .CE(sts_rden),
        .D(sts_queue_dout[33]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[10] 
       (.C(m_axi_aclk),
        .CE(sig_fetch_update_full_reg),
        .D(\sig_fetch_update_reg_reg[31] [4]),
        .Q(ptr_queue_dout[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[11] 
       (.C(m_axi_aclk),
        .CE(sig_fetch_update_full_reg),
        .D(\sig_fetch_update_reg_reg[31] [5]),
        .Q(ptr_queue_dout[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[12] 
       (.C(m_axi_aclk),
        .CE(sig_fetch_update_full_reg),
        .D(\sig_fetch_update_reg_reg[31] [6]),
        .Q(ptr_queue_dout[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[13] 
       (.C(m_axi_aclk),
        .CE(sig_fetch_update_full_reg),
        .D(\sig_fetch_update_reg_reg[31] [7]),
        .Q(ptr_queue_dout[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[14] 
       (.C(m_axi_aclk),
        .CE(sig_fetch_update_full_reg),
        .D(\sig_fetch_update_reg_reg[31] [8]),
        .Q(ptr_queue_dout[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[15] 
       (.C(m_axi_aclk),
        .CE(sig_fetch_update_full_reg),
        .D(\sig_fetch_update_reg_reg[31] [9]),
        .Q(ptr_queue_dout[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[16] 
       (.C(m_axi_aclk),
        .CE(sig_fetch_update_full_reg),
        .D(\sig_fetch_update_reg_reg[31] [10]),
        .Q(ptr_queue_dout[16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[17] 
       (.C(m_axi_aclk),
        .CE(sig_fetch_update_full_reg),
        .D(\sig_fetch_update_reg_reg[31] [11]),
        .Q(ptr_queue_dout[17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[18] 
       (.C(m_axi_aclk),
        .CE(sig_fetch_update_full_reg),
        .D(\sig_fetch_update_reg_reg[31] [12]),
        .Q(ptr_queue_dout[18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[19] 
       (.C(m_axi_aclk),
        .CE(sig_fetch_update_full_reg),
        .D(\sig_fetch_update_reg_reg[31] [13]),
        .Q(ptr_queue_dout[19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[20] 
       (.C(m_axi_aclk),
        .CE(sig_fetch_update_full_reg),
        .D(\sig_fetch_update_reg_reg[31] [14]),
        .Q(ptr_queue_dout[20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[21] 
       (.C(m_axi_aclk),
        .CE(sig_fetch_update_full_reg),
        .D(\sig_fetch_update_reg_reg[31] [15]),
        .Q(ptr_queue_dout[21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[22] 
       (.C(m_axi_aclk),
        .CE(sig_fetch_update_full_reg),
        .D(\sig_fetch_update_reg_reg[31] [16]),
        .Q(ptr_queue_dout[22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[23] 
       (.C(m_axi_aclk),
        .CE(sig_fetch_update_full_reg),
        .D(\sig_fetch_update_reg_reg[31] [17]),
        .Q(ptr_queue_dout[23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[24] 
       (.C(m_axi_aclk),
        .CE(sig_fetch_update_full_reg),
        .D(\sig_fetch_update_reg_reg[31] [18]),
        .Q(ptr_queue_dout[24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[25] 
       (.C(m_axi_aclk),
        .CE(sig_fetch_update_full_reg),
        .D(\sig_fetch_update_reg_reg[31] [19]),
        .Q(ptr_queue_dout[25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[26] 
       (.C(m_axi_aclk),
        .CE(sig_fetch_update_full_reg),
        .D(\sig_fetch_update_reg_reg[31] [20]),
        .Q(ptr_queue_dout[26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[27] 
       (.C(m_axi_aclk),
        .CE(sig_fetch_update_full_reg),
        .D(\sig_fetch_update_reg_reg[31] [21]),
        .Q(ptr_queue_dout[27]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[28] 
       (.C(m_axi_aclk),
        .CE(sig_fetch_update_full_reg),
        .D(\sig_fetch_update_reg_reg[31] [22]),
        .Q(ptr_queue_dout[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[29] 
       (.C(m_axi_aclk),
        .CE(sig_fetch_update_full_reg),
        .D(\sig_fetch_update_reg_reg[31] [23]),
        .Q(ptr_queue_dout[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[30] 
       (.C(m_axi_aclk),
        .CE(sig_fetch_update_full_reg),
        .D(\sig_fetch_update_reg_reg[31] [24]),
        .Q(ptr_queue_dout[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[31] 
       (.C(m_axi_aclk),
        .CE(sig_fetch_update_full_reg),
        .D(\sig_fetch_update_reg_reg[31] [25]),
        .Q(ptr_queue_dout[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[6] 
       (.C(m_axi_aclk),
        .CE(sig_fetch_update_full_reg),
        .D(\sig_fetch_update_reg_reg[31] [0]),
        .Q(ptr_queue_dout[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[7] 
       (.C(m_axi_aclk),
        .CE(sig_fetch_update_full_reg),
        .D(\sig_fetch_update_reg_reg[31] [1]),
        .Q(ptr_queue_dout[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[8] 
       (.C(m_axi_aclk),
        .CE(sig_fetch_update_full_reg),
        .D(\sig_fetch_update_reg_reg[31] [2]),
        .Q(ptr_queue_dout[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_dout_reg[9] 
       (.C(m_axi_aclk),
        .CE(sig_fetch_update_full_reg),
        .D(\sig_fetch_update_reg_reg[31] [3]),
        .Q(ptr_queue_dout[9]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT5 #(
    .INIT(32'hFFFF8AFF)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_i_1 
       (.I0(\updt_curdesc_reg[6]_0 ),
        .I1(ptr_queue_full),
        .I2(sig_sgcntl2sg_updptr_tlast),
        .I3(\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ),
        .I4(updt_curdesc0),
        .O(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_i_1_n_0 ),
        .Q(\updt_curdesc_reg[6]_0 ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_i_1 
       (.I0(ptr_queue_full),
        .I1(sig_sgcntl2sg_updptr_tlast),
        .I2(\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ),
        .I3(updt_curdesc0),
        .O(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_full_i_1_n_0 ),
        .Q(ptr_queue_full),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[28] 
       (.C(m_axi_aclk),
        .CE(sig_dm_status_full_reg),
        .D(D[0]),
        .Q(sts_queue_dout[28]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[29] 
       (.C(m_axi_aclk),
        .CE(sig_dm_status_full_reg),
        .D(D[1]),
        .Q(sts_queue_dout[29]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[30] 
       (.C(m_axi_aclk),
        .CE(sig_dm_status_full_reg),
        .D(D[2]),
        .Q(sts_queue_dout[30]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[31] 
       (.C(m_axi_aclk),
        .CE(sig_dm_status_full_reg),
        .D(D[3]),
        .Q(sts_queue_dout[31]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_dout_reg[33] 
       (.C(m_axi_aclk),
        .CE(sig_dm_status_full_reg),
        .D(1'b1),
        .Q(sts_queue_dout[33]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'hBFBFFF0F)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_i_1 
       (.I0(sts_queue_full),
        .I1(D[3]),
        .I2(\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ),
        .I3(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[28]_0 ),
        .I4(sts_queue_empty),
        .O(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_empty_i_1_n_0 ),
        .Q(sts_queue_empty),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT5 #(
    .INIT(32'hE0E000E0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_i_1 
       (.I0(sts_queue_full),
        .I1(D[3]),
        .I2(\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ),
        .I3(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[28]_0 ),
        .I4(sts_queue_empty),
        .O(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.sts_queue_full_i_1_n_0 ),
        .Q(sts_queue_full),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.updt_active_d1_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(p_38_out),
        .Q(updt_active_d1),
        .R(SR));
  LUT5 #(
    .INIT(32'h0000E200)) 
    dma_decerr_i_1
       (.I0(p_9_out),
        .I1(writing_status_re_ch1),
        .I2(Q[2]),
        .I3(\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ),
        .I4(\GEN_CH1_UPDATE.ch1_dma_decerr_set_reg ),
        .O(dma_decerr_i_1_n_0));
  FDRE dma_decerr_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(dma_decerr_i_1_n_0),
        .Q(p_9_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000E200)) 
    dma_interr_i_1
       (.I0(p_11_out),
        .I1(writing_status_re_ch1),
        .I2(Q[0]),
        .I3(\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ),
        .I4(\GEN_CH1_UPDATE.ch1_dma_interr_set_reg ),
        .O(dma_interr_i_1_n_0));
  FDRE dma_interr_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(dma_interr_i_1_n_0),
        .Q(p_11_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h0000E200)) 
    dma_slverr_i_1
       (.I0(p_10_out),
        .I1(writing_status_re_ch1),
        .I2(Q[1]),
        .I3(\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ),
        .I4(\GEN_CH1_UPDATE.ch1_dma_slverr_set_reg ),
        .O(dma_slverr_i_1_n_0));
  FDRE dma_slverr_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(dma_slverr_i_1_n_0),
        .Q(p_10_out),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h70737070)) 
    \pntr_cs[0]_i_1 
       (.I0(\pntr_cs[1]_i_2_n_0 ),
        .I1(pntr_cs[1]),
        .I2(pntr_cs[0]),
        .I3(updt_active_d1),
        .I4(p_38_out),
        .O(pntr_ns[0]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT5 #(
    .INIT(32'h0F220000)) 
    \pntr_cs[1]_i_1 
       (.I0(p_38_out),
        .I1(\updt_curdesc_reg[6]_0 ),
        .I2(\pntr_cs[1]_i_2_n_0 ),
        .I3(pntr_cs[1]),
        .I4(pntr_cs[0]),
        .O(pntr_ns[1]));
  LUT6 #(
    .INIT(64'h0000000000800000)) 
    \pntr_cs[1]_i_2 
       (.I0(Q[4]),
        .I1(follower_full_mm2s),
        .I2(p_38_out),
        .I3(sig_data2all_tlast_error),
        .I4(m_axi_sg_wready),
        .I5(sig_dqual_reg_full_reg),
        .O(\pntr_cs[1]_i_2_n_0 ));
  FDRE \pntr_cs_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(pntr_ns[0]),
        .Q(pntr_cs[0]),
        .R(SR));
  FDRE \pntr_cs_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(pntr_ns[1]),
        .Q(pntr_cs[1]),
        .R(SR));
  FDRE \updt_curdesc_reg[10] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout[10]),
        .Q(\update_address_reg[31] [4]),
        .R(SR));
  FDRE \updt_curdesc_reg[11] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout[11]),
        .Q(\update_address_reg[31] [5]),
        .R(SR));
  FDRE \updt_curdesc_reg[12] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout[12]),
        .Q(\update_address_reg[31] [6]),
        .R(SR));
  FDRE \updt_curdesc_reg[13] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout[13]),
        .Q(\update_address_reg[31] [7]),
        .R(SR));
  FDRE \updt_curdesc_reg[14] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout[14]),
        .Q(\update_address_reg[31] [8]),
        .R(SR));
  FDRE \updt_curdesc_reg[15] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout[15]),
        .Q(\update_address_reg[31] [9]),
        .R(SR));
  FDRE \updt_curdesc_reg[16] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout[16]),
        .Q(\update_address_reg[31] [10]),
        .R(SR));
  FDRE \updt_curdesc_reg[17] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout[17]),
        .Q(\update_address_reg[31] [11]),
        .R(SR));
  FDRE \updt_curdesc_reg[18] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout[18]),
        .Q(\update_address_reg[31] [12]),
        .R(SR));
  FDRE \updt_curdesc_reg[19] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout[19]),
        .Q(\update_address_reg[31] [13]),
        .R(SR));
  FDRE \updt_curdesc_reg[20] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout[20]),
        .Q(\update_address_reg[31] [14]),
        .R(SR));
  FDRE \updt_curdesc_reg[21] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout[21]),
        .Q(\update_address_reg[31] [15]),
        .R(SR));
  FDRE \updt_curdesc_reg[22] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout[22]),
        .Q(\update_address_reg[31] [16]),
        .R(SR));
  FDRE \updt_curdesc_reg[23] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout[23]),
        .Q(\update_address_reg[31] [17]),
        .R(SR));
  FDRE \updt_curdesc_reg[24] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout[24]),
        .Q(\update_address_reg[31] [18]),
        .R(SR));
  FDRE \updt_curdesc_reg[25] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout[25]),
        .Q(\update_address_reg[31] [19]),
        .R(SR));
  FDRE \updt_curdesc_reg[26] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout[26]),
        .Q(\update_address_reg[31] [20]),
        .R(SR));
  FDRE \updt_curdesc_reg[27] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout[27]),
        .Q(\update_address_reg[31] [21]),
        .R(SR));
  FDRE \updt_curdesc_reg[28] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout[28]),
        .Q(\update_address_reg[31] [22]),
        .R(SR));
  FDRE \updt_curdesc_reg[29] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout[29]),
        .Q(\update_address_reg[31] [23]),
        .R(SR));
  FDRE \updt_curdesc_reg[30] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout[30]),
        .Q(\update_address_reg[31] [24]),
        .R(SR));
  FDRE \updt_curdesc_reg[31] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout[31]),
        .Q(\update_address_reg[31] [25]),
        .R(SR));
  FDRE \updt_curdesc_reg[6] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout[6]),
        .Q(\update_address_reg[31] [0]),
        .R(SR));
  FDRE \updt_curdesc_reg[7] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout[7]),
        .Q(\update_address_reg[31] [1]),
        .R(SR));
  FDRE \updt_curdesc_reg[8] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout[8]),
        .Q(\update_address_reg[31] [2]),
        .R(SR));
  FDRE \updt_curdesc_reg[9] 
       (.C(m_axi_aclk),
        .CE(updt_curdesc0),
        .D(ptr_queue_dout[9]),
        .Q(\update_address_reg[31] [3]),
        .R(SR));
  LUT4 #(
    .INIT(16'h0040)) 
    updt_curdesc_wren_i_1
       (.I0(\updt_curdesc_reg[6]_0 ),
        .I1(p_38_out),
        .I2(pntr_cs[0]),
        .I3(pntr_cs[1]),
        .O(updt_curdesc0));
  FDRE updt_curdesc_wren_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(updt_curdesc0),
        .Q(E),
        .R(SR));
  LUT5 #(
    .INIT(32'h0000E200)) 
    updt_ioc_i_1
       (.I0(p_12_out),
        .I1(writing_status_re_ch1),
        .I2(Q[3]),
        .I3(\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ),
        .I4(sig_sg2sgcntlr_updt_ioc_irq_set),
        .O(updt_ioc_i_1_n_0));
  LUT4 #(
    .INIT(16'h0080)) 
    updt_ioc_i_2
       (.I0(pntr_cs[0]),
        .I1(pntr_cs[1]),
        .I2(p_38_out),
        .I3(writing_status_d1),
        .O(writing_status_re_ch1));
  FDRE updt_ioc_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(updt_ioc_i_1_n_0),
        .Q(p_12_out),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT2 #(
    .INIT(4'h8)) 
    writing_status_d1_i_1
       (.I0(pntr_cs[1]),
        .I1(pntr_cs[0]),
        .O(writing_status));
  FDRE #(
    .INIT(1'b0)) 
    writing_status_d1_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(writing_status),
        .Q(writing_status_d1),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_sg_updt_sm" *) 
module system_axi_cdma_0_0_axi_sg_updt_sm
   (sig_sg2sgcntlr_updt_ioc_irq_set,
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.updt_active_d1_reg ,
    sig_sg2sgcntlr_updt_idle,
    \cdma_tvect_out[19] ,
    \cdma_tvect_out[20] ,
    \cdma_tvect_out[21] ,
    \cdma_tvect_out[22] ,
    \cdma_tvect_out[23] ,
    \cdma_tvect_out[24] ,
    Q,
    \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ,
    \ftch_error_addr_reg[31] ,
    \ftch_error_addr_reg[31]_0 ,
    \GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] ,
    sig_pulse_trigger,
    m_axi_sg_wdata,
    s_axis_updt_cmd_tvalid_reg,
    \updt_error_addr_reg[31]_0 ,
    \ftch_error_addr_reg[31]_1 ,
    SR,
    p_10_out,
    m_axi_aclk,
    dma_interr_reg,
    dma_slverr_reg,
    dma_decerr_reg,
    updt_error_reg,
    updt_done,
    E,
    updt_error_reg_0,
    sig_rst2s2mm_halt,
    ftch_error_reg,
    \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg ,
    \GEN_CH1_FETCH.ch1_ftch_decerr_set_reg ,
    follower_empty_mm2s,
    ptr_queue_empty,
    sig_reg2sg_irqthresh_wren,
    \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ,
    sig_to_edge_detect_reg,
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[31] ,
    \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ,
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_reg ,
    s_axis_updt_cmd_tready,
    p_20_out,
    updt_interr,
    updt_slverr,
    updt_decerr,
    \updt_curdesc_reg[31] );
  output sig_sg2sgcntlr_updt_ioc_irq_set;
  output \GEN_Q_FOR_SYNC.MM2S_CHANNEL.updt_active_d1_reg ;
  output sig_sg2sgcntlr_updt_idle;
  output \cdma_tvect_out[19] ;
  output \cdma_tvect_out[20] ;
  output \cdma_tvect_out[21] ;
  output \cdma_tvect_out[22] ;
  output \cdma_tvect_out[23] ;
  output \cdma_tvect_out[24] ;
  output [1:0]Q;
  output \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ;
  output \ftch_error_addr_reg[31] ;
  output [0:0]\ftch_error_addr_reg[31]_0 ;
  output [0:0]\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] ;
  output sig_pulse_trigger;
  output [3:0]m_axi_sg_wdata;
  output s_axis_updt_cmd_tvalid_reg;
  output [26:0]\updt_error_addr_reg[31]_0 ;
  output [25:0]\ftch_error_addr_reg[31]_1 ;
  input [0:0]SR;
  input p_10_out;
  input m_axi_aclk;
  input dma_interr_reg;
  input dma_slverr_reg;
  input dma_decerr_reg;
  input updt_error_reg;
  input updt_done;
  input [0:0]E;
  input updt_error_reg_0;
  input sig_rst2s2mm_halt;
  input ftch_error_reg;
  input \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg ;
  input \GEN_CH1_FETCH.ch1_ftch_decerr_set_reg ;
  input follower_empty_mm2s;
  input ptr_queue_empty;
  input sig_reg2sg_irqthresh_wren;
  input \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ;
  input sig_to_edge_detect_reg;
  input [3:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[31] ;
  input \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ;
  input \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_reg ;
  input s_axis_updt_cmd_tready;
  input p_20_out;
  input updt_interr;
  input updt_slverr;
  input updt_decerr;
  input [25:0]\updt_curdesc_reg[31] ;

  wire \DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ;
  wire [0:0]E;
  wire \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ;
  wire \GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg ;
  wire \GEN_CH1_FETCH.ch1_ftch_decerr_set_reg ;
  wire \GEN_CH1_UPDATE.ch1_active_i_i_1_n_0 ;
  wire \GEN_CH1_UPDATE.ch1_updt_decerr_set_i_1_n_0 ;
  wire \GEN_CH1_UPDATE.ch1_updt_idle_i_1_n_0 ;
  wire \GEN_CH1_UPDATE.ch1_updt_idle_i_2_n_0 ;
  wire \GEN_CH1_UPDATE.ch1_updt_interr_set_i_1_n_0 ;
  wire \GEN_CH1_UPDATE.ch1_updt_slverr_set_i_1_n_0 ;
  wire \GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ;
  wire [0:0]\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] ;
  wire [3:0]\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[31] ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_reg ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.updt_active_d1_reg ;
  wire [1:0]Q;
  wire [0:0]SR;
  wire \cdma_tvect_out[19] ;
  wire \cdma_tvect_out[20] ;
  wire \cdma_tvect_out[21] ;
  wire \cdma_tvect_out[22] ;
  wire \cdma_tvect_out[23] ;
  wire \cdma_tvect_out[24] ;
  wire dma_decerr_reg;
  wire dma_interr_reg;
  wire dma_slverr_reg;
  wire follower_empty_mm2s;
  wire \ftch_error_addr_reg[31] ;
  wire [0:0]\ftch_error_addr_reg[31]_0 ;
  wire [25:0]\ftch_error_addr_reg[31]_1 ;
  wire ftch_error_reg;
  wire m_axi_aclk;
  wire [3:0]m_axi_sg_wdata;
  wire p_10_out;
  wire p_20_out;
  wire ptr_queue_empty;
  wire s_axis_updt_cmd_tready;
  wire s_axis_updt_cmd_tvalid_reg;
  wire sig_pulse_trigger;
  wire sig_reg2sg_irqthresh_wren;
  wire sig_rst2s2mm_halt;
  wire sig_sg2sgcntlr_updt_idle;
  wire sig_sg2sgcntlr_updt_ioc_irq_set;
  wire sig_to_edge_detect_reg;
  wire updt_cmnd_wr;
  wire [2:2]updt_cs;
  wire \updt_cs[0]_i_1_n_0 ;
  wire \updt_cs[0]_i_3_n_0 ;
  wire \updt_cs[1]_i_1_n_0 ;
  wire [25:0]\updt_curdesc_reg[31] ;
  wire updt_decerr;
  wire updt_done;
  wire [26:0]\updt_error_addr_reg[31]_0 ;
  wire updt_error_reg;
  wire updt_error_reg_0;
  wire updt_interr;
  wire [2:2]updt_ns;
  wire updt_slverr;

  LUT2 #(
    .INIT(4'h2)) 
    \DO_SINGLE_CLK_PULSE.sig_pulse_out_i_1__2 
       (.I0(sig_sg2sgcntlr_updt_idle),
        .I1(sig_to_edge_detect_reg),
        .O(sig_pulse_trigger));
  LUT5 #(
    .INIT(32'h00F01010)) 
    \GEN_CH1_UPDATE.ch1_active_i_i_1 
       (.I0(updt_cs),
        .I1(\updt_cs[0]_i_3_n_0 ),
        .I2(\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ),
        .I3(updt_done),
        .I4(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.updt_active_d1_reg ),
        .O(\GEN_CH1_UPDATE.ch1_active_i_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_CH1_UPDATE.ch1_active_i_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_UPDATE.ch1_active_i_i_1_n_0 ),
        .Q(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.updt_active_d1_reg ),
        .R(1'b0));
  FDRE \GEN_CH1_UPDATE.ch1_dma_decerr_set_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(dma_decerr_reg),
        .Q(\cdma_tvect_out[24] ),
        .R(SR));
  FDRE \GEN_CH1_UPDATE.ch1_dma_interr_set_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(dma_interr_reg),
        .Q(\cdma_tvect_out[22] ),
        .R(SR));
  FDRE \GEN_CH1_UPDATE.ch1_dma_slverr_set_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(dma_slverr_reg),
        .Q(\cdma_tvect_out[23] ),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH1_UPDATE.ch1_updt_decerr_set_i_1 
       (.I0(updt_decerr),
        .I1(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.updt_active_d1_reg ),
        .I2(\cdma_tvect_out[21] ),
        .O(\GEN_CH1_UPDATE.ch1_updt_decerr_set_i_1_n_0 ));
  FDRE \GEN_CH1_UPDATE.ch1_updt_decerr_set_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_UPDATE.ch1_updt_decerr_set_i_1_n_0 ),
        .Q(\cdma_tvect_out[21] ),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF0BFFFF)) 
    \GEN_CH1_UPDATE.ch1_updt_idle_i_1 
       (.I0(sig_sg2sgcntlr_updt_idle),
        .I1(\GEN_CH1_UPDATE.ch1_updt_idle_i_2_n_0 ),
        .I2(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.ptr_queue_empty_reg ),
        .I3(ftch_error_reg),
        .I4(\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ),
        .I5(updt_error_reg),
        .O(\GEN_CH1_UPDATE.ch1_updt_idle_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT5 #(
    .INIT(32'hFCFEFF00)) 
    \GEN_CH1_UPDATE.ch1_updt_idle_i_2 
       (.I0(updt_error_reg),
        .I1(updt_cs),
        .I2(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.updt_active_d1_reg ),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\GEN_CH1_UPDATE.ch1_updt_idle_i_2_n_0 ));
  FDRE \GEN_CH1_UPDATE.ch1_updt_idle_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_UPDATE.ch1_updt_idle_i_1_n_0 ),
        .Q(sig_sg2sgcntlr_updt_idle),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH1_UPDATE.ch1_updt_interr_set_i_1 
       (.I0(updt_interr),
        .I1(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.updt_active_d1_reg ),
        .I2(\cdma_tvect_out[19] ),
        .O(\GEN_CH1_UPDATE.ch1_updt_interr_set_i_1_n_0 ));
  FDRE \GEN_CH1_UPDATE.ch1_updt_interr_set_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_UPDATE.ch1_updt_interr_set_i_1_n_0 ),
        .Q(\cdma_tvect_out[19] ),
        .R(SR));
  FDRE \GEN_CH1_UPDATE.ch1_updt_ioc_irq_set_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(p_10_out),
        .Q(sig_sg2sgcntlr_updt_ioc_irq_set),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \GEN_CH1_UPDATE.ch1_updt_slverr_set_i_1 
       (.I0(updt_slverr),
        .I1(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.updt_active_d1_reg ),
        .I2(\cdma_tvect_out[20] ),
        .O(\GEN_CH1_UPDATE.ch1_updt_slverr_set_i_1_n_0 ));
  FDRE \GEN_CH1_UPDATE.ch1_updt_slverr_set_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_CH1_UPDATE.ch1_updt_slverr_set_i_1_n_0 ),
        .Q(\cdma_tvect_out[20] ),
        .R(SR));
  LUT3 #(
    .INIT(8'hFE)) 
    \GEN_INCLUDE_MM2S.ch1_thresh_count[7]_i_1 
       (.I0(sig_sg2sgcntlr_updt_ioc_irq_set),
        .I1(sig_reg2sg_irqthresh_wren),
        .I2(\GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_dly_irq_set_i_reg ),
        .O(\GEN_INCLUDE_MM2S.ch1_thresh_count_reg[7] ));
  LUT5 #(
    .INIT(32'h00000001)) 
    \cdma_tvect_out[10]_INST_0_i_3 
       (.I0(\ftch_error_addr_reg[31] ),
        .I1(sig_rst2s2mm_halt),
        .I2(ftch_error_reg),
        .I3(updt_error_reg),
        .I4(\GEN_CH1_FETCH.GEN_CH1_STALE_CHECK.ch1_stale_descriptor_reg ),
        .O(\DO_SINGLE_CLK_PULSE.sig_pulse_out_reg ));
  LUT3 #(
    .INIT(8'hFE)) 
    \cdma_tvect_out[10]_INST_0_i_4 
       (.I0(\cdma_tvect_out[24] ),
        .I1(\cdma_tvect_out[23] ),
        .I2(\cdma_tvect_out[22] ),
        .O(\ftch_error_addr_reg[31] ));
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \ftch_error_addr[31]_i_1 
       (.I0(\cdma_tvect_out[20] ),
        .I1(\cdma_tvect_out[21] ),
        .I2(\cdma_tvect_out[19] ),
        .I3(\GEN_CH1_FETCH.ch1_ftch_decerr_set_reg ),
        .I4(\ftch_error_addr_reg[31] ),
        .O(\ftch_error_addr_reg[31]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_sg_wdata[28]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.updt_active_d1_reg ),
        .I1(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[31] [0]),
        .O(m_axi_sg_wdata[0]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_sg_wdata[29]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.updt_active_d1_reg ),
        .I1(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[31] [1]),
        .O(m_axi_sg_wdata[1]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_sg_wdata[30]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.updt_active_d1_reg ),
        .I1(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[31] [2]),
        .O(m_axi_sg_wdata[2]));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \m_axi_sg_wdata[31]_INST_0 
       (.I0(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.updt_active_d1_reg ),
        .I1(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_reg_mm2s_reg[31] [3]),
        .O(m_axi_sg_wdata[3]));
  LUT6 #(
    .INIT(64'h5555575500000300)) 
    s_axis_updt_cmd_tvalid_i_1
       (.I0(s_axis_updt_cmd_tready),
        .I1(updt_cs),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(updt_error_reg),
        .I5(p_20_out),
        .O(s_axis_updt_cmd_tvalid_reg));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[10] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\updt_curdesc_reg[31] [4]),
        .Q(\updt_error_addr_reg[31]_0 [5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[11] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\updt_curdesc_reg[31] [5]),
        .Q(\updt_error_addr_reg[31]_0 [6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[12] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\updt_curdesc_reg[31] [6]),
        .Q(\updt_error_addr_reg[31]_0 [7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[13] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\updt_curdesc_reg[31] [7]),
        .Q(\updt_error_addr_reg[31]_0 [8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[14] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\updt_curdesc_reg[31] [8]),
        .Q(\updt_error_addr_reg[31]_0 [9]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[15] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\updt_curdesc_reg[31] [9]),
        .Q(\updt_error_addr_reg[31]_0 [10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[16] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\updt_curdesc_reg[31] [10]),
        .Q(\updt_error_addr_reg[31]_0 [11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[17] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\updt_curdesc_reg[31] [11]),
        .Q(\updt_error_addr_reg[31]_0 [12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[18] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\updt_curdesc_reg[31] [12]),
        .Q(\updt_error_addr_reg[31]_0 [13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[19] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\updt_curdesc_reg[31] [13]),
        .Q(\updt_error_addr_reg[31]_0 [14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[20] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\updt_curdesc_reg[31] [14]),
        .Q(\updt_error_addr_reg[31]_0 [15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[21] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\updt_curdesc_reg[31] [15]),
        .Q(\updt_error_addr_reg[31]_0 [16]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[22] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\updt_curdesc_reg[31] [16]),
        .Q(\updt_error_addr_reg[31]_0 [17]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[23] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\updt_curdesc_reg[31] [17]),
        .Q(\updt_error_addr_reg[31]_0 [18]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[24] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\updt_curdesc_reg[31] [18]),
        .Q(\updt_error_addr_reg[31]_0 [19]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[25] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\updt_curdesc_reg[31] [19]),
        .Q(\updt_error_addr_reg[31]_0 [20]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[26] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\updt_curdesc_reg[31] [20]),
        .Q(\updt_error_addr_reg[31]_0 [21]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[27] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\updt_curdesc_reg[31] [21]),
        .Q(\updt_error_addr_reg[31]_0 [22]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[28] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\updt_curdesc_reg[31] [22]),
        .Q(\updt_error_addr_reg[31]_0 [23]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[29] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\updt_curdesc_reg[31] [23]),
        .Q(\updt_error_addr_reg[31]_0 [24]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[30] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\updt_curdesc_reg[31] [24]),
        .Q(\updt_error_addr_reg[31]_0 [25]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[31] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\updt_curdesc_reg[31] [25]),
        .Q(\updt_error_addr_reg[31]_0 [26]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[4] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(1'b1),
        .Q(\updt_error_addr_reg[31]_0 [0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[6] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\updt_curdesc_reg[31] [0]),
        .Q(\updt_error_addr_reg[31]_0 [1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[7] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\updt_curdesc_reg[31] [1]),
        .Q(\updt_error_addr_reg[31]_0 [2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[8] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\updt_curdesc_reg[31] [2]),
        .Q(\updt_error_addr_reg[31]_0 [3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \update_address_reg[9] 
       (.C(m_axi_aclk),
        .CE(E),
        .D(\updt_curdesc_reg[31] [3]),
        .Q(\updt_error_addr_reg[31]_0 [4]),
        .R(SR));
  LUT6 #(
    .INIT(64'h4444454455555555)) 
    \updt_cs[0]_i_1 
       (.I0(updt_cs),
        .I1(updt_error_reg_0),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(E),
        .I5(\updt_cs[0]_i_3_n_0 ),
        .O(\updt_cs[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \updt_cs[0]_i_3 
       (.I0(ftch_error_reg),
        .I1(follower_empty_mm2s),
        .I2(ptr_queue_empty),
        .I3(Q[0]),
        .I4(Q[1]),
        .I5(updt_error_reg),
        .O(\updt_cs[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0510151000101010)) 
    \updt_cs[1]_i_1 
       (.I0(updt_cs),
        .I1(updt_error_reg),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(updt_done),
        .I5(E),
        .O(\updt_cs[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'h03A2)) 
    \updt_cs[2]_i_1 
       (.I0(updt_error_reg),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(updt_cs),
        .O(updt_ns));
  FDRE \updt_cs_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\updt_cs[0]_i_1_n_0 ),
        .Q(Q[0]),
        .R(SR));
  FDRE \updt_cs_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\updt_cs[1]_i_1_n_0 ),
        .Q(Q[1]),
        .R(SR));
  FDRE \updt_cs_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(updt_ns),
        .Q(updt_cs),
        .R(SR));
  LUT4 #(
    .INIT(16'h0004)) 
    \updt_error_addr[31]_i_1 
       (.I0(updt_error_reg),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(updt_cs),
        .O(updt_cmnd_wr));
  FDRE \updt_error_addr_reg[10] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\updt_error_addr_reg[31]_0 [5]),
        .Q(\ftch_error_addr_reg[31]_1 [4]),
        .R(SR));
  FDRE \updt_error_addr_reg[11] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\updt_error_addr_reg[31]_0 [6]),
        .Q(\ftch_error_addr_reg[31]_1 [5]),
        .R(SR));
  FDRE \updt_error_addr_reg[12] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\updt_error_addr_reg[31]_0 [7]),
        .Q(\ftch_error_addr_reg[31]_1 [6]),
        .R(SR));
  FDRE \updt_error_addr_reg[13] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\updt_error_addr_reg[31]_0 [8]),
        .Q(\ftch_error_addr_reg[31]_1 [7]),
        .R(SR));
  FDRE \updt_error_addr_reg[14] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\updt_error_addr_reg[31]_0 [9]),
        .Q(\ftch_error_addr_reg[31]_1 [8]),
        .R(SR));
  FDRE \updt_error_addr_reg[15] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\updt_error_addr_reg[31]_0 [10]),
        .Q(\ftch_error_addr_reg[31]_1 [9]),
        .R(SR));
  FDRE \updt_error_addr_reg[16] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\updt_error_addr_reg[31]_0 [11]),
        .Q(\ftch_error_addr_reg[31]_1 [10]),
        .R(SR));
  FDRE \updt_error_addr_reg[17] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\updt_error_addr_reg[31]_0 [12]),
        .Q(\ftch_error_addr_reg[31]_1 [11]),
        .R(SR));
  FDRE \updt_error_addr_reg[18] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\updt_error_addr_reg[31]_0 [13]),
        .Q(\ftch_error_addr_reg[31]_1 [12]),
        .R(SR));
  FDRE \updt_error_addr_reg[19] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\updt_error_addr_reg[31]_0 [14]),
        .Q(\ftch_error_addr_reg[31]_1 [13]),
        .R(SR));
  FDRE \updt_error_addr_reg[20] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\updt_error_addr_reg[31]_0 [15]),
        .Q(\ftch_error_addr_reg[31]_1 [14]),
        .R(SR));
  FDRE \updt_error_addr_reg[21] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\updt_error_addr_reg[31]_0 [16]),
        .Q(\ftch_error_addr_reg[31]_1 [15]),
        .R(SR));
  FDRE \updt_error_addr_reg[22] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\updt_error_addr_reg[31]_0 [17]),
        .Q(\ftch_error_addr_reg[31]_1 [16]),
        .R(SR));
  FDRE \updt_error_addr_reg[23] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\updt_error_addr_reg[31]_0 [18]),
        .Q(\ftch_error_addr_reg[31]_1 [17]),
        .R(SR));
  FDRE \updt_error_addr_reg[24] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\updt_error_addr_reg[31]_0 [19]),
        .Q(\ftch_error_addr_reg[31]_1 [18]),
        .R(SR));
  FDRE \updt_error_addr_reg[25] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\updt_error_addr_reg[31]_0 [20]),
        .Q(\ftch_error_addr_reg[31]_1 [19]),
        .R(SR));
  FDRE \updt_error_addr_reg[26] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\updt_error_addr_reg[31]_0 [21]),
        .Q(\ftch_error_addr_reg[31]_1 [20]),
        .R(SR));
  FDRE \updt_error_addr_reg[27] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\updt_error_addr_reg[31]_0 [22]),
        .Q(\ftch_error_addr_reg[31]_1 [21]),
        .R(SR));
  FDRE \updt_error_addr_reg[28] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\updt_error_addr_reg[31]_0 [23]),
        .Q(\ftch_error_addr_reg[31]_1 [22]),
        .R(SR));
  FDRE \updt_error_addr_reg[29] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\updt_error_addr_reg[31]_0 [24]),
        .Q(\ftch_error_addr_reg[31]_1 [23]),
        .R(SR));
  FDRE \updt_error_addr_reg[30] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\updt_error_addr_reg[31]_0 [25]),
        .Q(\ftch_error_addr_reg[31]_1 [24]),
        .R(SR));
  FDRE \updt_error_addr_reg[31] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\updt_error_addr_reg[31]_0 [26]),
        .Q(\ftch_error_addr_reg[31]_1 [25]),
        .R(SR));
  FDRE \updt_error_addr_reg[6] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\updt_error_addr_reg[31]_0 [1]),
        .Q(\ftch_error_addr_reg[31]_1 [0]),
        .R(SR));
  FDRE \updt_error_addr_reg[7] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\updt_error_addr_reg[31]_0 [2]),
        .Q(\ftch_error_addr_reg[31]_1 [1]),
        .R(SR));
  FDRE \updt_error_addr_reg[8] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\updt_error_addr_reg[31]_0 [3]),
        .Q(\ftch_error_addr_reg[31]_1 [2]),
        .R(SR));
  FDRE \updt_error_addr_reg[9] 
       (.C(m_axi_aclk),
        .CE(updt_cmnd_wr),
        .D(\updt_error_addr_reg[31]_0 [4]),
        .Q(\ftch_error_addr_reg[31]_1 [3]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_sg_wr_status_cntl" *) 
module system_axi_cdma_0_0_axi_sg_wr_status_cntl
   (D,
    \INFERRED_GEN.cnt_i_reg[0] ,
    sig_wsc2stat_status_valid,
    sig_init_done_3,
    sig_init_done_4,
    sig_inhibit_rdy_n,
    m_axi_sg_bready,
    sig_push_to_wsc_reg,
    sig_dqual_reg_empty_reg,
    m_axi_aclk,
    SR,
    sig_mmap_reset_reg_reg,
    sig_mmap_reset_reg_reg_0,
    sig_stat2wsc_status_ready,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_push_to_wsc,
    sig_tlast_err_stop,
    m_axi_sg_bvalid,
    sig_mstr2data_cmd_valid,
    sig_next_calc_error_reg,
    sig_dqual_reg_empty,
    m_axi_sg_bresp,
    in);
  output [3:0]D;
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output sig_wsc2stat_status_valid;
  output sig_init_done_3;
  output sig_init_done_4;
  output sig_inhibit_rdy_n;
  output m_axi_sg_bready;
  output sig_push_to_wsc_reg;
  output sig_dqual_reg_empty_reg;
  input m_axi_aclk;
  input [0:0]SR;
  input sig_mmap_reset_reg_reg;
  input sig_mmap_reset_reg_reg_0;
  input sig_stat2wsc_status_ready;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_push_to_wsc;
  input sig_tlast_err_stop;
  input m_axi_sg_bvalid;
  input sig_mstr2data_cmd_valid;
  input sig_next_calc_error_reg;
  input sig_dqual_reg_empty;
  input [1:0]m_axi_sg_bresp;
  input [2:0]in;

  wire [3:0]D;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_12 ;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_13 ;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_4 ;
  wire \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_7 ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1__0_n_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire I_WRESP_STATUS_FIFO_n_1;
  wire I_WRESP_STATUS_FIFO_n_3;
  wire [0:0]SR;
  wire [2:0]in;
  wire m_axi_aclk;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire p_4_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_coelsc_reg_empty;
  wire [2:0]sig_dcntl_sfifo_out;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_inhibit_rdy_n;
  wire sig_init_done_3;
  wire sig_init_done_4;
  wire sig_mmap_reset_reg_reg;
  wire sig_mmap_reset_reg_reg_0;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_push_coelsc_reg;
  wire sig_push_to_wsc;
  wire sig_push_to_wsc_reg;
  wire sig_rd_empty;
  wire sig_rd_empty_0;
  wire sig_stat2wsc_status_ready;
  wire sig_statcnt_gt_eq_thres;
  wire sig_tlast_err_stop;
  wire [2:0]sig_wdc_statcnt;
  wire \sig_wdc_statcnt[0]_i_1_n_0 ;
  wire \sig_wdc_statcnt[1]_i_1_n_0 ;
  wire \sig_wdc_statcnt[2]_i_1_n_0 ;
  wire sig_wdc_status_going_full;
  wire sig_wr_fifo;
  wire [1:1]sig_wresp_sfifo_out;
  wire sig_wsc2stat_status_valid;

  system_axi_cdma_0_0_axi_sg_fifo__parameterized2 \GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO 
       (.D(D[2:0]),
        .FIFO_Full_reg(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_7 ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg (\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_4 ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg (\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_13 ),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (sig_inhibit_rdy_n),
        .\INFERRED_GEN.cnt_i_reg[0]_1 (sig_wresp_sfifo_out),
        .\INFERRED_GEN.cnt_i_reg[1] (\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_12 ),
        .\INFERRED_GEN.cnt_i_reg[2] (sig_rd_empty_0),
        .Q(sig_rd_empty),
        .SR(SR),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .out({sig_dcntl_sfifo_out[2],sig_dcntl_sfifo_out[0]}),
        .p_4_out(p_4_out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_init_done_4(sig_init_done_4),
        .sig_mmap_reset_reg_reg(sig_mmap_reset_reg_reg_0),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_push_to_wsc_reg(sig_push_to_wsc_reg),
        .sig_tlast_err_stop(sig_tlast_err_stop),
        .sig_wr_fifo(sig_wr_fifo));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(I_WRESP_STATUS_FIFO_n_1),
        .Q(D[1]),
        .R(\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'h8F)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1__0 
       (.I0(sig_wsc2stat_status_valid),
        .I1(sig_stat2wsc_status_ready),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(p_4_out),
        .Q(D[0]),
        .R(\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_4 ),
        .Q(D[3]),
        .S(\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1__0_n_0 ));
  FDSE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_13 ),
        .Q(sig_coelsc_reg_empty),
        .S(\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(sig_dcntl_sfifo_out[0]),
        .Q(sig_wsc2stat_status_valid),
        .R(\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg 
       (.C(m_axi_aclk),
        .CE(sig_push_coelsc_reg),
        .D(I_WRESP_STATUS_FIFO_n_3),
        .Q(D[2]),
        .R(\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1__0_n_0 ));
  system_axi_cdma_0_0_axi_sg_fifo__parameterized1 I_WRESP_STATUS_FIFO
       (.D(D[2:1]),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg (I_WRESP_STATUS_FIFO_n_1),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg (\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_7 ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg (sig_wresp_sfifo_out),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 (I_WRESP_STATUS_FIFO_n_3),
        .\INFERRED_GEN.cnt_i_reg[2] (sig_rd_empty),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO_n_12 ),
        .Q(sig_rd_empty_0),
        .SR(SR),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .out(sig_dcntl_sfifo_out[2]),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_init_done_3(sig_init_done_3),
        .sig_mmap_reset_reg_reg(sig_mmap_reset_reg_reg),
        .sig_push_coelsc_reg(sig_push_coelsc_reg));
  LUT6 #(
    .INIT(64'hFFFFF4FFFFFFFFFF)) 
    sig_next_calc_error_reg_i_4
       (.I0(sig_stat2wsc_status_ready),
        .I1(sig_wsc2stat_status_valid),
        .I2(sig_wdc_status_going_full),
        .I3(sig_mstr2data_cmd_valid),
        .I4(sig_next_calc_error_reg),
        .I5(sig_dqual_reg_empty),
        .O(sig_dqual_reg_empty_reg));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT5 #(
    .INIT(32'hF20F0FE0)) 
    \sig_wdc_statcnt[0]_i_1 
       (.I0(sig_wdc_statcnt[1]),
        .I1(sig_wdc_statcnt[2]),
        .I2(sig_push_coelsc_reg),
        .I3(sig_wr_fifo),
        .I4(sig_wdc_statcnt[0]),
        .O(\sig_wdc_statcnt[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT5 #(
    .INIT(32'hDF22BB40)) 
    \sig_wdc_statcnt[1]_i_1 
       (.I0(sig_wr_fifo),
        .I1(sig_push_coelsc_reg),
        .I2(sig_wdc_statcnt[2]),
        .I3(sig_wdc_statcnt[1]),
        .I4(sig_wdc_statcnt[0]),
        .O(\sig_wdc_statcnt[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT5 #(
    .INIT(32'hD0F0F0B0)) 
    \sig_wdc_statcnt[2]_i_1 
       (.I0(sig_wr_fifo),
        .I1(sig_push_coelsc_reg),
        .I2(sig_wdc_statcnt[2]),
        .I3(sig_wdc_statcnt[1]),
        .I4(sig_wdc_statcnt[0]),
        .O(\sig_wdc_statcnt[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_wdc_statcnt[0]_i_1_n_0 ),
        .Q(sig_wdc_statcnt[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_wdc_statcnt[1]_i_1_n_0 ),
        .Q(sig_wdc_statcnt[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_wdc_statcnt_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_wdc_statcnt[2]_i_1_n_0 ),
        .Q(sig_wdc_statcnt[2]),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hFE)) 
    sig_wdc_status_going_full_i_1
       (.I0(sig_wdc_statcnt[2]),
        .I1(sig_wdc_statcnt[1]),
        .I2(sig_wdc_statcnt[0]),
        .O(sig_statcnt_gt_eq_thres));
  FDRE #(
    .INIT(1'b0)) 
    sig_wdc_status_going_full_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_statcnt_gt_eq_thres),
        .Q(sig_wdc_status_going_full),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "axi_sg_wrdata_cntl" *) 
module system_axi_cdma_0_0_axi_sg_wrdata_cntl
   (sig_next_calc_error_reg,
    sig_dqual_reg_empty,
    sig_push_to_wsc,
    in,
    sig_cmd2addr_valid1_reg,
    sig_tlast_err_stop,
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg ,
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg_0 ,
    sig_cmd2addr_valid1_reg_0,
    m_axi_sg_wvalid,
    m_axi_sg_wlast,
    sig_calc2dm_calc_err,
    m_axi_aclk,
    SR,
    sig_push_to_wsc_reg_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    follower_full_mm2s,
    p_38_out,
    m_axi_sg_wready,
    \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ,
    sig_addr2wsc_cmd_fifo_empty,
    Q,
    out,
    \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ,
    sig_inhibit_rdy_n,
    FIFO_Full_reg);
  output sig_next_calc_error_reg;
  output sig_dqual_reg_empty;
  output sig_push_to_wsc;
  output [2:0]in;
  output sig_cmd2addr_valid1_reg;
  output sig_tlast_err_stop;
  output \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg ;
  output \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg_0 ;
  output [0:0]sig_cmd2addr_valid1_reg_0;
  output m_axi_sg_wvalid;
  output m_axi_sg_wlast;
  input sig_calc2dm_calc_err;
  input m_axi_aclk;
  input [0:0]SR;
  input sig_push_to_wsc_reg_0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input follower_full_mm2s;
  input p_38_out;
  input m_axi_sg_wready;
  input \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ;
  input sig_addr2wsc_cmd_fifo_empty;
  input [0:0]Q;
  input out;
  input \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  input sig_inhibit_rdy_n;
  input FIFO_Full_reg;

  wire FIFO_Full_reg;
  wire \GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1_n_0 ;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1_n_0 ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg ;
  wire \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg_0 ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire \USE_SINGLE_REG.sig_regfifo_empty_reg_reg ;
  wire follower_full_mm2s;
  wire [2:0]in;
  wire m_axi_aclk;
  wire m_axi_sg_wlast;
  wire m_axi_sg_wlast_INST_0_i_1_n_0;
  wire m_axi_sg_wlast_INST_0_i_2_n_0;
  wire m_axi_sg_wready;
  wire m_axi_sg_wvalid;
  wire m_axi_sg_wvalid_INST_0_i_2_n_0;
  wire out;
  wire [6:0]p_0_in;
  wire p_38_out;
  wire sig_addr2wsc_cmd_fifo_empty;
  wire [2:0]sig_addr_posted_cntr;
  wire \sig_addr_posted_cntr[0]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[1]_i_1_n_0 ;
  wire \sig_addr_posted_cntr[2]_i_1_n_0 ;
  wire sig_calc2dm_calc_err;
  wire sig_cmd2addr_valid1_reg;
  wire [0:0]sig_cmd2addr_valid1_reg_0;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2mstr_cmd_ready;
  wire sig_data2wsc_cmd_cmplt0;
  wire sig_data2wsc_last_err0;
  wire \sig_dbeat_cntr[5]_i_2_n_0 ;
  wire \sig_dbeat_cntr[7]_i_1__1_n_0 ;
  wire \sig_dbeat_cntr[7]_i_2__0_n_0 ;
  wire [7:0]sig_dbeat_cntr_reg__0;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_full;
  wire sig_inhibit_rdy_n;
  wire sig_last_mmap_dbeat;
  wire sig_last_mmap_dbeat_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_ld_new_cmd_reg_i_1_n_0;
  wire sig_next_calc_error_reg;
  wire sig_next_calc_error_reg_i_1_n_0;
  wire sig_next_calc_error_reg_i_3_n_0;
  wire sig_next_cmd_cmplt_reg;
  wire sig_push_err2wsc;
  wire sig_push_err2wsc_i_1_n_0;
  wire sig_push_to_wsc;
  wire sig_push_to_wsc_i_1_n_0;
  wire sig_push_to_wsc_i_2_n_0;
  wire sig_push_to_wsc_reg_0;
  wire sig_tlast_err_stop;

  LUT5 #(
    .INIT(32'hFFFF0800)) 
    \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1 
       (.I0(sig_push_to_wsc),
        .I1(sig_inhibit_rdy_n),
        .I2(FIFO_Full_reg),
        .I3(sig_cmd2addr_valid1_reg),
        .I4(sig_tlast_err_stop),
        .O(\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_tlast_err_stop_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_OMIT_INDET_BTT.sig_tlast_err_stop_i_1_n_0 ),
        .Q(sig_tlast_err_stop),
        .R(SR));
  LUT6 #(
    .INIT(64'hFFFFFFFF8A202020)) 
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1 
       (.I0(sig_next_calc_error_reg_i_3_n_0),
        .I1(m_axi_sg_wlast_INST_0_i_1_n_0),
        .I2(sig_next_cmd_cmplt_reg),
        .I3(Q),
        .I4(p_38_out),
        .I5(sig_cmd2addr_valid1_reg),
        .O(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_i_1_n_0 ),
        .Q(sig_cmd2addr_valid1_reg),
        .R(SR));
  LUT6 #(
    .INIT(64'h00000800FFFFFFFF)) 
    \GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_full_mm2s_i_2 
       (.I0(follower_full_mm2s),
        .I1(p_38_out),
        .I2(sig_cmd2addr_valid1_reg),
        .I3(m_axi_sg_wready),
        .I4(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg_0 ),
        .I5(\GEN_AXI_LITE_SYNC2AXI.sig_composite_sg_reset_n_reg ),
        .O(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg ));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT2 #(
    .INIT(4'h2)) 
    m_axi_sg_wlast_INST_0
       (.I0(sig_dqual_reg_full),
        .I1(m_axi_sg_wlast_INST_0_i_1_n_0),
        .O(m_axi_sg_wlast));
  LUT3 #(
    .INIT(8'hEF)) 
    m_axi_sg_wlast_INST_0_i_1
       (.I0(sig_dbeat_cntr_reg__0[7]),
        .I1(sig_dbeat_cntr_reg__0[6]),
        .I2(m_axi_sg_wlast_INST_0_i_2_n_0),
        .O(m_axi_sg_wlast_INST_0_i_1_n_0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    m_axi_sg_wlast_INST_0_i_2
       (.I0(sig_dbeat_cntr_reg__0[3]),
        .I1(sig_dbeat_cntr_reg__0[2]),
        .I2(sig_dbeat_cntr_reg__0[0]),
        .I3(sig_dbeat_cntr_reg__0[1]),
        .I4(sig_dbeat_cntr_reg__0[4]),
        .I5(sig_dbeat_cntr_reg__0[5]),
        .O(m_axi_sg_wlast_INST_0_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT4 #(
    .INIT(16'h00F8)) 
    m_axi_sg_wvalid_INST_0
       (.I0(p_38_out),
        .I1(follower_full_mm2s),
        .I2(sig_cmd2addr_valid1_reg),
        .I3(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg_0 ),
        .O(m_axi_sg_wvalid));
  LUT6 #(
    .INIT(64'hDDDDDDDDDDDDFFDF)) 
    m_axi_sg_wvalid_INST_0_i_1
       (.I0(sig_dqual_reg_full),
        .I1(sig_next_calc_error_reg),
        .I2(sig_addr_posted_cntr[0]),
        .I3(m_axi_sg_wvalid_INST_0_i_2_n_0),
        .I4(sig_addr_posted_cntr[2]),
        .I5(sig_addr_posted_cntr[1]),
        .O(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT2 #(
    .INIT(4'h2)) 
    m_axi_sg_wvalid_INST_0_i_2
       (.I0(sig_last_mmap_dbeat_reg),
        .I1(out),
        .O(m_axi_sg_wvalid_INST_0_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT5 #(
    .INIT(32'hB9996662)) 
    \sig_addr_posted_cntr[0]_i_1 
       (.I0(out),
        .I1(sig_last_mmap_dbeat_reg),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_addr_posted_cntr[2]),
        .I4(sig_addr_posted_cntr[0]),
        .O(\sig_addr_posted_cntr[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT5 #(
    .INIT(32'hCCBCC2CC)) 
    \sig_addr_posted_cntr[1]_i_1 
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[0]),
        .I3(sig_last_mmap_dbeat_reg),
        .I4(out),
        .O(\sig_addr_posted_cntr[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT5 #(
    .INIT(32'hAAEAA8AA)) 
    \sig_addr_posted_cntr[2]_i_1 
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[0]),
        .I3(sig_last_mmap_dbeat_reg),
        .I4(out),
        .O(\sig_addr_posted_cntr[2]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[0]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[1]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_addr_posted_cntr_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(\sig_addr_posted_cntr[2]_i_1_n_0 ),
        .Q(sig_addr_posted_cntr[2]),
        .R(SR));
  LUT3 #(
    .INIT(8'hDF)) 
    sig_cmd_reg_empty_i_1
       (.I0(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I1(sig_cmd2addr_valid1_reg),
        .I2(sig_addr2wsc_cmd_fifo_empty),
        .O(sig_cmd2addr_valid1_reg_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_data2wsc_calc_err_reg
       (.C(m_axi_aclk),
        .CE(sig_push_to_wsc_i_2_n_0),
        .D(sig_next_calc_error_reg),
        .Q(in[2]),
        .R(sig_push_to_wsc_i_1_n_0));
  LUT5 #(
    .INIT(32'hFFFFF8F0)) 
    sig_data2wsc_cmd_cmplt_i_1__0
       (.I0(p_38_out),
        .I1(Q),
        .I2(sig_next_cmd_cmplt_reg),
        .I3(sig_next_calc_error_reg_i_3_n_0),
        .I4(sig_cmd2addr_valid1_reg),
        .O(sig_data2wsc_cmd_cmplt0));
  FDRE #(
    .INIT(1'b0)) 
    sig_data2wsc_cmd_cmplt_reg
       (.C(m_axi_aclk),
        .CE(sig_push_to_wsc_i_2_n_0),
        .D(sig_data2wsc_cmd_cmplt0),
        .Q(in[0]),
        .R(sig_push_to_wsc_i_1_n_0));
  LUT6 #(
    .INIT(64'hEAEEAEAAAEAAAEAA)) 
    sig_data2wsc_last_err_i_1
       (.I0(sig_cmd2addr_valid1_reg),
        .I1(sig_next_calc_error_reg_i_3_n_0),
        .I2(m_axi_sg_wlast_INST_0_i_1_n_0),
        .I3(sig_next_cmd_cmplt_reg),
        .I4(Q),
        .I5(p_38_out),
        .O(sig_data2wsc_last_err0));
  FDRE #(
    .INIT(1'b0)) 
    sig_data2wsc_last_err_reg
       (.C(m_axi_aclk),
        .CE(sig_push_to_wsc_i_2_n_0),
        .D(sig_data2wsc_last_err0),
        .Q(in[1]),
        .R(sig_push_to_wsc_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \sig_dbeat_cntr[0]_i_1 
       (.I0(sig_dbeat_cntr_reg__0[0]),
        .I1(sig_data2mstr_cmd_ready),
        .O(p_0_in[0]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'h41)) 
    \sig_dbeat_cntr[1]_i_1 
       (.I0(sig_data2mstr_cmd_ready),
        .I1(sig_dbeat_cntr_reg__0[1]),
        .I2(sig_dbeat_cntr_reg__0[0]),
        .O(p_0_in[1]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT4 #(
    .INIT(16'h00E1)) 
    \sig_dbeat_cntr[2]_i_1 
       (.I0(sig_dbeat_cntr_reg__0[0]),
        .I1(sig_dbeat_cntr_reg__0[1]),
        .I2(sig_dbeat_cntr_reg__0[2]),
        .I3(sig_data2mstr_cmd_ready),
        .O(p_0_in[2]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT5 #(
    .INIT(32'h0000FE01)) 
    \sig_dbeat_cntr[3]_i_1 
       (.I0(sig_dbeat_cntr_reg__0[1]),
        .I1(sig_dbeat_cntr_reg__0[0]),
        .I2(sig_dbeat_cntr_reg__0[2]),
        .I3(sig_dbeat_cntr_reg__0[3]),
        .I4(sig_data2mstr_cmd_ready),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'h5555555400000001)) 
    \sig_dbeat_cntr[4]_i_1 
       (.I0(sig_data2mstr_cmd_ready),
        .I1(sig_dbeat_cntr_reg__0[3]),
        .I2(sig_dbeat_cntr_reg__0[2]),
        .I3(sig_dbeat_cntr_reg__0[0]),
        .I4(sig_dbeat_cntr_reg__0[1]),
        .I5(sig_dbeat_cntr_reg__0[4]),
        .O(p_0_in[4]));
  LUT3 #(
    .INIT(8'h06)) 
    \sig_dbeat_cntr[5]_i_1 
       (.I0(\sig_dbeat_cntr[5]_i_2_n_0 ),
        .I1(sig_dbeat_cntr_reg__0[5]),
        .I2(sig_data2mstr_cmd_ready),
        .O(p_0_in[5]));
  LUT5 #(
    .INIT(32'h00000001)) 
    \sig_dbeat_cntr[5]_i_2 
       (.I0(sig_dbeat_cntr_reg__0[4]),
        .I1(sig_dbeat_cntr_reg__0[1]),
        .I2(sig_dbeat_cntr_reg__0[0]),
        .I3(sig_dbeat_cntr_reg__0[2]),
        .I4(sig_dbeat_cntr_reg__0[3]),
        .O(\sig_dbeat_cntr[5]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'h06)) 
    \sig_dbeat_cntr[6]_i_1 
       (.I0(m_axi_sg_wlast_INST_0_i_2_n_0),
        .I1(sig_dbeat_cntr_reg__0[6]),
        .I2(sig_data2mstr_cmd_ready),
        .O(p_0_in[6]));
  LUT3 #(
    .INIT(8'hF8)) 
    \sig_dbeat_cntr[7]_i_1__1 
       (.I0(m_axi_sg_wlast_INST_0_i_1_n_0),
        .I1(sig_next_calc_error_reg_i_3_n_0),
        .I2(sig_data2mstr_cmd_ready),
        .O(\sig_dbeat_cntr[7]_i_1__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT4 #(
    .INIT(16'h5104)) 
    \sig_dbeat_cntr[7]_i_2__0 
       (.I0(sig_data2mstr_cmd_ready),
        .I1(m_axi_sg_wlast_INST_0_i_2_n_0),
        .I2(sig_dbeat_cntr_reg__0[6]),
        .I3(sig_dbeat_cntr_reg__0[7]),
        .O(\sig_dbeat_cntr[7]_i_2__0_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[0] 
       (.C(m_axi_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1__1_n_0 ),
        .D(p_0_in[0]),
        .Q(sig_dbeat_cntr_reg__0[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[1] 
       (.C(m_axi_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1__1_n_0 ),
        .D(p_0_in[1]),
        .Q(sig_dbeat_cntr_reg__0[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[2] 
       (.C(m_axi_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1__1_n_0 ),
        .D(p_0_in[2]),
        .Q(sig_dbeat_cntr_reg__0[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[3] 
       (.C(m_axi_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1__1_n_0 ),
        .D(p_0_in[3]),
        .Q(sig_dbeat_cntr_reg__0[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[4] 
       (.C(m_axi_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1__1_n_0 ),
        .D(p_0_in[4]),
        .Q(sig_dbeat_cntr_reg__0[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[5] 
       (.C(m_axi_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1__1_n_0 ),
        .D(p_0_in[5]),
        .Q(sig_dbeat_cntr_reg__0[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[6] 
       (.C(m_axi_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1__1_n_0 ),
        .D(p_0_in[6]),
        .Q(sig_dbeat_cntr_reg__0[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \sig_dbeat_cntr_reg[7] 
       (.C(m_axi_aclk),
        .CE(\sig_dbeat_cntr[7]_i_1__1_n_0 ),
        .D(\sig_dbeat_cntr[7]_i_2__0_n_0 ),
        .Q(sig_dbeat_cntr_reg__0[7]),
        .R(SR));
  FDSE #(
    .INIT(1'b0)) 
    sig_dqual_reg_empty_reg
       (.C(m_axi_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(1'b0),
        .Q(sig_dqual_reg_empty),
        .S(sig_next_calc_error_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_dqual_reg_full_reg
       (.C(m_axi_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(sig_data2mstr_cmd_ready),
        .Q(sig_dqual_reg_full),
        .R(sig_next_calc_error_reg_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT2 #(
    .INIT(4'h2)) 
    sig_last_mmap_dbeat_reg_i_1
       (.I0(sig_next_calc_error_reg_i_3_n_0),
        .I1(m_axi_sg_wlast_INST_0_i_1_n_0),
        .O(sig_last_mmap_dbeat));
  FDRE #(
    .INIT(1'b0)) 
    sig_last_mmap_dbeat_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_last_mmap_dbeat),
        .Q(sig_last_mmap_dbeat_reg),
        .R(SR));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'h08)) 
    sig_ld_new_cmd_reg_i_1
       (.I0(sig_data2mstr_cmd_ready),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I2(sig_ld_new_cmd_reg),
        .O(sig_ld_new_cmd_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_ld_new_cmd_reg_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_ld_new_cmd_reg_i_1_n_0),
        .Q(sig_ld_new_cmd_reg),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000200FFFFFFFF)) 
    sig_next_calc_error_reg_i_1
       (.I0(sig_dqual_reg_full),
        .I1(sig_next_calc_error_reg),
        .I2(sig_data2mstr_cmd_ready),
        .I3(sig_next_calc_error_reg_i_3_n_0),
        .I4(m_axi_sg_wlast_INST_0_i_1_n_0),
        .I5(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_next_calc_error_reg_i_1_n_0));
  LUT4 #(
    .INIT(16'h007F)) 
    sig_next_calc_error_reg_i_2
       (.I0(sig_addr_posted_cntr[0]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[2]),
        .I3(\USE_SINGLE_REG.sig_regfifo_empty_reg_reg ),
        .O(sig_data2mstr_cmd_ready));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT5 #(
    .INIT(32'h22202020)) 
    sig_next_calc_error_reg_i_3
       (.I0(m_axi_sg_wready),
        .I1(\GEN_Q_FOR_SYNC.MM2S_CHANNEL.follower_empty_mm2s_reg_0 ),
        .I2(sig_cmd2addr_valid1_reg),
        .I3(follower_full_mm2s),
        .I4(p_38_out),
        .O(sig_next_calc_error_reg_i_3_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_calc_error_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(sig_calc2dm_calc_err),
        .Q(sig_next_calc_error_reg),
        .R(sig_next_calc_error_reg_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_next_eof_reg_reg
       (.C(m_axi_aclk),
        .CE(sig_data2mstr_cmd_ready),
        .D(1'b1),
        .Q(sig_next_cmd_cmplt_reg),
        .R(sig_next_calc_error_reg_i_1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT4 #(
    .INIT(16'h0080)) 
    sig_push_err2wsc_i_1
       (.I0(sig_ld_new_cmd_reg),
        .I1(sig_next_calc_error_reg),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_push_err2wsc),
        .O(sig_push_err2wsc_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_push_err2wsc_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(sig_push_err2wsc_i_1_n_0),
        .Q(sig_push_err2wsc),
        .R(1'b0));
  LUT5 #(
    .INIT(32'h4500FFFF)) 
    sig_push_to_wsc_i_1
       (.I0(sig_push_err2wsc),
        .I1(m_axi_sg_wlast_INST_0_i_1_n_0),
        .I2(sig_next_calc_error_reg_i_3_n_0),
        .I3(sig_push_to_wsc_reg_0),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_push_to_wsc_i_1_n_0));
  LUT4 #(
    .INIT(16'h5504)) 
    sig_push_to_wsc_i_2
       (.I0(sig_tlast_err_stop),
        .I1(sig_next_calc_error_reg_i_3_n_0),
        .I2(m_axi_sg_wlast_INST_0_i_1_n_0),
        .I3(sig_push_err2wsc),
        .O(sig_push_to_wsc_i_2_n_0));
  FDRE #(
    .INIT(1'b0)) 
    sig_push_to_wsc_reg
       (.C(m_axi_aclk),
        .CE(sig_push_to_wsc_i_2_n_0),
        .D(sig_push_to_wsc_i_2_n_0),
        .Q(sig_push_to_wsc),
        .R(sig_push_to_wsc_i_1_n_0));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module system_axi_cdma_0_0_cntr_incr_decr_addn_f
   (fifo_full_p1,
    Q,
    sig_push_coelsc_reg,
    sel,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    sig_coelsc_reg_empty,
    sig_inhibit_rdy_n,
    FIFO_Full_reg,
    m_axi_sg_bvalid,
    \INFERRED_GEN.cnt_i_reg[2]_1 ,
    SR,
    m_axi_aclk);
  output fifo_full_p1;
  output [2:0]Q;
  input sig_push_coelsc_reg;
  input sel;
  input \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ;
  input [0:0]\INFERRED_GEN.cnt_i_reg[2]_0 ;
  input sig_coelsc_reg_empty;
  input sig_inhibit_rdy_n;
  input FIFO_Full_reg;
  input m_axi_sg_bvalid;
  input \INFERRED_GEN.cnt_i_reg[2]_1 ;
  input [0:0]SR;
  input m_axi_aclk;

  wire FIFO_Full_reg;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire \INFERRED_GEN.cnt_i[2]_i_2_n_0 ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_1 ;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_aclk;
  wire m_axi_sg_bvalid;
  wire sel;
  wire sig_coelsc_reg_empty;
  wire sig_inhibit_rdy_n;
  wire sig_push_coelsc_reg;

  LUT6 #(
    .INIT(64'h0001044110001000)) 
    FIFO_Full_i_1
       (.I0(Q[2]),
        .I1(sig_push_coelsc_reg),
        .I2(sel),
        .I3(Q[0]),
        .I4(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ),
        .I5(Q[1]),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'hBB4BBBBB44B44444)) 
    \INFERRED_GEN.cnt_i[0]_i_1 
       (.I0(Q[2]),
        .I1(sig_push_coelsc_reg),
        .I2(m_axi_sg_bvalid),
        .I3(FIFO_Full_reg),
        .I4(sig_inhibit_rdy_n),
        .I5(Q[0]),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hAEAAF7FF51550800)) 
    \INFERRED_GEN.cnt_i[1]_i_1 
       (.I0(Q[0]),
        .I1(sig_inhibit_rdy_n),
        .I2(FIFO_Full_reg),
        .I3(m_axi_sg_bvalid),
        .I4(\INFERRED_GEN.cnt_i_reg[2]_1 ),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
  LUT5 #(
    .INIT(32'hAABA45AA)) 
    \INFERRED_GEN.cnt_i[2]_i_1 
       (.I0(Q[2]),
        .I1(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .I2(sig_coelsc_reg_empty),
        .I3(Q[1]),
        .I4(\INFERRED_GEN.cnt_i[2]_i_2_n_0 ),
        .O(addr_i_p1[2]));
  LUT6 #(
    .INIT(64'hDFFF00DFDFFFDFFF)) 
    \INFERRED_GEN.cnt_i[2]_i_2 
       (.I0(m_axi_sg_bvalid),
        .I1(FIFO_Full_reg),
        .I2(sig_inhibit_rdy_n),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(sig_push_coelsc_reg),
        .O(\INFERRED_GEN.cnt_i[2]_i_2_n_0 ));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(SR));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(SR));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module system_axi_cdma_0_0_cntr_incr_decr_addn_f_0
   (FIFO_Full_reg,
    Q,
    fifo_full_p1,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    sig_coelsc_reg_empty,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    \INFERRED_GEN.cnt_i_reg[2]_1 ,
    sel,
    SR,
    m_axi_aclk,
    D);
  output FIFO_Full_reg;
  output [2:0]Q;
  output fifo_full_p1;
  output \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input sig_coelsc_reg_empty;
  input [0:0]\INFERRED_GEN.cnt_i_reg[2]_0 ;
  input \INFERRED_GEN.cnt_i_reg[2]_1 ;
  input sel;
  input [0:0]SR;
  input m_axi_aclk;
  input [0:0]D;

  wire [0:0]D;
  wire FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[2]_1 ;
  wire [2:0]Q;
  wire [0:0]SR;
  wire [2:1]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_aclk;
  wire sel;
  wire sig_coelsc_reg_empty;

  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT5 #(
    .INIT(32'h28290040)) 
    FIFO_Full_i_1__0
       (.I0(\INFERRED_GEN.cnt_i_reg[2]_1 ),
        .I1(sel),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(fifo_full_p1));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'h0D)) 
    FIFO_Full_i_2
       (.I0(sig_coelsc_reg_empty),
        .I1(Q[2]),
        .I2(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .O(FIFO_Full_reg));
  LUT4 #(
    .INIT(16'hE718)) 
    \INFERRED_GEN.cnt_i[1]_i_1__0 
       (.I0(Q[0]),
        .I1(sel),
        .I2(\INFERRED_GEN.cnt_i_reg[2]_1 ),
        .I3(Q[1]),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'h04)) 
    \INFERRED_GEN.cnt_i[1]_i_2 
       (.I0(Q[2]),
        .I1(sig_coelsc_reg_empty),
        .I2(\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .O(\INFERRED_GEN.cnt_i_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT5 #(
    .INIT(32'h1222222E)) 
    \INFERRED_GEN.cnt_i[2]_i_1__0 
       (.I0(Q[2]),
        .I1(\INFERRED_GEN.cnt_i_reg[2]_1 ),
        .I2(Q[0]),
        .I3(sel),
        .I4(Q[1]),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(D),
        .Q(Q[0]),
        .S(SR));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(SR));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(SR));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module system_axi_cdma_0_0_cntr_incr_decr_addn_f_12
   (fifo_full_p1,
    Q,
    sig_dqual_reg_empty_reg,
    D,
    E,
    sig_push_dqual_reg,
    sig_dqual_reg_empty_reg_0,
    sig_ld_new_cmd_reg_reg,
    sig_last_dbeat_reg,
    FIFO_Full_reg,
    FIFO_Full_reg_0,
    sig_inhibit_rdy_n_reg,
    sig_mstr2data_cmd_valid,
    \sig_dbeat_cntr_reg[7] ,
    \sig_dbeat_cntr_reg[2] ,
    out,
    \sig_dbeat_cntr_reg[4] ,
    sig_dqual_reg_empty,
    sig_next_sequential_reg,
    sig_last_dbeat_reg_0,
    sig_halt_reg_reg,
    sig_addr_posted_cntr,
    sig_next_calc_error_reg,
    sig_dqual_reg_full,
    sig_data2rsc_valid,
    sig_rsc2stat_status_valid,
    sig_stat2rsc_status_ready,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_ld_new_cmd_reg,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    \sig_dbeat_cntr_reg[3] ,
    sig_stream_rst,
    m_axi_aclk);
  output fifo_full_p1;
  output [1:0]Q;
  output sig_dqual_reg_empty_reg;
  output [7:0]D;
  output [0:0]E;
  output sig_push_dqual_reg;
  output sig_dqual_reg_empty_reg_0;
  output sig_ld_new_cmd_reg_reg;
  output sig_last_dbeat_reg;
  input FIFO_Full_reg;
  input FIFO_Full_reg_0;
  input sig_inhibit_rdy_n_reg;
  input sig_mstr2data_cmd_valid;
  input [7:0]\sig_dbeat_cntr_reg[7] ;
  input \sig_dbeat_cntr_reg[2] ;
  input [2:0]out;
  input \sig_dbeat_cntr_reg[4] ;
  input sig_dqual_reg_empty;
  input sig_next_sequential_reg;
  input sig_last_dbeat_reg_0;
  input sig_halt_reg_reg;
  input [2:0]sig_addr_posted_cntr;
  input sig_next_calc_error_reg;
  input sig_dqual_reg_full;
  input sig_data2rsc_valid;
  input sig_rsc2stat_status_valid;
  input sig_stat2rsc_status_ready;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_ld_new_cmd_reg;
  input \INFERRED_GEN.cnt_i_reg[0]_0 ;
  input \sig_dbeat_cntr_reg[3] ;
  input sig_stream_rst;
  input m_axi_aclk;

  wire [7:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire \INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire [1:0]Q;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_aclk;
  wire [2:0]out;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2rsc_valid;
  wire \sig_dbeat_cntr[7]_i_4_n_0 ;
  wire \sig_dbeat_cntr[7]_i_7_n_0 ;
  wire \sig_dbeat_cntr_reg[2] ;
  wire \sig_dbeat_cntr_reg[3] ;
  wire \sig_dbeat_cntr_reg[4] ;
  wire [7:0]\sig_dbeat_cntr_reg[7] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_full;
  wire sig_halt_reg_reg;
  wire sig_inhibit_rdy_n_reg;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_ld_new_cmd_reg;
  wire sig_ld_new_cmd_reg_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_sequential_reg;
  wire sig_push_dqual_reg;
  wire sig_rd_empty;
  wire sig_rsc2stat_status_valid;
  wire sig_stat2rsc_status_ready;
  wire sig_stream_rst;

  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h08002880)) 
    FIFO_Full_i_1__1
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(sig_dqual_reg_empty_reg),
        .I3(FIFO_Full_reg),
        .I4(sig_rd_empty),
        .O(fifo_full_p1));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'hAA6A5595)) 
    \INFERRED_GEN.cnt_i[0]_i_1__0 
       (.I0(Q[0]),
        .I1(sig_mstr2data_cmd_valid),
        .I2(sig_inhibit_rdy_n_reg),
        .I3(FIFO_Full_reg_0),
        .I4(sig_dqual_reg_empty_reg),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hA6AAAAAA9A999999)) 
    \INFERRED_GEN.cnt_i[1]_i_1__1 
       (.I0(Q[1]),
        .I1(sig_dqual_reg_empty_reg),
        .I2(FIFO_Full_reg_0),
        .I3(sig_inhibit_rdy_n_reg),
        .I4(sig_mstr2data_cmd_valid),
        .I5(Q[0]),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h60A0A0A3)) 
    \INFERRED_GEN.cnt_i[2]_i_1__1 
       (.I0(sig_rd_empty),
        .I1(FIFO_Full_reg),
        .I2(sig_dqual_reg_empty_reg),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(sig_rd_empty),
        .S(sig_stream_rst));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF01FFFF)) 
    m_axi_rready_INST_0_i_2
       (.I0(sig_addr_posted_cntr[0]),
        .I1(sig_addr_posted_cntr[2]),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_next_calc_error_reg),
        .I4(sig_dqual_reg_full),
        .I5(sig_data2rsc_valid),
        .O(sig_dqual_reg_empty_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'h74)) 
    \sig_dbeat_cntr[0]_i_1__0 
       (.I0(\sig_dbeat_cntr_reg[7] [0]),
        .I1(sig_dqual_reg_empty_reg),
        .I2(out[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT4 #(
    .INIT(16'h9F90)) 
    \sig_dbeat_cntr[1]_i_1__0 
       (.I0(\sig_dbeat_cntr_reg[7] [1]),
        .I1(\sig_dbeat_cntr_reg[7] [0]),
        .I2(sig_dqual_reg_empty_reg),
        .I3(out[1]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hA9FFA900)) 
    \sig_dbeat_cntr[2]_i_1__0 
       (.I0(\sig_dbeat_cntr_reg[7] [2]),
        .I1(\sig_dbeat_cntr_reg[7] [0]),
        .I2(\sig_dbeat_cntr_reg[7] [1]),
        .I3(sig_dqual_reg_empty_reg),
        .I4(out[2]),
        .O(D[2]));
  LUT5 #(
    .INIT(32'hAAA80002)) 
    \sig_dbeat_cntr[3]_i_1__0 
       (.I0(sig_dqual_reg_empty_reg),
        .I1(\sig_dbeat_cntr_reg[7] [0]),
        .I2(\sig_dbeat_cntr_reg[7] [1]),
        .I3(\sig_dbeat_cntr_reg[7] [2]),
        .I4(\sig_dbeat_cntr_reg[7] [3]),
        .O(D[3]));
  LUT6 #(
    .INIT(64'hAAAAAAA800000002)) 
    \sig_dbeat_cntr[4]_i_1__0 
       (.I0(sig_dqual_reg_empty_reg),
        .I1(\sig_dbeat_cntr_reg[7] [0]),
        .I2(\sig_dbeat_cntr_reg[7] [1]),
        .I3(\sig_dbeat_cntr_reg[7] [3]),
        .I4(\sig_dbeat_cntr_reg[7] [2]),
        .I5(\sig_dbeat_cntr_reg[7] [4]),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \sig_dbeat_cntr[5]_i_1__0 
       (.I0(sig_dqual_reg_empty_reg),
        .I1(\sig_dbeat_cntr_reg[2] ),
        .I2(\sig_dbeat_cntr_reg[7] [5]),
        .O(D[5]));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hA208)) 
    \sig_dbeat_cntr[6]_i_1__0 
       (.I0(sig_dqual_reg_empty_reg),
        .I1(\sig_dbeat_cntr_reg[2] ),
        .I2(\sig_dbeat_cntr_reg[7] [5]),
        .I3(\sig_dbeat_cntr_reg[7] [6]),
        .O(D[6]));
  LUT6 #(
    .INIT(64'h55550000FDDDCCCC)) 
    \sig_dbeat_cntr[7]_i_1 
       (.I0(\sig_dbeat_cntr_reg[4] ),
        .I1(sig_dqual_reg_empty),
        .I2(sig_next_sequential_reg),
        .I3(sig_last_dbeat_reg_0),
        .I4(sig_halt_reg_reg),
        .I5(\sig_dbeat_cntr[7]_i_4_n_0 ),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT5 #(
    .INIT(32'hAAA20008)) 
    \sig_dbeat_cntr[7]_i_2 
       (.I0(sig_dqual_reg_empty_reg),
        .I1(\sig_dbeat_cntr_reg[2] ),
        .I2(\sig_dbeat_cntr_reg[7] [6]),
        .I3(\sig_dbeat_cntr_reg[7] [5]),
        .I4(\sig_dbeat_cntr_reg[7] [7]),
        .O(D[7]));
  LUT5 #(
    .INIT(32'hFFFFFFAE)) 
    \sig_dbeat_cntr[7]_i_4 
       (.I0(\sig_dbeat_cntr[7]_i_7_n_0 ),
        .I1(sig_rsc2stat_status_valid),
        .I2(sig_stat2rsc_status_ready),
        .I3(sig_next_calc_error_reg),
        .I4(sig_rd_empty),
        .O(\sig_dbeat_cntr[7]_i_4_n_0 ));
  LUT3 #(
    .INIT(8'h80)) 
    \sig_dbeat_cntr[7]_i_7 
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[0]),
        .O(\sig_dbeat_cntr[7]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hD1FF0000D1000000)) 
    sig_last_dbeat_i_1
       (.I0(\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .I1(sig_dqual_reg_empty_reg),
        .I2(\sig_dbeat_cntr_reg[3] ),
        .I3(E),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I5(sig_last_dbeat_reg_0),
        .O(sig_last_dbeat_reg));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'h04)) 
    sig_ld_new_cmd_reg_i_1__0
       (.I0(sig_dqual_reg_empty_reg),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I2(sig_ld_new_cmd_reg),
        .O(sig_ld_new_cmd_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \sig_next_tag_reg[3]_i_2 
       (.I0(sig_dqual_reg_empty_reg),
        .O(sig_push_dqual_reg));
  LUT5 #(
    .INIT(32'hAAAABFFF)) 
    \sig_next_tag_reg[3]_i_4 
       (.I0(\sig_dbeat_cntr[7]_i_4_n_0 ),
        .I1(sig_halt_reg_reg),
        .I2(sig_last_dbeat_reg_0),
        .I3(sig_next_sequential_reg),
        .I4(sig_dqual_reg_empty),
        .O(sig_dqual_reg_empty_reg));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module system_axi_cdma_0_0_cntr_incr_decr_addn_f_18
   (fifo_full_p1,
    Q,
    sig_push_addr_reg1_out,
    sig_addr_reg_empty,
    sig_halt_reg_reg,
    FIFO_Full_reg,
    sig_mstr2addr_cmd_valid,
    sig_inhibit_rdy_n,
    FIFO_Full_reg_0,
    sig_stream_rst,
    m_axi_aclk);
  output fifo_full_p1;
  output [1:0]Q;
  output sig_push_addr_reg1_out;
  input sig_addr_reg_empty;
  input sig_halt_reg_reg;
  input FIFO_Full_reg;
  input sig_mstr2addr_cmd_valid;
  input sig_inhibit_rdy_n;
  input FIFO_Full_reg_0;
  input sig_stream_rst;
  input m_axi_aclk;

  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire [1:0]Q;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_aclk;
  wire sig_addr_reg_empty;
  wire sig_halt_reg_reg;
  wire sig_inhibit_rdy_n;
  wire sig_mstr2addr_cmd_valid;
  wire sig_push_addr_reg1_out;
  wire sig_rd_empty;
  wire sig_stream_rst;

  LUT6 #(
    .INIT(64'h0020220222020000)) 
    FIFO_Full_i_1__2
       (.I0(Q[1]),
        .I1(sig_rd_empty),
        .I2(sig_addr_reg_empty),
        .I3(sig_halt_reg_reg),
        .I4(Q[0]),
        .I5(FIFO_Full_reg),
        .O(fifo_full_p1));
  LUT5 #(
    .INIT(32'h5595AA6A)) 
    \INFERRED_GEN.cnt_i[0]_i_1__1 
       (.I0(Q[0]),
        .I1(sig_mstr2addr_cmd_valid),
        .I2(sig_inhibit_rdy_n),
        .I3(FIFO_Full_reg_0),
        .I4(sig_push_addr_reg1_out),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hA9AAAAAA6A666666)) 
    \INFERRED_GEN.cnt_i[1]_i_1__2 
       (.I0(Q[1]),
        .I1(sig_push_addr_reg1_out),
        .I2(FIFO_Full_reg_0),
        .I3(sig_inhibit_rdy_n),
        .I4(sig_mstr2addr_cmd_valid),
        .I5(Q[0]),
        .O(addr_i_p1[1]));
  LUT6 #(
    .INIT(64'h77778088FFFF0100)) 
    \INFERRED_GEN.cnt_i[2]_i_1__2 
       (.I0(FIFO_Full_reg),
        .I1(Q[0]),
        .I2(sig_halt_reg_reg),
        .I3(sig_addr_reg_empty),
        .I4(sig_rd_empty),
        .I5(Q[1]),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(sig_rd_empty),
        .S(sig_stream_rst));
  LUT3 #(
    .INIT(8'h04)) 
    sig_addr_valid_reg_i_2__1
       (.I0(sig_rd_empty),
        .I1(sig_addr_reg_empty),
        .I2(sig_halt_reg_reg),
        .O(sig_push_addr_reg1_out));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module system_axi_cdma_0_0_cntr_incr_decr_addn_f_8
   (sig_next_calc_error_reg_reg,
    sig_dqual_reg_empty_reg,
    D,
    E,
    fifo_full_p1,
    FIFO_Full_reg,
    sig_dqual_reg_empty_reg_0,
    sig_dqual_reg_empty_reg_1,
    sig_halt_cmplt_reg,
    sig_ld_new_cmd_reg_reg,
    sig_last_mmap_dbeat_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    \sig_dbeat_cntr_reg[0] ,
    Q,
    \sig_dbeat_cntr_reg[4] ,
    sig_s_ready_out_reg,
    FIFO_Full_reg_0,
    p_1_out,
    sig_inhibit_rdy_n_reg,
    FIFO_Full_reg_1,
    sig_s_ready_out_reg_0,
    sig_dqual_reg_empty,
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ,
    \sig_addr_posted_cntr_reg[1] ,
    \sig_addr_posted_cntr_reg[0] ,
    m_axi_rvalid,
    sig_last_mmap_dbeat_reg,
    sig_halt_reg_reg,
    sig_addr_posted_cntr,
    sig_posted_to_axi_reg,
    sig_dqual_reg_full,
    sig_next_calc_error_reg,
    sig_wdc_status_going_full,
    sig_wsc2stat_status_valid,
    sig_stat2wsc_status_ready,
    sig_last_dbeat_reg,
    sig_next_sequential_reg,
    sig_ld_new_cmd_reg,
    sig_stream_rst,
    m_axi_aclk);
  output sig_next_calc_error_reg_reg;
  output sig_dqual_reg_empty_reg;
  output [4:0]D;
  output [0:0]E;
  output fifo_full_p1;
  output [1:0]FIFO_Full_reg;
  output sig_dqual_reg_empty_reg_0;
  output sig_dqual_reg_empty_reg_1;
  output sig_halt_cmplt_reg;
  output sig_ld_new_cmd_reg_reg;
  input sig_last_mmap_dbeat_0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input \sig_dbeat_cntr_reg[0] ;
  input [7:0]Q;
  input \sig_dbeat_cntr_reg[4] ;
  input sig_s_ready_out_reg;
  input FIFO_Full_reg_0;
  input p_1_out;
  input sig_inhibit_rdy_n_reg;
  input FIFO_Full_reg_1;
  input sig_s_ready_out_reg_0;
  input sig_dqual_reg_empty;
  input \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  input \sig_addr_posted_cntr_reg[1] ;
  input \sig_addr_posted_cntr_reg[0] ;
  input m_axi_rvalid;
  input sig_last_mmap_dbeat_reg;
  input sig_halt_reg_reg;
  input [2:0]sig_addr_posted_cntr;
  input sig_posted_to_axi_reg;
  input sig_dqual_reg_full;
  input sig_next_calc_error_reg;
  input sig_wdc_status_going_full;
  input sig_wsc2stat_status_valid;
  input sig_stat2wsc_status_ready;
  input sig_last_dbeat_reg;
  input sig_next_sequential_reg;
  input sig_ld_new_cmd_reg;
  input sig_stream_rst;
  input m_axi_aclk;

  wire [4:0]D;
  wire [0:0]E;
  wire [1:0]FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire FIFO_Full_reg_1;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  wire [7:0]Q;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_aclk;
  wire m_axi_rvalid;
  wire p_1_out;
  wire [2:0]sig_addr_posted_cntr;
  wire \sig_addr_posted_cntr_reg[0] ;
  wire \sig_addr_posted_cntr_reg[1] ;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire \sig_dbeat_cntr_reg[0] ;
  wire \sig_dbeat_cntr_reg[4] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_empty_reg_1;
  wire sig_dqual_reg_full;
  wire sig_halt_cmplt_reg;
  wire sig_halt_reg_reg;
  wire sig_inhibit_rdy_n_reg;
  wire sig_last_dbeat_reg;
  wire sig_last_mmap_dbeat_0;
  wire sig_last_mmap_dbeat_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_ld_new_cmd_reg_reg;
  wire sig_next_calc_error_reg;
  wire sig_next_calc_error_reg_i_4__0_n_0;
  wire sig_next_calc_error_reg_i_5_n_0;
  wire sig_next_calc_error_reg_i_7_n_0;
  wire sig_next_calc_error_reg_reg;
  wire sig_next_sequential_reg;
  wire sig_posted_to_axi_reg;
  wire sig_rd_empty;
  wire sig_s_ready_out_reg;
  wire sig_s_ready_out_reg_0;
  wire sig_stat2wsc_status_ready;
  wire sig_stream_rst;
  wire sig_wdc_status_going_full;
  wire sig_wsc2stat_status_valid;

  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'h80009200)) 
    FIFO_Full_i_1__3
       (.I0(FIFO_Full_reg[0]),
        .I1(sig_dqual_reg_empty_reg),
        .I2(FIFO_Full_reg_0),
        .I3(FIFO_Full_reg[1]),
        .I4(sig_rd_empty),
        .O(fifo_full_p1));
  LUT5 #(
    .INIT(32'h5595AA6A)) 
    \INFERRED_GEN.cnt_i[0]_i_1__2 
       (.I0(FIFO_Full_reg[0]),
        .I1(p_1_out),
        .I2(sig_inhibit_rdy_n_reg),
        .I3(FIFO_Full_reg_1),
        .I4(sig_dqual_reg_empty_reg),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hAAEAFF7F55150080)) 
    \INFERRED_GEN.cnt_i[1]_i_1__3 
       (.I0(FIFO_Full_reg[0]),
        .I1(p_1_out),
        .I2(sig_inhibit_rdy_n_reg),
        .I3(FIFO_Full_reg_1),
        .I4(sig_dqual_reg_empty_reg),
        .I5(FIFO_Full_reg[1]),
        .O(addr_i_p1[1]));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT5 #(
    .INIT(32'h006A03AA)) 
    \INFERRED_GEN.cnt_i[2]_i_1__3 
       (.I0(sig_rd_empty),
        .I1(FIFO_Full_reg[1]),
        .I2(FIFO_Full_reg_0),
        .I3(sig_dqual_reg_empty_reg),
        .I4(FIFO_Full_reg[0]),
        .O(addr_i_p1[2]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(FIFO_Full_reg[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(FIFO_Full_reg[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(sig_rd_empty),
        .S(sig_stream_rst));
  LUT6 #(
    .INIT(64'h0010FFFFFFFFFFFF)) 
    m_axi_rready_INST_0_i_1
       (.I0(sig_addr_posted_cntr[1]),
        .I1(sig_addr_posted_cntr[2]),
        .I2(sig_last_mmap_dbeat_reg),
        .I3(sig_posted_to_axi_reg),
        .I4(sig_dqual_reg_full),
        .I5(sig_halt_cmplt_reg),
        .O(sig_dqual_reg_empty_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT4 #(
    .INIT(16'h5554)) 
    m_axi_rready_INST_0_i_3
       (.I0(sig_next_calc_error_reg),
        .I1(sig_addr_posted_cntr[2]),
        .I2(sig_addr_posted_cntr[1]),
        .I3(sig_addr_posted_cntr[0]),
        .O(sig_halt_cmplt_reg));
  LUT5 #(
    .INIT(32'h0000AAA9)) 
    \sig_dbeat_cntr[3]_i_1__1 
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(sig_dqual_reg_empty_reg),
        .O(D[0]));
  LUT6 #(
    .INIT(64'h00000000FFFE0001)) 
    \sig_dbeat_cntr[4]_i_1__1 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[4]),
        .I5(sig_dqual_reg_empty_reg),
        .O(D[1]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT4 #(
    .INIT(16'h00E1)) 
    \sig_dbeat_cntr[5]_i_1__1 
       (.I0(Q[4]),
        .I1(\sig_dbeat_cntr_reg[0] ),
        .I2(Q[5]),
        .I3(sig_dqual_reg_empty_reg),
        .O(D[2]));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT5 #(
    .INIT(32'h0000FE01)) 
    \sig_dbeat_cntr[6]_i_1__1 
       (.I0(\sig_dbeat_cntr_reg[0] ),
        .I1(Q[4]),
        .I2(Q[5]),
        .I3(Q[6]),
        .I4(sig_dqual_reg_empty_reg),
        .O(D[3]));
  LUT3 #(
    .INIT(8'hEA)) 
    \sig_dbeat_cntr[7]_i_1__0 
       (.I0(sig_dqual_reg_empty_reg),
        .I1(\sig_dbeat_cntr_reg[4] ),
        .I2(sig_s_ready_out_reg),
        .O(E));
  LUT6 #(
    .INIT(64'h00000000FFFE0001)) 
    \sig_dbeat_cntr[7]_i_2__1 
       (.I0(\sig_dbeat_cntr_reg[0] ),
        .I1(Q[4]),
        .I2(Q[6]),
        .I3(Q[5]),
        .I4(Q[7]),
        .I5(sig_dqual_reg_empty_reg),
        .O(D[4]));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'h08)) 
    sig_ld_new_cmd_reg_i_1__1
       (.I0(sig_dqual_reg_empty_reg),
        .I1(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I2(sig_ld_new_cmd_reg),
        .O(sig_ld_new_cmd_reg_reg));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'h4F)) 
    sig_next_calc_error_reg_i_1__0
       (.I0(sig_dqual_reg_empty_reg),
        .I1(sig_last_mmap_dbeat_0),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .O(sig_next_calc_error_reg_reg));
  LUT6 #(
    .INIT(64'h00000000FFFF0010)) 
    sig_next_calc_error_reg_i_2__0
       (.I0(sig_dqual_reg_empty_reg_0),
        .I1(sig_dqual_reg_empty_reg_1),
        .I2(sig_s_ready_out_reg_0),
        .I3(sig_next_calc_error_reg_i_4__0_n_0),
        .I4(sig_dqual_reg_empty),
        .I5(sig_next_calc_error_reg_i_5_n_0),
        .O(sig_dqual_reg_empty_reg));
  LUT6 #(
    .INIT(64'hFFFF000010111011)) 
    sig_next_calc_error_reg_i_3__0
       (.I0(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ),
        .I1(\sig_addr_posted_cntr_reg[1] ),
        .I2(\sig_addr_posted_cntr_reg[0] ),
        .I3(m_axi_rvalid),
        .I4(sig_last_mmap_dbeat_reg),
        .I5(sig_halt_reg_reg),
        .O(sig_dqual_reg_empty_reg_1));
  LUT2 #(
    .INIT(4'h7)) 
    sig_next_calc_error_reg_i_4__0
       (.I0(sig_last_dbeat_reg),
        .I1(sig_next_sequential_reg),
        .O(sig_next_calc_error_reg_i_4__0_n_0));
  LUT6 #(
    .INIT(64'hFFFEFFFEFFFFFFFE)) 
    sig_next_calc_error_reg_i_5
       (.I0(sig_next_calc_error_reg_i_7_n_0),
        .I1(sig_rd_empty),
        .I2(sig_wdc_status_going_full),
        .I3(sig_next_calc_error_reg),
        .I4(sig_wsc2stat_status_valid),
        .I5(sig_stat2wsc_status_ready),
        .O(sig_next_calc_error_reg_i_5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'h80)) 
    sig_next_calc_error_reg_i_7
       (.I0(sig_addr_posted_cntr[2]),
        .I1(sig_addr_posted_cntr[1]),
        .I2(sig_addr_posted_cntr[0]),
        .O(sig_next_calc_error_reg_i_7_n_0));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module system_axi_cdma_0_0_cntr_incr_decr_addn_f_9
   (fifo_full_p1,
    Q,
    sig_posted_to_axi_2_reg,
    sig_halt_reg_reg,
    sig_addr_reg_empty_reg,
    FIFO_Full_reg,
    p_12_out,
    sig_inhibit_rdy_n,
    FIFO_Full_reg_0,
    sig_halt_reg_reg_0,
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ,
    sig_stream_rst,
    m_axi_aclk);
  output fifo_full_p1;
  output [1:0]Q;
  output sig_posted_to_axi_2_reg;
  input sig_halt_reg_reg;
  input sig_addr_reg_empty_reg;
  input FIFO_Full_reg;
  input p_12_out;
  input sig_inhibit_rdy_n;
  input FIFO_Full_reg_0;
  input sig_halt_reg_reg_0;
  input \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  input sig_stream_rst;
  input m_axi_aclk;

  wire FIFO_Full_reg;
  wire FIFO_Full_reg_0;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  wire \INFERRED_GEN.cnt_i[2]_i_2__0_n_0 ;
  wire [1:0]Q;
  wire [2:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_aclk;
  wire p_12_out;
  wire sig_addr_reg_empty_reg;
  wire sig_halt_reg_reg;
  wire sig_halt_reg_reg_0;
  wire sig_inhibit_rdy_n;
  wire sig_posted_to_axi_2_reg;
  wire sig_rd_empty;
  wire sig_stream_rst;

  LUT6 #(
    .INIT(64'h040B0B0000000000)) 
    FIFO_Full_i_1__6
       (.I0(sig_halt_reg_reg),
        .I1(sig_addr_reg_empty_reg),
        .I2(sig_rd_empty),
        .I3(FIFO_Full_reg),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(fifo_full_p1));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'h5595AA6A)) 
    \INFERRED_GEN.cnt_i[0]_i_1__5 
       (.I0(Q[0]),
        .I1(p_12_out),
        .I2(sig_inhibit_rdy_n),
        .I3(FIFO_Full_reg_0),
        .I4(sig_posted_to_axi_2_reg),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hA9AAAAAA6A666666)) 
    \INFERRED_GEN.cnt_i[1]_i_1__6 
       (.I0(Q[1]),
        .I1(sig_posted_to_axi_2_reg),
        .I2(FIFO_Full_reg_0),
        .I3(sig_inhibit_rdy_n),
        .I4(p_12_out),
        .I5(Q[0]),
        .O(addr_i_p1[1]));
  LUT6 #(
    .INIT(64'h7878787878787178)) 
    \INFERRED_GEN.cnt_i[2]_i_1__6 
       (.I0(Q[1]),
        .I1(\INFERRED_GEN.cnt_i[2]_i_2__0_n_0 ),
        .I2(sig_rd_empty),
        .I3(sig_addr_reg_empty_reg),
        .I4(sig_halt_reg_reg_0),
        .I5(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ),
        .O(addr_i_p1[2]));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT5 #(
    .INIT(32'hFF404000)) 
    \INFERRED_GEN.cnt_i[2]_i_2__0 
       (.I0(FIFO_Full_reg_0),
        .I1(sig_inhibit_rdy_n),
        .I2(p_12_out),
        .I3(Q[0]),
        .I4(sig_posted_to_axi_2_reg),
        .O(\INFERRED_GEN.cnt_i[2]_i_2__0_n_0 ));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(sig_rd_empty),
        .S(sig_stream_rst));
  LUT4 #(
    .INIT(16'h0004)) 
    sig_addr_valid_reg_i_2__2
       (.I0(sig_rd_empty),
        .I1(sig_addr_reg_empty_reg),
        .I2(sig_halt_reg_reg_0),
        .I3(\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ),
        .O(sig_posted_to_axi_2_reg));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module system_axi_cdma_0_0_cntr_incr_decr_addn_f__parameterized0
   (fifo_full_p1,
    Q,
    sig_wr_fifo,
    sig_push_coelsc_reg,
    sig_inhibit_rdy_n,
    FIFO_Full_reg,
    m_axi_bvalid,
    \INFERRED_GEN.cnt_i_reg[3]_0 ,
    sig_stream_rst,
    m_axi_aclk);
  output fifo_full_p1;
  output [3:0]Q;
  output sig_wr_fifo;
  input sig_push_coelsc_reg;
  input sig_inhibit_rdy_n;
  input FIFO_Full_reg;
  input m_axi_bvalid;
  input \INFERRED_GEN.cnt_i_reg[3]_0 ;
  input sig_stream_rst;
  input m_axi_aclk;

  wire FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i_reg[3]_0 ;
  wire [3:0]Q;
  wire [3:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_aclk;
  wire m_axi_bvalid;
  wire sig_inhibit_rdy_n;
  wire sig_push_coelsc_reg;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  LUT6 #(
    .INIT(64'h1001012000000000)) 
    FIFO_Full_i_1__4
       (.I0(Q[1]),
        .I1(Q[3]),
        .I2(sig_push_coelsc_reg),
        .I3(sig_wr_fifo),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'hA6AAA6AA5955A6AA)) 
    \INFERRED_GEN.cnt_i[0]_i_1__3 
       (.I0(Q[0]),
        .I1(sig_inhibit_rdy_n),
        .I2(FIFO_Full_reg),
        .I3(m_axi_bvalid),
        .I4(sig_push_coelsc_reg),
        .I5(Q[3]),
        .O(addr_i_p1[0]));
  LUT6 #(
    .INIT(64'hAEAAF7FF51550800)) 
    \INFERRED_GEN.cnt_i[1]_i_1__4 
       (.I0(Q[0]),
        .I1(sig_inhibit_rdy_n),
        .I2(FIFO_Full_reg),
        .I3(m_axi_bvalid),
        .I4(\INFERRED_GEN.cnt_i_reg[3]_0 ),
        .I5(Q[1]),
        .O(addr_i_p1[1]));
  LUT6 #(
    .INIT(64'h7F7FFE7F80800180)) 
    \INFERRED_GEN.cnt_i[2]_i_1__4 
       (.I0(sig_wr_fifo),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(sig_push_coelsc_reg),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(addr_i_p1[2]));
  LUT6 #(
    .INIT(64'h7078F0F0F0F0F1F0)) 
    \INFERRED_GEN.cnt_i[3]_i_1 
       (.I0(sig_wr_fifo),
        .I1(Q[0]),
        .I2(Q[3]),
        .I3(sig_push_coelsc_reg),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(addr_i_p1[3]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[3]),
        .Q(Q[3]),
        .S(sig_stream_rst));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[5][0]_srl6_i_1 
       (.I0(m_axi_bvalid),
        .I1(FIFO_Full_reg),
        .I2(sig_inhibit_rdy_n),
        .O(sig_wr_fifo));
endmodule

(* ORIG_REF_NAME = "cntr_incr_decr_addn_f" *) 
module system_axi_cdma_0_0_cntr_incr_decr_addn_f__parameterized0_7
   (fifo_full_p1,
    Q,
    \INFERRED_GEN.cnt_i_reg[1]_0 ,
    \INFERRED_GEN.cnt_i_reg[3]_0 ,
    sig_wr_fifo,
    sig_tlast_err_stop,
    sig_push_to_wsc,
    sig_inhibit_rdy_n_reg,
    FIFO_Full_reg,
    sig_coelsc_reg_empty,
    \INFERRED_GEN.cnt_i_reg[3]_1 ,
    sig_stream_rst,
    m_axi_aclk);
  output fifo_full_p1;
  output [3:0]Q;
  output \INFERRED_GEN.cnt_i_reg[1]_0 ;
  input \INFERRED_GEN.cnt_i_reg[3]_0 ;
  input sig_wr_fifo;
  input sig_tlast_err_stop;
  input sig_push_to_wsc;
  input sig_inhibit_rdy_n_reg;
  input FIFO_Full_reg;
  input sig_coelsc_reg_empty;
  input [0:0]\INFERRED_GEN.cnt_i_reg[3]_1 ;
  input sig_stream_rst;
  input m_axi_aclk;

  wire FIFO_Full_reg;
  wire \INFERRED_GEN.cnt_i_reg[1]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[3]_0 ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[3]_1 ;
  wire [3:0]Q;
  wire [3:0]addr_i_p1;
  wire fifo_full_p1;
  wire m_axi_aclk;
  wire sig_coelsc_reg_empty;
  wire sig_inhibit_rdy_n_reg;
  wire sig_push_to_wsc;
  wire sig_stream_rst;
  wire sig_tlast_err_stop;
  wire sig_wr_fifo;

  LUT6 #(
    .INIT(64'h300101C000000000)) 
    FIFO_Full_i_1__5
       (.I0(Q[3]),
        .I1(Q[1]),
        .I2(\INFERRED_GEN.cnt_i_reg[3]_0 ),
        .I3(sig_wr_fifo),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(fifo_full_p1));
  LUT6 #(
    .INIT(64'h55556555AAAA9AAA)) 
    \INFERRED_GEN.cnt_i[0]_i_1__4 
       (.I0(Q[0]),
        .I1(sig_tlast_err_stop),
        .I2(sig_push_to_wsc),
        .I3(sig_inhibit_rdy_n_reg),
        .I4(FIFO_Full_reg),
        .I5(\INFERRED_GEN.cnt_i_reg[3]_0 ),
        .O(addr_i_p1[0]));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'hE718)) 
    \INFERRED_GEN.cnt_i[1]_i_1__5 
       (.I0(Q[0]),
        .I1(sig_wr_fifo),
        .I2(\INFERRED_GEN.cnt_i_reg[3]_0 ),
        .I3(Q[1]),
        .O(addr_i_p1[1]));
  LUT3 #(
    .INIT(8'h04)) 
    \INFERRED_GEN.cnt_i[1]_i_2__0 
       (.I0(Q[3]),
        .I1(sig_coelsc_reg_empty),
        .I2(\INFERRED_GEN.cnt_i_reg[3]_1 ),
        .O(\INFERRED_GEN.cnt_i_reg[1]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT5 #(
    .INIT(32'hAA6AA9AA)) 
    \INFERRED_GEN.cnt_i[2]_i_1__5 
       (.I0(Q[2]),
        .I1(sig_wr_fifo),
        .I2(Q[0]),
        .I3(\INFERRED_GEN.cnt_i_reg[3]_0 ),
        .I4(Q[1]),
        .O(addr_i_p1[2]));
  LUT6 #(
    .INIT(64'h070F0F1F08000010)) 
    \INFERRED_GEN.cnt_i[3]_i_1__0 
       (.I0(sig_wr_fifo),
        .I1(Q[0]),
        .I2(\INFERRED_GEN.cnt_i_reg[3]_0 ),
        .I3(Q[1]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(addr_i_p1[3]));
  FDSE \INFERRED_GEN.cnt_i_reg[0] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[0]),
        .Q(Q[0]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[1] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[1]),
        .Q(Q[1]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[2] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[2]),
        .Q(Q[2]),
        .S(sig_stream_rst));
  FDSE \INFERRED_GEN.cnt_i_reg[3] 
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(addr_i_p1[3]),
        .Q(Q[3]),
        .S(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module system_axi_cdma_0_0_dynshreg_f
   (\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ,
    sel,
    out,
    D,
    m_axi_sg_bvalid,
    FIFO_Full_reg,
    sig_inhibit_rdy_n,
    m_axi_sg_bresp,
    addr,
    m_axi_aclk);
  output \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  output sel;
  input [0:0]out;
  input [1:0]D;
  input m_axi_sg_bvalid;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n;
  input [1:0]m_axi_sg_bresp;
  input [0:1]addr;
  input m_axi_aclk;

  wire [1:0]D;
  wire FIFO_Full_reg;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  wire [0:1]addr;
  wire m_axi_aclk;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire [0:0]out;
  wire sel;
  wire sig_inhibit_rdy_n;
  wire [0:0]sig_wresp_sfifo_out;

  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'h5540)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_i_1 
       (.I0(out),
        .I1(\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .I2(sig_wresp_sfifo_out),
        .I3(D[0]),
        .O(\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT4 #(
    .INIT(16'h4544)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_i_1 
       (.I0(out),
        .I1(D[1]),
        .I2(sig_wresp_sfifo_out),
        .I3(\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .O(\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][0]_srl3 
       (.A0(addr[1]),
        .A1(addr[0]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(m_axi_sg_bresp[0]),
        .Q(sig_wresp_sfifo_out));
  LUT3 #(
    .INIT(8'h20)) 
    \INFERRED_GEN.data_reg[2][0]_srl3_i_1 
       (.I0(m_axi_sg_bvalid),
        .I1(FIFO_Full_reg),
        .I2(sig_inhibit_rdy_n),
        .O(sel));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][1]_srl3 
       (.A0(addr[1]),
        .A1(addr[0]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(m_axi_sg_bresp[1]),
        .Q(\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module system_axi_cdma_0_0_dynshreg_f__parameterized0
   (D,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ,
    out,
    sel,
    p_4_out,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ,
    FIFO_Full_reg,
    sig_inhibit_rdy_n_reg,
    sig_push_to_wsc,
    sig_tlast_err_stop,
    Q,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    \INFERRED_GEN.cnt_i_reg[0] ,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sig_coelsc_reg_empty,
    in,
    m_axi_aclk);
  output [0:0]D;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ;
  output [1:0]out;
  output sel;
  output p_4_out;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n_reg;
  input sig_push_to_wsc;
  input sig_tlast_err_stop;
  input [2:0]Q;
  input [2:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  input [0:0]\INFERRED_GEN.cnt_i_reg[0] ;
  input [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  input sig_coelsc_reg_empty;
  input [2:0]in;
  input m_axi_aclk;

  wire [0:0]D;
  wire FIFO_Full_reg;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ;
  wire [2:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[0] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  wire [2:0]Q;
  wire [2:0]in;
  wire m_axi_aclk;
  wire [1:0]out;
  wire p_4_out;
  wire sel;
  wire sig_coelsc_reg_empty;
  wire [1:1]sig_dcntl_sfifo_out;
  wire sig_inhibit_rdy_n_reg;
  wire sig_push_to_wsc;
  wire sig_tlast_err_stop;

  LUT5 #(
    .INIT(32'h0000FB00)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_2 
       (.I0(sig_dcntl_sfifo_out),
        .I1(\INFERRED_GEN.cnt_i_reg[2] ),
        .I2(out[1]),
        .I3(sig_coelsc_reg_empty),
        .I4(Q[2]),
        .O(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ));
  LUT3 #(
    .INIT(8'hFE)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_3 
       (.I0(\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg [0]),
        .I1(sig_dcntl_sfifo_out),
        .I2(out[1]),
        .O(p_4_out));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_i_1 
       (.I0(\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg [0]),
        .I1(sig_dcntl_sfifo_out),
        .I2(out[1]),
        .I3(\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg [2]),
        .I4(\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg [1]),
        .I5(\INFERRED_GEN.cnt_i_reg[0] ),
        .O(\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_i_1 
       (.I0(out[0]),
        .O(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ));
  LUT6 #(
    .INIT(64'h55556555AAAA9AAA)) 
    \INFERRED_GEN.cnt_i[0]_i_1__6 
       (.I0(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ),
        .I1(FIFO_Full_reg),
        .I2(sig_inhibit_rdy_n_reg),
        .I3(sig_push_to_wsc),
        .I4(sig_tlast_err_stop),
        .I5(Q[0]),
        .O(D));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][0]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][0]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(in[0]),
        .Q(out[0]));
  LUT4 #(
    .INIT(16'h0040)) 
    \INFERRED_GEN.data_reg[2][0]_srl3_i_1__0 
       (.I0(FIFO_Full_reg),
        .I1(sig_inhibit_rdy_n_reg),
        .I2(sig_push_to_wsc),
        .I3(sig_tlast_err_stop),
        .O(sel));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][1]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][1]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(in[1]),
        .Q(sig_dcntl_sfifo_out));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][2]_srl3 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[2][2]_srl3 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sel),
        .CLK(m_axi_aclk),
        .D(in[2]),
        .Q(out[1]));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module system_axi_cdma_0_0_dynshreg_f__parameterized1
   (sig_calc_error_reg_reg,
    sig_addr_valid_reg_reg,
    out,
    FIFO_Full_reg,
    sig_inhibit_rdy_n,
    p_12_out,
    in,
    Q,
    m_axi_aclk);
  output sig_calc_error_reg_reg;
  output sig_addr_valid_reg_reg;
  output [38:0]out;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n;
  input p_12_out;
  input [36:0]in;
  input [1:0]Q;
  input m_axi_aclk;

  wire FIFO_Full_reg;
  wire [1:0]Q;
  wire [36:0]in;
  wire m_axi_aclk;
  wire [38:0]out;
  wire p_12_out;
  wire sig_addr_valid_reg_reg;
  wire sig_calc_error_reg_reg;
  wire sig_inhibit_rdy_n;

  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][10]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][12]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][13]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[9]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][14]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][15]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][16]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][17]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][18]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][22]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][23]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][24]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][25]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][26]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][27]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][28]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][29]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][30]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][31]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][32]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][33]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][34]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][35]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][36]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[32]),
        .Q(out[32]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][37]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[33]),
        .Q(out[33]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][38]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[34]),
        .Q(out[34]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][44]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(1'b1),
        .Q(out[35]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][45]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(1'b1),
        .Q(out[36]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][47]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][47]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[35]),
        .Q(out[37]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][4]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h40)) 
    \INFERRED_GEN.data_reg[3][4]_srl4_i_1__0 
       (.I0(FIFO_Full_reg),
        .I1(sig_inhibit_rdy_n),
        .I2(p_12_out),
        .O(sig_calc_error_reg_reg));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][50]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[36]),
        .Q(out[38]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][5]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][6]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][7]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][9]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[5]),
        .Q(out[5]));
  LUT1 #(
    .INIT(2'h1)) 
    sig_addr_valid_reg_i_3__2
       (.I0(out[38]),
        .O(sig_addr_valid_reg_reg));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module system_axi_cdma_0_0_dynshreg_f__parameterized1_19
   (sig_calc_error_reg_reg,
    sig_addr_valid_reg_reg,
    out,
    FIFO_Full_reg,
    sig_inhibit_rdy_n,
    sig_mstr2addr_cmd_valid,
    in,
    Q,
    m_axi_aclk);
  output sig_calc_error_reg_reg;
  output sig_addr_valid_reg_reg;
  output [38:0]out;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n;
  input sig_mstr2addr_cmd_valid;
  input [36:0]in;
  input [1:0]Q;
  input m_axi_aclk;

  wire FIFO_Full_reg;
  wire [1:0]Q;
  wire [36:0]in;
  wire m_axi_aclk;
  wire [38:0]out;
  wire sig_addr_valid_reg_reg;
  wire sig_calc_error_reg_reg;
  wire sig_inhibit_rdy_n;
  wire sig_mstr2addr_cmd_valid;

  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][10]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][10]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[6]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][11]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][11]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][12]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][12]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][13]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][13]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[9]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][14]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][14]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][15]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][16]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][17]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][18]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][22]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][23]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][24]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][25]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][26]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][27]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][28]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][29]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][30]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][31]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[27]),
        .Q(out[27]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][32]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[28]),
        .Q(out[28]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][33]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[29]),
        .Q(out[29]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][34]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[30]),
        .Q(out[30]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][35]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[31]),
        .Q(out[31]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][36]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][36]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[32]),
        .Q(out[32]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][37]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][37]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[33]),
        .Q(out[33]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][38]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][38]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[34]),
        .Q(out[34]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][44]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][44]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(1'b1),
        .Q(out[35]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][45]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][45]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(1'b1),
        .Q(out[36]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][47]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][47]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[35]),
        .Q(out[37]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][4]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][4]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h40)) 
    \INFERRED_GEN.data_reg[3][4]_srl4_i_1 
       (.I0(FIFO_Full_reg),
        .I1(sig_inhibit_rdy_n),
        .I2(sig_mstr2addr_cmd_valid),
        .O(sig_calc_error_reg_reg));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][50]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][50]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[36]),
        .Q(out[38]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][5]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][5]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][6]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][6]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][7]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][9]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[5]),
        .Q(out[5]));
  LUT1 #(
    .INIT(2'h1)) 
    sig_addr_valid_reg_i_3__1
       (.I0(out[38]),
        .O(sig_addr_valid_reg_reg));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module system_axi_cdma_0_0_dynshreg_f__parameterized2
   (sig_next_calc_error_reg_reg,
    sig_first_dbeat_reg,
    out,
    sig_first_dbeat_reg_0,
    FIFO_Full_reg,
    sig_inhibit_rdy_n_reg,
    sig_mstr2data_cmd_valid,
    sig_first_dbeat,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_last_dbeat_reg,
    \sig_dbeat_cntr_reg[6] ,
    in,
    Q,
    m_axi_aclk);
  output sig_next_calc_error_reg_reg;
  output sig_first_dbeat_reg;
  output [26:0]out;
  output sig_first_dbeat_reg_0;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n_reg;
  input sig_mstr2data_cmd_valid;
  input sig_first_dbeat;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_last_dbeat_reg;
  input \sig_dbeat_cntr_reg[6] ;
  input [26:0]in;
  input [1:0]Q;
  input m_axi_aclk;

  wire FIFO_Full_reg;
  wire [1:0]Q;
  wire [26:0]in;
  wire m_axi_aclk;
  wire [26:0]out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire \sig_dbeat_cntr_reg[6] ;
  wire sig_first_dbeat;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_inhibit_rdy_n_reg;
  wire sig_last_dbeat_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg_reg;

  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][0]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h40)) 
    \INFERRED_GEN.data_reg[3][0]_srl4_i_1 
       (.I0(FIFO_Full_reg),
        .I1(sig_inhibit_rdy_n_reg),
        .I2(sig_mstr2data_cmd_valid),
        .O(sig_next_calc_error_reg_reg));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][15]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[7]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][16]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[8]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][17]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[9]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][18]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[10]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[11]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][1]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[12]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[13]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][22]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[14]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][23]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[15]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][24]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[16]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][25]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[17]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][26]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[18]),
        .Q(out[18]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][27]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[19]),
        .Q(out[19]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][28]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[20]),
        .Q(out[20]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][29]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[21]),
        .Q(out[21]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][2]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][30]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[22]),
        .Q(out[22]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][32]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[23]),
        .Q(out[23]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][33]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[24]),
        .Q(out[24]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][34]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[25]),
        .Q(out[25]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][35]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[26]),
        .Q(out[26]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][3]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][7]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[4]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[5]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][9]_srl4 
       (.A0(Q[0]),
        .A1(Q[1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[6]),
        .Q(out[6]));
  LUT5 #(
    .INIT(32'h00A0C0A0)) 
    sig_first_dbeat_i_1
       (.I0(sig_first_dbeat_reg),
        .I1(sig_first_dbeat),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(sig_last_dbeat_reg),
        .I4(\sig_dbeat_cntr_reg[6] ),
        .O(sig_first_dbeat_reg_0));
  LUT3 #(
    .INIT(8'hFE)) 
    sig_last_dbeat_i_2
       (.I0(out[6]),
        .I1(out[4]),
        .I2(out[5]),
        .O(sig_first_dbeat_reg));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module system_axi_cdma_0_0_dynshreg_f__parameterized3
   (\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    sig_data2wsc_calc_err_reg,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ,
    sig_wr_fifo,
    m_axi_bresp,
    addr,
    m_axi_aclk);
  output \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  input [0:0]sig_data2wsc_calc_err_reg;
  input [1:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  input sig_wr_fifo;
  input [1:0]m_axi_bresp;
  input [0:2]addr;
  input m_axi_aclk;

  wire \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire [1:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  wire [0:2]addr;
  wire m_axi_aclk;
  wire [1:0]m_axi_bresp;
  wire [0:0]sig_data2wsc_calc_err_reg;
  wire sig_wr_fifo;
  wire [1:0]sig_wresp_sfifo_out;

  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h5444)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_i_1__0 
       (.I0(sig_data2wsc_calc_err_reg),
        .I1(\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 [0]),
        .I2(sig_wresp_sfifo_out[1]),
        .I3(sig_wresp_sfifo_out[0]),
        .O(\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT4 #(
    .INIT(16'h4544)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_i_1__0 
       (.I0(sig_data2wsc_calc_err_reg),
        .I1(\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 [1]),
        .I2(sig_wresp_sfifo_out[0]),
        .I3(sig_wresp_sfifo_out[1]),
        .O(\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][0]_srl6 
       (.A0(addr[2]),
        .A1(addr[1]),
        .A2(addr[0]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(m_axi_bresp[0]),
        .Q(sig_wresp_sfifo_out[0]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][1]_srl6 
       (.A0(addr[2]),
        .A1(addr[1]),
        .A2(addr[0]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(m_axi_bresp[1]),
        .Q(sig_wresp_sfifo_out[1]));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module system_axi_cdma_0_0_dynshreg_f__parameterized4
   (E,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ,
    sig_wr_fifo,
    D,
    out,
    p_4_out,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ,
    Q,
    \INFERRED_GEN.cnt_i_reg[3] ,
    sig_coelsc_reg_empty,
    \INFERRED_GEN.cnt_i_reg[3]_0 ,
    FIFO_Full_reg,
    sig_inhibit_rdy_n_reg,
    sig_push_to_wsc,
    sig_tlast_err_stop,
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ,
    in,
    m_axi_aclk);
  output [0:0]E;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ;
  output sig_wr_fifo;
  output [2:0]D;
  output [5:0]out;
  output p_4_out;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ;
  input [3:0]Q;
  input [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  input sig_coelsc_reg_empty;
  input [3:0]\INFERRED_GEN.cnt_i_reg[3]_0 ;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n_reg;
  input sig_push_to_wsc;
  input sig_tlast_err_stop;
  input [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  input [0:6]in;
  input m_axi_aclk;

  wire [2:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  wire [3:0]\INFERRED_GEN.cnt_i_reg[3]_0 ;
  wire [3:0]Q;
  wire [0:6]in;
  wire m_axi_aclk;
  wire [5:0]out;
  wire p_4_out;
  wire sig_coelsc_reg_empty;
  wire [1:1]sig_dcntl_sfifo_out;
  wire sig_inhibit_rdy_n_reg;
  wire sig_push_to_wsc;
  wire sig_tlast_err_stop;
  wire sig_wr_fifo;

  LUT3 #(
    .INIT(8'hFE)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_i_1 
       (.I0(\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ),
        .I1(sig_dcntl_sfifo_out),
        .I2(out[1]),
        .O(p_4_out));
  LUT1 #(
    .INIT(2'h1)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_i_1__0 
       (.I0(out[0]),
        .O(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ));
  LUT5 #(
    .INIT(32'h0000FB00)) 
    \GEN_OMIT_INDET_BTT.sig_coelsc_tag_reg[3]_i_2 
       (.I0(sig_dcntl_sfifo_out),
        .I1(\INFERRED_GEN.cnt_i_reg[3] ),
        .I2(out[1]),
        .I3(sig_coelsc_reg_empty),
        .I4(\INFERRED_GEN.cnt_i_reg[3]_0 [3]),
        .O(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][0]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][0]_srl6 
       (.A0(\INFERRED_GEN.cnt_i_reg[3]_0 [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[3]_0 [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[3]_0 [2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[6]),
        .Q(out[0]));
  LUT4 #(
    .INIT(16'h0040)) 
    \INFERRED_GEN.data_reg[5][0]_srl6_i_1__0 
       (.I0(FIFO_Full_reg),
        .I1(sig_inhibit_rdy_n_reg),
        .I2(sig_push_to_wsc),
        .I3(sig_tlast_err_stop),
        .O(sig_wr_fifo));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][1]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][1]_srl6 
       (.A0(\INFERRED_GEN.cnt_i_reg[3]_0 [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[3]_0 [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[3]_0 [2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[5]),
        .Q(sig_dcntl_sfifo_out));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][2]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][2]_srl6 
       (.A0(\INFERRED_GEN.cnt_i_reg[3]_0 [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[3]_0 [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[3]_0 [2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[4]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][3]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][3]_srl6 
       (.A0(\INFERRED_GEN.cnt_i_reg[3]_0 [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[3]_0 [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[3]_0 [2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[3]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][4]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][4]_srl6 
       (.A0(\INFERRED_GEN.cnt_i_reg[3]_0 [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[3]_0 [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[3]_0 [2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[2]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][5]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][5]_srl6 
       (.A0(\INFERRED_GEN.cnt_i_reg[3]_0 [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[3]_0 [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[3]_0 [2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[1]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[5][6]_srl6 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[5][6]_srl6 
       (.A0(\INFERRED_GEN.cnt_i_reg[3]_0 [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[3]_0 [1]),
        .A2(\INFERRED_GEN.cnt_i_reg[3]_0 [2]),
        .A3(1'b0),
        .CE(sig_wr_fifo),
        .CLK(m_axi_aclk),
        .D(in[0]),
        .Q(out[5]));
  LUT6 #(
    .INIT(64'hCC33CC3333C4CC33)) 
    \sig_wdc_statcnt[1]_i_1 
       (.I0(Q[2]),
        .I1(Q[1]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(sig_wr_fifo),
        .I5(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ),
        .O(D[0]));
  LUT5 #(
    .INIT(32'hBF40F40B)) 
    \sig_wdc_statcnt[2]_i_1 
       (.I0(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ),
        .I1(sig_wr_fifo),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(Q[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h6662666666666664)) 
    \sig_wdc_statcnt[3]_i_1 
       (.I0(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ),
        .I1(sig_wr_fifo),
        .I2(Q[0]),
        .I3(Q[3]),
        .I4(Q[1]),
        .I5(Q[2]),
        .O(E));
  LUT6 #(
    .INIT(64'hF0E1F0E178F0F0E1)) 
    \sig_wdc_statcnt[3]_i_2 
       (.I0(Q[1]),
        .I1(Q[2]),
        .I2(Q[3]),
        .I3(Q[0]),
        .I4(sig_wr_fifo),
        .I5(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ),
        .O(D[2]));
endmodule

(* ORIG_REF_NAME = "dynshreg_f" *) 
module system_axi_cdma_0_0_dynshreg_f__parameterized5
   (D,
    sig_next_calc_error_reg_reg,
    sig_last_dbeat_reg,
    sig_first_dbeat_reg,
    out,
    sig_s_ready_out_reg,
    Q,
    FIFO_Full_reg,
    sig_inhibit_rdy_n_reg,
    p_1_out,
    sig_s_ready_out_reg_0,
    sig_s_ready_out_reg_1,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_last_dbeat_reg_0,
    sig_first_dbeat_reg_0,
    \sig_dbeat_cntr_reg[4] ,
    sig_s_ready_out_reg_2,
    in,
    \INFERRED_GEN.cnt_i_reg[1] ,
    m_axi_aclk);
  output [2:0]D;
  output sig_next_calc_error_reg_reg;
  output sig_last_dbeat_reg;
  output sig_first_dbeat_reg;
  output [23:0]out;
  input sig_s_ready_out_reg;
  input [2:0]Q;
  input FIFO_Full_reg;
  input sig_inhibit_rdy_n_reg;
  input p_1_out;
  input sig_s_ready_out_reg_0;
  input sig_s_ready_out_reg_1;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_last_dbeat_reg_0;
  input sig_first_dbeat_reg_0;
  input \sig_dbeat_cntr_reg[4] ;
  input sig_s_ready_out_reg_2;
  input [26:0]in;
  input [1:0]\INFERRED_GEN.cnt_i_reg[1] ;
  input m_axi_aclk;

  wire [2:0]D;
  wire FIFO_Full_reg;
  wire [1:0]\INFERRED_GEN.cnt_i_reg[1] ;
  wire [2:0]Q;
  wire [26:0]in;
  wire m_axi_aclk;
  wire [23:0]out;
  wire [9:7]p_0_out;
  wire p_1_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire \sig_dbeat_cntr_reg[4] ;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_inhibit_rdy_n_reg;
  wire sig_last_dbeat_i_2__0_n_0;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_next_calc_error_reg_reg;
  wire sig_s_ready_out_reg;
  wire sig_s_ready_out_reg_0;
  wire sig_s_ready_out_reg_1;
  wire sig_s_ready_out_reg_2;

  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][0]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][0]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[0]),
        .Q(out[0]));
  LUT3 #(
    .INIT(8'h40)) 
    \INFERRED_GEN.data_reg[3][0]_srl4_i_1__0 
       (.I0(FIFO_Full_reg),
        .I1(sig_inhibit_rdy_n_reg),
        .I2(p_1_out),
        .O(sig_next_calc_error_reg_reg));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][15]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][15]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[7]),
        .Q(out[4]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][16]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][16]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[8]),
        .Q(out[5]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][17]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][17]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[9]),
        .Q(out[6]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][18]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][18]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[10]),
        .Q(out[7]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][19]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][19]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[11]),
        .Q(out[8]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][1]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][1]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[1]),
        .Q(out[1]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][20]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][20]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[12]),
        .Q(out[9]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][21]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][21]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[13]),
        .Q(out[10]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][22]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][22]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[14]),
        .Q(out[11]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][23]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][23]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[15]),
        .Q(out[12]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][24]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][24]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[16]),
        .Q(out[13]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][25]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][25]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[17]),
        .Q(out[14]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][26]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][26]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[18]),
        .Q(out[15]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][27]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][27]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[19]),
        .Q(out[16]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][28]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][28]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[20]),
        .Q(out[17]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][29]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][29]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[21]),
        .Q(out[18]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][2]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][2]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[2]),
        .Q(out[2]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][30]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][30]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[22]),
        .Q(out[19]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][32]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][32]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[23]),
        .Q(out[20]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][33]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][33]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[24]),
        .Q(out[21]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][34]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][34]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[25]),
        .Q(out[22]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][35]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][35]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[26]),
        .Q(out[23]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][3]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][3]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[3]),
        .Q(out[3]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][7]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][7]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[4]),
        .Q(p_0_out[7]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][8]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[5]),
        .Q(p_0_out[8]));
  (* srl_bus_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3] " *) 
  (* srl_name = "U0/\GEN_SG_MODE.I_SG_MODE_WRAP/I_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][9]_srl4 " *) 
  SRL16E #(
    .INIT(16'h0000)) 
    \INFERRED_GEN.data_reg[3][9]_srl4 
       (.A0(\INFERRED_GEN.cnt_i_reg[1] [0]),
        .A1(\INFERRED_GEN.cnt_i_reg[1] [1]),
        .A2(1'b0),
        .A3(1'b0),
        .CE(sig_next_calc_error_reg_reg),
        .CLK(m_axi_aclk),
        .D(in[6]),
        .Q(p_0_out[9]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \sig_dbeat_cntr[0]_i_1__1 
       (.I0(p_0_out[7]),
        .I1(sig_s_ready_out_reg),
        .I2(Q[0]),
        .O(D[0]));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT4 #(
    .INIT(16'hB88B)) 
    \sig_dbeat_cntr[1]_i_1__1 
       (.I0(p_0_out[8]),
        .I1(sig_s_ready_out_reg),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(D[1]));
  LUT5 #(
    .INIT(32'hBBB8888B)) 
    \sig_dbeat_cntr[2]_i_1__1 
       (.I0(p_0_out[9]),
        .I1(sig_s_ready_out_reg),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(D[2]));
  LUT6 #(
    .INIT(64'hC0C0C0C000A0A0A0)) 
    sig_first_dbeat_i_1__0
       (.I0(sig_first_dbeat_reg_0),
        .I1(sig_last_dbeat_i_2__0_n_0),
        .I2(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I3(\sig_dbeat_cntr_reg[4] ),
        .I4(sig_s_ready_out_reg_2),
        .I5(sig_s_ready_out_reg),
        .O(sig_first_dbeat_reg));
  LUT6 #(
    .INIT(64'h55CF000055C00000)) 
    sig_last_dbeat_i_1__0
       (.I0(sig_last_dbeat_i_2__0_n_0),
        .I1(sig_s_ready_out_reg_0),
        .I2(sig_s_ready_out_reg_1),
        .I3(sig_s_ready_out_reg),
        .I4(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .I5(sig_last_dbeat_reg_0),
        .O(sig_last_dbeat_reg));
  LUT3 #(
    .INIT(8'hFE)) 
    sig_last_dbeat_i_2__0
       (.I0(p_0_out[9]),
        .I1(p_0_out[7]),
        .I2(p_0_out[8]),
        .O(sig_last_dbeat_i_2__0_n_0));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module system_axi_cdma_0_0_srl_fifo_f
   (\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ,
    Q,
    m_axi_sg_bready,
    SR,
    m_axi_aclk,
    out,
    D,
    sig_push_coelsc_reg,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sig_coelsc_reg_empty,
    sig_inhibit_rdy_n,
    m_axi_sg_bvalid,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    m_axi_sg_bresp);
  output \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  output [0:0]Q;
  output m_axi_sg_bready;
  input [0:0]SR;
  input m_axi_aclk;
  input [0:0]out;
  input [1:0]D;
  input sig_push_coelsc_reg;
  input \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ;
  input [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  input sig_coelsc_reg_empty;
  input sig_inhibit_rdy_n;
  input m_axi_sg_bvalid;
  input \INFERRED_GEN.cnt_i_reg[2]_0 ;
  input [1:0]m_axi_sg_bresp;

  wire [1:0]D;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire m_axi_aclk;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire [0:0]out;
  wire sig_coelsc_reg_empty;
  wire sig_inhibit_rdy_n;
  wire sig_push_coelsc_reg;

  system_axi_cdma_0_0_srl_fifo_rbu_f I_SRL_FIFO_RBU_F
       (.D(D),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 (\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .Q(Q),
        .SR(SR),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_bready(m_axi_sg_bready),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .out(out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_coelsc_reg(sig_push_coelsc_reg));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module system_axi_cdma_0_0_srl_fifo_f__parameterized0
   (\INFERRED_GEN.cnt_i_reg[0] ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ,
    out,
    FIFO_Full_reg,
    Q,
    sel,
    sig_push_to_wsc_reg,
    p_4_out,
    \INFERRED_GEN.cnt_i_reg[1] ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ,
    SR,
    m_axi_aclk,
    sig_inhibit_rdy_n_reg,
    sig_push_to_wsc,
    sig_tlast_err_stop,
    D,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    sig_coelsc_reg_empty,
    \INFERRED_GEN.cnt_i_reg[2] ,
    in);
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ;
  output [1:0]out;
  output FIFO_Full_reg;
  output [0:0]Q;
  output sel;
  output sig_push_to_wsc_reg;
  output p_4_out;
  output \INFERRED_GEN.cnt_i_reg[1] ;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ;
  input [0:0]SR;
  input m_axi_aclk;
  input sig_inhibit_rdy_n_reg;
  input sig_push_to_wsc;
  input sig_tlast_err_stop;
  input [2:0]D;
  input [0:0]\INFERRED_GEN.cnt_i_reg[0]_0 ;
  input sig_coelsc_reg_empty;
  input [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  input [2:0]in;

  wire [2:0]D;
  wire FIFO_Full_reg;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire [2:0]in;
  wire m_axi_aclk;
  wire [1:0]out;
  wire p_4_out;
  wire sel;
  wire sig_coelsc_reg_empty;
  wire sig_inhibit_rdy_n_reg;
  wire sig_push_to_wsc;
  wire sig_push_to_wsc_reg;
  wire sig_tlast_err_stop;

  system_axi_cdma_0_0_srl_fifo_rbu_f__parameterized0 I_SRL_FIFO_RBU_F
       (.D(D),
        .FIFO_Full_reg_0(FIFO_Full_reg),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 (sel),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .Q(Q),
        .SR(SR),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .p_4_out(p_4_out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_push_to_wsc_reg(sig_push_to_wsc_reg),
        .sig_tlast_err_stop(sig_tlast_err_stop));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module system_axi_cdma_0_0_srl_fifo_f__parameterized1
   (sig_calc_error_reg_reg,
    sig_posted_to_axi_2_reg,
    sig_addr_valid_reg_reg,
    out,
    sig_stream_rst,
    m_axi_aclk,
    sig_halt_reg_reg,
    sig_addr_reg_empty_reg,
    p_12_out,
    sig_inhibit_rdy_n,
    sig_halt_reg_reg_0,
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ,
    in);
  output sig_calc_error_reg_reg;
  output sig_posted_to_axi_2_reg;
  output sig_addr_valid_reg_reg;
  output [38:0]out;
  input sig_stream_rst;
  input m_axi_aclk;
  input sig_halt_reg_reg;
  input sig_addr_reg_empty_reg;
  input p_12_out;
  input sig_inhibit_rdy_n;
  input sig_halt_reg_reg_0;
  input \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  input [36:0]in;

  wire \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  wire [36:0]in;
  wire m_axi_aclk;
  wire [38:0]out;
  wire p_12_out;
  wire sig_addr_reg_empty_reg;
  wire sig_addr_valid_reg_reg;
  wire sig_calc_error_reg_reg;
  wire sig_halt_reg_reg;
  wire sig_halt_reg_reg_0;
  wire sig_inhibit_rdy_n;
  wire sig_posted_to_axi_2_reg;
  wire sig_stream_rst;

  system_axi_cdma_0_0_srl_fifo_rbu_f__parameterized1 I_SRL_FIFO_RBU_F
       (.\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg (\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .p_12_out(p_12_out),
        .sel(sig_calc_error_reg_reg),
        .sig_addr_reg_empty_reg(sig_addr_reg_empty_reg),
        .sig_addr_valid_reg_reg(sig_addr_valid_reg_reg),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_halt_reg_reg_0(sig_halt_reg_reg_0),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module system_axi_cdma_0_0_srl_fifo_f__parameterized1_16
   (sig_calc_error_reg_reg,
    sig_push_addr_reg1_out,
    sig_addr_valid_reg_reg,
    out,
    sig_stream_rst,
    m_axi_aclk,
    sig_addr_reg_empty,
    sig_halt_reg_reg,
    sig_mstr2addr_cmd_valid,
    sig_inhibit_rdy_n,
    in);
  output sig_calc_error_reg_reg;
  output sig_push_addr_reg1_out;
  output sig_addr_valid_reg_reg;
  output [38:0]out;
  input sig_stream_rst;
  input m_axi_aclk;
  input sig_addr_reg_empty;
  input sig_halt_reg_reg;
  input sig_mstr2addr_cmd_valid;
  input sig_inhibit_rdy_n;
  input [36:0]in;

  wire [36:0]in;
  wire m_axi_aclk;
  wire [38:0]out;
  wire sig_addr_reg_empty;
  wire sig_addr_valid_reg_reg;
  wire sig_calc_error_reg_reg;
  wire sig_halt_reg_reg;
  wire sig_inhibit_rdy_n;
  wire sig_mstr2addr_cmd_valid;
  wire sig_push_addr_reg1_out;
  wire sig_stream_rst;

  system_axi_cdma_0_0_srl_fifo_rbu_f__parameterized1_17 I_SRL_FIFO_RBU_F
       (.in(in),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .sel(sig_calc_error_reg_reg),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_addr_valid_reg_reg(sig_addr_valid_reg_reg),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module system_axi_cdma_0_0_srl_fifo_f__parameterized2
   (\INFERRED_GEN.cnt_i_reg[1] ,
    sig_dqual_reg_empty_reg,
    sig_next_calc_error_reg_reg,
    D,
    E,
    sig_push_dqual_reg,
    sig_dqual_reg_empty_reg_0,
    sig_ld_new_cmd_reg_reg,
    sig_last_dbeat_reg,
    sig_first_dbeat_reg,
    out,
    sig_stream_rst,
    m_axi_aclk,
    sig_inhibit_rdy_n_reg,
    sig_mstr2data_cmd_valid,
    Q,
    \sig_dbeat_cntr_reg[2] ,
    \sig_dbeat_cntr_reg[4] ,
    sig_dqual_reg_empty,
    sig_next_sequential_reg,
    sig_last_dbeat_reg_0,
    sig_halt_reg_reg,
    sig_addr_posted_cntr,
    sig_next_calc_error_reg,
    sig_dqual_reg_full,
    sig_data2rsc_valid,
    sig_rsc2stat_status_valid,
    sig_stat2rsc_status_ready,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_ld_new_cmd_reg,
    \sig_dbeat_cntr_reg[3] ,
    sig_first_dbeat,
    \sig_dbeat_cntr_reg[6] ,
    in);
  output \INFERRED_GEN.cnt_i_reg[1] ;
  output sig_dqual_reg_empty_reg;
  output sig_next_calc_error_reg_reg;
  output [7:0]D;
  output [0:0]E;
  output sig_push_dqual_reg;
  output sig_dqual_reg_empty_reg_0;
  output sig_ld_new_cmd_reg_reg;
  output sig_last_dbeat_reg;
  output sig_first_dbeat_reg;
  output [23:0]out;
  input sig_stream_rst;
  input m_axi_aclk;
  input sig_inhibit_rdy_n_reg;
  input sig_mstr2data_cmd_valid;
  input [7:0]Q;
  input \sig_dbeat_cntr_reg[2] ;
  input \sig_dbeat_cntr_reg[4] ;
  input sig_dqual_reg_empty;
  input sig_next_sequential_reg;
  input sig_last_dbeat_reg_0;
  input sig_halt_reg_reg;
  input [2:0]sig_addr_posted_cntr;
  input sig_next_calc_error_reg;
  input sig_dqual_reg_full;
  input sig_data2rsc_valid;
  input sig_rsc2stat_status_valid;
  input sig_stat2rsc_status_ready;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_ld_new_cmd_reg;
  input \sig_dbeat_cntr_reg[3] ;
  input sig_first_dbeat;
  input \sig_dbeat_cntr_reg[6] ;
  input [26:0]in;

  wire [7:0]D;
  wire [0:0]E;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [7:0]Q;
  wire [26:0]in;
  wire m_axi_aclk;
  wire [23:0]out;
  wire [2:0]sig_addr_posted_cntr;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2rsc_valid;
  wire \sig_dbeat_cntr_reg[2] ;
  wire \sig_dbeat_cntr_reg[3] ;
  wire \sig_dbeat_cntr_reg[4] ;
  wire \sig_dbeat_cntr_reg[6] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat;
  wire sig_first_dbeat_reg;
  wire sig_halt_reg_reg;
  wire sig_inhibit_rdy_n_reg;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_ld_new_cmd_reg;
  wire sig_ld_new_cmd_reg_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_calc_error_reg_reg;
  wire sig_next_sequential_reg;
  wire sig_push_dqual_reg;
  wire sig_rsc2stat_status_valid;
  wire sig_stat2rsc_status_ready;
  wire sig_stream_rst;

  system_axi_cdma_0_0_srl_fifo_rbu_f__parameterized2 I_SRL_FIFO_RBU_F
       (.D(D),
        .E(E),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .Q(Q),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .sel(sig_next_calc_error_reg_reg),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .\sig_dbeat_cntr_reg[2] (\sig_dbeat_cntr_reg[2] ),
        .\sig_dbeat_cntr_reg[3] (\sig_dbeat_cntr_reg[3] ),
        .\sig_dbeat_cntr_reg[4] (\sig_dbeat_cntr_reg[4] ),
        .\sig_dbeat_cntr_reg[6] (\sig_dbeat_cntr_reg[6] ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_first_dbeat(sig_first_dbeat),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_0),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_ld_new_cmd_reg_reg(sig_ld_new_cmd_reg_reg),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_push_dqual_reg(sig_push_dqual_reg),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module system_axi_cdma_0_0_srl_fifo_f__parameterized3
   (D,
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    m_axi_bready,
    \INFERRED_GEN.cnt_i_reg[2] ,
    E,
    sig_stream_rst,
    m_axi_aclk,
    Q,
    out,
    sig_data2wsc_calc_err_reg,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ,
    sig_halt_reg_reg,
    sig_inhibit_rdy_n,
    sig_push_coelsc_reg,
    m_axi_bvalid,
    \INFERRED_GEN.cnt_i_reg[3] ,
    m_axi_bresp);
  output [2:0]D;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  output m_axi_bready;
  output [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  output [0:0]E;
  input sig_stream_rst;
  input m_axi_aclk;
  input [3:0]Q;
  input out;
  input [0:0]sig_data2wsc_calc_err_reg;
  input [1:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  input sig_halt_reg_reg;
  input sig_inhibit_rdy_n;
  input sig_push_coelsc_reg;
  input m_axi_bvalid;
  input \INFERRED_GEN.cnt_i_reg[3] ;
  input [1:0]m_axi_bresp;

  wire [2:0]D;
  wire [0:0]E;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire [1:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[3] ;
  wire [3:0]Q;
  wire m_axi_aclk;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire out;
  wire [0:0]sig_data2wsc_calc_err_reg;
  wire sig_halt_reg_reg;
  wire sig_inhibit_rdy_n;
  wire sig_push_coelsc_reg;
  wire sig_stream_rst;

  system_axi_cdma_0_0_srl_fifo_rbu_f__parameterized3 I_SRL_FIFO_RBU_F
       (.D(D),
        .E(E),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 (\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .\INFERRED_GEN.cnt_i_reg[3] (\INFERRED_GEN.cnt_i_reg[3] ),
        .Q(Q),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_bready(m_axi_bready),
        .m_axi_bresp(m_axi_bresp),
        .m_axi_bvalid(m_axi_bvalid),
        .out(out),
        .sig_data2wsc_calc_err_reg(sig_data2wsc_calc_err_reg),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_stream_rst(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module system_axi_cdma_0_0_srl_fifo_f__parameterized4
   (\INFERRED_GEN.cnt_i_reg[0] ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ,
    E,
    D,
    out,
    p_4_out,
    \INFERRED_GEN.cnt_i_reg[1] ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ,
    sig_stream_rst,
    m_axi_aclk,
    Q,
    sig_tlast_err_stop,
    sig_push_to_wsc,
    sig_inhibit_rdy_n_reg,
    \INFERRED_GEN.cnt_i_reg[3] ,
    sig_coelsc_reg_empty,
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ,
    in);
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ;
  output [0:0]E;
  output [2:0]D;
  output [5:0]out;
  output p_4_out;
  output \INFERRED_GEN.cnt_i_reg[1] ;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ;
  input sig_stream_rst;
  input m_axi_aclk;
  input [3:0]Q;
  input sig_tlast_err_stop;
  input sig_push_to_wsc;
  input sig_inhibit_rdy_n_reg;
  input [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  input sig_coelsc_reg_empty;
  input [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  input [0:6]in;

  wire [2:0]D;
  wire [0:0]E;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  wire [3:0]Q;
  wire [0:6]in;
  wire m_axi_aclk;
  wire [5:0]out;
  wire p_4_out;
  wire sig_coelsc_reg_empty;
  wire sig_inhibit_rdy_n_reg;
  wire sig_push_to_wsc;
  wire sig_stream_rst;
  wire sig_tlast_err_stop;

  system_axi_cdma_0_0_srl_fifo_rbu_f__parameterized4 I_SRL_FIFO_RBU_F
       (.D(D),
        .E(E),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[3] (\INFERRED_GEN.cnt_i_reg[3] ),
        .Q(Q),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .p_4_out(p_4_out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_err_stop(sig_tlast_err_stop));
endmodule

(* ORIG_REF_NAME = "srl_fifo_f" *) 
module system_axi_cdma_0_0_srl_fifo_f__parameterized5
   (\INFERRED_GEN.cnt_i_reg[1] ,
    sig_next_calc_error_reg_reg,
    sig_dqual_reg_empty_reg,
    D,
    E,
    sig_next_calc_error_reg_reg_0,
    sig_dqual_reg_empty_reg_0,
    sig_dqual_reg_empty_reg_1,
    sig_halt_cmplt_reg,
    sig_last_dbeat_reg,
    sig_ld_new_cmd_reg_reg,
    sig_first_dbeat_reg,
    out,
    sig_stream_rst,
    m_axi_aclk,
    sig_last_mmap_dbeat_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    \sig_dbeat_cntr_reg[0] ,
    Q,
    \sig_dbeat_cntr_reg[4] ,
    sig_s_ready_out_reg,
    p_1_out,
    sig_inhibit_rdy_n_reg,
    sig_s_ready_out_reg_0,
    sig_dqual_reg_empty,
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ,
    \sig_addr_posted_cntr_reg[1] ,
    \sig_addr_posted_cntr_reg[0] ,
    m_axi_rvalid,
    sig_last_mmap_dbeat_reg,
    sig_halt_reg_reg,
    sig_addr_posted_cntr,
    sig_posted_to_axi_reg,
    sig_dqual_reg_full,
    sig_next_calc_error_reg,
    sig_wdc_status_going_full,
    sig_wsc2stat_status_valid,
    sig_stat2wsc_status_ready,
    sig_last_dbeat_reg_0,
    sig_next_sequential_reg,
    sig_s_ready_out_reg_1,
    sig_s_ready_out_reg_2,
    sig_ld_new_cmd_reg,
    sig_first_dbeat_reg_0,
    in);
  output \INFERRED_GEN.cnt_i_reg[1] ;
  output sig_next_calc_error_reg_reg;
  output sig_dqual_reg_empty_reg;
  output [7:0]D;
  output [0:0]E;
  output sig_next_calc_error_reg_reg_0;
  output sig_dqual_reg_empty_reg_0;
  output sig_dqual_reg_empty_reg_1;
  output sig_halt_cmplt_reg;
  output sig_last_dbeat_reg;
  output sig_ld_new_cmd_reg_reg;
  output sig_first_dbeat_reg;
  output [23:0]out;
  input sig_stream_rst;
  input m_axi_aclk;
  input sig_last_mmap_dbeat_0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input \sig_dbeat_cntr_reg[0] ;
  input [7:0]Q;
  input \sig_dbeat_cntr_reg[4] ;
  input sig_s_ready_out_reg;
  input p_1_out;
  input sig_inhibit_rdy_n_reg;
  input sig_s_ready_out_reg_0;
  input sig_dqual_reg_empty;
  input \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  input \sig_addr_posted_cntr_reg[1] ;
  input \sig_addr_posted_cntr_reg[0] ;
  input m_axi_rvalid;
  input sig_last_mmap_dbeat_reg;
  input sig_halt_reg_reg;
  input [2:0]sig_addr_posted_cntr;
  input sig_posted_to_axi_reg;
  input sig_dqual_reg_full;
  input sig_next_calc_error_reg;
  input sig_wdc_status_going_full;
  input sig_wsc2stat_status_valid;
  input sig_stat2wsc_status_ready;
  input sig_last_dbeat_reg_0;
  input sig_next_sequential_reg;
  input sig_s_ready_out_reg_1;
  input sig_s_ready_out_reg_2;
  input sig_ld_new_cmd_reg;
  input sig_first_dbeat_reg_0;
  input [26:0]in;

  wire [7:0]D;
  wire [0:0]E;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [7:0]Q;
  wire [26:0]in;
  wire m_axi_aclk;
  wire m_axi_rvalid;
  wire [23:0]out;
  wire p_1_out;
  wire [2:0]sig_addr_posted_cntr;
  wire \sig_addr_posted_cntr_reg[0] ;
  wire \sig_addr_posted_cntr_reg[1] ;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire \sig_dbeat_cntr_reg[0] ;
  wire \sig_dbeat_cntr_reg[4] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_empty_reg_1;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_halt_cmplt_reg;
  wire sig_halt_reg_reg;
  wire sig_inhibit_rdy_n_reg;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_mmap_dbeat_0;
  wire sig_last_mmap_dbeat_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_ld_new_cmd_reg_reg;
  wire sig_next_calc_error_reg;
  wire sig_next_calc_error_reg_reg;
  wire sig_next_calc_error_reg_reg_0;
  wire sig_next_sequential_reg;
  wire sig_posted_to_axi_reg;
  wire sig_s_ready_out_reg;
  wire sig_s_ready_out_reg_0;
  wire sig_s_ready_out_reg_1;
  wire sig_s_ready_out_reg_2;
  wire sig_stat2wsc_status_ready;
  wire sig_stream_rst;
  wire sig_wdc_status_going_full;
  wire sig_wsc2stat_status_valid;

  system_axi_cdma_0_0_srl_fifo_rbu_f__parameterized5 I_SRL_FIFO_RBU_F
       (.D(D),
        .E(E),
        .\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg (\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ),
        .\INFERRED_GEN.cnt_i_reg[1] (\INFERRED_GEN.cnt_i_reg[1] ),
        .Q(Q),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_rvalid(m_axi_rvalid),
        .out(out),
        .p_1_out(p_1_out),
        .sel(sig_next_calc_error_reg_reg_0),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .\sig_addr_posted_cntr_reg[0] (\sig_addr_posted_cntr_reg[0] ),
        .\sig_addr_posted_cntr_reg[1] (\sig_addr_posted_cntr_reg[1] ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .\sig_dbeat_cntr_reg[0] (\sig_dbeat_cntr_reg[0] ),
        .\sig_dbeat_cntr_reg[4] (\sig_dbeat_cntr_reg[4] ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_empty_reg_1(sig_dqual_reg_empty_reg_1),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_0),
        .sig_halt_cmplt_reg(sig_halt_cmplt_reg),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_0),
        .sig_last_mmap_dbeat_0(sig_last_mmap_dbeat_0),
        .sig_last_mmap_dbeat_reg(sig_last_mmap_dbeat_reg),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_ld_new_cmd_reg_reg(sig_ld_new_cmd_reg_reg),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_calc_error_reg_reg(sig_next_calc_error_reg_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_posted_to_axi_reg(sig_posted_to_axi_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_s_ready_out_reg_0(sig_s_ready_out_reg_0),
        .sig_s_ready_out_reg_1(sig_s_ready_out_reg_1),
        .sig_s_ready_out_reg_2(sig_s_ready_out_reg_2),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module system_axi_cdma_0_0_srl_fifo_rbu_f
   (\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ,
    Q,
    m_axi_sg_bready,
    SR,
    m_axi_aclk,
    out,
    D,
    sig_push_coelsc_reg,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ,
    \INFERRED_GEN.cnt_i_reg[2] ,
    sig_coelsc_reg_empty,
    sig_inhibit_rdy_n,
    m_axi_sg_bvalid,
    \INFERRED_GEN.cnt_i_reg[2]_0 ,
    m_axi_sg_bresp);
  output \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  output [0:0]Q;
  output m_axi_sg_bready;
  input [0:0]SR;
  input m_axi_aclk;
  input [0:0]out;
  input [1:0]D;
  input sig_push_coelsc_reg;
  input \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ;
  input [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  input sig_coelsc_reg_empty;
  input sig_inhibit_rdy_n;
  input m_axi_sg_bvalid;
  input \INFERRED_GEN.cnt_i_reg[2]_0 ;
  input [1:0]m_axi_sg_bresp;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire [1:0]D;
  wire FIFO_Full_reg_n_0;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[2]_0 ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire fifo_full_p1;
  wire m_axi_aclk;
  wire m_axi_sg_bready;
  wire [1:0]m_axi_sg_bresp;
  wire m_axi_sg_bvalid;
  wire [0:0]out;
  wire sig_coelsc_reg_empty;
  wire sig_inhibit_rdy_n;
  wire sig_push_coelsc_reg;
  wire sig_wr_fifo;

  system_axi_cdma_0_0_cntr_incr_decr_addn_f CNTR_INCR_DECR_ADDN_F_I
       (.FIFO_Full_reg(FIFO_Full_reg_n_0),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2] ),
        .\INFERRED_GEN.cnt_i_reg[2]_1 (\INFERRED_GEN.cnt_i_reg[2]_0 ),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .SR(SR),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .sel(sig_wr_fifo),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_coelsc_reg(sig_push_coelsc_reg));
  system_axi_cdma_0_0_dynshreg_f DYNSHREG_F_I
       (.D(D),
        .FIFO_Full_reg(FIFO_Full_reg_n_0),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 (\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ),
        .addr({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_sg_bresp(m_axi_sg_bresp),
        .m_axi_sg_bvalid(m_axi_sg_bvalid),
        .out(out),
        .sel(sig_wr_fifo),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n));
  FDRE FIFO_Full_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_n_0),
        .R(SR));
  LUT2 #(
    .INIT(4'h2)) 
    m_axi_sg_bready_INST_0
       (.I0(sig_inhibit_rdy_n),
        .I1(FIFO_Full_reg_n_0),
        .O(m_axi_sg_bready));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module system_axi_cdma_0_0_srl_fifo_rbu_f__parameterized0
   (\INFERRED_GEN.cnt_i_reg[0] ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ,
    out,
    FIFO_Full_reg_0,
    Q,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 ,
    sig_push_to_wsc_reg,
    p_4_out,
    \INFERRED_GEN.cnt_i_reg[1] ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ,
    SR,
    m_axi_aclk,
    sig_inhibit_rdy_n_reg,
    sig_push_to_wsc,
    sig_tlast_err_stop,
    D,
    \INFERRED_GEN.cnt_i_reg[0]_0 ,
    sig_coelsc_reg_empty,
    \INFERRED_GEN.cnt_i_reg[2] ,
    in);
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ;
  output [1:0]out;
  output FIFO_Full_reg_0;
  output [0:0]Q;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 ;
  output sig_push_to_wsc_reg;
  output p_4_out;
  output \INFERRED_GEN.cnt_i_reg[1] ;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ;
  input [0:0]SR;
  input m_axi_aclk;
  input sig_inhibit_rdy_n_reg;
  input sig_push_to_wsc;
  input sig_tlast_err_stop;
  input [2:0]D;
  input [0:0]\INFERRED_GEN.cnt_i_reg[0]_0 ;
  input sig_coelsc_reg_empty;
  input [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  input [2:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire [2:0]D;
  wire DYNSHREG_F_I_n_0;
  wire FIFO_Full_reg_0;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[0]_0 ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  wire [0:0]Q;
  wire [0:0]SR;
  wire fifo_full_p1;
  wire [2:0]in;
  wire m_axi_aclk;
  wire [1:0]out;
  wire p_4_out;
  wire sig_coelsc_reg_empty;
  wire sig_inhibit_rdy_n_reg;
  wire sig_push_to_wsc;
  wire sig_push_to_wsc_reg;
  wire sig_tlast_err_stop;

  system_axi_cdma_0_0_cntr_incr_decr_addn_f_0 CNTR_INCR_DECR_ADDN_F_I
       (.D(DYNSHREG_F_I_n_0),
        .FIFO_Full_reg(FIFO_Full_reg_0),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[2]_0 (\INFERRED_GEN.cnt_i_reg[2] ),
        .\INFERRED_GEN.cnt_i_reg[2]_1 (\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .SR(SR),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_aclk(m_axi_aclk),
        .sel(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 ),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty));
  system_axi_cdma_0_0_dynshreg_f__parameterized0 DYNSHREG_F_I
       (.D(DYNSHREG_F_I_n_0),
        .FIFO_Full_reg(\INFERRED_GEN.cnt_i_reg[0] ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg (D),
        .\INFERRED_GEN.cnt_i_reg[0] (\INFERRED_GEN.cnt_i_reg[0]_0 ),
        .\INFERRED_GEN.cnt_i_reg[2] (\INFERRED_GEN.cnt_i_reg[2] ),
        .Q({Q,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3}),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .p_4_out(p_4_out),
        .sel(\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg_0 ),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_tlast_err_stop(sig_tlast_err_stop));
  FDRE FIFO_Full_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(\INFERRED_GEN.cnt_i_reg[0] ),
        .R(SR));
  LUT3 #(
    .INIT(8'h08)) 
    sig_push_to_wsc_i_3
       (.I0(sig_push_to_wsc),
        .I1(sig_inhibit_rdy_n_reg),
        .I2(\INFERRED_GEN.cnt_i_reg[0] ),
        .O(sig_push_to_wsc_reg));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module system_axi_cdma_0_0_srl_fifo_rbu_f__parameterized1
   (sel,
    sig_posted_to_axi_2_reg,
    sig_addr_valid_reg_reg,
    out,
    sig_stream_rst,
    m_axi_aclk,
    sig_halt_reg_reg,
    sig_addr_reg_empty_reg,
    p_12_out,
    sig_inhibit_rdy_n,
    sig_halt_reg_reg_0,
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ,
    in);
  output sel;
  output sig_posted_to_axi_2_reg;
  output sig_addr_valid_reg_reg;
  output [38:0]out;
  input sig_stream_rst;
  input m_axi_aclk;
  input sig_halt_reg_reg;
  input sig_addr_reg_empty_reg;
  input p_12_out;
  input sig_inhibit_rdy_n;
  input sig_halt_reg_reg_0;
  input \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  input [36:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_1;
  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire FIFO_Full_reg_n_0;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  wire fifo_full_p1;
  wire [36:0]in;
  wire m_axi_aclk;
  wire [38:0]out;
  wire p_12_out;
  wire sel;
  wire sig_addr_reg_empty_reg;
  wire sig_addr_valid_reg_reg;
  wire sig_halt_reg_reg;
  wire sig_halt_reg_reg_0;
  wire sig_inhibit_rdy_n;
  wire sig_posted_to_axi_2_reg;
  wire sig_stream_rst;

  system_axi_cdma_0_0_cntr_incr_decr_addn_f_9 CNTR_INCR_DECR_ADDN_F_I
       (.FIFO_Full_reg(sel),
        .FIFO_Full_reg_0(FIFO_Full_reg_n_0),
        .\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg (\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_1,CNTR_INCR_DECR_ADDN_F_I_n_2}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_aclk(m_axi_aclk),
        .p_12_out(p_12_out),
        .sig_addr_reg_empty_reg(sig_addr_reg_empty_reg),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_halt_reg_reg_0(sig_halt_reg_reg_0),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_posted_to_axi_2_reg(sig_posted_to_axi_2_reg),
        .sig_stream_rst(sig_stream_rst));
  system_axi_cdma_0_0_dynshreg_f__parameterized1 DYNSHREG_F_I
       (.FIFO_Full_reg(FIFO_Full_reg_n_0),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_1,CNTR_INCR_DECR_ADDN_F_I_n_2}),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .p_12_out(p_12_out),
        .sig_addr_valid_reg_reg(sig_addr_valid_reg_reg),
        .sig_calc_error_reg_reg(sel),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n));
  FDRE FIFO_Full_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_n_0),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module system_axi_cdma_0_0_srl_fifo_rbu_f__parameterized1_17
   (sel,
    sig_push_addr_reg1_out,
    sig_addr_valid_reg_reg,
    out,
    sig_stream_rst,
    m_axi_aclk,
    sig_addr_reg_empty,
    sig_halt_reg_reg,
    sig_mstr2addr_cmd_valid,
    sig_inhibit_rdy_n,
    in);
  output sel;
  output sig_push_addr_reg1_out;
  output sig_addr_valid_reg_reg;
  output [38:0]out;
  input sig_stream_rst;
  input m_axi_aclk;
  input sig_addr_reg_empty;
  input sig_halt_reg_reg;
  input sig_mstr2addr_cmd_valid;
  input sig_inhibit_rdy_n;
  input [36:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_1;
  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire FIFO_Full_reg_n_0;
  wire fifo_full_p1;
  wire [36:0]in;
  wire m_axi_aclk;
  wire [38:0]out;
  wire sel;
  wire sig_addr_reg_empty;
  wire sig_addr_valid_reg_reg;
  wire sig_halt_reg_reg;
  wire sig_inhibit_rdy_n;
  wire sig_mstr2addr_cmd_valid;
  wire sig_push_addr_reg1_out;
  wire sig_stream_rst;

  system_axi_cdma_0_0_cntr_incr_decr_addn_f_18 CNTR_INCR_DECR_ADDN_F_I
       (.FIFO_Full_reg(sel),
        .FIFO_Full_reg_0(FIFO_Full_reg_n_0),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_1,CNTR_INCR_DECR_ADDN_F_I_n_2}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_aclk(m_axi_aclk),
        .sig_addr_reg_empty(sig_addr_reg_empty),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid),
        .sig_push_addr_reg1_out(sig_push_addr_reg1_out),
        .sig_stream_rst(sig_stream_rst));
  system_axi_cdma_0_0_dynshreg_f__parameterized1_19 DYNSHREG_F_I
       (.FIFO_Full_reg(FIFO_Full_reg_n_0),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_1,CNTR_INCR_DECR_ADDN_F_I_n_2}),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .sig_addr_valid_reg_reg(sig_addr_valid_reg_reg),
        .sig_calc_error_reg_reg(sel),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_mstr2addr_cmd_valid(sig_mstr2addr_cmd_valid));
  FDRE FIFO_Full_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_n_0),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module system_axi_cdma_0_0_srl_fifo_rbu_f__parameterized2
   (\INFERRED_GEN.cnt_i_reg[1] ,
    sig_dqual_reg_empty_reg,
    sel,
    D,
    E,
    sig_push_dqual_reg,
    sig_dqual_reg_empty_reg_0,
    sig_ld_new_cmd_reg_reg,
    sig_last_dbeat_reg,
    sig_first_dbeat_reg,
    out,
    sig_stream_rst,
    m_axi_aclk,
    sig_inhibit_rdy_n_reg,
    sig_mstr2data_cmd_valid,
    Q,
    \sig_dbeat_cntr_reg[2] ,
    \sig_dbeat_cntr_reg[4] ,
    sig_dqual_reg_empty,
    sig_next_sequential_reg,
    sig_last_dbeat_reg_0,
    sig_halt_reg_reg,
    sig_addr_posted_cntr,
    sig_next_calc_error_reg,
    sig_dqual_reg_full,
    sig_data2rsc_valid,
    sig_rsc2stat_status_valid,
    sig_stat2rsc_status_ready,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    sig_ld_new_cmd_reg,
    \sig_dbeat_cntr_reg[3] ,
    sig_first_dbeat,
    \sig_dbeat_cntr_reg[6] ,
    in);
  output \INFERRED_GEN.cnt_i_reg[1] ;
  output sig_dqual_reg_empty_reg;
  output sel;
  output [7:0]D;
  output [0:0]E;
  output sig_push_dqual_reg;
  output sig_dqual_reg_empty_reg_0;
  output sig_ld_new_cmd_reg_reg;
  output sig_last_dbeat_reg;
  output sig_first_dbeat_reg;
  output [23:0]out;
  input sig_stream_rst;
  input m_axi_aclk;
  input sig_inhibit_rdy_n_reg;
  input sig_mstr2data_cmd_valid;
  input [7:0]Q;
  input \sig_dbeat_cntr_reg[2] ;
  input \sig_dbeat_cntr_reg[4] ;
  input sig_dqual_reg_empty;
  input sig_next_sequential_reg;
  input sig_last_dbeat_reg_0;
  input sig_halt_reg_reg;
  input [2:0]sig_addr_posted_cntr;
  input sig_next_calc_error_reg;
  input sig_dqual_reg_full;
  input sig_data2rsc_valid;
  input sig_rsc2stat_status_valid;
  input sig_stat2rsc_status_ready;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input sig_ld_new_cmd_reg;
  input \sig_dbeat_cntr_reg[3] ;
  input sig_first_dbeat;
  input \sig_dbeat_cntr_reg[6] ;
  input [26:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_1;
  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire [7:0]D;
  wire DYNSHREG_F_I_n_1;
  wire [0:0]E;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [7:0]Q;
  wire fifo_full_p1;
  wire [26:0]in;
  wire m_axi_aclk;
  wire [23:0]out;
  wire sel;
  wire [2:0]sig_addr_posted_cntr;
  wire [9:7]sig_cmd_fifo_data_out;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire sig_data2rsc_valid;
  wire \sig_dbeat_cntr_reg[2] ;
  wire \sig_dbeat_cntr_reg[3] ;
  wire \sig_dbeat_cntr_reg[4] ;
  wire \sig_dbeat_cntr_reg[6] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat;
  wire sig_first_dbeat_reg;
  wire sig_halt_reg_reg;
  wire sig_inhibit_rdy_n_reg;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_ld_new_cmd_reg;
  wire sig_ld_new_cmd_reg_reg;
  wire sig_mstr2data_cmd_valid;
  wire sig_next_calc_error_reg;
  wire sig_next_sequential_reg;
  wire sig_push_dqual_reg;
  wire sig_rsc2stat_status_valid;
  wire sig_stat2rsc_status_ready;
  wire sig_stream_rst;

  system_axi_cdma_0_0_cntr_incr_decr_addn_f_12 CNTR_INCR_DECR_ADDN_F_I
       (.D(D),
        .E(E),
        .FIFO_Full_reg(sel),
        .FIFO_Full_reg_0(\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[0]_0 (DYNSHREG_F_I_n_1),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_1,CNTR_INCR_DECR_ADDN_F_I_n_2}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_aclk(m_axi_aclk),
        .out(sig_cmd_fifo_data_out),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .sig_data2rsc_valid(sig_data2rsc_valid),
        .\sig_dbeat_cntr_reg[2] (\sig_dbeat_cntr_reg[2] ),
        .\sig_dbeat_cntr_reg[3] (\sig_dbeat_cntr_reg[3] ),
        .\sig_dbeat_cntr_reg[4] (\sig_dbeat_cntr_reg[4] ),
        .\sig_dbeat_cntr_reg[7] (Q),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_0),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_ld_new_cmd_reg_reg(sig_ld_new_cmd_reg_reg),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_push_dqual_reg(sig_push_dqual_reg),
        .sig_rsc2stat_status_valid(sig_rsc2stat_status_valid),
        .sig_stat2rsc_status_ready(sig_stat2rsc_status_ready),
        .sig_stream_rst(sig_stream_rst));
  system_axi_cdma_0_0_dynshreg_f__parameterized2 DYNSHREG_F_I
       (.FIFO_Full_reg(\INFERRED_GEN.cnt_i_reg[1] ),
        .Q({CNTR_INCR_DECR_ADDN_F_I_n_1,CNTR_INCR_DECR_ADDN_F_I_n_2}),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .out({out[23:4],sig_cmd_fifo_data_out,out[3:0]}),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .\sig_dbeat_cntr_reg[6] (\sig_dbeat_cntr_reg[6] ),
        .sig_first_dbeat(sig_first_dbeat),
        .sig_first_dbeat_reg(DYNSHREG_F_I_n_1),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_last_dbeat_reg(sig_dqual_reg_empty_reg),
        .sig_mstr2data_cmd_valid(sig_mstr2data_cmd_valid),
        .sig_next_calc_error_reg_reg(sel));
  FDRE FIFO_Full_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(\INFERRED_GEN.cnt_i_reg[1] ),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module system_axi_cdma_0_0_srl_fifo_rbu_f__parameterized3
   (D,
    \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ,
    m_axi_bready,
    \INFERRED_GEN.cnt_i_reg[2] ,
    E,
    sig_stream_rst,
    m_axi_aclk,
    Q,
    out,
    sig_data2wsc_calc_err_reg,
    \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ,
    sig_halt_reg_reg,
    sig_inhibit_rdy_n,
    sig_push_coelsc_reg,
    m_axi_bvalid,
    \INFERRED_GEN.cnt_i_reg[3] ,
    m_axi_bresp);
  output [2:0]D;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  output m_axi_bready;
  output [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  output [0:0]E;
  input sig_stream_rst;
  input m_axi_aclk;
  input [3:0]Q;
  input out;
  input [0:0]sig_data2wsc_calc_err_reg;
  input [1:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  input sig_halt_reg_reg;
  input sig_inhibit_rdy_n;
  input sig_push_coelsc_reg;
  input m_axi_bvalid;
  input \INFERRED_GEN.cnt_i_reg[3] ;
  input [1:0]m_axi_bresp;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire CNTR_INCR_DECR_ADDN_F_I_n_4;
  wire [2:0]D;
  wire [0:0]E;
  wire FIFO_Full_reg_n_0;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ;
  wire [1:0]\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[2] ;
  wire \INFERRED_GEN.cnt_i_reg[3] ;
  wire [3:0]Q;
  wire fifo_full_p1;
  wire m_axi_aclk;
  wire m_axi_bready;
  wire [1:0]m_axi_bresp;
  wire m_axi_bvalid;
  wire out;
  wire [0:0]sig_data2wsc_calc_err_reg;
  wire sig_halt_reg_reg;
  wire sig_inhibit_rdy_n;
  wire sig_push_coelsc_reg;
  wire sig_stream_rst;
  wire sig_wr_fifo;

  system_axi_cdma_0_0_cntr_incr_decr_addn_f__parameterized0 CNTR_INCR_DECR_ADDN_F_I
       (.FIFO_Full_reg(FIFO_Full_reg_n_0),
        .\INFERRED_GEN.cnt_i_reg[3]_0 (\INFERRED_GEN.cnt_i_reg[3] ),
        .Q({\INFERRED_GEN.cnt_i_reg[2] ,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_bvalid(m_axi_bvalid),
        .sig_inhibit_rdy_n(sig_inhibit_rdy_n),
        .sig_push_coelsc_reg(sig_push_coelsc_reg),
        .sig_stream_rst(sig_stream_rst),
        .sig_wr_fifo(sig_wr_fifo));
  system_axi_cdma_0_0_dynshreg_f__parameterized3 DYNSHREG_F_I
       (.\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_decerr_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 (\GEN_OMIT_INDET_BTT.sig_coelsc_slverr_reg_reg_0 ),
        .addr({CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_bresp(m_axi_bresp),
        .sig_data2wsc_calc_err_reg(sig_data2wsc_calc_err_reg),
        .sig_wr_fifo(sig_wr_fifo));
  FDRE FIFO_Full_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(FIFO_Full_reg_n_0),
        .R(sig_stream_rst));
  LUT3 #(
    .INIT(8'hBA)) 
    m_axi_bready_INST_0
       (.I0(sig_halt_reg_reg),
        .I1(FIFO_Full_reg_n_0),
        .I2(sig_inhibit_rdy_n),
        .O(m_axi_bready));
  LUT6 #(
    .INIT(64'h99999999E6669999)) 
    \sig_addr_posted_cntr[1]_i_1 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(Q[2]),
        .I3(Q[3]),
        .I4(out),
        .I5(sig_wr_fifo),
        .O(D[0]));
  LUT6 #(
    .INIT(64'hFB44FF00FF0044BB)) 
    \sig_addr_posted_cntr[2]_i_1 
       (.I0(sig_wr_fifo),
        .I1(out),
        .I2(Q[3]),
        .I3(Q[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(D[1]));
  LUT6 #(
    .INIT(64'h4666666666666662)) 
    \sig_addr_posted_cntr[3]_i_1 
       (.I0(out),
        .I1(sig_wr_fifo),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(Q[3]),
        .I5(Q[2]),
        .O(E));
  LUT6 #(
    .INIT(64'hFFFFFFF44000000B)) 
    \sig_addr_posted_cntr[3]_i_2 
       (.I0(sig_wr_fifo),
        .I1(out),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .I5(Q[3]),
        .O(D[2]));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module system_axi_cdma_0_0_srl_fifo_rbu_f__parameterized4
   (\INFERRED_GEN.cnt_i_reg[0] ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ,
    E,
    D,
    out,
    p_4_out,
    \INFERRED_GEN.cnt_i_reg[1] ,
    \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ,
    sig_stream_rst,
    m_axi_aclk,
    Q,
    sig_tlast_err_stop,
    sig_push_to_wsc,
    sig_inhibit_rdy_n_reg,
    \INFERRED_GEN.cnt_i_reg[3] ,
    sig_coelsc_reg_empty,
    \GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ,
    in);
  output \INFERRED_GEN.cnt_i_reg[0] ;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ;
  output [0:0]E;
  output [2:0]D;
  output [5:0]out;
  output p_4_out;
  output \INFERRED_GEN.cnt_i_reg[1] ;
  output \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ;
  input sig_stream_rst;
  input m_axi_aclk;
  input [3:0]Q;
  input sig_tlast_err_stop;
  input sig_push_to_wsc;
  input sig_inhibit_rdy_n_reg;
  input [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  input sig_coelsc_reg_empty;
  input [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  input [0:6]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_2;
  wire CNTR_INCR_DECR_ADDN_F_I_n_3;
  wire CNTR_INCR_DECR_ADDN_F_I_n_4;
  wire [2:0]D;
  wire [0:0]E;
  wire [0:0]\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ;
  wire \GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ;
  wire \INFERRED_GEN.cnt_i_reg[0] ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [0:0]\INFERRED_GEN.cnt_i_reg[3] ;
  wire [3:0]Q;
  wire fifo_full_p1;
  wire [0:6]in;
  wire m_axi_aclk;
  wire [5:0]out;
  wire p_4_out;
  wire sig_coelsc_reg_empty;
  wire sig_inhibit_rdy_n_reg;
  wire sig_push_to_wsc;
  wire sig_rd_empty;
  wire sig_stream_rst;
  wire sig_tlast_err_stop;
  wire sig_wr_fifo;

  system_axi_cdma_0_0_cntr_incr_decr_addn_f__parameterized0_7 CNTR_INCR_DECR_ADDN_F_I
       (.FIFO_Full_reg(\INFERRED_GEN.cnt_i_reg[0] ),
        .\INFERRED_GEN.cnt_i_reg[1]_0 (\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[3]_0 (\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ),
        .\INFERRED_GEN.cnt_i_reg[3]_1 (\INFERRED_GEN.cnt_i_reg[3] ),
        .Q({sig_rd_empty,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_aclk(m_axi_aclk),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_stream_rst(sig_stream_rst),
        .sig_tlast_err_stop(sig_tlast_err_stop),
        .sig_wr_fifo(sig_wr_fifo));
  system_axi_cdma_0_0_dynshreg_f__parameterized4 DYNSHREG_F_I
       (.D(D),
        .E(E),
        .FIFO_Full_reg(\INFERRED_GEN.cnt_i_reg[0] ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_interr_reg_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_reg_empty_reg ),
        .\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg (\GEN_OMIT_INDET_BTT.sig_coelsc_reg_full_reg ),
        .\INFERRED_GEN.cnt_i_reg[3] (\INFERRED_GEN.cnt_i_reg[3] ),
        .\INFERRED_GEN.cnt_i_reg[3]_0 ({sig_rd_empty,CNTR_INCR_DECR_ADDN_F_I_n_2,CNTR_INCR_DECR_ADDN_F_I_n_3,CNTR_INCR_DECR_ADDN_F_I_n_4}),
        .Q(Q),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .p_4_out(p_4_out),
        .sig_coelsc_reg_empty(sig_coelsc_reg_empty),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_push_to_wsc(sig_push_to_wsc),
        .sig_tlast_err_stop(sig_tlast_err_stop),
        .sig_wr_fifo(sig_wr_fifo));
  FDRE FIFO_Full_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(\INFERRED_GEN.cnt_i_reg[0] ),
        .R(sig_stream_rst));
endmodule

(* ORIG_REF_NAME = "srl_fifo_rbu_f" *) 
module system_axi_cdma_0_0_srl_fifo_rbu_f__parameterized5
   (\INFERRED_GEN.cnt_i_reg[1] ,
    sig_next_calc_error_reg_reg,
    sig_dqual_reg_empty_reg,
    D,
    E,
    sel,
    sig_dqual_reg_empty_reg_0,
    sig_dqual_reg_empty_reg_1,
    sig_halt_cmplt_reg,
    sig_last_dbeat_reg,
    sig_ld_new_cmd_reg_reg,
    sig_first_dbeat_reg,
    out,
    sig_stream_rst,
    m_axi_aclk,
    sig_last_mmap_dbeat_0,
    sig_cmd_stat_rst_user_reg_n_cdc_from_reg,
    \sig_dbeat_cntr_reg[0] ,
    Q,
    \sig_dbeat_cntr_reg[4] ,
    sig_s_ready_out_reg,
    p_1_out,
    sig_inhibit_rdy_n_reg,
    sig_s_ready_out_reg_0,
    sig_dqual_reg_empty,
    \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ,
    \sig_addr_posted_cntr_reg[1] ,
    \sig_addr_posted_cntr_reg[0] ,
    m_axi_rvalid,
    sig_last_mmap_dbeat_reg,
    sig_halt_reg_reg,
    sig_addr_posted_cntr,
    sig_posted_to_axi_reg,
    sig_dqual_reg_full,
    sig_next_calc_error_reg,
    sig_wdc_status_going_full,
    sig_wsc2stat_status_valid,
    sig_stat2wsc_status_ready,
    sig_last_dbeat_reg_0,
    sig_next_sequential_reg,
    sig_s_ready_out_reg_1,
    sig_s_ready_out_reg_2,
    sig_ld_new_cmd_reg,
    sig_first_dbeat_reg_0,
    in);
  output \INFERRED_GEN.cnt_i_reg[1] ;
  output sig_next_calc_error_reg_reg;
  output sig_dqual_reg_empty_reg;
  output [7:0]D;
  output [0:0]E;
  output sel;
  output sig_dqual_reg_empty_reg_0;
  output sig_dqual_reg_empty_reg_1;
  output sig_halt_cmplt_reg;
  output sig_last_dbeat_reg;
  output sig_ld_new_cmd_reg_reg;
  output sig_first_dbeat_reg;
  output [23:0]out;
  input sig_stream_rst;
  input m_axi_aclk;
  input sig_last_mmap_dbeat_0;
  input sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  input \sig_dbeat_cntr_reg[0] ;
  input [7:0]Q;
  input \sig_dbeat_cntr_reg[4] ;
  input sig_s_ready_out_reg;
  input p_1_out;
  input sig_inhibit_rdy_n_reg;
  input sig_s_ready_out_reg_0;
  input sig_dqual_reg_empty;
  input \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  input \sig_addr_posted_cntr_reg[1] ;
  input \sig_addr_posted_cntr_reg[0] ;
  input m_axi_rvalid;
  input sig_last_mmap_dbeat_reg;
  input sig_halt_reg_reg;
  input [2:0]sig_addr_posted_cntr;
  input sig_posted_to_axi_reg;
  input sig_dqual_reg_full;
  input sig_next_calc_error_reg;
  input sig_wdc_status_going_full;
  input sig_wsc2stat_status_valid;
  input sig_stat2wsc_status_ready;
  input sig_last_dbeat_reg_0;
  input sig_next_sequential_reg;
  input sig_s_ready_out_reg_1;
  input sig_s_ready_out_reg_2;
  input sig_ld_new_cmd_reg;
  input sig_first_dbeat_reg_0;
  input [26:0]in;

  wire CNTR_INCR_DECR_ADDN_F_I_n_10;
  wire CNTR_INCR_DECR_ADDN_F_I_n_9;
  wire [7:0]D;
  wire [0:0]E;
  wire \GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ;
  wire \INFERRED_GEN.cnt_i_reg[1] ;
  wire [7:0]Q;
  wire fifo_full_p1;
  wire [26:0]in;
  wire m_axi_aclk;
  wire m_axi_rvalid;
  wire [23:0]out;
  wire p_1_out;
  wire sel;
  wire [2:0]sig_addr_posted_cntr;
  wire \sig_addr_posted_cntr_reg[0] ;
  wire \sig_addr_posted_cntr_reg[1] ;
  wire sig_cmd_stat_rst_user_reg_n_cdc_from_reg;
  wire \sig_dbeat_cntr_reg[0] ;
  wire \sig_dbeat_cntr_reg[4] ;
  wire sig_dqual_reg_empty;
  wire sig_dqual_reg_empty_reg;
  wire sig_dqual_reg_empty_reg_0;
  wire sig_dqual_reg_empty_reg_1;
  wire sig_dqual_reg_full;
  wire sig_first_dbeat_reg;
  wire sig_first_dbeat_reg_0;
  wire sig_halt_cmplt_reg;
  wire sig_halt_reg_reg;
  wire sig_inhibit_rdy_n_reg;
  wire sig_last_dbeat_reg;
  wire sig_last_dbeat_reg_0;
  wire sig_last_mmap_dbeat_0;
  wire sig_last_mmap_dbeat_reg;
  wire sig_ld_new_cmd_reg;
  wire sig_ld_new_cmd_reg_reg;
  wire sig_next_calc_error_reg;
  wire sig_next_calc_error_reg_reg;
  wire sig_next_sequential_reg;
  wire sig_posted_to_axi_reg;
  wire sig_s_ready_out_reg;
  wire sig_s_ready_out_reg_0;
  wire sig_s_ready_out_reg_1;
  wire sig_s_ready_out_reg_2;
  wire sig_stat2wsc_status_ready;
  wire sig_stream_rst;
  wire sig_wdc_status_going_full;
  wire sig_wsc2stat_status_valid;

  system_axi_cdma_0_0_cntr_incr_decr_addn_f_8 CNTR_INCR_DECR_ADDN_F_I
       (.D(D[7:3]),
        .E(E),
        .FIFO_Full_reg({CNTR_INCR_DECR_ADDN_F_I_n_9,CNTR_INCR_DECR_ADDN_F_I_n_10}),
        .FIFO_Full_reg_0(sel),
        .FIFO_Full_reg_1(\INFERRED_GEN.cnt_i_reg[1] ),
        .\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg (\GEN_OMIT_INDET_BTT.sig_tlast_error_reg_reg ),
        .Q(Q),
        .fifo_full_p1(fifo_full_p1),
        .m_axi_aclk(m_axi_aclk),
        .m_axi_rvalid(m_axi_rvalid),
        .p_1_out(p_1_out),
        .sig_addr_posted_cntr(sig_addr_posted_cntr),
        .\sig_addr_posted_cntr_reg[0] (\sig_addr_posted_cntr_reg[0] ),
        .\sig_addr_posted_cntr_reg[1] (\sig_addr_posted_cntr_reg[1] ),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .\sig_dbeat_cntr_reg[0] (\sig_dbeat_cntr_reg[0] ),
        .\sig_dbeat_cntr_reg[4] (\sig_dbeat_cntr_reg[4] ),
        .sig_dqual_reg_empty(sig_dqual_reg_empty),
        .sig_dqual_reg_empty_reg(sig_dqual_reg_empty_reg),
        .sig_dqual_reg_empty_reg_0(sig_dqual_reg_empty_reg_0),
        .sig_dqual_reg_empty_reg_1(sig_dqual_reg_empty_reg_1),
        .sig_dqual_reg_full(sig_dqual_reg_full),
        .sig_halt_cmplt_reg(sig_halt_cmplt_reg),
        .sig_halt_reg_reg(sig_halt_reg_reg),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_last_dbeat_reg(sig_last_dbeat_reg_0),
        .sig_last_mmap_dbeat_0(sig_last_mmap_dbeat_0),
        .sig_last_mmap_dbeat_reg(sig_last_mmap_dbeat_reg),
        .sig_ld_new_cmd_reg(sig_ld_new_cmd_reg),
        .sig_ld_new_cmd_reg_reg(sig_ld_new_cmd_reg_reg),
        .sig_next_calc_error_reg(sig_next_calc_error_reg),
        .sig_next_calc_error_reg_reg(sig_next_calc_error_reg_reg),
        .sig_next_sequential_reg(sig_next_sequential_reg),
        .sig_posted_to_axi_reg(sig_posted_to_axi_reg),
        .sig_s_ready_out_reg(sig_s_ready_out_reg),
        .sig_s_ready_out_reg_0(sig_s_ready_out_reg_0),
        .sig_stat2wsc_status_ready(sig_stat2wsc_status_ready),
        .sig_stream_rst(sig_stream_rst),
        .sig_wdc_status_going_full(sig_wdc_status_going_full),
        .sig_wsc2stat_status_valid(sig_wsc2stat_status_valid));
  system_axi_cdma_0_0_dynshreg_f__parameterized5 DYNSHREG_F_I
       (.D(D[2:0]),
        .FIFO_Full_reg(\INFERRED_GEN.cnt_i_reg[1] ),
        .\INFERRED_GEN.cnt_i_reg[1] ({CNTR_INCR_DECR_ADDN_F_I_n_9,CNTR_INCR_DECR_ADDN_F_I_n_10}),
        .Q(Q[2:0]),
        .in(in),
        .m_axi_aclk(m_axi_aclk),
        .out(out),
        .p_1_out(p_1_out),
        .sig_cmd_stat_rst_user_reg_n_cdc_from_reg(sig_cmd_stat_rst_user_reg_n_cdc_from_reg),
        .\sig_dbeat_cntr_reg[4] (\sig_dbeat_cntr_reg[4] ),
        .sig_first_dbeat_reg(sig_first_dbeat_reg),
        .sig_first_dbeat_reg_0(sig_first_dbeat_reg_0),
        .sig_inhibit_rdy_n_reg(sig_inhibit_rdy_n_reg),
        .sig_last_dbeat_reg(sig_last_dbeat_reg),
        .sig_last_dbeat_reg_0(sig_last_dbeat_reg_0),
        .sig_next_calc_error_reg_reg(sel),
        .sig_s_ready_out_reg(sig_dqual_reg_empty_reg),
        .sig_s_ready_out_reg_0(sig_s_ready_out_reg_1),
        .sig_s_ready_out_reg_1(sig_s_ready_out_reg_2),
        .sig_s_ready_out_reg_2(sig_s_ready_out_reg));
  FDRE FIFO_Full_reg
       (.C(m_axi_aclk),
        .CE(1'b1),
        .D(fifo_full_p1),
        .Q(\INFERRED_GEN.cnt_i_reg[1] ),
        .R(sig_stream_rst));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
