{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1589576344887 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589576344897 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 15 15:59:04 2020 " "Processing started: Fri May 15 15:59:04 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589576344897 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589576344897 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Game -c Game " "Command: quartus_map --read_settings_files=on --write_settings_files=off Game -c Game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589576344897 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1589576345927 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1589576345927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen25mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gen25mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gen25MHz-behavior " "Found design unit 1: Gen25MHz-behavior" {  } { { "Gen25Mhz.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/Gen25Mhz.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589576360682 ""} { "Info" "ISGN_ENTITY_NAME" "1 Gen25MHz " "Found entity 1: Gen25MHz" {  } { { "Gen25Mhz.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/Gen25Mhz.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589576360682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589576360682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_image_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hw_image_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hw_image_generator-behavior " "Found design unit 1: hw_image_generator-behavior" {  } { { "hw_image_generator.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/hw_image_generator.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589576360687 ""} { "Info" "ISGN_ENTITY_NAME" "1 hw_image_generator " "Found entity 1: hw_image_generator" {  } { { "hw_image_generator.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/hw_image_generator.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589576360687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589576360687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_controller-behavior " "Found design unit 1: vga_controller-behavior" {  } { { "vga_controller.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/vga_controller.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589576360687 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/vga_controller.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589576360687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589576360687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game.vhd 2 1 " "Found 2 design units, including 1 entities, in source file game.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Game-arc_Game " "Found design unit 1: Game-arc_Game" {  } { { "Game.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/Game.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589576360697 ""} { "Info" "ISGN_ENTITY_NAME" "1 Game " "Found entity 1: Game" {  } { { "Game.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/Game.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589576360697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589576360697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relojlento.vhd 2 1 " "Found 2 design units, including 1 entities, in source file relojlento.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RelojLento-arqrelojlento " "Found design unit 1: RelojLento-arqrelojlento" {  } { { "RelojLento.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/RelojLento.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589576360697 ""} { "Info" "ISGN_ENTITY_NAME" "1 RelojLento " "Found entity 1: RelojLento" {  } { { "RelojLento.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/RelojLento.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589576360697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589576360697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "score.vhd 2 1 " "Found 2 design units, including 1 entities, in source file score.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Score-arc_Score " "Found design unit 1: Score-arc_Score" {  } { { "Score.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/Score.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589576360697 ""} { "Info" "ISGN_ENTITY_NAME" "1 Score " "Found entity 1: Score" {  } { { "Score.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/Score.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1589576360697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1589576360697 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Game " "Elaborating entity \"Game\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1589576360769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Gen25MHz Gen25MHz:U1 A:behavior " "Elaborating entity \"Gen25MHz\" using architecture \"A:behavior\" for hierarchy \"Gen25MHz:U1\"" {  } { { "Game.vhd" "U1" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/Game.vhd" 25 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589576360773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "vga_controller vga_controller:U2 A:behavior " "Elaborating entity \"vga_controller\" using architecture \"A:behavior\" for hierarchy \"vga_controller:U2\"" {  } { { "Game.vhd" "U2" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/Game.vhd" 26 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589576360777 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "n_blank vga_controller.vhd(47) " "VHDL Signal Declaration warning at vga_controller.vhd(47): used implicit default value for signal \"n_blank\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vga_controller.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/vga_controller.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1589576360777 "|Game|vga_controller:U2"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "n_sync vga_controller.vhd(48) " "VHDL Signal Declaration warning at vga_controller.vhd(48): used implicit default value for signal \"n_sync\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vga_controller.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/vga_controller.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1589576360777 "|Game|vga_controller:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "hw_image_generator hw_image_generator:U3 A:behavior " "Elaborating entity \"hw_image_generator\" using architecture \"A:behavior\" for hierarchy \"hw_image_generator:U3\"" {  } { { "Game.vhd" "U3" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/Game.vhd" 27 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589576360777 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rein hw_image_generator.vhd(59) " "Verilog HDL or VHDL warning at hw_image_generator.vhd(59): object \"rein\" assigned a value but never read" {  } { { "hw_image_generator.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/hw_image_generator.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1589576360777 "|Game|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "r hw_image_generator.vhd(68) " "VHDL Signal Declaration warning at hw_image_generator.vhd(68): used implicit default value for signal \"r\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "hw_image_generator.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/hw_image_generator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1589576360777 "|Game|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "v hw_image_generator.vhd(75) " "VHDL Signal Declaration warning at hw_image_generator.vhd(75): used implicit default value for signal \"v\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "hw_image_generator.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/hw_image_generator.vhd" 75 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1589576360777 "|Game|hw_image_generator:U3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "red hw_image_generator.vhd(92) " "VHDL Process Statement warning at hw_image_generator.vhd(92): inferring latch(es) for signal or variable \"red\", which holds its previous value in one or more paths through the process" {  } { { "hw_image_generator.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/hw_image_generator.vhd" 92 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1589576360808 "|Game|hw_image_generator:U3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "green hw_image_generator.vhd(92) " "VHDL Process Statement warning at hw_image_generator.vhd(92): inferring latch(es) for signal or variable \"green\", which holds its previous value in one or more paths through the process" {  } { { "hw_image_generator.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/hw_image_generator.vhd" 92 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1589576360808 "|Game|hw_image_generator:U3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "blue hw_image_generator.vhd(92) " "VHDL Process Statement warning at hw_image_generator.vhd(92): inferring latch(es) for signal or variable \"blue\", which holds its previous value in one or more paths through the process" {  } { { "hw_image_generator.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/hw_image_generator.vhd" 92 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1589576360808 "|Game|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset hw_image_generator.vhd(755) " "VHDL Process Statement warning at hw_image_generator.vhd(755): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/hw_image_generator.vhd" 755 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1589576360808 "|Game|hw_image_generator:U3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "segundo hw_image_generator.vhd(752) " "VHDL Process Statement warning at hw_image_generator.vhd(752): inferring latch(es) for signal or variable \"segundo\", which holds its previous value in one or more paths through the process" {  } { { "hw_image_generator.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/hw_image_generator.vhd" 752 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1589576360808 "|Game|hw_image_generator:U3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cuenta hw_image_generator.vhd(838) " "VHDL Process Statement warning at hw_image_generator.vhd(838): inferring latch(es) for signal or variable \"cuenta\", which holds its previous value in one or more paths through the process" {  } { { "hw_image_generator.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/hw_image_generator.vhd" 838 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1589576360817 "|Game|hw_image_generator:U3"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cuenta hw_image_generator.vhd(858) " "VHDL Process Statement warning at hw_image_generator.vhd(858): inferring latch(es) for signal or variable \"cuenta\", which holds its previous value in one or more paths through the process" {  } { { "hw_image_generator.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/hw_image_generator.vhd" 858 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1589576360817 "|Game|hw_image_generator:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Hora_Decenas:cuenta\[0\] hw_image_generator.vhd(868) " "Inferred latch for \"Hora_Decenas:cuenta\[0\]\" at hw_image_generator.vhd(868)" {  } { { "hw_image_generator.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/hw_image_generator.vhd" 868 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589576360837 "|Game|hw_image_generator:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Hora_Decenas:cuenta\[1\] hw_image_generator.vhd(868) " "Inferred latch for \"Hora_Decenas:cuenta\[1\]\" at hw_image_generator.vhd(868)" {  } { { "hw_image_generator.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/hw_image_generator.vhd" 868 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589576360837 "|Game|hw_image_generator:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Hora_Decenas:cuenta\[2\] hw_image_generator.vhd(868) " "Inferred latch for \"Hora_Decenas:cuenta\[2\]\" at hw_image_generator.vhd(868)" {  } { { "hw_image_generator.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/hw_image_generator.vhd" 868 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589576360837 "|Game|hw_image_generator:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Hora_Decenas:cuenta\[3\] hw_image_generator.vhd(868) " "Inferred latch for \"Hora_Decenas:cuenta\[3\]\" at hw_image_generator.vhd(868)" {  } { { "hw_image_generator.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/hw_image_generator.vhd" 868 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589576360837 "|Game|hw_image_generator:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Hora_Unidades:cuenta\[0\] hw_image_generator.vhd(850) " "Inferred latch for \"Hora_Unidades:cuenta\[0\]\" at hw_image_generator.vhd(850)" {  } { { "hw_image_generator.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/hw_image_generator.vhd" 850 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589576360837 "|Game|hw_image_generator:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Hora_Unidades:cuenta\[1\] hw_image_generator.vhd(850) " "Inferred latch for \"Hora_Unidades:cuenta\[1\]\" at hw_image_generator.vhd(850)" {  } { { "hw_image_generator.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/hw_image_generator.vhd" 850 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589576360837 "|Game|hw_image_generator:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Hora_Unidades:cuenta\[2\] hw_image_generator.vhd(850) " "Inferred latch for \"Hora_Unidades:cuenta\[2\]\" at hw_image_generator.vhd(850)" {  } { { "hw_image_generator.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/hw_image_generator.vhd" 850 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589576360837 "|Game|hw_image_generator:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Hora_Unidades:cuenta\[3\] hw_image_generator.vhd(850) " "Inferred latch for \"Hora_Unidades:cuenta\[3\]\" at hw_image_generator.vhd(850)" {  } { { "hw_image_generator.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/hw_image_generator.vhd" 850 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589576360837 "|Game|hw_image_generator:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "segundo hw_image_generator.vhd(752) " "Inferred latch for \"segundo\" at hw_image_generator.vhd(752)" {  } { { "hw_image_generator.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/hw_image_generator.vhd" 752 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589576360837 "|Game|hw_image_generator:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[0\] hw_image_generator.vhd(92) " "Inferred latch for \"blue\[0\]\" at hw_image_generator.vhd(92)" {  } { { "hw_image_generator.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/hw_image_generator.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589576360837 "|Game|hw_image_generator:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[1\] hw_image_generator.vhd(92) " "Inferred latch for \"blue\[1\]\" at hw_image_generator.vhd(92)" {  } { { "hw_image_generator.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/hw_image_generator.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589576360837 "|Game|hw_image_generator:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[2\] hw_image_generator.vhd(92) " "Inferred latch for \"blue\[2\]\" at hw_image_generator.vhd(92)" {  } { { "hw_image_generator.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/hw_image_generator.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589576360837 "|Game|hw_image_generator:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blue\[3\] hw_image_generator.vhd(92) " "Inferred latch for \"blue\[3\]\" at hw_image_generator.vhd(92)" {  } { { "hw_image_generator.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/hw_image_generator.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589576360837 "|Game|hw_image_generator:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[0\] hw_image_generator.vhd(92) " "Inferred latch for \"green\[0\]\" at hw_image_generator.vhd(92)" {  } { { "hw_image_generator.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/hw_image_generator.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589576360837 "|Game|hw_image_generator:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[1\] hw_image_generator.vhd(92) " "Inferred latch for \"green\[1\]\" at hw_image_generator.vhd(92)" {  } { { "hw_image_generator.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/hw_image_generator.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589576360837 "|Game|hw_image_generator:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[2\] hw_image_generator.vhd(92) " "Inferred latch for \"green\[2\]\" at hw_image_generator.vhd(92)" {  } { { "hw_image_generator.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/hw_image_generator.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589576360837 "|Game|hw_image_generator:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "green\[3\] hw_image_generator.vhd(92) " "Inferred latch for \"green\[3\]\" at hw_image_generator.vhd(92)" {  } { { "hw_image_generator.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/hw_image_generator.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589576360837 "|Game|hw_image_generator:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[0\] hw_image_generator.vhd(92) " "Inferred latch for \"red\[0\]\" at hw_image_generator.vhd(92)" {  } { { "hw_image_generator.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/hw_image_generator.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589576360837 "|Game|hw_image_generator:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[1\] hw_image_generator.vhd(92) " "Inferred latch for \"red\[1\]\" at hw_image_generator.vhd(92)" {  } { { "hw_image_generator.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/hw_image_generator.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589576360837 "|Game|hw_image_generator:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[2\] hw_image_generator.vhd(92) " "Inferred latch for \"red\[2\]\" at hw_image_generator.vhd(92)" {  } { { "hw_image_generator.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/hw_image_generator.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589576360837 "|Game|hw_image_generator:U3"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "red\[3\] hw_image_generator.vhd(92) " "Inferred latch for \"red\[3\]\" at hw_image_generator.vhd(92)" {  } { { "hw_image_generator.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/hw_image_generator.vhd" 92 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1589576360837 "|Game|hw_image_generator:U3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "RelojLento RelojLento:U4 A:arqrelojlento " "Elaborating entity \"RelojLento\" using architecture \"A:arqrelojlento\" for hierarchy \"RelojLento:U4\"" {  } { { "Game.vhd" "U4" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/Game.vhd" 28 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589576360959 ""}
{ "Warning" "WSGN_WIRE_LOOP" "Gen25MHz:U1\|VGA_clk " "Node \"Gen25MHz:U1\|VGA_clk\" is stuck at GND because node is in wire loop and does not have a source" {  } { { "Gen25Mhz.vhd" "VGA_clk" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/Gen25Mhz.vhd" 7 -1 0 } }  } 0 12161 "Node \"%1!s!\" is stuck at GND because node is in wire loop and does not have a source" 0 0 "Analysis & Synthesis" 0 -1 1589576361078 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1589576365137 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "VGA_clk " "Inserted always-enabled tri-state buffer between \"VGA_clk\" and its non-tri-state driver." {  } { { "Game.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/Game.vhd" 8 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1589576365247 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1589576365247 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:U3\|red\[3\] hw_image_generator:U3\|red\[0\] " "Duplicate LATCH primitive \"hw_image_generator:U3\|red\[3\]\" merged with LATCH primitive \"hw_image_generator:U3\|red\[0\]\"" {  } { { "hw_image_generator.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/hw_image_generator.vhd" 92 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1589576365268 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:U3\|red\[2\] hw_image_generator:U3\|red\[0\] " "Duplicate LATCH primitive \"hw_image_generator:U3\|red\[2\]\" merged with LATCH primitive \"hw_image_generator:U3\|red\[0\]\"" {  } { { "hw_image_generator.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/hw_image_generator.vhd" 92 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1589576365268 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:U3\|red\[1\] hw_image_generator:U3\|red\[0\] " "Duplicate LATCH primitive \"hw_image_generator:U3\|red\[1\]\" merged with LATCH primitive \"hw_image_generator:U3\|red\[0\]\"" {  } { { "hw_image_generator.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/hw_image_generator.vhd" 92 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1589576365268 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:U3\|green\[3\] hw_image_generator:U3\|green\[0\] " "Duplicate LATCH primitive \"hw_image_generator:U3\|green\[3\]\" merged with LATCH primitive \"hw_image_generator:U3\|green\[0\]\"" {  } { { "hw_image_generator.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/hw_image_generator.vhd" 92 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1589576365268 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:U3\|green\[2\] hw_image_generator:U3\|green\[0\] " "Duplicate LATCH primitive \"hw_image_generator:U3\|green\[2\]\" merged with LATCH primitive \"hw_image_generator:U3\|green\[0\]\"" {  } { { "hw_image_generator.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/hw_image_generator.vhd" 92 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1589576365268 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:U3\|green\[1\] hw_image_generator:U3\|green\[0\] " "Duplicate LATCH primitive \"hw_image_generator:U3\|green\[1\]\" merged with LATCH primitive \"hw_image_generator:U3\|green\[0\]\"" {  } { { "hw_image_generator.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/hw_image_generator.vhd" 92 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1589576365268 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:U3\|blue\[3\] hw_image_generator:U3\|blue\[0\] " "Duplicate LATCH primitive \"hw_image_generator:U3\|blue\[3\]\" merged with LATCH primitive \"hw_image_generator:U3\|blue\[0\]\"" {  } { { "hw_image_generator.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/hw_image_generator.vhd" 92 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1589576365268 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:U3\|blue\[2\] hw_image_generator:U3\|blue\[0\] " "Duplicate LATCH primitive \"hw_image_generator:U3\|blue\[2\]\" merged with LATCH primitive \"hw_image_generator:U3\|blue\[0\]\"" {  } { { "hw_image_generator.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/hw_image_generator.vhd" 92 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1589576365268 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "hw_image_generator:U3\|blue\[1\] hw_image_generator:U3\|blue\[0\] " "Duplicate LATCH primitive \"hw_image_generator:U3\|blue\[1\]\" merged with LATCH primitive \"hw_image_generator:U3\|blue\[0\]\"" {  } { { "hw_image_generator.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/hw_image_generator.vhd" 92 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1589576365268 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1589576365268 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "VGA_clk~synth " "Node \"VGA_clk~synth\"" {  } { { "Game.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/Game.vhd" 8 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1589576367817 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1589576367817 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "n_blank GND " "Pin \"n_blank\" is stuck at GND" {  } { { "Game.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/Game.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589576367817 "|Game|n_blank"} { "Warning" "WMLS_MLS_STUCK_PIN" "n_sync GND " "Pin \"n_sync\" is stuck at GND" {  } { { "Game.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/Game.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589576367817 "|Game|n_sync"} { "Warning" "WMLS_MLS_STUCK_PIN" "L5\[0\] GND " "Pin \"L5\[0\]\" is stuck at GND" {  } { { "Game.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/Game.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589576367817 "|Game|L5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "L5\[1\] GND " "Pin \"L5\[1\]\" is stuck at GND" {  } { { "Game.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/Game.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589576367817 "|Game|L5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "L5\[2\] GND " "Pin \"L5\[2\]\" is stuck at GND" {  } { { "Game.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/Game.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589576367817 "|Game|L5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "L5\[3\] GND " "Pin \"L5\[3\]\" is stuck at GND" {  } { { "Game.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/Game.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589576367817 "|Game|L5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "L5\[4\] GND " "Pin \"L5\[4\]\" is stuck at GND" {  } { { "Game.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/Game.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589576367817 "|Game|L5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "L5\[5\] GND " "Pin \"L5\[5\]\" is stuck at GND" {  } { { "Game.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/Game.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589576367817 "|Game|L5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "L5\[6\] VCC " "Pin \"L5\[6\]\" is stuck at VCC" {  } { { "Game.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/Game.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589576367817 "|Game|L5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "L6\[0\] GND " "Pin \"L6\[0\]\" is stuck at GND" {  } { { "Game.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/Game.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589576367817 "|Game|L6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "L6\[1\] GND " "Pin \"L6\[1\]\" is stuck at GND" {  } { { "Game.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/Game.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589576367817 "|Game|L6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "L6\[2\] GND " "Pin \"L6\[2\]\" is stuck at GND" {  } { { "Game.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/Game.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589576367817 "|Game|L6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "L6\[3\] GND " "Pin \"L6\[3\]\" is stuck at GND" {  } { { "Game.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/Game.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589576367817 "|Game|L6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "L6\[4\] GND " "Pin \"L6\[4\]\" is stuck at GND" {  } { { "Game.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/Game.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589576367817 "|Game|L6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "L6\[5\] GND " "Pin \"L6\[5\]\" is stuck at GND" {  } { { "Game.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/Game.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589576367817 "|Game|L6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "L6\[6\] VCC " "Pin \"L6\[6\]\" is stuck at VCC" {  } { { "Game.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/Game.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1589576367817 "|Game|L6[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1589576367817 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1589576368007 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga_controller:U2\|row\[31\] Low " "Register vga_controller:U2\|row\[31\] will power up to Low" {  } { { "vga_controller.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/vga_controller.vhd" 64 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1589576368342 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga_controller:U2\|row\[0\] Low " "Register vga_controller:U2\|row\[0\] will power up to Low" {  } { { "vga_controller.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/vga_controller.vhd" 64 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1589576368342 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga_controller:U2\|column\[0\] Low " "Register vga_controller:U2\|column\[0\] will power up to Low" {  } { { "vga_controller.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/vga_controller.vhd" 64 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1589576368342 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga_controller:U2\|column\[31\] Low " "Register vga_controller:U2\|column\[31\] will power up to Low" {  } { { "vga_controller.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/vga_controller.vhd" 64 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1589576368342 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1589576368342 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1589576371617 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1589576371617 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset_total " "No output dependent on input pin \"reset_total\"" {  } { { "Game.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/Game.vhd" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589576371907 "|Game|reset_total"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reloj " "No output dependent on input pin \"reloj\"" {  } { { "Game.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/Game.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1589576371907 "|Game|reloj"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1589576371907 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5049 " "Implemented 5049 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1589576371907 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1589576371907 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1589576371907 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4982 " "Implemented 4982 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1589576371907 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1589576371907 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4855 " "Peak virtual memory: 4855 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589576371932 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 15 15:59:31 2020 " "Processing ended: Fri May 15 15:59:31 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589576371932 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589576371932 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589576371932 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1589576371932 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1589576373677 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589576373687 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 15 15:59:33 2020 " "Processing started: Fri May 15 15:59:33 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589576373687 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1589576373687 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Game -c Game " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Game -c Game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1589576373687 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1589576373932 ""}
{ "Info" "0" "" "Project  = Game" {  } {  } 0 0 "Project  = Game" 0 0 "Fitter" 0 0 1589576373932 ""}
{ "Info" "0" "" "Revision = Game" {  } {  } 0 0 "Revision = Game" 0 0 "Fitter" 0 0 1589576373932 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1589576374117 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1589576374117 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Game 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"Game\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1589576374158 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1589576374217 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1589576374217 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1589576374518 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1589576374527 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589576375188 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589576375188 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589576375188 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589576375188 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589576375188 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589576375188 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589576375188 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589576375188 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589576375188 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589576375188 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1589576375188 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1589576375188 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/" { { 0 { 0 ""} 0 9222 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1589576375203 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/" { { 0 { 0 ""} 0 9224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1589576375203 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/" { { 0 { 0 ""} 0 9226 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1589576375203 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/" { { 0 { 0 ""} 0 9228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1589576375203 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/" { { 0 { 0 ""} 0 9230 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1589576375203 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/" { { 0 { 0 ""} 0 9232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1589576375203 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/" { { 0 { 0 ""} 0 9234 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1589576375203 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/" { { 0 { 0 ""} 0 9236 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1589576375203 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1589576375203 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1589576375217 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1589576375217 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1589576375217 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1589576375217 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1589576375227 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 67 " "No exact pin location assignment(s) for 4 pins of 67 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1589576376197 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "The Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1589576377737 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Game.sdc " "Synopsys Design Constraints File file not found: 'Game.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1589576377737 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1589576377737 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1589576377777 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1589576377787 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1589576377787 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reloj2~input (placed in PIN N5 (CLK0p, DIFFIO_RX_L28p, DIFFOUT_L28p, High_Speed)) " "Automatically promoted node reloj2~input (placed in PIN N5 (CLK0p, DIFFIO_RX_L28p, DIFFOUT_L28p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1589576378107 ""}  } { { "Game.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/Game.vhd" 10 0 0 } } { "temporary_test_loc" "" { Generic "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/" { { 0 { 0 ""} 0 9216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1589576378107 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clk~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1589576378107 ""}  } { { "Game.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/Game.vhd" 5 0 0 } } { "temporary_test_loc" "" { Generic "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/" { { 0 { 0 ""} 0 9215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1589576378107 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RelojLento:U4\|led  " "Automatically promoted node RelojLento:U4\|led " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1589576378107 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hw_image_generator:U3\|ban2 " "Destination node hw_image_generator:U3\|ban2" {  } { { "hw_image_generator.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/hw_image_generator.vhd" 58 -1 0 } } { "temporary_test_loc" "" { Generic "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/" { { 0 { 0 ""} 0 278 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1589576378107 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RelojLento:U4\|led~0 " "Destination node RelojLento:U4\|led~0" {  } { { "RelojLento.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/RelojLento.vhd" 7 -1 0 } } { "temporary_test_loc" "" { Generic "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/" { { 0 { 0 ""} 0 8940 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1589576378107 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1589576378107 ""}  } { { "RelojLento.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/RelojLento.vhd" 7 -1 0 } } { "temporary_test_loc" "" { Generic "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1589576378107 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Gen25MHz:U1\|clk25MHz~reg0  " "Automatically promoted node Gen25MHz:U1\|clk25MHz~reg0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1589576378107 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_clk~output " "Destination node VGA_clk~output" {  } { { "Game.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/Game.vhd" 8 -1 0 } } { "temporary_test_loc" "" { Generic "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/" { { 0 { 0 ""} 0 9143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1589576378107 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Gen25MHz:U1\|clk25MHz~0 " "Destination node Gen25MHz:U1\|clk25MHz~0" {  } { { "Gen25Mhz.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/Gen25Mhz.vhd" 6 -1 0 } } { "temporary_test_loc" "" { Generic "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/" { { 0 { 0 ""} 0 9142 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1589576378107 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1589576378107 ""}  } { { "Gen25Mhz.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/Gen25Mhz.vhd" 16 0 0 } } { "temporary_test_loc" "" { Generic "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/" { { 0 { 0 ""} 0 621 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1589576378107 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hw_image_generator:U3\|e  " "Automatically promoted node hw_image_generator:U3\|e " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1589576378107 ""}  } { { "hw_image_generator.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/hw_image_generator.vhd" 67 -1 0 } } { "temporary_test_loc" "" { Generic "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/" { { 0 { 0 ""} 0 537 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1589576378107 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hw_image_generator:U3\|m  " "Automatically promoted node hw_image_generator:U3\|m " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1589576378107 ""}  } { { "hw_image_generator.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/hw_image_generator.vhd" 63 -1 0 } } { "temporary_test_loc" "" { Generic "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/" { { 0 { 0 ""} 0 535 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1589576378107 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hw_image_generator:U3\|segundo  " "Automatically promoted node hw_image_generator:U3\|segundo " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1589576378107 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hw_image_generator:U3\|segundo " "Destination node hw_image_generator:U3\|segundo" {  } { { "hw_image_generator.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/hw_image_generator.vhd" 62 -1 0 } } { "temporary_test_loc" "" { Generic "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/" { { 0 { 0 ""} 0 473 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1589576378107 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1589576378107 ""}  } { { "hw_image_generator.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/hw_image_generator.vhd" 62 -1 0 } } { "temporary_test_loc" "" { Generic "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/" { { 0 { 0 ""} 0 473 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1589576378107 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hw_image_generator:U3\|vv  " "Automatically promoted node hw_image_generator:U3\|vv " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1589576378107 ""}  } { { "hw_image_generator.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/hw_image_generator.vhd" 74 -1 0 } } { "temporary_test_loc" "" { Generic "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/" { { 0 { 0 ""} 0 538 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1589576378107 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_controller:U2\|disp_ena  " "Automatically promoted node vga_controller:U2\|disp_ena " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1589576378107 ""}  } { { "vga_controller.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/vga_controller.vhd" 44 -1 0 } } { "temporary_test_loc" "" { Generic "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/" { { 0 { 0 ""} 0 619 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1589576378107 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1589576379168 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1589576379168 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1589576379168 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1589576379177 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1589576379177 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1589576379187 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1589576379187 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1589576379187 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1589576379382 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1589576379382 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1589576379382 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "4 unused 2.5V 2 2 0 " "Number of I/O pins in group: 4 (unused VREF, 2.5V VCCIO, 2 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1589576379402 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1589576379402 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1589576379402 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1589576379402 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1589576379402 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 12 24 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 12 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1589576379402 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 4 44 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  44 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1589576379402 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1589576379402 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1589576379402 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 28 32 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 28 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1589576379402 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 19 33 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 19 total pin(s) used --  33 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1589576379402 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1589576379402 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1589576379402 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1589576379402 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1589576380027 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1589576380037 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1589576382347 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1589576383337 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1589576383397 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1589576399987 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:17 " "Fitter placement operations ending: elapsed time is 00:00:17" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1589576399987 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1589576401912 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "23 X22_Y11 X32_Y21 " "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X22_Y11 to location X32_Y21" {  } { { "loc" "" { Generic "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/" { { 1 { 0 "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X22_Y11 to location X32_Y21"} { { 12 { 0 ""} 22 11 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1589576407442 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1589576407442 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1589576420227 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1589576420227 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:16 " "Fitter routing operations ending: elapsed time is 00:00:16" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1589576420227 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.21 " "Total time spent on timing analysis during the Fitter is 4.21 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1589576420557 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1589576420597 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1589576422707 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1589576422709 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1589576425577 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:08 " "Fitter post-fit operations ending: elapsed time is 00:00:08" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1589576428438 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "1 " "Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "VGA_clk a permanently enabled " "Pin VGA_clk has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { VGA_clk } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_clk" } } } } { "Game.vhd" "" { Text "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/Game.vhd" 8 0 0 } } { "temporary_test_loc" "" { Generic "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1589576429427 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1589576429427 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/output_files/Game.fit.smsg " "Generated suppressed messages file D:/UNAM/FI IC/8o Semstre/Diseño Digital VLSI/Proyectos/ProyectoFinalGame/output_files/Game.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1589576429708 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6014 " "Peak virtual memory: 6014 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589576430997 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 15 16:00:30 2020 " "Processing ended: Fri May 15 16:00:30 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589576430997 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:57 " "Elapsed time: 00:00:57" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589576430997 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:21 " "Total CPU time (on all processors): 00:02:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589576430997 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1589576430997 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1589576432337 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589576432347 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 15 16:00:32 2020 " "Processing started: Fri May 15 16:00:32 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589576432347 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1589576432347 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Game -c Game " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Game -c Game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1589576432347 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1589576432902 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1589576445197 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1589576445403 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4701 " "Peak virtual memory: 4701 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589576446567 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 15 16:00:46 2020 " "Processing ended: Fri May 15 16:00:46 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589576446567 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589576446567 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589576446567 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1589576446567 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1589576447224 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1589576448377 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1589576448387 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 15 16:00:47 2020 " "Processing started: Fri May 15 16:00:47 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1589576448387 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1589576448387 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Game -c Game " "Command: quartus_sta Game -c Game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1589576448387 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1589576448637 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1589576449327 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1589576449327 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589576449367 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589576449367 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "The Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1589576449828 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Game.sdc " "Synopsys Design Constraints File file not found: 'Game.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1589576449927 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1589576449927 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name RelojLento:U4\|led RelojLento:U4\|led " "create_clock -period 1.000 -name RelojLento:U4\|led RelojLento:U4\|led" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1589576449937 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1589576449937 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Gen25MHz:U1\|clk25MHz~reg0 Gen25MHz:U1\|clk25MHz~reg0 " "create_clock -period 1.000 -name Gen25MHz:U1\|clk25MHz~reg0 Gen25MHz:U1\|clk25MHz~reg0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1589576449937 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reloj2 reloj2 " "create_clock -period 1.000 -name reloj2 reloj2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1589576449937 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name hw_image_generator:U3\|vv hw_image_generator:U3\|vv " "create_clock -period 1.000 -name hw_image_generator:U3\|vv hw_image_generator:U3\|vv" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1589576449937 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name hw_image_generator:U3\|e hw_image_generator:U3\|e " "create_clock -period 1.000 -name hw_image_generator:U3\|e hw_image_generator:U3\|e" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1589576449937 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name hw_image_generator:U3\|m hw_image_generator:U3\|m " "create_clock -period 1.000 -name hw_image_generator:U3\|m hw_image_generator:U3\|m" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1589576449937 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name hw_image_generator:U3\|segundo hw_image_generator:U3\|segundo " "create_clock -period 1.000 -name hw_image_generator:U3\|segundo hw_image_generator:U3\|segundo" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1589576449937 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga_controller:U2\|disp_ena vga_controller:U2\|disp_ena " "create_clock -period 1.000 -name vga_controller:U2\|disp_ena vga_controller:U2\|disp_ena" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1589576449937 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reset_n reset_n " "create_clock -period 1.000 -name reset_n reset_n" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1589576449937 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1589576449937 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1589576449957 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1589576449957 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1589576449957 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1589576449977 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1589576449997 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1589576450017 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.967 " "Worst-case setup slack is -10.967" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576450025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576450025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.967             -32.885 vga_controller:U2\|disp_ena  " "  -10.967             -32.885 vga_controller:U2\|disp_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576450025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.560            -781.316 RelojLento:U4\|led  " "   -9.560            -781.316 RelojLento:U4\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576450025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.618            -145.775 Gen25MHz:U1\|clk25MHz~reg0  " "   -4.618            -145.775 Gen25MHz:U1\|clk25MHz~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576450025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.465             -57.273 clk  " "   -4.465             -57.273 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576450025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.949             -72.344 reloj2  " "   -2.949             -72.344 reloj2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576450025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.710              -0.710 reset_n  " "   -0.710              -0.710 reset_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576450025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.328              -0.903 hw_image_generator:U3\|m  " "   -0.328              -0.903 hw_image_generator:U3\|m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576450025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.275              -0.901 hw_image_generator:U3\|segundo  " "   -0.275              -0.901 hw_image_generator:U3\|segundo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576450025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.230              -0.593 hw_image_generator:U3\|vv  " "   -0.230              -0.593 hw_image_generator:U3\|vv " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576450025 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.201              -0.707 hw_image_generator:U3\|e  " "   -0.201              -0.707 hw_image_generator:U3\|e " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576450025 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589576450025 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.340 " "Worst-case hold slack is 0.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576450047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576450047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 hw_image_generator:U3\|vv  " "    0.340               0.000 hw_image_generator:U3\|vv " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576450047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 Gen25MHz:U1\|clk25MHz~reg0  " "    0.342               0.000 Gen25MHz:U1\|clk25MHz~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576450047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 RelojLento:U4\|led  " "    0.343               0.000 RelojLento:U4\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576450047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 hw_image_generator:U3\|e  " "    0.348               0.000 hw_image_generator:U3\|e " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576450047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 hw_image_generator:U3\|m  " "    0.348               0.000 hw_image_generator:U3\|m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576450047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 hw_image_generator:U3\|segundo  " "    0.348               0.000 hw_image_generator:U3\|segundo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576450047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.435               0.000 reset_n  " "    0.435               0.000 reset_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576450047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.632               0.000 clk  " "    0.632               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576450047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.640               0.000 reloj2  " "    0.640               0.000 reloj2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576450047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.296               0.000 vga_controller:U2\|disp_ena  " "    2.296               0.000 vga_controller:U2\|disp_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576450047 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589576450047 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1589576450047 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1589576450047 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576450057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576450057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -42.284 reloj2  " "   -3.000             -42.284 reloj2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576450057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -40.881 clk  " "   -3.000             -40.881 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576450057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 reset_n  " "   -3.000              -3.000 reset_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576450057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403            -145.912 RelojLento:U4\|led  " "   -1.403            -145.912 RelojLento:U4\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576450057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -58.926 Gen25MHz:U1\|clk25MHz~reg0  " "   -1.403             -58.926 Gen25MHz:U1\|clk25MHz~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576450057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -7.015 hw_image_generator:U3\|e  " "   -1.403              -7.015 hw_image_generator:U3\|e " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576450057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -7.015 hw_image_generator:U3\|m  " "   -1.403              -7.015 hw_image_generator:U3\|m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576450057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -7.015 hw_image_generator:U3\|segundo  " "   -1.403              -7.015 hw_image_generator:U3\|segundo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576450057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -5.612 hw_image_generator:U3\|vv  " "   -1.403              -5.612 hw_image_generator:U3\|vv " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576450057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.338               0.000 vga_controller:U2\|disp_ena  " "    0.338               0.000 vga_controller:U2\|disp_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576450057 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589576450057 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1589576450087 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1589576450127 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1589576453100 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1589576453378 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1589576453417 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.032 " "Worst-case setup slack is -10.032" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576453417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576453417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.032             -30.083 vga_controller:U2\|disp_ena  " "  -10.032             -30.083 vga_controller:U2\|disp_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576453417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.588            -712.857 RelojLento:U4\|led  " "   -8.588            -712.857 RelojLento:U4\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576453417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.129            -130.639 Gen25MHz:U1\|clk25MHz~reg0  " "   -4.129            -130.639 Gen25MHz:U1\|clk25MHz~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576453417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.040             -49.899 clk  " "   -4.040             -49.899 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576453417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.629             -64.394 reloj2  " "   -2.629             -64.394 reloj2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576453417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.637              -0.637 reset_n  " "   -0.637              -0.637 reset_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576453417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.205              -0.476 hw_image_generator:U3\|m  " "   -0.205              -0.476 hw_image_generator:U3\|m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576453417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.155              -0.452 hw_image_generator:U3\|segundo  " "   -0.155              -0.452 hw_image_generator:U3\|segundo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576453417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.124              -0.287 hw_image_generator:U3\|vv  " "   -0.124              -0.287 hw_image_generator:U3\|vv " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576453417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.093              -0.296 hw_image_generator:U3\|e  " "   -0.093              -0.296 hw_image_generator:U3\|e " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576453417 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589576453417 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.306 " "Worst-case hold slack is 0.306" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576453448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576453448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 hw_image_generator:U3\|vv  " "    0.306               0.000 hw_image_generator:U3\|vv " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576453448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 Gen25MHz:U1\|clk25MHz~reg0  " "    0.307               0.000 Gen25MHz:U1\|clk25MHz~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576453448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.307               0.000 RelojLento:U4\|led  " "    0.307               0.000 RelojLento:U4\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576453448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 hw_image_generator:U3\|e  " "    0.312               0.000 hw_image_generator:U3\|e " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576453448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 hw_image_generator:U3\|m  " "    0.312               0.000 hw_image_generator:U3\|m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576453448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 hw_image_generator:U3\|segundo  " "    0.312               0.000 hw_image_generator:U3\|segundo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576453448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.456               0.000 reset_n  " "    0.456               0.000 reset_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576453448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.584               0.000 clk  " "    0.584               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576453448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.591               0.000 reloj2  " "    0.591               0.000 reloj2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576453448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.218               0.000 vga_controller:U2\|disp_ena  " "    2.218               0.000 vga_controller:U2\|disp_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576453448 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589576453448 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1589576453452 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1589576453487 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576453487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576453487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -42.284 reloj2  " "   -3.000             -42.284 reloj2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576453487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -40.881 clk  " "   -3.000             -40.881 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576453487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 reset_n  " "   -3.000              -3.000 reset_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576453487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403            -145.912 RelojLento:U4\|led  " "   -1.403            -145.912 RelojLento:U4\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576453487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403             -58.926 Gen25MHz:U1\|clk25MHz~reg0  " "   -1.403             -58.926 Gen25MHz:U1\|clk25MHz~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576453487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -7.015 hw_image_generator:U3\|e  " "   -1.403              -7.015 hw_image_generator:U3\|e " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576453487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -7.015 hw_image_generator:U3\|m  " "   -1.403              -7.015 hw_image_generator:U3\|m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576453487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -7.015 hw_image_generator:U3\|segundo  " "   -1.403              -7.015 hw_image_generator:U3\|segundo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576453487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -5.612 hw_image_generator:U3\|vv  " "   -1.403              -5.612 hw_image_generator:U3\|vv " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576453487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 vga_controller:U2\|disp_ena  " "    0.430               0.000 vga_controller:U2\|disp_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576453487 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589576453487 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1589576453528 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1589576453828 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1589576453857 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.153 " "Worst-case setup slack is -4.153" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576453857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576453857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.153             -12.448 vga_controller:U2\|disp_ena  " "   -4.153             -12.448 vga_controller:U2\|disp_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576453857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.440            -278.796 RelojLento:U4\|led  " "   -3.440            -278.796 RelojLento:U4\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576453857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.445             -39.810 Gen25MHz:U1\|clk25MHz~reg0  " "   -1.445             -39.810 Gen25MHz:U1\|clk25MHz~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576453857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.368              -8.911 clk  " "   -1.368              -8.911 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576453857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.131             -31.480 reloj2  " "   -1.131             -31.480 reloj2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576453857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.138               0.000 reset_n  " "    0.138               0.000 reset_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576453857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.423               0.000 hw_image_generator:U3\|m  " "    0.423               0.000 hw_image_generator:U3\|m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576453857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.437               0.000 hw_image_generator:U3\|segundo  " "    0.437               0.000 hw_image_generator:U3\|segundo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576453857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.470               0.000 hw_image_generator:U3\|vv  " "    0.470               0.000 hw_image_generator:U3\|vv " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576453857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.486               0.000 hw_image_generator:U3\|e  " "    0.486               0.000 hw_image_generator:U3\|e " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576453857 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589576453857 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.148 " "Worst-case hold slack is 0.148" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576453887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576453887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 hw_image_generator:U3\|vv  " "    0.148               0.000 hw_image_generator:U3\|vv " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576453887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 Gen25MHz:U1\|clk25MHz~reg0  " "    0.149               0.000 Gen25MHz:U1\|clk25MHz~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576453887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 RelojLento:U4\|led  " "    0.149               0.000 RelojLento:U4\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576453887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 hw_image_generator:U3\|e  " "    0.152               0.000 hw_image_generator:U3\|e " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576453887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 hw_image_generator:U3\|m  " "    0.152               0.000 hw_image_generator:U3\|m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576453887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 hw_image_generator:U3\|segundo  " "    0.152               0.000 hw_image_generator:U3\|segundo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576453887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.244               0.000 clk  " "    0.244               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576453887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.247               0.000 reloj2  " "    0.247               0.000 reloj2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576453887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.257               0.000 reset_n  " "    0.257               0.000 reset_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576453887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.098               0.000 vga_controller:U2\|disp_ena  " "    1.098               0.000 vga_controller:U2\|disp_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576453887 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589576453887 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1589576453887 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1589576453897 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576453897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576453897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -31.896 reloj2  " "   -3.000             -31.896 reloj2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576453897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -30.941 clk  " "   -3.000             -30.941 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576453897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.058 reset_n  " "   -3.000              -3.058 reset_n " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576453897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -104.000 RelojLento:U4\|led  " "   -1.000            -104.000 RelojLento:U4\|led " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576453897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -42.000 Gen25MHz:U1\|clk25MHz~reg0  " "   -1.000             -42.000 Gen25MHz:U1\|clk25MHz~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576453897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 hw_image_generator:U3\|e  " "   -1.000              -5.000 hw_image_generator:U3\|e " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576453897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 hw_image_generator:U3\|m  " "   -1.000              -5.000 hw_image_generator:U3\|m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576453897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 hw_image_generator:U3\|segundo  " "   -1.000              -5.000 hw_image_generator:U3\|segundo " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576453897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 hw_image_generator:U3\|vv  " "   -1.000              -4.000 hw_image_generator:U3\|vv " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576453897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.308               0.000 vga_controller:U2\|disp_ena  " "    0.308               0.000 vga_controller:U2\|disp_ena " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1589576453897 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1589576453897 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1589576455217 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1589576455217 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4904 " "Peak virtual memory: 4904 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1589576455317 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 15 16:00:55 2020 " "Processing ended: Fri May 15 16:00:55 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1589576455317 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1589576455317 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1589576455317 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1589576455317 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 58 s " "Quartus Prime Full Compilation was successful. 0 errors, 58 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1589576456047 ""}
