Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Feb 10 05:42:31 2020
| Host         : DESKTOP-HG4VJIQ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file NFact_FPGA_control_sets_placed.rpt
| Design       : NFact_FPGA
| Device       : xc7a35t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|    16+ |            5 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             182 |           25 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              66 |           10 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              62 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+---------------------+---------------------------------+------------------+----------------+
|         Clock Signal         |    Enable Signal    |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+------------------------------+---------------------+---------------------------------+------------------+----------------+
|  debounced_clock_signal_BUFG |                     |                                 |                5 |             22 |
|  DUT/CU/ns                   |                     |                                 |                6 |             26 |
|  debounced_clock_signal_BUFG | DUT/CU/LEDOUT[1][3] | DUT/DP/REG32/regOut[31]_i_1_n_0 |                7 |             62 |
|  clk100MHz_IBUF_BUFG         |                     | rst_IBUF                        |               10 |             66 |
|  clk_BUFG                    |                     |                                 |               14 |            134 |
+------------------------------+---------------------+---------------------------------+------------------+----------------+


