Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Nov 28 13:14:08 2021
| Host         : DESKTOP-6SKI903 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Platform_top_timing_summary_routed.rpt -pb Platform_top_timing_summary_routed.pb -rpx Platform_top_timing_summary_routed.rpx -warn_on_violation
| Design       : Platform_top
| Device       : 7a50t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 10 register/latch pins with no clock driven by root clock pin: U1/q_reg[17]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: U1/q_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 92 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.590        0.000                      0                   18        0.252        0.000                      0                   18        4.500        0.000                       0                    19  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.590        0.000                      0                   18        0.252        0.000                      0                   18        4.500        0.000                       0                    19  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.590ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.590ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.413ns  (logic 1.806ns (74.857%)  route 0.607ns (25.143%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.622     5.173    U1/CLK100MHZ
    SLICE_X61Y91         FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDCE (Prop_fdce_C_Q)         0.456     5.629 r  U1/q_reg[1]/Q
                         net (fo=24, routed)          0.607     6.236    U1/out[0]
    SLICE_X61Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.910 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.910    U1/q_reg[0]_i_1_n_0
    SLICE_X61Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.024 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.024    U1/q_reg[4]_i_1_n_0
    SLICE_X61Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.138 r  U1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.138    U1/q_reg[8]_i_1_n_0
    SLICE_X61Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.252 r  U1/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.252    U1/q_reg[12]_i_1_n_0
    SLICE_X61Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.586 r  U1/q_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.586    U1/q_reg[16]_i_1_n_6
    SLICE_X61Y95         FDCE                                         r  U1/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.505    14.876    U1/CLK100MHZ
    SLICE_X61Y95         FDCE                                         r  U1/q_reg[17]/C
                         clock pessimism              0.273    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X61Y95         FDCE (Setup_fdce_C_D)        0.062    15.176    U1/q_reg[17]
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                          -7.586    
  -------------------------------------------------------------------
                         slack                                  7.590    

Slack (MET) :             7.701ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.302ns  (logic 1.695ns (73.645%)  route 0.607ns (26.355%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.622     5.173    U1/CLK100MHZ
    SLICE_X61Y91         FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDCE (Prop_fdce_C_Q)         0.456     5.629 r  U1/q_reg[1]/Q
                         net (fo=24, routed)          0.607     6.236    U1/out[0]
    SLICE_X61Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.910 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.910    U1/q_reg[0]_i_1_n_0
    SLICE_X61Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.024 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.024    U1/q_reg[4]_i_1_n_0
    SLICE_X61Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.138 r  U1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.138    U1/q_reg[8]_i_1_n_0
    SLICE_X61Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.252 r  U1/q_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.252    U1/q_reg[12]_i_1_n_0
    SLICE_X61Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.475 r  U1/q_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.475    U1/q_reg[16]_i_1_n_7
    SLICE_X61Y95         FDCE                                         r  U1/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.505    14.876    U1/CLK100MHZ
    SLICE_X61Y95         FDCE                                         r  U1/q_reg[16]/C
                         clock pessimism              0.273    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X61Y95         FDCE (Setup_fdce_C_D)        0.062    15.176    U1/q_reg[16]
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                          -7.475    
  -------------------------------------------------------------------
                         slack                                  7.701    

Slack (MET) :             7.704ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.299ns  (logic 1.692ns (73.610%)  route 0.607ns (26.390%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.622     5.173    U1/CLK100MHZ
    SLICE_X61Y91         FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDCE (Prop_fdce_C_Q)         0.456     5.629 r  U1/q_reg[1]/Q
                         net (fo=24, routed)          0.607     6.236    U1/out[0]
    SLICE_X61Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.910 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.910    U1/q_reg[0]_i_1_n_0
    SLICE_X61Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.024 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.024    U1/q_reg[4]_i_1_n_0
    SLICE_X61Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.138 r  U1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.138    U1/q_reg[8]_i_1_n_0
    SLICE_X61Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.472 r  U1/q_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.472    U1/q_reg[12]_i_1_n_6
    SLICE_X61Y94         FDCE                                         r  U1/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.505    14.876    U1/CLK100MHZ
    SLICE_X61Y94         FDCE                                         r  U1/q_reg[13]/C
                         clock pessimism              0.273    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X61Y94         FDCE (Setup_fdce_C_D)        0.062    15.176    U1/q_reg[13]
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                          -7.472    
  -------------------------------------------------------------------
                         slack                                  7.704    

Slack (MET) :             7.725ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.278ns  (logic 1.671ns (73.367%)  route 0.607ns (26.633%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.622     5.173    U1/CLK100MHZ
    SLICE_X61Y91         FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDCE (Prop_fdce_C_Q)         0.456     5.629 r  U1/q_reg[1]/Q
                         net (fo=24, routed)          0.607     6.236    U1/out[0]
    SLICE_X61Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.910 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.910    U1/q_reg[0]_i_1_n_0
    SLICE_X61Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.024 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.024    U1/q_reg[4]_i_1_n_0
    SLICE_X61Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.138 r  U1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.138    U1/q_reg[8]_i_1_n_0
    SLICE_X61Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.451 r  U1/q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.451    U1/q_reg[12]_i_1_n_4
    SLICE_X61Y94         FDCE                                         r  U1/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.505    14.876    U1/CLK100MHZ
    SLICE_X61Y94         FDCE                                         r  U1/q_reg[15]/C
                         clock pessimism              0.273    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X61Y94         FDCE (Setup_fdce_C_D)        0.062    15.176    U1/q_reg[15]
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                          -7.451    
  -------------------------------------------------------------------
                         slack                                  7.725    

Slack (MET) :             7.799ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.204ns  (logic 1.597ns (72.473%)  route 0.607ns (27.527%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.622     5.173    U1/CLK100MHZ
    SLICE_X61Y91         FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDCE (Prop_fdce_C_Q)         0.456     5.629 r  U1/q_reg[1]/Q
                         net (fo=24, routed)          0.607     6.236    U1/out[0]
    SLICE_X61Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.910 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.910    U1/q_reg[0]_i_1_n_0
    SLICE_X61Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.024 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.024    U1/q_reg[4]_i_1_n_0
    SLICE_X61Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.138 r  U1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.138    U1/q_reg[8]_i_1_n_0
    SLICE_X61Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.377 r  U1/q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.377    U1/q_reg[12]_i_1_n_5
    SLICE_X61Y94         FDCE                                         r  U1/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.505    14.876    U1/CLK100MHZ
    SLICE_X61Y94         FDCE                                         r  U1/q_reg[14]/C
                         clock pessimism              0.273    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X61Y94         FDCE (Setup_fdce_C_D)        0.062    15.176    U1/q_reg[14]
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                          -7.377    
  -------------------------------------------------------------------
                         slack                                  7.799    

Slack (MET) :             7.815ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.188ns  (logic 1.581ns (72.271%)  route 0.607ns (27.729%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.622     5.173    U1/CLK100MHZ
    SLICE_X61Y91         FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDCE (Prop_fdce_C_Q)         0.456     5.629 r  U1/q_reg[1]/Q
                         net (fo=24, routed)          0.607     6.236    U1/out[0]
    SLICE_X61Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.910 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.910    U1/q_reg[0]_i_1_n_0
    SLICE_X61Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.024 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.024    U1/q_reg[4]_i_1_n_0
    SLICE_X61Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.138 r  U1/q_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.138    U1/q_reg[8]_i_1_n_0
    SLICE_X61Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.361 r  U1/q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.361    U1/q_reg[12]_i_1_n_7
    SLICE_X61Y94         FDCE                                         r  U1/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.505    14.876    U1/CLK100MHZ
    SLICE_X61Y94         FDCE                                         r  U1/q_reg[12]/C
                         clock pessimism              0.273    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X61Y94         FDCE (Setup_fdce_C_D)        0.062    15.176    U1/q_reg[12]
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                          -7.361    
  -------------------------------------------------------------------
                         slack                                  7.815    

Slack (MET) :             7.818ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.185ns  (logic 1.578ns (72.233%)  route 0.607ns (27.767%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.622     5.173    U1/CLK100MHZ
    SLICE_X61Y91         FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDCE (Prop_fdce_C_Q)         0.456     5.629 r  U1/q_reg[1]/Q
                         net (fo=24, routed)          0.607     6.236    U1/out[0]
    SLICE_X61Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.910 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.910    U1/q_reg[0]_i_1_n_0
    SLICE_X61Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.024 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.024    U1/q_reg[4]_i_1_n_0
    SLICE_X61Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.358 r  U1/q_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.358    U1/q_reg[8]_i_1_n_6
    SLICE_X61Y93         FDCE                                         r  U1/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.505    14.876    U1/CLK100MHZ
    SLICE_X61Y93         FDCE                                         r  U1/q_reg[9]/C
                         clock pessimism              0.273    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X61Y93         FDCE (Setup_fdce_C_D)        0.062    15.176    U1/q_reg[9]
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                          -7.358    
  -------------------------------------------------------------------
                         slack                                  7.818    

Slack (MET) :             7.839ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.164ns  (logic 1.557ns (71.964%)  route 0.607ns (28.036%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.622     5.173    U1/CLK100MHZ
    SLICE_X61Y91         FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDCE (Prop_fdce_C_Q)         0.456     5.629 r  U1/q_reg[1]/Q
                         net (fo=24, routed)          0.607     6.236    U1/out[0]
    SLICE_X61Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.910 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.910    U1/q_reg[0]_i_1_n_0
    SLICE_X61Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.024 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.024    U1/q_reg[4]_i_1_n_0
    SLICE_X61Y93         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.337 r  U1/q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.337    U1/q_reg[8]_i_1_n_4
    SLICE_X61Y93         FDCE                                         r  U1/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.505    14.876    U1/CLK100MHZ
    SLICE_X61Y93         FDCE                                         r  U1/q_reg[11]/C
                         clock pessimism              0.273    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X61Y93         FDCE (Setup_fdce_C_D)        0.062    15.176    U1/q_reg[11]
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                          -7.337    
  -------------------------------------------------------------------
                         slack                                  7.839    

Slack (MET) :             7.913ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 1.483ns (70.971%)  route 0.607ns (29.029%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.622     5.173    U1/CLK100MHZ
    SLICE_X61Y91         FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDCE (Prop_fdce_C_Q)         0.456     5.629 r  U1/q_reg[1]/Q
                         net (fo=24, routed)          0.607     6.236    U1/out[0]
    SLICE_X61Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.910 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.910    U1/q_reg[0]_i_1_n_0
    SLICE_X61Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.024 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.024    U1/q_reg[4]_i_1_n_0
    SLICE_X61Y93         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.263 r  U1/q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.263    U1/q_reg[8]_i_1_n_5
    SLICE_X61Y93         FDCE                                         r  U1/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.505    14.876    U1/CLK100MHZ
    SLICE_X61Y93         FDCE                                         r  U1/q_reg[10]/C
                         clock pessimism              0.273    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X61Y93         FDCE (Setup_fdce_C_D)        0.062    15.176    U1/q_reg[10]
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                          -7.263    
  -------------------------------------------------------------------
                         slack                                  7.913    

Slack (MET) :             7.929ns  (required time - arrival time)
  Source:                 U1/q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.074ns  (logic 1.467ns (70.747%)  route 0.607ns (29.253%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.876ns = ( 14.876 - 10.000 ) 
    Source Clock Delay      (SCD):    5.173ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.622     5.173    U1/CLK100MHZ
    SLICE_X61Y91         FDCE                                         r  U1/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDCE (Prop_fdce_C_Q)         0.456     5.629 r  U1/q_reg[1]/Q
                         net (fo=24, routed)          0.607     6.236    U1/out[0]
    SLICE_X61Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.910 r  U1/q_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.910    U1/q_reg[0]_i_1_n_0
    SLICE_X61Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.024 r  U1/q_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.024    U1/q_reg[4]_i_1_n_0
    SLICE_X61Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.247 r  U1/q_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.247    U1/q_reg[8]_i_1_n_7
    SLICE_X61Y93         FDCE                                         r  U1/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.505    14.876    U1/CLK100MHZ
    SLICE_X61Y93         FDCE                                         r  U1/q_reg[8]/C
                         clock pessimism              0.273    15.149    
                         clock uncertainty           -0.035    15.114    
    SLICE_X61Y93         FDCE (Setup_fdce_C_D)        0.062    15.176    U1/q_reg[8]
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                          -7.247    
  -------------------------------------------------------------------
                         slack                                  7.929    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U1/q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.590     1.503    U1/CLK100MHZ
    SLICE_X61Y93         FDCE                                         r  U1/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y93         FDCE (Prop_fdce_C_Q)         0.141     1.644 r  U1/q_reg[11]/Q
                         net (fo=1, routed)           0.108     1.753    U1/q_reg_n_0_[11]
    SLICE_X61Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.861 r  U1/q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.861    U1/q_reg[8]_i_1_n_4
    SLICE_X61Y93         FDCE                                         r  U1/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.860     2.018    U1/CLK100MHZ
    SLICE_X61Y93         FDCE                                         r  U1/q_reg[11]/C
                         clock pessimism             -0.514     1.503    
    SLICE_X61Y93         FDCE (Hold_fdce_C_D)         0.105     1.608    U1/q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U1/q_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.590     1.503    U1/CLK100MHZ
    SLICE_X61Y94         FDCE                                         r  U1/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDCE (Prop_fdce_C_Q)         0.141     1.644 r  U1/q_reg[15]/Q
                         net (fo=1, routed)           0.108     1.753    U1/q_reg_n_0_[15]
    SLICE_X61Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.861 r  U1/q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.861    U1/q_reg[12]_i_1_n_4
    SLICE_X61Y94         FDCE                                         r  U1/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.860     2.018    U1/CLK100MHZ
    SLICE_X61Y94         FDCE                                         r  U1/q_reg[15]/C
                         clock pessimism             -0.514     1.503    
    SLICE_X61Y94         FDCE (Hold_fdce_C_D)         0.105     1.608    U1/q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U1/q_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.589     1.502    U1/CLK100MHZ
    SLICE_X61Y91         FDCE                                         r  U1/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y91         FDCE (Prop_fdce_C_Q)         0.141     1.643 r  U1/q_reg[3]/Q
                         net (fo=1, routed)           0.108     1.752    U1/q_reg_n_0_[3]
    SLICE_X61Y91         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.860 r  U1/q_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.860    U1/q_reg[0]_i_1_n_4
    SLICE_X61Y91         FDCE                                         r  U1/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.859     2.017    U1/CLK100MHZ
    SLICE_X61Y91         FDCE                                         r  U1/q_reg[3]/C
                         clock pessimism             -0.514     1.502    
    SLICE_X61Y91         FDCE (Hold_fdce_C_D)         0.105     1.607    U1/q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 U1/q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.589     1.502    U1/CLK100MHZ
    SLICE_X61Y92         FDCE                                         r  U1/q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y92         FDCE (Prop_fdce_C_Q)         0.141     1.643 r  U1/q_reg[7]/Q
                         net (fo=1, routed)           0.108     1.752    U1/q_reg_n_0_[7]
    SLICE_X61Y92         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.860 r  U1/q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.860    U1/q_reg[4]_i_1_n_4
    SLICE_X61Y92         FDCE                                         r  U1/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.859     2.017    U1/CLK100MHZ
    SLICE_X61Y92         FDCE                                         r  U1/q_reg[7]/C
                         clock pessimism             -0.514     1.502    
    SLICE_X61Y92         FDCE (Hold_fdce_C_D)         0.105     1.607    U1/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 U1/q_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.590     1.503    U1/CLK100MHZ
    SLICE_X61Y94         FDCE                                         r  U1/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDCE (Prop_fdce_C_Q)         0.141     1.644 r  U1/q_reg[12]/Q
                         net (fo=1, routed)           0.105     1.750    U1/q_reg_n_0_[12]
    SLICE_X61Y94         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.865 r  U1/q_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.865    U1/q_reg[12]_i_1_n_7
    SLICE_X61Y94         FDCE                                         r  U1/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.860     2.018    U1/CLK100MHZ
    SLICE_X61Y94         FDCE                                         r  U1/q_reg[12]/C
                         clock pessimism             -0.514     1.503    
    SLICE_X61Y94         FDCE (Hold_fdce_C_D)         0.105     1.608    U1/q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 U1/q_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.590     1.503    U1/CLK100MHZ
    SLICE_X61Y95         FDCE                                         r  U1/q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y95         FDCE (Prop_fdce_C_Q)         0.141     1.644 r  U1/q_reg[16]/Q
                         net (fo=1, routed)           0.105     1.750    U1/q_reg_n_0_[16]
    SLICE_X61Y95         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.865 r  U1/q_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.865    U1/q_reg[16]_i_1_n_7
    SLICE_X61Y95         FDCE                                         r  U1/q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.860     2.018    U1/CLK100MHZ
    SLICE_X61Y95         FDCE                                         r  U1/q_reg[16]/C
                         clock pessimism             -0.514     1.503    
    SLICE_X61Y95         FDCE (Hold_fdce_C_D)         0.105     1.608    U1/q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 U1/q_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.590     1.503    U1/CLK100MHZ
    SLICE_X61Y93         FDCE                                         r  U1/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y93         FDCE (Prop_fdce_C_Q)         0.141     1.644 r  U1/q_reg[8]/Q
                         net (fo=1, routed)           0.105     1.750    U1/q_reg_n_0_[8]
    SLICE_X61Y93         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.865 r  U1/q_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.865    U1/q_reg[8]_i_1_n_7
    SLICE_X61Y93         FDCE                                         r  U1/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.860     2.018    U1/CLK100MHZ
    SLICE_X61Y93         FDCE                                         r  U1/q_reg[8]/C
                         clock pessimism             -0.514     1.503    
    SLICE_X61Y93         FDCE (Hold_fdce_C_D)         0.105     1.608    U1/q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 U1/q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.589     1.502    U1/CLK100MHZ
    SLICE_X61Y92         FDCE                                         r  U1/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y92         FDCE (Prop_fdce_C_Q)         0.141     1.643 r  U1/q_reg[4]/Q
                         net (fo=1, routed)           0.105     1.749    U1/q_reg_n_0_[4]
    SLICE_X61Y92         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.864 r  U1/q_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.864    U1/q_reg[4]_i_1_n_7
    SLICE_X61Y92         FDCE                                         r  U1/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.859     2.017    U1/CLK100MHZ
    SLICE_X61Y92         FDCE                                         r  U1/q_reg[4]/C
                         clock pessimism             -0.514     1.502    
    SLICE_X61Y92         FDCE (Hold_fdce_C_D)         0.105     1.607    U1/q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 U1/q_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.590     1.503    U1/CLK100MHZ
    SLICE_X61Y93         FDCE                                         r  U1/q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y93         FDCE (Prop_fdce_C_Q)         0.141     1.644 r  U1/q_reg[10]/Q
                         net (fo=1, routed)           0.109     1.754    U1/q_reg_n_0_[10]
    SLICE_X61Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.865 r  U1/q_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.865    U1/q_reg[8]_i_1_n_5
    SLICE_X61Y93         FDCE                                         r  U1/q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.860     2.018    U1/CLK100MHZ
    SLICE_X61Y93         FDCE                                         r  U1/q_reg[10]/C
                         clock pessimism             -0.514     1.503    
    SLICE_X61Y93         FDCE (Hold_fdce_C_D)         0.105     1.608    U1/q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 U1/q_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U1/q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.590     1.503    U1/CLK100MHZ
    SLICE_X61Y94         FDCE                                         r  U1/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDCE (Prop_fdce_C_Q)         0.141     1.644 r  U1/q_reg[14]/Q
                         net (fo=1, routed)           0.109     1.754    U1/q_reg_n_0_[14]
    SLICE_X61Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.865 r  U1/q_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.865    U1/q_reg[12]_i_1_n_5
    SLICE_X61Y94         FDCE                                         r  U1/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.860     2.018    U1/CLK100MHZ
    SLICE_X61Y94         FDCE                                         r  U1/q_reg[14]/C
                         clock pessimism             -0.514     1.503    
    SLICE_X61Y94         FDCE (Hold_fdce_C_D)         0.105     1.608    U1/q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y91    U1/q_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y93    U1/q_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y93    U1/q_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y94    U1/q_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y94    U1/q_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y94    U1/q_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y94    U1/q_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y95    U1/q_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y95    U1/q_reg[17]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y91    U1/q_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y91    U1/q_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y91    U1/q_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y91    U1/q_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y92    U1/q_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y92    U1/q_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y92    U1/q_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y92    U1/q_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y93    U1/q_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y93    U1/q_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y91    U1/q_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y93    U1/q_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y93    U1/q_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y94    U1/q_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y94    U1/q_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y94    U1/q_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y94    U1/q_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y95    U1/q_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y95    U1/q_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y91    U1/q_reg[1]/C



