Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Jan 06 22:36:37 2023
| Host         : thb running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file LinearFitting_timing_summary_routed.rpt -rpx LinearFitting_timing_summary_routed.rpx
| Design       : LinearFitting
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 257 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: pclk (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: bluetooth/out_reg[0]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: bluetooth/out_reg[1]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: bluetooth/out_reg[2]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: bluetooth/out_reg[3]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: bluetooth/out_reg[4]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: bluetooth/out_reg[5]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: bluetooth/out_reg[6]/C (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: bluetooth/out_reg[7]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga/choice_reg[1]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga/choice_reg[2]/C (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga/choice_reg[3]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/vgaposcontrol/x_poi_reg[0]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/vgaposcontrol/x_poi_reg[10]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/vgaposcontrol/x_poi_reg[11]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/vgaposcontrol/x_poi_reg[1]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/vgaposcontrol/x_poi_reg[2]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/vgaposcontrol/x_poi_reg[3]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/vgaposcontrol/x_poi_reg[4]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/vgaposcontrol/x_poi_reg[5]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/vgaposcontrol/x_poi_reg[6]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/vgaposcontrol/x_poi_reg[7]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/vgaposcontrol/x_poi_reg[8]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/vgaposcontrol/x_poi_reg[9]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/vgaposcontrol/y_poi_reg[0]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/vgaposcontrol/y_poi_reg[10]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/vgaposcontrol/y_poi_reg[11]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/vgaposcontrol/y_poi_reg[1]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/vgaposcontrol/y_poi_reg[2]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/vgaposcontrol/y_poi_reg[3]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/vgaposcontrol/y_poi_reg[4]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/vgaposcontrol/y_poi_reg[5]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/vgaposcontrol/y_poi_reg[6]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/vgaposcontrol/y_poi_reg[7]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/vgaposcontrol/y_poi_reg[8]/C (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: vga/vgaposcontrol/y_poi_reg[9]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4090 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -51.022   -37734.848                    844                 1698        0.071        0.000                      0                 1698        3.000        0.000                       0                   341  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
div/inst/clk_in1      {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.833}     41.667          24.000          
  clk_out2_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
div/inst/clk_in1                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0      -51.022   -37734.848                    844                 1533        0.071        0.000                      0                 1533       20.333        0.000                       0                   258  
  clk_out2_clk_wiz_0       32.950        0.000                      0                  165        0.105        0.000                      0                  165       19.500        0.000                       0                    79  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  div/inst/clk_in1
  To Clock:  div/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         div/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { div/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  div/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  div/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  div/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  div/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  div/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  div/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :          844  Failing Endpoints,  Worst Slack      -51.022ns,  Total Violation   -37734.848ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.333ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -51.022ns  (required time - arrival time)
  Source:                 vga/vgaposcontrol/y_poi_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            vga/b_up2__1/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        92.003ns  (logic 54.671ns (59.423%)  route 37.332ns (40.577%))
  Logic Levels:           235  (CARRY4=196 DSP48E1=2 LUT1=2 LUT2=3 LUT3=32)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.761ns = ( 43.427 - 41.667 ) 
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.809     1.809    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  div/inst/clkout1_buf/O
                         net (fo=279, routed)         1.805     1.807    vga/vgaposcontrol/clk_out1
    SLICE_X64Y0          FDRE                                         r  vga/vgaposcontrol/y_poi_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y0          FDRE (Prop_fdre_C_Q)         0.456     2.263 f  vga/vgaposcontrol/y_poi_reg[0]/Q
                         net (fo=14, routed)          0.345     2.609    vga/vgaposcontrol/y_poi[0]
    SLICE_X63Y0          LUT1 (Prop_lut1_I0_O)        0.124     2.733 r  vga/vgaposcontrol/red3__0_i_4/O
                         net (fo=6, routed)           0.346     3.079    vga/vgaposcontrol/A[0]
    SLICE_X62Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.674 r  vga/vgaposcontrol/xy_sum1__1_i_287/CO[3]
                         net (fo=1, routed)           0.000     3.674    vga/vgaposcontrol/xy_sum1__1_i_287_n_0
    SLICE_X62Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.791 r  vga/vgaposcontrol/xy_sum1__1_i_234/CO[3]
                         net (fo=1, routed)           0.000     3.791    vga/vgaposcontrol/xy_sum1__1_i_234_n_0
    SLICE_X62Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.908 r  vga/vgaposcontrol/xy_sum1__1_i_168/CO[3]
                         net (fo=40, routed)          1.056     4.963    vga/vgaposcontrol/xy_sum1__1[0]
    SLICE_X59Y0          LUT2 (Prop_lut2_I0_O)        0.124     5.087 r  vga/vgaposcontrol/xy_sum1__1_i_98/O
                         net (fo=1, routed)           0.000     5.087    vga/vgaposcontrol_n_358
    SLICE_X59Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.619 r  vga/xy_sum1__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.619    vga/xy_sum1__1_i_38_n_0
    SLICE_X59Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.733 r  vga/xy_sum1__1_i_17/CO[3]
                         net (fo=15, routed)          0.974     6.707    vga/y_sum20_in[31]
    SLICE_X58Y0          LUT3 (Prop_lut3_I0_O)        0.124     6.831 r  vga/xy_sum1__1_i_102/O
                         net (fo=1, routed)           0.000     6.831    vga/xy_sum1__1_i_102_n_0
    SLICE_X58Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.344 r  vga/xy_sum1__1_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.344    vga/xy_sum1__1_i_45_n_0
    SLICE_X58Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.461 r  vga/xy_sum1__1_i_18/CO[3]
                         net (fo=17, routed)          0.931     8.392    vga/y_sum20_in[30]
    SLICE_X57Y1          LUT3 (Prop_lut3_I0_O)        0.124     8.516 r  vga/xy_sum1__1_i_172/O
                         net (fo=1, routed)           0.000     8.516    vga/xy_sum1__1_i_172_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.066 r  vga/xy_sum1__1_i_103/CO[3]
                         net (fo=1, routed)           0.000     9.066    vga/xy_sum1__1_i_103_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.180 r  vga/xy_sum1__1_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.180    vga/xy_sum1__1_i_49_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.451 r  vga/xy_sum1__1_i_19/CO[0]
                         net (fo=19, routed)          0.637    10.089    vga/y_sum20_in[29]
    SLICE_X58Y3          LUT3 (Prop_lut3_I0_O)        0.373    10.462 r  vga/xy_sum1__1_i_178/O
                         net (fo=1, routed)           0.000    10.462    vga/xy_sum1__1_i_178_n_0
    SLICE_X58Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.975 r  vga/xy_sum1__1_i_108/CO[3]
                         net (fo=1, routed)           0.000    10.975    vga/xy_sum1__1_i_108_n_0
    SLICE_X58Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.092 r  vga/xy_sum1__1_i_54/CO[3]
                         net (fo=1, routed)           0.000    11.092    vga/xy_sum1__1_i_54_n_0
    SLICE_X58Y5          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.249 r  vga/xy_sum1__1_i_21/CO[1]
                         net (fo=21, routed)          0.774    12.022    vga/y_sum20_in[28]
    SLICE_X61Y2          LUT3 (Prop_lut3_I0_O)        0.332    12.354 r  vga/xy_sum1__1_i_183/O
                         net (fo=1, routed)           0.000    12.354    vga/xy_sum1__1_i_183_n_0
    SLICE_X61Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.886 r  vga/xy_sum1__1_i_113/CO[3]
                         net (fo=1, routed)           0.000    12.886    vga/xy_sum1__1_i_113_n_0
    SLICE_X61Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.000 r  vga/xy_sum1__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.000    vga/xy_sum1__1_i_56_n_0
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.228 r  vga/xy_sum1__1_i_22/CO[2]
                         net (fo=23, routed)          0.751    13.980    vga/y_sum20_in[27]
    SLICE_X63Y1          LUT3 (Prop_lut3_I0_O)        0.313    14.293 r  vga/xy_sum1__1_i_187/O
                         net (fo=1, routed)           0.000    14.293    vga/xy_sum1__1_i_187_n_0
    SLICE_X63Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.843 r  vga/xy_sum1__1_i_118/CO[3]
                         net (fo=1, routed)           0.000    14.843    vga/xy_sum1__1_i_118_n_0
    SLICE_X63Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.957 r  vga/xy_sum1__1_i_59/CO[3]
                         net (fo=1, routed)           0.000    14.957    vga/xy_sum1__1_i_59_n_0
    SLICE_X63Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.071 r  vga/xy_sum1__1_i_23/CO[3]
                         net (fo=25, routed)          0.987    16.058    vga/y_sum20_in[26]
    SLICE_X64Y2          LUT3 (Prop_lut3_I0_O)        0.124    16.182 r  vga/xy_sum1__1_i_245/O
                         net (fo=1, routed)           0.000    16.182    vga/xy_sum1__1_i_245_n_0
    SLICE_X64Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.732 r  vga/xy_sum1__1_i_189/CO[3]
                         net (fo=1, routed)           0.000    16.732    vga/xy_sum1__1_i_189_n_0
    SLICE_X64Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.846 r  vga/xy_sum1__1_i_123/CO[3]
                         net (fo=1, routed)           0.000    16.846    vga/xy_sum1__1_i_123_n_0
    SLICE_X64Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.960 r  vga/xy_sum1__1_i_63/CO[3]
                         net (fo=1, routed)           0.000    16.960    vga/xy_sum1__1_i_63_n_0
    SLICE_X64Y5          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.231 r  vga/xy_sum1__1_i_24/CO[0]
                         net (fo=27, routed)          0.732    17.963    vga/y_sum20_in[25]
    SLICE_X65Y5          LUT3 (Prop_lut3_I0_O)        0.373    18.336 r  vga/xy_sum1__1_i_250/O
                         net (fo=1, routed)           0.000    18.336    vga/xy_sum1__1_i_250_n_0
    SLICE_X65Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.886 r  vga/xy_sum1__1_i_194/CO[3]
                         net (fo=1, routed)           0.000    18.886    vga/xy_sum1__1_i_194_n_0
    SLICE_X65Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.000 r  vga/xy_sum1__1_i_128/CO[3]
                         net (fo=1, routed)           0.000    19.000    vga/xy_sum1__1_i_128_n_0
    SLICE_X65Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.114 r  vga/xy_sum1__1_i_68/CO[3]
                         net (fo=1, routed)           0.000    19.114    vga/xy_sum1__1_i_68_n_0
    SLICE_X65Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.271 r  vga/xy_sum1__1_i_26/CO[1]
                         net (fo=29, routed)          1.042    20.313    vga/y_sum20_in[24]
    SLICE_X61Y6          LUT3 (Prop_lut3_I0_O)        0.329    20.642 r  vga/xy_sum1__1_i_256/O
                         net (fo=1, routed)           0.000    20.642    vga/xy_sum1__1_i_256_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.174 r  vga/xy_sum1__1_i_199/CO[3]
                         net (fo=1, routed)           0.000    21.174    vga/xy_sum1__1_i_199_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.288 r  vga/xy_sum1__1_i_133/CO[3]
                         net (fo=1, routed)           0.000    21.288    vga/xy_sum1__1_i_133_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.402 r  vga/xy_sum1__1_i_70/CO[3]
                         net (fo=1, routed)           0.000    21.402    vga/xy_sum1__1_i_70_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.630 r  vga/xy_sum1__1_i_27/CO[2]
                         net (fo=31, routed)          0.789    22.419    vga/y_sum20_in[23]
    SLICE_X58Y6          LUT3 (Prop_lut3_I0_O)        0.313    22.732 r  vga/xy_sum1__1_i_261/O
                         net (fo=1, routed)           0.000    22.732    vga/xy_sum1__1_i_261_n_0
    SLICE_X58Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.245 r  vga/xy_sum1__1_i_204/CO[3]
                         net (fo=1, routed)           0.000    23.245    vga/xy_sum1__1_i_204_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.362 r  vga/xy_sum1__1_i_138/CO[3]
                         net (fo=1, routed)           0.000    23.362    vga/xy_sum1__1_i_138_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.479 r  vga/xy_sum1__1_i_73/CO[3]
                         net (fo=1, routed)           0.000    23.479    vga/xy_sum1__1_i_73_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.596 r  vga/xy_sum1__1_i_28/CO[3]
                         net (fo=33, routed)          1.250    24.846    vga/y_sum20_in[22]
    SLICE_X60Y3          LUT3 (Prop_lut3_I0_O)        0.124    24.970 r  vga/xy_sum1__1_i_299/O
                         net (fo=1, routed)           0.000    24.970    vga/xy_sum1__1_i_299_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.503 r  vga/xy_sum1__1_i_262/CO[3]
                         net (fo=1, routed)           0.000    25.503    vga/xy_sum1__1_i_262_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.620 r  vga/xy_sum1__1_i_209/CO[3]
                         net (fo=1, routed)           0.000    25.620    vga/xy_sum1__1_i_209_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.737 r  vga/xy_sum1__1_i_143/CO[3]
                         net (fo=1, routed)           0.000    25.737    vga/xy_sum1__1_i_143_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.854 r  vga/xy_sum1__1_i_77/CO[3]
                         net (fo=1, routed)           0.000    25.854    vga/xy_sum1__1_i_77_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    26.108 r  vga/xy_sum1__1_i_29/CO[0]
                         net (fo=35, routed)          0.929    27.037    vga/y_sum20_in[21]
    SLICE_X63Y5          LUT3 (Prop_lut3_I0_O)        0.367    27.404 r  vga/xy_sum1__1_i_305/O
                         net (fo=1, routed)           0.000    27.404    vga/xy_sum1__1_i_305_n_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.936 r  vga/xy_sum1__1_i_267/CO[3]
                         net (fo=1, routed)           0.000    27.936    vga/xy_sum1__1_i_267_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.050 r  vga/xy_sum1__1_i_214/CO[3]
                         net (fo=1, routed)           0.000    28.050    vga/xy_sum1__1_i_214_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.164 r  vga/xy_sum1__1_i_148/CO[3]
                         net (fo=1, routed)           0.000    28.164    vga/xy_sum1__1_i_148_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.278 r  vga/xy_sum1__1_i_82/CO[3]
                         net (fo=1, routed)           0.000    28.278    vga/xy_sum1__1_i_82_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.435 r  vga/xy_sum1__1_i_31/CO[1]
                         net (fo=37, routed)          0.991    29.426    vga/y_sum20_in[20]
    SLICE_X62Y4          LUT3 (Prop_lut3_I0_O)        0.329    29.755 r  vga/xy_sum1__1_i_309/O
                         net (fo=1, routed)           0.000    29.755    vga/xy_sum1__1_i_309_n_0
    SLICE_X62Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.288 r  vga/xy_sum1__1_i_272/CO[3]
                         net (fo=1, routed)           0.000    30.288    vga/xy_sum1__1_i_272_n_0
    SLICE_X62Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.405 r  vga/xy_sum1__1_i_219/CO[3]
                         net (fo=1, routed)           0.000    30.405    vga/xy_sum1__1_i_219_n_0
    SLICE_X62Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.522 r  vga/xy_sum1__1_i_153/CO[3]
                         net (fo=1, routed)           0.000    30.522    vga/xy_sum1__1_i_153_n_0
    SLICE_X62Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.639 r  vga/xy_sum1__1_i_84/CO[3]
                         net (fo=1, routed)           0.000    30.639    vga/xy_sum1__1_i_84_n_0
    SLICE_X62Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    30.868 r  vga/xy_sum1__1_i_32/CO[2]
                         net (fo=39, routed)          0.717    31.585    vga/y_sum20_in[19]
    SLICE_X64Y6          LUT3 (Prop_lut3_I0_O)        0.310    31.895 r  vga/xy_sum1__1_i_315/O
                         net (fo=1, routed)           0.000    31.895    vga/xy_sum1__1_i_315_n_0
    SLICE_X64Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.427 r  vga/xy_sum1__1_i_277/CO[3]
                         net (fo=1, routed)           0.000    32.427    vga/xy_sum1__1_i_277_n_0
    SLICE_X64Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.541 r  vga/xy_sum1__1_i_224/CO[3]
                         net (fo=1, routed)           0.000    32.541    vga/xy_sum1__1_i_224_n_0
    SLICE_X64Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.655 r  vga/xy_sum1__1_i_158/CO[3]
                         net (fo=1, routed)           0.000    32.655    vga/xy_sum1__1_i_158_n_0
    SLICE_X64Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.769 r  vga/xy_sum1__1_i_87/CO[3]
                         net (fo=1, routed)           0.000    32.769    vga/xy_sum1__1_i_87_n_0
    SLICE_X64Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.883 r  vga/xy_sum1__1_i_33/CO[3]
                         net (fo=41, routed)          1.222    34.105    vga/y_sum20_in[18]
    SLICE_X66Y4          LUT3 (Prop_lut3_I0_O)        0.124    34.229 r  vga/xy_sum1_i_468/O
                         net (fo=1, routed)           0.000    34.229    vga/xy_sum1_i_468_n_0
    SLICE_X66Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.762 r  vga/xy_sum1_i_375/CO[3]
                         net (fo=1, routed)           0.000    34.762    vga/xy_sum1_i_375_n_0
    SLICE_X66Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.879 r  vga/xy_sum1__1_i_282/CO[3]
                         net (fo=1, routed)           0.000    34.879    vga/xy_sum1__1_i_282_n_0
    SLICE_X66Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.996 r  vga/xy_sum1__1_i_229/CO[3]
                         net (fo=1, routed)           0.000    34.996    vga/xy_sum1__1_i_229_n_0
    SLICE_X66Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.113 r  vga/xy_sum1__1_i_163/CO[3]
                         net (fo=1, routed)           0.000    35.113    vga/xy_sum1__1_i_163_n_0
    SLICE_X66Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.230 r  vga/xy_sum1__1_i_91/CO[3]
                         net (fo=1, routed)           0.000    35.230    vga/xy_sum1__1_i_91_n_0
    SLICE_X66Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    35.484 r  vga/xy_sum1__1_i_34/CO[0]
                         net (fo=43, routed)          0.878    36.362    vga/y_sum20_in[17]
    SLICE_X67Y6          LUT3 (Prop_lut3_I0_O)        0.367    36.729 r  vga/xy_sum1_i_463/O
                         net (fo=1, routed)           0.000    36.729    vga/xy_sum1_i_463_n_0
    SLICE_X67Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.279 r  vga/xy_sum1_i_374/CO[3]
                         net (fo=1, routed)           0.000    37.279    vga/xy_sum1_i_374_n_0
    SLICE_X67Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.393 r  vga/xy_sum1_i_289/CO[3]
                         net (fo=1, routed)           0.000    37.393    vga/xy_sum1_i_289_n_0
    SLICE_X67Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.507 r  vga/xy_sum1_i_204/CO[3]
                         net (fo=1, routed)           0.000    37.507    vga/xy_sum1_i_204_n_0
    SLICE_X67Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.621 r  vga/xy_sum1_i_119/CO[3]
                         net (fo=1, routed)           0.000    37.621    vga/xy_sum1_i_119_n_0
    SLICE_X67Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.735 r  vga/xy_sum1_i_47/CO[3]
                         net (fo=1, routed)           0.000    37.735    vga/xy_sum1_i_47_n_0
    SLICE_X67Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.892 r  vga/xy_sum1_i_19/CO[1]
                         net (fo=45, routed)          0.856    38.748    vga/y_sum20_in[16]
    SLICE_X65Y9          LUT3 (Prop_lut3_I0_O)        0.329    39.077 r  vga/xy_sum1_i_474/O
                         net (fo=1, routed)           0.000    39.077    vga/xy_sum1_i_474_n_0
    SLICE_X65Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.609 r  vga/xy_sum1_i_380/CO[3]
                         net (fo=1, routed)           0.000    39.609    vga/xy_sum1_i_380_n_0
    SLICE_X65Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.723 r  vga/xy_sum1_i_294/CO[3]
                         net (fo=1, routed)           0.000    39.723    vga/xy_sum1_i_294_n_0
    SLICE_X65Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.837 r  vga/xy_sum1_i_209/CO[3]
                         net (fo=1, routed)           0.000    39.837    vga/xy_sum1_i_209_n_0
    SLICE_X65Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.951 r  vga/xy_sum1_i_124/CO[3]
                         net (fo=1, routed)           0.000    39.951    vga/xy_sum1_i_124_n_0
    SLICE_X65Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.065 r  vga/xy_sum1_i_49/CO[3]
                         net (fo=1, routed)           0.000    40.065    vga/xy_sum1_i_49_n_0
    SLICE_X65Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    40.293 r  vga/xy_sum1_i_20/CO[2]
                         net (fo=47, routed)          0.798    41.090    vga/y_sum20_in[15]
    SLICE_X64Y12         LUT3 (Prop_lut3_I0_O)        0.313    41.403 r  vga/xy_sum1_i_479/O
                         net (fo=1, routed)           0.000    41.403    vga/xy_sum1_i_479_n_0
    SLICE_X64Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    41.935 r  vga/xy_sum1_i_385/CO[3]
                         net (fo=1, routed)           0.000    41.935    vga/xy_sum1_i_385_n_0
    SLICE_X64Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.049 r  vga/xy_sum1_i_299/CO[3]
                         net (fo=1, routed)           0.000    42.049    vga/xy_sum1_i_299_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.163 r  vga/xy_sum1_i_214/CO[3]
                         net (fo=1, routed)           0.000    42.163    vga/xy_sum1_i_214_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.277 r  vga/xy_sum1_i_129/CO[3]
                         net (fo=1, routed)           0.000    42.277    vga/xy_sum1_i_129_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.391 r  vga/xy_sum1_i_52/CO[3]
                         net (fo=1, routed)           0.000    42.391    vga/xy_sum1_i_52_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.505 r  vga/xy_sum1_i_21/CO[3]
                         net (fo=49, routed)          1.070    43.575    vga/y_sum20_in[14]
    SLICE_X65Y15         LUT3 (Prop_lut3_I0_O)        0.124    43.699 r  vga/xy_sum1_i_559/O
                         net (fo=1, routed)           0.000    43.699    vga/xy_sum1_i_559_n_0
    SLICE_X65Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    44.231 r  vga/xy_sum1_i_480/CO[3]
                         net (fo=1, routed)           0.000    44.231    vga/xy_sum1_i_480_n_0
    SLICE_X65Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.345 r  vga/xy_sum1_i_390/CO[3]
                         net (fo=1, routed)           0.000    44.345    vga/xy_sum1_i_390_n_0
    SLICE_X65Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.459 r  vga/xy_sum1_i_304/CO[3]
                         net (fo=1, routed)           0.000    44.459    vga/xy_sum1_i_304_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.573 r  vga/xy_sum1_i_219/CO[3]
                         net (fo=1, routed)           0.000    44.573    vga/xy_sum1_i_219_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.687 r  vga/xy_sum1_i_134/CO[3]
                         net (fo=1, routed)           0.000    44.687    vga/xy_sum1_i_134_n_0
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.801 r  vga/xy_sum1_i_56/CO[3]
                         net (fo=1, routed)           0.000    44.801    vga/xy_sum1_i_56_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.072 r  vga/xy_sum1_i_22/CO[0]
                         net (fo=51, routed)          0.556    45.629    vga/y_sum20_in[13]
    SLICE_X65Y22         LUT3 (Prop_lut3_I0_O)        0.373    46.002 r  vga/xy_sum1_i_563/O
                         net (fo=1, routed)           0.000    46.002    vga/xy_sum1_i_563_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.552 r  vga/xy_sum1_i_485/CO[3]
                         net (fo=1, routed)           0.000    46.552    vga/xy_sum1_i_485_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.666 r  vga/xy_sum1_i_395/CO[3]
                         net (fo=1, routed)           0.000    46.666    vga/xy_sum1_i_395_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.780 r  vga/xy_sum1_i_309/CO[3]
                         net (fo=1, routed)           0.009    46.789    vga/xy_sum1_i_309_n_0
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.903 r  vga/xy_sum1_i_224/CO[3]
                         net (fo=1, routed)           0.000    46.903    vga/xy_sum1_i_224_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.017 r  vga/xy_sum1_i_139/CO[3]
                         net (fo=1, routed)           0.000    47.017    vga/xy_sum1_i_139_n_0
    SLICE_X65Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.131 r  vga/xy_sum1_i_61/CO[3]
                         net (fo=1, routed)           0.000    47.131    vga/xy_sum1_i_61_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.288 r  vga/xy_sum1_i_24/CO[1]
                         net (fo=53, routed)          0.942    48.230    vga/y_sum20_in[12]
    SLICE_X67Y24         LUT3 (Prop_lut3_I0_O)        0.329    48.559 r  vga/xy_sum1_i_569/O
                         net (fo=1, routed)           0.000    48.559    vga/xy_sum1_i_569_n_0
    SLICE_X67Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    49.091 r  vga/xy_sum1_i_490/CO[3]
                         net (fo=1, routed)           0.009    49.100    vga/xy_sum1_i_490_n_0
    SLICE_X67Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.214 r  vga/xy_sum1_i_400/CO[3]
                         net (fo=1, routed)           0.000    49.214    vga/xy_sum1_i_400_n_0
    SLICE_X67Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.328 r  vga/xy_sum1_i_314/CO[3]
                         net (fo=1, routed)           0.000    49.328    vga/xy_sum1_i_314_n_0
    SLICE_X67Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.442 r  vga/xy_sum1_i_229/CO[3]
                         net (fo=1, routed)           0.000    49.442    vga/xy_sum1_i_229_n_0
    SLICE_X67Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.556 r  vga/xy_sum1_i_144/CO[3]
                         net (fo=1, routed)           0.000    49.556    vga/xy_sum1_i_144_n_0
    SLICE_X67Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.670 r  vga/xy_sum1_i_63/CO[3]
                         net (fo=1, routed)           0.000    49.670    vga/xy_sum1_i_63_n_0
    SLICE_X67Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    49.898 r  vga/xy_sum1_i_25/CO[2]
                         net (fo=55, routed)          0.752    50.650    vga/y_sum20_in[11]
    SLICE_X68Y27         LUT3 (Prop_lut3_I0_O)        0.313    50.963 r  vga/xy_sum1_i_573/O
                         net (fo=1, routed)           0.000    50.963    vga/xy_sum1_i_573_n_0
    SLICE_X68Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.513 r  vga/xy_sum1_i_495/CO[3]
                         net (fo=1, routed)           0.000    51.513    vga/xy_sum1_i_495_n_0
    SLICE_X68Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.627 r  vga/xy_sum1_i_405/CO[3]
                         net (fo=1, routed)           0.000    51.627    vga/xy_sum1_i_405_n_0
    SLICE_X68Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.741 r  vga/xy_sum1_i_319/CO[3]
                         net (fo=1, routed)           0.000    51.741    vga/xy_sum1_i_319_n_0
    SLICE_X68Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.855 r  vga/xy_sum1_i_234/CO[3]
                         net (fo=1, routed)           0.000    51.855    vga/xy_sum1_i_234_n_0
    SLICE_X68Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.969 r  vga/xy_sum1_i_149/CO[3]
                         net (fo=1, routed)           0.000    51.969    vga/xy_sum1_i_149_n_0
    SLICE_X68Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.083 r  vga/xy_sum1_i_66/CO[3]
                         net (fo=1, routed)           0.000    52.083    vga/xy_sum1_i_66_n_0
    SLICE_X68Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.197 r  vga/xy_sum1_i_26/CO[3]
                         net (fo=57, routed)          1.140    53.337    vga/y_sum20_in[10]
    SLICE_X69Y30         LUT3 (Prop_lut3_I0_O)        0.124    53.461 r  vga/xy_sum1_i_637/O
                         net (fo=1, routed)           0.000    53.461    vga/xy_sum1_i_637_n_0
    SLICE_X69Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    53.993 r  vga/xy_sum1_i_575/CO[3]
                         net (fo=1, routed)           0.000    53.993    vga/xy_sum1_i_575_n_0
    SLICE_X69Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.107 r  vga/xy_sum1_i_500/CO[3]
                         net (fo=1, routed)           0.000    54.107    vga/xy_sum1_i_500_n_0
    SLICE_X69Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.221 r  vga/xy_sum1_i_410/CO[3]
                         net (fo=1, routed)           0.000    54.221    vga/xy_sum1_i_410_n_0
    SLICE_X69Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.335 r  vga/xy_sum1_i_324/CO[3]
                         net (fo=1, routed)           0.000    54.335    vga/xy_sum1_i_324_n_0
    SLICE_X69Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.449 r  vga/xy_sum1_i_239/CO[3]
                         net (fo=1, routed)           0.000    54.449    vga/xy_sum1_i_239_n_0
    SLICE_X69Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.563 r  vga/xy_sum1_i_154/CO[3]
                         net (fo=1, routed)           0.000    54.563    vga/xy_sum1_i_154_n_0
    SLICE_X69Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.677 r  vga/xy_sum1_i_70/CO[3]
                         net (fo=1, routed)           0.000    54.677    vga/xy_sum1_i_70_n_0
    SLICE_X69Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    54.948 r  vga/xy_sum1_i_27/CO[0]
                         net (fo=59, routed)          0.686    55.634    vga/y_sum20_in[9]
    SLICE_X70Y36         LUT3 (Prop_lut3_I0_O)        0.373    56.007 r  vga/xy_sum1_i_642/O
                         net (fo=1, routed)           0.000    56.007    vga/xy_sum1_i_642_n_0
    SLICE_X70Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    56.520 r  vga/xy_sum1_i_580/CO[3]
                         net (fo=1, routed)           0.000    56.520    vga/xy_sum1_i_580_n_0
    SLICE_X70Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.637 r  vga/xy_sum1_i_505/CO[3]
                         net (fo=1, routed)           0.000    56.637    vga/xy_sum1_i_505_n_0
    SLICE_X70Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.754 r  vga/xy_sum1_i_415/CO[3]
                         net (fo=1, routed)           0.000    56.754    vga/xy_sum1_i_415_n_0
    SLICE_X70Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.871 r  vga/xy_sum1_i_329/CO[3]
                         net (fo=1, routed)           0.000    56.871    vga/xy_sum1_i_329_n_0
    SLICE_X70Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.988 r  vga/xy_sum1_i_244/CO[3]
                         net (fo=1, routed)           0.000    56.988    vga/xy_sum1_i_244_n_0
    SLICE_X70Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.105 r  vga/xy_sum1_i_159/CO[3]
                         net (fo=1, routed)           0.000    57.105    vga/xy_sum1_i_159_n_0
    SLICE_X70Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.222 r  vga/xy_sum1_i_75/CO[3]
                         net (fo=1, routed)           0.000    57.222    vga/xy_sum1_i_75_n_0
    SLICE_X70Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.379 r  vga/xy_sum1_i_29/CO[1]
                         net (fo=61, routed)          0.967    58.346    vga/y_sum20_in[8]
    SLICE_X73Y38         LUT3 (Prop_lut3_I0_O)        0.332    58.678 r  vga/xy_sum1_i_646/O
                         net (fo=1, routed)           0.000    58.678    vga/xy_sum1_i_646_n_0
    SLICE_X73Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.228 r  vga/xy_sum1_i_585/CO[3]
                         net (fo=1, routed)           0.000    59.228    vga/xy_sum1_i_585_n_0
    SLICE_X73Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.342 r  vga/xy_sum1_i_510/CO[3]
                         net (fo=1, routed)           0.000    59.342    vga/xy_sum1_i_510_n_0
    SLICE_X73Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.456 r  vga/xy_sum1_i_420/CO[3]
                         net (fo=1, routed)           0.000    59.456    vga/xy_sum1_i_420_n_0
    SLICE_X73Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.570 r  vga/xy_sum1_i_334/CO[3]
                         net (fo=1, routed)           0.000    59.570    vga/xy_sum1_i_334_n_0
    SLICE_X73Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.684 r  vga/xy_sum1_i_249/CO[3]
                         net (fo=1, routed)           0.000    59.684    vga/xy_sum1_i_249_n_0
    SLICE_X73Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.798 r  vga/xy_sum1_i_164/CO[3]
                         net (fo=1, routed)           0.000    59.798    vga/xy_sum1_i_164_n_0
    SLICE_X73Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.912 r  vga/xy_sum1_i_77/CO[3]
                         net (fo=1, routed)           0.000    59.912    vga/xy_sum1_i_77_n_0
    SLICE_X73Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    60.140 r  vga/xy_sum1_i_30/CO[2]
                         net (fo=63, routed)          0.800    60.940    vga/y_sum20_in[7]
    SLICE_X74Y41         LUT3 (Prop_lut3_I0_O)        0.313    61.253 r  vga/xy_sum1_i_651/O
                         net (fo=1, routed)           0.000    61.253    vga/xy_sum1_i_651_n_0
    SLICE_X74Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.786 r  vga/xy_sum1_i_590/CO[3]
                         net (fo=1, routed)           0.000    61.786    vga/xy_sum1_i_590_n_0
    SLICE_X74Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.903 r  vga/xy_sum1_i_515/CO[3]
                         net (fo=1, routed)           0.000    61.903    vga/xy_sum1_i_515_n_0
    SLICE_X74Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.020 r  vga/xy_sum1_i_425/CO[3]
                         net (fo=1, routed)           0.000    62.020    vga/xy_sum1_i_425_n_0
    SLICE_X74Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.137 r  vga/xy_sum1_i_339/CO[3]
                         net (fo=1, routed)           0.000    62.137    vga/xy_sum1_i_339_n_0
    SLICE_X74Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.254 r  vga/xy_sum1_i_254/CO[3]
                         net (fo=1, routed)           0.000    62.254    vga/xy_sum1_i_254_n_0
    SLICE_X74Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.371 r  vga/xy_sum1_i_169/CO[3]
                         net (fo=1, routed)           0.000    62.371    vga/xy_sum1_i_169_n_0
    SLICE_X74Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.488 r  vga/xy_sum1_i_80/CO[3]
                         net (fo=1, routed)           0.000    62.488    vga/xy_sum1_i_80_n_0
    SLICE_X74Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.605 r  vga/xy_sum1_i_31/CO[3]
                         net (fo=65, routed)          1.029    63.634    vga/y_sum20_in[6]
    SLICE_X73Y46         LUT3 (Prop_lut3_I0_O)        0.124    63.758 r  vga/xy_sum1_i_657/O
                         net (fo=1, routed)           0.000    63.758    vga/xy_sum1_i_657_n_0
    SLICE_X73Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    64.290 r  vga/xy_sum1_i_595/CO[3]
                         net (fo=1, routed)           0.000    64.290    vga/xy_sum1_i_595_n_0
    SLICE_X73Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.404 r  vga/xy_sum1_i_520/CO[3]
                         net (fo=1, routed)           0.000    64.404    vga/xy_sum1_i_520_n_0
    SLICE_X73Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.518 r  vga/xy_sum1_i_430/CO[3]
                         net (fo=1, routed)           0.000    64.518    vga/xy_sum1_i_430_n_0
    SLICE_X73Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.632 r  vga/xy_sum1_i_344/CO[3]
                         net (fo=1, routed)           0.001    64.633    vga/xy_sum1_i_344_n_0
    SLICE_X73Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.747 r  vga/xy_sum1_i_259/CO[3]
                         net (fo=1, routed)           0.000    64.747    vga/xy_sum1_i_259_n_0
    SLICE_X73Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.861 r  vga/xy_sum1_i_174/CO[3]
                         net (fo=1, routed)           0.000    64.861    vga/xy_sum1_i_174_n_0
    SLICE_X73Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.975 r  vga/xy_sum1_i_84/CO[3]
                         net (fo=1, routed)           0.000    64.975    vga/xy_sum1_i_84_n_0
    SLICE_X73Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.089 r  vga/xy_sum1_i_32/CO[3]
                         net (fo=65, routed)          1.258    66.347    vga/y_sum20_in[5]
    SLICE_X72Y49         LUT3 (Prop_lut3_I0_O)        0.124    66.471 r  vga/xy_sum1_i_662/O
                         net (fo=1, routed)           0.000    66.471    vga/xy_sum1_i_662_n_0
    SLICE_X72Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    67.003 r  vga/xy_sum1_i_600/CO[3]
                         net (fo=1, routed)           0.001    67.004    vga/xy_sum1_i_600_n_0
    SLICE_X72Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.118 r  vga/xy_sum1_i_525/CO[3]
                         net (fo=1, routed)           0.000    67.118    vga/xy_sum1_i_525_n_0
    SLICE_X72Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.232 r  vga/xy_sum1_i_435/CO[3]
                         net (fo=1, routed)           0.000    67.232    vga/xy_sum1_i_435_n_0
    SLICE_X72Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.346 r  vga/xy_sum1_i_349/CO[3]
                         net (fo=1, routed)           0.000    67.346    vga/xy_sum1_i_349_n_0
    SLICE_X72Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.460 r  vga/xy_sum1_i_264/CO[3]
                         net (fo=1, routed)           0.000    67.460    vga/xy_sum1_i_264_n_0
    SLICE_X72Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.574 r  vga/xy_sum1_i_179/CO[3]
                         net (fo=1, routed)           0.000    67.574    vga/xy_sum1_i_179_n_0
    SLICE_X72Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.688 r  vga/xy_sum1_i_94/CO[3]
                         net (fo=1, routed)           0.000    67.688    vga/xy_sum1_i_94_n_0
    SLICE_X72Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.802 r  vga/xy_sum1_i_34/CO[3]
                         net (fo=65, routed)          1.379    69.181    vga/y_sum20_in[4]
    SLICE_X71Y51         LUT3 (Prop_lut3_I0_O)        0.124    69.305 r  vga/xy_sum1_i_667/O
                         net (fo=1, routed)           0.000    69.305    vga/xy_sum1_i_667_n_0
    SLICE_X71Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    69.837 r  vga/xy_sum1_i_605/CO[3]
                         net (fo=1, routed)           0.000    69.837    vga/xy_sum1_i_605_n_0
    SLICE_X71Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.951 r  vga/xy_sum1_i_530/CO[3]
                         net (fo=1, routed)           0.000    69.951    vga/xy_sum1_i_530_n_0
    SLICE_X71Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.065 r  vga/xy_sum1_i_440/CO[3]
                         net (fo=1, routed)           0.000    70.065    vga/xy_sum1_i_440_n_0
    SLICE_X71Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.179 r  vga/xy_sum1_i_354/CO[3]
                         net (fo=1, routed)           0.000    70.179    vga/xy_sum1_i_354_n_0
    SLICE_X71Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.293 r  vga/xy_sum1_i_269/CO[3]
                         net (fo=1, routed)           0.000    70.293    vga/xy_sum1_i_269_n_0
    SLICE_X71Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.407 r  vga/xy_sum1_i_184/CO[3]
                         net (fo=1, routed)           0.000    70.407    vga/xy_sum1_i_184_n_0
    SLICE_X71Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.521 r  vga/xy_sum1_i_99/CO[3]
                         net (fo=1, routed)           0.000    70.521    vga/xy_sum1_i_99_n_0
    SLICE_X71Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.635 r  vga/xy_sum1_i_35/CO[3]
                         net (fo=65, routed)          1.208    71.843    vga/y_sum20_in[3]
    SLICE_X70Y55         LUT3 (Prop_lut3_I0_O)        0.124    71.967 r  vga/xy_sum1_i_672/O
                         net (fo=1, routed)           0.000    71.967    vga/xy_sum1_i_672_n_0
    SLICE_X70Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    72.480 r  vga/xy_sum1_i_610/CO[3]
                         net (fo=1, routed)           0.000    72.480    vga/xy_sum1_i_610_n_0
    SLICE_X70Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.597 r  vga/xy_sum1_i_535/CO[3]
                         net (fo=1, routed)           0.000    72.597    vga/xy_sum1_i_535_n_0
    SLICE_X70Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.714 r  vga/xy_sum1_i_445/CO[3]
                         net (fo=1, routed)           0.000    72.714    vga/xy_sum1_i_445_n_0
    SLICE_X70Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.831 r  vga/xy_sum1_i_359/CO[3]
                         net (fo=1, routed)           0.000    72.831    vga/xy_sum1_i_359_n_0
    SLICE_X70Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.948 r  vga/xy_sum1_i_274/CO[3]
                         net (fo=1, routed)           0.000    72.948    vga/xy_sum1_i_274_n_0
    SLICE_X70Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.065 r  vga/xy_sum1_i_189/CO[3]
                         net (fo=1, routed)           0.000    73.065    vga/xy_sum1_i_189_n_0
    SLICE_X70Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.182 r  vga/xy_sum1_i_104/CO[3]
                         net (fo=1, routed)           0.000    73.182    vga/xy_sum1_i_104_n_0
    SLICE_X70Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.299 r  vga/xy_sum1_i_36/CO[3]
                         net (fo=65, routed)          1.126    74.425    vga/y_sum20_in[2]
    SLICE_X69Y59         LUT3 (Prop_lut3_I0_O)        0.124    74.549 r  vga/xy_sum1_i_628/O
                         net (fo=1, routed)           0.000    74.549    vga/xy_sum1_i_628_n_0
    SLICE_X69Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    75.081 r  vga/xy_sum1_i_546/CO[3]
                         net (fo=1, routed)           0.000    75.081    vga/xy_sum1_i_546_n_0
    SLICE_X69Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.195 r  vga/xy_sum1_i_540/CO[3]
                         net (fo=1, routed)           0.000    75.195    vga/xy_sum1_i_540_n_0
    SLICE_X69Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.309 r  vga/xy_sum1_i_450/CO[3]
                         net (fo=1, routed)           0.000    75.309    vga/xy_sum1_i_450_n_0
    SLICE_X69Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.423 r  vga/xy_sum1_i_364/CO[3]
                         net (fo=1, routed)           0.000    75.423    vga/xy_sum1_i_364_n_0
    SLICE_X69Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.537 r  vga/xy_sum1_i_279/CO[3]
                         net (fo=1, routed)           0.000    75.537    vga/xy_sum1_i_279_n_0
    SLICE_X69Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.651 r  vga/xy_sum1_i_194/CO[3]
                         net (fo=1, routed)           0.000    75.651    vga/xy_sum1_i_194_n_0
    SLICE_X69Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.765 r  vga/xy_sum1_i_109/CO[3]
                         net (fo=1, routed)           0.000    75.765    vga/xy_sum1_i_109_n_0
    SLICE_X69Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.879 r  vga/xy_sum1_i_37/CO[3]
                         net (fo=63, routed)          1.525    77.404    vga/y_sum20_in[1]
    SLICE_X72Y59         LUT3 (Prop_lut3_I0_O)        0.124    77.528 r  vga/xy_sum1_i_623/O
                         net (fo=1, routed)           0.000    77.528    vga/xy_sum1_i_623_n_0
    SLICE_X72Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    78.060 r  vga/xy_sum1_i_545/CO[3]
                         net (fo=1, routed)           0.000    78.060    vga/xy_sum1_i_545_n_0
    SLICE_X72Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.174 r  vga/xy_sum1_i_455/CO[3]
                         net (fo=1, routed)           0.000    78.174    vga/xy_sum1_i_455_n_0
    SLICE_X72Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.288 r  vga/xy_sum1_i_369/CO[3]
                         net (fo=1, routed)           0.000    78.288    vga/xy_sum1_i_369_n_0
    SLICE_X72Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.402 r  vga/xy_sum1_i_284/CO[3]
                         net (fo=1, routed)           0.000    78.402    vga/xy_sum1_i_284_n_0
    SLICE_X72Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.516 r  vga/xy_sum1_i_199/CO[3]
                         net (fo=1, routed)           0.000    78.516    vga/xy_sum1_i_199_n_0
    SLICE_X72Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.630 r  vga/xy_sum1_i_114/CO[3]
                         net (fo=1, routed)           0.000    78.630    vga/xy_sum1_i_114_n_0
    SLICE_X72Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.744 r  vga/xy_sum1_i_38/CO[3]
                         net (fo=1, routed)           0.000    78.744    vga/xy_sum1_i_38_n_0
    SLICE_X72Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.858 f  vga/xy_sum1_i_17/CO[3]
                         net (fo=6, routed)           1.212    80.070    vga/vgaposcontrol/y_sum20_in[0]
    SLICE_X68Y60         LUT1 (Prop_lut1_I0_O)        0.124    80.194 r  vga/vgaposcontrol/xy_sum1_i_89/O
                         net (fo=1, routed)           0.324    80.518    vga/vgaposcontrol/xy_sum1_i_89_n_0
    SLICE_X71Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    81.098 r  vga/vgaposcontrol/xy_sum1_i_33/CO[3]
                         net (fo=1, routed)           0.000    81.098    vga/vgaposcontrol/xy_sum1_i_33_n_0
    SLICE_X71Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.212 r  vga/vgaposcontrol/xy_sum1_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.212    vga/vgaposcontrol/xy_sum1_i_28_n_0
    SLICE_X71Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.326 r  vga/vgaposcontrol/xy_sum1_i_23/CO[3]
                         net (fo=1, routed)           0.000    81.326    vga/vgaposcontrol/xy_sum1_i_23_n_0
    SLICE_X71Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    81.660 r  vga/vgaposcontrol/xy_sum1_i_18/O[1]
                         net (fo=3, routed)           0.546    82.206    vga/vgaposcontrol/y_sum2[14]
    SLICE_X75Y63         LUT3 (Prop_lut3_I0_O)        0.303    82.509 r  vga/vgaposcontrol/xy_sum1_i_3/O
                         net (fo=2, routed)           0.569    83.077    vga/in[14]
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    86.928 r  vga/xy_sum1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    86.930    vga/xy_sum1__0_n_106
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    88.448 r  vga/xy_sum1__1/P[1]
                         net (fo=2, routed)           1.120    89.568    vga/xy_sum1__1_n_104
    SLICE_X77Y59         LUT2 (Prop_lut2_I0_O)        0.124    89.692 r  vga/xy_sum[19]_i_8/O
                         net (fo=1, routed)           0.000    89.692    vga/xy_sum[19]_i_8_n_0
    SLICE_X77Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    90.090 r  vga/xy_sum_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    90.090    vga/xy_sum_reg[19]_i_6_n_0
    SLICE_X77Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    90.424 r  vga/xy_sum_reg[23]_i_6/O[1]
                         net (fo=1, routed)           0.927    91.351    vga/xy_sum_reg[23]_i_6_n_6
    SLICE_X70Y51         LUT2 (Prop_lut2_I1_O)        0.303    91.654 r  vga/xy_sum[23]_i_4/O
                         net (fo=1, routed)           0.000    91.654    vga/xy_sum[23]_i_4_n_0
    SLICE_X70Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.187 r  vga/xy_sum_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    92.187    vga/xy_sum_reg[23]_i_1_n_0
    SLICE_X70Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.304 r  vga/xy_sum_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    92.304    vga/xy_sum_reg[27]_i_1_n_0
    SLICE_X70Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    92.641 r  vga/xy_sum_reg[31]_i_1/O[1]
                         net (fo=3, routed)           1.170    93.810    vga/xy_sum_reg[31]_i_1_n_6
    DSP48_X1Y19          DSP48E1                                      r  vga/b_up2__1/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    41.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.683    43.350    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    39.656 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    41.579    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.670 r  div/inst/clkout1_buf/O
                         net (fo=279, routed)         1.758    43.427    vga/clk_out1
    DSP48_X1Y19          DSP48E1                                      r  vga/b_up2__1/CLK
                         clock pessimism              0.087    43.515    
                         clock uncertainty           -0.095    43.420    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.632    42.788    vga/b_up2__1
  -------------------------------------------------------------------
                         required time                         42.788    
                         arrival time                         -93.810    
  -------------------------------------------------------------------
                         slack                                -51.022    

Slack (VIOLATED) :        -50.929ns  (required time - arrival time)
  Source:                 vga/vgaposcontrol/y_poi_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            vga/b_up2__1/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        91.909ns  (logic 54.665ns (59.477%)  route 37.244ns (40.523%))
  Logic Levels:           235  (CARRY4=196 DSP48E1=2 LUT1=2 LUT2=3 LUT3=32)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.761ns = ( 43.427 - 41.667 ) 
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.809     1.809    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  div/inst/clkout1_buf/O
                         net (fo=279, routed)         1.805     1.807    vga/vgaposcontrol/clk_out1
    SLICE_X64Y0          FDRE                                         r  vga/vgaposcontrol/y_poi_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y0          FDRE (Prop_fdre_C_Q)         0.456     2.263 f  vga/vgaposcontrol/y_poi_reg[0]/Q
                         net (fo=14, routed)          0.345     2.609    vga/vgaposcontrol/y_poi[0]
    SLICE_X63Y0          LUT1 (Prop_lut1_I0_O)        0.124     2.733 r  vga/vgaposcontrol/red3__0_i_4/O
                         net (fo=6, routed)           0.346     3.079    vga/vgaposcontrol/A[0]
    SLICE_X62Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.674 r  vga/vgaposcontrol/xy_sum1__1_i_287/CO[3]
                         net (fo=1, routed)           0.000     3.674    vga/vgaposcontrol/xy_sum1__1_i_287_n_0
    SLICE_X62Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.791 r  vga/vgaposcontrol/xy_sum1__1_i_234/CO[3]
                         net (fo=1, routed)           0.000     3.791    vga/vgaposcontrol/xy_sum1__1_i_234_n_0
    SLICE_X62Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.908 r  vga/vgaposcontrol/xy_sum1__1_i_168/CO[3]
                         net (fo=40, routed)          1.056     4.963    vga/vgaposcontrol/xy_sum1__1[0]
    SLICE_X59Y0          LUT2 (Prop_lut2_I0_O)        0.124     5.087 r  vga/vgaposcontrol/xy_sum1__1_i_98/O
                         net (fo=1, routed)           0.000     5.087    vga/vgaposcontrol_n_358
    SLICE_X59Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.619 r  vga/xy_sum1__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.619    vga/xy_sum1__1_i_38_n_0
    SLICE_X59Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.733 r  vga/xy_sum1__1_i_17/CO[3]
                         net (fo=15, routed)          0.974     6.707    vga/y_sum20_in[31]
    SLICE_X58Y0          LUT3 (Prop_lut3_I0_O)        0.124     6.831 r  vga/xy_sum1__1_i_102/O
                         net (fo=1, routed)           0.000     6.831    vga/xy_sum1__1_i_102_n_0
    SLICE_X58Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.344 r  vga/xy_sum1__1_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.344    vga/xy_sum1__1_i_45_n_0
    SLICE_X58Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.461 r  vga/xy_sum1__1_i_18/CO[3]
                         net (fo=17, routed)          0.931     8.392    vga/y_sum20_in[30]
    SLICE_X57Y1          LUT3 (Prop_lut3_I0_O)        0.124     8.516 r  vga/xy_sum1__1_i_172/O
                         net (fo=1, routed)           0.000     8.516    vga/xy_sum1__1_i_172_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.066 r  vga/xy_sum1__1_i_103/CO[3]
                         net (fo=1, routed)           0.000     9.066    vga/xy_sum1__1_i_103_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.180 r  vga/xy_sum1__1_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.180    vga/xy_sum1__1_i_49_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.451 r  vga/xy_sum1__1_i_19/CO[0]
                         net (fo=19, routed)          0.637    10.089    vga/y_sum20_in[29]
    SLICE_X58Y3          LUT3 (Prop_lut3_I0_O)        0.373    10.462 r  vga/xy_sum1__1_i_178/O
                         net (fo=1, routed)           0.000    10.462    vga/xy_sum1__1_i_178_n_0
    SLICE_X58Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.975 r  vga/xy_sum1__1_i_108/CO[3]
                         net (fo=1, routed)           0.000    10.975    vga/xy_sum1__1_i_108_n_0
    SLICE_X58Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.092 r  vga/xy_sum1__1_i_54/CO[3]
                         net (fo=1, routed)           0.000    11.092    vga/xy_sum1__1_i_54_n_0
    SLICE_X58Y5          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.249 r  vga/xy_sum1__1_i_21/CO[1]
                         net (fo=21, routed)          0.774    12.022    vga/y_sum20_in[28]
    SLICE_X61Y2          LUT3 (Prop_lut3_I0_O)        0.332    12.354 r  vga/xy_sum1__1_i_183/O
                         net (fo=1, routed)           0.000    12.354    vga/xy_sum1__1_i_183_n_0
    SLICE_X61Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.886 r  vga/xy_sum1__1_i_113/CO[3]
                         net (fo=1, routed)           0.000    12.886    vga/xy_sum1__1_i_113_n_0
    SLICE_X61Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.000 r  vga/xy_sum1__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.000    vga/xy_sum1__1_i_56_n_0
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.228 r  vga/xy_sum1__1_i_22/CO[2]
                         net (fo=23, routed)          0.751    13.980    vga/y_sum20_in[27]
    SLICE_X63Y1          LUT3 (Prop_lut3_I0_O)        0.313    14.293 r  vga/xy_sum1__1_i_187/O
                         net (fo=1, routed)           0.000    14.293    vga/xy_sum1__1_i_187_n_0
    SLICE_X63Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.843 r  vga/xy_sum1__1_i_118/CO[3]
                         net (fo=1, routed)           0.000    14.843    vga/xy_sum1__1_i_118_n_0
    SLICE_X63Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.957 r  vga/xy_sum1__1_i_59/CO[3]
                         net (fo=1, routed)           0.000    14.957    vga/xy_sum1__1_i_59_n_0
    SLICE_X63Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.071 r  vga/xy_sum1__1_i_23/CO[3]
                         net (fo=25, routed)          0.987    16.058    vga/y_sum20_in[26]
    SLICE_X64Y2          LUT3 (Prop_lut3_I0_O)        0.124    16.182 r  vga/xy_sum1__1_i_245/O
                         net (fo=1, routed)           0.000    16.182    vga/xy_sum1__1_i_245_n_0
    SLICE_X64Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.732 r  vga/xy_sum1__1_i_189/CO[3]
                         net (fo=1, routed)           0.000    16.732    vga/xy_sum1__1_i_189_n_0
    SLICE_X64Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.846 r  vga/xy_sum1__1_i_123/CO[3]
                         net (fo=1, routed)           0.000    16.846    vga/xy_sum1__1_i_123_n_0
    SLICE_X64Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.960 r  vga/xy_sum1__1_i_63/CO[3]
                         net (fo=1, routed)           0.000    16.960    vga/xy_sum1__1_i_63_n_0
    SLICE_X64Y5          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.231 r  vga/xy_sum1__1_i_24/CO[0]
                         net (fo=27, routed)          0.732    17.963    vga/y_sum20_in[25]
    SLICE_X65Y5          LUT3 (Prop_lut3_I0_O)        0.373    18.336 r  vga/xy_sum1__1_i_250/O
                         net (fo=1, routed)           0.000    18.336    vga/xy_sum1__1_i_250_n_0
    SLICE_X65Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.886 r  vga/xy_sum1__1_i_194/CO[3]
                         net (fo=1, routed)           0.000    18.886    vga/xy_sum1__1_i_194_n_0
    SLICE_X65Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.000 r  vga/xy_sum1__1_i_128/CO[3]
                         net (fo=1, routed)           0.000    19.000    vga/xy_sum1__1_i_128_n_0
    SLICE_X65Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.114 r  vga/xy_sum1__1_i_68/CO[3]
                         net (fo=1, routed)           0.000    19.114    vga/xy_sum1__1_i_68_n_0
    SLICE_X65Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.271 r  vga/xy_sum1__1_i_26/CO[1]
                         net (fo=29, routed)          1.042    20.313    vga/y_sum20_in[24]
    SLICE_X61Y6          LUT3 (Prop_lut3_I0_O)        0.329    20.642 r  vga/xy_sum1__1_i_256/O
                         net (fo=1, routed)           0.000    20.642    vga/xy_sum1__1_i_256_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.174 r  vga/xy_sum1__1_i_199/CO[3]
                         net (fo=1, routed)           0.000    21.174    vga/xy_sum1__1_i_199_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.288 r  vga/xy_sum1__1_i_133/CO[3]
                         net (fo=1, routed)           0.000    21.288    vga/xy_sum1__1_i_133_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.402 r  vga/xy_sum1__1_i_70/CO[3]
                         net (fo=1, routed)           0.000    21.402    vga/xy_sum1__1_i_70_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.630 r  vga/xy_sum1__1_i_27/CO[2]
                         net (fo=31, routed)          0.789    22.419    vga/y_sum20_in[23]
    SLICE_X58Y6          LUT3 (Prop_lut3_I0_O)        0.313    22.732 r  vga/xy_sum1__1_i_261/O
                         net (fo=1, routed)           0.000    22.732    vga/xy_sum1__1_i_261_n_0
    SLICE_X58Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.245 r  vga/xy_sum1__1_i_204/CO[3]
                         net (fo=1, routed)           0.000    23.245    vga/xy_sum1__1_i_204_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.362 r  vga/xy_sum1__1_i_138/CO[3]
                         net (fo=1, routed)           0.000    23.362    vga/xy_sum1__1_i_138_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.479 r  vga/xy_sum1__1_i_73/CO[3]
                         net (fo=1, routed)           0.000    23.479    vga/xy_sum1__1_i_73_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.596 r  vga/xy_sum1__1_i_28/CO[3]
                         net (fo=33, routed)          1.250    24.846    vga/y_sum20_in[22]
    SLICE_X60Y3          LUT3 (Prop_lut3_I0_O)        0.124    24.970 r  vga/xy_sum1__1_i_299/O
                         net (fo=1, routed)           0.000    24.970    vga/xy_sum1__1_i_299_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.503 r  vga/xy_sum1__1_i_262/CO[3]
                         net (fo=1, routed)           0.000    25.503    vga/xy_sum1__1_i_262_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.620 r  vga/xy_sum1__1_i_209/CO[3]
                         net (fo=1, routed)           0.000    25.620    vga/xy_sum1__1_i_209_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.737 r  vga/xy_sum1__1_i_143/CO[3]
                         net (fo=1, routed)           0.000    25.737    vga/xy_sum1__1_i_143_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.854 r  vga/xy_sum1__1_i_77/CO[3]
                         net (fo=1, routed)           0.000    25.854    vga/xy_sum1__1_i_77_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    26.108 r  vga/xy_sum1__1_i_29/CO[0]
                         net (fo=35, routed)          0.929    27.037    vga/y_sum20_in[21]
    SLICE_X63Y5          LUT3 (Prop_lut3_I0_O)        0.367    27.404 r  vga/xy_sum1__1_i_305/O
                         net (fo=1, routed)           0.000    27.404    vga/xy_sum1__1_i_305_n_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.936 r  vga/xy_sum1__1_i_267/CO[3]
                         net (fo=1, routed)           0.000    27.936    vga/xy_sum1__1_i_267_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.050 r  vga/xy_sum1__1_i_214/CO[3]
                         net (fo=1, routed)           0.000    28.050    vga/xy_sum1__1_i_214_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.164 r  vga/xy_sum1__1_i_148/CO[3]
                         net (fo=1, routed)           0.000    28.164    vga/xy_sum1__1_i_148_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.278 r  vga/xy_sum1__1_i_82/CO[3]
                         net (fo=1, routed)           0.000    28.278    vga/xy_sum1__1_i_82_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.435 r  vga/xy_sum1__1_i_31/CO[1]
                         net (fo=37, routed)          0.991    29.426    vga/y_sum20_in[20]
    SLICE_X62Y4          LUT3 (Prop_lut3_I0_O)        0.329    29.755 r  vga/xy_sum1__1_i_309/O
                         net (fo=1, routed)           0.000    29.755    vga/xy_sum1__1_i_309_n_0
    SLICE_X62Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.288 r  vga/xy_sum1__1_i_272/CO[3]
                         net (fo=1, routed)           0.000    30.288    vga/xy_sum1__1_i_272_n_0
    SLICE_X62Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.405 r  vga/xy_sum1__1_i_219/CO[3]
                         net (fo=1, routed)           0.000    30.405    vga/xy_sum1__1_i_219_n_0
    SLICE_X62Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.522 r  vga/xy_sum1__1_i_153/CO[3]
                         net (fo=1, routed)           0.000    30.522    vga/xy_sum1__1_i_153_n_0
    SLICE_X62Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.639 r  vga/xy_sum1__1_i_84/CO[3]
                         net (fo=1, routed)           0.000    30.639    vga/xy_sum1__1_i_84_n_0
    SLICE_X62Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    30.868 r  vga/xy_sum1__1_i_32/CO[2]
                         net (fo=39, routed)          0.717    31.585    vga/y_sum20_in[19]
    SLICE_X64Y6          LUT3 (Prop_lut3_I0_O)        0.310    31.895 r  vga/xy_sum1__1_i_315/O
                         net (fo=1, routed)           0.000    31.895    vga/xy_sum1__1_i_315_n_0
    SLICE_X64Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.427 r  vga/xy_sum1__1_i_277/CO[3]
                         net (fo=1, routed)           0.000    32.427    vga/xy_sum1__1_i_277_n_0
    SLICE_X64Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.541 r  vga/xy_sum1__1_i_224/CO[3]
                         net (fo=1, routed)           0.000    32.541    vga/xy_sum1__1_i_224_n_0
    SLICE_X64Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.655 r  vga/xy_sum1__1_i_158/CO[3]
                         net (fo=1, routed)           0.000    32.655    vga/xy_sum1__1_i_158_n_0
    SLICE_X64Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.769 r  vga/xy_sum1__1_i_87/CO[3]
                         net (fo=1, routed)           0.000    32.769    vga/xy_sum1__1_i_87_n_0
    SLICE_X64Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.883 r  vga/xy_sum1__1_i_33/CO[3]
                         net (fo=41, routed)          1.222    34.105    vga/y_sum20_in[18]
    SLICE_X66Y4          LUT3 (Prop_lut3_I0_O)        0.124    34.229 r  vga/xy_sum1_i_468/O
                         net (fo=1, routed)           0.000    34.229    vga/xy_sum1_i_468_n_0
    SLICE_X66Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.762 r  vga/xy_sum1_i_375/CO[3]
                         net (fo=1, routed)           0.000    34.762    vga/xy_sum1_i_375_n_0
    SLICE_X66Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.879 r  vga/xy_sum1__1_i_282/CO[3]
                         net (fo=1, routed)           0.000    34.879    vga/xy_sum1__1_i_282_n_0
    SLICE_X66Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.996 r  vga/xy_sum1__1_i_229/CO[3]
                         net (fo=1, routed)           0.000    34.996    vga/xy_sum1__1_i_229_n_0
    SLICE_X66Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.113 r  vga/xy_sum1__1_i_163/CO[3]
                         net (fo=1, routed)           0.000    35.113    vga/xy_sum1__1_i_163_n_0
    SLICE_X66Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.230 r  vga/xy_sum1__1_i_91/CO[3]
                         net (fo=1, routed)           0.000    35.230    vga/xy_sum1__1_i_91_n_0
    SLICE_X66Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    35.484 r  vga/xy_sum1__1_i_34/CO[0]
                         net (fo=43, routed)          0.878    36.362    vga/y_sum20_in[17]
    SLICE_X67Y6          LUT3 (Prop_lut3_I0_O)        0.367    36.729 r  vga/xy_sum1_i_463/O
                         net (fo=1, routed)           0.000    36.729    vga/xy_sum1_i_463_n_0
    SLICE_X67Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.279 r  vga/xy_sum1_i_374/CO[3]
                         net (fo=1, routed)           0.000    37.279    vga/xy_sum1_i_374_n_0
    SLICE_X67Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.393 r  vga/xy_sum1_i_289/CO[3]
                         net (fo=1, routed)           0.000    37.393    vga/xy_sum1_i_289_n_0
    SLICE_X67Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.507 r  vga/xy_sum1_i_204/CO[3]
                         net (fo=1, routed)           0.000    37.507    vga/xy_sum1_i_204_n_0
    SLICE_X67Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.621 r  vga/xy_sum1_i_119/CO[3]
                         net (fo=1, routed)           0.000    37.621    vga/xy_sum1_i_119_n_0
    SLICE_X67Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.735 r  vga/xy_sum1_i_47/CO[3]
                         net (fo=1, routed)           0.000    37.735    vga/xy_sum1_i_47_n_0
    SLICE_X67Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.892 r  vga/xy_sum1_i_19/CO[1]
                         net (fo=45, routed)          0.856    38.748    vga/y_sum20_in[16]
    SLICE_X65Y9          LUT3 (Prop_lut3_I0_O)        0.329    39.077 r  vga/xy_sum1_i_474/O
                         net (fo=1, routed)           0.000    39.077    vga/xy_sum1_i_474_n_0
    SLICE_X65Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.609 r  vga/xy_sum1_i_380/CO[3]
                         net (fo=1, routed)           0.000    39.609    vga/xy_sum1_i_380_n_0
    SLICE_X65Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.723 r  vga/xy_sum1_i_294/CO[3]
                         net (fo=1, routed)           0.000    39.723    vga/xy_sum1_i_294_n_0
    SLICE_X65Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.837 r  vga/xy_sum1_i_209/CO[3]
                         net (fo=1, routed)           0.000    39.837    vga/xy_sum1_i_209_n_0
    SLICE_X65Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.951 r  vga/xy_sum1_i_124/CO[3]
                         net (fo=1, routed)           0.000    39.951    vga/xy_sum1_i_124_n_0
    SLICE_X65Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.065 r  vga/xy_sum1_i_49/CO[3]
                         net (fo=1, routed)           0.000    40.065    vga/xy_sum1_i_49_n_0
    SLICE_X65Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    40.293 r  vga/xy_sum1_i_20/CO[2]
                         net (fo=47, routed)          0.798    41.090    vga/y_sum20_in[15]
    SLICE_X64Y12         LUT3 (Prop_lut3_I0_O)        0.313    41.403 r  vga/xy_sum1_i_479/O
                         net (fo=1, routed)           0.000    41.403    vga/xy_sum1_i_479_n_0
    SLICE_X64Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    41.935 r  vga/xy_sum1_i_385/CO[3]
                         net (fo=1, routed)           0.000    41.935    vga/xy_sum1_i_385_n_0
    SLICE_X64Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.049 r  vga/xy_sum1_i_299/CO[3]
                         net (fo=1, routed)           0.000    42.049    vga/xy_sum1_i_299_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.163 r  vga/xy_sum1_i_214/CO[3]
                         net (fo=1, routed)           0.000    42.163    vga/xy_sum1_i_214_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.277 r  vga/xy_sum1_i_129/CO[3]
                         net (fo=1, routed)           0.000    42.277    vga/xy_sum1_i_129_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.391 r  vga/xy_sum1_i_52/CO[3]
                         net (fo=1, routed)           0.000    42.391    vga/xy_sum1_i_52_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.505 r  vga/xy_sum1_i_21/CO[3]
                         net (fo=49, routed)          1.070    43.575    vga/y_sum20_in[14]
    SLICE_X65Y15         LUT3 (Prop_lut3_I0_O)        0.124    43.699 r  vga/xy_sum1_i_559/O
                         net (fo=1, routed)           0.000    43.699    vga/xy_sum1_i_559_n_0
    SLICE_X65Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    44.231 r  vga/xy_sum1_i_480/CO[3]
                         net (fo=1, routed)           0.000    44.231    vga/xy_sum1_i_480_n_0
    SLICE_X65Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.345 r  vga/xy_sum1_i_390/CO[3]
                         net (fo=1, routed)           0.000    44.345    vga/xy_sum1_i_390_n_0
    SLICE_X65Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.459 r  vga/xy_sum1_i_304/CO[3]
                         net (fo=1, routed)           0.000    44.459    vga/xy_sum1_i_304_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.573 r  vga/xy_sum1_i_219/CO[3]
                         net (fo=1, routed)           0.000    44.573    vga/xy_sum1_i_219_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.687 r  vga/xy_sum1_i_134/CO[3]
                         net (fo=1, routed)           0.000    44.687    vga/xy_sum1_i_134_n_0
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.801 r  vga/xy_sum1_i_56/CO[3]
                         net (fo=1, routed)           0.000    44.801    vga/xy_sum1_i_56_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.072 r  vga/xy_sum1_i_22/CO[0]
                         net (fo=51, routed)          0.556    45.629    vga/y_sum20_in[13]
    SLICE_X65Y22         LUT3 (Prop_lut3_I0_O)        0.373    46.002 r  vga/xy_sum1_i_563/O
                         net (fo=1, routed)           0.000    46.002    vga/xy_sum1_i_563_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.552 r  vga/xy_sum1_i_485/CO[3]
                         net (fo=1, routed)           0.000    46.552    vga/xy_sum1_i_485_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.666 r  vga/xy_sum1_i_395/CO[3]
                         net (fo=1, routed)           0.000    46.666    vga/xy_sum1_i_395_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.780 r  vga/xy_sum1_i_309/CO[3]
                         net (fo=1, routed)           0.009    46.789    vga/xy_sum1_i_309_n_0
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.903 r  vga/xy_sum1_i_224/CO[3]
                         net (fo=1, routed)           0.000    46.903    vga/xy_sum1_i_224_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.017 r  vga/xy_sum1_i_139/CO[3]
                         net (fo=1, routed)           0.000    47.017    vga/xy_sum1_i_139_n_0
    SLICE_X65Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.131 r  vga/xy_sum1_i_61/CO[3]
                         net (fo=1, routed)           0.000    47.131    vga/xy_sum1_i_61_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.288 r  vga/xy_sum1_i_24/CO[1]
                         net (fo=53, routed)          0.942    48.230    vga/y_sum20_in[12]
    SLICE_X67Y24         LUT3 (Prop_lut3_I0_O)        0.329    48.559 r  vga/xy_sum1_i_569/O
                         net (fo=1, routed)           0.000    48.559    vga/xy_sum1_i_569_n_0
    SLICE_X67Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    49.091 r  vga/xy_sum1_i_490/CO[3]
                         net (fo=1, routed)           0.009    49.100    vga/xy_sum1_i_490_n_0
    SLICE_X67Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.214 r  vga/xy_sum1_i_400/CO[3]
                         net (fo=1, routed)           0.000    49.214    vga/xy_sum1_i_400_n_0
    SLICE_X67Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.328 r  vga/xy_sum1_i_314/CO[3]
                         net (fo=1, routed)           0.000    49.328    vga/xy_sum1_i_314_n_0
    SLICE_X67Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.442 r  vga/xy_sum1_i_229/CO[3]
                         net (fo=1, routed)           0.000    49.442    vga/xy_sum1_i_229_n_0
    SLICE_X67Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.556 r  vga/xy_sum1_i_144/CO[3]
                         net (fo=1, routed)           0.000    49.556    vga/xy_sum1_i_144_n_0
    SLICE_X67Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.670 r  vga/xy_sum1_i_63/CO[3]
                         net (fo=1, routed)           0.000    49.670    vga/xy_sum1_i_63_n_0
    SLICE_X67Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    49.898 r  vga/xy_sum1_i_25/CO[2]
                         net (fo=55, routed)          0.752    50.650    vga/y_sum20_in[11]
    SLICE_X68Y27         LUT3 (Prop_lut3_I0_O)        0.313    50.963 r  vga/xy_sum1_i_573/O
                         net (fo=1, routed)           0.000    50.963    vga/xy_sum1_i_573_n_0
    SLICE_X68Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.513 r  vga/xy_sum1_i_495/CO[3]
                         net (fo=1, routed)           0.000    51.513    vga/xy_sum1_i_495_n_0
    SLICE_X68Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.627 r  vga/xy_sum1_i_405/CO[3]
                         net (fo=1, routed)           0.000    51.627    vga/xy_sum1_i_405_n_0
    SLICE_X68Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.741 r  vga/xy_sum1_i_319/CO[3]
                         net (fo=1, routed)           0.000    51.741    vga/xy_sum1_i_319_n_0
    SLICE_X68Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.855 r  vga/xy_sum1_i_234/CO[3]
                         net (fo=1, routed)           0.000    51.855    vga/xy_sum1_i_234_n_0
    SLICE_X68Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.969 r  vga/xy_sum1_i_149/CO[3]
                         net (fo=1, routed)           0.000    51.969    vga/xy_sum1_i_149_n_0
    SLICE_X68Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.083 r  vga/xy_sum1_i_66/CO[3]
                         net (fo=1, routed)           0.000    52.083    vga/xy_sum1_i_66_n_0
    SLICE_X68Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.197 r  vga/xy_sum1_i_26/CO[3]
                         net (fo=57, routed)          1.140    53.337    vga/y_sum20_in[10]
    SLICE_X69Y30         LUT3 (Prop_lut3_I0_O)        0.124    53.461 r  vga/xy_sum1_i_637/O
                         net (fo=1, routed)           0.000    53.461    vga/xy_sum1_i_637_n_0
    SLICE_X69Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    53.993 r  vga/xy_sum1_i_575/CO[3]
                         net (fo=1, routed)           0.000    53.993    vga/xy_sum1_i_575_n_0
    SLICE_X69Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.107 r  vga/xy_sum1_i_500/CO[3]
                         net (fo=1, routed)           0.000    54.107    vga/xy_sum1_i_500_n_0
    SLICE_X69Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.221 r  vga/xy_sum1_i_410/CO[3]
                         net (fo=1, routed)           0.000    54.221    vga/xy_sum1_i_410_n_0
    SLICE_X69Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.335 r  vga/xy_sum1_i_324/CO[3]
                         net (fo=1, routed)           0.000    54.335    vga/xy_sum1_i_324_n_0
    SLICE_X69Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.449 r  vga/xy_sum1_i_239/CO[3]
                         net (fo=1, routed)           0.000    54.449    vga/xy_sum1_i_239_n_0
    SLICE_X69Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.563 r  vga/xy_sum1_i_154/CO[3]
                         net (fo=1, routed)           0.000    54.563    vga/xy_sum1_i_154_n_0
    SLICE_X69Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.677 r  vga/xy_sum1_i_70/CO[3]
                         net (fo=1, routed)           0.000    54.677    vga/xy_sum1_i_70_n_0
    SLICE_X69Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    54.948 r  vga/xy_sum1_i_27/CO[0]
                         net (fo=59, routed)          0.686    55.634    vga/y_sum20_in[9]
    SLICE_X70Y36         LUT3 (Prop_lut3_I0_O)        0.373    56.007 r  vga/xy_sum1_i_642/O
                         net (fo=1, routed)           0.000    56.007    vga/xy_sum1_i_642_n_0
    SLICE_X70Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    56.520 r  vga/xy_sum1_i_580/CO[3]
                         net (fo=1, routed)           0.000    56.520    vga/xy_sum1_i_580_n_0
    SLICE_X70Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.637 r  vga/xy_sum1_i_505/CO[3]
                         net (fo=1, routed)           0.000    56.637    vga/xy_sum1_i_505_n_0
    SLICE_X70Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.754 r  vga/xy_sum1_i_415/CO[3]
                         net (fo=1, routed)           0.000    56.754    vga/xy_sum1_i_415_n_0
    SLICE_X70Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.871 r  vga/xy_sum1_i_329/CO[3]
                         net (fo=1, routed)           0.000    56.871    vga/xy_sum1_i_329_n_0
    SLICE_X70Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.988 r  vga/xy_sum1_i_244/CO[3]
                         net (fo=1, routed)           0.000    56.988    vga/xy_sum1_i_244_n_0
    SLICE_X70Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.105 r  vga/xy_sum1_i_159/CO[3]
                         net (fo=1, routed)           0.000    57.105    vga/xy_sum1_i_159_n_0
    SLICE_X70Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.222 r  vga/xy_sum1_i_75/CO[3]
                         net (fo=1, routed)           0.000    57.222    vga/xy_sum1_i_75_n_0
    SLICE_X70Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.379 r  vga/xy_sum1_i_29/CO[1]
                         net (fo=61, routed)          0.967    58.346    vga/y_sum20_in[8]
    SLICE_X73Y38         LUT3 (Prop_lut3_I0_O)        0.332    58.678 r  vga/xy_sum1_i_646/O
                         net (fo=1, routed)           0.000    58.678    vga/xy_sum1_i_646_n_0
    SLICE_X73Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.228 r  vga/xy_sum1_i_585/CO[3]
                         net (fo=1, routed)           0.000    59.228    vga/xy_sum1_i_585_n_0
    SLICE_X73Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.342 r  vga/xy_sum1_i_510/CO[3]
                         net (fo=1, routed)           0.000    59.342    vga/xy_sum1_i_510_n_0
    SLICE_X73Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.456 r  vga/xy_sum1_i_420/CO[3]
                         net (fo=1, routed)           0.000    59.456    vga/xy_sum1_i_420_n_0
    SLICE_X73Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.570 r  vga/xy_sum1_i_334/CO[3]
                         net (fo=1, routed)           0.000    59.570    vga/xy_sum1_i_334_n_0
    SLICE_X73Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.684 r  vga/xy_sum1_i_249/CO[3]
                         net (fo=1, routed)           0.000    59.684    vga/xy_sum1_i_249_n_0
    SLICE_X73Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.798 r  vga/xy_sum1_i_164/CO[3]
                         net (fo=1, routed)           0.000    59.798    vga/xy_sum1_i_164_n_0
    SLICE_X73Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.912 r  vga/xy_sum1_i_77/CO[3]
                         net (fo=1, routed)           0.000    59.912    vga/xy_sum1_i_77_n_0
    SLICE_X73Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    60.140 r  vga/xy_sum1_i_30/CO[2]
                         net (fo=63, routed)          0.800    60.940    vga/y_sum20_in[7]
    SLICE_X74Y41         LUT3 (Prop_lut3_I0_O)        0.313    61.253 r  vga/xy_sum1_i_651/O
                         net (fo=1, routed)           0.000    61.253    vga/xy_sum1_i_651_n_0
    SLICE_X74Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.786 r  vga/xy_sum1_i_590/CO[3]
                         net (fo=1, routed)           0.000    61.786    vga/xy_sum1_i_590_n_0
    SLICE_X74Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.903 r  vga/xy_sum1_i_515/CO[3]
                         net (fo=1, routed)           0.000    61.903    vga/xy_sum1_i_515_n_0
    SLICE_X74Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.020 r  vga/xy_sum1_i_425/CO[3]
                         net (fo=1, routed)           0.000    62.020    vga/xy_sum1_i_425_n_0
    SLICE_X74Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.137 r  vga/xy_sum1_i_339/CO[3]
                         net (fo=1, routed)           0.000    62.137    vga/xy_sum1_i_339_n_0
    SLICE_X74Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.254 r  vga/xy_sum1_i_254/CO[3]
                         net (fo=1, routed)           0.000    62.254    vga/xy_sum1_i_254_n_0
    SLICE_X74Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.371 r  vga/xy_sum1_i_169/CO[3]
                         net (fo=1, routed)           0.000    62.371    vga/xy_sum1_i_169_n_0
    SLICE_X74Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.488 r  vga/xy_sum1_i_80/CO[3]
                         net (fo=1, routed)           0.000    62.488    vga/xy_sum1_i_80_n_0
    SLICE_X74Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.605 r  vga/xy_sum1_i_31/CO[3]
                         net (fo=65, routed)          1.029    63.634    vga/y_sum20_in[6]
    SLICE_X73Y46         LUT3 (Prop_lut3_I0_O)        0.124    63.758 r  vga/xy_sum1_i_657/O
                         net (fo=1, routed)           0.000    63.758    vga/xy_sum1_i_657_n_0
    SLICE_X73Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    64.290 r  vga/xy_sum1_i_595/CO[3]
                         net (fo=1, routed)           0.000    64.290    vga/xy_sum1_i_595_n_0
    SLICE_X73Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.404 r  vga/xy_sum1_i_520/CO[3]
                         net (fo=1, routed)           0.000    64.404    vga/xy_sum1_i_520_n_0
    SLICE_X73Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.518 r  vga/xy_sum1_i_430/CO[3]
                         net (fo=1, routed)           0.000    64.518    vga/xy_sum1_i_430_n_0
    SLICE_X73Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.632 r  vga/xy_sum1_i_344/CO[3]
                         net (fo=1, routed)           0.001    64.633    vga/xy_sum1_i_344_n_0
    SLICE_X73Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.747 r  vga/xy_sum1_i_259/CO[3]
                         net (fo=1, routed)           0.000    64.747    vga/xy_sum1_i_259_n_0
    SLICE_X73Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.861 r  vga/xy_sum1_i_174/CO[3]
                         net (fo=1, routed)           0.000    64.861    vga/xy_sum1_i_174_n_0
    SLICE_X73Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.975 r  vga/xy_sum1_i_84/CO[3]
                         net (fo=1, routed)           0.000    64.975    vga/xy_sum1_i_84_n_0
    SLICE_X73Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.089 r  vga/xy_sum1_i_32/CO[3]
                         net (fo=65, routed)          1.258    66.347    vga/y_sum20_in[5]
    SLICE_X72Y49         LUT3 (Prop_lut3_I0_O)        0.124    66.471 r  vga/xy_sum1_i_662/O
                         net (fo=1, routed)           0.000    66.471    vga/xy_sum1_i_662_n_0
    SLICE_X72Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    67.003 r  vga/xy_sum1_i_600/CO[3]
                         net (fo=1, routed)           0.001    67.004    vga/xy_sum1_i_600_n_0
    SLICE_X72Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.118 r  vga/xy_sum1_i_525/CO[3]
                         net (fo=1, routed)           0.000    67.118    vga/xy_sum1_i_525_n_0
    SLICE_X72Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.232 r  vga/xy_sum1_i_435/CO[3]
                         net (fo=1, routed)           0.000    67.232    vga/xy_sum1_i_435_n_0
    SLICE_X72Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.346 r  vga/xy_sum1_i_349/CO[3]
                         net (fo=1, routed)           0.000    67.346    vga/xy_sum1_i_349_n_0
    SLICE_X72Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.460 r  vga/xy_sum1_i_264/CO[3]
                         net (fo=1, routed)           0.000    67.460    vga/xy_sum1_i_264_n_0
    SLICE_X72Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.574 r  vga/xy_sum1_i_179/CO[3]
                         net (fo=1, routed)           0.000    67.574    vga/xy_sum1_i_179_n_0
    SLICE_X72Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.688 r  vga/xy_sum1_i_94/CO[3]
                         net (fo=1, routed)           0.000    67.688    vga/xy_sum1_i_94_n_0
    SLICE_X72Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.802 r  vga/xy_sum1_i_34/CO[3]
                         net (fo=65, routed)          1.379    69.181    vga/y_sum20_in[4]
    SLICE_X71Y51         LUT3 (Prop_lut3_I0_O)        0.124    69.305 r  vga/xy_sum1_i_667/O
                         net (fo=1, routed)           0.000    69.305    vga/xy_sum1_i_667_n_0
    SLICE_X71Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    69.837 r  vga/xy_sum1_i_605/CO[3]
                         net (fo=1, routed)           0.000    69.837    vga/xy_sum1_i_605_n_0
    SLICE_X71Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.951 r  vga/xy_sum1_i_530/CO[3]
                         net (fo=1, routed)           0.000    69.951    vga/xy_sum1_i_530_n_0
    SLICE_X71Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.065 r  vga/xy_sum1_i_440/CO[3]
                         net (fo=1, routed)           0.000    70.065    vga/xy_sum1_i_440_n_0
    SLICE_X71Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.179 r  vga/xy_sum1_i_354/CO[3]
                         net (fo=1, routed)           0.000    70.179    vga/xy_sum1_i_354_n_0
    SLICE_X71Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.293 r  vga/xy_sum1_i_269/CO[3]
                         net (fo=1, routed)           0.000    70.293    vga/xy_sum1_i_269_n_0
    SLICE_X71Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.407 r  vga/xy_sum1_i_184/CO[3]
                         net (fo=1, routed)           0.000    70.407    vga/xy_sum1_i_184_n_0
    SLICE_X71Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.521 r  vga/xy_sum1_i_99/CO[3]
                         net (fo=1, routed)           0.000    70.521    vga/xy_sum1_i_99_n_0
    SLICE_X71Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.635 r  vga/xy_sum1_i_35/CO[3]
                         net (fo=65, routed)          1.208    71.843    vga/y_sum20_in[3]
    SLICE_X70Y55         LUT3 (Prop_lut3_I0_O)        0.124    71.967 r  vga/xy_sum1_i_672/O
                         net (fo=1, routed)           0.000    71.967    vga/xy_sum1_i_672_n_0
    SLICE_X70Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    72.480 r  vga/xy_sum1_i_610/CO[3]
                         net (fo=1, routed)           0.000    72.480    vga/xy_sum1_i_610_n_0
    SLICE_X70Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.597 r  vga/xy_sum1_i_535/CO[3]
                         net (fo=1, routed)           0.000    72.597    vga/xy_sum1_i_535_n_0
    SLICE_X70Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.714 r  vga/xy_sum1_i_445/CO[3]
                         net (fo=1, routed)           0.000    72.714    vga/xy_sum1_i_445_n_0
    SLICE_X70Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.831 r  vga/xy_sum1_i_359/CO[3]
                         net (fo=1, routed)           0.000    72.831    vga/xy_sum1_i_359_n_0
    SLICE_X70Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.948 r  vga/xy_sum1_i_274/CO[3]
                         net (fo=1, routed)           0.000    72.948    vga/xy_sum1_i_274_n_0
    SLICE_X70Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.065 r  vga/xy_sum1_i_189/CO[3]
                         net (fo=1, routed)           0.000    73.065    vga/xy_sum1_i_189_n_0
    SLICE_X70Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.182 r  vga/xy_sum1_i_104/CO[3]
                         net (fo=1, routed)           0.000    73.182    vga/xy_sum1_i_104_n_0
    SLICE_X70Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.299 r  vga/xy_sum1_i_36/CO[3]
                         net (fo=65, routed)          1.126    74.425    vga/y_sum20_in[2]
    SLICE_X69Y59         LUT3 (Prop_lut3_I0_O)        0.124    74.549 r  vga/xy_sum1_i_628/O
                         net (fo=1, routed)           0.000    74.549    vga/xy_sum1_i_628_n_0
    SLICE_X69Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    75.081 r  vga/xy_sum1_i_546/CO[3]
                         net (fo=1, routed)           0.000    75.081    vga/xy_sum1_i_546_n_0
    SLICE_X69Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.195 r  vga/xy_sum1_i_540/CO[3]
                         net (fo=1, routed)           0.000    75.195    vga/xy_sum1_i_540_n_0
    SLICE_X69Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.309 r  vga/xy_sum1_i_450/CO[3]
                         net (fo=1, routed)           0.000    75.309    vga/xy_sum1_i_450_n_0
    SLICE_X69Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.423 r  vga/xy_sum1_i_364/CO[3]
                         net (fo=1, routed)           0.000    75.423    vga/xy_sum1_i_364_n_0
    SLICE_X69Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.537 r  vga/xy_sum1_i_279/CO[3]
                         net (fo=1, routed)           0.000    75.537    vga/xy_sum1_i_279_n_0
    SLICE_X69Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.651 r  vga/xy_sum1_i_194/CO[3]
                         net (fo=1, routed)           0.000    75.651    vga/xy_sum1_i_194_n_0
    SLICE_X69Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.765 r  vga/xy_sum1_i_109/CO[3]
                         net (fo=1, routed)           0.000    75.765    vga/xy_sum1_i_109_n_0
    SLICE_X69Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.879 r  vga/xy_sum1_i_37/CO[3]
                         net (fo=63, routed)          1.525    77.404    vga/y_sum20_in[1]
    SLICE_X72Y59         LUT3 (Prop_lut3_I0_O)        0.124    77.528 r  vga/xy_sum1_i_623/O
                         net (fo=1, routed)           0.000    77.528    vga/xy_sum1_i_623_n_0
    SLICE_X72Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    78.060 r  vga/xy_sum1_i_545/CO[3]
                         net (fo=1, routed)           0.000    78.060    vga/xy_sum1_i_545_n_0
    SLICE_X72Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.174 r  vga/xy_sum1_i_455/CO[3]
                         net (fo=1, routed)           0.000    78.174    vga/xy_sum1_i_455_n_0
    SLICE_X72Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.288 r  vga/xy_sum1_i_369/CO[3]
                         net (fo=1, routed)           0.000    78.288    vga/xy_sum1_i_369_n_0
    SLICE_X72Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.402 r  vga/xy_sum1_i_284/CO[3]
                         net (fo=1, routed)           0.000    78.402    vga/xy_sum1_i_284_n_0
    SLICE_X72Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.516 r  vga/xy_sum1_i_199/CO[3]
                         net (fo=1, routed)           0.000    78.516    vga/xy_sum1_i_199_n_0
    SLICE_X72Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.630 r  vga/xy_sum1_i_114/CO[3]
                         net (fo=1, routed)           0.000    78.630    vga/xy_sum1_i_114_n_0
    SLICE_X72Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.744 r  vga/xy_sum1_i_38/CO[3]
                         net (fo=1, routed)           0.000    78.744    vga/xy_sum1_i_38_n_0
    SLICE_X72Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.858 f  vga/xy_sum1_i_17/CO[3]
                         net (fo=6, routed)           1.212    80.070    vga/vgaposcontrol/y_sum20_in[0]
    SLICE_X68Y60         LUT1 (Prop_lut1_I0_O)        0.124    80.194 r  vga/vgaposcontrol/xy_sum1_i_89/O
                         net (fo=1, routed)           0.324    80.518    vga/vgaposcontrol/xy_sum1_i_89_n_0
    SLICE_X71Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    81.098 r  vga/vgaposcontrol/xy_sum1_i_33/CO[3]
                         net (fo=1, routed)           0.000    81.098    vga/vgaposcontrol/xy_sum1_i_33_n_0
    SLICE_X71Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.212 r  vga/vgaposcontrol/xy_sum1_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.212    vga/vgaposcontrol/xy_sum1_i_28_n_0
    SLICE_X71Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.326 r  vga/vgaposcontrol/xy_sum1_i_23/CO[3]
                         net (fo=1, routed)           0.000    81.326    vga/vgaposcontrol/xy_sum1_i_23_n_0
    SLICE_X71Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    81.660 r  vga/vgaposcontrol/xy_sum1_i_18/O[1]
                         net (fo=3, routed)           0.546    82.206    vga/vgaposcontrol/y_sum2[14]
    SLICE_X75Y63         LUT3 (Prop_lut3_I0_O)        0.303    82.509 r  vga/vgaposcontrol/xy_sum1_i_3/O
                         net (fo=2, routed)           0.569    83.077    vga/in[14]
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    86.928 r  vga/xy_sum1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    86.930    vga/xy_sum1__0_n_106
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    88.448 r  vga/xy_sum1__1/P[1]
                         net (fo=2, routed)           1.120    89.568    vga/xy_sum1__1_n_104
    SLICE_X77Y59         LUT2 (Prop_lut2_I0_O)        0.124    89.692 r  vga/xy_sum[19]_i_8/O
                         net (fo=1, routed)           0.000    89.692    vga/xy_sum[19]_i_8_n_0
    SLICE_X77Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    90.090 r  vga/xy_sum_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    90.090    vga/xy_sum_reg[19]_i_6_n_0
    SLICE_X77Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    90.424 r  vga/xy_sum_reg[23]_i_6/O[1]
                         net (fo=1, routed)           0.927    91.351    vga/xy_sum_reg[23]_i_6_n_6
    SLICE_X70Y51         LUT2 (Prop_lut2_I1_O)        0.303    91.654 r  vga/xy_sum[23]_i_4/O
                         net (fo=1, routed)           0.000    91.654    vga/xy_sum[23]_i_4_n_0
    SLICE_X70Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.187 r  vga/xy_sum_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    92.187    vga/xy_sum_reg[23]_i_1_n_0
    SLICE_X70Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.304 r  vga/xy_sum_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    92.304    vga/xy_sum_reg[27]_i_1_n_0
    SLICE_X70Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    92.635 r  vga/xy_sum_reg[31]_i_1/O[3]
                         net (fo=9, routed)           1.082    93.716    vga/xy_sum_reg[31]_i_1_n_4
    DSP48_X1Y19          DSP48E1                                      r  vga/b_up2__1/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    41.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.683    43.350    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    39.656 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    41.579    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.670 r  div/inst/clkout1_buf/O
                         net (fo=279, routed)         1.758    43.427    vga/clk_out1
    DSP48_X1Y19          DSP48E1                                      r  vga/b_up2__1/CLK
                         clock pessimism              0.087    43.515    
                         clock uncertainty           -0.095    43.420    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -0.633    42.787    vga/b_up2__1
  -------------------------------------------------------------------
                         required time                         42.787    
                         arrival time                         -93.716    
  -------------------------------------------------------------------
                         slack                                -50.929    

Slack (VIOLATED) :        -50.904ns  (required time - arrival time)
  Source:                 vga/vgaposcontrol/y_poi_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            vga/b_up2__1/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        91.896ns  (logic 54.566ns (59.378%)  route 37.330ns (40.622%))
  Logic Levels:           235  (CARRY4=196 DSP48E1=2 LUT1=2 LUT2=3 LUT3=32)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.761ns = ( 43.427 - 41.667 ) 
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.809     1.809    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  div/inst/clkout1_buf/O
                         net (fo=279, routed)         1.805     1.807    vga/vgaposcontrol/clk_out1
    SLICE_X64Y0          FDRE                                         r  vga/vgaposcontrol/y_poi_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y0          FDRE (Prop_fdre_C_Q)         0.456     2.263 f  vga/vgaposcontrol/y_poi_reg[0]/Q
                         net (fo=14, routed)          0.345     2.609    vga/vgaposcontrol/y_poi[0]
    SLICE_X63Y0          LUT1 (Prop_lut1_I0_O)        0.124     2.733 r  vga/vgaposcontrol/red3__0_i_4/O
                         net (fo=6, routed)           0.346     3.079    vga/vgaposcontrol/A[0]
    SLICE_X62Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.674 r  vga/vgaposcontrol/xy_sum1__1_i_287/CO[3]
                         net (fo=1, routed)           0.000     3.674    vga/vgaposcontrol/xy_sum1__1_i_287_n_0
    SLICE_X62Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.791 r  vga/vgaposcontrol/xy_sum1__1_i_234/CO[3]
                         net (fo=1, routed)           0.000     3.791    vga/vgaposcontrol/xy_sum1__1_i_234_n_0
    SLICE_X62Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.908 r  vga/vgaposcontrol/xy_sum1__1_i_168/CO[3]
                         net (fo=40, routed)          1.056     4.963    vga/vgaposcontrol/xy_sum1__1[0]
    SLICE_X59Y0          LUT2 (Prop_lut2_I0_O)        0.124     5.087 r  vga/vgaposcontrol/xy_sum1__1_i_98/O
                         net (fo=1, routed)           0.000     5.087    vga/vgaposcontrol_n_358
    SLICE_X59Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.619 r  vga/xy_sum1__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.619    vga/xy_sum1__1_i_38_n_0
    SLICE_X59Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.733 r  vga/xy_sum1__1_i_17/CO[3]
                         net (fo=15, routed)          0.974     6.707    vga/y_sum20_in[31]
    SLICE_X58Y0          LUT3 (Prop_lut3_I0_O)        0.124     6.831 r  vga/xy_sum1__1_i_102/O
                         net (fo=1, routed)           0.000     6.831    vga/xy_sum1__1_i_102_n_0
    SLICE_X58Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.344 r  vga/xy_sum1__1_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.344    vga/xy_sum1__1_i_45_n_0
    SLICE_X58Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.461 r  vga/xy_sum1__1_i_18/CO[3]
                         net (fo=17, routed)          0.931     8.392    vga/y_sum20_in[30]
    SLICE_X57Y1          LUT3 (Prop_lut3_I0_O)        0.124     8.516 r  vga/xy_sum1__1_i_172/O
                         net (fo=1, routed)           0.000     8.516    vga/xy_sum1__1_i_172_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.066 r  vga/xy_sum1__1_i_103/CO[3]
                         net (fo=1, routed)           0.000     9.066    vga/xy_sum1__1_i_103_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.180 r  vga/xy_sum1__1_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.180    vga/xy_sum1__1_i_49_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.451 r  vga/xy_sum1__1_i_19/CO[0]
                         net (fo=19, routed)          0.637    10.089    vga/y_sum20_in[29]
    SLICE_X58Y3          LUT3 (Prop_lut3_I0_O)        0.373    10.462 r  vga/xy_sum1__1_i_178/O
                         net (fo=1, routed)           0.000    10.462    vga/xy_sum1__1_i_178_n_0
    SLICE_X58Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.975 r  vga/xy_sum1__1_i_108/CO[3]
                         net (fo=1, routed)           0.000    10.975    vga/xy_sum1__1_i_108_n_0
    SLICE_X58Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.092 r  vga/xy_sum1__1_i_54/CO[3]
                         net (fo=1, routed)           0.000    11.092    vga/xy_sum1__1_i_54_n_0
    SLICE_X58Y5          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.249 r  vga/xy_sum1__1_i_21/CO[1]
                         net (fo=21, routed)          0.774    12.022    vga/y_sum20_in[28]
    SLICE_X61Y2          LUT3 (Prop_lut3_I0_O)        0.332    12.354 r  vga/xy_sum1__1_i_183/O
                         net (fo=1, routed)           0.000    12.354    vga/xy_sum1__1_i_183_n_0
    SLICE_X61Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.886 r  vga/xy_sum1__1_i_113/CO[3]
                         net (fo=1, routed)           0.000    12.886    vga/xy_sum1__1_i_113_n_0
    SLICE_X61Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.000 r  vga/xy_sum1__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.000    vga/xy_sum1__1_i_56_n_0
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.228 r  vga/xy_sum1__1_i_22/CO[2]
                         net (fo=23, routed)          0.751    13.980    vga/y_sum20_in[27]
    SLICE_X63Y1          LUT3 (Prop_lut3_I0_O)        0.313    14.293 r  vga/xy_sum1__1_i_187/O
                         net (fo=1, routed)           0.000    14.293    vga/xy_sum1__1_i_187_n_0
    SLICE_X63Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.843 r  vga/xy_sum1__1_i_118/CO[3]
                         net (fo=1, routed)           0.000    14.843    vga/xy_sum1__1_i_118_n_0
    SLICE_X63Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.957 r  vga/xy_sum1__1_i_59/CO[3]
                         net (fo=1, routed)           0.000    14.957    vga/xy_sum1__1_i_59_n_0
    SLICE_X63Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.071 r  vga/xy_sum1__1_i_23/CO[3]
                         net (fo=25, routed)          0.987    16.058    vga/y_sum20_in[26]
    SLICE_X64Y2          LUT3 (Prop_lut3_I0_O)        0.124    16.182 r  vga/xy_sum1__1_i_245/O
                         net (fo=1, routed)           0.000    16.182    vga/xy_sum1__1_i_245_n_0
    SLICE_X64Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.732 r  vga/xy_sum1__1_i_189/CO[3]
                         net (fo=1, routed)           0.000    16.732    vga/xy_sum1__1_i_189_n_0
    SLICE_X64Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.846 r  vga/xy_sum1__1_i_123/CO[3]
                         net (fo=1, routed)           0.000    16.846    vga/xy_sum1__1_i_123_n_0
    SLICE_X64Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.960 r  vga/xy_sum1__1_i_63/CO[3]
                         net (fo=1, routed)           0.000    16.960    vga/xy_sum1__1_i_63_n_0
    SLICE_X64Y5          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.231 r  vga/xy_sum1__1_i_24/CO[0]
                         net (fo=27, routed)          0.732    17.963    vga/y_sum20_in[25]
    SLICE_X65Y5          LUT3 (Prop_lut3_I0_O)        0.373    18.336 r  vga/xy_sum1__1_i_250/O
                         net (fo=1, routed)           0.000    18.336    vga/xy_sum1__1_i_250_n_0
    SLICE_X65Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.886 r  vga/xy_sum1__1_i_194/CO[3]
                         net (fo=1, routed)           0.000    18.886    vga/xy_sum1__1_i_194_n_0
    SLICE_X65Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.000 r  vga/xy_sum1__1_i_128/CO[3]
                         net (fo=1, routed)           0.000    19.000    vga/xy_sum1__1_i_128_n_0
    SLICE_X65Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.114 r  vga/xy_sum1__1_i_68/CO[3]
                         net (fo=1, routed)           0.000    19.114    vga/xy_sum1__1_i_68_n_0
    SLICE_X65Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.271 r  vga/xy_sum1__1_i_26/CO[1]
                         net (fo=29, routed)          1.042    20.313    vga/y_sum20_in[24]
    SLICE_X61Y6          LUT3 (Prop_lut3_I0_O)        0.329    20.642 r  vga/xy_sum1__1_i_256/O
                         net (fo=1, routed)           0.000    20.642    vga/xy_sum1__1_i_256_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.174 r  vga/xy_sum1__1_i_199/CO[3]
                         net (fo=1, routed)           0.000    21.174    vga/xy_sum1__1_i_199_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.288 r  vga/xy_sum1__1_i_133/CO[3]
                         net (fo=1, routed)           0.000    21.288    vga/xy_sum1__1_i_133_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.402 r  vga/xy_sum1__1_i_70/CO[3]
                         net (fo=1, routed)           0.000    21.402    vga/xy_sum1__1_i_70_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.630 r  vga/xy_sum1__1_i_27/CO[2]
                         net (fo=31, routed)          0.789    22.419    vga/y_sum20_in[23]
    SLICE_X58Y6          LUT3 (Prop_lut3_I0_O)        0.313    22.732 r  vga/xy_sum1__1_i_261/O
                         net (fo=1, routed)           0.000    22.732    vga/xy_sum1__1_i_261_n_0
    SLICE_X58Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.245 r  vga/xy_sum1__1_i_204/CO[3]
                         net (fo=1, routed)           0.000    23.245    vga/xy_sum1__1_i_204_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.362 r  vga/xy_sum1__1_i_138/CO[3]
                         net (fo=1, routed)           0.000    23.362    vga/xy_sum1__1_i_138_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.479 r  vga/xy_sum1__1_i_73/CO[3]
                         net (fo=1, routed)           0.000    23.479    vga/xy_sum1__1_i_73_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.596 r  vga/xy_sum1__1_i_28/CO[3]
                         net (fo=33, routed)          1.250    24.846    vga/y_sum20_in[22]
    SLICE_X60Y3          LUT3 (Prop_lut3_I0_O)        0.124    24.970 r  vga/xy_sum1__1_i_299/O
                         net (fo=1, routed)           0.000    24.970    vga/xy_sum1__1_i_299_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.503 r  vga/xy_sum1__1_i_262/CO[3]
                         net (fo=1, routed)           0.000    25.503    vga/xy_sum1__1_i_262_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.620 r  vga/xy_sum1__1_i_209/CO[3]
                         net (fo=1, routed)           0.000    25.620    vga/xy_sum1__1_i_209_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.737 r  vga/xy_sum1__1_i_143/CO[3]
                         net (fo=1, routed)           0.000    25.737    vga/xy_sum1__1_i_143_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.854 r  vga/xy_sum1__1_i_77/CO[3]
                         net (fo=1, routed)           0.000    25.854    vga/xy_sum1__1_i_77_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    26.108 r  vga/xy_sum1__1_i_29/CO[0]
                         net (fo=35, routed)          0.929    27.037    vga/y_sum20_in[21]
    SLICE_X63Y5          LUT3 (Prop_lut3_I0_O)        0.367    27.404 r  vga/xy_sum1__1_i_305/O
                         net (fo=1, routed)           0.000    27.404    vga/xy_sum1__1_i_305_n_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.936 r  vga/xy_sum1__1_i_267/CO[3]
                         net (fo=1, routed)           0.000    27.936    vga/xy_sum1__1_i_267_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.050 r  vga/xy_sum1__1_i_214/CO[3]
                         net (fo=1, routed)           0.000    28.050    vga/xy_sum1__1_i_214_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.164 r  vga/xy_sum1__1_i_148/CO[3]
                         net (fo=1, routed)           0.000    28.164    vga/xy_sum1__1_i_148_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.278 r  vga/xy_sum1__1_i_82/CO[3]
                         net (fo=1, routed)           0.000    28.278    vga/xy_sum1__1_i_82_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.435 r  vga/xy_sum1__1_i_31/CO[1]
                         net (fo=37, routed)          0.991    29.426    vga/y_sum20_in[20]
    SLICE_X62Y4          LUT3 (Prop_lut3_I0_O)        0.329    29.755 r  vga/xy_sum1__1_i_309/O
                         net (fo=1, routed)           0.000    29.755    vga/xy_sum1__1_i_309_n_0
    SLICE_X62Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.288 r  vga/xy_sum1__1_i_272/CO[3]
                         net (fo=1, routed)           0.000    30.288    vga/xy_sum1__1_i_272_n_0
    SLICE_X62Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.405 r  vga/xy_sum1__1_i_219/CO[3]
                         net (fo=1, routed)           0.000    30.405    vga/xy_sum1__1_i_219_n_0
    SLICE_X62Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.522 r  vga/xy_sum1__1_i_153/CO[3]
                         net (fo=1, routed)           0.000    30.522    vga/xy_sum1__1_i_153_n_0
    SLICE_X62Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.639 r  vga/xy_sum1__1_i_84/CO[3]
                         net (fo=1, routed)           0.000    30.639    vga/xy_sum1__1_i_84_n_0
    SLICE_X62Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    30.868 r  vga/xy_sum1__1_i_32/CO[2]
                         net (fo=39, routed)          0.717    31.585    vga/y_sum20_in[19]
    SLICE_X64Y6          LUT3 (Prop_lut3_I0_O)        0.310    31.895 r  vga/xy_sum1__1_i_315/O
                         net (fo=1, routed)           0.000    31.895    vga/xy_sum1__1_i_315_n_0
    SLICE_X64Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.427 r  vga/xy_sum1__1_i_277/CO[3]
                         net (fo=1, routed)           0.000    32.427    vga/xy_sum1__1_i_277_n_0
    SLICE_X64Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.541 r  vga/xy_sum1__1_i_224/CO[3]
                         net (fo=1, routed)           0.000    32.541    vga/xy_sum1__1_i_224_n_0
    SLICE_X64Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.655 r  vga/xy_sum1__1_i_158/CO[3]
                         net (fo=1, routed)           0.000    32.655    vga/xy_sum1__1_i_158_n_0
    SLICE_X64Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.769 r  vga/xy_sum1__1_i_87/CO[3]
                         net (fo=1, routed)           0.000    32.769    vga/xy_sum1__1_i_87_n_0
    SLICE_X64Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.883 r  vga/xy_sum1__1_i_33/CO[3]
                         net (fo=41, routed)          1.222    34.105    vga/y_sum20_in[18]
    SLICE_X66Y4          LUT3 (Prop_lut3_I0_O)        0.124    34.229 r  vga/xy_sum1_i_468/O
                         net (fo=1, routed)           0.000    34.229    vga/xy_sum1_i_468_n_0
    SLICE_X66Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.762 r  vga/xy_sum1_i_375/CO[3]
                         net (fo=1, routed)           0.000    34.762    vga/xy_sum1_i_375_n_0
    SLICE_X66Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.879 r  vga/xy_sum1__1_i_282/CO[3]
                         net (fo=1, routed)           0.000    34.879    vga/xy_sum1__1_i_282_n_0
    SLICE_X66Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.996 r  vga/xy_sum1__1_i_229/CO[3]
                         net (fo=1, routed)           0.000    34.996    vga/xy_sum1__1_i_229_n_0
    SLICE_X66Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.113 r  vga/xy_sum1__1_i_163/CO[3]
                         net (fo=1, routed)           0.000    35.113    vga/xy_sum1__1_i_163_n_0
    SLICE_X66Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.230 r  vga/xy_sum1__1_i_91/CO[3]
                         net (fo=1, routed)           0.000    35.230    vga/xy_sum1__1_i_91_n_0
    SLICE_X66Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    35.484 r  vga/xy_sum1__1_i_34/CO[0]
                         net (fo=43, routed)          0.878    36.362    vga/y_sum20_in[17]
    SLICE_X67Y6          LUT3 (Prop_lut3_I0_O)        0.367    36.729 r  vga/xy_sum1_i_463/O
                         net (fo=1, routed)           0.000    36.729    vga/xy_sum1_i_463_n_0
    SLICE_X67Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.279 r  vga/xy_sum1_i_374/CO[3]
                         net (fo=1, routed)           0.000    37.279    vga/xy_sum1_i_374_n_0
    SLICE_X67Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.393 r  vga/xy_sum1_i_289/CO[3]
                         net (fo=1, routed)           0.000    37.393    vga/xy_sum1_i_289_n_0
    SLICE_X67Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.507 r  vga/xy_sum1_i_204/CO[3]
                         net (fo=1, routed)           0.000    37.507    vga/xy_sum1_i_204_n_0
    SLICE_X67Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.621 r  vga/xy_sum1_i_119/CO[3]
                         net (fo=1, routed)           0.000    37.621    vga/xy_sum1_i_119_n_0
    SLICE_X67Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.735 r  vga/xy_sum1_i_47/CO[3]
                         net (fo=1, routed)           0.000    37.735    vga/xy_sum1_i_47_n_0
    SLICE_X67Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.892 r  vga/xy_sum1_i_19/CO[1]
                         net (fo=45, routed)          0.856    38.748    vga/y_sum20_in[16]
    SLICE_X65Y9          LUT3 (Prop_lut3_I0_O)        0.329    39.077 r  vga/xy_sum1_i_474/O
                         net (fo=1, routed)           0.000    39.077    vga/xy_sum1_i_474_n_0
    SLICE_X65Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.609 r  vga/xy_sum1_i_380/CO[3]
                         net (fo=1, routed)           0.000    39.609    vga/xy_sum1_i_380_n_0
    SLICE_X65Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.723 r  vga/xy_sum1_i_294/CO[3]
                         net (fo=1, routed)           0.000    39.723    vga/xy_sum1_i_294_n_0
    SLICE_X65Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.837 r  vga/xy_sum1_i_209/CO[3]
                         net (fo=1, routed)           0.000    39.837    vga/xy_sum1_i_209_n_0
    SLICE_X65Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.951 r  vga/xy_sum1_i_124/CO[3]
                         net (fo=1, routed)           0.000    39.951    vga/xy_sum1_i_124_n_0
    SLICE_X65Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.065 r  vga/xy_sum1_i_49/CO[3]
                         net (fo=1, routed)           0.000    40.065    vga/xy_sum1_i_49_n_0
    SLICE_X65Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    40.293 r  vga/xy_sum1_i_20/CO[2]
                         net (fo=47, routed)          0.798    41.090    vga/y_sum20_in[15]
    SLICE_X64Y12         LUT3 (Prop_lut3_I0_O)        0.313    41.403 r  vga/xy_sum1_i_479/O
                         net (fo=1, routed)           0.000    41.403    vga/xy_sum1_i_479_n_0
    SLICE_X64Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    41.935 r  vga/xy_sum1_i_385/CO[3]
                         net (fo=1, routed)           0.000    41.935    vga/xy_sum1_i_385_n_0
    SLICE_X64Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.049 r  vga/xy_sum1_i_299/CO[3]
                         net (fo=1, routed)           0.000    42.049    vga/xy_sum1_i_299_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.163 r  vga/xy_sum1_i_214/CO[3]
                         net (fo=1, routed)           0.000    42.163    vga/xy_sum1_i_214_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.277 r  vga/xy_sum1_i_129/CO[3]
                         net (fo=1, routed)           0.000    42.277    vga/xy_sum1_i_129_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.391 r  vga/xy_sum1_i_52/CO[3]
                         net (fo=1, routed)           0.000    42.391    vga/xy_sum1_i_52_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.505 r  vga/xy_sum1_i_21/CO[3]
                         net (fo=49, routed)          1.070    43.575    vga/y_sum20_in[14]
    SLICE_X65Y15         LUT3 (Prop_lut3_I0_O)        0.124    43.699 r  vga/xy_sum1_i_559/O
                         net (fo=1, routed)           0.000    43.699    vga/xy_sum1_i_559_n_0
    SLICE_X65Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    44.231 r  vga/xy_sum1_i_480/CO[3]
                         net (fo=1, routed)           0.000    44.231    vga/xy_sum1_i_480_n_0
    SLICE_X65Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.345 r  vga/xy_sum1_i_390/CO[3]
                         net (fo=1, routed)           0.000    44.345    vga/xy_sum1_i_390_n_0
    SLICE_X65Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.459 r  vga/xy_sum1_i_304/CO[3]
                         net (fo=1, routed)           0.000    44.459    vga/xy_sum1_i_304_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.573 r  vga/xy_sum1_i_219/CO[3]
                         net (fo=1, routed)           0.000    44.573    vga/xy_sum1_i_219_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.687 r  vga/xy_sum1_i_134/CO[3]
                         net (fo=1, routed)           0.000    44.687    vga/xy_sum1_i_134_n_0
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.801 r  vga/xy_sum1_i_56/CO[3]
                         net (fo=1, routed)           0.000    44.801    vga/xy_sum1_i_56_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.072 r  vga/xy_sum1_i_22/CO[0]
                         net (fo=51, routed)          0.556    45.629    vga/y_sum20_in[13]
    SLICE_X65Y22         LUT3 (Prop_lut3_I0_O)        0.373    46.002 r  vga/xy_sum1_i_563/O
                         net (fo=1, routed)           0.000    46.002    vga/xy_sum1_i_563_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.552 r  vga/xy_sum1_i_485/CO[3]
                         net (fo=1, routed)           0.000    46.552    vga/xy_sum1_i_485_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.666 r  vga/xy_sum1_i_395/CO[3]
                         net (fo=1, routed)           0.000    46.666    vga/xy_sum1_i_395_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.780 r  vga/xy_sum1_i_309/CO[3]
                         net (fo=1, routed)           0.009    46.789    vga/xy_sum1_i_309_n_0
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.903 r  vga/xy_sum1_i_224/CO[3]
                         net (fo=1, routed)           0.000    46.903    vga/xy_sum1_i_224_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.017 r  vga/xy_sum1_i_139/CO[3]
                         net (fo=1, routed)           0.000    47.017    vga/xy_sum1_i_139_n_0
    SLICE_X65Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.131 r  vga/xy_sum1_i_61/CO[3]
                         net (fo=1, routed)           0.000    47.131    vga/xy_sum1_i_61_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.288 r  vga/xy_sum1_i_24/CO[1]
                         net (fo=53, routed)          0.942    48.230    vga/y_sum20_in[12]
    SLICE_X67Y24         LUT3 (Prop_lut3_I0_O)        0.329    48.559 r  vga/xy_sum1_i_569/O
                         net (fo=1, routed)           0.000    48.559    vga/xy_sum1_i_569_n_0
    SLICE_X67Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    49.091 r  vga/xy_sum1_i_490/CO[3]
                         net (fo=1, routed)           0.009    49.100    vga/xy_sum1_i_490_n_0
    SLICE_X67Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.214 r  vga/xy_sum1_i_400/CO[3]
                         net (fo=1, routed)           0.000    49.214    vga/xy_sum1_i_400_n_0
    SLICE_X67Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.328 r  vga/xy_sum1_i_314/CO[3]
                         net (fo=1, routed)           0.000    49.328    vga/xy_sum1_i_314_n_0
    SLICE_X67Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.442 r  vga/xy_sum1_i_229/CO[3]
                         net (fo=1, routed)           0.000    49.442    vga/xy_sum1_i_229_n_0
    SLICE_X67Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.556 r  vga/xy_sum1_i_144/CO[3]
                         net (fo=1, routed)           0.000    49.556    vga/xy_sum1_i_144_n_0
    SLICE_X67Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.670 r  vga/xy_sum1_i_63/CO[3]
                         net (fo=1, routed)           0.000    49.670    vga/xy_sum1_i_63_n_0
    SLICE_X67Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    49.898 r  vga/xy_sum1_i_25/CO[2]
                         net (fo=55, routed)          0.752    50.650    vga/y_sum20_in[11]
    SLICE_X68Y27         LUT3 (Prop_lut3_I0_O)        0.313    50.963 r  vga/xy_sum1_i_573/O
                         net (fo=1, routed)           0.000    50.963    vga/xy_sum1_i_573_n_0
    SLICE_X68Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.513 r  vga/xy_sum1_i_495/CO[3]
                         net (fo=1, routed)           0.000    51.513    vga/xy_sum1_i_495_n_0
    SLICE_X68Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.627 r  vga/xy_sum1_i_405/CO[3]
                         net (fo=1, routed)           0.000    51.627    vga/xy_sum1_i_405_n_0
    SLICE_X68Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.741 r  vga/xy_sum1_i_319/CO[3]
                         net (fo=1, routed)           0.000    51.741    vga/xy_sum1_i_319_n_0
    SLICE_X68Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.855 r  vga/xy_sum1_i_234/CO[3]
                         net (fo=1, routed)           0.000    51.855    vga/xy_sum1_i_234_n_0
    SLICE_X68Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.969 r  vga/xy_sum1_i_149/CO[3]
                         net (fo=1, routed)           0.000    51.969    vga/xy_sum1_i_149_n_0
    SLICE_X68Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.083 r  vga/xy_sum1_i_66/CO[3]
                         net (fo=1, routed)           0.000    52.083    vga/xy_sum1_i_66_n_0
    SLICE_X68Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.197 r  vga/xy_sum1_i_26/CO[3]
                         net (fo=57, routed)          1.140    53.337    vga/y_sum20_in[10]
    SLICE_X69Y30         LUT3 (Prop_lut3_I0_O)        0.124    53.461 r  vga/xy_sum1_i_637/O
                         net (fo=1, routed)           0.000    53.461    vga/xy_sum1_i_637_n_0
    SLICE_X69Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    53.993 r  vga/xy_sum1_i_575/CO[3]
                         net (fo=1, routed)           0.000    53.993    vga/xy_sum1_i_575_n_0
    SLICE_X69Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.107 r  vga/xy_sum1_i_500/CO[3]
                         net (fo=1, routed)           0.000    54.107    vga/xy_sum1_i_500_n_0
    SLICE_X69Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.221 r  vga/xy_sum1_i_410/CO[3]
                         net (fo=1, routed)           0.000    54.221    vga/xy_sum1_i_410_n_0
    SLICE_X69Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.335 r  vga/xy_sum1_i_324/CO[3]
                         net (fo=1, routed)           0.000    54.335    vga/xy_sum1_i_324_n_0
    SLICE_X69Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.449 r  vga/xy_sum1_i_239/CO[3]
                         net (fo=1, routed)           0.000    54.449    vga/xy_sum1_i_239_n_0
    SLICE_X69Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.563 r  vga/xy_sum1_i_154/CO[3]
                         net (fo=1, routed)           0.000    54.563    vga/xy_sum1_i_154_n_0
    SLICE_X69Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.677 r  vga/xy_sum1_i_70/CO[3]
                         net (fo=1, routed)           0.000    54.677    vga/xy_sum1_i_70_n_0
    SLICE_X69Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    54.948 r  vga/xy_sum1_i_27/CO[0]
                         net (fo=59, routed)          0.686    55.634    vga/y_sum20_in[9]
    SLICE_X70Y36         LUT3 (Prop_lut3_I0_O)        0.373    56.007 r  vga/xy_sum1_i_642/O
                         net (fo=1, routed)           0.000    56.007    vga/xy_sum1_i_642_n_0
    SLICE_X70Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    56.520 r  vga/xy_sum1_i_580/CO[3]
                         net (fo=1, routed)           0.000    56.520    vga/xy_sum1_i_580_n_0
    SLICE_X70Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.637 r  vga/xy_sum1_i_505/CO[3]
                         net (fo=1, routed)           0.000    56.637    vga/xy_sum1_i_505_n_0
    SLICE_X70Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.754 r  vga/xy_sum1_i_415/CO[3]
                         net (fo=1, routed)           0.000    56.754    vga/xy_sum1_i_415_n_0
    SLICE_X70Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.871 r  vga/xy_sum1_i_329/CO[3]
                         net (fo=1, routed)           0.000    56.871    vga/xy_sum1_i_329_n_0
    SLICE_X70Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.988 r  vga/xy_sum1_i_244/CO[3]
                         net (fo=1, routed)           0.000    56.988    vga/xy_sum1_i_244_n_0
    SLICE_X70Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.105 r  vga/xy_sum1_i_159/CO[3]
                         net (fo=1, routed)           0.000    57.105    vga/xy_sum1_i_159_n_0
    SLICE_X70Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.222 r  vga/xy_sum1_i_75/CO[3]
                         net (fo=1, routed)           0.000    57.222    vga/xy_sum1_i_75_n_0
    SLICE_X70Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.379 r  vga/xy_sum1_i_29/CO[1]
                         net (fo=61, routed)          0.967    58.346    vga/y_sum20_in[8]
    SLICE_X73Y38         LUT3 (Prop_lut3_I0_O)        0.332    58.678 r  vga/xy_sum1_i_646/O
                         net (fo=1, routed)           0.000    58.678    vga/xy_sum1_i_646_n_0
    SLICE_X73Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.228 r  vga/xy_sum1_i_585/CO[3]
                         net (fo=1, routed)           0.000    59.228    vga/xy_sum1_i_585_n_0
    SLICE_X73Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.342 r  vga/xy_sum1_i_510/CO[3]
                         net (fo=1, routed)           0.000    59.342    vga/xy_sum1_i_510_n_0
    SLICE_X73Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.456 r  vga/xy_sum1_i_420/CO[3]
                         net (fo=1, routed)           0.000    59.456    vga/xy_sum1_i_420_n_0
    SLICE_X73Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.570 r  vga/xy_sum1_i_334/CO[3]
                         net (fo=1, routed)           0.000    59.570    vga/xy_sum1_i_334_n_0
    SLICE_X73Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.684 r  vga/xy_sum1_i_249/CO[3]
                         net (fo=1, routed)           0.000    59.684    vga/xy_sum1_i_249_n_0
    SLICE_X73Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.798 r  vga/xy_sum1_i_164/CO[3]
                         net (fo=1, routed)           0.000    59.798    vga/xy_sum1_i_164_n_0
    SLICE_X73Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.912 r  vga/xy_sum1_i_77/CO[3]
                         net (fo=1, routed)           0.000    59.912    vga/xy_sum1_i_77_n_0
    SLICE_X73Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    60.140 r  vga/xy_sum1_i_30/CO[2]
                         net (fo=63, routed)          0.800    60.940    vga/y_sum20_in[7]
    SLICE_X74Y41         LUT3 (Prop_lut3_I0_O)        0.313    61.253 r  vga/xy_sum1_i_651/O
                         net (fo=1, routed)           0.000    61.253    vga/xy_sum1_i_651_n_0
    SLICE_X74Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.786 r  vga/xy_sum1_i_590/CO[3]
                         net (fo=1, routed)           0.000    61.786    vga/xy_sum1_i_590_n_0
    SLICE_X74Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.903 r  vga/xy_sum1_i_515/CO[3]
                         net (fo=1, routed)           0.000    61.903    vga/xy_sum1_i_515_n_0
    SLICE_X74Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.020 r  vga/xy_sum1_i_425/CO[3]
                         net (fo=1, routed)           0.000    62.020    vga/xy_sum1_i_425_n_0
    SLICE_X74Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.137 r  vga/xy_sum1_i_339/CO[3]
                         net (fo=1, routed)           0.000    62.137    vga/xy_sum1_i_339_n_0
    SLICE_X74Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.254 r  vga/xy_sum1_i_254/CO[3]
                         net (fo=1, routed)           0.000    62.254    vga/xy_sum1_i_254_n_0
    SLICE_X74Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.371 r  vga/xy_sum1_i_169/CO[3]
                         net (fo=1, routed)           0.000    62.371    vga/xy_sum1_i_169_n_0
    SLICE_X74Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.488 r  vga/xy_sum1_i_80/CO[3]
                         net (fo=1, routed)           0.000    62.488    vga/xy_sum1_i_80_n_0
    SLICE_X74Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.605 r  vga/xy_sum1_i_31/CO[3]
                         net (fo=65, routed)          1.029    63.634    vga/y_sum20_in[6]
    SLICE_X73Y46         LUT3 (Prop_lut3_I0_O)        0.124    63.758 r  vga/xy_sum1_i_657/O
                         net (fo=1, routed)           0.000    63.758    vga/xy_sum1_i_657_n_0
    SLICE_X73Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    64.290 r  vga/xy_sum1_i_595/CO[3]
                         net (fo=1, routed)           0.000    64.290    vga/xy_sum1_i_595_n_0
    SLICE_X73Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.404 r  vga/xy_sum1_i_520/CO[3]
                         net (fo=1, routed)           0.000    64.404    vga/xy_sum1_i_520_n_0
    SLICE_X73Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.518 r  vga/xy_sum1_i_430/CO[3]
                         net (fo=1, routed)           0.000    64.518    vga/xy_sum1_i_430_n_0
    SLICE_X73Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.632 r  vga/xy_sum1_i_344/CO[3]
                         net (fo=1, routed)           0.001    64.633    vga/xy_sum1_i_344_n_0
    SLICE_X73Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.747 r  vga/xy_sum1_i_259/CO[3]
                         net (fo=1, routed)           0.000    64.747    vga/xy_sum1_i_259_n_0
    SLICE_X73Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.861 r  vga/xy_sum1_i_174/CO[3]
                         net (fo=1, routed)           0.000    64.861    vga/xy_sum1_i_174_n_0
    SLICE_X73Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.975 r  vga/xy_sum1_i_84/CO[3]
                         net (fo=1, routed)           0.000    64.975    vga/xy_sum1_i_84_n_0
    SLICE_X73Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.089 r  vga/xy_sum1_i_32/CO[3]
                         net (fo=65, routed)          1.258    66.347    vga/y_sum20_in[5]
    SLICE_X72Y49         LUT3 (Prop_lut3_I0_O)        0.124    66.471 r  vga/xy_sum1_i_662/O
                         net (fo=1, routed)           0.000    66.471    vga/xy_sum1_i_662_n_0
    SLICE_X72Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    67.003 r  vga/xy_sum1_i_600/CO[3]
                         net (fo=1, routed)           0.001    67.004    vga/xy_sum1_i_600_n_0
    SLICE_X72Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.118 r  vga/xy_sum1_i_525/CO[3]
                         net (fo=1, routed)           0.000    67.118    vga/xy_sum1_i_525_n_0
    SLICE_X72Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.232 r  vga/xy_sum1_i_435/CO[3]
                         net (fo=1, routed)           0.000    67.232    vga/xy_sum1_i_435_n_0
    SLICE_X72Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.346 r  vga/xy_sum1_i_349/CO[3]
                         net (fo=1, routed)           0.000    67.346    vga/xy_sum1_i_349_n_0
    SLICE_X72Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.460 r  vga/xy_sum1_i_264/CO[3]
                         net (fo=1, routed)           0.000    67.460    vga/xy_sum1_i_264_n_0
    SLICE_X72Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.574 r  vga/xy_sum1_i_179/CO[3]
                         net (fo=1, routed)           0.000    67.574    vga/xy_sum1_i_179_n_0
    SLICE_X72Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.688 r  vga/xy_sum1_i_94/CO[3]
                         net (fo=1, routed)           0.000    67.688    vga/xy_sum1_i_94_n_0
    SLICE_X72Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.802 r  vga/xy_sum1_i_34/CO[3]
                         net (fo=65, routed)          1.379    69.181    vga/y_sum20_in[4]
    SLICE_X71Y51         LUT3 (Prop_lut3_I0_O)        0.124    69.305 r  vga/xy_sum1_i_667/O
                         net (fo=1, routed)           0.000    69.305    vga/xy_sum1_i_667_n_0
    SLICE_X71Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    69.837 r  vga/xy_sum1_i_605/CO[3]
                         net (fo=1, routed)           0.000    69.837    vga/xy_sum1_i_605_n_0
    SLICE_X71Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.951 r  vga/xy_sum1_i_530/CO[3]
                         net (fo=1, routed)           0.000    69.951    vga/xy_sum1_i_530_n_0
    SLICE_X71Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.065 r  vga/xy_sum1_i_440/CO[3]
                         net (fo=1, routed)           0.000    70.065    vga/xy_sum1_i_440_n_0
    SLICE_X71Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.179 r  vga/xy_sum1_i_354/CO[3]
                         net (fo=1, routed)           0.000    70.179    vga/xy_sum1_i_354_n_0
    SLICE_X71Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.293 r  vga/xy_sum1_i_269/CO[3]
                         net (fo=1, routed)           0.000    70.293    vga/xy_sum1_i_269_n_0
    SLICE_X71Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.407 r  vga/xy_sum1_i_184/CO[3]
                         net (fo=1, routed)           0.000    70.407    vga/xy_sum1_i_184_n_0
    SLICE_X71Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.521 r  vga/xy_sum1_i_99/CO[3]
                         net (fo=1, routed)           0.000    70.521    vga/xy_sum1_i_99_n_0
    SLICE_X71Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.635 r  vga/xy_sum1_i_35/CO[3]
                         net (fo=65, routed)          1.208    71.843    vga/y_sum20_in[3]
    SLICE_X70Y55         LUT3 (Prop_lut3_I0_O)        0.124    71.967 r  vga/xy_sum1_i_672/O
                         net (fo=1, routed)           0.000    71.967    vga/xy_sum1_i_672_n_0
    SLICE_X70Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    72.480 r  vga/xy_sum1_i_610/CO[3]
                         net (fo=1, routed)           0.000    72.480    vga/xy_sum1_i_610_n_0
    SLICE_X70Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.597 r  vga/xy_sum1_i_535/CO[3]
                         net (fo=1, routed)           0.000    72.597    vga/xy_sum1_i_535_n_0
    SLICE_X70Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.714 r  vga/xy_sum1_i_445/CO[3]
                         net (fo=1, routed)           0.000    72.714    vga/xy_sum1_i_445_n_0
    SLICE_X70Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.831 r  vga/xy_sum1_i_359/CO[3]
                         net (fo=1, routed)           0.000    72.831    vga/xy_sum1_i_359_n_0
    SLICE_X70Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.948 r  vga/xy_sum1_i_274/CO[3]
                         net (fo=1, routed)           0.000    72.948    vga/xy_sum1_i_274_n_0
    SLICE_X70Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.065 r  vga/xy_sum1_i_189/CO[3]
                         net (fo=1, routed)           0.000    73.065    vga/xy_sum1_i_189_n_0
    SLICE_X70Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.182 r  vga/xy_sum1_i_104/CO[3]
                         net (fo=1, routed)           0.000    73.182    vga/xy_sum1_i_104_n_0
    SLICE_X70Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.299 r  vga/xy_sum1_i_36/CO[3]
                         net (fo=65, routed)          1.126    74.425    vga/y_sum20_in[2]
    SLICE_X69Y59         LUT3 (Prop_lut3_I0_O)        0.124    74.549 r  vga/xy_sum1_i_628/O
                         net (fo=1, routed)           0.000    74.549    vga/xy_sum1_i_628_n_0
    SLICE_X69Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    75.081 r  vga/xy_sum1_i_546/CO[3]
                         net (fo=1, routed)           0.000    75.081    vga/xy_sum1_i_546_n_0
    SLICE_X69Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.195 r  vga/xy_sum1_i_540/CO[3]
                         net (fo=1, routed)           0.000    75.195    vga/xy_sum1_i_540_n_0
    SLICE_X69Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.309 r  vga/xy_sum1_i_450/CO[3]
                         net (fo=1, routed)           0.000    75.309    vga/xy_sum1_i_450_n_0
    SLICE_X69Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.423 r  vga/xy_sum1_i_364/CO[3]
                         net (fo=1, routed)           0.000    75.423    vga/xy_sum1_i_364_n_0
    SLICE_X69Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.537 r  vga/xy_sum1_i_279/CO[3]
                         net (fo=1, routed)           0.000    75.537    vga/xy_sum1_i_279_n_0
    SLICE_X69Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.651 r  vga/xy_sum1_i_194/CO[3]
                         net (fo=1, routed)           0.000    75.651    vga/xy_sum1_i_194_n_0
    SLICE_X69Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.765 r  vga/xy_sum1_i_109/CO[3]
                         net (fo=1, routed)           0.000    75.765    vga/xy_sum1_i_109_n_0
    SLICE_X69Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.879 r  vga/xy_sum1_i_37/CO[3]
                         net (fo=63, routed)          1.525    77.404    vga/y_sum20_in[1]
    SLICE_X72Y59         LUT3 (Prop_lut3_I0_O)        0.124    77.528 r  vga/xy_sum1_i_623/O
                         net (fo=1, routed)           0.000    77.528    vga/xy_sum1_i_623_n_0
    SLICE_X72Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    78.060 r  vga/xy_sum1_i_545/CO[3]
                         net (fo=1, routed)           0.000    78.060    vga/xy_sum1_i_545_n_0
    SLICE_X72Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.174 r  vga/xy_sum1_i_455/CO[3]
                         net (fo=1, routed)           0.000    78.174    vga/xy_sum1_i_455_n_0
    SLICE_X72Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.288 r  vga/xy_sum1_i_369/CO[3]
                         net (fo=1, routed)           0.000    78.288    vga/xy_sum1_i_369_n_0
    SLICE_X72Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.402 r  vga/xy_sum1_i_284/CO[3]
                         net (fo=1, routed)           0.000    78.402    vga/xy_sum1_i_284_n_0
    SLICE_X72Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.516 r  vga/xy_sum1_i_199/CO[3]
                         net (fo=1, routed)           0.000    78.516    vga/xy_sum1_i_199_n_0
    SLICE_X72Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.630 r  vga/xy_sum1_i_114/CO[3]
                         net (fo=1, routed)           0.000    78.630    vga/xy_sum1_i_114_n_0
    SLICE_X72Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.744 r  vga/xy_sum1_i_38/CO[3]
                         net (fo=1, routed)           0.000    78.744    vga/xy_sum1_i_38_n_0
    SLICE_X72Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.858 f  vga/xy_sum1_i_17/CO[3]
                         net (fo=6, routed)           1.212    80.070    vga/vgaposcontrol/y_sum20_in[0]
    SLICE_X68Y60         LUT1 (Prop_lut1_I0_O)        0.124    80.194 r  vga/vgaposcontrol/xy_sum1_i_89/O
                         net (fo=1, routed)           0.324    80.518    vga/vgaposcontrol/xy_sum1_i_89_n_0
    SLICE_X71Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    81.098 r  vga/vgaposcontrol/xy_sum1_i_33/CO[3]
                         net (fo=1, routed)           0.000    81.098    vga/vgaposcontrol/xy_sum1_i_33_n_0
    SLICE_X71Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.212 r  vga/vgaposcontrol/xy_sum1_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.212    vga/vgaposcontrol/xy_sum1_i_28_n_0
    SLICE_X71Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.326 r  vga/vgaposcontrol/xy_sum1_i_23/CO[3]
                         net (fo=1, routed)           0.000    81.326    vga/vgaposcontrol/xy_sum1_i_23_n_0
    SLICE_X71Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    81.660 r  vga/vgaposcontrol/xy_sum1_i_18/O[1]
                         net (fo=3, routed)           0.546    82.206    vga/vgaposcontrol/y_sum2[14]
    SLICE_X75Y63         LUT3 (Prop_lut3_I0_O)        0.303    82.509 r  vga/vgaposcontrol/xy_sum1_i_3/O
                         net (fo=2, routed)           0.569    83.077    vga/in[14]
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    86.928 r  vga/xy_sum1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    86.930    vga/xy_sum1__0_n_106
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    88.448 r  vga/xy_sum1__1/P[1]
                         net (fo=2, routed)           1.120    89.568    vga/xy_sum1__1_n_104
    SLICE_X77Y59         LUT2 (Prop_lut2_I0_O)        0.124    89.692 r  vga/xy_sum[19]_i_8/O
                         net (fo=1, routed)           0.000    89.692    vga/xy_sum[19]_i_8_n_0
    SLICE_X77Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    90.090 r  vga/xy_sum_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    90.090    vga/xy_sum_reg[19]_i_6_n_0
    SLICE_X77Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    90.424 r  vga/xy_sum_reg[23]_i_6/O[1]
                         net (fo=1, routed)           0.927    91.351    vga/xy_sum_reg[23]_i_6_n_6
    SLICE_X70Y51         LUT2 (Prop_lut2_I1_O)        0.303    91.654 r  vga/xy_sum[23]_i_4/O
                         net (fo=1, routed)           0.000    91.654    vga/xy_sum[23]_i_4_n_0
    SLICE_X70Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.187 r  vga/xy_sum_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    92.187    vga/xy_sum_reg[23]_i_1_n_0
    SLICE_X70Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.304 r  vga/xy_sum_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    92.304    vga/xy_sum_reg[27]_i_1_n_0
    SLICE_X70Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    92.536 r  vga/xy_sum_reg[31]_i_1/O[0]
                         net (fo=3, routed)           1.168    93.703    vga/xy_sum_reg[31]_i_1_n_7
    DSP48_X1Y19          DSP48E1                                      r  vga/b_up2__1/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    41.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.683    43.350    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    39.656 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    41.579    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.670 r  div/inst/clkout1_buf/O
                         net (fo=279, routed)         1.758    43.427    vga/clk_out1
    DSP48_X1Y19          DSP48E1                                      r  vga/b_up2__1/CLK
                         clock pessimism              0.087    43.515    
                         clock uncertainty           -0.095    43.420    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.621    42.799    vga/b_up2__1
  -------------------------------------------------------------------
                         required time                         42.799    
                         arrival time                         -93.703    
  -------------------------------------------------------------------
                         slack                                -50.904    

Slack (VIOLATED) :        -50.899ns  (required time - arrival time)
  Source:                 vga/vgaposcontrol/y_poi_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            vga/b_up2__1/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        91.878ns  (logic 54.665ns (59.497%)  route 37.214ns (40.503%))
  Logic Levels:           235  (CARRY4=196 DSP48E1=2 LUT1=2 LUT2=3 LUT3=32)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.761ns = ( 43.427 - 41.667 ) 
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.809     1.809    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  div/inst/clkout1_buf/O
                         net (fo=279, routed)         1.805     1.807    vga/vgaposcontrol/clk_out1
    SLICE_X64Y0          FDRE                                         r  vga/vgaposcontrol/y_poi_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y0          FDRE (Prop_fdre_C_Q)         0.456     2.263 f  vga/vgaposcontrol/y_poi_reg[0]/Q
                         net (fo=14, routed)          0.345     2.609    vga/vgaposcontrol/y_poi[0]
    SLICE_X63Y0          LUT1 (Prop_lut1_I0_O)        0.124     2.733 r  vga/vgaposcontrol/red3__0_i_4/O
                         net (fo=6, routed)           0.346     3.079    vga/vgaposcontrol/A[0]
    SLICE_X62Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.674 r  vga/vgaposcontrol/xy_sum1__1_i_287/CO[3]
                         net (fo=1, routed)           0.000     3.674    vga/vgaposcontrol/xy_sum1__1_i_287_n_0
    SLICE_X62Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.791 r  vga/vgaposcontrol/xy_sum1__1_i_234/CO[3]
                         net (fo=1, routed)           0.000     3.791    vga/vgaposcontrol/xy_sum1__1_i_234_n_0
    SLICE_X62Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.908 r  vga/vgaposcontrol/xy_sum1__1_i_168/CO[3]
                         net (fo=40, routed)          1.056     4.963    vga/vgaposcontrol/xy_sum1__1[0]
    SLICE_X59Y0          LUT2 (Prop_lut2_I0_O)        0.124     5.087 r  vga/vgaposcontrol/xy_sum1__1_i_98/O
                         net (fo=1, routed)           0.000     5.087    vga/vgaposcontrol_n_358
    SLICE_X59Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.619 r  vga/xy_sum1__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.619    vga/xy_sum1__1_i_38_n_0
    SLICE_X59Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.733 r  vga/xy_sum1__1_i_17/CO[3]
                         net (fo=15, routed)          0.974     6.707    vga/y_sum20_in[31]
    SLICE_X58Y0          LUT3 (Prop_lut3_I0_O)        0.124     6.831 r  vga/xy_sum1__1_i_102/O
                         net (fo=1, routed)           0.000     6.831    vga/xy_sum1__1_i_102_n_0
    SLICE_X58Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.344 r  vga/xy_sum1__1_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.344    vga/xy_sum1__1_i_45_n_0
    SLICE_X58Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.461 r  vga/xy_sum1__1_i_18/CO[3]
                         net (fo=17, routed)          0.931     8.392    vga/y_sum20_in[30]
    SLICE_X57Y1          LUT3 (Prop_lut3_I0_O)        0.124     8.516 r  vga/xy_sum1__1_i_172/O
                         net (fo=1, routed)           0.000     8.516    vga/xy_sum1__1_i_172_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.066 r  vga/xy_sum1__1_i_103/CO[3]
                         net (fo=1, routed)           0.000     9.066    vga/xy_sum1__1_i_103_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.180 r  vga/xy_sum1__1_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.180    vga/xy_sum1__1_i_49_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.451 r  vga/xy_sum1__1_i_19/CO[0]
                         net (fo=19, routed)          0.637    10.089    vga/y_sum20_in[29]
    SLICE_X58Y3          LUT3 (Prop_lut3_I0_O)        0.373    10.462 r  vga/xy_sum1__1_i_178/O
                         net (fo=1, routed)           0.000    10.462    vga/xy_sum1__1_i_178_n_0
    SLICE_X58Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.975 r  vga/xy_sum1__1_i_108/CO[3]
                         net (fo=1, routed)           0.000    10.975    vga/xy_sum1__1_i_108_n_0
    SLICE_X58Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.092 r  vga/xy_sum1__1_i_54/CO[3]
                         net (fo=1, routed)           0.000    11.092    vga/xy_sum1__1_i_54_n_0
    SLICE_X58Y5          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.249 r  vga/xy_sum1__1_i_21/CO[1]
                         net (fo=21, routed)          0.774    12.022    vga/y_sum20_in[28]
    SLICE_X61Y2          LUT3 (Prop_lut3_I0_O)        0.332    12.354 r  vga/xy_sum1__1_i_183/O
                         net (fo=1, routed)           0.000    12.354    vga/xy_sum1__1_i_183_n_0
    SLICE_X61Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.886 r  vga/xy_sum1__1_i_113/CO[3]
                         net (fo=1, routed)           0.000    12.886    vga/xy_sum1__1_i_113_n_0
    SLICE_X61Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.000 r  vga/xy_sum1__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.000    vga/xy_sum1__1_i_56_n_0
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.228 r  vga/xy_sum1__1_i_22/CO[2]
                         net (fo=23, routed)          0.751    13.980    vga/y_sum20_in[27]
    SLICE_X63Y1          LUT3 (Prop_lut3_I0_O)        0.313    14.293 r  vga/xy_sum1__1_i_187/O
                         net (fo=1, routed)           0.000    14.293    vga/xy_sum1__1_i_187_n_0
    SLICE_X63Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.843 r  vga/xy_sum1__1_i_118/CO[3]
                         net (fo=1, routed)           0.000    14.843    vga/xy_sum1__1_i_118_n_0
    SLICE_X63Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.957 r  vga/xy_sum1__1_i_59/CO[3]
                         net (fo=1, routed)           0.000    14.957    vga/xy_sum1__1_i_59_n_0
    SLICE_X63Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.071 r  vga/xy_sum1__1_i_23/CO[3]
                         net (fo=25, routed)          0.987    16.058    vga/y_sum20_in[26]
    SLICE_X64Y2          LUT3 (Prop_lut3_I0_O)        0.124    16.182 r  vga/xy_sum1__1_i_245/O
                         net (fo=1, routed)           0.000    16.182    vga/xy_sum1__1_i_245_n_0
    SLICE_X64Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.732 r  vga/xy_sum1__1_i_189/CO[3]
                         net (fo=1, routed)           0.000    16.732    vga/xy_sum1__1_i_189_n_0
    SLICE_X64Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.846 r  vga/xy_sum1__1_i_123/CO[3]
                         net (fo=1, routed)           0.000    16.846    vga/xy_sum1__1_i_123_n_0
    SLICE_X64Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.960 r  vga/xy_sum1__1_i_63/CO[3]
                         net (fo=1, routed)           0.000    16.960    vga/xy_sum1__1_i_63_n_0
    SLICE_X64Y5          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.231 r  vga/xy_sum1__1_i_24/CO[0]
                         net (fo=27, routed)          0.732    17.963    vga/y_sum20_in[25]
    SLICE_X65Y5          LUT3 (Prop_lut3_I0_O)        0.373    18.336 r  vga/xy_sum1__1_i_250/O
                         net (fo=1, routed)           0.000    18.336    vga/xy_sum1__1_i_250_n_0
    SLICE_X65Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.886 r  vga/xy_sum1__1_i_194/CO[3]
                         net (fo=1, routed)           0.000    18.886    vga/xy_sum1__1_i_194_n_0
    SLICE_X65Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.000 r  vga/xy_sum1__1_i_128/CO[3]
                         net (fo=1, routed)           0.000    19.000    vga/xy_sum1__1_i_128_n_0
    SLICE_X65Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.114 r  vga/xy_sum1__1_i_68/CO[3]
                         net (fo=1, routed)           0.000    19.114    vga/xy_sum1__1_i_68_n_0
    SLICE_X65Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.271 r  vga/xy_sum1__1_i_26/CO[1]
                         net (fo=29, routed)          1.042    20.313    vga/y_sum20_in[24]
    SLICE_X61Y6          LUT3 (Prop_lut3_I0_O)        0.329    20.642 r  vga/xy_sum1__1_i_256/O
                         net (fo=1, routed)           0.000    20.642    vga/xy_sum1__1_i_256_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.174 r  vga/xy_sum1__1_i_199/CO[3]
                         net (fo=1, routed)           0.000    21.174    vga/xy_sum1__1_i_199_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.288 r  vga/xy_sum1__1_i_133/CO[3]
                         net (fo=1, routed)           0.000    21.288    vga/xy_sum1__1_i_133_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.402 r  vga/xy_sum1__1_i_70/CO[3]
                         net (fo=1, routed)           0.000    21.402    vga/xy_sum1__1_i_70_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.630 r  vga/xy_sum1__1_i_27/CO[2]
                         net (fo=31, routed)          0.789    22.419    vga/y_sum20_in[23]
    SLICE_X58Y6          LUT3 (Prop_lut3_I0_O)        0.313    22.732 r  vga/xy_sum1__1_i_261/O
                         net (fo=1, routed)           0.000    22.732    vga/xy_sum1__1_i_261_n_0
    SLICE_X58Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.245 r  vga/xy_sum1__1_i_204/CO[3]
                         net (fo=1, routed)           0.000    23.245    vga/xy_sum1__1_i_204_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.362 r  vga/xy_sum1__1_i_138/CO[3]
                         net (fo=1, routed)           0.000    23.362    vga/xy_sum1__1_i_138_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.479 r  vga/xy_sum1__1_i_73/CO[3]
                         net (fo=1, routed)           0.000    23.479    vga/xy_sum1__1_i_73_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.596 r  vga/xy_sum1__1_i_28/CO[3]
                         net (fo=33, routed)          1.250    24.846    vga/y_sum20_in[22]
    SLICE_X60Y3          LUT3 (Prop_lut3_I0_O)        0.124    24.970 r  vga/xy_sum1__1_i_299/O
                         net (fo=1, routed)           0.000    24.970    vga/xy_sum1__1_i_299_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.503 r  vga/xy_sum1__1_i_262/CO[3]
                         net (fo=1, routed)           0.000    25.503    vga/xy_sum1__1_i_262_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.620 r  vga/xy_sum1__1_i_209/CO[3]
                         net (fo=1, routed)           0.000    25.620    vga/xy_sum1__1_i_209_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.737 r  vga/xy_sum1__1_i_143/CO[3]
                         net (fo=1, routed)           0.000    25.737    vga/xy_sum1__1_i_143_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.854 r  vga/xy_sum1__1_i_77/CO[3]
                         net (fo=1, routed)           0.000    25.854    vga/xy_sum1__1_i_77_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    26.108 r  vga/xy_sum1__1_i_29/CO[0]
                         net (fo=35, routed)          0.929    27.037    vga/y_sum20_in[21]
    SLICE_X63Y5          LUT3 (Prop_lut3_I0_O)        0.367    27.404 r  vga/xy_sum1__1_i_305/O
                         net (fo=1, routed)           0.000    27.404    vga/xy_sum1__1_i_305_n_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.936 r  vga/xy_sum1__1_i_267/CO[3]
                         net (fo=1, routed)           0.000    27.936    vga/xy_sum1__1_i_267_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.050 r  vga/xy_sum1__1_i_214/CO[3]
                         net (fo=1, routed)           0.000    28.050    vga/xy_sum1__1_i_214_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.164 r  vga/xy_sum1__1_i_148/CO[3]
                         net (fo=1, routed)           0.000    28.164    vga/xy_sum1__1_i_148_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.278 r  vga/xy_sum1__1_i_82/CO[3]
                         net (fo=1, routed)           0.000    28.278    vga/xy_sum1__1_i_82_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.435 r  vga/xy_sum1__1_i_31/CO[1]
                         net (fo=37, routed)          0.991    29.426    vga/y_sum20_in[20]
    SLICE_X62Y4          LUT3 (Prop_lut3_I0_O)        0.329    29.755 r  vga/xy_sum1__1_i_309/O
                         net (fo=1, routed)           0.000    29.755    vga/xy_sum1__1_i_309_n_0
    SLICE_X62Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.288 r  vga/xy_sum1__1_i_272/CO[3]
                         net (fo=1, routed)           0.000    30.288    vga/xy_sum1__1_i_272_n_0
    SLICE_X62Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.405 r  vga/xy_sum1__1_i_219/CO[3]
                         net (fo=1, routed)           0.000    30.405    vga/xy_sum1__1_i_219_n_0
    SLICE_X62Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.522 r  vga/xy_sum1__1_i_153/CO[3]
                         net (fo=1, routed)           0.000    30.522    vga/xy_sum1__1_i_153_n_0
    SLICE_X62Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.639 r  vga/xy_sum1__1_i_84/CO[3]
                         net (fo=1, routed)           0.000    30.639    vga/xy_sum1__1_i_84_n_0
    SLICE_X62Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    30.868 r  vga/xy_sum1__1_i_32/CO[2]
                         net (fo=39, routed)          0.717    31.585    vga/y_sum20_in[19]
    SLICE_X64Y6          LUT3 (Prop_lut3_I0_O)        0.310    31.895 r  vga/xy_sum1__1_i_315/O
                         net (fo=1, routed)           0.000    31.895    vga/xy_sum1__1_i_315_n_0
    SLICE_X64Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.427 r  vga/xy_sum1__1_i_277/CO[3]
                         net (fo=1, routed)           0.000    32.427    vga/xy_sum1__1_i_277_n_0
    SLICE_X64Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.541 r  vga/xy_sum1__1_i_224/CO[3]
                         net (fo=1, routed)           0.000    32.541    vga/xy_sum1__1_i_224_n_0
    SLICE_X64Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.655 r  vga/xy_sum1__1_i_158/CO[3]
                         net (fo=1, routed)           0.000    32.655    vga/xy_sum1__1_i_158_n_0
    SLICE_X64Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.769 r  vga/xy_sum1__1_i_87/CO[3]
                         net (fo=1, routed)           0.000    32.769    vga/xy_sum1__1_i_87_n_0
    SLICE_X64Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.883 r  vga/xy_sum1__1_i_33/CO[3]
                         net (fo=41, routed)          1.222    34.105    vga/y_sum20_in[18]
    SLICE_X66Y4          LUT3 (Prop_lut3_I0_O)        0.124    34.229 r  vga/xy_sum1_i_468/O
                         net (fo=1, routed)           0.000    34.229    vga/xy_sum1_i_468_n_0
    SLICE_X66Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.762 r  vga/xy_sum1_i_375/CO[3]
                         net (fo=1, routed)           0.000    34.762    vga/xy_sum1_i_375_n_0
    SLICE_X66Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.879 r  vga/xy_sum1__1_i_282/CO[3]
                         net (fo=1, routed)           0.000    34.879    vga/xy_sum1__1_i_282_n_0
    SLICE_X66Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.996 r  vga/xy_sum1__1_i_229/CO[3]
                         net (fo=1, routed)           0.000    34.996    vga/xy_sum1__1_i_229_n_0
    SLICE_X66Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.113 r  vga/xy_sum1__1_i_163/CO[3]
                         net (fo=1, routed)           0.000    35.113    vga/xy_sum1__1_i_163_n_0
    SLICE_X66Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.230 r  vga/xy_sum1__1_i_91/CO[3]
                         net (fo=1, routed)           0.000    35.230    vga/xy_sum1__1_i_91_n_0
    SLICE_X66Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    35.484 r  vga/xy_sum1__1_i_34/CO[0]
                         net (fo=43, routed)          0.878    36.362    vga/y_sum20_in[17]
    SLICE_X67Y6          LUT3 (Prop_lut3_I0_O)        0.367    36.729 r  vga/xy_sum1_i_463/O
                         net (fo=1, routed)           0.000    36.729    vga/xy_sum1_i_463_n_0
    SLICE_X67Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.279 r  vga/xy_sum1_i_374/CO[3]
                         net (fo=1, routed)           0.000    37.279    vga/xy_sum1_i_374_n_0
    SLICE_X67Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.393 r  vga/xy_sum1_i_289/CO[3]
                         net (fo=1, routed)           0.000    37.393    vga/xy_sum1_i_289_n_0
    SLICE_X67Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.507 r  vga/xy_sum1_i_204/CO[3]
                         net (fo=1, routed)           0.000    37.507    vga/xy_sum1_i_204_n_0
    SLICE_X67Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.621 r  vga/xy_sum1_i_119/CO[3]
                         net (fo=1, routed)           0.000    37.621    vga/xy_sum1_i_119_n_0
    SLICE_X67Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.735 r  vga/xy_sum1_i_47/CO[3]
                         net (fo=1, routed)           0.000    37.735    vga/xy_sum1_i_47_n_0
    SLICE_X67Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.892 r  vga/xy_sum1_i_19/CO[1]
                         net (fo=45, routed)          0.856    38.748    vga/y_sum20_in[16]
    SLICE_X65Y9          LUT3 (Prop_lut3_I0_O)        0.329    39.077 r  vga/xy_sum1_i_474/O
                         net (fo=1, routed)           0.000    39.077    vga/xy_sum1_i_474_n_0
    SLICE_X65Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.609 r  vga/xy_sum1_i_380/CO[3]
                         net (fo=1, routed)           0.000    39.609    vga/xy_sum1_i_380_n_0
    SLICE_X65Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.723 r  vga/xy_sum1_i_294/CO[3]
                         net (fo=1, routed)           0.000    39.723    vga/xy_sum1_i_294_n_0
    SLICE_X65Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.837 r  vga/xy_sum1_i_209/CO[3]
                         net (fo=1, routed)           0.000    39.837    vga/xy_sum1_i_209_n_0
    SLICE_X65Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.951 r  vga/xy_sum1_i_124/CO[3]
                         net (fo=1, routed)           0.000    39.951    vga/xy_sum1_i_124_n_0
    SLICE_X65Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.065 r  vga/xy_sum1_i_49/CO[3]
                         net (fo=1, routed)           0.000    40.065    vga/xy_sum1_i_49_n_0
    SLICE_X65Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    40.293 r  vga/xy_sum1_i_20/CO[2]
                         net (fo=47, routed)          0.798    41.090    vga/y_sum20_in[15]
    SLICE_X64Y12         LUT3 (Prop_lut3_I0_O)        0.313    41.403 r  vga/xy_sum1_i_479/O
                         net (fo=1, routed)           0.000    41.403    vga/xy_sum1_i_479_n_0
    SLICE_X64Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    41.935 r  vga/xy_sum1_i_385/CO[3]
                         net (fo=1, routed)           0.000    41.935    vga/xy_sum1_i_385_n_0
    SLICE_X64Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.049 r  vga/xy_sum1_i_299/CO[3]
                         net (fo=1, routed)           0.000    42.049    vga/xy_sum1_i_299_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.163 r  vga/xy_sum1_i_214/CO[3]
                         net (fo=1, routed)           0.000    42.163    vga/xy_sum1_i_214_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.277 r  vga/xy_sum1_i_129/CO[3]
                         net (fo=1, routed)           0.000    42.277    vga/xy_sum1_i_129_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.391 r  vga/xy_sum1_i_52/CO[3]
                         net (fo=1, routed)           0.000    42.391    vga/xy_sum1_i_52_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.505 r  vga/xy_sum1_i_21/CO[3]
                         net (fo=49, routed)          1.070    43.575    vga/y_sum20_in[14]
    SLICE_X65Y15         LUT3 (Prop_lut3_I0_O)        0.124    43.699 r  vga/xy_sum1_i_559/O
                         net (fo=1, routed)           0.000    43.699    vga/xy_sum1_i_559_n_0
    SLICE_X65Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    44.231 r  vga/xy_sum1_i_480/CO[3]
                         net (fo=1, routed)           0.000    44.231    vga/xy_sum1_i_480_n_0
    SLICE_X65Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.345 r  vga/xy_sum1_i_390/CO[3]
                         net (fo=1, routed)           0.000    44.345    vga/xy_sum1_i_390_n_0
    SLICE_X65Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.459 r  vga/xy_sum1_i_304/CO[3]
                         net (fo=1, routed)           0.000    44.459    vga/xy_sum1_i_304_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.573 r  vga/xy_sum1_i_219/CO[3]
                         net (fo=1, routed)           0.000    44.573    vga/xy_sum1_i_219_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.687 r  vga/xy_sum1_i_134/CO[3]
                         net (fo=1, routed)           0.000    44.687    vga/xy_sum1_i_134_n_0
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.801 r  vga/xy_sum1_i_56/CO[3]
                         net (fo=1, routed)           0.000    44.801    vga/xy_sum1_i_56_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.072 r  vga/xy_sum1_i_22/CO[0]
                         net (fo=51, routed)          0.556    45.629    vga/y_sum20_in[13]
    SLICE_X65Y22         LUT3 (Prop_lut3_I0_O)        0.373    46.002 r  vga/xy_sum1_i_563/O
                         net (fo=1, routed)           0.000    46.002    vga/xy_sum1_i_563_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.552 r  vga/xy_sum1_i_485/CO[3]
                         net (fo=1, routed)           0.000    46.552    vga/xy_sum1_i_485_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.666 r  vga/xy_sum1_i_395/CO[3]
                         net (fo=1, routed)           0.000    46.666    vga/xy_sum1_i_395_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.780 r  vga/xy_sum1_i_309/CO[3]
                         net (fo=1, routed)           0.009    46.789    vga/xy_sum1_i_309_n_0
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.903 r  vga/xy_sum1_i_224/CO[3]
                         net (fo=1, routed)           0.000    46.903    vga/xy_sum1_i_224_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.017 r  vga/xy_sum1_i_139/CO[3]
                         net (fo=1, routed)           0.000    47.017    vga/xy_sum1_i_139_n_0
    SLICE_X65Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.131 r  vga/xy_sum1_i_61/CO[3]
                         net (fo=1, routed)           0.000    47.131    vga/xy_sum1_i_61_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.288 r  vga/xy_sum1_i_24/CO[1]
                         net (fo=53, routed)          0.942    48.230    vga/y_sum20_in[12]
    SLICE_X67Y24         LUT3 (Prop_lut3_I0_O)        0.329    48.559 r  vga/xy_sum1_i_569/O
                         net (fo=1, routed)           0.000    48.559    vga/xy_sum1_i_569_n_0
    SLICE_X67Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    49.091 r  vga/xy_sum1_i_490/CO[3]
                         net (fo=1, routed)           0.009    49.100    vga/xy_sum1_i_490_n_0
    SLICE_X67Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.214 r  vga/xy_sum1_i_400/CO[3]
                         net (fo=1, routed)           0.000    49.214    vga/xy_sum1_i_400_n_0
    SLICE_X67Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.328 r  vga/xy_sum1_i_314/CO[3]
                         net (fo=1, routed)           0.000    49.328    vga/xy_sum1_i_314_n_0
    SLICE_X67Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.442 r  vga/xy_sum1_i_229/CO[3]
                         net (fo=1, routed)           0.000    49.442    vga/xy_sum1_i_229_n_0
    SLICE_X67Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.556 r  vga/xy_sum1_i_144/CO[3]
                         net (fo=1, routed)           0.000    49.556    vga/xy_sum1_i_144_n_0
    SLICE_X67Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.670 r  vga/xy_sum1_i_63/CO[3]
                         net (fo=1, routed)           0.000    49.670    vga/xy_sum1_i_63_n_0
    SLICE_X67Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    49.898 r  vga/xy_sum1_i_25/CO[2]
                         net (fo=55, routed)          0.752    50.650    vga/y_sum20_in[11]
    SLICE_X68Y27         LUT3 (Prop_lut3_I0_O)        0.313    50.963 r  vga/xy_sum1_i_573/O
                         net (fo=1, routed)           0.000    50.963    vga/xy_sum1_i_573_n_0
    SLICE_X68Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.513 r  vga/xy_sum1_i_495/CO[3]
                         net (fo=1, routed)           0.000    51.513    vga/xy_sum1_i_495_n_0
    SLICE_X68Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.627 r  vga/xy_sum1_i_405/CO[3]
                         net (fo=1, routed)           0.000    51.627    vga/xy_sum1_i_405_n_0
    SLICE_X68Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.741 r  vga/xy_sum1_i_319/CO[3]
                         net (fo=1, routed)           0.000    51.741    vga/xy_sum1_i_319_n_0
    SLICE_X68Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.855 r  vga/xy_sum1_i_234/CO[3]
                         net (fo=1, routed)           0.000    51.855    vga/xy_sum1_i_234_n_0
    SLICE_X68Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.969 r  vga/xy_sum1_i_149/CO[3]
                         net (fo=1, routed)           0.000    51.969    vga/xy_sum1_i_149_n_0
    SLICE_X68Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.083 r  vga/xy_sum1_i_66/CO[3]
                         net (fo=1, routed)           0.000    52.083    vga/xy_sum1_i_66_n_0
    SLICE_X68Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.197 r  vga/xy_sum1_i_26/CO[3]
                         net (fo=57, routed)          1.140    53.337    vga/y_sum20_in[10]
    SLICE_X69Y30         LUT3 (Prop_lut3_I0_O)        0.124    53.461 r  vga/xy_sum1_i_637/O
                         net (fo=1, routed)           0.000    53.461    vga/xy_sum1_i_637_n_0
    SLICE_X69Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    53.993 r  vga/xy_sum1_i_575/CO[3]
                         net (fo=1, routed)           0.000    53.993    vga/xy_sum1_i_575_n_0
    SLICE_X69Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.107 r  vga/xy_sum1_i_500/CO[3]
                         net (fo=1, routed)           0.000    54.107    vga/xy_sum1_i_500_n_0
    SLICE_X69Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.221 r  vga/xy_sum1_i_410/CO[3]
                         net (fo=1, routed)           0.000    54.221    vga/xy_sum1_i_410_n_0
    SLICE_X69Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.335 r  vga/xy_sum1_i_324/CO[3]
                         net (fo=1, routed)           0.000    54.335    vga/xy_sum1_i_324_n_0
    SLICE_X69Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.449 r  vga/xy_sum1_i_239/CO[3]
                         net (fo=1, routed)           0.000    54.449    vga/xy_sum1_i_239_n_0
    SLICE_X69Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.563 r  vga/xy_sum1_i_154/CO[3]
                         net (fo=1, routed)           0.000    54.563    vga/xy_sum1_i_154_n_0
    SLICE_X69Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.677 r  vga/xy_sum1_i_70/CO[3]
                         net (fo=1, routed)           0.000    54.677    vga/xy_sum1_i_70_n_0
    SLICE_X69Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    54.948 r  vga/xy_sum1_i_27/CO[0]
                         net (fo=59, routed)          0.686    55.634    vga/y_sum20_in[9]
    SLICE_X70Y36         LUT3 (Prop_lut3_I0_O)        0.373    56.007 r  vga/xy_sum1_i_642/O
                         net (fo=1, routed)           0.000    56.007    vga/xy_sum1_i_642_n_0
    SLICE_X70Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    56.520 r  vga/xy_sum1_i_580/CO[3]
                         net (fo=1, routed)           0.000    56.520    vga/xy_sum1_i_580_n_0
    SLICE_X70Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.637 r  vga/xy_sum1_i_505/CO[3]
                         net (fo=1, routed)           0.000    56.637    vga/xy_sum1_i_505_n_0
    SLICE_X70Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.754 r  vga/xy_sum1_i_415/CO[3]
                         net (fo=1, routed)           0.000    56.754    vga/xy_sum1_i_415_n_0
    SLICE_X70Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.871 r  vga/xy_sum1_i_329/CO[3]
                         net (fo=1, routed)           0.000    56.871    vga/xy_sum1_i_329_n_0
    SLICE_X70Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.988 r  vga/xy_sum1_i_244/CO[3]
                         net (fo=1, routed)           0.000    56.988    vga/xy_sum1_i_244_n_0
    SLICE_X70Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.105 r  vga/xy_sum1_i_159/CO[3]
                         net (fo=1, routed)           0.000    57.105    vga/xy_sum1_i_159_n_0
    SLICE_X70Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.222 r  vga/xy_sum1_i_75/CO[3]
                         net (fo=1, routed)           0.000    57.222    vga/xy_sum1_i_75_n_0
    SLICE_X70Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.379 r  vga/xy_sum1_i_29/CO[1]
                         net (fo=61, routed)          0.967    58.346    vga/y_sum20_in[8]
    SLICE_X73Y38         LUT3 (Prop_lut3_I0_O)        0.332    58.678 r  vga/xy_sum1_i_646/O
                         net (fo=1, routed)           0.000    58.678    vga/xy_sum1_i_646_n_0
    SLICE_X73Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.228 r  vga/xy_sum1_i_585/CO[3]
                         net (fo=1, routed)           0.000    59.228    vga/xy_sum1_i_585_n_0
    SLICE_X73Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.342 r  vga/xy_sum1_i_510/CO[3]
                         net (fo=1, routed)           0.000    59.342    vga/xy_sum1_i_510_n_0
    SLICE_X73Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.456 r  vga/xy_sum1_i_420/CO[3]
                         net (fo=1, routed)           0.000    59.456    vga/xy_sum1_i_420_n_0
    SLICE_X73Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.570 r  vga/xy_sum1_i_334/CO[3]
                         net (fo=1, routed)           0.000    59.570    vga/xy_sum1_i_334_n_0
    SLICE_X73Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.684 r  vga/xy_sum1_i_249/CO[3]
                         net (fo=1, routed)           0.000    59.684    vga/xy_sum1_i_249_n_0
    SLICE_X73Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.798 r  vga/xy_sum1_i_164/CO[3]
                         net (fo=1, routed)           0.000    59.798    vga/xy_sum1_i_164_n_0
    SLICE_X73Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.912 r  vga/xy_sum1_i_77/CO[3]
                         net (fo=1, routed)           0.000    59.912    vga/xy_sum1_i_77_n_0
    SLICE_X73Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    60.140 r  vga/xy_sum1_i_30/CO[2]
                         net (fo=63, routed)          0.800    60.940    vga/y_sum20_in[7]
    SLICE_X74Y41         LUT3 (Prop_lut3_I0_O)        0.313    61.253 r  vga/xy_sum1_i_651/O
                         net (fo=1, routed)           0.000    61.253    vga/xy_sum1_i_651_n_0
    SLICE_X74Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.786 r  vga/xy_sum1_i_590/CO[3]
                         net (fo=1, routed)           0.000    61.786    vga/xy_sum1_i_590_n_0
    SLICE_X74Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.903 r  vga/xy_sum1_i_515/CO[3]
                         net (fo=1, routed)           0.000    61.903    vga/xy_sum1_i_515_n_0
    SLICE_X74Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.020 r  vga/xy_sum1_i_425/CO[3]
                         net (fo=1, routed)           0.000    62.020    vga/xy_sum1_i_425_n_0
    SLICE_X74Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.137 r  vga/xy_sum1_i_339/CO[3]
                         net (fo=1, routed)           0.000    62.137    vga/xy_sum1_i_339_n_0
    SLICE_X74Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.254 r  vga/xy_sum1_i_254/CO[3]
                         net (fo=1, routed)           0.000    62.254    vga/xy_sum1_i_254_n_0
    SLICE_X74Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.371 r  vga/xy_sum1_i_169/CO[3]
                         net (fo=1, routed)           0.000    62.371    vga/xy_sum1_i_169_n_0
    SLICE_X74Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.488 r  vga/xy_sum1_i_80/CO[3]
                         net (fo=1, routed)           0.000    62.488    vga/xy_sum1_i_80_n_0
    SLICE_X74Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.605 r  vga/xy_sum1_i_31/CO[3]
                         net (fo=65, routed)          1.029    63.634    vga/y_sum20_in[6]
    SLICE_X73Y46         LUT3 (Prop_lut3_I0_O)        0.124    63.758 r  vga/xy_sum1_i_657/O
                         net (fo=1, routed)           0.000    63.758    vga/xy_sum1_i_657_n_0
    SLICE_X73Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    64.290 r  vga/xy_sum1_i_595/CO[3]
                         net (fo=1, routed)           0.000    64.290    vga/xy_sum1_i_595_n_0
    SLICE_X73Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.404 r  vga/xy_sum1_i_520/CO[3]
                         net (fo=1, routed)           0.000    64.404    vga/xy_sum1_i_520_n_0
    SLICE_X73Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.518 r  vga/xy_sum1_i_430/CO[3]
                         net (fo=1, routed)           0.000    64.518    vga/xy_sum1_i_430_n_0
    SLICE_X73Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.632 r  vga/xy_sum1_i_344/CO[3]
                         net (fo=1, routed)           0.001    64.633    vga/xy_sum1_i_344_n_0
    SLICE_X73Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.747 r  vga/xy_sum1_i_259/CO[3]
                         net (fo=1, routed)           0.000    64.747    vga/xy_sum1_i_259_n_0
    SLICE_X73Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.861 r  vga/xy_sum1_i_174/CO[3]
                         net (fo=1, routed)           0.000    64.861    vga/xy_sum1_i_174_n_0
    SLICE_X73Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.975 r  vga/xy_sum1_i_84/CO[3]
                         net (fo=1, routed)           0.000    64.975    vga/xy_sum1_i_84_n_0
    SLICE_X73Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.089 r  vga/xy_sum1_i_32/CO[3]
                         net (fo=65, routed)          1.258    66.347    vga/y_sum20_in[5]
    SLICE_X72Y49         LUT3 (Prop_lut3_I0_O)        0.124    66.471 r  vga/xy_sum1_i_662/O
                         net (fo=1, routed)           0.000    66.471    vga/xy_sum1_i_662_n_0
    SLICE_X72Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    67.003 r  vga/xy_sum1_i_600/CO[3]
                         net (fo=1, routed)           0.001    67.004    vga/xy_sum1_i_600_n_0
    SLICE_X72Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.118 r  vga/xy_sum1_i_525/CO[3]
                         net (fo=1, routed)           0.000    67.118    vga/xy_sum1_i_525_n_0
    SLICE_X72Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.232 r  vga/xy_sum1_i_435/CO[3]
                         net (fo=1, routed)           0.000    67.232    vga/xy_sum1_i_435_n_0
    SLICE_X72Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.346 r  vga/xy_sum1_i_349/CO[3]
                         net (fo=1, routed)           0.000    67.346    vga/xy_sum1_i_349_n_0
    SLICE_X72Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.460 r  vga/xy_sum1_i_264/CO[3]
                         net (fo=1, routed)           0.000    67.460    vga/xy_sum1_i_264_n_0
    SLICE_X72Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.574 r  vga/xy_sum1_i_179/CO[3]
                         net (fo=1, routed)           0.000    67.574    vga/xy_sum1_i_179_n_0
    SLICE_X72Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.688 r  vga/xy_sum1_i_94/CO[3]
                         net (fo=1, routed)           0.000    67.688    vga/xy_sum1_i_94_n_0
    SLICE_X72Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.802 r  vga/xy_sum1_i_34/CO[3]
                         net (fo=65, routed)          1.379    69.181    vga/y_sum20_in[4]
    SLICE_X71Y51         LUT3 (Prop_lut3_I0_O)        0.124    69.305 r  vga/xy_sum1_i_667/O
                         net (fo=1, routed)           0.000    69.305    vga/xy_sum1_i_667_n_0
    SLICE_X71Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    69.837 r  vga/xy_sum1_i_605/CO[3]
                         net (fo=1, routed)           0.000    69.837    vga/xy_sum1_i_605_n_0
    SLICE_X71Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.951 r  vga/xy_sum1_i_530/CO[3]
                         net (fo=1, routed)           0.000    69.951    vga/xy_sum1_i_530_n_0
    SLICE_X71Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.065 r  vga/xy_sum1_i_440/CO[3]
                         net (fo=1, routed)           0.000    70.065    vga/xy_sum1_i_440_n_0
    SLICE_X71Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.179 r  vga/xy_sum1_i_354/CO[3]
                         net (fo=1, routed)           0.000    70.179    vga/xy_sum1_i_354_n_0
    SLICE_X71Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.293 r  vga/xy_sum1_i_269/CO[3]
                         net (fo=1, routed)           0.000    70.293    vga/xy_sum1_i_269_n_0
    SLICE_X71Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.407 r  vga/xy_sum1_i_184/CO[3]
                         net (fo=1, routed)           0.000    70.407    vga/xy_sum1_i_184_n_0
    SLICE_X71Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.521 r  vga/xy_sum1_i_99/CO[3]
                         net (fo=1, routed)           0.000    70.521    vga/xy_sum1_i_99_n_0
    SLICE_X71Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.635 r  vga/xy_sum1_i_35/CO[3]
                         net (fo=65, routed)          1.208    71.843    vga/y_sum20_in[3]
    SLICE_X70Y55         LUT3 (Prop_lut3_I0_O)        0.124    71.967 r  vga/xy_sum1_i_672/O
                         net (fo=1, routed)           0.000    71.967    vga/xy_sum1_i_672_n_0
    SLICE_X70Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    72.480 r  vga/xy_sum1_i_610/CO[3]
                         net (fo=1, routed)           0.000    72.480    vga/xy_sum1_i_610_n_0
    SLICE_X70Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.597 r  vga/xy_sum1_i_535/CO[3]
                         net (fo=1, routed)           0.000    72.597    vga/xy_sum1_i_535_n_0
    SLICE_X70Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.714 r  vga/xy_sum1_i_445/CO[3]
                         net (fo=1, routed)           0.000    72.714    vga/xy_sum1_i_445_n_0
    SLICE_X70Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.831 r  vga/xy_sum1_i_359/CO[3]
                         net (fo=1, routed)           0.000    72.831    vga/xy_sum1_i_359_n_0
    SLICE_X70Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.948 r  vga/xy_sum1_i_274/CO[3]
                         net (fo=1, routed)           0.000    72.948    vga/xy_sum1_i_274_n_0
    SLICE_X70Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.065 r  vga/xy_sum1_i_189/CO[3]
                         net (fo=1, routed)           0.000    73.065    vga/xy_sum1_i_189_n_0
    SLICE_X70Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.182 r  vga/xy_sum1_i_104/CO[3]
                         net (fo=1, routed)           0.000    73.182    vga/xy_sum1_i_104_n_0
    SLICE_X70Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.299 r  vga/xy_sum1_i_36/CO[3]
                         net (fo=65, routed)          1.126    74.425    vga/y_sum20_in[2]
    SLICE_X69Y59         LUT3 (Prop_lut3_I0_O)        0.124    74.549 r  vga/xy_sum1_i_628/O
                         net (fo=1, routed)           0.000    74.549    vga/xy_sum1_i_628_n_0
    SLICE_X69Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    75.081 r  vga/xy_sum1_i_546/CO[3]
                         net (fo=1, routed)           0.000    75.081    vga/xy_sum1_i_546_n_0
    SLICE_X69Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.195 r  vga/xy_sum1_i_540/CO[3]
                         net (fo=1, routed)           0.000    75.195    vga/xy_sum1_i_540_n_0
    SLICE_X69Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.309 r  vga/xy_sum1_i_450/CO[3]
                         net (fo=1, routed)           0.000    75.309    vga/xy_sum1_i_450_n_0
    SLICE_X69Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.423 r  vga/xy_sum1_i_364/CO[3]
                         net (fo=1, routed)           0.000    75.423    vga/xy_sum1_i_364_n_0
    SLICE_X69Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.537 r  vga/xy_sum1_i_279/CO[3]
                         net (fo=1, routed)           0.000    75.537    vga/xy_sum1_i_279_n_0
    SLICE_X69Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.651 r  vga/xy_sum1_i_194/CO[3]
                         net (fo=1, routed)           0.000    75.651    vga/xy_sum1_i_194_n_0
    SLICE_X69Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.765 r  vga/xy_sum1_i_109/CO[3]
                         net (fo=1, routed)           0.000    75.765    vga/xy_sum1_i_109_n_0
    SLICE_X69Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.879 r  vga/xy_sum1_i_37/CO[3]
                         net (fo=63, routed)          1.525    77.404    vga/y_sum20_in[1]
    SLICE_X72Y59         LUT3 (Prop_lut3_I0_O)        0.124    77.528 r  vga/xy_sum1_i_623/O
                         net (fo=1, routed)           0.000    77.528    vga/xy_sum1_i_623_n_0
    SLICE_X72Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    78.060 r  vga/xy_sum1_i_545/CO[3]
                         net (fo=1, routed)           0.000    78.060    vga/xy_sum1_i_545_n_0
    SLICE_X72Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.174 r  vga/xy_sum1_i_455/CO[3]
                         net (fo=1, routed)           0.000    78.174    vga/xy_sum1_i_455_n_0
    SLICE_X72Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.288 r  vga/xy_sum1_i_369/CO[3]
                         net (fo=1, routed)           0.000    78.288    vga/xy_sum1_i_369_n_0
    SLICE_X72Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.402 r  vga/xy_sum1_i_284/CO[3]
                         net (fo=1, routed)           0.000    78.402    vga/xy_sum1_i_284_n_0
    SLICE_X72Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.516 r  vga/xy_sum1_i_199/CO[3]
                         net (fo=1, routed)           0.000    78.516    vga/xy_sum1_i_199_n_0
    SLICE_X72Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.630 r  vga/xy_sum1_i_114/CO[3]
                         net (fo=1, routed)           0.000    78.630    vga/xy_sum1_i_114_n_0
    SLICE_X72Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.744 r  vga/xy_sum1_i_38/CO[3]
                         net (fo=1, routed)           0.000    78.744    vga/xy_sum1_i_38_n_0
    SLICE_X72Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.858 f  vga/xy_sum1_i_17/CO[3]
                         net (fo=6, routed)           1.212    80.070    vga/vgaposcontrol/y_sum20_in[0]
    SLICE_X68Y60         LUT1 (Prop_lut1_I0_O)        0.124    80.194 r  vga/vgaposcontrol/xy_sum1_i_89/O
                         net (fo=1, routed)           0.324    80.518    vga/vgaposcontrol/xy_sum1_i_89_n_0
    SLICE_X71Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    81.098 r  vga/vgaposcontrol/xy_sum1_i_33/CO[3]
                         net (fo=1, routed)           0.000    81.098    vga/vgaposcontrol/xy_sum1_i_33_n_0
    SLICE_X71Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.212 r  vga/vgaposcontrol/xy_sum1_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.212    vga/vgaposcontrol/xy_sum1_i_28_n_0
    SLICE_X71Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.326 r  vga/vgaposcontrol/xy_sum1_i_23/CO[3]
                         net (fo=1, routed)           0.000    81.326    vga/vgaposcontrol/xy_sum1_i_23_n_0
    SLICE_X71Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    81.660 r  vga/vgaposcontrol/xy_sum1_i_18/O[1]
                         net (fo=3, routed)           0.546    82.206    vga/vgaposcontrol/y_sum2[14]
    SLICE_X75Y63         LUT3 (Prop_lut3_I0_O)        0.303    82.509 r  vga/vgaposcontrol/xy_sum1_i_3/O
                         net (fo=2, routed)           0.569    83.077    vga/in[14]
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    86.928 r  vga/xy_sum1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    86.930    vga/xy_sum1__0_n_106
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    88.448 r  vga/xy_sum1__1/P[1]
                         net (fo=2, routed)           1.120    89.568    vga/xy_sum1__1_n_104
    SLICE_X77Y59         LUT2 (Prop_lut2_I0_O)        0.124    89.692 r  vga/xy_sum[19]_i_8/O
                         net (fo=1, routed)           0.000    89.692    vga/xy_sum[19]_i_8_n_0
    SLICE_X77Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    90.090 r  vga/xy_sum_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    90.090    vga/xy_sum_reg[19]_i_6_n_0
    SLICE_X77Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    90.424 r  vga/xy_sum_reg[23]_i_6/O[1]
                         net (fo=1, routed)           0.927    91.351    vga/xy_sum_reg[23]_i_6_n_6
    SLICE_X70Y51         LUT2 (Prop_lut2_I1_O)        0.303    91.654 r  vga/xy_sum[23]_i_4/O
                         net (fo=1, routed)           0.000    91.654    vga/xy_sum[23]_i_4_n_0
    SLICE_X70Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.187 r  vga/xy_sum_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    92.187    vga/xy_sum_reg[23]_i_1_n_0
    SLICE_X70Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.304 r  vga/xy_sum_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    92.304    vga/xy_sum_reg[27]_i_1_n_0
    SLICE_X70Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    92.635 r  vga/xy_sum_reg[31]_i_1/O[3]
                         net (fo=9, routed)           1.051    93.686    vga/xy_sum_reg[31]_i_1_n_4
    DSP48_X1Y19          DSP48E1                                      r  vga/b_up2__1/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    41.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.683    43.350    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    39.656 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    41.579    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.670 r  div/inst/clkout1_buf/O
                         net (fo=279, routed)         1.758    43.427    vga/clk_out1
    DSP48_X1Y19          DSP48E1                                      r  vga/b_up2__1/CLK
                         clock pessimism              0.087    43.515    
                         clock uncertainty           -0.095    43.420    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.633    42.787    vga/b_up2__1
  -------------------------------------------------------------------
                         required time                         42.787    
                         arrival time                         -93.686    
  -------------------------------------------------------------------
                         slack                                -50.899    

Slack (VIOLATED) :        -50.886ns  (required time - arrival time)
  Source:                 vga/vgaposcontrol/y_poi_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            vga/b_up2__1/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        91.866ns  (logic 54.548ns (59.378%)  route 37.318ns (40.622%))
  Logic Levels:           234  (CARRY4=195 DSP48E1=2 LUT1=2 LUT2=3 LUT3=32)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.761ns = ( 43.427 - 41.667 ) 
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.809     1.809    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  div/inst/clkout1_buf/O
                         net (fo=279, routed)         1.805     1.807    vga/vgaposcontrol/clk_out1
    SLICE_X64Y0          FDRE                                         r  vga/vgaposcontrol/y_poi_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y0          FDRE (Prop_fdre_C_Q)         0.456     2.263 f  vga/vgaposcontrol/y_poi_reg[0]/Q
                         net (fo=14, routed)          0.345     2.609    vga/vgaposcontrol/y_poi[0]
    SLICE_X63Y0          LUT1 (Prop_lut1_I0_O)        0.124     2.733 r  vga/vgaposcontrol/red3__0_i_4/O
                         net (fo=6, routed)           0.346     3.079    vga/vgaposcontrol/A[0]
    SLICE_X62Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.674 r  vga/vgaposcontrol/xy_sum1__1_i_287/CO[3]
                         net (fo=1, routed)           0.000     3.674    vga/vgaposcontrol/xy_sum1__1_i_287_n_0
    SLICE_X62Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.791 r  vga/vgaposcontrol/xy_sum1__1_i_234/CO[3]
                         net (fo=1, routed)           0.000     3.791    vga/vgaposcontrol/xy_sum1__1_i_234_n_0
    SLICE_X62Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.908 r  vga/vgaposcontrol/xy_sum1__1_i_168/CO[3]
                         net (fo=40, routed)          1.056     4.963    vga/vgaposcontrol/xy_sum1__1[0]
    SLICE_X59Y0          LUT2 (Prop_lut2_I0_O)        0.124     5.087 r  vga/vgaposcontrol/xy_sum1__1_i_98/O
                         net (fo=1, routed)           0.000     5.087    vga/vgaposcontrol_n_358
    SLICE_X59Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.619 r  vga/xy_sum1__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.619    vga/xy_sum1__1_i_38_n_0
    SLICE_X59Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.733 r  vga/xy_sum1__1_i_17/CO[3]
                         net (fo=15, routed)          0.974     6.707    vga/y_sum20_in[31]
    SLICE_X58Y0          LUT3 (Prop_lut3_I0_O)        0.124     6.831 r  vga/xy_sum1__1_i_102/O
                         net (fo=1, routed)           0.000     6.831    vga/xy_sum1__1_i_102_n_0
    SLICE_X58Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.344 r  vga/xy_sum1__1_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.344    vga/xy_sum1__1_i_45_n_0
    SLICE_X58Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.461 r  vga/xy_sum1__1_i_18/CO[3]
                         net (fo=17, routed)          0.931     8.392    vga/y_sum20_in[30]
    SLICE_X57Y1          LUT3 (Prop_lut3_I0_O)        0.124     8.516 r  vga/xy_sum1__1_i_172/O
                         net (fo=1, routed)           0.000     8.516    vga/xy_sum1__1_i_172_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.066 r  vga/xy_sum1__1_i_103/CO[3]
                         net (fo=1, routed)           0.000     9.066    vga/xy_sum1__1_i_103_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.180 r  vga/xy_sum1__1_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.180    vga/xy_sum1__1_i_49_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.451 r  vga/xy_sum1__1_i_19/CO[0]
                         net (fo=19, routed)          0.637    10.089    vga/y_sum20_in[29]
    SLICE_X58Y3          LUT3 (Prop_lut3_I0_O)        0.373    10.462 r  vga/xy_sum1__1_i_178/O
                         net (fo=1, routed)           0.000    10.462    vga/xy_sum1__1_i_178_n_0
    SLICE_X58Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.975 r  vga/xy_sum1__1_i_108/CO[3]
                         net (fo=1, routed)           0.000    10.975    vga/xy_sum1__1_i_108_n_0
    SLICE_X58Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.092 r  vga/xy_sum1__1_i_54/CO[3]
                         net (fo=1, routed)           0.000    11.092    vga/xy_sum1__1_i_54_n_0
    SLICE_X58Y5          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.249 r  vga/xy_sum1__1_i_21/CO[1]
                         net (fo=21, routed)          0.774    12.022    vga/y_sum20_in[28]
    SLICE_X61Y2          LUT3 (Prop_lut3_I0_O)        0.332    12.354 r  vga/xy_sum1__1_i_183/O
                         net (fo=1, routed)           0.000    12.354    vga/xy_sum1__1_i_183_n_0
    SLICE_X61Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.886 r  vga/xy_sum1__1_i_113/CO[3]
                         net (fo=1, routed)           0.000    12.886    vga/xy_sum1__1_i_113_n_0
    SLICE_X61Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.000 r  vga/xy_sum1__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.000    vga/xy_sum1__1_i_56_n_0
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.228 r  vga/xy_sum1__1_i_22/CO[2]
                         net (fo=23, routed)          0.751    13.980    vga/y_sum20_in[27]
    SLICE_X63Y1          LUT3 (Prop_lut3_I0_O)        0.313    14.293 r  vga/xy_sum1__1_i_187/O
                         net (fo=1, routed)           0.000    14.293    vga/xy_sum1__1_i_187_n_0
    SLICE_X63Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.843 r  vga/xy_sum1__1_i_118/CO[3]
                         net (fo=1, routed)           0.000    14.843    vga/xy_sum1__1_i_118_n_0
    SLICE_X63Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.957 r  vga/xy_sum1__1_i_59/CO[3]
                         net (fo=1, routed)           0.000    14.957    vga/xy_sum1__1_i_59_n_0
    SLICE_X63Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.071 r  vga/xy_sum1__1_i_23/CO[3]
                         net (fo=25, routed)          0.987    16.058    vga/y_sum20_in[26]
    SLICE_X64Y2          LUT3 (Prop_lut3_I0_O)        0.124    16.182 r  vga/xy_sum1__1_i_245/O
                         net (fo=1, routed)           0.000    16.182    vga/xy_sum1__1_i_245_n_0
    SLICE_X64Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.732 r  vga/xy_sum1__1_i_189/CO[3]
                         net (fo=1, routed)           0.000    16.732    vga/xy_sum1__1_i_189_n_0
    SLICE_X64Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.846 r  vga/xy_sum1__1_i_123/CO[3]
                         net (fo=1, routed)           0.000    16.846    vga/xy_sum1__1_i_123_n_0
    SLICE_X64Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.960 r  vga/xy_sum1__1_i_63/CO[3]
                         net (fo=1, routed)           0.000    16.960    vga/xy_sum1__1_i_63_n_0
    SLICE_X64Y5          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.231 r  vga/xy_sum1__1_i_24/CO[0]
                         net (fo=27, routed)          0.732    17.963    vga/y_sum20_in[25]
    SLICE_X65Y5          LUT3 (Prop_lut3_I0_O)        0.373    18.336 r  vga/xy_sum1__1_i_250/O
                         net (fo=1, routed)           0.000    18.336    vga/xy_sum1__1_i_250_n_0
    SLICE_X65Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.886 r  vga/xy_sum1__1_i_194/CO[3]
                         net (fo=1, routed)           0.000    18.886    vga/xy_sum1__1_i_194_n_0
    SLICE_X65Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.000 r  vga/xy_sum1__1_i_128/CO[3]
                         net (fo=1, routed)           0.000    19.000    vga/xy_sum1__1_i_128_n_0
    SLICE_X65Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.114 r  vga/xy_sum1__1_i_68/CO[3]
                         net (fo=1, routed)           0.000    19.114    vga/xy_sum1__1_i_68_n_0
    SLICE_X65Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.271 r  vga/xy_sum1__1_i_26/CO[1]
                         net (fo=29, routed)          1.042    20.313    vga/y_sum20_in[24]
    SLICE_X61Y6          LUT3 (Prop_lut3_I0_O)        0.329    20.642 r  vga/xy_sum1__1_i_256/O
                         net (fo=1, routed)           0.000    20.642    vga/xy_sum1__1_i_256_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.174 r  vga/xy_sum1__1_i_199/CO[3]
                         net (fo=1, routed)           0.000    21.174    vga/xy_sum1__1_i_199_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.288 r  vga/xy_sum1__1_i_133/CO[3]
                         net (fo=1, routed)           0.000    21.288    vga/xy_sum1__1_i_133_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.402 r  vga/xy_sum1__1_i_70/CO[3]
                         net (fo=1, routed)           0.000    21.402    vga/xy_sum1__1_i_70_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.630 r  vga/xy_sum1__1_i_27/CO[2]
                         net (fo=31, routed)          0.789    22.419    vga/y_sum20_in[23]
    SLICE_X58Y6          LUT3 (Prop_lut3_I0_O)        0.313    22.732 r  vga/xy_sum1__1_i_261/O
                         net (fo=1, routed)           0.000    22.732    vga/xy_sum1__1_i_261_n_0
    SLICE_X58Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.245 r  vga/xy_sum1__1_i_204/CO[3]
                         net (fo=1, routed)           0.000    23.245    vga/xy_sum1__1_i_204_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.362 r  vga/xy_sum1__1_i_138/CO[3]
                         net (fo=1, routed)           0.000    23.362    vga/xy_sum1__1_i_138_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.479 r  vga/xy_sum1__1_i_73/CO[3]
                         net (fo=1, routed)           0.000    23.479    vga/xy_sum1__1_i_73_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.596 r  vga/xy_sum1__1_i_28/CO[3]
                         net (fo=33, routed)          1.250    24.846    vga/y_sum20_in[22]
    SLICE_X60Y3          LUT3 (Prop_lut3_I0_O)        0.124    24.970 r  vga/xy_sum1__1_i_299/O
                         net (fo=1, routed)           0.000    24.970    vga/xy_sum1__1_i_299_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.503 r  vga/xy_sum1__1_i_262/CO[3]
                         net (fo=1, routed)           0.000    25.503    vga/xy_sum1__1_i_262_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.620 r  vga/xy_sum1__1_i_209/CO[3]
                         net (fo=1, routed)           0.000    25.620    vga/xy_sum1__1_i_209_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.737 r  vga/xy_sum1__1_i_143/CO[3]
                         net (fo=1, routed)           0.000    25.737    vga/xy_sum1__1_i_143_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.854 r  vga/xy_sum1__1_i_77/CO[3]
                         net (fo=1, routed)           0.000    25.854    vga/xy_sum1__1_i_77_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    26.108 r  vga/xy_sum1__1_i_29/CO[0]
                         net (fo=35, routed)          0.929    27.037    vga/y_sum20_in[21]
    SLICE_X63Y5          LUT3 (Prop_lut3_I0_O)        0.367    27.404 r  vga/xy_sum1__1_i_305/O
                         net (fo=1, routed)           0.000    27.404    vga/xy_sum1__1_i_305_n_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.936 r  vga/xy_sum1__1_i_267/CO[3]
                         net (fo=1, routed)           0.000    27.936    vga/xy_sum1__1_i_267_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.050 r  vga/xy_sum1__1_i_214/CO[3]
                         net (fo=1, routed)           0.000    28.050    vga/xy_sum1__1_i_214_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.164 r  vga/xy_sum1__1_i_148/CO[3]
                         net (fo=1, routed)           0.000    28.164    vga/xy_sum1__1_i_148_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.278 r  vga/xy_sum1__1_i_82/CO[3]
                         net (fo=1, routed)           0.000    28.278    vga/xy_sum1__1_i_82_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.435 r  vga/xy_sum1__1_i_31/CO[1]
                         net (fo=37, routed)          0.991    29.426    vga/y_sum20_in[20]
    SLICE_X62Y4          LUT3 (Prop_lut3_I0_O)        0.329    29.755 r  vga/xy_sum1__1_i_309/O
                         net (fo=1, routed)           0.000    29.755    vga/xy_sum1__1_i_309_n_0
    SLICE_X62Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.288 r  vga/xy_sum1__1_i_272/CO[3]
                         net (fo=1, routed)           0.000    30.288    vga/xy_sum1__1_i_272_n_0
    SLICE_X62Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.405 r  vga/xy_sum1__1_i_219/CO[3]
                         net (fo=1, routed)           0.000    30.405    vga/xy_sum1__1_i_219_n_0
    SLICE_X62Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.522 r  vga/xy_sum1__1_i_153/CO[3]
                         net (fo=1, routed)           0.000    30.522    vga/xy_sum1__1_i_153_n_0
    SLICE_X62Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.639 r  vga/xy_sum1__1_i_84/CO[3]
                         net (fo=1, routed)           0.000    30.639    vga/xy_sum1__1_i_84_n_0
    SLICE_X62Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    30.868 r  vga/xy_sum1__1_i_32/CO[2]
                         net (fo=39, routed)          0.717    31.585    vga/y_sum20_in[19]
    SLICE_X64Y6          LUT3 (Prop_lut3_I0_O)        0.310    31.895 r  vga/xy_sum1__1_i_315/O
                         net (fo=1, routed)           0.000    31.895    vga/xy_sum1__1_i_315_n_0
    SLICE_X64Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.427 r  vga/xy_sum1__1_i_277/CO[3]
                         net (fo=1, routed)           0.000    32.427    vga/xy_sum1__1_i_277_n_0
    SLICE_X64Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.541 r  vga/xy_sum1__1_i_224/CO[3]
                         net (fo=1, routed)           0.000    32.541    vga/xy_sum1__1_i_224_n_0
    SLICE_X64Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.655 r  vga/xy_sum1__1_i_158/CO[3]
                         net (fo=1, routed)           0.000    32.655    vga/xy_sum1__1_i_158_n_0
    SLICE_X64Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.769 r  vga/xy_sum1__1_i_87/CO[3]
                         net (fo=1, routed)           0.000    32.769    vga/xy_sum1__1_i_87_n_0
    SLICE_X64Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.883 r  vga/xy_sum1__1_i_33/CO[3]
                         net (fo=41, routed)          1.222    34.105    vga/y_sum20_in[18]
    SLICE_X66Y4          LUT3 (Prop_lut3_I0_O)        0.124    34.229 r  vga/xy_sum1_i_468/O
                         net (fo=1, routed)           0.000    34.229    vga/xy_sum1_i_468_n_0
    SLICE_X66Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.762 r  vga/xy_sum1_i_375/CO[3]
                         net (fo=1, routed)           0.000    34.762    vga/xy_sum1_i_375_n_0
    SLICE_X66Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.879 r  vga/xy_sum1__1_i_282/CO[3]
                         net (fo=1, routed)           0.000    34.879    vga/xy_sum1__1_i_282_n_0
    SLICE_X66Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.996 r  vga/xy_sum1__1_i_229/CO[3]
                         net (fo=1, routed)           0.000    34.996    vga/xy_sum1__1_i_229_n_0
    SLICE_X66Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.113 r  vga/xy_sum1__1_i_163/CO[3]
                         net (fo=1, routed)           0.000    35.113    vga/xy_sum1__1_i_163_n_0
    SLICE_X66Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.230 r  vga/xy_sum1__1_i_91/CO[3]
                         net (fo=1, routed)           0.000    35.230    vga/xy_sum1__1_i_91_n_0
    SLICE_X66Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    35.484 r  vga/xy_sum1__1_i_34/CO[0]
                         net (fo=43, routed)          0.878    36.362    vga/y_sum20_in[17]
    SLICE_X67Y6          LUT3 (Prop_lut3_I0_O)        0.367    36.729 r  vga/xy_sum1_i_463/O
                         net (fo=1, routed)           0.000    36.729    vga/xy_sum1_i_463_n_0
    SLICE_X67Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.279 r  vga/xy_sum1_i_374/CO[3]
                         net (fo=1, routed)           0.000    37.279    vga/xy_sum1_i_374_n_0
    SLICE_X67Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.393 r  vga/xy_sum1_i_289/CO[3]
                         net (fo=1, routed)           0.000    37.393    vga/xy_sum1_i_289_n_0
    SLICE_X67Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.507 r  vga/xy_sum1_i_204/CO[3]
                         net (fo=1, routed)           0.000    37.507    vga/xy_sum1_i_204_n_0
    SLICE_X67Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.621 r  vga/xy_sum1_i_119/CO[3]
                         net (fo=1, routed)           0.000    37.621    vga/xy_sum1_i_119_n_0
    SLICE_X67Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.735 r  vga/xy_sum1_i_47/CO[3]
                         net (fo=1, routed)           0.000    37.735    vga/xy_sum1_i_47_n_0
    SLICE_X67Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.892 r  vga/xy_sum1_i_19/CO[1]
                         net (fo=45, routed)          0.856    38.748    vga/y_sum20_in[16]
    SLICE_X65Y9          LUT3 (Prop_lut3_I0_O)        0.329    39.077 r  vga/xy_sum1_i_474/O
                         net (fo=1, routed)           0.000    39.077    vga/xy_sum1_i_474_n_0
    SLICE_X65Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.609 r  vga/xy_sum1_i_380/CO[3]
                         net (fo=1, routed)           0.000    39.609    vga/xy_sum1_i_380_n_0
    SLICE_X65Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.723 r  vga/xy_sum1_i_294/CO[3]
                         net (fo=1, routed)           0.000    39.723    vga/xy_sum1_i_294_n_0
    SLICE_X65Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.837 r  vga/xy_sum1_i_209/CO[3]
                         net (fo=1, routed)           0.000    39.837    vga/xy_sum1_i_209_n_0
    SLICE_X65Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.951 r  vga/xy_sum1_i_124/CO[3]
                         net (fo=1, routed)           0.000    39.951    vga/xy_sum1_i_124_n_0
    SLICE_X65Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.065 r  vga/xy_sum1_i_49/CO[3]
                         net (fo=1, routed)           0.000    40.065    vga/xy_sum1_i_49_n_0
    SLICE_X65Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    40.293 r  vga/xy_sum1_i_20/CO[2]
                         net (fo=47, routed)          0.798    41.090    vga/y_sum20_in[15]
    SLICE_X64Y12         LUT3 (Prop_lut3_I0_O)        0.313    41.403 r  vga/xy_sum1_i_479/O
                         net (fo=1, routed)           0.000    41.403    vga/xy_sum1_i_479_n_0
    SLICE_X64Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    41.935 r  vga/xy_sum1_i_385/CO[3]
                         net (fo=1, routed)           0.000    41.935    vga/xy_sum1_i_385_n_0
    SLICE_X64Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.049 r  vga/xy_sum1_i_299/CO[3]
                         net (fo=1, routed)           0.000    42.049    vga/xy_sum1_i_299_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.163 r  vga/xy_sum1_i_214/CO[3]
                         net (fo=1, routed)           0.000    42.163    vga/xy_sum1_i_214_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.277 r  vga/xy_sum1_i_129/CO[3]
                         net (fo=1, routed)           0.000    42.277    vga/xy_sum1_i_129_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.391 r  vga/xy_sum1_i_52/CO[3]
                         net (fo=1, routed)           0.000    42.391    vga/xy_sum1_i_52_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.505 r  vga/xy_sum1_i_21/CO[3]
                         net (fo=49, routed)          1.070    43.575    vga/y_sum20_in[14]
    SLICE_X65Y15         LUT3 (Prop_lut3_I0_O)        0.124    43.699 r  vga/xy_sum1_i_559/O
                         net (fo=1, routed)           0.000    43.699    vga/xy_sum1_i_559_n_0
    SLICE_X65Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    44.231 r  vga/xy_sum1_i_480/CO[3]
                         net (fo=1, routed)           0.000    44.231    vga/xy_sum1_i_480_n_0
    SLICE_X65Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.345 r  vga/xy_sum1_i_390/CO[3]
                         net (fo=1, routed)           0.000    44.345    vga/xy_sum1_i_390_n_0
    SLICE_X65Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.459 r  vga/xy_sum1_i_304/CO[3]
                         net (fo=1, routed)           0.000    44.459    vga/xy_sum1_i_304_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.573 r  vga/xy_sum1_i_219/CO[3]
                         net (fo=1, routed)           0.000    44.573    vga/xy_sum1_i_219_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.687 r  vga/xy_sum1_i_134/CO[3]
                         net (fo=1, routed)           0.000    44.687    vga/xy_sum1_i_134_n_0
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.801 r  vga/xy_sum1_i_56/CO[3]
                         net (fo=1, routed)           0.000    44.801    vga/xy_sum1_i_56_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.072 r  vga/xy_sum1_i_22/CO[0]
                         net (fo=51, routed)          0.556    45.629    vga/y_sum20_in[13]
    SLICE_X65Y22         LUT3 (Prop_lut3_I0_O)        0.373    46.002 r  vga/xy_sum1_i_563/O
                         net (fo=1, routed)           0.000    46.002    vga/xy_sum1_i_563_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.552 r  vga/xy_sum1_i_485/CO[3]
                         net (fo=1, routed)           0.000    46.552    vga/xy_sum1_i_485_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.666 r  vga/xy_sum1_i_395/CO[3]
                         net (fo=1, routed)           0.000    46.666    vga/xy_sum1_i_395_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.780 r  vga/xy_sum1_i_309/CO[3]
                         net (fo=1, routed)           0.009    46.789    vga/xy_sum1_i_309_n_0
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.903 r  vga/xy_sum1_i_224/CO[3]
                         net (fo=1, routed)           0.000    46.903    vga/xy_sum1_i_224_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.017 r  vga/xy_sum1_i_139/CO[3]
                         net (fo=1, routed)           0.000    47.017    vga/xy_sum1_i_139_n_0
    SLICE_X65Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.131 r  vga/xy_sum1_i_61/CO[3]
                         net (fo=1, routed)           0.000    47.131    vga/xy_sum1_i_61_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.288 r  vga/xy_sum1_i_24/CO[1]
                         net (fo=53, routed)          0.942    48.230    vga/y_sum20_in[12]
    SLICE_X67Y24         LUT3 (Prop_lut3_I0_O)        0.329    48.559 r  vga/xy_sum1_i_569/O
                         net (fo=1, routed)           0.000    48.559    vga/xy_sum1_i_569_n_0
    SLICE_X67Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    49.091 r  vga/xy_sum1_i_490/CO[3]
                         net (fo=1, routed)           0.009    49.100    vga/xy_sum1_i_490_n_0
    SLICE_X67Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.214 r  vga/xy_sum1_i_400/CO[3]
                         net (fo=1, routed)           0.000    49.214    vga/xy_sum1_i_400_n_0
    SLICE_X67Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.328 r  vga/xy_sum1_i_314/CO[3]
                         net (fo=1, routed)           0.000    49.328    vga/xy_sum1_i_314_n_0
    SLICE_X67Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.442 r  vga/xy_sum1_i_229/CO[3]
                         net (fo=1, routed)           0.000    49.442    vga/xy_sum1_i_229_n_0
    SLICE_X67Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.556 r  vga/xy_sum1_i_144/CO[3]
                         net (fo=1, routed)           0.000    49.556    vga/xy_sum1_i_144_n_0
    SLICE_X67Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.670 r  vga/xy_sum1_i_63/CO[3]
                         net (fo=1, routed)           0.000    49.670    vga/xy_sum1_i_63_n_0
    SLICE_X67Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    49.898 r  vga/xy_sum1_i_25/CO[2]
                         net (fo=55, routed)          0.752    50.650    vga/y_sum20_in[11]
    SLICE_X68Y27         LUT3 (Prop_lut3_I0_O)        0.313    50.963 r  vga/xy_sum1_i_573/O
                         net (fo=1, routed)           0.000    50.963    vga/xy_sum1_i_573_n_0
    SLICE_X68Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.513 r  vga/xy_sum1_i_495/CO[3]
                         net (fo=1, routed)           0.000    51.513    vga/xy_sum1_i_495_n_0
    SLICE_X68Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.627 r  vga/xy_sum1_i_405/CO[3]
                         net (fo=1, routed)           0.000    51.627    vga/xy_sum1_i_405_n_0
    SLICE_X68Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.741 r  vga/xy_sum1_i_319/CO[3]
                         net (fo=1, routed)           0.000    51.741    vga/xy_sum1_i_319_n_0
    SLICE_X68Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.855 r  vga/xy_sum1_i_234/CO[3]
                         net (fo=1, routed)           0.000    51.855    vga/xy_sum1_i_234_n_0
    SLICE_X68Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.969 r  vga/xy_sum1_i_149/CO[3]
                         net (fo=1, routed)           0.000    51.969    vga/xy_sum1_i_149_n_0
    SLICE_X68Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.083 r  vga/xy_sum1_i_66/CO[3]
                         net (fo=1, routed)           0.000    52.083    vga/xy_sum1_i_66_n_0
    SLICE_X68Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.197 r  vga/xy_sum1_i_26/CO[3]
                         net (fo=57, routed)          1.140    53.337    vga/y_sum20_in[10]
    SLICE_X69Y30         LUT3 (Prop_lut3_I0_O)        0.124    53.461 r  vga/xy_sum1_i_637/O
                         net (fo=1, routed)           0.000    53.461    vga/xy_sum1_i_637_n_0
    SLICE_X69Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    53.993 r  vga/xy_sum1_i_575/CO[3]
                         net (fo=1, routed)           0.000    53.993    vga/xy_sum1_i_575_n_0
    SLICE_X69Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.107 r  vga/xy_sum1_i_500/CO[3]
                         net (fo=1, routed)           0.000    54.107    vga/xy_sum1_i_500_n_0
    SLICE_X69Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.221 r  vga/xy_sum1_i_410/CO[3]
                         net (fo=1, routed)           0.000    54.221    vga/xy_sum1_i_410_n_0
    SLICE_X69Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.335 r  vga/xy_sum1_i_324/CO[3]
                         net (fo=1, routed)           0.000    54.335    vga/xy_sum1_i_324_n_0
    SLICE_X69Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.449 r  vga/xy_sum1_i_239/CO[3]
                         net (fo=1, routed)           0.000    54.449    vga/xy_sum1_i_239_n_0
    SLICE_X69Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.563 r  vga/xy_sum1_i_154/CO[3]
                         net (fo=1, routed)           0.000    54.563    vga/xy_sum1_i_154_n_0
    SLICE_X69Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.677 r  vga/xy_sum1_i_70/CO[3]
                         net (fo=1, routed)           0.000    54.677    vga/xy_sum1_i_70_n_0
    SLICE_X69Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    54.948 r  vga/xy_sum1_i_27/CO[0]
                         net (fo=59, routed)          0.686    55.634    vga/y_sum20_in[9]
    SLICE_X70Y36         LUT3 (Prop_lut3_I0_O)        0.373    56.007 r  vga/xy_sum1_i_642/O
                         net (fo=1, routed)           0.000    56.007    vga/xy_sum1_i_642_n_0
    SLICE_X70Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    56.520 r  vga/xy_sum1_i_580/CO[3]
                         net (fo=1, routed)           0.000    56.520    vga/xy_sum1_i_580_n_0
    SLICE_X70Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.637 r  vga/xy_sum1_i_505/CO[3]
                         net (fo=1, routed)           0.000    56.637    vga/xy_sum1_i_505_n_0
    SLICE_X70Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.754 r  vga/xy_sum1_i_415/CO[3]
                         net (fo=1, routed)           0.000    56.754    vga/xy_sum1_i_415_n_0
    SLICE_X70Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.871 r  vga/xy_sum1_i_329/CO[3]
                         net (fo=1, routed)           0.000    56.871    vga/xy_sum1_i_329_n_0
    SLICE_X70Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.988 r  vga/xy_sum1_i_244/CO[3]
                         net (fo=1, routed)           0.000    56.988    vga/xy_sum1_i_244_n_0
    SLICE_X70Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.105 r  vga/xy_sum1_i_159/CO[3]
                         net (fo=1, routed)           0.000    57.105    vga/xy_sum1_i_159_n_0
    SLICE_X70Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.222 r  vga/xy_sum1_i_75/CO[3]
                         net (fo=1, routed)           0.000    57.222    vga/xy_sum1_i_75_n_0
    SLICE_X70Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.379 r  vga/xy_sum1_i_29/CO[1]
                         net (fo=61, routed)          0.967    58.346    vga/y_sum20_in[8]
    SLICE_X73Y38         LUT3 (Prop_lut3_I0_O)        0.332    58.678 r  vga/xy_sum1_i_646/O
                         net (fo=1, routed)           0.000    58.678    vga/xy_sum1_i_646_n_0
    SLICE_X73Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.228 r  vga/xy_sum1_i_585/CO[3]
                         net (fo=1, routed)           0.000    59.228    vga/xy_sum1_i_585_n_0
    SLICE_X73Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.342 r  vga/xy_sum1_i_510/CO[3]
                         net (fo=1, routed)           0.000    59.342    vga/xy_sum1_i_510_n_0
    SLICE_X73Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.456 r  vga/xy_sum1_i_420/CO[3]
                         net (fo=1, routed)           0.000    59.456    vga/xy_sum1_i_420_n_0
    SLICE_X73Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.570 r  vga/xy_sum1_i_334/CO[3]
                         net (fo=1, routed)           0.000    59.570    vga/xy_sum1_i_334_n_0
    SLICE_X73Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.684 r  vga/xy_sum1_i_249/CO[3]
                         net (fo=1, routed)           0.000    59.684    vga/xy_sum1_i_249_n_0
    SLICE_X73Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.798 r  vga/xy_sum1_i_164/CO[3]
                         net (fo=1, routed)           0.000    59.798    vga/xy_sum1_i_164_n_0
    SLICE_X73Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.912 r  vga/xy_sum1_i_77/CO[3]
                         net (fo=1, routed)           0.000    59.912    vga/xy_sum1_i_77_n_0
    SLICE_X73Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    60.140 r  vga/xy_sum1_i_30/CO[2]
                         net (fo=63, routed)          0.800    60.940    vga/y_sum20_in[7]
    SLICE_X74Y41         LUT3 (Prop_lut3_I0_O)        0.313    61.253 r  vga/xy_sum1_i_651/O
                         net (fo=1, routed)           0.000    61.253    vga/xy_sum1_i_651_n_0
    SLICE_X74Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.786 r  vga/xy_sum1_i_590/CO[3]
                         net (fo=1, routed)           0.000    61.786    vga/xy_sum1_i_590_n_0
    SLICE_X74Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.903 r  vga/xy_sum1_i_515/CO[3]
                         net (fo=1, routed)           0.000    61.903    vga/xy_sum1_i_515_n_0
    SLICE_X74Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.020 r  vga/xy_sum1_i_425/CO[3]
                         net (fo=1, routed)           0.000    62.020    vga/xy_sum1_i_425_n_0
    SLICE_X74Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.137 r  vga/xy_sum1_i_339/CO[3]
                         net (fo=1, routed)           0.000    62.137    vga/xy_sum1_i_339_n_0
    SLICE_X74Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.254 r  vga/xy_sum1_i_254/CO[3]
                         net (fo=1, routed)           0.000    62.254    vga/xy_sum1_i_254_n_0
    SLICE_X74Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.371 r  vga/xy_sum1_i_169/CO[3]
                         net (fo=1, routed)           0.000    62.371    vga/xy_sum1_i_169_n_0
    SLICE_X74Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.488 r  vga/xy_sum1_i_80/CO[3]
                         net (fo=1, routed)           0.000    62.488    vga/xy_sum1_i_80_n_0
    SLICE_X74Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.605 r  vga/xy_sum1_i_31/CO[3]
                         net (fo=65, routed)          1.029    63.634    vga/y_sum20_in[6]
    SLICE_X73Y46         LUT3 (Prop_lut3_I0_O)        0.124    63.758 r  vga/xy_sum1_i_657/O
                         net (fo=1, routed)           0.000    63.758    vga/xy_sum1_i_657_n_0
    SLICE_X73Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    64.290 r  vga/xy_sum1_i_595/CO[3]
                         net (fo=1, routed)           0.000    64.290    vga/xy_sum1_i_595_n_0
    SLICE_X73Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.404 r  vga/xy_sum1_i_520/CO[3]
                         net (fo=1, routed)           0.000    64.404    vga/xy_sum1_i_520_n_0
    SLICE_X73Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.518 r  vga/xy_sum1_i_430/CO[3]
                         net (fo=1, routed)           0.000    64.518    vga/xy_sum1_i_430_n_0
    SLICE_X73Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.632 r  vga/xy_sum1_i_344/CO[3]
                         net (fo=1, routed)           0.001    64.633    vga/xy_sum1_i_344_n_0
    SLICE_X73Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.747 r  vga/xy_sum1_i_259/CO[3]
                         net (fo=1, routed)           0.000    64.747    vga/xy_sum1_i_259_n_0
    SLICE_X73Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.861 r  vga/xy_sum1_i_174/CO[3]
                         net (fo=1, routed)           0.000    64.861    vga/xy_sum1_i_174_n_0
    SLICE_X73Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.975 r  vga/xy_sum1_i_84/CO[3]
                         net (fo=1, routed)           0.000    64.975    vga/xy_sum1_i_84_n_0
    SLICE_X73Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.089 r  vga/xy_sum1_i_32/CO[3]
                         net (fo=65, routed)          1.258    66.347    vga/y_sum20_in[5]
    SLICE_X72Y49         LUT3 (Prop_lut3_I0_O)        0.124    66.471 r  vga/xy_sum1_i_662/O
                         net (fo=1, routed)           0.000    66.471    vga/xy_sum1_i_662_n_0
    SLICE_X72Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    67.003 r  vga/xy_sum1_i_600/CO[3]
                         net (fo=1, routed)           0.001    67.004    vga/xy_sum1_i_600_n_0
    SLICE_X72Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.118 r  vga/xy_sum1_i_525/CO[3]
                         net (fo=1, routed)           0.000    67.118    vga/xy_sum1_i_525_n_0
    SLICE_X72Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.232 r  vga/xy_sum1_i_435/CO[3]
                         net (fo=1, routed)           0.000    67.232    vga/xy_sum1_i_435_n_0
    SLICE_X72Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.346 r  vga/xy_sum1_i_349/CO[3]
                         net (fo=1, routed)           0.000    67.346    vga/xy_sum1_i_349_n_0
    SLICE_X72Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.460 r  vga/xy_sum1_i_264/CO[3]
                         net (fo=1, routed)           0.000    67.460    vga/xy_sum1_i_264_n_0
    SLICE_X72Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.574 r  vga/xy_sum1_i_179/CO[3]
                         net (fo=1, routed)           0.000    67.574    vga/xy_sum1_i_179_n_0
    SLICE_X72Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.688 r  vga/xy_sum1_i_94/CO[3]
                         net (fo=1, routed)           0.000    67.688    vga/xy_sum1_i_94_n_0
    SLICE_X72Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.802 r  vga/xy_sum1_i_34/CO[3]
                         net (fo=65, routed)          1.379    69.181    vga/y_sum20_in[4]
    SLICE_X71Y51         LUT3 (Prop_lut3_I0_O)        0.124    69.305 r  vga/xy_sum1_i_667/O
                         net (fo=1, routed)           0.000    69.305    vga/xy_sum1_i_667_n_0
    SLICE_X71Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    69.837 r  vga/xy_sum1_i_605/CO[3]
                         net (fo=1, routed)           0.000    69.837    vga/xy_sum1_i_605_n_0
    SLICE_X71Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.951 r  vga/xy_sum1_i_530/CO[3]
                         net (fo=1, routed)           0.000    69.951    vga/xy_sum1_i_530_n_0
    SLICE_X71Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.065 r  vga/xy_sum1_i_440/CO[3]
                         net (fo=1, routed)           0.000    70.065    vga/xy_sum1_i_440_n_0
    SLICE_X71Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.179 r  vga/xy_sum1_i_354/CO[3]
                         net (fo=1, routed)           0.000    70.179    vga/xy_sum1_i_354_n_0
    SLICE_X71Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.293 r  vga/xy_sum1_i_269/CO[3]
                         net (fo=1, routed)           0.000    70.293    vga/xy_sum1_i_269_n_0
    SLICE_X71Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.407 r  vga/xy_sum1_i_184/CO[3]
                         net (fo=1, routed)           0.000    70.407    vga/xy_sum1_i_184_n_0
    SLICE_X71Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.521 r  vga/xy_sum1_i_99/CO[3]
                         net (fo=1, routed)           0.000    70.521    vga/xy_sum1_i_99_n_0
    SLICE_X71Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.635 r  vga/xy_sum1_i_35/CO[3]
                         net (fo=65, routed)          1.208    71.843    vga/y_sum20_in[3]
    SLICE_X70Y55         LUT3 (Prop_lut3_I0_O)        0.124    71.967 r  vga/xy_sum1_i_672/O
                         net (fo=1, routed)           0.000    71.967    vga/xy_sum1_i_672_n_0
    SLICE_X70Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    72.480 r  vga/xy_sum1_i_610/CO[3]
                         net (fo=1, routed)           0.000    72.480    vga/xy_sum1_i_610_n_0
    SLICE_X70Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.597 r  vga/xy_sum1_i_535/CO[3]
                         net (fo=1, routed)           0.000    72.597    vga/xy_sum1_i_535_n_0
    SLICE_X70Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.714 r  vga/xy_sum1_i_445/CO[3]
                         net (fo=1, routed)           0.000    72.714    vga/xy_sum1_i_445_n_0
    SLICE_X70Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.831 r  vga/xy_sum1_i_359/CO[3]
                         net (fo=1, routed)           0.000    72.831    vga/xy_sum1_i_359_n_0
    SLICE_X70Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.948 r  vga/xy_sum1_i_274/CO[3]
                         net (fo=1, routed)           0.000    72.948    vga/xy_sum1_i_274_n_0
    SLICE_X70Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.065 r  vga/xy_sum1_i_189/CO[3]
                         net (fo=1, routed)           0.000    73.065    vga/xy_sum1_i_189_n_0
    SLICE_X70Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.182 r  vga/xy_sum1_i_104/CO[3]
                         net (fo=1, routed)           0.000    73.182    vga/xy_sum1_i_104_n_0
    SLICE_X70Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.299 r  vga/xy_sum1_i_36/CO[3]
                         net (fo=65, routed)          1.126    74.425    vga/y_sum20_in[2]
    SLICE_X69Y59         LUT3 (Prop_lut3_I0_O)        0.124    74.549 r  vga/xy_sum1_i_628/O
                         net (fo=1, routed)           0.000    74.549    vga/xy_sum1_i_628_n_0
    SLICE_X69Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    75.081 r  vga/xy_sum1_i_546/CO[3]
                         net (fo=1, routed)           0.000    75.081    vga/xy_sum1_i_546_n_0
    SLICE_X69Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.195 r  vga/xy_sum1_i_540/CO[3]
                         net (fo=1, routed)           0.000    75.195    vga/xy_sum1_i_540_n_0
    SLICE_X69Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.309 r  vga/xy_sum1_i_450/CO[3]
                         net (fo=1, routed)           0.000    75.309    vga/xy_sum1_i_450_n_0
    SLICE_X69Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.423 r  vga/xy_sum1_i_364/CO[3]
                         net (fo=1, routed)           0.000    75.423    vga/xy_sum1_i_364_n_0
    SLICE_X69Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.537 r  vga/xy_sum1_i_279/CO[3]
                         net (fo=1, routed)           0.000    75.537    vga/xy_sum1_i_279_n_0
    SLICE_X69Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.651 r  vga/xy_sum1_i_194/CO[3]
                         net (fo=1, routed)           0.000    75.651    vga/xy_sum1_i_194_n_0
    SLICE_X69Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.765 r  vga/xy_sum1_i_109/CO[3]
                         net (fo=1, routed)           0.000    75.765    vga/xy_sum1_i_109_n_0
    SLICE_X69Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.879 r  vga/xy_sum1_i_37/CO[3]
                         net (fo=63, routed)          1.525    77.404    vga/y_sum20_in[1]
    SLICE_X72Y59         LUT3 (Prop_lut3_I0_O)        0.124    77.528 r  vga/xy_sum1_i_623/O
                         net (fo=1, routed)           0.000    77.528    vga/xy_sum1_i_623_n_0
    SLICE_X72Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    78.060 r  vga/xy_sum1_i_545/CO[3]
                         net (fo=1, routed)           0.000    78.060    vga/xy_sum1_i_545_n_0
    SLICE_X72Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.174 r  vga/xy_sum1_i_455/CO[3]
                         net (fo=1, routed)           0.000    78.174    vga/xy_sum1_i_455_n_0
    SLICE_X72Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.288 r  vga/xy_sum1_i_369/CO[3]
                         net (fo=1, routed)           0.000    78.288    vga/xy_sum1_i_369_n_0
    SLICE_X72Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.402 r  vga/xy_sum1_i_284/CO[3]
                         net (fo=1, routed)           0.000    78.402    vga/xy_sum1_i_284_n_0
    SLICE_X72Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.516 r  vga/xy_sum1_i_199/CO[3]
                         net (fo=1, routed)           0.000    78.516    vga/xy_sum1_i_199_n_0
    SLICE_X72Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.630 r  vga/xy_sum1_i_114/CO[3]
                         net (fo=1, routed)           0.000    78.630    vga/xy_sum1_i_114_n_0
    SLICE_X72Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.744 r  vga/xy_sum1_i_38/CO[3]
                         net (fo=1, routed)           0.000    78.744    vga/xy_sum1_i_38_n_0
    SLICE_X72Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.858 f  vga/xy_sum1_i_17/CO[3]
                         net (fo=6, routed)           1.212    80.070    vga/vgaposcontrol/y_sum20_in[0]
    SLICE_X68Y60         LUT1 (Prop_lut1_I0_O)        0.124    80.194 r  vga/vgaposcontrol/xy_sum1_i_89/O
                         net (fo=1, routed)           0.324    80.518    vga/vgaposcontrol/xy_sum1_i_89_n_0
    SLICE_X71Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    81.098 r  vga/vgaposcontrol/xy_sum1_i_33/CO[3]
                         net (fo=1, routed)           0.000    81.098    vga/vgaposcontrol/xy_sum1_i_33_n_0
    SLICE_X71Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.212 r  vga/vgaposcontrol/xy_sum1_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.212    vga/vgaposcontrol/xy_sum1_i_28_n_0
    SLICE_X71Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.326 r  vga/vgaposcontrol/xy_sum1_i_23/CO[3]
                         net (fo=1, routed)           0.000    81.326    vga/vgaposcontrol/xy_sum1_i_23_n_0
    SLICE_X71Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    81.660 r  vga/vgaposcontrol/xy_sum1_i_18/O[1]
                         net (fo=3, routed)           0.546    82.206    vga/vgaposcontrol/y_sum2[14]
    SLICE_X75Y63         LUT3 (Prop_lut3_I0_O)        0.303    82.509 r  vga/vgaposcontrol/xy_sum1_i_3/O
                         net (fo=2, routed)           0.569    83.077    vga/in[14]
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    86.928 r  vga/xy_sum1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    86.930    vga/xy_sum1__0_n_106
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    88.448 r  vga/xy_sum1__1/P[1]
                         net (fo=2, routed)           1.120    89.568    vga/xy_sum1__1_n_104
    SLICE_X77Y59         LUT2 (Prop_lut2_I0_O)        0.124    89.692 r  vga/xy_sum[19]_i_8/O
                         net (fo=1, routed)           0.000    89.692    vga/xy_sum[19]_i_8_n_0
    SLICE_X77Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    90.090 r  vga/xy_sum_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    90.090    vga/xy_sum_reg[19]_i_6_n_0
    SLICE_X77Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    90.424 r  vga/xy_sum_reg[23]_i_6/O[1]
                         net (fo=1, routed)           0.927    91.351    vga/xy_sum_reg[23]_i_6_n_6
    SLICE_X70Y51         LUT2 (Prop_lut2_I1_O)        0.303    91.654 r  vga/xy_sum[23]_i_4/O
                         net (fo=1, routed)           0.000    91.654    vga/xy_sum[23]_i_4_n_0
    SLICE_X70Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.187 r  vga/xy_sum_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    92.187    vga/xy_sum_reg[23]_i_1_n_0
    SLICE_X70Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    92.518 r  vga/xy_sum_reg[27]_i_1/O[3]
                         net (fo=3, routed)           1.155    93.673    vga/xy_sum_reg[27]_i_1_n_4
    DSP48_X1Y19          DSP48E1                                      r  vga/b_up2__1/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    41.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.683    43.350    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    39.656 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    41.579    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.670 r  div/inst/clkout1_buf/O
                         net (fo=279, routed)         1.758    43.427    vga/clk_out1
    DSP48_X1Y19          DSP48E1                                      r  vga/b_up2__1/CLK
                         clock pessimism              0.087    43.515    
                         clock uncertainty           -0.095    43.420    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.633    42.787    vga/b_up2__1
  -------------------------------------------------------------------
                         required time                         42.787    
                         arrival time                         -93.673    
  -------------------------------------------------------------------
                         slack                                -50.886    

Slack (VIOLATED) :        -50.880ns  (required time - arrival time)
  Source:                 vga/vgaposcontrol/y_poi_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            vga/k_up1__2/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        91.709ns  (logic 54.665ns (59.607%)  route 37.044ns (40.393%))
  Logic Levels:           235  (CARRY4=196 DSP48E1=2 LUT1=2 LUT2=3 LUT3=32)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.691ns = ( 43.358 - 41.667 ) 
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.809     1.809    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  div/inst/clkout1_buf/O
                         net (fo=279, routed)         1.805     1.807    vga/vgaposcontrol/clk_out1
    SLICE_X64Y0          FDRE                                         r  vga/vgaposcontrol/y_poi_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y0          FDRE (Prop_fdre_C_Q)         0.456     2.263 f  vga/vgaposcontrol/y_poi_reg[0]/Q
                         net (fo=14, routed)          0.345     2.609    vga/vgaposcontrol/y_poi[0]
    SLICE_X63Y0          LUT1 (Prop_lut1_I0_O)        0.124     2.733 r  vga/vgaposcontrol/red3__0_i_4/O
                         net (fo=6, routed)           0.346     3.079    vga/vgaposcontrol/A[0]
    SLICE_X62Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.674 r  vga/vgaposcontrol/xy_sum1__1_i_287/CO[3]
                         net (fo=1, routed)           0.000     3.674    vga/vgaposcontrol/xy_sum1__1_i_287_n_0
    SLICE_X62Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.791 r  vga/vgaposcontrol/xy_sum1__1_i_234/CO[3]
                         net (fo=1, routed)           0.000     3.791    vga/vgaposcontrol/xy_sum1__1_i_234_n_0
    SLICE_X62Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.908 r  vga/vgaposcontrol/xy_sum1__1_i_168/CO[3]
                         net (fo=40, routed)          1.056     4.963    vga/vgaposcontrol/xy_sum1__1[0]
    SLICE_X59Y0          LUT2 (Prop_lut2_I0_O)        0.124     5.087 r  vga/vgaposcontrol/xy_sum1__1_i_98/O
                         net (fo=1, routed)           0.000     5.087    vga/vgaposcontrol_n_358
    SLICE_X59Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.619 r  vga/xy_sum1__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.619    vga/xy_sum1__1_i_38_n_0
    SLICE_X59Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.733 r  vga/xy_sum1__1_i_17/CO[3]
                         net (fo=15, routed)          0.974     6.707    vga/y_sum20_in[31]
    SLICE_X58Y0          LUT3 (Prop_lut3_I0_O)        0.124     6.831 r  vga/xy_sum1__1_i_102/O
                         net (fo=1, routed)           0.000     6.831    vga/xy_sum1__1_i_102_n_0
    SLICE_X58Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.344 r  vga/xy_sum1__1_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.344    vga/xy_sum1__1_i_45_n_0
    SLICE_X58Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.461 r  vga/xy_sum1__1_i_18/CO[3]
                         net (fo=17, routed)          0.931     8.392    vga/y_sum20_in[30]
    SLICE_X57Y1          LUT3 (Prop_lut3_I0_O)        0.124     8.516 r  vga/xy_sum1__1_i_172/O
                         net (fo=1, routed)           0.000     8.516    vga/xy_sum1__1_i_172_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.066 r  vga/xy_sum1__1_i_103/CO[3]
                         net (fo=1, routed)           0.000     9.066    vga/xy_sum1__1_i_103_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.180 r  vga/xy_sum1__1_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.180    vga/xy_sum1__1_i_49_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.451 r  vga/xy_sum1__1_i_19/CO[0]
                         net (fo=19, routed)          0.637    10.089    vga/y_sum20_in[29]
    SLICE_X58Y3          LUT3 (Prop_lut3_I0_O)        0.373    10.462 r  vga/xy_sum1__1_i_178/O
                         net (fo=1, routed)           0.000    10.462    vga/xy_sum1__1_i_178_n_0
    SLICE_X58Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.975 r  vga/xy_sum1__1_i_108/CO[3]
                         net (fo=1, routed)           0.000    10.975    vga/xy_sum1__1_i_108_n_0
    SLICE_X58Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.092 r  vga/xy_sum1__1_i_54/CO[3]
                         net (fo=1, routed)           0.000    11.092    vga/xy_sum1__1_i_54_n_0
    SLICE_X58Y5          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.249 r  vga/xy_sum1__1_i_21/CO[1]
                         net (fo=21, routed)          0.774    12.022    vga/y_sum20_in[28]
    SLICE_X61Y2          LUT3 (Prop_lut3_I0_O)        0.332    12.354 r  vga/xy_sum1__1_i_183/O
                         net (fo=1, routed)           0.000    12.354    vga/xy_sum1__1_i_183_n_0
    SLICE_X61Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.886 r  vga/xy_sum1__1_i_113/CO[3]
                         net (fo=1, routed)           0.000    12.886    vga/xy_sum1__1_i_113_n_0
    SLICE_X61Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.000 r  vga/xy_sum1__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.000    vga/xy_sum1__1_i_56_n_0
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.228 r  vga/xy_sum1__1_i_22/CO[2]
                         net (fo=23, routed)          0.751    13.980    vga/y_sum20_in[27]
    SLICE_X63Y1          LUT3 (Prop_lut3_I0_O)        0.313    14.293 r  vga/xy_sum1__1_i_187/O
                         net (fo=1, routed)           0.000    14.293    vga/xy_sum1__1_i_187_n_0
    SLICE_X63Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.843 r  vga/xy_sum1__1_i_118/CO[3]
                         net (fo=1, routed)           0.000    14.843    vga/xy_sum1__1_i_118_n_0
    SLICE_X63Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.957 r  vga/xy_sum1__1_i_59/CO[3]
                         net (fo=1, routed)           0.000    14.957    vga/xy_sum1__1_i_59_n_0
    SLICE_X63Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.071 r  vga/xy_sum1__1_i_23/CO[3]
                         net (fo=25, routed)          0.987    16.058    vga/y_sum20_in[26]
    SLICE_X64Y2          LUT3 (Prop_lut3_I0_O)        0.124    16.182 r  vga/xy_sum1__1_i_245/O
                         net (fo=1, routed)           0.000    16.182    vga/xy_sum1__1_i_245_n_0
    SLICE_X64Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.732 r  vga/xy_sum1__1_i_189/CO[3]
                         net (fo=1, routed)           0.000    16.732    vga/xy_sum1__1_i_189_n_0
    SLICE_X64Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.846 r  vga/xy_sum1__1_i_123/CO[3]
                         net (fo=1, routed)           0.000    16.846    vga/xy_sum1__1_i_123_n_0
    SLICE_X64Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.960 r  vga/xy_sum1__1_i_63/CO[3]
                         net (fo=1, routed)           0.000    16.960    vga/xy_sum1__1_i_63_n_0
    SLICE_X64Y5          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.231 r  vga/xy_sum1__1_i_24/CO[0]
                         net (fo=27, routed)          0.732    17.963    vga/y_sum20_in[25]
    SLICE_X65Y5          LUT3 (Prop_lut3_I0_O)        0.373    18.336 r  vga/xy_sum1__1_i_250/O
                         net (fo=1, routed)           0.000    18.336    vga/xy_sum1__1_i_250_n_0
    SLICE_X65Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.886 r  vga/xy_sum1__1_i_194/CO[3]
                         net (fo=1, routed)           0.000    18.886    vga/xy_sum1__1_i_194_n_0
    SLICE_X65Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.000 r  vga/xy_sum1__1_i_128/CO[3]
                         net (fo=1, routed)           0.000    19.000    vga/xy_sum1__1_i_128_n_0
    SLICE_X65Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.114 r  vga/xy_sum1__1_i_68/CO[3]
                         net (fo=1, routed)           0.000    19.114    vga/xy_sum1__1_i_68_n_0
    SLICE_X65Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.271 r  vga/xy_sum1__1_i_26/CO[1]
                         net (fo=29, routed)          1.042    20.313    vga/y_sum20_in[24]
    SLICE_X61Y6          LUT3 (Prop_lut3_I0_O)        0.329    20.642 r  vga/xy_sum1__1_i_256/O
                         net (fo=1, routed)           0.000    20.642    vga/xy_sum1__1_i_256_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.174 r  vga/xy_sum1__1_i_199/CO[3]
                         net (fo=1, routed)           0.000    21.174    vga/xy_sum1__1_i_199_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.288 r  vga/xy_sum1__1_i_133/CO[3]
                         net (fo=1, routed)           0.000    21.288    vga/xy_sum1__1_i_133_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.402 r  vga/xy_sum1__1_i_70/CO[3]
                         net (fo=1, routed)           0.000    21.402    vga/xy_sum1__1_i_70_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.630 r  vga/xy_sum1__1_i_27/CO[2]
                         net (fo=31, routed)          0.789    22.419    vga/y_sum20_in[23]
    SLICE_X58Y6          LUT3 (Prop_lut3_I0_O)        0.313    22.732 r  vga/xy_sum1__1_i_261/O
                         net (fo=1, routed)           0.000    22.732    vga/xy_sum1__1_i_261_n_0
    SLICE_X58Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.245 r  vga/xy_sum1__1_i_204/CO[3]
                         net (fo=1, routed)           0.000    23.245    vga/xy_sum1__1_i_204_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.362 r  vga/xy_sum1__1_i_138/CO[3]
                         net (fo=1, routed)           0.000    23.362    vga/xy_sum1__1_i_138_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.479 r  vga/xy_sum1__1_i_73/CO[3]
                         net (fo=1, routed)           0.000    23.479    vga/xy_sum1__1_i_73_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.596 r  vga/xy_sum1__1_i_28/CO[3]
                         net (fo=33, routed)          1.250    24.846    vga/y_sum20_in[22]
    SLICE_X60Y3          LUT3 (Prop_lut3_I0_O)        0.124    24.970 r  vga/xy_sum1__1_i_299/O
                         net (fo=1, routed)           0.000    24.970    vga/xy_sum1__1_i_299_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.503 r  vga/xy_sum1__1_i_262/CO[3]
                         net (fo=1, routed)           0.000    25.503    vga/xy_sum1__1_i_262_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.620 r  vga/xy_sum1__1_i_209/CO[3]
                         net (fo=1, routed)           0.000    25.620    vga/xy_sum1__1_i_209_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.737 r  vga/xy_sum1__1_i_143/CO[3]
                         net (fo=1, routed)           0.000    25.737    vga/xy_sum1__1_i_143_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.854 r  vga/xy_sum1__1_i_77/CO[3]
                         net (fo=1, routed)           0.000    25.854    vga/xy_sum1__1_i_77_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    26.108 r  vga/xy_sum1__1_i_29/CO[0]
                         net (fo=35, routed)          0.929    27.037    vga/y_sum20_in[21]
    SLICE_X63Y5          LUT3 (Prop_lut3_I0_O)        0.367    27.404 r  vga/xy_sum1__1_i_305/O
                         net (fo=1, routed)           0.000    27.404    vga/xy_sum1__1_i_305_n_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.936 r  vga/xy_sum1__1_i_267/CO[3]
                         net (fo=1, routed)           0.000    27.936    vga/xy_sum1__1_i_267_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.050 r  vga/xy_sum1__1_i_214/CO[3]
                         net (fo=1, routed)           0.000    28.050    vga/xy_sum1__1_i_214_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.164 r  vga/xy_sum1__1_i_148/CO[3]
                         net (fo=1, routed)           0.000    28.164    vga/xy_sum1__1_i_148_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.278 r  vga/xy_sum1__1_i_82/CO[3]
                         net (fo=1, routed)           0.000    28.278    vga/xy_sum1__1_i_82_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.435 r  vga/xy_sum1__1_i_31/CO[1]
                         net (fo=37, routed)          0.991    29.426    vga/y_sum20_in[20]
    SLICE_X62Y4          LUT3 (Prop_lut3_I0_O)        0.329    29.755 r  vga/xy_sum1__1_i_309/O
                         net (fo=1, routed)           0.000    29.755    vga/xy_sum1__1_i_309_n_0
    SLICE_X62Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.288 r  vga/xy_sum1__1_i_272/CO[3]
                         net (fo=1, routed)           0.000    30.288    vga/xy_sum1__1_i_272_n_0
    SLICE_X62Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.405 r  vga/xy_sum1__1_i_219/CO[3]
                         net (fo=1, routed)           0.000    30.405    vga/xy_sum1__1_i_219_n_0
    SLICE_X62Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.522 r  vga/xy_sum1__1_i_153/CO[3]
                         net (fo=1, routed)           0.000    30.522    vga/xy_sum1__1_i_153_n_0
    SLICE_X62Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.639 r  vga/xy_sum1__1_i_84/CO[3]
                         net (fo=1, routed)           0.000    30.639    vga/xy_sum1__1_i_84_n_0
    SLICE_X62Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    30.868 r  vga/xy_sum1__1_i_32/CO[2]
                         net (fo=39, routed)          0.717    31.585    vga/y_sum20_in[19]
    SLICE_X64Y6          LUT3 (Prop_lut3_I0_O)        0.310    31.895 r  vga/xy_sum1__1_i_315/O
                         net (fo=1, routed)           0.000    31.895    vga/xy_sum1__1_i_315_n_0
    SLICE_X64Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.427 r  vga/xy_sum1__1_i_277/CO[3]
                         net (fo=1, routed)           0.000    32.427    vga/xy_sum1__1_i_277_n_0
    SLICE_X64Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.541 r  vga/xy_sum1__1_i_224/CO[3]
                         net (fo=1, routed)           0.000    32.541    vga/xy_sum1__1_i_224_n_0
    SLICE_X64Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.655 r  vga/xy_sum1__1_i_158/CO[3]
                         net (fo=1, routed)           0.000    32.655    vga/xy_sum1__1_i_158_n_0
    SLICE_X64Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.769 r  vga/xy_sum1__1_i_87/CO[3]
                         net (fo=1, routed)           0.000    32.769    vga/xy_sum1__1_i_87_n_0
    SLICE_X64Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.883 r  vga/xy_sum1__1_i_33/CO[3]
                         net (fo=41, routed)          1.222    34.105    vga/y_sum20_in[18]
    SLICE_X66Y4          LUT3 (Prop_lut3_I0_O)        0.124    34.229 r  vga/xy_sum1_i_468/O
                         net (fo=1, routed)           0.000    34.229    vga/xy_sum1_i_468_n_0
    SLICE_X66Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.762 r  vga/xy_sum1_i_375/CO[3]
                         net (fo=1, routed)           0.000    34.762    vga/xy_sum1_i_375_n_0
    SLICE_X66Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.879 r  vga/xy_sum1__1_i_282/CO[3]
                         net (fo=1, routed)           0.000    34.879    vga/xy_sum1__1_i_282_n_0
    SLICE_X66Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.996 r  vga/xy_sum1__1_i_229/CO[3]
                         net (fo=1, routed)           0.000    34.996    vga/xy_sum1__1_i_229_n_0
    SLICE_X66Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.113 r  vga/xy_sum1__1_i_163/CO[3]
                         net (fo=1, routed)           0.000    35.113    vga/xy_sum1__1_i_163_n_0
    SLICE_X66Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.230 r  vga/xy_sum1__1_i_91/CO[3]
                         net (fo=1, routed)           0.000    35.230    vga/xy_sum1__1_i_91_n_0
    SLICE_X66Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    35.484 r  vga/xy_sum1__1_i_34/CO[0]
                         net (fo=43, routed)          0.878    36.362    vga/y_sum20_in[17]
    SLICE_X67Y6          LUT3 (Prop_lut3_I0_O)        0.367    36.729 r  vga/xy_sum1_i_463/O
                         net (fo=1, routed)           0.000    36.729    vga/xy_sum1_i_463_n_0
    SLICE_X67Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.279 r  vga/xy_sum1_i_374/CO[3]
                         net (fo=1, routed)           0.000    37.279    vga/xy_sum1_i_374_n_0
    SLICE_X67Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.393 r  vga/xy_sum1_i_289/CO[3]
                         net (fo=1, routed)           0.000    37.393    vga/xy_sum1_i_289_n_0
    SLICE_X67Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.507 r  vga/xy_sum1_i_204/CO[3]
                         net (fo=1, routed)           0.000    37.507    vga/xy_sum1_i_204_n_0
    SLICE_X67Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.621 r  vga/xy_sum1_i_119/CO[3]
                         net (fo=1, routed)           0.000    37.621    vga/xy_sum1_i_119_n_0
    SLICE_X67Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.735 r  vga/xy_sum1_i_47/CO[3]
                         net (fo=1, routed)           0.000    37.735    vga/xy_sum1_i_47_n_0
    SLICE_X67Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.892 r  vga/xy_sum1_i_19/CO[1]
                         net (fo=45, routed)          0.856    38.748    vga/y_sum20_in[16]
    SLICE_X65Y9          LUT3 (Prop_lut3_I0_O)        0.329    39.077 r  vga/xy_sum1_i_474/O
                         net (fo=1, routed)           0.000    39.077    vga/xy_sum1_i_474_n_0
    SLICE_X65Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.609 r  vga/xy_sum1_i_380/CO[3]
                         net (fo=1, routed)           0.000    39.609    vga/xy_sum1_i_380_n_0
    SLICE_X65Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.723 r  vga/xy_sum1_i_294/CO[3]
                         net (fo=1, routed)           0.000    39.723    vga/xy_sum1_i_294_n_0
    SLICE_X65Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.837 r  vga/xy_sum1_i_209/CO[3]
                         net (fo=1, routed)           0.000    39.837    vga/xy_sum1_i_209_n_0
    SLICE_X65Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.951 r  vga/xy_sum1_i_124/CO[3]
                         net (fo=1, routed)           0.000    39.951    vga/xy_sum1_i_124_n_0
    SLICE_X65Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.065 r  vga/xy_sum1_i_49/CO[3]
                         net (fo=1, routed)           0.000    40.065    vga/xy_sum1_i_49_n_0
    SLICE_X65Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    40.293 r  vga/xy_sum1_i_20/CO[2]
                         net (fo=47, routed)          0.798    41.090    vga/y_sum20_in[15]
    SLICE_X64Y12         LUT3 (Prop_lut3_I0_O)        0.313    41.403 r  vga/xy_sum1_i_479/O
                         net (fo=1, routed)           0.000    41.403    vga/xy_sum1_i_479_n_0
    SLICE_X64Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    41.935 r  vga/xy_sum1_i_385/CO[3]
                         net (fo=1, routed)           0.000    41.935    vga/xy_sum1_i_385_n_0
    SLICE_X64Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.049 r  vga/xy_sum1_i_299/CO[3]
                         net (fo=1, routed)           0.000    42.049    vga/xy_sum1_i_299_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.163 r  vga/xy_sum1_i_214/CO[3]
                         net (fo=1, routed)           0.000    42.163    vga/xy_sum1_i_214_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.277 r  vga/xy_sum1_i_129/CO[3]
                         net (fo=1, routed)           0.000    42.277    vga/xy_sum1_i_129_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.391 r  vga/xy_sum1_i_52/CO[3]
                         net (fo=1, routed)           0.000    42.391    vga/xy_sum1_i_52_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.505 r  vga/xy_sum1_i_21/CO[3]
                         net (fo=49, routed)          1.070    43.575    vga/y_sum20_in[14]
    SLICE_X65Y15         LUT3 (Prop_lut3_I0_O)        0.124    43.699 r  vga/xy_sum1_i_559/O
                         net (fo=1, routed)           0.000    43.699    vga/xy_sum1_i_559_n_0
    SLICE_X65Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    44.231 r  vga/xy_sum1_i_480/CO[3]
                         net (fo=1, routed)           0.000    44.231    vga/xy_sum1_i_480_n_0
    SLICE_X65Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.345 r  vga/xy_sum1_i_390/CO[3]
                         net (fo=1, routed)           0.000    44.345    vga/xy_sum1_i_390_n_0
    SLICE_X65Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.459 r  vga/xy_sum1_i_304/CO[3]
                         net (fo=1, routed)           0.000    44.459    vga/xy_sum1_i_304_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.573 r  vga/xy_sum1_i_219/CO[3]
                         net (fo=1, routed)           0.000    44.573    vga/xy_sum1_i_219_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.687 r  vga/xy_sum1_i_134/CO[3]
                         net (fo=1, routed)           0.000    44.687    vga/xy_sum1_i_134_n_0
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.801 r  vga/xy_sum1_i_56/CO[3]
                         net (fo=1, routed)           0.000    44.801    vga/xy_sum1_i_56_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.072 r  vga/xy_sum1_i_22/CO[0]
                         net (fo=51, routed)          0.556    45.629    vga/y_sum20_in[13]
    SLICE_X65Y22         LUT3 (Prop_lut3_I0_O)        0.373    46.002 r  vga/xy_sum1_i_563/O
                         net (fo=1, routed)           0.000    46.002    vga/xy_sum1_i_563_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.552 r  vga/xy_sum1_i_485/CO[3]
                         net (fo=1, routed)           0.000    46.552    vga/xy_sum1_i_485_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.666 r  vga/xy_sum1_i_395/CO[3]
                         net (fo=1, routed)           0.000    46.666    vga/xy_sum1_i_395_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.780 r  vga/xy_sum1_i_309/CO[3]
                         net (fo=1, routed)           0.009    46.789    vga/xy_sum1_i_309_n_0
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.903 r  vga/xy_sum1_i_224/CO[3]
                         net (fo=1, routed)           0.000    46.903    vga/xy_sum1_i_224_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.017 r  vga/xy_sum1_i_139/CO[3]
                         net (fo=1, routed)           0.000    47.017    vga/xy_sum1_i_139_n_0
    SLICE_X65Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.131 r  vga/xy_sum1_i_61/CO[3]
                         net (fo=1, routed)           0.000    47.131    vga/xy_sum1_i_61_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.288 r  vga/xy_sum1_i_24/CO[1]
                         net (fo=53, routed)          0.942    48.230    vga/y_sum20_in[12]
    SLICE_X67Y24         LUT3 (Prop_lut3_I0_O)        0.329    48.559 r  vga/xy_sum1_i_569/O
                         net (fo=1, routed)           0.000    48.559    vga/xy_sum1_i_569_n_0
    SLICE_X67Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    49.091 r  vga/xy_sum1_i_490/CO[3]
                         net (fo=1, routed)           0.009    49.100    vga/xy_sum1_i_490_n_0
    SLICE_X67Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.214 r  vga/xy_sum1_i_400/CO[3]
                         net (fo=1, routed)           0.000    49.214    vga/xy_sum1_i_400_n_0
    SLICE_X67Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.328 r  vga/xy_sum1_i_314/CO[3]
                         net (fo=1, routed)           0.000    49.328    vga/xy_sum1_i_314_n_0
    SLICE_X67Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.442 r  vga/xy_sum1_i_229/CO[3]
                         net (fo=1, routed)           0.000    49.442    vga/xy_sum1_i_229_n_0
    SLICE_X67Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.556 r  vga/xy_sum1_i_144/CO[3]
                         net (fo=1, routed)           0.000    49.556    vga/xy_sum1_i_144_n_0
    SLICE_X67Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.670 r  vga/xy_sum1_i_63/CO[3]
                         net (fo=1, routed)           0.000    49.670    vga/xy_sum1_i_63_n_0
    SLICE_X67Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    49.898 r  vga/xy_sum1_i_25/CO[2]
                         net (fo=55, routed)          0.752    50.650    vga/y_sum20_in[11]
    SLICE_X68Y27         LUT3 (Prop_lut3_I0_O)        0.313    50.963 r  vga/xy_sum1_i_573/O
                         net (fo=1, routed)           0.000    50.963    vga/xy_sum1_i_573_n_0
    SLICE_X68Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.513 r  vga/xy_sum1_i_495/CO[3]
                         net (fo=1, routed)           0.000    51.513    vga/xy_sum1_i_495_n_0
    SLICE_X68Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.627 r  vga/xy_sum1_i_405/CO[3]
                         net (fo=1, routed)           0.000    51.627    vga/xy_sum1_i_405_n_0
    SLICE_X68Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.741 r  vga/xy_sum1_i_319/CO[3]
                         net (fo=1, routed)           0.000    51.741    vga/xy_sum1_i_319_n_0
    SLICE_X68Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.855 r  vga/xy_sum1_i_234/CO[3]
                         net (fo=1, routed)           0.000    51.855    vga/xy_sum1_i_234_n_0
    SLICE_X68Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.969 r  vga/xy_sum1_i_149/CO[3]
                         net (fo=1, routed)           0.000    51.969    vga/xy_sum1_i_149_n_0
    SLICE_X68Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.083 r  vga/xy_sum1_i_66/CO[3]
                         net (fo=1, routed)           0.000    52.083    vga/xy_sum1_i_66_n_0
    SLICE_X68Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.197 r  vga/xy_sum1_i_26/CO[3]
                         net (fo=57, routed)          1.140    53.337    vga/y_sum20_in[10]
    SLICE_X69Y30         LUT3 (Prop_lut3_I0_O)        0.124    53.461 r  vga/xy_sum1_i_637/O
                         net (fo=1, routed)           0.000    53.461    vga/xy_sum1_i_637_n_0
    SLICE_X69Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    53.993 r  vga/xy_sum1_i_575/CO[3]
                         net (fo=1, routed)           0.000    53.993    vga/xy_sum1_i_575_n_0
    SLICE_X69Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.107 r  vga/xy_sum1_i_500/CO[3]
                         net (fo=1, routed)           0.000    54.107    vga/xy_sum1_i_500_n_0
    SLICE_X69Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.221 r  vga/xy_sum1_i_410/CO[3]
                         net (fo=1, routed)           0.000    54.221    vga/xy_sum1_i_410_n_0
    SLICE_X69Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.335 r  vga/xy_sum1_i_324/CO[3]
                         net (fo=1, routed)           0.000    54.335    vga/xy_sum1_i_324_n_0
    SLICE_X69Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.449 r  vga/xy_sum1_i_239/CO[3]
                         net (fo=1, routed)           0.000    54.449    vga/xy_sum1_i_239_n_0
    SLICE_X69Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.563 r  vga/xy_sum1_i_154/CO[3]
                         net (fo=1, routed)           0.000    54.563    vga/xy_sum1_i_154_n_0
    SLICE_X69Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.677 r  vga/xy_sum1_i_70/CO[3]
                         net (fo=1, routed)           0.000    54.677    vga/xy_sum1_i_70_n_0
    SLICE_X69Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    54.948 r  vga/xy_sum1_i_27/CO[0]
                         net (fo=59, routed)          0.686    55.634    vga/y_sum20_in[9]
    SLICE_X70Y36         LUT3 (Prop_lut3_I0_O)        0.373    56.007 r  vga/xy_sum1_i_642/O
                         net (fo=1, routed)           0.000    56.007    vga/xy_sum1_i_642_n_0
    SLICE_X70Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    56.520 r  vga/xy_sum1_i_580/CO[3]
                         net (fo=1, routed)           0.000    56.520    vga/xy_sum1_i_580_n_0
    SLICE_X70Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.637 r  vga/xy_sum1_i_505/CO[3]
                         net (fo=1, routed)           0.000    56.637    vga/xy_sum1_i_505_n_0
    SLICE_X70Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.754 r  vga/xy_sum1_i_415/CO[3]
                         net (fo=1, routed)           0.000    56.754    vga/xy_sum1_i_415_n_0
    SLICE_X70Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.871 r  vga/xy_sum1_i_329/CO[3]
                         net (fo=1, routed)           0.000    56.871    vga/xy_sum1_i_329_n_0
    SLICE_X70Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.988 r  vga/xy_sum1_i_244/CO[3]
                         net (fo=1, routed)           0.000    56.988    vga/xy_sum1_i_244_n_0
    SLICE_X70Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.105 r  vga/xy_sum1_i_159/CO[3]
                         net (fo=1, routed)           0.000    57.105    vga/xy_sum1_i_159_n_0
    SLICE_X70Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.222 r  vga/xy_sum1_i_75/CO[3]
                         net (fo=1, routed)           0.000    57.222    vga/xy_sum1_i_75_n_0
    SLICE_X70Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.379 r  vga/xy_sum1_i_29/CO[1]
                         net (fo=61, routed)          0.967    58.346    vga/y_sum20_in[8]
    SLICE_X73Y38         LUT3 (Prop_lut3_I0_O)        0.332    58.678 r  vga/xy_sum1_i_646/O
                         net (fo=1, routed)           0.000    58.678    vga/xy_sum1_i_646_n_0
    SLICE_X73Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.228 r  vga/xy_sum1_i_585/CO[3]
                         net (fo=1, routed)           0.000    59.228    vga/xy_sum1_i_585_n_0
    SLICE_X73Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.342 r  vga/xy_sum1_i_510/CO[3]
                         net (fo=1, routed)           0.000    59.342    vga/xy_sum1_i_510_n_0
    SLICE_X73Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.456 r  vga/xy_sum1_i_420/CO[3]
                         net (fo=1, routed)           0.000    59.456    vga/xy_sum1_i_420_n_0
    SLICE_X73Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.570 r  vga/xy_sum1_i_334/CO[3]
                         net (fo=1, routed)           0.000    59.570    vga/xy_sum1_i_334_n_0
    SLICE_X73Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.684 r  vga/xy_sum1_i_249/CO[3]
                         net (fo=1, routed)           0.000    59.684    vga/xy_sum1_i_249_n_0
    SLICE_X73Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.798 r  vga/xy_sum1_i_164/CO[3]
                         net (fo=1, routed)           0.000    59.798    vga/xy_sum1_i_164_n_0
    SLICE_X73Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.912 r  vga/xy_sum1_i_77/CO[3]
                         net (fo=1, routed)           0.000    59.912    vga/xy_sum1_i_77_n_0
    SLICE_X73Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    60.140 r  vga/xy_sum1_i_30/CO[2]
                         net (fo=63, routed)          0.800    60.940    vga/y_sum20_in[7]
    SLICE_X74Y41         LUT3 (Prop_lut3_I0_O)        0.313    61.253 r  vga/xy_sum1_i_651/O
                         net (fo=1, routed)           0.000    61.253    vga/xy_sum1_i_651_n_0
    SLICE_X74Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.786 r  vga/xy_sum1_i_590/CO[3]
                         net (fo=1, routed)           0.000    61.786    vga/xy_sum1_i_590_n_0
    SLICE_X74Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.903 r  vga/xy_sum1_i_515/CO[3]
                         net (fo=1, routed)           0.000    61.903    vga/xy_sum1_i_515_n_0
    SLICE_X74Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.020 r  vga/xy_sum1_i_425/CO[3]
                         net (fo=1, routed)           0.000    62.020    vga/xy_sum1_i_425_n_0
    SLICE_X74Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.137 r  vga/xy_sum1_i_339/CO[3]
                         net (fo=1, routed)           0.000    62.137    vga/xy_sum1_i_339_n_0
    SLICE_X74Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.254 r  vga/xy_sum1_i_254/CO[3]
                         net (fo=1, routed)           0.000    62.254    vga/xy_sum1_i_254_n_0
    SLICE_X74Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.371 r  vga/xy_sum1_i_169/CO[3]
                         net (fo=1, routed)           0.000    62.371    vga/xy_sum1_i_169_n_0
    SLICE_X74Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.488 r  vga/xy_sum1_i_80/CO[3]
                         net (fo=1, routed)           0.000    62.488    vga/xy_sum1_i_80_n_0
    SLICE_X74Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.605 r  vga/xy_sum1_i_31/CO[3]
                         net (fo=65, routed)          1.029    63.634    vga/y_sum20_in[6]
    SLICE_X73Y46         LUT3 (Prop_lut3_I0_O)        0.124    63.758 r  vga/xy_sum1_i_657/O
                         net (fo=1, routed)           0.000    63.758    vga/xy_sum1_i_657_n_0
    SLICE_X73Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    64.290 r  vga/xy_sum1_i_595/CO[3]
                         net (fo=1, routed)           0.000    64.290    vga/xy_sum1_i_595_n_0
    SLICE_X73Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.404 r  vga/xy_sum1_i_520/CO[3]
                         net (fo=1, routed)           0.000    64.404    vga/xy_sum1_i_520_n_0
    SLICE_X73Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.518 r  vga/xy_sum1_i_430/CO[3]
                         net (fo=1, routed)           0.000    64.518    vga/xy_sum1_i_430_n_0
    SLICE_X73Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.632 r  vga/xy_sum1_i_344/CO[3]
                         net (fo=1, routed)           0.001    64.633    vga/xy_sum1_i_344_n_0
    SLICE_X73Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.747 r  vga/xy_sum1_i_259/CO[3]
                         net (fo=1, routed)           0.000    64.747    vga/xy_sum1_i_259_n_0
    SLICE_X73Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.861 r  vga/xy_sum1_i_174/CO[3]
                         net (fo=1, routed)           0.000    64.861    vga/xy_sum1_i_174_n_0
    SLICE_X73Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.975 r  vga/xy_sum1_i_84/CO[3]
                         net (fo=1, routed)           0.000    64.975    vga/xy_sum1_i_84_n_0
    SLICE_X73Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.089 r  vga/xy_sum1_i_32/CO[3]
                         net (fo=65, routed)          1.258    66.347    vga/y_sum20_in[5]
    SLICE_X72Y49         LUT3 (Prop_lut3_I0_O)        0.124    66.471 r  vga/xy_sum1_i_662/O
                         net (fo=1, routed)           0.000    66.471    vga/xy_sum1_i_662_n_0
    SLICE_X72Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    67.003 r  vga/xy_sum1_i_600/CO[3]
                         net (fo=1, routed)           0.001    67.004    vga/xy_sum1_i_600_n_0
    SLICE_X72Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.118 r  vga/xy_sum1_i_525/CO[3]
                         net (fo=1, routed)           0.000    67.118    vga/xy_sum1_i_525_n_0
    SLICE_X72Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.232 r  vga/xy_sum1_i_435/CO[3]
                         net (fo=1, routed)           0.000    67.232    vga/xy_sum1_i_435_n_0
    SLICE_X72Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.346 r  vga/xy_sum1_i_349/CO[3]
                         net (fo=1, routed)           0.000    67.346    vga/xy_sum1_i_349_n_0
    SLICE_X72Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.460 r  vga/xy_sum1_i_264/CO[3]
                         net (fo=1, routed)           0.000    67.460    vga/xy_sum1_i_264_n_0
    SLICE_X72Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.574 r  vga/xy_sum1_i_179/CO[3]
                         net (fo=1, routed)           0.000    67.574    vga/xy_sum1_i_179_n_0
    SLICE_X72Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.688 r  vga/xy_sum1_i_94/CO[3]
                         net (fo=1, routed)           0.000    67.688    vga/xy_sum1_i_94_n_0
    SLICE_X72Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.802 r  vga/xy_sum1_i_34/CO[3]
                         net (fo=65, routed)          1.379    69.181    vga/y_sum20_in[4]
    SLICE_X71Y51         LUT3 (Prop_lut3_I0_O)        0.124    69.305 r  vga/xy_sum1_i_667/O
                         net (fo=1, routed)           0.000    69.305    vga/xy_sum1_i_667_n_0
    SLICE_X71Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    69.837 r  vga/xy_sum1_i_605/CO[3]
                         net (fo=1, routed)           0.000    69.837    vga/xy_sum1_i_605_n_0
    SLICE_X71Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.951 r  vga/xy_sum1_i_530/CO[3]
                         net (fo=1, routed)           0.000    69.951    vga/xy_sum1_i_530_n_0
    SLICE_X71Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.065 r  vga/xy_sum1_i_440/CO[3]
                         net (fo=1, routed)           0.000    70.065    vga/xy_sum1_i_440_n_0
    SLICE_X71Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.179 r  vga/xy_sum1_i_354/CO[3]
                         net (fo=1, routed)           0.000    70.179    vga/xy_sum1_i_354_n_0
    SLICE_X71Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.293 r  vga/xy_sum1_i_269/CO[3]
                         net (fo=1, routed)           0.000    70.293    vga/xy_sum1_i_269_n_0
    SLICE_X71Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.407 r  vga/xy_sum1_i_184/CO[3]
                         net (fo=1, routed)           0.000    70.407    vga/xy_sum1_i_184_n_0
    SLICE_X71Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.521 r  vga/xy_sum1_i_99/CO[3]
                         net (fo=1, routed)           0.000    70.521    vga/xy_sum1_i_99_n_0
    SLICE_X71Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.635 r  vga/xy_sum1_i_35/CO[3]
                         net (fo=65, routed)          1.208    71.843    vga/y_sum20_in[3]
    SLICE_X70Y55         LUT3 (Prop_lut3_I0_O)        0.124    71.967 r  vga/xy_sum1_i_672/O
                         net (fo=1, routed)           0.000    71.967    vga/xy_sum1_i_672_n_0
    SLICE_X70Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    72.480 r  vga/xy_sum1_i_610/CO[3]
                         net (fo=1, routed)           0.000    72.480    vga/xy_sum1_i_610_n_0
    SLICE_X70Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.597 r  vga/xy_sum1_i_535/CO[3]
                         net (fo=1, routed)           0.000    72.597    vga/xy_sum1_i_535_n_0
    SLICE_X70Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.714 r  vga/xy_sum1_i_445/CO[3]
                         net (fo=1, routed)           0.000    72.714    vga/xy_sum1_i_445_n_0
    SLICE_X70Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.831 r  vga/xy_sum1_i_359/CO[3]
                         net (fo=1, routed)           0.000    72.831    vga/xy_sum1_i_359_n_0
    SLICE_X70Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.948 r  vga/xy_sum1_i_274/CO[3]
                         net (fo=1, routed)           0.000    72.948    vga/xy_sum1_i_274_n_0
    SLICE_X70Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.065 r  vga/xy_sum1_i_189/CO[3]
                         net (fo=1, routed)           0.000    73.065    vga/xy_sum1_i_189_n_0
    SLICE_X70Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.182 r  vga/xy_sum1_i_104/CO[3]
                         net (fo=1, routed)           0.000    73.182    vga/xy_sum1_i_104_n_0
    SLICE_X70Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.299 r  vga/xy_sum1_i_36/CO[3]
                         net (fo=65, routed)          1.126    74.425    vga/y_sum20_in[2]
    SLICE_X69Y59         LUT3 (Prop_lut3_I0_O)        0.124    74.549 r  vga/xy_sum1_i_628/O
                         net (fo=1, routed)           0.000    74.549    vga/xy_sum1_i_628_n_0
    SLICE_X69Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    75.081 r  vga/xy_sum1_i_546/CO[3]
                         net (fo=1, routed)           0.000    75.081    vga/xy_sum1_i_546_n_0
    SLICE_X69Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.195 r  vga/xy_sum1_i_540/CO[3]
                         net (fo=1, routed)           0.000    75.195    vga/xy_sum1_i_540_n_0
    SLICE_X69Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.309 r  vga/xy_sum1_i_450/CO[3]
                         net (fo=1, routed)           0.000    75.309    vga/xy_sum1_i_450_n_0
    SLICE_X69Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.423 r  vga/xy_sum1_i_364/CO[3]
                         net (fo=1, routed)           0.000    75.423    vga/xy_sum1_i_364_n_0
    SLICE_X69Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.537 r  vga/xy_sum1_i_279/CO[3]
                         net (fo=1, routed)           0.000    75.537    vga/xy_sum1_i_279_n_0
    SLICE_X69Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.651 r  vga/xy_sum1_i_194/CO[3]
                         net (fo=1, routed)           0.000    75.651    vga/xy_sum1_i_194_n_0
    SLICE_X69Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.765 r  vga/xy_sum1_i_109/CO[3]
                         net (fo=1, routed)           0.000    75.765    vga/xy_sum1_i_109_n_0
    SLICE_X69Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.879 r  vga/xy_sum1_i_37/CO[3]
                         net (fo=63, routed)          1.525    77.404    vga/y_sum20_in[1]
    SLICE_X72Y59         LUT3 (Prop_lut3_I0_O)        0.124    77.528 r  vga/xy_sum1_i_623/O
                         net (fo=1, routed)           0.000    77.528    vga/xy_sum1_i_623_n_0
    SLICE_X72Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    78.060 r  vga/xy_sum1_i_545/CO[3]
                         net (fo=1, routed)           0.000    78.060    vga/xy_sum1_i_545_n_0
    SLICE_X72Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.174 r  vga/xy_sum1_i_455/CO[3]
                         net (fo=1, routed)           0.000    78.174    vga/xy_sum1_i_455_n_0
    SLICE_X72Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.288 r  vga/xy_sum1_i_369/CO[3]
                         net (fo=1, routed)           0.000    78.288    vga/xy_sum1_i_369_n_0
    SLICE_X72Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.402 r  vga/xy_sum1_i_284/CO[3]
                         net (fo=1, routed)           0.000    78.402    vga/xy_sum1_i_284_n_0
    SLICE_X72Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.516 r  vga/xy_sum1_i_199/CO[3]
                         net (fo=1, routed)           0.000    78.516    vga/xy_sum1_i_199_n_0
    SLICE_X72Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.630 r  vga/xy_sum1_i_114/CO[3]
                         net (fo=1, routed)           0.000    78.630    vga/xy_sum1_i_114_n_0
    SLICE_X72Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.744 r  vga/xy_sum1_i_38/CO[3]
                         net (fo=1, routed)           0.000    78.744    vga/xy_sum1_i_38_n_0
    SLICE_X72Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.858 f  vga/xy_sum1_i_17/CO[3]
                         net (fo=6, routed)           1.212    80.070    vga/vgaposcontrol/y_sum20_in[0]
    SLICE_X68Y60         LUT1 (Prop_lut1_I0_O)        0.124    80.194 r  vga/vgaposcontrol/xy_sum1_i_89/O
                         net (fo=1, routed)           0.324    80.518    vga/vgaposcontrol/xy_sum1_i_89_n_0
    SLICE_X71Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    81.098 r  vga/vgaposcontrol/xy_sum1_i_33/CO[3]
                         net (fo=1, routed)           0.000    81.098    vga/vgaposcontrol/xy_sum1_i_33_n_0
    SLICE_X71Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.212 r  vga/vgaposcontrol/xy_sum1_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.212    vga/vgaposcontrol/xy_sum1_i_28_n_0
    SLICE_X71Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.326 r  vga/vgaposcontrol/xy_sum1_i_23/CO[3]
                         net (fo=1, routed)           0.000    81.326    vga/vgaposcontrol/xy_sum1_i_23_n_0
    SLICE_X71Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    81.660 r  vga/vgaposcontrol/xy_sum1_i_18/O[1]
                         net (fo=3, routed)           0.546    82.206    vga/vgaposcontrol/y_sum2[14]
    SLICE_X75Y63         LUT3 (Prop_lut3_I0_O)        0.303    82.509 r  vga/vgaposcontrol/xy_sum1_i_3/O
                         net (fo=2, routed)           0.569    83.077    vga/in[14]
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    86.928 r  vga/xy_sum1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    86.930    vga/xy_sum1__0_n_106
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    88.448 r  vga/xy_sum1__1/P[1]
                         net (fo=2, routed)           1.120    89.568    vga/xy_sum1__1_n_104
    SLICE_X77Y59         LUT2 (Prop_lut2_I0_O)        0.124    89.692 r  vga/xy_sum[19]_i_8/O
                         net (fo=1, routed)           0.000    89.692    vga/xy_sum[19]_i_8_n_0
    SLICE_X77Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    90.090 r  vga/xy_sum_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    90.090    vga/xy_sum_reg[19]_i_6_n_0
    SLICE_X77Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    90.424 r  vga/xy_sum_reg[23]_i_6/O[1]
                         net (fo=1, routed)           0.927    91.351    vga/xy_sum_reg[23]_i_6_n_6
    SLICE_X70Y51         LUT2 (Prop_lut2_I1_O)        0.303    91.654 r  vga/xy_sum[23]_i_4/O
                         net (fo=1, routed)           0.000    91.654    vga/xy_sum[23]_i_4_n_0
    SLICE_X70Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.187 r  vga/xy_sum_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    92.187    vga/xy_sum_reg[23]_i_1_n_0
    SLICE_X70Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.304 r  vga/xy_sum_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    92.304    vga/xy_sum_reg[27]_i_1_n_0
    SLICE_X70Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    92.635 r  vga/xy_sum_reg[31]_i_1/O[3]
                         net (fo=9, routed)           0.882    93.517    vga/xy_sum_reg[31]_i_1_n_4
    DSP48_X2Y20          DSP48E1                                      r  vga/k_up1__2/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    41.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.683    43.350    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    39.656 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    41.579    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.670 r  div/inst/clkout1_buf/O
                         net (fo=279, routed)         1.688    43.358    vga/clk_out1
    DSP48_X2Y20          DSP48E1                                      r  vga/k_up1__2/CLK
                         clock pessimism              0.007    43.365    
                         clock uncertainty           -0.095    43.270    
    DSP48_X2Y20          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.633    42.637    vga/k_up1__2
  -------------------------------------------------------------------
                         required time                         42.637    
                         arrival time                         -93.517    
  -------------------------------------------------------------------
                         slack                                -50.880    

Slack (VIOLATED) :        -50.880ns  (required time - arrival time)
  Source:                 vga/vgaposcontrol/y_poi_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            vga/k_up1__2/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        91.709ns  (logic 54.665ns (59.607%)  route 37.044ns (40.393%))
  Logic Levels:           235  (CARRY4=196 DSP48E1=2 LUT1=2 LUT2=3 LUT3=32)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.691ns = ( 43.358 - 41.667 ) 
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.809     1.809    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  div/inst/clkout1_buf/O
                         net (fo=279, routed)         1.805     1.807    vga/vgaposcontrol/clk_out1
    SLICE_X64Y0          FDRE                                         r  vga/vgaposcontrol/y_poi_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y0          FDRE (Prop_fdre_C_Q)         0.456     2.263 f  vga/vgaposcontrol/y_poi_reg[0]/Q
                         net (fo=14, routed)          0.345     2.609    vga/vgaposcontrol/y_poi[0]
    SLICE_X63Y0          LUT1 (Prop_lut1_I0_O)        0.124     2.733 r  vga/vgaposcontrol/red3__0_i_4/O
                         net (fo=6, routed)           0.346     3.079    vga/vgaposcontrol/A[0]
    SLICE_X62Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.674 r  vga/vgaposcontrol/xy_sum1__1_i_287/CO[3]
                         net (fo=1, routed)           0.000     3.674    vga/vgaposcontrol/xy_sum1__1_i_287_n_0
    SLICE_X62Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.791 r  vga/vgaposcontrol/xy_sum1__1_i_234/CO[3]
                         net (fo=1, routed)           0.000     3.791    vga/vgaposcontrol/xy_sum1__1_i_234_n_0
    SLICE_X62Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.908 r  vga/vgaposcontrol/xy_sum1__1_i_168/CO[3]
                         net (fo=40, routed)          1.056     4.963    vga/vgaposcontrol/xy_sum1__1[0]
    SLICE_X59Y0          LUT2 (Prop_lut2_I0_O)        0.124     5.087 r  vga/vgaposcontrol/xy_sum1__1_i_98/O
                         net (fo=1, routed)           0.000     5.087    vga/vgaposcontrol_n_358
    SLICE_X59Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.619 r  vga/xy_sum1__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.619    vga/xy_sum1__1_i_38_n_0
    SLICE_X59Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.733 r  vga/xy_sum1__1_i_17/CO[3]
                         net (fo=15, routed)          0.974     6.707    vga/y_sum20_in[31]
    SLICE_X58Y0          LUT3 (Prop_lut3_I0_O)        0.124     6.831 r  vga/xy_sum1__1_i_102/O
                         net (fo=1, routed)           0.000     6.831    vga/xy_sum1__1_i_102_n_0
    SLICE_X58Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.344 r  vga/xy_sum1__1_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.344    vga/xy_sum1__1_i_45_n_0
    SLICE_X58Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.461 r  vga/xy_sum1__1_i_18/CO[3]
                         net (fo=17, routed)          0.931     8.392    vga/y_sum20_in[30]
    SLICE_X57Y1          LUT3 (Prop_lut3_I0_O)        0.124     8.516 r  vga/xy_sum1__1_i_172/O
                         net (fo=1, routed)           0.000     8.516    vga/xy_sum1__1_i_172_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.066 r  vga/xy_sum1__1_i_103/CO[3]
                         net (fo=1, routed)           0.000     9.066    vga/xy_sum1__1_i_103_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.180 r  vga/xy_sum1__1_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.180    vga/xy_sum1__1_i_49_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.451 r  vga/xy_sum1__1_i_19/CO[0]
                         net (fo=19, routed)          0.637    10.089    vga/y_sum20_in[29]
    SLICE_X58Y3          LUT3 (Prop_lut3_I0_O)        0.373    10.462 r  vga/xy_sum1__1_i_178/O
                         net (fo=1, routed)           0.000    10.462    vga/xy_sum1__1_i_178_n_0
    SLICE_X58Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.975 r  vga/xy_sum1__1_i_108/CO[3]
                         net (fo=1, routed)           0.000    10.975    vga/xy_sum1__1_i_108_n_0
    SLICE_X58Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.092 r  vga/xy_sum1__1_i_54/CO[3]
                         net (fo=1, routed)           0.000    11.092    vga/xy_sum1__1_i_54_n_0
    SLICE_X58Y5          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.249 r  vga/xy_sum1__1_i_21/CO[1]
                         net (fo=21, routed)          0.774    12.022    vga/y_sum20_in[28]
    SLICE_X61Y2          LUT3 (Prop_lut3_I0_O)        0.332    12.354 r  vga/xy_sum1__1_i_183/O
                         net (fo=1, routed)           0.000    12.354    vga/xy_sum1__1_i_183_n_0
    SLICE_X61Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.886 r  vga/xy_sum1__1_i_113/CO[3]
                         net (fo=1, routed)           0.000    12.886    vga/xy_sum1__1_i_113_n_0
    SLICE_X61Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.000 r  vga/xy_sum1__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.000    vga/xy_sum1__1_i_56_n_0
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.228 r  vga/xy_sum1__1_i_22/CO[2]
                         net (fo=23, routed)          0.751    13.980    vga/y_sum20_in[27]
    SLICE_X63Y1          LUT3 (Prop_lut3_I0_O)        0.313    14.293 r  vga/xy_sum1__1_i_187/O
                         net (fo=1, routed)           0.000    14.293    vga/xy_sum1__1_i_187_n_0
    SLICE_X63Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.843 r  vga/xy_sum1__1_i_118/CO[3]
                         net (fo=1, routed)           0.000    14.843    vga/xy_sum1__1_i_118_n_0
    SLICE_X63Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.957 r  vga/xy_sum1__1_i_59/CO[3]
                         net (fo=1, routed)           0.000    14.957    vga/xy_sum1__1_i_59_n_0
    SLICE_X63Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.071 r  vga/xy_sum1__1_i_23/CO[3]
                         net (fo=25, routed)          0.987    16.058    vga/y_sum20_in[26]
    SLICE_X64Y2          LUT3 (Prop_lut3_I0_O)        0.124    16.182 r  vga/xy_sum1__1_i_245/O
                         net (fo=1, routed)           0.000    16.182    vga/xy_sum1__1_i_245_n_0
    SLICE_X64Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.732 r  vga/xy_sum1__1_i_189/CO[3]
                         net (fo=1, routed)           0.000    16.732    vga/xy_sum1__1_i_189_n_0
    SLICE_X64Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.846 r  vga/xy_sum1__1_i_123/CO[3]
                         net (fo=1, routed)           0.000    16.846    vga/xy_sum1__1_i_123_n_0
    SLICE_X64Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.960 r  vga/xy_sum1__1_i_63/CO[3]
                         net (fo=1, routed)           0.000    16.960    vga/xy_sum1__1_i_63_n_0
    SLICE_X64Y5          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.231 r  vga/xy_sum1__1_i_24/CO[0]
                         net (fo=27, routed)          0.732    17.963    vga/y_sum20_in[25]
    SLICE_X65Y5          LUT3 (Prop_lut3_I0_O)        0.373    18.336 r  vga/xy_sum1__1_i_250/O
                         net (fo=1, routed)           0.000    18.336    vga/xy_sum1__1_i_250_n_0
    SLICE_X65Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.886 r  vga/xy_sum1__1_i_194/CO[3]
                         net (fo=1, routed)           0.000    18.886    vga/xy_sum1__1_i_194_n_0
    SLICE_X65Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.000 r  vga/xy_sum1__1_i_128/CO[3]
                         net (fo=1, routed)           0.000    19.000    vga/xy_sum1__1_i_128_n_0
    SLICE_X65Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.114 r  vga/xy_sum1__1_i_68/CO[3]
                         net (fo=1, routed)           0.000    19.114    vga/xy_sum1__1_i_68_n_0
    SLICE_X65Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.271 r  vga/xy_sum1__1_i_26/CO[1]
                         net (fo=29, routed)          1.042    20.313    vga/y_sum20_in[24]
    SLICE_X61Y6          LUT3 (Prop_lut3_I0_O)        0.329    20.642 r  vga/xy_sum1__1_i_256/O
                         net (fo=1, routed)           0.000    20.642    vga/xy_sum1__1_i_256_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.174 r  vga/xy_sum1__1_i_199/CO[3]
                         net (fo=1, routed)           0.000    21.174    vga/xy_sum1__1_i_199_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.288 r  vga/xy_sum1__1_i_133/CO[3]
                         net (fo=1, routed)           0.000    21.288    vga/xy_sum1__1_i_133_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.402 r  vga/xy_sum1__1_i_70/CO[3]
                         net (fo=1, routed)           0.000    21.402    vga/xy_sum1__1_i_70_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.630 r  vga/xy_sum1__1_i_27/CO[2]
                         net (fo=31, routed)          0.789    22.419    vga/y_sum20_in[23]
    SLICE_X58Y6          LUT3 (Prop_lut3_I0_O)        0.313    22.732 r  vga/xy_sum1__1_i_261/O
                         net (fo=1, routed)           0.000    22.732    vga/xy_sum1__1_i_261_n_0
    SLICE_X58Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.245 r  vga/xy_sum1__1_i_204/CO[3]
                         net (fo=1, routed)           0.000    23.245    vga/xy_sum1__1_i_204_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.362 r  vga/xy_sum1__1_i_138/CO[3]
                         net (fo=1, routed)           0.000    23.362    vga/xy_sum1__1_i_138_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.479 r  vga/xy_sum1__1_i_73/CO[3]
                         net (fo=1, routed)           0.000    23.479    vga/xy_sum1__1_i_73_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.596 r  vga/xy_sum1__1_i_28/CO[3]
                         net (fo=33, routed)          1.250    24.846    vga/y_sum20_in[22]
    SLICE_X60Y3          LUT3 (Prop_lut3_I0_O)        0.124    24.970 r  vga/xy_sum1__1_i_299/O
                         net (fo=1, routed)           0.000    24.970    vga/xy_sum1__1_i_299_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.503 r  vga/xy_sum1__1_i_262/CO[3]
                         net (fo=1, routed)           0.000    25.503    vga/xy_sum1__1_i_262_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.620 r  vga/xy_sum1__1_i_209/CO[3]
                         net (fo=1, routed)           0.000    25.620    vga/xy_sum1__1_i_209_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.737 r  vga/xy_sum1__1_i_143/CO[3]
                         net (fo=1, routed)           0.000    25.737    vga/xy_sum1__1_i_143_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.854 r  vga/xy_sum1__1_i_77/CO[3]
                         net (fo=1, routed)           0.000    25.854    vga/xy_sum1__1_i_77_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    26.108 r  vga/xy_sum1__1_i_29/CO[0]
                         net (fo=35, routed)          0.929    27.037    vga/y_sum20_in[21]
    SLICE_X63Y5          LUT3 (Prop_lut3_I0_O)        0.367    27.404 r  vga/xy_sum1__1_i_305/O
                         net (fo=1, routed)           0.000    27.404    vga/xy_sum1__1_i_305_n_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.936 r  vga/xy_sum1__1_i_267/CO[3]
                         net (fo=1, routed)           0.000    27.936    vga/xy_sum1__1_i_267_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.050 r  vga/xy_sum1__1_i_214/CO[3]
                         net (fo=1, routed)           0.000    28.050    vga/xy_sum1__1_i_214_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.164 r  vga/xy_sum1__1_i_148/CO[3]
                         net (fo=1, routed)           0.000    28.164    vga/xy_sum1__1_i_148_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.278 r  vga/xy_sum1__1_i_82/CO[3]
                         net (fo=1, routed)           0.000    28.278    vga/xy_sum1__1_i_82_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.435 r  vga/xy_sum1__1_i_31/CO[1]
                         net (fo=37, routed)          0.991    29.426    vga/y_sum20_in[20]
    SLICE_X62Y4          LUT3 (Prop_lut3_I0_O)        0.329    29.755 r  vga/xy_sum1__1_i_309/O
                         net (fo=1, routed)           0.000    29.755    vga/xy_sum1__1_i_309_n_0
    SLICE_X62Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.288 r  vga/xy_sum1__1_i_272/CO[3]
                         net (fo=1, routed)           0.000    30.288    vga/xy_sum1__1_i_272_n_0
    SLICE_X62Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.405 r  vga/xy_sum1__1_i_219/CO[3]
                         net (fo=1, routed)           0.000    30.405    vga/xy_sum1__1_i_219_n_0
    SLICE_X62Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.522 r  vga/xy_sum1__1_i_153/CO[3]
                         net (fo=1, routed)           0.000    30.522    vga/xy_sum1__1_i_153_n_0
    SLICE_X62Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.639 r  vga/xy_sum1__1_i_84/CO[3]
                         net (fo=1, routed)           0.000    30.639    vga/xy_sum1__1_i_84_n_0
    SLICE_X62Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    30.868 r  vga/xy_sum1__1_i_32/CO[2]
                         net (fo=39, routed)          0.717    31.585    vga/y_sum20_in[19]
    SLICE_X64Y6          LUT3 (Prop_lut3_I0_O)        0.310    31.895 r  vga/xy_sum1__1_i_315/O
                         net (fo=1, routed)           0.000    31.895    vga/xy_sum1__1_i_315_n_0
    SLICE_X64Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.427 r  vga/xy_sum1__1_i_277/CO[3]
                         net (fo=1, routed)           0.000    32.427    vga/xy_sum1__1_i_277_n_0
    SLICE_X64Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.541 r  vga/xy_sum1__1_i_224/CO[3]
                         net (fo=1, routed)           0.000    32.541    vga/xy_sum1__1_i_224_n_0
    SLICE_X64Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.655 r  vga/xy_sum1__1_i_158/CO[3]
                         net (fo=1, routed)           0.000    32.655    vga/xy_sum1__1_i_158_n_0
    SLICE_X64Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.769 r  vga/xy_sum1__1_i_87/CO[3]
                         net (fo=1, routed)           0.000    32.769    vga/xy_sum1__1_i_87_n_0
    SLICE_X64Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.883 r  vga/xy_sum1__1_i_33/CO[3]
                         net (fo=41, routed)          1.222    34.105    vga/y_sum20_in[18]
    SLICE_X66Y4          LUT3 (Prop_lut3_I0_O)        0.124    34.229 r  vga/xy_sum1_i_468/O
                         net (fo=1, routed)           0.000    34.229    vga/xy_sum1_i_468_n_0
    SLICE_X66Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.762 r  vga/xy_sum1_i_375/CO[3]
                         net (fo=1, routed)           0.000    34.762    vga/xy_sum1_i_375_n_0
    SLICE_X66Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.879 r  vga/xy_sum1__1_i_282/CO[3]
                         net (fo=1, routed)           0.000    34.879    vga/xy_sum1__1_i_282_n_0
    SLICE_X66Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.996 r  vga/xy_sum1__1_i_229/CO[3]
                         net (fo=1, routed)           0.000    34.996    vga/xy_sum1__1_i_229_n_0
    SLICE_X66Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.113 r  vga/xy_sum1__1_i_163/CO[3]
                         net (fo=1, routed)           0.000    35.113    vga/xy_sum1__1_i_163_n_0
    SLICE_X66Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.230 r  vga/xy_sum1__1_i_91/CO[3]
                         net (fo=1, routed)           0.000    35.230    vga/xy_sum1__1_i_91_n_0
    SLICE_X66Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    35.484 r  vga/xy_sum1__1_i_34/CO[0]
                         net (fo=43, routed)          0.878    36.362    vga/y_sum20_in[17]
    SLICE_X67Y6          LUT3 (Prop_lut3_I0_O)        0.367    36.729 r  vga/xy_sum1_i_463/O
                         net (fo=1, routed)           0.000    36.729    vga/xy_sum1_i_463_n_0
    SLICE_X67Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.279 r  vga/xy_sum1_i_374/CO[3]
                         net (fo=1, routed)           0.000    37.279    vga/xy_sum1_i_374_n_0
    SLICE_X67Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.393 r  vga/xy_sum1_i_289/CO[3]
                         net (fo=1, routed)           0.000    37.393    vga/xy_sum1_i_289_n_0
    SLICE_X67Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.507 r  vga/xy_sum1_i_204/CO[3]
                         net (fo=1, routed)           0.000    37.507    vga/xy_sum1_i_204_n_0
    SLICE_X67Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.621 r  vga/xy_sum1_i_119/CO[3]
                         net (fo=1, routed)           0.000    37.621    vga/xy_sum1_i_119_n_0
    SLICE_X67Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.735 r  vga/xy_sum1_i_47/CO[3]
                         net (fo=1, routed)           0.000    37.735    vga/xy_sum1_i_47_n_0
    SLICE_X67Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.892 r  vga/xy_sum1_i_19/CO[1]
                         net (fo=45, routed)          0.856    38.748    vga/y_sum20_in[16]
    SLICE_X65Y9          LUT3 (Prop_lut3_I0_O)        0.329    39.077 r  vga/xy_sum1_i_474/O
                         net (fo=1, routed)           0.000    39.077    vga/xy_sum1_i_474_n_0
    SLICE_X65Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.609 r  vga/xy_sum1_i_380/CO[3]
                         net (fo=1, routed)           0.000    39.609    vga/xy_sum1_i_380_n_0
    SLICE_X65Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.723 r  vga/xy_sum1_i_294/CO[3]
                         net (fo=1, routed)           0.000    39.723    vga/xy_sum1_i_294_n_0
    SLICE_X65Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.837 r  vga/xy_sum1_i_209/CO[3]
                         net (fo=1, routed)           0.000    39.837    vga/xy_sum1_i_209_n_0
    SLICE_X65Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.951 r  vga/xy_sum1_i_124/CO[3]
                         net (fo=1, routed)           0.000    39.951    vga/xy_sum1_i_124_n_0
    SLICE_X65Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.065 r  vga/xy_sum1_i_49/CO[3]
                         net (fo=1, routed)           0.000    40.065    vga/xy_sum1_i_49_n_0
    SLICE_X65Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    40.293 r  vga/xy_sum1_i_20/CO[2]
                         net (fo=47, routed)          0.798    41.090    vga/y_sum20_in[15]
    SLICE_X64Y12         LUT3 (Prop_lut3_I0_O)        0.313    41.403 r  vga/xy_sum1_i_479/O
                         net (fo=1, routed)           0.000    41.403    vga/xy_sum1_i_479_n_0
    SLICE_X64Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    41.935 r  vga/xy_sum1_i_385/CO[3]
                         net (fo=1, routed)           0.000    41.935    vga/xy_sum1_i_385_n_0
    SLICE_X64Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.049 r  vga/xy_sum1_i_299/CO[3]
                         net (fo=1, routed)           0.000    42.049    vga/xy_sum1_i_299_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.163 r  vga/xy_sum1_i_214/CO[3]
                         net (fo=1, routed)           0.000    42.163    vga/xy_sum1_i_214_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.277 r  vga/xy_sum1_i_129/CO[3]
                         net (fo=1, routed)           0.000    42.277    vga/xy_sum1_i_129_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.391 r  vga/xy_sum1_i_52/CO[3]
                         net (fo=1, routed)           0.000    42.391    vga/xy_sum1_i_52_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.505 r  vga/xy_sum1_i_21/CO[3]
                         net (fo=49, routed)          1.070    43.575    vga/y_sum20_in[14]
    SLICE_X65Y15         LUT3 (Prop_lut3_I0_O)        0.124    43.699 r  vga/xy_sum1_i_559/O
                         net (fo=1, routed)           0.000    43.699    vga/xy_sum1_i_559_n_0
    SLICE_X65Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    44.231 r  vga/xy_sum1_i_480/CO[3]
                         net (fo=1, routed)           0.000    44.231    vga/xy_sum1_i_480_n_0
    SLICE_X65Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.345 r  vga/xy_sum1_i_390/CO[3]
                         net (fo=1, routed)           0.000    44.345    vga/xy_sum1_i_390_n_0
    SLICE_X65Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.459 r  vga/xy_sum1_i_304/CO[3]
                         net (fo=1, routed)           0.000    44.459    vga/xy_sum1_i_304_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.573 r  vga/xy_sum1_i_219/CO[3]
                         net (fo=1, routed)           0.000    44.573    vga/xy_sum1_i_219_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.687 r  vga/xy_sum1_i_134/CO[3]
                         net (fo=1, routed)           0.000    44.687    vga/xy_sum1_i_134_n_0
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.801 r  vga/xy_sum1_i_56/CO[3]
                         net (fo=1, routed)           0.000    44.801    vga/xy_sum1_i_56_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.072 r  vga/xy_sum1_i_22/CO[0]
                         net (fo=51, routed)          0.556    45.629    vga/y_sum20_in[13]
    SLICE_X65Y22         LUT3 (Prop_lut3_I0_O)        0.373    46.002 r  vga/xy_sum1_i_563/O
                         net (fo=1, routed)           0.000    46.002    vga/xy_sum1_i_563_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.552 r  vga/xy_sum1_i_485/CO[3]
                         net (fo=1, routed)           0.000    46.552    vga/xy_sum1_i_485_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.666 r  vga/xy_sum1_i_395/CO[3]
                         net (fo=1, routed)           0.000    46.666    vga/xy_sum1_i_395_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.780 r  vga/xy_sum1_i_309/CO[3]
                         net (fo=1, routed)           0.009    46.789    vga/xy_sum1_i_309_n_0
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.903 r  vga/xy_sum1_i_224/CO[3]
                         net (fo=1, routed)           0.000    46.903    vga/xy_sum1_i_224_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.017 r  vga/xy_sum1_i_139/CO[3]
                         net (fo=1, routed)           0.000    47.017    vga/xy_sum1_i_139_n_0
    SLICE_X65Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.131 r  vga/xy_sum1_i_61/CO[3]
                         net (fo=1, routed)           0.000    47.131    vga/xy_sum1_i_61_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.288 r  vga/xy_sum1_i_24/CO[1]
                         net (fo=53, routed)          0.942    48.230    vga/y_sum20_in[12]
    SLICE_X67Y24         LUT3 (Prop_lut3_I0_O)        0.329    48.559 r  vga/xy_sum1_i_569/O
                         net (fo=1, routed)           0.000    48.559    vga/xy_sum1_i_569_n_0
    SLICE_X67Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    49.091 r  vga/xy_sum1_i_490/CO[3]
                         net (fo=1, routed)           0.009    49.100    vga/xy_sum1_i_490_n_0
    SLICE_X67Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.214 r  vga/xy_sum1_i_400/CO[3]
                         net (fo=1, routed)           0.000    49.214    vga/xy_sum1_i_400_n_0
    SLICE_X67Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.328 r  vga/xy_sum1_i_314/CO[3]
                         net (fo=1, routed)           0.000    49.328    vga/xy_sum1_i_314_n_0
    SLICE_X67Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.442 r  vga/xy_sum1_i_229/CO[3]
                         net (fo=1, routed)           0.000    49.442    vga/xy_sum1_i_229_n_0
    SLICE_X67Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.556 r  vga/xy_sum1_i_144/CO[3]
                         net (fo=1, routed)           0.000    49.556    vga/xy_sum1_i_144_n_0
    SLICE_X67Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.670 r  vga/xy_sum1_i_63/CO[3]
                         net (fo=1, routed)           0.000    49.670    vga/xy_sum1_i_63_n_0
    SLICE_X67Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    49.898 r  vga/xy_sum1_i_25/CO[2]
                         net (fo=55, routed)          0.752    50.650    vga/y_sum20_in[11]
    SLICE_X68Y27         LUT3 (Prop_lut3_I0_O)        0.313    50.963 r  vga/xy_sum1_i_573/O
                         net (fo=1, routed)           0.000    50.963    vga/xy_sum1_i_573_n_0
    SLICE_X68Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.513 r  vga/xy_sum1_i_495/CO[3]
                         net (fo=1, routed)           0.000    51.513    vga/xy_sum1_i_495_n_0
    SLICE_X68Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.627 r  vga/xy_sum1_i_405/CO[3]
                         net (fo=1, routed)           0.000    51.627    vga/xy_sum1_i_405_n_0
    SLICE_X68Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.741 r  vga/xy_sum1_i_319/CO[3]
                         net (fo=1, routed)           0.000    51.741    vga/xy_sum1_i_319_n_0
    SLICE_X68Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.855 r  vga/xy_sum1_i_234/CO[3]
                         net (fo=1, routed)           0.000    51.855    vga/xy_sum1_i_234_n_0
    SLICE_X68Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.969 r  vga/xy_sum1_i_149/CO[3]
                         net (fo=1, routed)           0.000    51.969    vga/xy_sum1_i_149_n_0
    SLICE_X68Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.083 r  vga/xy_sum1_i_66/CO[3]
                         net (fo=1, routed)           0.000    52.083    vga/xy_sum1_i_66_n_0
    SLICE_X68Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.197 r  vga/xy_sum1_i_26/CO[3]
                         net (fo=57, routed)          1.140    53.337    vga/y_sum20_in[10]
    SLICE_X69Y30         LUT3 (Prop_lut3_I0_O)        0.124    53.461 r  vga/xy_sum1_i_637/O
                         net (fo=1, routed)           0.000    53.461    vga/xy_sum1_i_637_n_0
    SLICE_X69Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    53.993 r  vga/xy_sum1_i_575/CO[3]
                         net (fo=1, routed)           0.000    53.993    vga/xy_sum1_i_575_n_0
    SLICE_X69Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.107 r  vga/xy_sum1_i_500/CO[3]
                         net (fo=1, routed)           0.000    54.107    vga/xy_sum1_i_500_n_0
    SLICE_X69Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.221 r  vga/xy_sum1_i_410/CO[3]
                         net (fo=1, routed)           0.000    54.221    vga/xy_sum1_i_410_n_0
    SLICE_X69Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.335 r  vga/xy_sum1_i_324/CO[3]
                         net (fo=1, routed)           0.000    54.335    vga/xy_sum1_i_324_n_0
    SLICE_X69Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.449 r  vga/xy_sum1_i_239/CO[3]
                         net (fo=1, routed)           0.000    54.449    vga/xy_sum1_i_239_n_0
    SLICE_X69Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.563 r  vga/xy_sum1_i_154/CO[3]
                         net (fo=1, routed)           0.000    54.563    vga/xy_sum1_i_154_n_0
    SLICE_X69Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.677 r  vga/xy_sum1_i_70/CO[3]
                         net (fo=1, routed)           0.000    54.677    vga/xy_sum1_i_70_n_0
    SLICE_X69Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    54.948 r  vga/xy_sum1_i_27/CO[0]
                         net (fo=59, routed)          0.686    55.634    vga/y_sum20_in[9]
    SLICE_X70Y36         LUT3 (Prop_lut3_I0_O)        0.373    56.007 r  vga/xy_sum1_i_642/O
                         net (fo=1, routed)           0.000    56.007    vga/xy_sum1_i_642_n_0
    SLICE_X70Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    56.520 r  vga/xy_sum1_i_580/CO[3]
                         net (fo=1, routed)           0.000    56.520    vga/xy_sum1_i_580_n_0
    SLICE_X70Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.637 r  vga/xy_sum1_i_505/CO[3]
                         net (fo=1, routed)           0.000    56.637    vga/xy_sum1_i_505_n_0
    SLICE_X70Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.754 r  vga/xy_sum1_i_415/CO[3]
                         net (fo=1, routed)           0.000    56.754    vga/xy_sum1_i_415_n_0
    SLICE_X70Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.871 r  vga/xy_sum1_i_329/CO[3]
                         net (fo=1, routed)           0.000    56.871    vga/xy_sum1_i_329_n_0
    SLICE_X70Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.988 r  vga/xy_sum1_i_244/CO[3]
                         net (fo=1, routed)           0.000    56.988    vga/xy_sum1_i_244_n_0
    SLICE_X70Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.105 r  vga/xy_sum1_i_159/CO[3]
                         net (fo=1, routed)           0.000    57.105    vga/xy_sum1_i_159_n_0
    SLICE_X70Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.222 r  vga/xy_sum1_i_75/CO[3]
                         net (fo=1, routed)           0.000    57.222    vga/xy_sum1_i_75_n_0
    SLICE_X70Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.379 r  vga/xy_sum1_i_29/CO[1]
                         net (fo=61, routed)          0.967    58.346    vga/y_sum20_in[8]
    SLICE_X73Y38         LUT3 (Prop_lut3_I0_O)        0.332    58.678 r  vga/xy_sum1_i_646/O
                         net (fo=1, routed)           0.000    58.678    vga/xy_sum1_i_646_n_0
    SLICE_X73Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.228 r  vga/xy_sum1_i_585/CO[3]
                         net (fo=1, routed)           0.000    59.228    vga/xy_sum1_i_585_n_0
    SLICE_X73Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.342 r  vga/xy_sum1_i_510/CO[3]
                         net (fo=1, routed)           0.000    59.342    vga/xy_sum1_i_510_n_0
    SLICE_X73Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.456 r  vga/xy_sum1_i_420/CO[3]
                         net (fo=1, routed)           0.000    59.456    vga/xy_sum1_i_420_n_0
    SLICE_X73Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.570 r  vga/xy_sum1_i_334/CO[3]
                         net (fo=1, routed)           0.000    59.570    vga/xy_sum1_i_334_n_0
    SLICE_X73Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.684 r  vga/xy_sum1_i_249/CO[3]
                         net (fo=1, routed)           0.000    59.684    vga/xy_sum1_i_249_n_0
    SLICE_X73Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.798 r  vga/xy_sum1_i_164/CO[3]
                         net (fo=1, routed)           0.000    59.798    vga/xy_sum1_i_164_n_0
    SLICE_X73Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.912 r  vga/xy_sum1_i_77/CO[3]
                         net (fo=1, routed)           0.000    59.912    vga/xy_sum1_i_77_n_0
    SLICE_X73Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    60.140 r  vga/xy_sum1_i_30/CO[2]
                         net (fo=63, routed)          0.800    60.940    vga/y_sum20_in[7]
    SLICE_X74Y41         LUT3 (Prop_lut3_I0_O)        0.313    61.253 r  vga/xy_sum1_i_651/O
                         net (fo=1, routed)           0.000    61.253    vga/xy_sum1_i_651_n_0
    SLICE_X74Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.786 r  vga/xy_sum1_i_590/CO[3]
                         net (fo=1, routed)           0.000    61.786    vga/xy_sum1_i_590_n_0
    SLICE_X74Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.903 r  vga/xy_sum1_i_515/CO[3]
                         net (fo=1, routed)           0.000    61.903    vga/xy_sum1_i_515_n_0
    SLICE_X74Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.020 r  vga/xy_sum1_i_425/CO[3]
                         net (fo=1, routed)           0.000    62.020    vga/xy_sum1_i_425_n_0
    SLICE_X74Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.137 r  vga/xy_sum1_i_339/CO[3]
                         net (fo=1, routed)           0.000    62.137    vga/xy_sum1_i_339_n_0
    SLICE_X74Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.254 r  vga/xy_sum1_i_254/CO[3]
                         net (fo=1, routed)           0.000    62.254    vga/xy_sum1_i_254_n_0
    SLICE_X74Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.371 r  vga/xy_sum1_i_169/CO[3]
                         net (fo=1, routed)           0.000    62.371    vga/xy_sum1_i_169_n_0
    SLICE_X74Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.488 r  vga/xy_sum1_i_80/CO[3]
                         net (fo=1, routed)           0.000    62.488    vga/xy_sum1_i_80_n_0
    SLICE_X74Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.605 r  vga/xy_sum1_i_31/CO[3]
                         net (fo=65, routed)          1.029    63.634    vga/y_sum20_in[6]
    SLICE_X73Y46         LUT3 (Prop_lut3_I0_O)        0.124    63.758 r  vga/xy_sum1_i_657/O
                         net (fo=1, routed)           0.000    63.758    vga/xy_sum1_i_657_n_0
    SLICE_X73Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    64.290 r  vga/xy_sum1_i_595/CO[3]
                         net (fo=1, routed)           0.000    64.290    vga/xy_sum1_i_595_n_0
    SLICE_X73Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.404 r  vga/xy_sum1_i_520/CO[3]
                         net (fo=1, routed)           0.000    64.404    vga/xy_sum1_i_520_n_0
    SLICE_X73Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.518 r  vga/xy_sum1_i_430/CO[3]
                         net (fo=1, routed)           0.000    64.518    vga/xy_sum1_i_430_n_0
    SLICE_X73Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.632 r  vga/xy_sum1_i_344/CO[3]
                         net (fo=1, routed)           0.001    64.633    vga/xy_sum1_i_344_n_0
    SLICE_X73Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.747 r  vga/xy_sum1_i_259/CO[3]
                         net (fo=1, routed)           0.000    64.747    vga/xy_sum1_i_259_n_0
    SLICE_X73Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.861 r  vga/xy_sum1_i_174/CO[3]
                         net (fo=1, routed)           0.000    64.861    vga/xy_sum1_i_174_n_0
    SLICE_X73Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.975 r  vga/xy_sum1_i_84/CO[3]
                         net (fo=1, routed)           0.000    64.975    vga/xy_sum1_i_84_n_0
    SLICE_X73Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.089 r  vga/xy_sum1_i_32/CO[3]
                         net (fo=65, routed)          1.258    66.347    vga/y_sum20_in[5]
    SLICE_X72Y49         LUT3 (Prop_lut3_I0_O)        0.124    66.471 r  vga/xy_sum1_i_662/O
                         net (fo=1, routed)           0.000    66.471    vga/xy_sum1_i_662_n_0
    SLICE_X72Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    67.003 r  vga/xy_sum1_i_600/CO[3]
                         net (fo=1, routed)           0.001    67.004    vga/xy_sum1_i_600_n_0
    SLICE_X72Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.118 r  vga/xy_sum1_i_525/CO[3]
                         net (fo=1, routed)           0.000    67.118    vga/xy_sum1_i_525_n_0
    SLICE_X72Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.232 r  vga/xy_sum1_i_435/CO[3]
                         net (fo=1, routed)           0.000    67.232    vga/xy_sum1_i_435_n_0
    SLICE_X72Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.346 r  vga/xy_sum1_i_349/CO[3]
                         net (fo=1, routed)           0.000    67.346    vga/xy_sum1_i_349_n_0
    SLICE_X72Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.460 r  vga/xy_sum1_i_264/CO[3]
                         net (fo=1, routed)           0.000    67.460    vga/xy_sum1_i_264_n_0
    SLICE_X72Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.574 r  vga/xy_sum1_i_179/CO[3]
                         net (fo=1, routed)           0.000    67.574    vga/xy_sum1_i_179_n_0
    SLICE_X72Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.688 r  vga/xy_sum1_i_94/CO[3]
                         net (fo=1, routed)           0.000    67.688    vga/xy_sum1_i_94_n_0
    SLICE_X72Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.802 r  vga/xy_sum1_i_34/CO[3]
                         net (fo=65, routed)          1.379    69.181    vga/y_sum20_in[4]
    SLICE_X71Y51         LUT3 (Prop_lut3_I0_O)        0.124    69.305 r  vga/xy_sum1_i_667/O
                         net (fo=1, routed)           0.000    69.305    vga/xy_sum1_i_667_n_0
    SLICE_X71Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    69.837 r  vga/xy_sum1_i_605/CO[3]
                         net (fo=1, routed)           0.000    69.837    vga/xy_sum1_i_605_n_0
    SLICE_X71Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.951 r  vga/xy_sum1_i_530/CO[3]
                         net (fo=1, routed)           0.000    69.951    vga/xy_sum1_i_530_n_0
    SLICE_X71Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.065 r  vga/xy_sum1_i_440/CO[3]
                         net (fo=1, routed)           0.000    70.065    vga/xy_sum1_i_440_n_0
    SLICE_X71Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.179 r  vga/xy_sum1_i_354/CO[3]
                         net (fo=1, routed)           0.000    70.179    vga/xy_sum1_i_354_n_0
    SLICE_X71Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.293 r  vga/xy_sum1_i_269/CO[3]
                         net (fo=1, routed)           0.000    70.293    vga/xy_sum1_i_269_n_0
    SLICE_X71Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.407 r  vga/xy_sum1_i_184/CO[3]
                         net (fo=1, routed)           0.000    70.407    vga/xy_sum1_i_184_n_0
    SLICE_X71Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.521 r  vga/xy_sum1_i_99/CO[3]
                         net (fo=1, routed)           0.000    70.521    vga/xy_sum1_i_99_n_0
    SLICE_X71Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.635 r  vga/xy_sum1_i_35/CO[3]
                         net (fo=65, routed)          1.208    71.843    vga/y_sum20_in[3]
    SLICE_X70Y55         LUT3 (Prop_lut3_I0_O)        0.124    71.967 r  vga/xy_sum1_i_672/O
                         net (fo=1, routed)           0.000    71.967    vga/xy_sum1_i_672_n_0
    SLICE_X70Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    72.480 r  vga/xy_sum1_i_610/CO[3]
                         net (fo=1, routed)           0.000    72.480    vga/xy_sum1_i_610_n_0
    SLICE_X70Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.597 r  vga/xy_sum1_i_535/CO[3]
                         net (fo=1, routed)           0.000    72.597    vga/xy_sum1_i_535_n_0
    SLICE_X70Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.714 r  vga/xy_sum1_i_445/CO[3]
                         net (fo=1, routed)           0.000    72.714    vga/xy_sum1_i_445_n_0
    SLICE_X70Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.831 r  vga/xy_sum1_i_359/CO[3]
                         net (fo=1, routed)           0.000    72.831    vga/xy_sum1_i_359_n_0
    SLICE_X70Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.948 r  vga/xy_sum1_i_274/CO[3]
                         net (fo=1, routed)           0.000    72.948    vga/xy_sum1_i_274_n_0
    SLICE_X70Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.065 r  vga/xy_sum1_i_189/CO[3]
                         net (fo=1, routed)           0.000    73.065    vga/xy_sum1_i_189_n_0
    SLICE_X70Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.182 r  vga/xy_sum1_i_104/CO[3]
                         net (fo=1, routed)           0.000    73.182    vga/xy_sum1_i_104_n_0
    SLICE_X70Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.299 r  vga/xy_sum1_i_36/CO[3]
                         net (fo=65, routed)          1.126    74.425    vga/y_sum20_in[2]
    SLICE_X69Y59         LUT3 (Prop_lut3_I0_O)        0.124    74.549 r  vga/xy_sum1_i_628/O
                         net (fo=1, routed)           0.000    74.549    vga/xy_sum1_i_628_n_0
    SLICE_X69Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    75.081 r  vga/xy_sum1_i_546/CO[3]
                         net (fo=1, routed)           0.000    75.081    vga/xy_sum1_i_546_n_0
    SLICE_X69Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.195 r  vga/xy_sum1_i_540/CO[3]
                         net (fo=1, routed)           0.000    75.195    vga/xy_sum1_i_540_n_0
    SLICE_X69Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.309 r  vga/xy_sum1_i_450/CO[3]
                         net (fo=1, routed)           0.000    75.309    vga/xy_sum1_i_450_n_0
    SLICE_X69Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.423 r  vga/xy_sum1_i_364/CO[3]
                         net (fo=1, routed)           0.000    75.423    vga/xy_sum1_i_364_n_0
    SLICE_X69Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.537 r  vga/xy_sum1_i_279/CO[3]
                         net (fo=1, routed)           0.000    75.537    vga/xy_sum1_i_279_n_0
    SLICE_X69Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.651 r  vga/xy_sum1_i_194/CO[3]
                         net (fo=1, routed)           0.000    75.651    vga/xy_sum1_i_194_n_0
    SLICE_X69Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.765 r  vga/xy_sum1_i_109/CO[3]
                         net (fo=1, routed)           0.000    75.765    vga/xy_sum1_i_109_n_0
    SLICE_X69Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.879 r  vga/xy_sum1_i_37/CO[3]
                         net (fo=63, routed)          1.525    77.404    vga/y_sum20_in[1]
    SLICE_X72Y59         LUT3 (Prop_lut3_I0_O)        0.124    77.528 r  vga/xy_sum1_i_623/O
                         net (fo=1, routed)           0.000    77.528    vga/xy_sum1_i_623_n_0
    SLICE_X72Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    78.060 r  vga/xy_sum1_i_545/CO[3]
                         net (fo=1, routed)           0.000    78.060    vga/xy_sum1_i_545_n_0
    SLICE_X72Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.174 r  vga/xy_sum1_i_455/CO[3]
                         net (fo=1, routed)           0.000    78.174    vga/xy_sum1_i_455_n_0
    SLICE_X72Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.288 r  vga/xy_sum1_i_369/CO[3]
                         net (fo=1, routed)           0.000    78.288    vga/xy_sum1_i_369_n_0
    SLICE_X72Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.402 r  vga/xy_sum1_i_284/CO[3]
                         net (fo=1, routed)           0.000    78.402    vga/xy_sum1_i_284_n_0
    SLICE_X72Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.516 r  vga/xy_sum1_i_199/CO[3]
                         net (fo=1, routed)           0.000    78.516    vga/xy_sum1_i_199_n_0
    SLICE_X72Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.630 r  vga/xy_sum1_i_114/CO[3]
                         net (fo=1, routed)           0.000    78.630    vga/xy_sum1_i_114_n_0
    SLICE_X72Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.744 r  vga/xy_sum1_i_38/CO[3]
                         net (fo=1, routed)           0.000    78.744    vga/xy_sum1_i_38_n_0
    SLICE_X72Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.858 f  vga/xy_sum1_i_17/CO[3]
                         net (fo=6, routed)           1.212    80.070    vga/vgaposcontrol/y_sum20_in[0]
    SLICE_X68Y60         LUT1 (Prop_lut1_I0_O)        0.124    80.194 r  vga/vgaposcontrol/xy_sum1_i_89/O
                         net (fo=1, routed)           0.324    80.518    vga/vgaposcontrol/xy_sum1_i_89_n_0
    SLICE_X71Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    81.098 r  vga/vgaposcontrol/xy_sum1_i_33/CO[3]
                         net (fo=1, routed)           0.000    81.098    vga/vgaposcontrol/xy_sum1_i_33_n_0
    SLICE_X71Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.212 r  vga/vgaposcontrol/xy_sum1_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.212    vga/vgaposcontrol/xy_sum1_i_28_n_0
    SLICE_X71Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.326 r  vga/vgaposcontrol/xy_sum1_i_23/CO[3]
                         net (fo=1, routed)           0.000    81.326    vga/vgaposcontrol/xy_sum1_i_23_n_0
    SLICE_X71Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    81.660 r  vga/vgaposcontrol/xy_sum1_i_18/O[1]
                         net (fo=3, routed)           0.546    82.206    vga/vgaposcontrol/y_sum2[14]
    SLICE_X75Y63         LUT3 (Prop_lut3_I0_O)        0.303    82.509 r  vga/vgaposcontrol/xy_sum1_i_3/O
                         net (fo=2, routed)           0.569    83.077    vga/in[14]
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    86.928 r  vga/xy_sum1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    86.930    vga/xy_sum1__0_n_106
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    88.448 r  vga/xy_sum1__1/P[1]
                         net (fo=2, routed)           1.120    89.568    vga/xy_sum1__1_n_104
    SLICE_X77Y59         LUT2 (Prop_lut2_I0_O)        0.124    89.692 r  vga/xy_sum[19]_i_8/O
                         net (fo=1, routed)           0.000    89.692    vga/xy_sum[19]_i_8_n_0
    SLICE_X77Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    90.090 r  vga/xy_sum_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    90.090    vga/xy_sum_reg[19]_i_6_n_0
    SLICE_X77Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    90.424 r  vga/xy_sum_reg[23]_i_6/O[1]
                         net (fo=1, routed)           0.927    91.351    vga/xy_sum_reg[23]_i_6_n_6
    SLICE_X70Y51         LUT2 (Prop_lut2_I1_O)        0.303    91.654 r  vga/xy_sum[23]_i_4/O
                         net (fo=1, routed)           0.000    91.654    vga/xy_sum[23]_i_4_n_0
    SLICE_X70Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.187 r  vga/xy_sum_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    92.187    vga/xy_sum_reg[23]_i_1_n_0
    SLICE_X70Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.304 r  vga/xy_sum_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    92.304    vga/xy_sum_reg[27]_i_1_n_0
    SLICE_X70Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    92.635 r  vga/xy_sum_reg[31]_i_1/O[3]
                         net (fo=9, routed)           0.882    93.517    vga/xy_sum_reg[31]_i_1_n_4
    DSP48_X2Y20          DSP48E1                                      r  vga/k_up1__2/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    41.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.683    43.350    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    39.656 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    41.579    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.670 r  div/inst/clkout1_buf/O
                         net (fo=279, routed)         1.688    43.358    vga/clk_out1
    DSP48_X2Y20          DSP48E1                                      r  vga/k_up1__2/CLK
                         clock pessimism              0.007    43.365    
                         clock uncertainty           -0.095    43.270    
    DSP48_X2Y20          DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -0.633    42.637    vga/k_up1__2
  -------------------------------------------------------------------
                         required time                         42.637    
                         arrival time                         -93.517    
  -------------------------------------------------------------------
                         slack                                -50.880    

Slack (VIOLATED) :        -50.849ns  (required time - arrival time)
  Source:                 vga/vgaposcontrol/y_poi_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            vga/k_up1__2/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        91.678ns  (logic 54.665ns (59.627%)  route 37.013ns (40.373%))
  Logic Levels:           235  (CARRY4=196 DSP48E1=2 LUT1=2 LUT2=3 LUT3=32)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.691ns = ( 43.358 - 41.667 ) 
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.809     1.809    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  div/inst/clkout1_buf/O
                         net (fo=279, routed)         1.805     1.807    vga/vgaposcontrol/clk_out1
    SLICE_X64Y0          FDRE                                         r  vga/vgaposcontrol/y_poi_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y0          FDRE (Prop_fdre_C_Q)         0.456     2.263 f  vga/vgaposcontrol/y_poi_reg[0]/Q
                         net (fo=14, routed)          0.345     2.609    vga/vgaposcontrol/y_poi[0]
    SLICE_X63Y0          LUT1 (Prop_lut1_I0_O)        0.124     2.733 r  vga/vgaposcontrol/red3__0_i_4/O
                         net (fo=6, routed)           0.346     3.079    vga/vgaposcontrol/A[0]
    SLICE_X62Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.674 r  vga/vgaposcontrol/xy_sum1__1_i_287/CO[3]
                         net (fo=1, routed)           0.000     3.674    vga/vgaposcontrol/xy_sum1__1_i_287_n_0
    SLICE_X62Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.791 r  vga/vgaposcontrol/xy_sum1__1_i_234/CO[3]
                         net (fo=1, routed)           0.000     3.791    vga/vgaposcontrol/xy_sum1__1_i_234_n_0
    SLICE_X62Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.908 r  vga/vgaposcontrol/xy_sum1__1_i_168/CO[3]
                         net (fo=40, routed)          1.056     4.963    vga/vgaposcontrol/xy_sum1__1[0]
    SLICE_X59Y0          LUT2 (Prop_lut2_I0_O)        0.124     5.087 r  vga/vgaposcontrol/xy_sum1__1_i_98/O
                         net (fo=1, routed)           0.000     5.087    vga/vgaposcontrol_n_358
    SLICE_X59Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.619 r  vga/xy_sum1__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.619    vga/xy_sum1__1_i_38_n_0
    SLICE_X59Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.733 r  vga/xy_sum1__1_i_17/CO[3]
                         net (fo=15, routed)          0.974     6.707    vga/y_sum20_in[31]
    SLICE_X58Y0          LUT3 (Prop_lut3_I0_O)        0.124     6.831 r  vga/xy_sum1__1_i_102/O
                         net (fo=1, routed)           0.000     6.831    vga/xy_sum1__1_i_102_n_0
    SLICE_X58Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.344 r  vga/xy_sum1__1_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.344    vga/xy_sum1__1_i_45_n_0
    SLICE_X58Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.461 r  vga/xy_sum1__1_i_18/CO[3]
                         net (fo=17, routed)          0.931     8.392    vga/y_sum20_in[30]
    SLICE_X57Y1          LUT3 (Prop_lut3_I0_O)        0.124     8.516 r  vga/xy_sum1__1_i_172/O
                         net (fo=1, routed)           0.000     8.516    vga/xy_sum1__1_i_172_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.066 r  vga/xy_sum1__1_i_103/CO[3]
                         net (fo=1, routed)           0.000     9.066    vga/xy_sum1__1_i_103_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.180 r  vga/xy_sum1__1_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.180    vga/xy_sum1__1_i_49_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.451 r  vga/xy_sum1__1_i_19/CO[0]
                         net (fo=19, routed)          0.637    10.089    vga/y_sum20_in[29]
    SLICE_X58Y3          LUT3 (Prop_lut3_I0_O)        0.373    10.462 r  vga/xy_sum1__1_i_178/O
                         net (fo=1, routed)           0.000    10.462    vga/xy_sum1__1_i_178_n_0
    SLICE_X58Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.975 r  vga/xy_sum1__1_i_108/CO[3]
                         net (fo=1, routed)           0.000    10.975    vga/xy_sum1__1_i_108_n_0
    SLICE_X58Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.092 r  vga/xy_sum1__1_i_54/CO[3]
                         net (fo=1, routed)           0.000    11.092    vga/xy_sum1__1_i_54_n_0
    SLICE_X58Y5          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.249 r  vga/xy_sum1__1_i_21/CO[1]
                         net (fo=21, routed)          0.774    12.022    vga/y_sum20_in[28]
    SLICE_X61Y2          LUT3 (Prop_lut3_I0_O)        0.332    12.354 r  vga/xy_sum1__1_i_183/O
                         net (fo=1, routed)           0.000    12.354    vga/xy_sum1__1_i_183_n_0
    SLICE_X61Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.886 r  vga/xy_sum1__1_i_113/CO[3]
                         net (fo=1, routed)           0.000    12.886    vga/xy_sum1__1_i_113_n_0
    SLICE_X61Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.000 r  vga/xy_sum1__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.000    vga/xy_sum1__1_i_56_n_0
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.228 r  vga/xy_sum1__1_i_22/CO[2]
                         net (fo=23, routed)          0.751    13.980    vga/y_sum20_in[27]
    SLICE_X63Y1          LUT3 (Prop_lut3_I0_O)        0.313    14.293 r  vga/xy_sum1__1_i_187/O
                         net (fo=1, routed)           0.000    14.293    vga/xy_sum1__1_i_187_n_0
    SLICE_X63Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.843 r  vga/xy_sum1__1_i_118/CO[3]
                         net (fo=1, routed)           0.000    14.843    vga/xy_sum1__1_i_118_n_0
    SLICE_X63Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.957 r  vga/xy_sum1__1_i_59/CO[3]
                         net (fo=1, routed)           0.000    14.957    vga/xy_sum1__1_i_59_n_0
    SLICE_X63Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.071 r  vga/xy_sum1__1_i_23/CO[3]
                         net (fo=25, routed)          0.987    16.058    vga/y_sum20_in[26]
    SLICE_X64Y2          LUT3 (Prop_lut3_I0_O)        0.124    16.182 r  vga/xy_sum1__1_i_245/O
                         net (fo=1, routed)           0.000    16.182    vga/xy_sum1__1_i_245_n_0
    SLICE_X64Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.732 r  vga/xy_sum1__1_i_189/CO[3]
                         net (fo=1, routed)           0.000    16.732    vga/xy_sum1__1_i_189_n_0
    SLICE_X64Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.846 r  vga/xy_sum1__1_i_123/CO[3]
                         net (fo=1, routed)           0.000    16.846    vga/xy_sum1__1_i_123_n_0
    SLICE_X64Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.960 r  vga/xy_sum1__1_i_63/CO[3]
                         net (fo=1, routed)           0.000    16.960    vga/xy_sum1__1_i_63_n_0
    SLICE_X64Y5          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.231 r  vga/xy_sum1__1_i_24/CO[0]
                         net (fo=27, routed)          0.732    17.963    vga/y_sum20_in[25]
    SLICE_X65Y5          LUT3 (Prop_lut3_I0_O)        0.373    18.336 r  vga/xy_sum1__1_i_250/O
                         net (fo=1, routed)           0.000    18.336    vga/xy_sum1__1_i_250_n_0
    SLICE_X65Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.886 r  vga/xy_sum1__1_i_194/CO[3]
                         net (fo=1, routed)           0.000    18.886    vga/xy_sum1__1_i_194_n_0
    SLICE_X65Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.000 r  vga/xy_sum1__1_i_128/CO[3]
                         net (fo=1, routed)           0.000    19.000    vga/xy_sum1__1_i_128_n_0
    SLICE_X65Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.114 r  vga/xy_sum1__1_i_68/CO[3]
                         net (fo=1, routed)           0.000    19.114    vga/xy_sum1__1_i_68_n_0
    SLICE_X65Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.271 r  vga/xy_sum1__1_i_26/CO[1]
                         net (fo=29, routed)          1.042    20.313    vga/y_sum20_in[24]
    SLICE_X61Y6          LUT3 (Prop_lut3_I0_O)        0.329    20.642 r  vga/xy_sum1__1_i_256/O
                         net (fo=1, routed)           0.000    20.642    vga/xy_sum1__1_i_256_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.174 r  vga/xy_sum1__1_i_199/CO[3]
                         net (fo=1, routed)           0.000    21.174    vga/xy_sum1__1_i_199_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.288 r  vga/xy_sum1__1_i_133/CO[3]
                         net (fo=1, routed)           0.000    21.288    vga/xy_sum1__1_i_133_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.402 r  vga/xy_sum1__1_i_70/CO[3]
                         net (fo=1, routed)           0.000    21.402    vga/xy_sum1__1_i_70_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.630 r  vga/xy_sum1__1_i_27/CO[2]
                         net (fo=31, routed)          0.789    22.419    vga/y_sum20_in[23]
    SLICE_X58Y6          LUT3 (Prop_lut3_I0_O)        0.313    22.732 r  vga/xy_sum1__1_i_261/O
                         net (fo=1, routed)           0.000    22.732    vga/xy_sum1__1_i_261_n_0
    SLICE_X58Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.245 r  vga/xy_sum1__1_i_204/CO[3]
                         net (fo=1, routed)           0.000    23.245    vga/xy_sum1__1_i_204_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.362 r  vga/xy_sum1__1_i_138/CO[3]
                         net (fo=1, routed)           0.000    23.362    vga/xy_sum1__1_i_138_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.479 r  vga/xy_sum1__1_i_73/CO[3]
                         net (fo=1, routed)           0.000    23.479    vga/xy_sum1__1_i_73_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.596 r  vga/xy_sum1__1_i_28/CO[3]
                         net (fo=33, routed)          1.250    24.846    vga/y_sum20_in[22]
    SLICE_X60Y3          LUT3 (Prop_lut3_I0_O)        0.124    24.970 r  vga/xy_sum1__1_i_299/O
                         net (fo=1, routed)           0.000    24.970    vga/xy_sum1__1_i_299_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.503 r  vga/xy_sum1__1_i_262/CO[3]
                         net (fo=1, routed)           0.000    25.503    vga/xy_sum1__1_i_262_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.620 r  vga/xy_sum1__1_i_209/CO[3]
                         net (fo=1, routed)           0.000    25.620    vga/xy_sum1__1_i_209_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.737 r  vga/xy_sum1__1_i_143/CO[3]
                         net (fo=1, routed)           0.000    25.737    vga/xy_sum1__1_i_143_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.854 r  vga/xy_sum1__1_i_77/CO[3]
                         net (fo=1, routed)           0.000    25.854    vga/xy_sum1__1_i_77_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    26.108 r  vga/xy_sum1__1_i_29/CO[0]
                         net (fo=35, routed)          0.929    27.037    vga/y_sum20_in[21]
    SLICE_X63Y5          LUT3 (Prop_lut3_I0_O)        0.367    27.404 r  vga/xy_sum1__1_i_305/O
                         net (fo=1, routed)           0.000    27.404    vga/xy_sum1__1_i_305_n_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.936 r  vga/xy_sum1__1_i_267/CO[3]
                         net (fo=1, routed)           0.000    27.936    vga/xy_sum1__1_i_267_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.050 r  vga/xy_sum1__1_i_214/CO[3]
                         net (fo=1, routed)           0.000    28.050    vga/xy_sum1__1_i_214_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.164 r  vga/xy_sum1__1_i_148/CO[3]
                         net (fo=1, routed)           0.000    28.164    vga/xy_sum1__1_i_148_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.278 r  vga/xy_sum1__1_i_82/CO[3]
                         net (fo=1, routed)           0.000    28.278    vga/xy_sum1__1_i_82_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.435 r  vga/xy_sum1__1_i_31/CO[1]
                         net (fo=37, routed)          0.991    29.426    vga/y_sum20_in[20]
    SLICE_X62Y4          LUT3 (Prop_lut3_I0_O)        0.329    29.755 r  vga/xy_sum1__1_i_309/O
                         net (fo=1, routed)           0.000    29.755    vga/xy_sum1__1_i_309_n_0
    SLICE_X62Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.288 r  vga/xy_sum1__1_i_272/CO[3]
                         net (fo=1, routed)           0.000    30.288    vga/xy_sum1__1_i_272_n_0
    SLICE_X62Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.405 r  vga/xy_sum1__1_i_219/CO[3]
                         net (fo=1, routed)           0.000    30.405    vga/xy_sum1__1_i_219_n_0
    SLICE_X62Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.522 r  vga/xy_sum1__1_i_153/CO[3]
                         net (fo=1, routed)           0.000    30.522    vga/xy_sum1__1_i_153_n_0
    SLICE_X62Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.639 r  vga/xy_sum1__1_i_84/CO[3]
                         net (fo=1, routed)           0.000    30.639    vga/xy_sum1__1_i_84_n_0
    SLICE_X62Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    30.868 r  vga/xy_sum1__1_i_32/CO[2]
                         net (fo=39, routed)          0.717    31.585    vga/y_sum20_in[19]
    SLICE_X64Y6          LUT3 (Prop_lut3_I0_O)        0.310    31.895 r  vga/xy_sum1__1_i_315/O
                         net (fo=1, routed)           0.000    31.895    vga/xy_sum1__1_i_315_n_0
    SLICE_X64Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.427 r  vga/xy_sum1__1_i_277/CO[3]
                         net (fo=1, routed)           0.000    32.427    vga/xy_sum1__1_i_277_n_0
    SLICE_X64Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.541 r  vga/xy_sum1__1_i_224/CO[3]
                         net (fo=1, routed)           0.000    32.541    vga/xy_sum1__1_i_224_n_0
    SLICE_X64Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.655 r  vga/xy_sum1__1_i_158/CO[3]
                         net (fo=1, routed)           0.000    32.655    vga/xy_sum1__1_i_158_n_0
    SLICE_X64Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.769 r  vga/xy_sum1__1_i_87/CO[3]
                         net (fo=1, routed)           0.000    32.769    vga/xy_sum1__1_i_87_n_0
    SLICE_X64Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.883 r  vga/xy_sum1__1_i_33/CO[3]
                         net (fo=41, routed)          1.222    34.105    vga/y_sum20_in[18]
    SLICE_X66Y4          LUT3 (Prop_lut3_I0_O)        0.124    34.229 r  vga/xy_sum1_i_468/O
                         net (fo=1, routed)           0.000    34.229    vga/xy_sum1_i_468_n_0
    SLICE_X66Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.762 r  vga/xy_sum1_i_375/CO[3]
                         net (fo=1, routed)           0.000    34.762    vga/xy_sum1_i_375_n_0
    SLICE_X66Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.879 r  vga/xy_sum1__1_i_282/CO[3]
                         net (fo=1, routed)           0.000    34.879    vga/xy_sum1__1_i_282_n_0
    SLICE_X66Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.996 r  vga/xy_sum1__1_i_229/CO[3]
                         net (fo=1, routed)           0.000    34.996    vga/xy_sum1__1_i_229_n_0
    SLICE_X66Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.113 r  vga/xy_sum1__1_i_163/CO[3]
                         net (fo=1, routed)           0.000    35.113    vga/xy_sum1__1_i_163_n_0
    SLICE_X66Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.230 r  vga/xy_sum1__1_i_91/CO[3]
                         net (fo=1, routed)           0.000    35.230    vga/xy_sum1__1_i_91_n_0
    SLICE_X66Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    35.484 r  vga/xy_sum1__1_i_34/CO[0]
                         net (fo=43, routed)          0.878    36.362    vga/y_sum20_in[17]
    SLICE_X67Y6          LUT3 (Prop_lut3_I0_O)        0.367    36.729 r  vga/xy_sum1_i_463/O
                         net (fo=1, routed)           0.000    36.729    vga/xy_sum1_i_463_n_0
    SLICE_X67Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.279 r  vga/xy_sum1_i_374/CO[3]
                         net (fo=1, routed)           0.000    37.279    vga/xy_sum1_i_374_n_0
    SLICE_X67Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.393 r  vga/xy_sum1_i_289/CO[3]
                         net (fo=1, routed)           0.000    37.393    vga/xy_sum1_i_289_n_0
    SLICE_X67Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.507 r  vga/xy_sum1_i_204/CO[3]
                         net (fo=1, routed)           0.000    37.507    vga/xy_sum1_i_204_n_0
    SLICE_X67Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.621 r  vga/xy_sum1_i_119/CO[3]
                         net (fo=1, routed)           0.000    37.621    vga/xy_sum1_i_119_n_0
    SLICE_X67Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.735 r  vga/xy_sum1_i_47/CO[3]
                         net (fo=1, routed)           0.000    37.735    vga/xy_sum1_i_47_n_0
    SLICE_X67Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.892 r  vga/xy_sum1_i_19/CO[1]
                         net (fo=45, routed)          0.856    38.748    vga/y_sum20_in[16]
    SLICE_X65Y9          LUT3 (Prop_lut3_I0_O)        0.329    39.077 r  vga/xy_sum1_i_474/O
                         net (fo=1, routed)           0.000    39.077    vga/xy_sum1_i_474_n_0
    SLICE_X65Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.609 r  vga/xy_sum1_i_380/CO[3]
                         net (fo=1, routed)           0.000    39.609    vga/xy_sum1_i_380_n_0
    SLICE_X65Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.723 r  vga/xy_sum1_i_294/CO[3]
                         net (fo=1, routed)           0.000    39.723    vga/xy_sum1_i_294_n_0
    SLICE_X65Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.837 r  vga/xy_sum1_i_209/CO[3]
                         net (fo=1, routed)           0.000    39.837    vga/xy_sum1_i_209_n_0
    SLICE_X65Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.951 r  vga/xy_sum1_i_124/CO[3]
                         net (fo=1, routed)           0.000    39.951    vga/xy_sum1_i_124_n_0
    SLICE_X65Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.065 r  vga/xy_sum1_i_49/CO[3]
                         net (fo=1, routed)           0.000    40.065    vga/xy_sum1_i_49_n_0
    SLICE_X65Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    40.293 r  vga/xy_sum1_i_20/CO[2]
                         net (fo=47, routed)          0.798    41.090    vga/y_sum20_in[15]
    SLICE_X64Y12         LUT3 (Prop_lut3_I0_O)        0.313    41.403 r  vga/xy_sum1_i_479/O
                         net (fo=1, routed)           0.000    41.403    vga/xy_sum1_i_479_n_0
    SLICE_X64Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    41.935 r  vga/xy_sum1_i_385/CO[3]
                         net (fo=1, routed)           0.000    41.935    vga/xy_sum1_i_385_n_0
    SLICE_X64Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.049 r  vga/xy_sum1_i_299/CO[3]
                         net (fo=1, routed)           0.000    42.049    vga/xy_sum1_i_299_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.163 r  vga/xy_sum1_i_214/CO[3]
                         net (fo=1, routed)           0.000    42.163    vga/xy_sum1_i_214_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.277 r  vga/xy_sum1_i_129/CO[3]
                         net (fo=1, routed)           0.000    42.277    vga/xy_sum1_i_129_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.391 r  vga/xy_sum1_i_52/CO[3]
                         net (fo=1, routed)           0.000    42.391    vga/xy_sum1_i_52_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.505 r  vga/xy_sum1_i_21/CO[3]
                         net (fo=49, routed)          1.070    43.575    vga/y_sum20_in[14]
    SLICE_X65Y15         LUT3 (Prop_lut3_I0_O)        0.124    43.699 r  vga/xy_sum1_i_559/O
                         net (fo=1, routed)           0.000    43.699    vga/xy_sum1_i_559_n_0
    SLICE_X65Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    44.231 r  vga/xy_sum1_i_480/CO[3]
                         net (fo=1, routed)           0.000    44.231    vga/xy_sum1_i_480_n_0
    SLICE_X65Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.345 r  vga/xy_sum1_i_390/CO[3]
                         net (fo=1, routed)           0.000    44.345    vga/xy_sum1_i_390_n_0
    SLICE_X65Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.459 r  vga/xy_sum1_i_304/CO[3]
                         net (fo=1, routed)           0.000    44.459    vga/xy_sum1_i_304_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.573 r  vga/xy_sum1_i_219/CO[3]
                         net (fo=1, routed)           0.000    44.573    vga/xy_sum1_i_219_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.687 r  vga/xy_sum1_i_134/CO[3]
                         net (fo=1, routed)           0.000    44.687    vga/xy_sum1_i_134_n_0
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.801 r  vga/xy_sum1_i_56/CO[3]
                         net (fo=1, routed)           0.000    44.801    vga/xy_sum1_i_56_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.072 r  vga/xy_sum1_i_22/CO[0]
                         net (fo=51, routed)          0.556    45.629    vga/y_sum20_in[13]
    SLICE_X65Y22         LUT3 (Prop_lut3_I0_O)        0.373    46.002 r  vga/xy_sum1_i_563/O
                         net (fo=1, routed)           0.000    46.002    vga/xy_sum1_i_563_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.552 r  vga/xy_sum1_i_485/CO[3]
                         net (fo=1, routed)           0.000    46.552    vga/xy_sum1_i_485_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.666 r  vga/xy_sum1_i_395/CO[3]
                         net (fo=1, routed)           0.000    46.666    vga/xy_sum1_i_395_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.780 r  vga/xy_sum1_i_309/CO[3]
                         net (fo=1, routed)           0.009    46.789    vga/xy_sum1_i_309_n_0
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.903 r  vga/xy_sum1_i_224/CO[3]
                         net (fo=1, routed)           0.000    46.903    vga/xy_sum1_i_224_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.017 r  vga/xy_sum1_i_139/CO[3]
                         net (fo=1, routed)           0.000    47.017    vga/xy_sum1_i_139_n_0
    SLICE_X65Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.131 r  vga/xy_sum1_i_61/CO[3]
                         net (fo=1, routed)           0.000    47.131    vga/xy_sum1_i_61_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.288 r  vga/xy_sum1_i_24/CO[1]
                         net (fo=53, routed)          0.942    48.230    vga/y_sum20_in[12]
    SLICE_X67Y24         LUT3 (Prop_lut3_I0_O)        0.329    48.559 r  vga/xy_sum1_i_569/O
                         net (fo=1, routed)           0.000    48.559    vga/xy_sum1_i_569_n_0
    SLICE_X67Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    49.091 r  vga/xy_sum1_i_490/CO[3]
                         net (fo=1, routed)           0.009    49.100    vga/xy_sum1_i_490_n_0
    SLICE_X67Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.214 r  vga/xy_sum1_i_400/CO[3]
                         net (fo=1, routed)           0.000    49.214    vga/xy_sum1_i_400_n_0
    SLICE_X67Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.328 r  vga/xy_sum1_i_314/CO[3]
                         net (fo=1, routed)           0.000    49.328    vga/xy_sum1_i_314_n_0
    SLICE_X67Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.442 r  vga/xy_sum1_i_229/CO[3]
                         net (fo=1, routed)           0.000    49.442    vga/xy_sum1_i_229_n_0
    SLICE_X67Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.556 r  vga/xy_sum1_i_144/CO[3]
                         net (fo=1, routed)           0.000    49.556    vga/xy_sum1_i_144_n_0
    SLICE_X67Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.670 r  vga/xy_sum1_i_63/CO[3]
                         net (fo=1, routed)           0.000    49.670    vga/xy_sum1_i_63_n_0
    SLICE_X67Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    49.898 r  vga/xy_sum1_i_25/CO[2]
                         net (fo=55, routed)          0.752    50.650    vga/y_sum20_in[11]
    SLICE_X68Y27         LUT3 (Prop_lut3_I0_O)        0.313    50.963 r  vga/xy_sum1_i_573/O
                         net (fo=1, routed)           0.000    50.963    vga/xy_sum1_i_573_n_0
    SLICE_X68Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.513 r  vga/xy_sum1_i_495/CO[3]
                         net (fo=1, routed)           0.000    51.513    vga/xy_sum1_i_495_n_0
    SLICE_X68Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.627 r  vga/xy_sum1_i_405/CO[3]
                         net (fo=1, routed)           0.000    51.627    vga/xy_sum1_i_405_n_0
    SLICE_X68Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.741 r  vga/xy_sum1_i_319/CO[3]
                         net (fo=1, routed)           0.000    51.741    vga/xy_sum1_i_319_n_0
    SLICE_X68Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.855 r  vga/xy_sum1_i_234/CO[3]
                         net (fo=1, routed)           0.000    51.855    vga/xy_sum1_i_234_n_0
    SLICE_X68Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.969 r  vga/xy_sum1_i_149/CO[3]
                         net (fo=1, routed)           0.000    51.969    vga/xy_sum1_i_149_n_0
    SLICE_X68Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.083 r  vga/xy_sum1_i_66/CO[3]
                         net (fo=1, routed)           0.000    52.083    vga/xy_sum1_i_66_n_0
    SLICE_X68Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.197 r  vga/xy_sum1_i_26/CO[3]
                         net (fo=57, routed)          1.140    53.337    vga/y_sum20_in[10]
    SLICE_X69Y30         LUT3 (Prop_lut3_I0_O)        0.124    53.461 r  vga/xy_sum1_i_637/O
                         net (fo=1, routed)           0.000    53.461    vga/xy_sum1_i_637_n_0
    SLICE_X69Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    53.993 r  vga/xy_sum1_i_575/CO[3]
                         net (fo=1, routed)           0.000    53.993    vga/xy_sum1_i_575_n_0
    SLICE_X69Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.107 r  vga/xy_sum1_i_500/CO[3]
                         net (fo=1, routed)           0.000    54.107    vga/xy_sum1_i_500_n_0
    SLICE_X69Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.221 r  vga/xy_sum1_i_410/CO[3]
                         net (fo=1, routed)           0.000    54.221    vga/xy_sum1_i_410_n_0
    SLICE_X69Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.335 r  vga/xy_sum1_i_324/CO[3]
                         net (fo=1, routed)           0.000    54.335    vga/xy_sum1_i_324_n_0
    SLICE_X69Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.449 r  vga/xy_sum1_i_239/CO[3]
                         net (fo=1, routed)           0.000    54.449    vga/xy_sum1_i_239_n_0
    SLICE_X69Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.563 r  vga/xy_sum1_i_154/CO[3]
                         net (fo=1, routed)           0.000    54.563    vga/xy_sum1_i_154_n_0
    SLICE_X69Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.677 r  vga/xy_sum1_i_70/CO[3]
                         net (fo=1, routed)           0.000    54.677    vga/xy_sum1_i_70_n_0
    SLICE_X69Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    54.948 r  vga/xy_sum1_i_27/CO[0]
                         net (fo=59, routed)          0.686    55.634    vga/y_sum20_in[9]
    SLICE_X70Y36         LUT3 (Prop_lut3_I0_O)        0.373    56.007 r  vga/xy_sum1_i_642/O
                         net (fo=1, routed)           0.000    56.007    vga/xy_sum1_i_642_n_0
    SLICE_X70Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    56.520 r  vga/xy_sum1_i_580/CO[3]
                         net (fo=1, routed)           0.000    56.520    vga/xy_sum1_i_580_n_0
    SLICE_X70Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.637 r  vga/xy_sum1_i_505/CO[3]
                         net (fo=1, routed)           0.000    56.637    vga/xy_sum1_i_505_n_0
    SLICE_X70Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.754 r  vga/xy_sum1_i_415/CO[3]
                         net (fo=1, routed)           0.000    56.754    vga/xy_sum1_i_415_n_0
    SLICE_X70Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.871 r  vga/xy_sum1_i_329/CO[3]
                         net (fo=1, routed)           0.000    56.871    vga/xy_sum1_i_329_n_0
    SLICE_X70Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.988 r  vga/xy_sum1_i_244/CO[3]
                         net (fo=1, routed)           0.000    56.988    vga/xy_sum1_i_244_n_0
    SLICE_X70Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.105 r  vga/xy_sum1_i_159/CO[3]
                         net (fo=1, routed)           0.000    57.105    vga/xy_sum1_i_159_n_0
    SLICE_X70Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.222 r  vga/xy_sum1_i_75/CO[3]
                         net (fo=1, routed)           0.000    57.222    vga/xy_sum1_i_75_n_0
    SLICE_X70Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.379 r  vga/xy_sum1_i_29/CO[1]
                         net (fo=61, routed)          0.967    58.346    vga/y_sum20_in[8]
    SLICE_X73Y38         LUT3 (Prop_lut3_I0_O)        0.332    58.678 r  vga/xy_sum1_i_646/O
                         net (fo=1, routed)           0.000    58.678    vga/xy_sum1_i_646_n_0
    SLICE_X73Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.228 r  vga/xy_sum1_i_585/CO[3]
                         net (fo=1, routed)           0.000    59.228    vga/xy_sum1_i_585_n_0
    SLICE_X73Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.342 r  vga/xy_sum1_i_510/CO[3]
                         net (fo=1, routed)           0.000    59.342    vga/xy_sum1_i_510_n_0
    SLICE_X73Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.456 r  vga/xy_sum1_i_420/CO[3]
                         net (fo=1, routed)           0.000    59.456    vga/xy_sum1_i_420_n_0
    SLICE_X73Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.570 r  vga/xy_sum1_i_334/CO[3]
                         net (fo=1, routed)           0.000    59.570    vga/xy_sum1_i_334_n_0
    SLICE_X73Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.684 r  vga/xy_sum1_i_249/CO[3]
                         net (fo=1, routed)           0.000    59.684    vga/xy_sum1_i_249_n_0
    SLICE_X73Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.798 r  vga/xy_sum1_i_164/CO[3]
                         net (fo=1, routed)           0.000    59.798    vga/xy_sum1_i_164_n_0
    SLICE_X73Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.912 r  vga/xy_sum1_i_77/CO[3]
                         net (fo=1, routed)           0.000    59.912    vga/xy_sum1_i_77_n_0
    SLICE_X73Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    60.140 r  vga/xy_sum1_i_30/CO[2]
                         net (fo=63, routed)          0.800    60.940    vga/y_sum20_in[7]
    SLICE_X74Y41         LUT3 (Prop_lut3_I0_O)        0.313    61.253 r  vga/xy_sum1_i_651/O
                         net (fo=1, routed)           0.000    61.253    vga/xy_sum1_i_651_n_0
    SLICE_X74Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.786 r  vga/xy_sum1_i_590/CO[3]
                         net (fo=1, routed)           0.000    61.786    vga/xy_sum1_i_590_n_0
    SLICE_X74Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.903 r  vga/xy_sum1_i_515/CO[3]
                         net (fo=1, routed)           0.000    61.903    vga/xy_sum1_i_515_n_0
    SLICE_X74Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.020 r  vga/xy_sum1_i_425/CO[3]
                         net (fo=1, routed)           0.000    62.020    vga/xy_sum1_i_425_n_0
    SLICE_X74Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.137 r  vga/xy_sum1_i_339/CO[3]
                         net (fo=1, routed)           0.000    62.137    vga/xy_sum1_i_339_n_0
    SLICE_X74Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.254 r  vga/xy_sum1_i_254/CO[3]
                         net (fo=1, routed)           0.000    62.254    vga/xy_sum1_i_254_n_0
    SLICE_X74Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.371 r  vga/xy_sum1_i_169/CO[3]
                         net (fo=1, routed)           0.000    62.371    vga/xy_sum1_i_169_n_0
    SLICE_X74Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.488 r  vga/xy_sum1_i_80/CO[3]
                         net (fo=1, routed)           0.000    62.488    vga/xy_sum1_i_80_n_0
    SLICE_X74Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.605 r  vga/xy_sum1_i_31/CO[3]
                         net (fo=65, routed)          1.029    63.634    vga/y_sum20_in[6]
    SLICE_X73Y46         LUT3 (Prop_lut3_I0_O)        0.124    63.758 r  vga/xy_sum1_i_657/O
                         net (fo=1, routed)           0.000    63.758    vga/xy_sum1_i_657_n_0
    SLICE_X73Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    64.290 r  vga/xy_sum1_i_595/CO[3]
                         net (fo=1, routed)           0.000    64.290    vga/xy_sum1_i_595_n_0
    SLICE_X73Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.404 r  vga/xy_sum1_i_520/CO[3]
                         net (fo=1, routed)           0.000    64.404    vga/xy_sum1_i_520_n_0
    SLICE_X73Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.518 r  vga/xy_sum1_i_430/CO[3]
                         net (fo=1, routed)           0.000    64.518    vga/xy_sum1_i_430_n_0
    SLICE_X73Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.632 r  vga/xy_sum1_i_344/CO[3]
                         net (fo=1, routed)           0.001    64.633    vga/xy_sum1_i_344_n_0
    SLICE_X73Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.747 r  vga/xy_sum1_i_259/CO[3]
                         net (fo=1, routed)           0.000    64.747    vga/xy_sum1_i_259_n_0
    SLICE_X73Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.861 r  vga/xy_sum1_i_174/CO[3]
                         net (fo=1, routed)           0.000    64.861    vga/xy_sum1_i_174_n_0
    SLICE_X73Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.975 r  vga/xy_sum1_i_84/CO[3]
                         net (fo=1, routed)           0.000    64.975    vga/xy_sum1_i_84_n_0
    SLICE_X73Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.089 r  vga/xy_sum1_i_32/CO[3]
                         net (fo=65, routed)          1.258    66.347    vga/y_sum20_in[5]
    SLICE_X72Y49         LUT3 (Prop_lut3_I0_O)        0.124    66.471 r  vga/xy_sum1_i_662/O
                         net (fo=1, routed)           0.000    66.471    vga/xy_sum1_i_662_n_0
    SLICE_X72Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    67.003 r  vga/xy_sum1_i_600/CO[3]
                         net (fo=1, routed)           0.001    67.004    vga/xy_sum1_i_600_n_0
    SLICE_X72Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.118 r  vga/xy_sum1_i_525/CO[3]
                         net (fo=1, routed)           0.000    67.118    vga/xy_sum1_i_525_n_0
    SLICE_X72Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.232 r  vga/xy_sum1_i_435/CO[3]
                         net (fo=1, routed)           0.000    67.232    vga/xy_sum1_i_435_n_0
    SLICE_X72Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.346 r  vga/xy_sum1_i_349/CO[3]
                         net (fo=1, routed)           0.000    67.346    vga/xy_sum1_i_349_n_0
    SLICE_X72Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.460 r  vga/xy_sum1_i_264/CO[3]
                         net (fo=1, routed)           0.000    67.460    vga/xy_sum1_i_264_n_0
    SLICE_X72Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.574 r  vga/xy_sum1_i_179/CO[3]
                         net (fo=1, routed)           0.000    67.574    vga/xy_sum1_i_179_n_0
    SLICE_X72Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.688 r  vga/xy_sum1_i_94/CO[3]
                         net (fo=1, routed)           0.000    67.688    vga/xy_sum1_i_94_n_0
    SLICE_X72Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.802 r  vga/xy_sum1_i_34/CO[3]
                         net (fo=65, routed)          1.379    69.181    vga/y_sum20_in[4]
    SLICE_X71Y51         LUT3 (Prop_lut3_I0_O)        0.124    69.305 r  vga/xy_sum1_i_667/O
                         net (fo=1, routed)           0.000    69.305    vga/xy_sum1_i_667_n_0
    SLICE_X71Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    69.837 r  vga/xy_sum1_i_605/CO[3]
                         net (fo=1, routed)           0.000    69.837    vga/xy_sum1_i_605_n_0
    SLICE_X71Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.951 r  vga/xy_sum1_i_530/CO[3]
                         net (fo=1, routed)           0.000    69.951    vga/xy_sum1_i_530_n_0
    SLICE_X71Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.065 r  vga/xy_sum1_i_440/CO[3]
                         net (fo=1, routed)           0.000    70.065    vga/xy_sum1_i_440_n_0
    SLICE_X71Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.179 r  vga/xy_sum1_i_354/CO[3]
                         net (fo=1, routed)           0.000    70.179    vga/xy_sum1_i_354_n_0
    SLICE_X71Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.293 r  vga/xy_sum1_i_269/CO[3]
                         net (fo=1, routed)           0.000    70.293    vga/xy_sum1_i_269_n_0
    SLICE_X71Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.407 r  vga/xy_sum1_i_184/CO[3]
                         net (fo=1, routed)           0.000    70.407    vga/xy_sum1_i_184_n_0
    SLICE_X71Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.521 r  vga/xy_sum1_i_99/CO[3]
                         net (fo=1, routed)           0.000    70.521    vga/xy_sum1_i_99_n_0
    SLICE_X71Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.635 r  vga/xy_sum1_i_35/CO[3]
                         net (fo=65, routed)          1.208    71.843    vga/y_sum20_in[3]
    SLICE_X70Y55         LUT3 (Prop_lut3_I0_O)        0.124    71.967 r  vga/xy_sum1_i_672/O
                         net (fo=1, routed)           0.000    71.967    vga/xy_sum1_i_672_n_0
    SLICE_X70Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    72.480 r  vga/xy_sum1_i_610/CO[3]
                         net (fo=1, routed)           0.000    72.480    vga/xy_sum1_i_610_n_0
    SLICE_X70Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.597 r  vga/xy_sum1_i_535/CO[3]
                         net (fo=1, routed)           0.000    72.597    vga/xy_sum1_i_535_n_0
    SLICE_X70Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.714 r  vga/xy_sum1_i_445/CO[3]
                         net (fo=1, routed)           0.000    72.714    vga/xy_sum1_i_445_n_0
    SLICE_X70Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.831 r  vga/xy_sum1_i_359/CO[3]
                         net (fo=1, routed)           0.000    72.831    vga/xy_sum1_i_359_n_0
    SLICE_X70Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.948 r  vga/xy_sum1_i_274/CO[3]
                         net (fo=1, routed)           0.000    72.948    vga/xy_sum1_i_274_n_0
    SLICE_X70Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.065 r  vga/xy_sum1_i_189/CO[3]
                         net (fo=1, routed)           0.000    73.065    vga/xy_sum1_i_189_n_0
    SLICE_X70Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.182 r  vga/xy_sum1_i_104/CO[3]
                         net (fo=1, routed)           0.000    73.182    vga/xy_sum1_i_104_n_0
    SLICE_X70Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.299 r  vga/xy_sum1_i_36/CO[3]
                         net (fo=65, routed)          1.126    74.425    vga/y_sum20_in[2]
    SLICE_X69Y59         LUT3 (Prop_lut3_I0_O)        0.124    74.549 r  vga/xy_sum1_i_628/O
                         net (fo=1, routed)           0.000    74.549    vga/xy_sum1_i_628_n_0
    SLICE_X69Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    75.081 r  vga/xy_sum1_i_546/CO[3]
                         net (fo=1, routed)           0.000    75.081    vga/xy_sum1_i_546_n_0
    SLICE_X69Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.195 r  vga/xy_sum1_i_540/CO[3]
                         net (fo=1, routed)           0.000    75.195    vga/xy_sum1_i_540_n_0
    SLICE_X69Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.309 r  vga/xy_sum1_i_450/CO[3]
                         net (fo=1, routed)           0.000    75.309    vga/xy_sum1_i_450_n_0
    SLICE_X69Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.423 r  vga/xy_sum1_i_364/CO[3]
                         net (fo=1, routed)           0.000    75.423    vga/xy_sum1_i_364_n_0
    SLICE_X69Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.537 r  vga/xy_sum1_i_279/CO[3]
                         net (fo=1, routed)           0.000    75.537    vga/xy_sum1_i_279_n_0
    SLICE_X69Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.651 r  vga/xy_sum1_i_194/CO[3]
                         net (fo=1, routed)           0.000    75.651    vga/xy_sum1_i_194_n_0
    SLICE_X69Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.765 r  vga/xy_sum1_i_109/CO[3]
                         net (fo=1, routed)           0.000    75.765    vga/xy_sum1_i_109_n_0
    SLICE_X69Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.879 r  vga/xy_sum1_i_37/CO[3]
                         net (fo=63, routed)          1.525    77.404    vga/y_sum20_in[1]
    SLICE_X72Y59         LUT3 (Prop_lut3_I0_O)        0.124    77.528 r  vga/xy_sum1_i_623/O
                         net (fo=1, routed)           0.000    77.528    vga/xy_sum1_i_623_n_0
    SLICE_X72Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    78.060 r  vga/xy_sum1_i_545/CO[3]
                         net (fo=1, routed)           0.000    78.060    vga/xy_sum1_i_545_n_0
    SLICE_X72Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.174 r  vga/xy_sum1_i_455/CO[3]
                         net (fo=1, routed)           0.000    78.174    vga/xy_sum1_i_455_n_0
    SLICE_X72Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.288 r  vga/xy_sum1_i_369/CO[3]
                         net (fo=1, routed)           0.000    78.288    vga/xy_sum1_i_369_n_0
    SLICE_X72Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.402 r  vga/xy_sum1_i_284/CO[3]
                         net (fo=1, routed)           0.000    78.402    vga/xy_sum1_i_284_n_0
    SLICE_X72Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.516 r  vga/xy_sum1_i_199/CO[3]
                         net (fo=1, routed)           0.000    78.516    vga/xy_sum1_i_199_n_0
    SLICE_X72Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.630 r  vga/xy_sum1_i_114/CO[3]
                         net (fo=1, routed)           0.000    78.630    vga/xy_sum1_i_114_n_0
    SLICE_X72Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.744 r  vga/xy_sum1_i_38/CO[3]
                         net (fo=1, routed)           0.000    78.744    vga/xy_sum1_i_38_n_0
    SLICE_X72Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.858 f  vga/xy_sum1_i_17/CO[3]
                         net (fo=6, routed)           1.212    80.070    vga/vgaposcontrol/y_sum20_in[0]
    SLICE_X68Y60         LUT1 (Prop_lut1_I0_O)        0.124    80.194 r  vga/vgaposcontrol/xy_sum1_i_89/O
                         net (fo=1, routed)           0.324    80.518    vga/vgaposcontrol/xy_sum1_i_89_n_0
    SLICE_X71Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    81.098 r  vga/vgaposcontrol/xy_sum1_i_33/CO[3]
                         net (fo=1, routed)           0.000    81.098    vga/vgaposcontrol/xy_sum1_i_33_n_0
    SLICE_X71Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.212 r  vga/vgaposcontrol/xy_sum1_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.212    vga/vgaposcontrol/xy_sum1_i_28_n_0
    SLICE_X71Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.326 r  vga/vgaposcontrol/xy_sum1_i_23/CO[3]
                         net (fo=1, routed)           0.000    81.326    vga/vgaposcontrol/xy_sum1_i_23_n_0
    SLICE_X71Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    81.660 r  vga/vgaposcontrol/xy_sum1_i_18/O[1]
                         net (fo=3, routed)           0.546    82.206    vga/vgaposcontrol/y_sum2[14]
    SLICE_X75Y63         LUT3 (Prop_lut3_I0_O)        0.303    82.509 r  vga/vgaposcontrol/xy_sum1_i_3/O
                         net (fo=2, routed)           0.569    83.077    vga/in[14]
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    86.928 r  vga/xy_sum1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    86.930    vga/xy_sum1__0_n_106
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    88.448 r  vga/xy_sum1__1/P[1]
                         net (fo=2, routed)           1.120    89.568    vga/xy_sum1__1_n_104
    SLICE_X77Y59         LUT2 (Prop_lut2_I0_O)        0.124    89.692 r  vga/xy_sum[19]_i_8/O
                         net (fo=1, routed)           0.000    89.692    vga/xy_sum[19]_i_8_n_0
    SLICE_X77Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    90.090 r  vga/xy_sum_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    90.090    vga/xy_sum_reg[19]_i_6_n_0
    SLICE_X77Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    90.424 r  vga/xy_sum_reg[23]_i_6/O[1]
                         net (fo=1, routed)           0.927    91.351    vga/xy_sum_reg[23]_i_6_n_6
    SLICE_X70Y51         LUT2 (Prop_lut2_I1_O)        0.303    91.654 r  vga/xy_sum[23]_i_4/O
                         net (fo=1, routed)           0.000    91.654    vga/xy_sum[23]_i_4_n_0
    SLICE_X70Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.187 r  vga/xy_sum_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    92.187    vga/xy_sum_reg[23]_i_1_n_0
    SLICE_X70Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.304 r  vga/xy_sum_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    92.304    vga/xy_sum_reg[27]_i_1_n_0
    SLICE_X70Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    92.635 r  vga/xy_sum_reg[31]_i_1/O[3]
                         net (fo=9, routed)           0.851    93.486    vga/xy_sum_reg[31]_i_1_n_4
    DSP48_X2Y20          DSP48E1                                      r  vga/k_up1__2/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    41.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.683    43.350    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    39.656 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    41.579    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.670 r  div/inst/clkout1_buf/O
                         net (fo=279, routed)         1.688    43.358    vga/clk_out1
    DSP48_X2Y20          DSP48E1                                      r  vga/k_up1__2/CLK
                         clock pessimism              0.007    43.365    
                         clock uncertainty           -0.095    43.270    
    DSP48_X2Y20          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.633    42.637    vga/k_up1__2
  -------------------------------------------------------------------
                         required time                         42.637    
                         arrival time                         -93.486    
  -------------------------------------------------------------------
                         slack                                -50.849    

Slack (VIOLATED) :        -50.818ns  (required time - arrival time)
  Source:                 vga/vgaposcontrol/y_poi_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            vga/b_up2__1/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        91.804ns  (logic 54.590ns (59.464%)  route 37.214ns (40.536%))
  Logic Levels:           235  (CARRY4=196 DSP48E1=2 LUT1=2 LUT2=3 LUT3=32)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.761ns = ( 43.427 - 41.667 ) 
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.809     1.809    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  div/inst/clkout1_buf/O
                         net (fo=279, routed)         1.805     1.807    vga/vgaposcontrol/clk_out1
    SLICE_X64Y0          FDRE                                         r  vga/vgaposcontrol/y_poi_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y0          FDRE (Prop_fdre_C_Q)         0.456     2.263 f  vga/vgaposcontrol/y_poi_reg[0]/Q
                         net (fo=14, routed)          0.345     2.609    vga/vgaposcontrol/y_poi[0]
    SLICE_X63Y0          LUT1 (Prop_lut1_I0_O)        0.124     2.733 r  vga/vgaposcontrol/red3__0_i_4/O
                         net (fo=6, routed)           0.346     3.079    vga/vgaposcontrol/A[0]
    SLICE_X62Y0          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     3.674 r  vga/vgaposcontrol/xy_sum1__1_i_287/CO[3]
                         net (fo=1, routed)           0.000     3.674    vga/vgaposcontrol/xy_sum1__1_i_287_n_0
    SLICE_X62Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.791 r  vga/vgaposcontrol/xy_sum1__1_i_234/CO[3]
                         net (fo=1, routed)           0.000     3.791    vga/vgaposcontrol/xy_sum1__1_i_234_n_0
    SLICE_X62Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.908 r  vga/vgaposcontrol/xy_sum1__1_i_168/CO[3]
                         net (fo=40, routed)          1.056     4.963    vga/vgaposcontrol/xy_sum1__1[0]
    SLICE_X59Y0          LUT2 (Prop_lut2_I0_O)        0.124     5.087 r  vga/vgaposcontrol/xy_sum1__1_i_98/O
                         net (fo=1, routed)           0.000     5.087    vga/vgaposcontrol_n_358
    SLICE_X59Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.619 r  vga/xy_sum1__1_i_38/CO[3]
                         net (fo=1, routed)           0.000     5.619    vga/xy_sum1__1_i_38_n_0
    SLICE_X59Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.733 r  vga/xy_sum1__1_i_17/CO[3]
                         net (fo=15, routed)          0.974     6.707    vga/y_sum20_in[31]
    SLICE_X58Y0          LUT3 (Prop_lut3_I0_O)        0.124     6.831 r  vga/xy_sum1__1_i_102/O
                         net (fo=1, routed)           0.000     6.831    vga/xy_sum1__1_i_102_n_0
    SLICE_X58Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.344 r  vga/xy_sum1__1_i_45/CO[3]
                         net (fo=1, routed)           0.000     7.344    vga/xy_sum1__1_i_45_n_0
    SLICE_X58Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.461 r  vga/xy_sum1__1_i_18/CO[3]
                         net (fo=17, routed)          0.931     8.392    vga/y_sum20_in[30]
    SLICE_X57Y1          LUT3 (Prop_lut3_I0_O)        0.124     8.516 r  vga/xy_sum1__1_i_172/O
                         net (fo=1, routed)           0.000     8.516    vga/xy_sum1__1_i_172_n_0
    SLICE_X57Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.066 r  vga/xy_sum1__1_i_103/CO[3]
                         net (fo=1, routed)           0.000     9.066    vga/xy_sum1__1_i_103_n_0
    SLICE_X57Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.180 r  vga/xy_sum1__1_i_49/CO[3]
                         net (fo=1, routed)           0.000     9.180    vga/xy_sum1__1_i_49_n_0
    SLICE_X57Y3          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.451 r  vga/xy_sum1__1_i_19/CO[0]
                         net (fo=19, routed)          0.637    10.089    vga/y_sum20_in[29]
    SLICE_X58Y3          LUT3 (Prop_lut3_I0_O)        0.373    10.462 r  vga/xy_sum1__1_i_178/O
                         net (fo=1, routed)           0.000    10.462    vga/xy_sum1__1_i_178_n_0
    SLICE_X58Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.975 r  vga/xy_sum1__1_i_108/CO[3]
                         net (fo=1, routed)           0.000    10.975    vga/xy_sum1__1_i_108_n_0
    SLICE_X58Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.092 r  vga/xy_sum1__1_i_54/CO[3]
                         net (fo=1, routed)           0.000    11.092    vga/xy_sum1__1_i_54_n_0
    SLICE_X58Y5          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.249 r  vga/xy_sum1__1_i_21/CO[1]
                         net (fo=21, routed)          0.774    12.022    vga/y_sum20_in[28]
    SLICE_X61Y2          LUT3 (Prop_lut3_I0_O)        0.332    12.354 r  vga/xy_sum1__1_i_183/O
                         net (fo=1, routed)           0.000    12.354    vga/xy_sum1__1_i_183_n_0
    SLICE_X61Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.886 r  vga/xy_sum1__1_i_113/CO[3]
                         net (fo=1, routed)           0.000    12.886    vga/xy_sum1__1_i_113_n_0
    SLICE_X61Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.000 r  vga/xy_sum1__1_i_56/CO[3]
                         net (fo=1, routed)           0.000    13.000    vga/xy_sum1__1_i_56_n_0
    SLICE_X61Y4          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.228 r  vga/xy_sum1__1_i_22/CO[2]
                         net (fo=23, routed)          0.751    13.980    vga/y_sum20_in[27]
    SLICE_X63Y1          LUT3 (Prop_lut3_I0_O)        0.313    14.293 r  vga/xy_sum1__1_i_187/O
                         net (fo=1, routed)           0.000    14.293    vga/xy_sum1__1_i_187_n_0
    SLICE_X63Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.843 r  vga/xy_sum1__1_i_118/CO[3]
                         net (fo=1, routed)           0.000    14.843    vga/xy_sum1__1_i_118_n_0
    SLICE_X63Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.957 r  vga/xy_sum1__1_i_59/CO[3]
                         net (fo=1, routed)           0.000    14.957    vga/xy_sum1__1_i_59_n_0
    SLICE_X63Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.071 r  vga/xy_sum1__1_i_23/CO[3]
                         net (fo=25, routed)          0.987    16.058    vga/y_sum20_in[26]
    SLICE_X64Y2          LUT3 (Prop_lut3_I0_O)        0.124    16.182 r  vga/xy_sum1__1_i_245/O
                         net (fo=1, routed)           0.000    16.182    vga/xy_sum1__1_i_245_n_0
    SLICE_X64Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.732 r  vga/xy_sum1__1_i_189/CO[3]
                         net (fo=1, routed)           0.000    16.732    vga/xy_sum1__1_i_189_n_0
    SLICE_X64Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.846 r  vga/xy_sum1__1_i_123/CO[3]
                         net (fo=1, routed)           0.000    16.846    vga/xy_sum1__1_i_123_n_0
    SLICE_X64Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.960 r  vga/xy_sum1__1_i_63/CO[3]
                         net (fo=1, routed)           0.000    16.960    vga/xy_sum1__1_i_63_n_0
    SLICE_X64Y5          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.231 r  vga/xy_sum1__1_i_24/CO[0]
                         net (fo=27, routed)          0.732    17.963    vga/y_sum20_in[25]
    SLICE_X65Y5          LUT3 (Prop_lut3_I0_O)        0.373    18.336 r  vga/xy_sum1__1_i_250/O
                         net (fo=1, routed)           0.000    18.336    vga/xy_sum1__1_i_250_n_0
    SLICE_X65Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    18.886 r  vga/xy_sum1__1_i_194/CO[3]
                         net (fo=1, routed)           0.000    18.886    vga/xy_sum1__1_i_194_n_0
    SLICE_X65Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.000 r  vga/xy_sum1__1_i_128/CO[3]
                         net (fo=1, routed)           0.000    19.000    vga/xy_sum1__1_i_128_n_0
    SLICE_X65Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.114 r  vga/xy_sum1__1_i_68/CO[3]
                         net (fo=1, routed)           0.000    19.114    vga/xy_sum1__1_i_68_n_0
    SLICE_X65Y8          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.271 r  vga/xy_sum1__1_i_26/CO[1]
                         net (fo=29, routed)          1.042    20.313    vga/y_sum20_in[24]
    SLICE_X61Y6          LUT3 (Prop_lut3_I0_O)        0.329    20.642 r  vga/xy_sum1__1_i_256/O
                         net (fo=1, routed)           0.000    20.642    vga/xy_sum1__1_i_256_n_0
    SLICE_X61Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.174 r  vga/xy_sum1__1_i_199/CO[3]
                         net (fo=1, routed)           0.000    21.174    vga/xy_sum1__1_i_199_n_0
    SLICE_X61Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.288 r  vga/xy_sum1__1_i_133/CO[3]
                         net (fo=1, routed)           0.000    21.288    vga/xy_sum1__1_i_133_n_0
    SLICE_X61Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.402 r  vga/xy_sum1__1_i_70/CO[3]
                         net (fo=1, routed)           0.000    21.402    vga/xy_sum1__1_i_70_n_0
    SLICE_X61Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.630 r  vga/xy_sum1__1_i_27/CO[2]
                         net (fo=31, routed)          0.789    22.419    vga/y_sum20_in[23]
    SLICE_X58Y6          LUT3 (Prop_lut3_I0_O)        0.313    22.732 r  vga/xy_sum1__1_i_261/O
                         net (fo=1, routed)           0.000    22.732    vga/xy_sum1__1_i_261_n_0
    SLICE_X58Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    23.245 r  vga/xy_sum1__1_i_204/CO[3]
                         net (fo=1, routed)           0.000    23.245    vga/xy_sum1__1_i_204_n_0
    SLICE_X58Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.362 r  vga/xy_sum1__1_i_138/CO[3]
                         net (fo=1, routed)           0.000    23.362    vga/xy_sum1__1_i_138_n_0
    SLICE_X58Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.479 r  vga/xy_sum1__1_i_73/CO[3]
                         net (fo=1, routed)           0.000    23.479    vga/xy_sum1__1_i_73_n_0
    SLICE_X58Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.596 r  vga/xy_sum1__1_i_28/CO[3]
                         net (fo=33, routed)          1.250    24.846    vga/y_sum20_in[22]
    SLICE_X60Y3          LUT3 (Prop_lut3_I0_O)        0.124    24.970 r  vga/xy_sum1__1_i_299/O
                         net (fo=1, routed)           0.000    24.970    vga/xy_sum1__1_i_299_n_0
    SLICE_X60Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.503 r  vga/xy_sum1__1_i_262/CO[3]
                         net (fo=1, routed)           0.000    25.503    vga/xy_sum1__1_i_262_n_0
    SLICE_X60Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.620 r  vga/xy_sum1__1_i_209/CO[3]
                         net (fo=1, routed)           0.000    25.620    vga/xy_sum1__1_i_209_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.737 r  vga/xy_sum1__1_i_143/CO[3]
                         net (fo=1, routed)           0.000    25.737    vga/xy_sum1__1_i_143_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.854 r  vga/xy_sum1__1_i_77/CO[3]
                         net (fo=1, routed)           0.000    25.854    vga/xy_sum1__1_i_77_n_0
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    26.108 r  vga/xy_sum1__1_i_29/CO[0]
                         net (fo=35, routed)          0.929    27.037    vga/y_sum20_in[21]
    SLICE_X63Y5          LUT3 (Prop_lut3_I0_O)        0.367    27.404 r  vga/xy_sum1__1_i_305/O
                         net (fo=1, routed)           0.000    27.404    vga/xy_sum1__1_i_305_n_0
    SLICE_X63Y5          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.936 r  vga/xy_sum1__1_i_267/CO[3]
                         net (fo=1, routed)           0.000    27.936    vga/xy_sum1__1_i_267_n_0
    SLICE_X63Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.050 r  vga/xy_sum1__1_i_214/CO[3]
                         net (fo=1, routed)           0.000    28.050    vga/xy_sum1__1_i_214_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.164 r  vga/xy_sum1__1_i_148/CO[3]
                         net (fo=1, routed)           0.000    28.164    vga/xy_sum1__1_i_148_n_0
    SLICE_X63Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.278 r  vga/xy_sum1__1_i_82/CO[3]
                         net (fo=1, routed)           0.000    28.278    vga/xy_sum1__1_i_82_n_0
    SLICE_X63Y9          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.435 r  vga/xy_sum1__1_i_31/CO[1]
                         net (fo=37, routed)          0.991    29.426    vga/y_sum20_in[20]
    SLICE_X62Y4          LUT3 (Prop_lut3_I0_O)        0.329    29.755 r  vga/xy_sum1__1_i_309/O
                         net (fo=1, routed)           0.000    29.755    vga/xy_sum1__1_i_309_n_0
    SLICE_X62Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    30.288 r  vga/xy_sum1__1_i_272/CO[3]
                         net (fo=1, routed)           0.000    30.288    vga/xy_sum1__1_i_272_n_0
    SLICE_X62Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.405 r  vga/xy_sum1__1_i_219/CO[3]
                         net (fo=1, routed)           0.000    30.405    vga/xy_sum1__1_i_219_n_0
    SLICE_X62Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.522 r  vga/xy_sum1__1_i_153/CO[3]
                         net (fo=1, routed)           0.000    30.522    vga/xy_sum1__1_i_153_n_0
    SLICE_X62Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    30.639 r  vga/xy_sum1__1_i_84/CO[3]
                         net (fo=1, routed)           0.000    30.639    vga/xy_sum1__1_i_84_n_0
    SLICE_X62Y8          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    30.868 r  vga/xy_sum1__1_i_32/CO[2]
                         net (fo=39, routed)          0.717    31.585    vga/y_sum20_in[19]
    SLICE_X64Y6          LUT3 (Prop_lut3_I0_O)        0.310    31.895 r  vga/xy_sum1__1_i_315/O
                         net (fo=1, routed)           0.000    31.895    vga/xy_sum1__1_i_315_n_0
    SLICE_X64Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    32.427 r  vga/xy_sum1__1_i_277/CO[3]
                         net (fo=1, routed)           0.000    32.427    vga/xy_sum1__1_i_277_n_0
    SLICE_X64Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.541 r  vga/xy_sum1__1_i_224/CO[3]
                         net (fo=1, routed)           0.000    32.541    vga/xy_sum1__1_i_224_n_0
    SLICE_X64Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.655 r  vga/xy_sum1__1_i_158/CO[3]
                         net (fo=1, routed)           0.000    32.655    vga/xy_sum1__1_i_158_n_0
    SLICE_X64Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.769 r  vga/xy_sum1__1_i_87/CO[3]
                         net (fo=1, routed)           0.000    32.769    vga/xy_sum1__1_i_87_n_0
    SLICE_X64Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.883 r  vga/xy_sum1__1_i_33/CO[3]
                         net (fo=41, routed)          1.222    34.105    vga/y_sum20_in[18]
    SLICE_X66Y4          LUT3 (Prop_lut3_I0_O)        0.124    34.229 r  vga/xy_sum1_i_468/O
                         net (fo=1, routed)           0.000    34.229    vga/xy_sum1_i_468_n_0
    SLICE_X66Y4          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.762 r  vga/xy_sum1_i_375/CO[3]
                         net (fo=1, routed)           0.000    34.762    vga/xy_sum1_i_375_n_0
    SLICE_X66Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.879 r  vga/xy_sum1__1_i_282/CO[3]
                         net (fo=1, routed)           0.000    34.879    vga/xy_sum1__1_i_282_n_0
    SLICE_X66Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.996 r  vga/xy_sum1__1_i_229/CO[3]
                         net (fo=1, routed)           0.000    34.996    vga/xy_sum1__1_i_229_n_0
    SLICE_X66Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.113 r  vga/xy_sum1__1_i_163/CO[3]
                         net (fo=1, routed)           0.000    35.113    vga/xy_sum1__1_i_163_n_0
    SLICE_X66Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    35.230 r  vga/xy_sum1__1_i_91/CO[3]
                         net (fo=1, routed)           0.000    35.230    vga/xy_sum1__1_i_91_n_0
    SLICE_X66Y9          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    35.484 r  vga/xy_sum1__1_i_34/CO[0]
                         net (fo=43, routed)          0.878    36.362    vga/y_sum20_in[17]
    SLICE_X67Y6          LUT3 (Prop_lut3_I0_O)        0.367    36.729 r  vga/xy_sum1_i_463/O
                         net (fo=1, routed)           0.000    36.729    vga/xy_sum1_i_463_n_0
    SLICE_X67Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.279 r  vga/xy_sum1_i_374/CO[3]
                         net (fo=1, routed)           0.000    37.279    vga/xy_sum1_i_374_n_0
    SLICE_X67Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.393 r  vga/xy_sum1_i_289/CO[3]
                         net (fo=1, routed)           0.000    37.393    vga/xy_sum1_i_289_n_0
    SLICE_X67Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.507 r  vga/xy_sum1_i_204/CO[3]
                         net (fo=1, routed)           0.000    37.507    vga/xy_sum1_i_204_n_0
    SLICE_X67Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.621 r  vga/xy_sum1_i_119/CO[3]
                         net (fo=1, routed)           0.000    37.621    vga/xy_sum1_i_119_n_0
    SLICE_X67Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.735 r  vga/xy_sum1_i_47/CO[3]
                         net (fo=1, routed)           0.000    37.735    vga/xy_sum1_i_47_n_0
    SLICE_X67Y11         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.892 r  vga/xy_sum1_i_19/CO[1]
                         net (fo=45, routed)          0.856    38.748    vga/y_sum20_in[16]
    SLICE_X65Y9          LUT3 (Prop_lut3_I0_O)        0.329    39.077 r  vga/xy_sum1_i_474/O
                         net (fo=1, routed)           0.000    39.077    vga/xy_sum1_i_474_n_0
    SLICE_X65Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    39.609 r  vga/xy_sum1_i_380/CO[3]
                         net (fo=1, routed)           0.000    39.609    vga/xy_sum1_i_380_n_0
    SLICE_X65Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.723 r  vga/xy_sum1_i_294/CO[3]
                         net (fo=1, routed)           0.000    39.723    vga/xy_sum1_i_294_n_0
    SLICE_X65Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.837 r  vga/xy_sum1_i_209/CO[3]
                         net (fo=1, routed)           0.000    39.837    vga/xy_sum1_i_209_n_0
    SLICE_X65Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    39.951 r  vga/xy_sum1_i_124/CO[3]
                         net (fo=1, routed)           0.000    39.951    vga/xy_sum1_i_124_n_0
    SLICE_X65Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.065 r  vga/xy_sum1_i_49/CO[3]
                         net (fo=1, routed)           0.000    40.065    vga/xy_sum1_i_49_n_0
    SLICE_X65Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    40.293 r  vga/xy_sum1_i_20/CO[2]
                         net (fo=47, routed)          0.798    41.090    vga/y_sum20_in[15]
    SLICE_X64Y12         LUT3 (Prop_lut3_I0_O)        0.313    41.403 r  vga/xy_sum1_i_479/O
                         net (fo=1, routed)           0.000    41.403    vga/xy_sum1_i_479_n_0
    SLICE_X64Y12         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    41.935 r  vga/xy_sum1_i_385/CO[3]
                         net (fo=1, routed)           0.000    41.935    vga/xy_sum1_i_385_n_0
    SLICE_X64Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.049 r  vga/xy_sum1_i_299/CO[3]
                         net (fo=1, routed)           0.000    42.049    vga/xy_sum1_i_299_n_0
    SLICE_X64Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.163 r  vga/xy_sum1_i_214/CO[3]
                         net (fo=1, routed)           0.000    42.163    vga/xy_sum1_i_214_n_0
    SLICE_X64Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.277 r  vga/xy_sum1_i_129/CO[3]
                         net (fo=1, routed)           0.000    42.277    vga/xy_sum1_i_129_n_0
    SLICE_X64Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.391 r  vga/xy_sum1_i_52/CO[3]
                         net (fo=1, routed)           0.000    42.391    vga/xy_sum1_i_52_n_0
    SLICE_X64Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.505 r  vga/xy_sum1_i_21/CO[3]
                         net (fo=49, routed)          1.070    43.575    vga/y_sum20_in[14]
    SLICE_X65Y15         LUT3 (Prop_lut3_I0_O)        0.124    43.699 r  vga/xy_sum1_i_559/O
                         net (fo=1, routed)           0.000    43.699    vga/xy_sum1_i_559_n_0
    SLICE_X65Y15         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    44.231 r  vga/xy_sum1_i_480/CO[3]
                         net (fo=1, routed)           0.000    44.231    vga/xy_sum1_i_480_n_0
    SLICE_X65Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.345 r  vga/xy_sum1_i_390/CO[3]
                         net (fo=1, routed)           0.000    44.345    vga/xy_sum1_i_390_n_0
    SLICE_X65Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.459 r  vga/xy_sum1_i_304/CO[3]
                         net (fo=1, routed)           0.000    44.459    vga/xy_sum1_i_304_n_0
    SLICE_X65Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.573 r  vga/xy_sum1_i_219/CO[3]
                         net (fo=1, routed)           0.000    44.573    vga/xy_sum1_i_219_n_0
    SLICE_X65Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.687 r  vga/xy_sum1_i_134/CO[3]
                         net (fo=1, routed)           0.000    44.687    vga/xy_sum1_i_134_n_0
    SLICE_X65Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.801 r  vga/xy_sum1_i_56/CO[3]
                         net (fo=1, routed)           0.000    44.801    vga/xy_sum1_i_56_n_0
    SLICE_X65Y21         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    45.072 r  vga/xy_sum1_i_22/CO[0]
                         net (fo=51, routed)          0.556    45.629    vga/y_sum20_in[13]
    SLICE_X65Y22         LUT3 (Prop_lut3_I0_O)        0.373    46.002 r  vga/xy_sum1_i_563/O
                         net (fo=1, routed)           0.000    46.002    vga/xy_sum1_i_563_n_0
    SLICE_X65Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    46.552 r  vga/xy_sum1_i_485/CO[3]
                         net (fo=1, routed)           0.000    46.552    vga/xy_sum1_i_485_n_0
    SLICE_X65Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.666 r  vga/xy_sum1_i_395/CO[3]
                         net (fo=1, routed)           0.000    46.666    vga/xy_sum1_i_395_n_0
    SLICE_X65Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.780 r  vga/xy_sum1_i_309/CO[3]
                         net (fo=1, routed)           0.009    46.789    vga/xy_sum1_i_309_n_0
    SLICE_X65Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.903 r  vga/xy_sum1_i_224/CO[3]
                         net (fo=1, routed)           0.000    46.903    vga/xy_sum1_i_224_n_0
    SLICE_X65Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.017 r  vga/xy_sum1_i_139/CO[3]
                         net (fo=1, routed)           0.000    47.017    vga/xy_sum1_i_139_n_0
    SLICE_X65Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.131 r  vga/xy_sum1_i_61/CO[3]
                         net (fo=1, routed)           0.000    47.131    vga/xy_sum1_i_61_n_0
    SLICE_X65Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.288 r  vga/xy_sum1_i_24/CO[1]
                         net (fo=53, routed)          0.942    48.230    vga/y_sum20_in[12]
    SLICE_X67Y24         LUT3 (Prop_lut3_I0_O)        0.329    48.559 r  vga/xy_sum1_i_569/O
                         net (fo=1, routed)           0.000    48.559    vga/xy_sum1_i_569_n_0
    SLICE_X67Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    49.091 r  vga/xy_sum1_i_490/CO[3]
                         net (fo=1, routed)           0.009    49.100    vga/xy_sum1_i_490_n_0
    SLICE_X67Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.214 r  vga/xy_sum1_i_400/CO[3]
                         net (fo=1, routed)           0.000    49.214    vga/xy_sum1_i_400_n_0
    SLICE_X67Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.328 r  vga/xy_sum1_i_314/CO[3]
                         net (fo=1, routed)           0.000    49.328    vga/xy_sum1_i_314_n_0
    SLICE_X67Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.442 r  vga/xy_sum1_i_229/CO[3]
                         net (fo=1, routed)           0.000    49.442    vga/xy_sum1_i_229_n_0
    SLICE_X67Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.556 r  vga/xy_sum1_i_144/CO[3]
                         net (fo=1, routed)           0.000    49.556    vga/xy_sum1_i_144_n_0
    SLICE_X67Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.670 r  vga/xy_sum1_i_63/CO[3]
                         net (fo=1, routed)           0.000    49.670    vga/xy_sum1_i_63_n_0
    SLICE_X67Y30         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    49.898 r  vga/xy_sum1_i_25/CO[2]
                         net (fo=55, routed)          0.752    50.650    vga/y_sum20_in[11]
    SLICE_X68Y27         LUT3 (Prop_lut3_I0_O)        0.313    50.963 r  vga/xy_sum1_i_573/O
                         net (fo=1, routed)           0.000    50.963    vga/xy_sum1_i_573_n_0
    SLICE_X68Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    51.513 r  vga/xy_sum1_i_495/CO[3]
                         net (fo=1, routed)           0.000    51.513    vga/xy_sum1_i_495_n_0
    SLICE_X68Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.627 r  vga/xy_sum1_i_405/CO[3]
                         net (fo=1, routed)           0.000    51.627    vga/xy_sum1_i_405_n_0
    SLICE_X68Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.741 r  vga/xy_sum1_i_319/CO[3]
                         net (fo=1, routed)           0.000    51.741    vga/xy_sum1_i_319_n_0
    SLICE_X68Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.855 r  vga/xy_sum1_i_234/CO[3]
                         net (fo=1, routed)           0.000    51.855    vga/xy_sum1_i_234_n_0
    SLICE_X68Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.969 r  vga/xy_sum1_i_149/CO[3]
                         net (fo=1, routed)           0.000    51.969    vga/xy_sum1_i_149_n_0
    SLICE_X68Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.083 r  vga/xy_sum1_i_66/CO[3]
                         net (fo=1, routed)           0.000    52.083    vga/xy_sum1_i_66_n_0
    SLICE_X68Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.197 r  vga/xy_sum1_i_26/CO[3]
                         net (fo=57, routed)          1.140    53.337    vga/y_sum20_in[10]
    SLICE_X69Y30         LUT3 (Prop_lut3_I0_O)        0.124    53.461 r  vga/xy_sum1_i_637/O
                         net (fo=1, routed)           0.000    53.461    vga/xy_sum1_i_637_n_0
    SLICE_X69Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    53.993 r  vga/xy_sum1_i_575/CO[3]
                         net (fo=1, routed)           0.000    53.993    vga/xy_sum1_i_575_n_0
    SLICE_X69Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.107 r  vga/xy_sum1_i_500/CO[3]
                         net (fo=1, routed)           0.000    54.107    vga/xy_sum1_i_500_n_0
    SLICE_X69Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.221 r  vga/xy_sum1_i_410/CO[3]
                         net (fo=1, routed)           0.000    54.221    vga/xy_sum1_i_410_n_0
    SLICE_X69Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.335 r  vga/xy_sum1_i_324/CO[3]
                         net (fo=1, routed)           0.000    54.335    vga/xy_sum1_i_324_n_0
    SLICE_X69Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.449 r  vga/xy_sum1_i_239/CO[3]
                         net (fo=1, routed)           0.000    54.449    vga/xy_sum1_i_239_n_0
    SLICE_X69Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.563 r  vga/xy_sum1_i_154/CO[3]
                         net (fo=1, routed)           0.000    54.563    vga/xy_sum1_i_154_n_0
    SLICE_X69Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.677 r  vga/xy_sum1_i_70/CO[3]
                         net (fo=1, routed)           0.000    54.677    vga/xy_sum1_i_70_n_0
    SLICE_X69Y37         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    54.948 r  vga/xy_sum1_i_27/CO[0]
                         net (fo=59, routed)          0.686    55.634    vga/y_sum20_in[9]
    SLICE_X70Y36         LUT3 (Prop_lut3_I0_O)        0.373    56.007 r  vga/xy_sum1_i_642/O
                         net (fo=1, routed)           0.000    56.007    vga/xy_sum1_i_642_n_0
    SLICE_X70Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    56.520 r  vga/xy_sum1_i_580/CO[3]
                         net (fo=1, routed)           0.000    56.520    vga/xy_sum1_i_580_n_0
    SLICE_X70Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.637 r  vga/xy_sum1_i_505/CO[3]
                         net (fo=1, routed)           0.000    56.637    vga/xy_sum1_i_505_n_0
    SLICE_X70Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.754 r  vga/xy_sum1_i_415/CO[3]
                         net (fo=1, routed)           0.000    56.754    vga/xy_sum1_i_415_n_0
    SLICE_X70Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.871 r  vga/xy_sum1_i_329/CO[3]
                         net (fo=1, routed)           0.000    56.871    vga/xy_sum1_i_329_n_0
    SLICE_X70Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.988 r  vga/xy_sum1_i_244/CO[3]
                         net (fo=1, routed)           0.000    56.988    vga/xy_sum1_i_244_n_0
    SLICE_X70Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.105 r  vga/xy_sum1_i_159/CO[3]
                         net (fo=1, routed)           0.000    57.105    vga/xy_sum1_i_159_n_0
    SLICE_X70Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    57.222 r  vga/xy_sum1_i_75/CO[3]
                         net (fo=1, routed)           0.000    57.222    vga/xy_sum1_i_75_n_0
    SLICE_X70Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.379 r  vga/xy_sum1_i_29/CO[1]
                         net (fo=61, routed)          0.967    58.346    vga/y_sum20_in[8]
    SLICE_X73Y38         LUT3 (Prop_lut3_I0_O)        0.332    58.678 r  vga/xy_sum1_i_646/O
                         net (fo=1, routed)           0.000    58.678    vga/xy_sum1_i_646_n_0
    SLICE_X73Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    59.228 r  vga/xy_sum1_i_585/CO[3]
                         net (fo=1, routed)           0.000    59.228    vga/xy_sum1_i_585_n_0
    SLICE_X73Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.342 r  vga/xy_sum1_i_510/CO[3]
                         net (fo=1, routed)           0.000    59.342    vga/xy_sum1_i_510_n_0
    SLICE_X73Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.456 r  vga/xy_sum1_i_420/CO[3]
                         net (fo=1, routed)           0.000    59.456    vga/xy_sum1_i_420_n_0
    SLICE_X73Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.570 r  vga/xy_sum1_i_334/CO[3]
                         net (fo=1, routed)           0.000    59.570    vga/xy_sum1_i_334_n_0
    SLICE_X73Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.684 r  vga/xy_sum1_i_249/CO[3]
                         net (fo=1, routed)           0.000    59.684    vga/xy_sum1_i_249_n_0
    SLICE_X73Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.798 r  vga/xy_sum1_i_164/CO[3]
                         net (fo=1, routed)           0.000    59.798    vga/xy_sum1_i_164_n_0
    SLICE_X73Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.912 r  vga/xy_sum1_i_77/CO[3]
                         net (fo=1, routed)           0.000    59.912    vga/xy_sum1_i_77_n_0
    SLICE_X73Y45         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    60.140 r  vga/xy_sum1_i_30/CO[2]
                         net (fo=63, routed)          0.800    60.940    vga/y_sum20_in[7]
    SLICE_X74Y41         LUT3 (Prop_lut3_I0_O)        0.313    61.253 r  vga/xy_sum1_i_651/O
                         net (fo=1, routed)           0.000    61.253    vga/xy_sum1_i_651_n_0
    SLICE_X74Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.786 r  vga/xy_sum1_i_590/CO[3]
                         net (fo=1, routed)           0.000    61.786    vga/xy_sum1_i_590_n_0
    SLICE_X74Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.903 r  vga/xy_sum1_i_515/CO[3]
                         net (fo=1, routed)           0.000    61.903    vga/xy_sum1_i_515_n_0
    SLICE_X74Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.020 r  vga/xy_sum1_i_425/CO[3]
                         net (fo=1, routed)           0.000    62.020    vga/xy_sum1_i_425_n_0
    SLICE_X74Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.137 r  vga/xy_sum1_i_339/CO[3]
                         net (fo=1, routed)           0.000    62.137    vga/xy_sum1_i_339_n_0
    SLICE_X74Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.254 r  vga/xy_sum1_i_254/CO[3]
                         net (fo=1, routed)           0.000    62.254    vga/xy_sum1_i_254_n_0
    SLICE_X74Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.371 r  vga/xy_sum1_i_169/CO[3]
                         net (fo=1, routed)           0.000    62.371    vga/xy_sum1_i_169_n_0
    SLICE_X74Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.488 r  vga/xy_sum1_i_80/CO[3]
                         net (fo=1, routed)           0.000    62.488    vga/xy_sum1_i_80_n_0
    SLICE_X74Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.605 r  vga/xy_sum1_i_31/CO[3]
                         net (fo=65, routed)          1.029    63.634    vga/y_sum20_in[6]
    SLICE_X73Y46         LUT3 (Prop_lut3_I0_O)        0.124    63.758 r  vga/xy_sum1_i_657/O
                         net (fo=1, routed)           0.000    63.758    vga/xy_sum1_i_657_n_0
    SLICE_X73Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    64.290 r  vga/xy_sum1_i_595/CO[3]
                         net (fo=1, routed)           0.000    64.290    vga/xy_sum1_i_595_n_0
    SLICE_X73Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.404 r  vga/xy_sum1_i_520/CO[3]
                         net (fo=1, routed)           0.000    64.404    vga/xy_sum1_i_520_n_0
    SLICE_X73Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.518 r  vga/xy_sum1_i_430/CO[3]
                         net (fo=1, routed)           0.000    64.518    vga/xy_sum1_i_430_n_0
    SLICE_X73Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.632 r  vga/xy_sum1_i_344/CO[3]
                         net (fo=1, routed)           0.001    64.633    vga/xy_sum1_i_344_n_0
    SLICE_X73Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.747 r  vga/xy_sum1_i_259/CO[3]
                         net (fo=1, routed)           0.000    64.747    vga/xy_sum1_i_259_n_0
    SLICE_X73Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.861 r  vga/xy_sum1_i_174/CO[3]
                         net (fo=1, routed)           0.000    64.861    vga/xy_sum1_i_174_n_0
    SLICE_X73Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.975 r  vga/xy_sum1_i_84/CO[3]
                         net (fo=1, routed)           0.000    64.975    vga/xy_sum1_i_84_n_0
    SLICE_X73Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.089 r  vga/xy_sum1_i_32/CO[3]
                         net (fo=65, routed)          1.258    66.347    vga/y_sum20_in[5]
    SLICE_X72Y49         LUT3 (Prop_lut3_I0_O)        0.124    66.471 r  vga/xy_sum1_i_662/O
                         net (fo=1, routed)           0.000    66.471    vga/xy_sum1_i_662_n_0
    SLICE_X72Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    67.003 r  vga/xy_sum1_i_600/CO[3]
                         net (fo=1, routed)           0.001    67.004    vga/xy_sum1_i_600_n_0
    SLICE_X72Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.118 r  vga/xy_sum1_i_525/CO[3]
                         net (fo=1, routed)           0.000    67.118    vga/xy_sum1_i_525_n_0
    SLICE_X72Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.232 r  vga/xy_sum1_i_435/CO[3]
                         net (fo=1, routed)           0.000    67.232    vga/xy_sum1_i_435_n_0
    SLICE_X72Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.346 r  vga/xy_sum1_i_349/CO[3]
                         net (fo=1, routed)           0.000    67.346    vga/xy_sum1_i_349_n_0
    SLICE_X72Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.460 r  vga/xy_sum1_i_264/CO[3]
                         net (fo=1, routed)           0.000    67.460    vga/xy_sum1_i_264_n_0
    SLICE_X72Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.574 r  vga/xy_sum1_i_179/CO[3]
                         net (fo=1, routed)           0.000    67.574    vga/xy_sum1_i_179_n_0
    SLICE_X72Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.688 r  vga/xy_sum1_i_94/CO[3]
                         net (fo=1, routed)           0.000    67.688    vga/xy_sum1_i_94_n_0
    SLICE_X72Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.802 r  vga/xy_sum1_i_34/CO[3]
                         net (fo=65, routed)          1.379    69.181    vga/y_sum20_in[4]
    SLICE_X71Y51         LUT3 (Prop_lut3_I0_O)        0.124    69.305 r  vga/xy_sum1_i_667/O
                         net (fo=1, routed)           0.000    69.305    vga/xy_sum1_i_667_n_0
    SLICE_X71Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    69.837 r  vga/xy_sum1_i_605/CO[3]
                         net (fo=1, routed)           0.000    69.837    vga/xy_sum1_i_605_n_0
    SLICE_X71Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.951 r  vga/xy_sum1_i_530/CO[3]
                         net (fo=1, routed)           0.000    69.951    vga/xy_sum1_i_530_n_0
    SLICE_X71Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.065 r  vga/xy_sum1_i_440/CO[3]
                         net (fo=1, routed)           0.000    70.065    vga/xy_sum1_i_440_n_0
    SLICE_X71Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.179 r  vga/xy_sum1_i_354/CO[3]
                         net (fo=1, routed)           0.000    70.179    vga/xy_sum1_i_354_n_0
    SLICE_X71Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.293 r  vga/xy_sum1_i_269/CO[3]
                         net (fo=1, routed)           0.000    70.293    vga/xy_sum1_i_269_n_0
    SLICE_X71Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.407 r  vga/xy_sum1_i_184/CO[3]
                         net (fo=1, routed)           0.000    70.407    vga/xy_sum1_i_184_n_0
    SLICE_X71Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.521 r  vga/xy_sum1_i_99/CO[3]
                         net (fo=1, routed)           0.000    70.521    vga/xy_sum1_i_99_n_0
    SLICE_X71Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.635 r  vga/xy_sum1_i_35/CO[3]
                         net (fo=65, routed)          1.208    71.843    vga/y_sum20_in[3]
    SLICE_X70Y55         LUT3 (Prop_lut3_I0_O)        0.124    71.967 r  vga/xy_sum1_i_672/O
                         net (fo=1, routed)           0.000    71.967    vga/xy_sum1_i_672_n_0
    SLICE_X70Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    72.480 r  vga/xy_sum1_i_610/CO[3]
                         net (fo=1, routed)           0.000    72.480    vga/xy_sum1_i_610_n_0
    SLICE_X70Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.597 r  vga/xy_sum1_i_535/CO[3]
                         net (fo=1, routed)           0.000    72.597    vga/xy_sum1_i_535_n_0
    SLICE_X70Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.714 r  vga/xy_sum1_i_445/CO[3]
                         net (fo=1, routed)           0.000    72.714    vga/xy_sum1_i_445_n_0
    SLICE_X70Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.831 r  vga/xy_sum1_i_359/CO[3]
                         net (fo=1, routed)           0.000    72.831    vga/xy_sum1_i_359_n_0
    SLICE_X70Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    72.948 r  vga/xy_sum1_i_274/CO[3]
                         net (fo=1, routed)           0.000    72.948    vga/xy_sum1_i_274_n_0
    SLICE_X70Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.065 r  vga/xy_sum1_i_189/CO[3]
                         net (fo=1, routed)           0.000    73.065    vga/xy_sum1_i_189_n_0
    SLICE_X70Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.182 r  vga/xy_sum1_i_104/CO[3]
                         net (fo=1, routed)           0.000    73.182    vga/xy_sum1_i_104_n_0
    SLICE_X70Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    73.299 r  vga/xy_sum1_i_36/CO[3]
                         net (fo=65, routed)          1.126    74.425    vga/y_sum20_in[2]
    SLICE_X69Y59         LUT3 (Prop_lut3_I0_O)        0.124    74.549 r  vga/xy_sum1_i_628/O
                         net (fo=1, routed)           0.000    74.549    vga/xy_sum1_i_628_n_0
    SLICE_X69Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    75.081 r  vga/xy_sum1_i_546/CO[3]
                         net (fo=1, routed)           0.000    75.081    vga/xy_sum1_i_546_n_0
    SLICE_X69Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.195 r  vga/xy_sum1_i_540/CO[3]
                         net (fo=1, routed)           0.000    75.195    vga/xy_sum1_i_540_n_0
    SLICE_X69Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.309 r  vga/xy_sum1_i_450/CO[3]
                         net (fo=1, routed)           0.000    75.309    vga/xy_sum1_i_450_n_0
    SLICE_X69Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.423 r  vga/xy_sum1_i_364/CO[3]
                         net (fo=1, routed)           0.000    75.423    vga/xy_sum1_i_364_n_0
    SLICE_X69Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.537 r  vga/xy_sum1_i_279/CO[3]
                         net (fo=1, routed)           0.000    75.537    vga/xy_sum1_i_279_n_0
    SLICE_X69Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.651 r  vga/xy_sum1_i_194/CO[3]
                         net (fo=1, routed)           0.000    75.651    vga/xy_sum1_i_194_n_0
    SLICE_X69Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.765 r  vga/xy_sum1_i_109/CO[3]
                         net (fo=1, routed)           0.000    75.765    vga/xy_sum1_i_109_n_0
    SLICE_X69Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.879 r  vga/xy_sum1_i_37/CO[3]
                         net (fo=63, routed)          1.525    77.404    vga/y_sum20_in[1]
    SLICE_X72Y59         LUT3 (Prop_lut3_I0_O)        0.124    77.528 r  vga/xy_sum1_i_623/O
                         net (fo=1, routed)           0.000    77.528    vga/xy_sum1_i_623_n_0
    SLICE_X72Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    78.060 r  vga/xy_sum1_i_545/CO[3]
                         net (fo=1, routed)           0.000    78.060    vga/xy_sum1_i_545_n_0
    SLICE_X72Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.174 r  vga/xy_sum1_i_455/CO[3]
                         net (fo=1, routed)           0.000    78.174    vga/xy_sum1_i_455_n_0
    SLICE_X72Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.288 r  vga/xy_sum1_i_369/CO[3]
                         net (fo=1, routed)           0.000    78.288    vga/xy_sum1_i_369_n_0
    SLICE_X72Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.402 r  vga/xy_sum1_i_284/CO[3]
                         net (fo=1, routed)           0.000    78.402    vga/xy_sum1_i_284_n_0
    SLICE_X72Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.516 r  vga/xy_sum1_i_199/CO[3]
                         net (fo=1, routed)           0.000    78.516    vga/xy_sum1_i_199_n_0
    SLICE_X72Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.630 r  vga/xy_sum1_i_114/CO[3]
                         net (fo=1, routed)           0.000    78.630    vga/xy_sum1_i_114_n_0
    SLICE_X72Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.744 r  vga/xy_sum1_i_38/CO[3]
                         net (fo=1, routed)           0.000    78.744    vga/xy_sum1_i_38_n_0
    SLICE_X72Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.858 f  vga/xy_sum1_i_17/CO[3]
                         net (fo=6, routed)           1.212    80.070    vga/vgaposcontrol/y_sum20_in[0]
    SLICE_X68Y60         LUT1 (Prop_lut1_I0_O)        0.124    80.194 r  vga/vgaposcontrol/xy_sum1_i_89/O
                         net (fo=1, routed)           0.324    80.518    vga/vgaposcontrol/xy_sum1_i_89_n_0
    SLICE_X71Y60         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    81.098 r  vga/vgaposcontrol/xy_sum1_i_33/CO[3]
                         net (fo=1, routed)           0.000    81.098    vga/vgaposcontrol/xy_sum1_i_33_n_0
    SLICE_X71Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.212 r  vga/vgaposcontrol/xy_sum1_i_28/CO[3]
                         net (fo=1, routed)           0.000    81.212    vga/vgaposcontrol/xy_sum1_i_28_n_0
    SLICE_X71Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.326 r  vga/vgaposcontrol/xy_sum1_i_23/CO[3]
                         net (fo=1, routed)           0.000    81.326    vga/vgaposcontrol/xy_sum1_i_23_n_0
    SLICE_X71Y63         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    81.660 r  vga/vgaposcontrol/xy_sum1_i_18/O[1]
                         net (fo=3, routed)           0.546    82.206    vga/vgaposcontrol/y_sum2[14]
    SLICE_X75Y63         LUT3 (Prop_lut3_I0_O)        0.303    82.509 r  vga/vgaposcontrol/xy_sum1_i_3/O
                         net (fo=2, routed)           0.569    83.077    vga/in[14]
    DSP48_X2Y25          DSP48E1 (Prop_dsp48e1_B[14]_PCOUT[47])
                                                      3.851    86.928 r  vga/xy_sum1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    86.930    vga/xy_sum1__0_n_106
    DSP48_X2Y26          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    88.448 r  vga/xy_sum1__1/P[1]
                         net (fo=2, routed)           1.120    89.568    vga/xy_sum1__1_n_104
    SLICE_X77Y59         LUT2 (Prop_lut2_I0_O)        0.124    89.692 r  vga/xy_sum[19]_i_8/O
                         net (fo=1, routed)           0.000    89.692    vga/xy_sum[19]_i_8_n_0
    SLICE_X77Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    90.090 r  vga/xy_sum_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    90.090    vga/xy_sum_reg[19]_i_6_n_0
    SLICE_X77Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    90.424 r  vga/xy_sum_reg[23]_i_6/O[1]
                         net (fo=1, routed)           0.927    91.351    vga/xy_sum_reg[23]_i_6_n_6
    SLICE_X70Y51         LUT2 (Prop_lut2_I1_O)        0.303    91.654 r  vga/xy_sum[23]_i_4/O
                         net (fo=1, routed)           0.000    91.654    vga/xy_sum[23]_i_4_n_0
    SLICE_X70Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.187 r  vga/xy_sum_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    92.187    vga/xy_sum_reg[23]_i_1_n_0
    SLICE_X70Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.304 r  vga/xy_sum_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    92.304    vga/xy_sum_reg[27]_i_1_n_0
    SLICE_X70Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    92.560 r  vga/xy_sum_reg[31]_i_1/O[2]
                         net (fo=3, routed)           1.052    93.611    vga/xy_sum_reg[31]_i_1_n_5
    DSP48_X1Y19          DSP48E1                                      r  vga/b_up2__1/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    41.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.683    43.350    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    39.656 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    41.579    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.670 r  div/inst/clkout1_buf/O
                         net (fo=279, routed)         1.758    43.427    vga/clk_out1
    DSP48_X1Y19          DSP48E1                                      r  vga/b_up2__1/CLK
                         clock pessimism              0.087    43.515    
                         clock uncertainty           -0.095    43.420    
    DSP48_X1Y19          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.627    42.793    vga/b_up2__1
  -------------------------------------------------------------------
                         required time                         42.793    
                         arrival time                         -93.611    
  -------------------------------------------------------------------
                         slack                                -50.818    

Slack (VIOLATED) :        -50.814ns  (required time - arrival time)
  Source:                 vga/vgaposcontrol/x_poi_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            vga/b_up2__4/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.667ns  (clk_out1_clk_wiz_0 rise@41.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        91.535ns  (logic 54.543ns (59.587%)  route 36.992ns (40.413%))
  Logic Levels:           234  (CARRY4=196 DSP48E1=2 LUT1=2 LUT2=3 LUT3=31)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.583ns = ( 43.250 - 41.667 ) 
    Source Clock Delay      (SCD):    1.807ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.176ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.809     1.809    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  div/inst/clkout1_buf/O
                         net (fo=279, routed)         1.805     1.807    vga/vgaposcontrol/clk_out1
    SLICE_X67Y2          FDRE                                         r  vga/vgaposcontrol/x_poi_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y2          FDRE (Prop_fdre_C_Q)         0.456     2.263 f  vga/vgaposcontrol/x_poi_reg[0]/Q
                         net (fo=17, routed)          0.179     2.442    vga/vgaposcontrol/x_poi[0]
    SLICE_X66Y2          LUT1 (Prop_lut1_I0_O)        0.124     2.566 r  vga/vgaposcontrol/x_poi[0]_i_1/O
                         net (fo=5, routed)           0.203     2.769    vga/vgaposcontrol/B[0]
    SLICE_X67Y2          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     3.349 r  vga/vgaposcontrol/xx_sum1_i_660/CO[3]
                         net (fo=1, routed)           0.000     3.349    vga/vgaposcontrol/xx_sum1_i_660_n_0
    SLICE_X67Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.463 r  vga/vgaposcontrol/xx_sum1_i_522/CO[3]
                         net (fo=1, routed)           0.000     3.463    vga/vgaposcontrol/xx_sum1_i_522_n_0
    SLICE_X67Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.577 r  vga/vgaposcontrol/xx_sum1_i_371/CO[3]
                         net (fo=40, routed)          1.100     4.677    vga/vgaposcontrol/CO[0]
    SLICE_X70Y0          LUT2 (Prop_lut2_I0_O)        0.124     4.801 r  vga/vgaposcontrol/xx_sum1_i_216/O
                         net (fo=1, routed)           0.000     4.801    vga/vgaposcontrol_n_325
    SLICE_X70Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.314 r  vga/xx_sum1_i_80/CO[3]
                         net (fo=1, routed)           0.000     5.314    vga/xx_sum1_i_80_n_0
    SLICE_X70Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.431 r  vga/xx_sum1_i_34/CO[3]
                         net (fo=15, routed)          0.970     6.401    vga/x_sum20_in[31]
    SLICE_X71Y0          LUT3 (Prop_lut3_I0_O)        0.124     6.525 r  vga/xx_sum1_i_220/O
                         net (fo=1, routed)           0.000     6.525    vga/xx_sum1_i_220_n_0
    SLICE_X71Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.057 r  vga/xx_sum1_i_87/CO[3]
                         net (fo=1, routed)           0.000     7.057    vga/xx_sum1_i_87_n_0
    SLICE_X71Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.171 r  vga/xx_sum1_i_35/CO[3]
                         net (fo=17, routed)          1.020     8.191    vga/x_sum20_in[30]
    SLICE_X72Y0          LUT3 (Prop_lut3_I0_O)        0.124     8.315 r  vga/xx_sum1_i_376/O
                         net (fo=1, routed)           0.000     8.315    vga/xx_sum1_i_376_n_0
    SLICE_X72Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.847 r  vga/xx_sum1_i_221/CO[3]
                         net (fo=1, routed)           0.000     8.847    vga/xx_sum1_i_221_n_0
    SLICE_X72Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.961 r  vga/xx_sum1_i_91/CO[3]
                         net (fo=1, routed)           0.000     8.961    vga/xx_sum1_i_91_n_0
    SLICE_X72Y2          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     9.232 r  vga/xx_sum1_i_36/CO[0]
                         net (fo=19, routed)          0.669     9.902    vga/x_sum20_in[29]
    SLICE_X72Y3          LUT3 (Prop_lut3_I0_O)        0.373    10.275 r  vga/xx_sum1_i_381/O
                         net (fo=1, routed)           0.000    10.275    vga/xx_sum1_i_381_n_0
    SLICE_X72Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.807 r  vga/xx_sum1_i_226/CO[3]
                         net (fo=1, routed)           0.000    10.807    vga/xx_sum1_i_226_n_0
    SLICE_X72Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.921 r  vga/xx_sum1_i_96/CO[3]
                         net (fo=1, routed)           0.000    10.921    vga/xx_sum1_i_96_n_0
    SLICE_X72Y5          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    11.078 r  vga/xx_sum1_i_38/CO[1]
                         net (fo=21, routed)          0.908    11.986    vga/x_sum20_in[28]
    SLICE_X71Y3          LUT3 (Prop_lut3_I0_O)        0.329    12.315 r  vga/xx_sum1_i_386/O
                         net (fo=1, routed)           0.000    12.315    vga/xx_sum1_i_386_n_0
    SLICE_X71Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.847 r  vga/xx_sum1_i_231/CO[3]
                         net (fo=1, routed)           0.000    12.847    vga/xx_sum1_i_231_n_0
    SLICE_X71Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.961 r  vga/xx_sum1_i_98/CO[3]
                         net (fo=1, routed)           0.000    12.961    vga/xx_sum1_i_98_n_0
    SLICE_X71Y5          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.189 r  vga/xx_sum1_i_39/CO[2]
                         net (fo=23, routed)          0.705    13.894    vga/x_sum20_in[27]
    SLICE_X70Y3          LUT3 (Prop_lut3_I0_O)        0.313    14.207 r  vga/xx_sum1_i_391/O
                         net (fo=1, routed)           0.000    14.207    vga/xx_sum1_i_391_n_0
    SLICE_X70Y3          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.720 r  vga/xx_sum1_i_236/CO[3]
                         net (fo=1, routed)           0.000    14.720    vga/xx_sum1_i_236_n_0
    SLICE_X70Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.837 r  vga/xx_sum1_i_101/CO[3]
                         net (fo=1, routed)           0.000    14.837    vga/xx_sum1_i_101_n_0
    SLICE_X70Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.954 r  vga/xx_sum1_i_40/CO[3]
                         net (fo=25, routed)          1.279    16.232    vga/x_sum20_in[26]
    SLICE_X73Y1          LUT3 (Prop_lut3_I0_O)        0.124    16.356 r  vga/xx_sum1_i_534/O
                         net (fo=1, routed)           0.000    16.356    vga/xx_sum1_i_534_n_0
    SLICE_X73Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.888 r  vga/xx_sum1_i_392/CO[3]
                         net (fo=1, routed)           0.000    16.888    vga/xx_sum1_i_392_n_0
    SLICE_X73Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.002 r  vga/xx_sum1_i_241/CO[3]
                         net (fo=1, routed)           0.000    17.002    vga/xx_sum1_i_241_n_0
    SLICE_X73Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.116 r  vga/xx_sum1_i_105/CO[3]
                         net (fo=1, routed)           0.000    17.116    vga/xx_sum1_i_105_n_0
    SLICE_X73Y4          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    17.387 r  vga/xx_sum1_i_41/CO[0]
                         net (fo=27, routed)          0.849    18.237    vga/x_sum20_in[25]
    SLICE_X74Y1          LUT3 (Prop_lut3_I0_O)        0.373    18.610 r  vga/xx_sum1_i_539/O
                         net (fo=1, routed)           0.000    18.610    vga/xx_sum1_i_539_n_0
    SLICE_X74Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.123 r  vga/xx_sum1_i_397/CO[3]
                         net (fo=1, routed)           0.000    19.123    vga/xx_sum1_i_397_n_0
    SLICE_X74Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.240 r  vga/xx_sum1_i_246/CO[3]
                         net (fo=1, routed)           0.000    19.240    vga/xx_sum1_i_246_n_0
    SLICE_X74Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.357 r  vga/xx_sum1_i_110/CO[3]
                         net (fo=1, routed)           0.000    19.357    vga/xx_sum1_i_110_n_0
    SLICE_X74Y4          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.514 r  vga/xx_sum1_i_43/CO[1]
                         net (fo=29, routed)          0.800    20.314    vga/x_sum20_in[24]
    SLICE_X77Y2          LUT3 (Prop_lut3_I0_O)        0.332    20.646 r  vga/xx_sum1_i_544/O
                         net (fo=1, routed)           0.000    20.646    vga/xx_sum1_i_544_n_0
    SLICE_X77Y2          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    21.178 r  vga/xx_sum1_i_402/CO[3]
                         net (fo=1, routed)           0.000    21.178    vga/xx_sum1_i_402_n_0
    SLICE_X77Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.292 r  vga/xx_sum1_i_251/CO[3]
                         net (fo=1, routed)           0.000    21.292    vga/xx_sum1_i_251_n_0
    SLICE_X77Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.406 r  vga/xx_sum1_i_112/CO[3]
                         net (fo=1, routed)           0.000    21.406    vga/xx_sum1_i_112_n_0
    SLICE_X77Y5          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.634 r  vga/xx_sum1_i_44/CO[2]
                         net (fo=31, routed)          0.712    22.346    vga/x_sum20_in[23]
    SLICE_X75Y3          LUT3 (Prop_lut3_I0_O)        0.313    22.659 r  vga/xx_sum1_i_548/O
                         net (fo=1, routed)           0.000    22.659    vga/xx_sum1_i_548_n_0
    SLICE_X75Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.209 r  vga/xx_sum1_i_407/CO[3]
                         net (fo=1, routed)           0.000    23.209    vga/xx_sum1_i_407_n_0
    SLICE_X75Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.323 r  vga/xx_sum1_i_256/CO[3]
                         net (fo=1, routed)           0.000    23.323    vga/xx_sum1_i_256_n_0
    SLICE_X75Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.437 r  vga/xx_sum1_i_115/CO[3]
                         net (fo=1, routed)           0.000    23.437    vga/xx_sum1_i_115_n_0
    SLICE_X75Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.551 r  vga/xx_sum1_i_45/CO[3]
                         net (fo=33, routed)          1.180    24.730    vga/x_sum20_in[22]
    SLICE_X76Y4          LUT3 (Prop_lut3_I0_O)        0.124    24.854 r  vga/xx_sum1_i_673/O
                         net (fo=1, routed)           0.000    24.854    vga/xx_sum1_i_673_n_0
    SLICE_X76Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    25.367 r  vga/xx_sum1_i_550/CO[3]
                         net (fo=1, routed)           0.000    25.367    vga/xx_sum1_i_550_n_0
    SLICE_X76Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.484 r  vga/xx_sum1_i_412/CO[3]
                         net (fo=1, routed)           0.000    25.484    vga/xx_sum1_i_412_n_0
    SLICE_X76Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.601 r  vga/xx_sum1_i_261/CO[3]
                         net (fo=1, routed)           0.000    25.601    vga/xx_sum1_i_261_n_0
    SLICE_X76Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.718 r  vga/xx_sum1_i_119/CO[3]
                         net (fo=1, routed)           0.000    25.718    vga/xx_sum1_i_119_n_0
    SLICE_X76Y8          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    25.972 r  vga/xx_sum1_i_46/CO[0]
                         net (fo=35, routed)          0.757    26.729    vga/x_sum20_in[21]
    SLICE_X77Y6          LUT3 (Prop_lut3_I0_O)        0.367    27.096 r  vga/xx_sum1_i_678/O
                         net (fo=1, routed)           0.000    27.096    vga/xx_sum1_i_678_n_0
    SLICE_X77Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    27.628 r  vga/xx_sum1_i_555/CO[3]
                         net (fo=1, routed)           0.000    27.628    vga/xx_sum1_i_555_n_0
    SLICE_X77Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.742 r  vga/xx_sum1_i_417/CO[3]
                         net (fo=1, routed)           0.000    27.742    vga/xx_sum1_i_417_n_0
    SLICE_X77Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.856 r  vga/xx_sum1_i_266/CO[3]
                         net (fo=1, routed)           0.000    27.856    vga/xx_sum1_i_266_n_0
    SLICE_X77Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.970 r  vga/xx_sum1_i_124/CO[3]
                         net (fo=1, routed)           0.000    27.970    vga/xx_sum1_i_124_n_0
    SLICE_X77Y10         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    28.127 r  vga/xx_sum1_i_48/CO[1]
                         net (fo=37, routed)          0.835    28.963    vga/x_sum20_in[20]
    SLICE_X75Y8          LUT3 (Prop_lut3_I0_O)        0.329    29.292 r  vga/xx_sum1_i_683/O
                         net (fo=1, routed)           0.000    29.292    vga/xx_sum1_i_683_n_0
    SLICE_X75Y8          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    29.824 r  vga/xx_sum1_i_560/CO[3]
                         net (fo=1, routed)           0.000    29.824    vga/xx_sum1_i_560_n_0
    SLICE_X75Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.938 r  vga/xx_sum1_i_422/CO[3]
                         net (fo=1, routed)           0.000    29.938    vga/xx_sum1_i_422_n_0
    SLICE_X75Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.052 r  vga/xx_sum1_i_271/CO[3]
                         net (fo=1, routed)           0.000    30.052    vga/xx_sum1_i_271_n_0
    SLICE_X75Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.166 r  vga/xx_sum1_i_126/CO[3]
                         net (fo=1, routed)           0.000    30.166    vga/xx_sum1_i_126_n_0
    SLICE_X75Y12         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    30.394 r  vga/xx_sum1_i_49/CO[2]
                         net (fo=39, routed)          0.697    31.091    vga/x_sum20_in[19]
    SLICE_X74Y9          LUT3 (Prop_lut3_I0_O)        0.313    31.404 r  vga/xx_sum1_i_688/O
                         net (fo=1, routed)           0.000    31.404    vga/xx_sum1_i_688_n_0
    SLICE_X74Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    31.917 r  vga/xx_sum1_i_565/CO[3]
                         net (fo=1, routed)           0.000    31.917    vga/xx_sum1_i_565_n_0
    SLICE_X74Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.034 r  vga/xx_sum1_i_427/CO[3]
                         net (fo=1, routed)           0.000    32.034    vga/xx_sum1_i_427_n_0
    SLICE_X74Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.151 r  vga/xx_sum1_i_276/CO[3]
                         net (fo=1, routed)           0.000    32.151    vga/xx_sum1_i_276_n_0
    SLICE_X74Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.268 r  vga/xx_sum1_i_129/CO[3]
                         net (fo=1, routed)           0.000    32.268    vga/xx_sum1_i_129_n_0
    SLICE_X74Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.385 r  vga/xx_sum1_i_50/CO[3]
                         net (fo=41, routed)          1.162    33.547    vga/x_sum20_in[18]
    SLICE_X73Y10         LUT3 (Prop_lut3_I0_O)        0.124    33.671 r  vga/xx_sum1_i_791/O
                         net (fo=1, routed)           0.000    33.671    vga/xx_sum1_i_791_n_0
    SLICE_X73Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    34.203 r  vga/xx_sum1_i_689/CO[3]
                         net (fo=1, routed)           0.000    34.203    vga/xx_sum1_i_689_n_0
    SLICE_X73Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.317 r  vga/xx_sum1_i_570/CO[3]
                         net (fo=1, routed)           0.000    34.317    vga/xx_sum1_i_570_n_0
    SLICE_X73Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.431 r  vga/xx_sum1_i_432/CO[3]
                         net (fo=1, routed)           0.000    34.431    vga/xx_sum1_i_432_n_0
    SLICE_X73Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.545 r  vga/xx_sum1_i_281/CO[3]
                         net (fo=1, routed)           0.000    34.545    vga/xx_sum1_i_281_n_0
    SLICE_X73Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.659 r  vga/xx_sum1_i_133/CO[3]
                         net (fo=1, routed)           0.000    34.659    vga/xx_sum1_i_133_n_0
    SLICE_X73Y15         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    34.930 r  vga/xx_sum1_i_51/CO[0]
                         net (fo=43, routed)          0.944    35.874    vga/x_sum20_in[17]
    SLICE_X72Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.829    36.703 r  vga/xx_sum1_i_694/CO[3]
                         net (fo=1, routed)           0.000    36.703    vga/xx_sum1_i_694_n_0
    SLICE_X72Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.817 r  vga/xx_sum1_i_575/CO[3]
                         net (fo=1, routed)           0.000    36.817    vga/xx_sum1_i_575_n_0
    SLICE_X72Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.931 r  vga/xx_sum1_i_437/CO[3]
                         net (fo=1, routed)           0.000    36.931    vga/xx_sum1_i_437_n_0
    SLICE_X72Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.045 r  vga/xx_sum1_i_286/CO[3]
                         net (fo=1, routed)           0.000    37.045    vga/xx_sum1_i_286_n_0
    SLICE_X72Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.159 r  vga/xx_sum1_i_138/CO[3]
                         net (fo=1, routed)           0.000    37.159    vga/xx_sum1_i_138_n_0
    SLICE_X72Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.316 r  vga/xx_sum1_i_53/CO[1]
                         net (fo=45, routed)          0.850    38.167    vga/x_sum20_in[16]
    SLICE_X70Y9          LUT3 (Prop_lut3_I0_O)        0.329    38.496 r  vga/xx_sum1_i_800/O
                         net (fo=1, routed)           0.000    38.496    vga/xx_sum1_i_800_n_0
    SLICE_X70Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.029 r  vga/xx_sum1_i_699/CO[3]
                         net (fo=1, routed)           0.000    39.029    vga/xx_sum1_i_699_n_0
    SLICE_X70Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.146 r  vga/xx_sum1_i_580/CO[3]
                         net (fo=1, routed)           0.000    39.146    vga/xx_sum1_i_580_n_0
    SLICE_X70Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.263 r  vga/xx_sum1_i_442/CO[3]
                         net (fo=1, routed)           0.000    39.263    vga/xx_sum1_i_442_n_0
    SLICE_X70Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.380 r  vga/xx_sum1_i_291/CO[3]
                         net (fo=1, routed)           0.000    39.380    vga/xx_sum1_i_291_n_0
    SLICE_X70Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.497 r  vga/xx_sum1_i_140/CO[3]
                         net (fo=1, routed)           0.000    39.497    vga/xx_sum1_i_140_n_0
    SLICE_X70Y14         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    39.726 r  vga/xx_sum1_i_54/CO[2]
                         net (fo=47, routed)          0.782    40.508    vga/x_sum20_in[15]
    SLICE_X69Y9          LUT3 (Prop_lut3_I0_O)        0.310    40.818 r  vga/xx_sum1_i_805/O
                         net (fo=1, routed)           0.000    40.818    vga/xx_sum1_i_805_n_0
    SLICE_X69Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.368 r  vga/xx_sum1_i_704/CO[3]
                         net (fo=1, routed)           0.000    41.368    vga/xx_sum1_i_704_n_0
    SLICE_X69Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.482 r  vga/xx_sum1_i_585/CO[3]
                         net (fo=1, routed)           0.000    41.482    vga/xx_sum1_i_585_n_0
    SLICE_X69Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.596 r  vga/xx_sum1_i_447/CO[3]
                         net (fo=1, routed)           0.000    41.596    vga/xx_sum1_i_447_n_0
    SLICE_X69Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.710 r  vga/xx_sum1_i_296/CO[3]
                         net (fo=1, routed)           0.000    41.710    vga/xx_sum1_i_296_n_0
    SLICE_X69Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.824 r  vga/xx_sum1_i_143/CO[3]
                         net (fo=1, routed)           0.000    41.824    vga/xx_sum1_i_143_n_0
    SLICE_X69Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    41.938 r  vga/xx_sum1_i_55/CO[3]
                         net (fo=49, routed)          1.216    43.153    vga/x_sum20_in[14]
    SLICE_X68Y11         LUT3 (Prop_lut3_I0_O)        0.124    43.277 r  vga/xx_sum1_i_886/O
                         net (fo=1, routed)           0.000    43.277    vga/xx_sum1_i_886_n_0
    SLICE_X68Y11         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    43.809 r  vga/xx_sum1_i_807/CO[3]
                         net (fo=1, routed)           0.000    43.809    vga/xx_sum1_i_807_n_0
    SLICE_X68Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.923 r  vga/xx_sum1_i_709/CO[3]
                         net (fo=1, routed)           0.000    43.923    vga/xx_sum1_i_709_n_0
    SLICE_X68Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.037 r  vga/xx_sum1_i_590/CO[3]
                         net (fo=1, routed)           0.000    44.037    vga/xx_sum1_i_590_n_0
    SLICE_X68Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.151 r  vga/xx_sum1_i_452/CO[3]
                         net (fo=1, routed)           0.000    44.151    vga/xx_sum1_i_452_n_0
    SLICE_X68Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.265 r  vga/xx_sum1_i_301/CO[3]
                         net (fo=1, routed)           0.000    44.265    vga/xx_sum1_i_301_n_0
    SLICE_X68Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    44.379 r  vga/xx_sum1_i_147/CO[3]
                         net (fo=1, routed)           0.000    44.379    vga/xx_sum1_i_147_n_0
    SLICE_X68Y17         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    44.650 r  vga/xx_sum1_i_56/CO[0]
                         net (fo=51, routed)          0.957    45.608    vga/x_sum20_in[13]
    SLICE_X67Y14         LUT3 (Prop_lut3_I0_O)        0.373    45.981 r  vga/xx_sum1_i_891/O
                         net (fo=1, routed)           0.000    45.981    vga/xx_sum1_i_891_n_0
    SLICE_X67Y14         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    46.513 r  vga/xx_sum1_i_812/CO[3]
                         net (fo=1, routed)           0.000    46.513    vga/xx_sum1_i_812_n_0
    SLICE_X67Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.627 r  vga/xx_sum1_i_714/CO[3]
                         net (fo=1, routed)           0.000    46.627    vga/xx_sum1_i_714_n_0
    SLICE_X67Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.741 r  vga/xx_sum1_i_595/CO[3]
                         net (fo=1, routed)           0.000    46.741    vga/xx_sum1_i_595_n_0
    SLICE_X67Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.855 r  vga/xx_sum1_i_457/CO[3]
                         net (fo=1, routed)           0.000    46.855    vga/xx_sum1_i_457_n_0
    SLICE_X67Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.969 r  vga/xx_sum1_i_306/CO[3]
                         net (fo=1, routed)           0.000    46.969    vga/xx_sum1_i_306_n_0
    SLICE_X67Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    47.083 r  vga/xx_sum1_i_152/CO[3]
                         net (fo=1, routed)           0.000    47.083    vga/xx_sum1_i_152_n_0
    SLICE_X67Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.240 r  vga/xx_sum1_i_58/CO[1]
                         net (fo=53, routed)          0.788    48.028    vga/x_sum20_in[12]
    SLICE_X66Y17         LUT3 (Prop_lut3_I0_O)        0.329    48.357 r  vga/xx_sum1_i_895/O
                         net (fo=1, routed)           0.000    48.357    vga/xx_sum1_i_895_n_0
    SLICE_X66Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    48.890 r  vga/xx_sum1_i_817/CO[3]
                         net (fo=1, routed)           0.000    48.890    vga/xx_sum1_i_817_n_0
    SLICE_X66Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.007 r  vga/xx_sum1_i_719/CO[3]
                         net (fo=1, routed)           0.000    49.007    vga/xx_sum1_i_719_n_0
    SLICE_X66Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.124 r  vga/xx_sum1_i_600/CO[3]
                         net (fo=1, routed)           0.000    49.124    vga/xx_sum1_i_600_n_0
    SLICE_X66Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.241 r  vga/xx_sum1_i_462/CO[3]
                         net (fo=1, routed)           0.000    49.241    vga/xx_sum1_i_462_n_0
    SLICE_X66Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.358 r  vga/xx_sum1_i_311/CO[3]
                         net (fo=1, routed)           0.000    49.358    vga/xx_sum1_i_311_n_0
    SLICE_X66Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    49.475 r  vga/xx_sum1_i_154/CO[3]
                         net (fo=1, routed)           0.000    49.475    vga/xx_sum1_i_154_n_0
    SLICE_X66Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    49.704 r  vga/xx_sum1_i_59/CO[2]
                         net (fo=55, routed)          0.915    50.619    vga/x_sum20_in[11]
    SLICE_X64Y19         LUT3 (Prop_lut3_I0_O)        0.310    50.929 r  vga/xx_sum1_i_901/O
                         net (fo=1, routed)           0.000    50.929    vga/xx_sum1_i_901_n_0
    SLICE_X64Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    51.461 r  vga/xx_sum1_i_822/CO[3]
                         net (fo=1, routed)           0.000    51.461    vga/xx_sum1_i_822_n_0
    SLICE_X64Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.575 r  vga/xx_sum1_i_724/CO[3]
                         net (fo=1, routed)           0.000    51.575    vga/xx_sum1_i_724_n_0
    SLICE_X64Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.689 r  vga/xx_sum1_i_605/CO[3]
                         net (fo=1, routed)           0.000    51.689    vga/xx_sum1_i_605_n_0
    SLICE_X64Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.803 r  vga/xx_sum1_i_467/CO[3]
                         net (fo=1, routed)           0.000    51.803    vga/xx_sum1_i_467_n_0
    SLICE_X64Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.917 r  vga/xx_sum1_i_316/CO[3]
                         net (fo=1, routed)           0.000    51.917    vga/xx_sum1_i_316_n_0
    SLICE_X64Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.031 r  vga/xx_sum1_i_157/CO[3]
                         net (fo=1, routed)           0.009    52.040    vga/xx_sum1_i_157_n_0
    SLICE_X64Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.154 r  vga/xx_sum1_i_60/CO[3]
                         net (fo=57, routed)          1.013    53.168    vga/x_sum20_in[10]
    SLICE_X63Y23         LUT3 (Prop_lut3_I0_O)        0.124    53.292 r  vga/xx_sum1_i_963/O
                         net (fo=1, routed)           0.000    53.292    vga/xx_sum1_i_963_n_0
    SLICE_X63Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.842 r  vga/xx_sum1_i_902/CO[3]
                         net (fo=1, routed)           0.000    53.842    vga/xx_sum1_i_902_n_0
    SLICE_X63Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.956 r  vga/xx_sum1_i_827/CO[3]
                         net (fo=1, routed)           0.009    53.965    vga/xx_sum1_i_827_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.079 r  vga/xx_sum1_i_729/CO[3]
                         net (fo=1, routed)           0.000    54.079    vga/xx_sum1_i_729_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.193 r  vga/xx_sum1_i_610/CO[3]
                         net (fo=1, routed)           0.000    54.193    vga/xx_sum1_i_610_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.307 r  vga/xx_sum1_i_472/CO[3]
                         net (fo=1, routed)           0.000    54.307    vga/xx_sum1_i_472_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.421 r  vga/xx_sum1_i_321/CO[3]
                         net (fo=1, routed)           0.000    54.421    vga/xx_sum1_i_321_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.535 r  vga/xx_sum1_i_161/CO[3]
                         net (fo=1, routed)           0.000    54.535    vga/xx_sum1_i_161_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    54.806 r  vga/xx_sum1_i_61/CO[0]
                         net (fo=59, routed)          0.898    55.703    vga/x_sum20_in[9]
    SLICE_X64Y27         LUT3 (Prop_lut3_I0_O)        0.373    56.076 r  vga/xx_sum1_i_969/O
                         net (fo=1, routed)           0.000    56.076    vga/xx_sum1_i_969_n_0
    SLICE_X64Y27         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    56.608 r  vga/xx_sum1_i_907/CO[3]
                         net (fo=1, routed)           0.000    56.608    vga/xx_sum1_i_907_n_0
    SLICE_X64Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.722 r  vga/xx_sum1_i_832/CO[3]
                         net (fo=1, routed)           0.000    56.722    vga/xx_sum1_i_832_n_0
    SLICE_X64Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.836 r  vga/xx_sum1_i_734/CO[3]
                         net (fo=1, routed)           0.000    56.836    vga/xx_sum1_i_734_n_0
    SLICE_X64Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.950 r  vga/xx_sum1_i_615/CO[3]
                         net (fo=1, routed)           0.000    56.950    vga/xx_sum1_i_615_n_0
    SLICE_X64Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.064 r  vga/xx_sum1_i_477/CO[3]
                         net (fo=1, routed)           0.000    57.064    vga/xx_sum1_i_477_n_0
    SLICE_X64Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.178 r  vga/xx_sum1_i_326/CO[3]
                         net (fo=1, routed)           0.000    57.178    vga/xx_sum1_i_326_n_0
    SLICE_X64Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.292 r  vga/xx_sum1_i_166/CO[3]
                         net (fo=1, routed)           0.000    57.292    vga/xx_sum1_i_166_n_0
    SLICE_X64Y34         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.449 r  vga/xx_sum1_i_63/CO[1]
                         net (fo=61, routed)          0.891    58.341    vga/x_sum20_in[8]
    SLICE_X65Y31         LUT3 (Prop_lut3_I0_O)        0.329    58.670 r  vga/xx_sum1_i_974/O
                         net (fo=1, routed)           0.000    58.670    vga/xx_sum1_i_974_n_0
    SLICE_X65Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    59.202 r  vga/xx_sum1_i_912/CO[3]
                         net (fo=1, routed)           0.000    59.202    vga/xx_sum1_i_912_n_0
    SLICE_X65Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.316 r  vga/xx_sum1_i_837/CO[3]
                         net (fo=1, routed)           0.000    59.316    vga/xx_sum1_i_837_n_0
    SLICE_X65Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.430 r  vga/xx_sum1_i_739/CO[3]
                         net (fo=1, routed)           0.000    59.430    vga/xx_sum1_i_739_n_0
    SLICE_X65Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.544 r  vga/xx_sum1_i_620/CO[3]
                         net (fo=1, routed)           0.000    59.544    vga/xx_sum1_i_620_n_0
    SLICE_X65Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.658 r  vga/xx_sum1_i_482/CO[3]
                         net (fo=1, routed)           0.000    59.658    vga/xx_sum1_i_482_n_0
    SLICE_X65Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.772 r  vga/xx_sum1_i_331/CO[3]
                         net (fo=1, routed)           0.000    59.772    vga/xx_sum1_i_331_n_0
    SLICE_X65Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.886 r  vga/xx_sum1_i_168/CO[3]
                         net (fo=1, routed)           0.000    59.886    vga/xx_sum1_i_168_n_0
    SLICE_X65Y38         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    60.114 r  vga/xx_sum1_i_64/CO[2]
                         net (fo=63, routed)          0.743    60.857    vga/x_sum20_in[7]
    SLICE_X64Y35         LUT3 (Prop_lut3_I0_O)        0.313    61.170 r  vga/xx_sum1_i_979/O
                         net (fo=1, routed)           0.000    61.170    vga/xx_sum1_i_979_n_0
    SLICE_X64Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    61.702 r  vga/xx_sum1_i_917/CO[3]
                         net (fo=1, routed)           0.000    61.702    vga/xx_sum1_i_917_n_0
    SLICE_X64Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.816 r  vga/xx_sum1_i_842/CO[3]
                         net (fo=1, routed)           0.000    61.816    vga/xx_sum1_i_842_n_0
    SLICE_X64Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    61.930 r  vga/xx_sum1_i_744/CO[3]
                         net (fo=1, routed)           0.000    61.930    vga/xx_sum1_i_744_n_0
    SLICE_X64Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.044 r  vga/xx_sum1_i_625/CO[3]
                         net (fo=1, routed)           0.000    62.044    vga/xx_sum1_i_625_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.158 r  vga/xx_sum1_i_487/CO[3]
                         net (fo=1, routed)           0.000    62.158    vga/xx_sum1_i_487_n_0
    SLICE_X64Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.272 r  vga/xx_sum1_i_336/CO[3]
                         net (fo=1, routed)           0.000    62.272    vga/xx_sum1_i_336_n_0
    SLICE_X64Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.386 r  vga/xx_sum1_i_171/CO[3]
                         net (fo=1, routed)           0.000    62.386    vga/xx_sum1_i_171_n_0
    SLICE_X64Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.500 r  vga/xx_sum1_i_65/CO[3]
                         net (fo=65, routed)          1.150    63.651    vga/x_sum20_in[6]
    SLICE_X65Y39         LUT3 (Prop_lut3_I0_O)        0.124    63.775 r  vga/xx_sum1_i_984/O
                         net (fo=1, routed)           0.000    63.775    vga/xx_sum1_i_984_n_0
    SLICE_X65Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    64.307 r  vga/xx_sum1_i_922/CO[3]
                         net (fo=1, routed)           0.000    64.307    vga/xx_sum1_i_922_n_0
    SLICE_X65Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.421 r  vga/xx_sum1_i_847/CO[3]
                         net (fo=1, routed)           0.000    64.421    vga/xx_sum1_i_847_n_0
    SLICE_X65Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.535 r  vga/xx_sum1_i_749/CO[3]
                         net (fo=1, routed)           0.000    64.535    vga/xx_sum1_i_749_n_0
    SLICE_X65Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.649 r  vga/xx_sum1_i_630/CO[3]
                         net (fo=1, routed)           0.000    64.649    vga/xx_sum1_i_630_n_0
    SLICE_X65Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.763 r  vga/xx_sum1_i_492/CO[3]
                         net (fo=1, routed)           0.000    64.763    vga/xx_sum1_i_492_n_0
    SLICE_X65Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.877 r  vga/xx_sum1_i_341/CO[3]
                         net (fo=1, routed)           0.000    64.877    vga/xx_sum1_i_341_n_0
    SLICE_X65Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    64.991 r  vga/xx_sum1_i_175/CO[3]
                         net (fo=1, routed)           0.000    64.991    vga/xx_sum1_i_175_n_0
    SLICE_X65Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    65.105 r  vga/xx_sum1_i_66/CO[3]
                         net (fo=65, routed)          1.251    66.356    vga/x_sum20_in[5]
    SLICE_X66Y41         LUT3 (Prop_lut3_I0_O)        0.124    66.480 r  vga/xx_sum1_i_989/O
                         net (fo=1, routed)           0.000    66.480    vga/xx_sum1_i_989_n_0
    SLICE_X66Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    66.993 r  vga/xx_sum1_i_927/CO[3]
                         net (fo=1, routed)           0.000    66.993    vga/xx_sum1_i_927_n_0
    SLICE_X66Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.110 r  vga/xx_sum1_i_852/CO[3]
                         net (fo=1, routed)           0.000    67.110    vga/xx_sum1_i_852_n_0
    SLICE_X66Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.227 r  vga/xx_sum1_i_754/CO[3]
                         net (fo=1, routed)           0.000    67.227    vga/xx_sum1_i_754_n_0
    SLICE_X66Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.344 r  vga/xx_sum1_i_635/CO[3]
                         net (fo=1, routed)           0.000    67.344    vga/xx_sum1_i_635_n_0
    SLICE_X66Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.461 r  vga/xx_sum1_i_497/CO[3]
                         net (fo=1, routed)           0.000    67.461    vga/xx_sum1_i_497_n_0
    SLICE_X66Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.578 r  vga/xx_sum1_i_346/CO[3]
                         net (fo=1, routed)           0.000    67.578    vga/xx_sum1_i_346_n_0
    SLICE_X66Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.695 r  vga/xx_sum1_i_185/CO[3]
                         net (fo=1, routed)           0.000    67.695    vga/xx_sum1_i_185_n_0
    SLICE_X66Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    67.812 r  vga/xx_sum1_i_68/CO[3]
                         net (fo=65, routed)          1.281    69.093    vga/x_sum20_in[4]
    SLICE_X68Y41         LUT3 (Prop_lut3_I0_O)        0.124    69.217 r  vga/xx_sum1_i_994/O
                         net (fo=1, routed)           0.000    69.217    vga/xx_sum1_i_994_n_0
    SLICE_X68Y41         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    69.749 r  vga/xx_sum1_i_932/CO[3]
                         net (fo=1, routed)           0.000    69.749    vga/xx_sum1_i_932_n_0
    SLICE_X68Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.863 r  vga/xx_sum1_i_857/CO[3]
                         net (fo=1, routed)           0.000    69.863    vga/xx_sum1_i_857_n_0
    SLICE_X68Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    69.977 r  vga/xx_sum1_i_759/CO[3]
                         net (fo=1, routed)           0.000    69.977    vga/xx_sum1_i_759_n_0
    SLICE_X68Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.091 r  vga/xx_sum1_i_640/CO[3]
                         net (fo=1, routed)           0.000    70.091    vga/xx_sum1_i_640_n_0
    SLICE_X68Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.205 r  vga/xx_sum1_i_502/CO[3]
                         net (fo=1, routed)           0.000    70.205    vga/xx_sum1_i_502_n_0
    SLICE_X68Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.319 r  vga/xx_sum1_i_351/CO[3]
                         net (fo=1, routed)           0.000    70.319    vga/xx_sum1_i_351_n_0
    SLICE_X68Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.433 r  vga/xx_sum1_i_190/CO[3]
                         net (fo=1, routed)           0.000    70.433    vga/xx_sum1_i_190_n_0
    SLICE_X68Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    70.547 r  vga/xx_sum1_i_69/CO[3]
                         net (fo=65, routed)          1.436    71.983    vga/x_sum20_in[3]
    SLICE_X69Y43         LUT3 (Prop_lut3_I0_O)        0.124    72.107 r  vga/xx_sum1_i_999/O
                         net (fo=1, routed)           0.000    72.107    vga/xx_sum1_i_999_n_0
    SLICE_X69Y43         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    72.639 r  vga/xx_sum1_i_937/CO[3]
                         net (fo=1, routed)           0.000    72.639    vga/xx_sum1_i_937_n_0
    SLICE_X69Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.753 r  vga/xx_sum1_i_862/CO[3]
                         net (fo=1, routed)           0.000    72.753    vga/xx_sum1_i_862_n_0
    SLICE_X69Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.867 r  vga/xx_sum1_i_764/CO[3]
                         net (fo=1, routed)           0.000    72.867    vga/xx_sum1_i_764_n_0
    SLICE_X69Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.981 r  vga/xx_sum1_i_645/CO[3]
                         net (fo=1, routed)           0.000    72.981    vga/xx_sum1_i_645_n_0
    SLICE_X69Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.095 r  vga/xx_sum1_i_507/CO[3]
                         net (fo=1, routed)           0.000    73.095    vga/xx_sum1_i_507_n_0
    SLICE_X69Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.209 r  vga/xx_sum1_i_356/CO[3]
                         net (fo=1, routed)           0.000    73.209    vga/xx_sum1_i_356_n_0
    SLICE_X69Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.323 r  vga/xx_sum1_i_195/CO[3]
                         net (fo=1, routed)           0.001    73.323    vga/xx_sum1_i_195_n_0
    SLICE_X69Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.437 r  vga/xx_sum1_i_70/CO[3]
                         net (fo=65, routed)          1.079    74.516    vga/x_sum20_in[2]
    SLICE_X67Y49         LUT3 (Prop_lut3_I0_O)        0.124    74.640 r  vga/xx_sum1_i_955/O
                         net (fo=1, routed)           0.000    74.640    vga/xx_sum1_i_955_n_0
    SLICE_X67Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    75.172 r  vga/xx_sum1_i_873/CO[3]
                         net (fo=1, routed)           0.001    75.173    vga/xx_sum1_i_873_n_0
    SLICE_X67Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.287 r  vga/xx_sum1_i_867/CO[3]
                         net (fo=1, routed)           0.000    75.287    vga/xx_sum1_i_867_n_0
    SLICE_X67Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.401 r  vga/xx_sum1_i_769/CO[3]
                         net (fo=1, routed)           0.000    75.401    vga/xx_sum1_i_769_n_0
    SLICE_X67Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.515 r  vga/xx_sum1_i_650/CO[3]
                         net (fo=1, routed)           0.000    75.515    vga/xx_sum1_i_650_n_0
    SLICE_X67Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.629 r  vga/xx_sum1_i_512/CO[3]
                         net (fo=1, routed)           0.000    75.629    vga/xx_sum1_i_512_n_0
    SLICE_X67Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.743 r  vga/xx_sum1_i_361/CO[3]
                         net (fo=1, routed)           0.000    75.743    vga/xx_sum1_i_361_n_0
    SLICE_X67Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.857 r  vga/xx_sum1_i_200/CO[3]
                         net (fo=1, routed)           0.000    75.857    vga/xx_sum1_i_200_n_0
    SLICE_X67Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    75.971 r  vga/xx_sum1_i_71/CO[3]
                         net (fo=63, routed)          1.363    77.334    vga/x_sum20_in[1]
    SLICE_X68Y52         LUT3 (Prop_lut3_I0_O)        0.124    77.458 r  vga/xx_sum1_i_950/O
                         net (fo=1, routed)           0.000    77.458    vga/xx_sum1_i_950_n_0
    SLICE_X68Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    77.990 r  vga/xx_sum1_i_872/CO[3]
                         net (fo=1, routed)           0.000    77.990    vga/xx_sum1_i_872_n_0
    SLICE_X68Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.104 r  vga/xx_sum1_i_774/CO[3]
                         net (fo=1, routed)           0.000    78.104    vga/xx_sum1_i_774_n_0
    SLICE_X68Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.218 r  vga/xx_sum1_i_655/CO[3]
                         net (fo=1, routed)           0.000    78.218    vga/xx_sum1_i_655_n_0
    SLICE_X68Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.332 r  vga/xx_sum1_i_517/CO[3]
                         net (fo=1, routed)           0.000    78.332    vga/xx_sum1_i_517_n_0
    SLICE_X68Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.446 r  vga/xx_sum1_i_366/CO[3]
                         net (fo=1, routed)           0.000    78.446    vga/xx_sum1_i_366_n_0
    SLICE_X68Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.560 r  vga/xx_sum1_i_205/CO[3]
                         net (fo=1, routed)           0.000    78.560    vga/xx_sum1_i_205_n_0
    SLICE_X68Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.674 r  vga/xx_sum1_i_72/CO[3]
                         net (fo=1, routed)           0.000    78.674    vga/xx_sum1_i_72_n_0
    SLICE_X68Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.788 f  vga/xx_sum1_i_32/CO[3]
                         net (fo=10, routed)          0.824    79.613    vga/vgaposcontrol/x_sum20_in[0]
    SLICE_X69Y57         LUT1 (Prop_lut1_I0_O)        0.124    79.737 r  vga/vgaposcontrol/xx_sum1_i_180/O
                         net (fo=1, routed)           0.338    80.075    vga/vgaposcontrol/xx_sum1_i_180_n_0
    SLICE_X67Y57         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    80.655 r  vga/vgaposcontrol/xx_sum1_i_67/CO[3]
                         net (fo=1, routed)           0.000    80.655    vga/vgaposcontrol/xx_sum1_i_67_n_0
    SLICE_X67Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.769 r  vga/vgaposcontrol/xx_sum1_i_62/CO[3]
                         net (fo=1, routed)           0.000    80.769    vga/vgaposcontrol/xx_sum1_i_62_n_0
    SLICE_X67Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.883 r  vga/vgaposcontrol/xx_sum1_i_57/CO[3]
                         net (fo=1, routed)           0.000    80.883    vga/vgaposcontrol/xx_sum1_i_57_n_0
    SLICE_X67Y60         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    81.122 r  vga/vgaposcontrol/xx_sum1_i_52/O[2]
                         net (fo=3, routed)           0.867    81.989    vga/vgaposcontrol/xx_sum1_i_52_n_5
    SLICE_X77Y63         LUT3 (Prop_lut3_I0_O)        0.302    82.291 r  vga/vgaposcontrol/xx_sum1_i_17/O
                         net (fo=6, routed)           1.131    83.422    vga/vgaposcontrol_n_246
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036    87.458 r  vga/xx_sum1__0/PCOUT[47]
                         net (fo=1, routed)           0.002    87.460    vga/xx_sum1__0_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    88.978 r  vga/xx_sum1__1/P[1]
                         net (fo=2, routed)           1.050    90.029    vga/xx_sum1__1_n_104
    SLICE_X57Y64         LUT2 (Prop_lut2_I0_O)        0.124    90.153 r  vga/xx_sum[19]_i_8/O
                         net (fo=1, routed)           0.000    90.153    vga/xx_sum[19]_i_8_n_0
    SLICE_X57Y64         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    90.551 r  vga/xx_sum_reg[19]_i_6/CO[3]
                         net (fo=1, routed)           0.000    90.551    vga/xx_sum_reg[19]_i_6_n_0
    SLICE_X57Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    90.885 r  vga/xx_sum_reg[23]_i_6/O[1]
                         net (fo=1, routed)           0.355    91.240    vga/xx_sum_reg[23]_i_6_n_6
    SLICE_X56Y65         LUT2 (Prop_lut2_I1_O)        0.303    91.543 r  vga/xx_sum[23]_i_4/O
                         net (fo=1, routed)           0.000    91.543    vga/xx_sum[23]_i_4_n_0
    SLICE_X56Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    92.076 r  vga/xx_sum_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    92.076    vga/xx_sum_reg[23]_i_1_n_0
    SLICE_X56Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    92.193 r  vga/xx_sum_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    92.193    vga/xx_sum_reg[27]_i_1_n_0
    SLICE_X56Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    92.524 r  vga/xx_sum_reg[31]_i_1/O[3]
                         net (fo=9, routed)           0.819    93.343    vga/xx_sum_reg[31]_i_1_n_4
    DSP48_X1Y28          DSP48E1                                      r  vga/b_up2__4/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     41.667    41.667 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    41.667 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.683    43.350    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    39.656 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    41.579    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    41.670 r  div/inst/clkout1_buf/O
                         net (fo=279, routed)         1.580    43.250    vga/clk_out1
    DSP48_X1Y28          DSP48E1                                      r  vga/b_up2__4/CLK
                         clock pessimism              0.007    43.257    
                         clock uncertainty           -0.095    43.162    
    DSP48_X1Y28          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.633    42.529    vga/b_up2__4
  -------------------------------------------------------------------
                         required time                         42.529    
                         arrival time                         -93.343    
  -------------------------------------------------------------------
                         slack                                -50.814    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 vga/xy_sum_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            vga/xy_sum_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.334ns (83.148%)  route 0.068ns (16.852%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.624     0.624    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  div/inst/clkout1_buf/O
                         net (fo=279, routed)         0.633     0.635    vga/clk_out1
    SLICE_X70Y49         FDRE                                         r  vga/xy_sum_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y49         FDRE (Prop_fdre_C_Q)         0.164     0.799 r  vga/xy_sum_reg[15]/Q
                         net (fo=2, routed)           0.067     0.866    vga/xy_sum[15]
    SLICE_X70Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     0.983 r  vga/xy_sum_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.984    vga/xy_sum_reg[15]_i_1_n_0
    SLICE_X70Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.037 r  vga/xy_sum_reg[19]_i_1/O[0]
                         net (fo=5, routed)           0.000     1.037    vga/xy_sum_reg[19]_i_1_n_7
    SLICE_X70Y50         FDRE                                         r  vga/xy_sum_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.898     0.898    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  div/inst/clkout1_buf/O
                         net (fo=279, routed)         0.839     0.841    vga/clk_out1
    SLICE_X70Y50         FDRE                                         r  vga/xy_sum_reg[16]/C
                         clock pessimism             -0.005     0.836    
    SLICE_X70Y50         FDRE (Hold_fdre_C_D)         0.130     0.966    vga/xy_sum_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.966    
                         arrival time                           1.037    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 vga/xy_sum_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            vga/xy_sum_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.347ns (83.676%)  route 0.068ns (16.324%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.624     0.624    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  div/inst/clkout1_buf/O
                         net (fo=279, routed)         0.633     0.635    vga/clk_out1
    SLICE_X70Y49         FDRE                                         r  vga/xy_sum_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y49         FDRE (Prop_fdre_C_Q)         0.164     0.799 r  vga/xy_sum_reg[15]/Q
                         net (fo=2, routed)           0.067     0.866    vga/xy_sum[15]
    SLICE_X70Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     0.983 r  vga/xy_sum_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.984    vga/xy_sum_reg[15]_i_1_n_0
    SLICE_X70Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.050 r  vga/xy_sum_reg[19]_i_1/O[2]
                         net (fo=3, routed)           0.000     1.050    vga/xy_sum_reg[19]_i_1_n_5
    SLICE_X70Y50         FDRE                                         r  vga/xy_sum_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.898     0.898    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  div/inst/clkout1_buf/O
                         net (fo=279, routed)         0.839     0.841    vga/clk_out1
    SLICE_X70Y50         FDRE                                         r  vga/xy_sum_reg[18]/C
                         clock pessimism             -0.005     0.836    
    SLICE_X70Y50         FDRE (Hold_fdre_C_D)         0.130     0.966    vga/xy_sum_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.966    
                         arrival time                           1.050    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 vga/xy_sum_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            vga/xy_sum_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.370ns (84.534%)  route 0.068ns (15.466%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.624     0.624    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  div/inst/clkout1_buf/O
                         net (fo=279, routed)         0.633     0.635    vga/clk_out1
    SLICE_X70Y49         FDRE                                         r  vga/xy_sum_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y49         FDRE (Prop_fdre_C_Q)         0.164     0.799 r  vga/xy_sum_reg[15]/Q
                         net (fo=2, routed)           0.067     0.866    vga/xy_sum[15]
    SLICE_X70Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     0.983 r  vga/xy_sum_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.984    vga/xy_sum_reg[15]_i_1_n_0
    SLICE_X70Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.073 r  vga/xy_sum_reg[19]_i_1/O[1]
                         net (fo=3, routed)           0.000     1.073    vga/xy_sum_reg[19]_i_1_n_6
    SLICE_X70Y50         FDRE                                         r  vga/xy_sum_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.898     0.898    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  div/inst/clkout1_buf/O
                         net (fo=279, routed)         0.839     0.841    vga/clk_out1
    SLICE_X70Y50         FDRE                                         r  vga/xy_sum_reg[17]/C
                         clock pessimism             -0.005     0.836    
    SLICE_X70Y50         FDRE (Hold_fdre_C_D)         0.130     0.966    vga/xy_sum_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.966    
                         arrival time                           1.073    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 vga/xy_sum_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            vga/xy_sum_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.372ns (84.604%)  route 0.068ns (15.396%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.624     0.624    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  div/inst/clkout1_buf/O
                         net (fo=279, routed)         0.633     0.635    vga/clk_out1
    SLICE_X70Y49         FDRE                                         r  vga/xy_sum_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y49         FDRE (Prop_fdre_C_Q)         0.164     0.799 r  vga/xy_sum_reg[15]/Q
                         net (fo=2, routed)           0.067     0.866    vga/xy_sum[15]
    SLICE_X70Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     0.983 r  vga/xy_sum_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.984    vga/xy_sum_reg[15]_i_1_n_0
    SLICE_X70Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.075 r  vga/xy_sum_reg[19]_i_1/O[3]
                         net (fo=3, routed)           0.000     1.075    vga/xy_sum_reg[19]_i_1_n_4
    SLICE_X70Y50         FDRE                                         r  vga/xy_sum_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.898     0.898    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  div/inst/clkout1_buf/O
                         net (fo=279, routed)         0.839     0.841    vga/clk_out1
    SLICE_X70Y50         FDRE                                         r  vga/xy_sum_reg[19]/C
                         clock pessimism             -0.005     0.836    
    SLICE_X70Y50         FDRE (Hold_fdre_C_D)         0.130     0.966    vga/xy_sum_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.966    
                         arrival time                           1.075    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 vga/xy_sum_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            vga/xy_sum_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.374ns (84.674%)  route 0.068ns (15.326%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.624     0.624    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  div/inst/clkout1_buf/O
                         net (fo=279, routed)         0.633     0.635    vga/clk_out1
    SLICE_X70Y49         FDRE                                         r  vga/xy_sum_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y49         FDRE (Prop_fdre_C_Q)         0.164     0.799 r  vga/xy_sum_reg[15]/Q
                         net (fo=2, routed)           0.067     0.866    vga/xy_sum[15]
    SLICE_X70Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     0.983 r  vga/xy_sum_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.984    vga/xy_sum_reg[15]_i_1_n_0
    SLICE_X70Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.024 r  vga/xy_sum_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.024    vga/xy_sum_reg[19]_i_1_n_0
    SLICE_X70Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.077 r  vga/xy_sum_reg[23]_i_1/O[0]
                         net (fo=3, routed)           0.000     1.077    vga/xy_sum_reg[23]_i_1_n_7
    SLICE_X70Y51         FDRE                                         r  vga/xy_sum_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.898     0.898    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  div/inst/clkout1_buf/O
                         net (fo=279, routed)         0.839     0.841    vga/clk_out1
    SLICE_X70Y51         FDRE                                         r  vga/xy_sum_reg[20]/C
                         clock pessimism             -0.005     0.836    
    SLICE_X70Y51         FDRE (Hold_fdre_C_D)         0.130     0.966    vga/xy_sum_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.966    
                         arrival time                           1.077    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 vga/xy_sum_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            vga/xy_sum_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.387ns (85.112%)  route 0.068ns (14.888%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.624     0.624    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  div/inst/clkout1_buf/O
                         net (fo=279, routed)         0.633     0.635    vga/clk_out1
    SLICE_X70Y49         FDRE                                         r  vga/xy_sum_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y49         FDRE (Prop_fdre_C_Q)         0.164     0.799 r  vga/xy_sum_reg[15]/Q
                         net (fo=2, routed)           0.067     0.866    vga/xy_sum[15]
    SLICE_X70Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     0.983 r  vga/xy_sum_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.984    vga/xy_sum_reg[15]_i_1_n_0
    SLICE_X70Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.024 r  vga/xy_sum_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.024    vga/xy_sum_reg[19]_i_1_n_0
    SLICE_X70Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.090 r  vga/xy_sum_reg[23]_i_1/O[2]
                         net (fo=3, routed)           0.000     1.090    vga/xy_sum_reg[23]_i_1_n_5
    SLICE_X70Y51         FDRE                                         r  vga/xy_sum_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.898     0.898    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  div/inst/clkout1_buf/O
                         net (fo=279, routed)         0.839     0.841    vga/clk_out1
    SLICE_X70Y51         FDRE                                         r  vga/xy_sum_reg[22]/C
                         clock pessimism             -0.005     0.836    
    SLICE_X70Y51         FDRE (Hold_fdre_C_D)         0.130     0.966    vga/xy_sum_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.966    
                         arrival time                           1.090    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 vga/xy_sum_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            vga/xy_sum_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.410ns (85.829%)  route 0.068ns (14.171%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.624     0.624    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  div/inst/clkout1_buf/O
                         net (fo=279, routed)         0.633     0.635    vga/clk_out1
    SLICE_X70Y49         FDRE                                         r  vga/xy_sum_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y49         FDRE (Prop_fdre_C_Q)         0.164     0.799 r  vga/xy_sum_reg[15]/Q
                         net (fo=2, routed)           0.067     0.866    vga/xy_sum[15]
    SLICE_X70Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     0.983 r  vga/xy_sum_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.984    vga/xy_sum_reg[15]_i_1_n_0
    SLICE_X70Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.024 r  vga/xy_sum_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.024    vga/xy_sum_reg[19]_i_1_n_0
    SLICE_X70Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.113 r  vga/xy_sum_reg[23]_i_1/O[1]
                         net (fo=3, routed)           0.000     1.113    vga/xy_sum_reg[23]_i_1_n_6
    SLICE_X70Y51         FDRE                                         r  vga/xy_sum_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.898     0.898    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  div/inst/clkout1_buf/O
                         net (fo=279, routed)         0.839     0.841    vga/clk_out1
    SLICE_X70Y51         FDRE                                         r  vga/xy_sum_reg[21]/C
                         clock pessimism             -0.005     0.836    
    SLICE_X70Y51         FDRE (Hold_fdre_C_D)         0.130     0.966    vga/xy_sum_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.966    
                         arrival time                           1.113    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 vga/xy_sum_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            vga/xy_sum_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.412ns (85.888%)  route 0.068ns (14.112%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.624     0.624    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  div/inst/clkout1_buf/O
                         net (fo=279, routed)         0.633     0.635    vga/clk_out1
    SLICE_X70Y49         FDRE                                         r  vga/xy_sum_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y49         FDRE (Prop_fdre_C_Q)         0.164     0.799 r  vga/xy_sum_reg[15]/Q
                         net (fo=2, routed)           0.067     0.866    vga/xy_sum[15]
    SLICE_X70Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     0.983 r  vga/xy_sum_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.984    vga/xy_sum_reg[15]_i_1_n_0
    SLICE_X70Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.024 r  vga/xy_sum_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.024    vga/xy_sum_reg[19]_i_1_n_0
    SLICE_X70Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.115 r  vga/xy_sum_reg[23]_i_1/O[3]
                         net (fo=3, routed)           0.000     1.115    vga/xy_sum_reg[23]_i_1_n_4
    SLICE_X70Y51         FDRE                                         r  vga/xy_sum_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.898     0.898    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  div/inst/clkout1_buf/O
                         net (fo=279, routed)         0.839     0.841    vga/clk_out1
    SLICE_X70Y51         FDRE                                         r  vga/xy_sum_reg[23]/C
                         clock pessimism             -0.005     0.836    
    SLICE_X70Y51         FDRE (Hold_fdre_C_D)         0.130     0.966    vga/xy_sum_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.966    
                         arrival time                           1.115    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 vga/xy_sum_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            vga/xy_sum_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.414ns (85.946%)  route 0.068ns (14.054%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.624     0.624    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  div/inst/clkout1_buf/O
                         net (fo=279, routed)         0.633     0.635    vga/clk_out1
    SLICE_X70Y49         FDRE                                         r  vga/xy_sum_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y49         FDRE (Prop_fdre_C_Q)         0.164     0.799 r  vga/xy_sum_reg[15]/Q
                         net (fo=2, routed)           0.067     0.866    vga/xy_sum[15]
    SLICE_X70Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     0.983 r  vga/xy_sum_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.984    vga/xy_sum_reg[15]_i_1_n_0
    SLICE_X70Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.024 r  vga/xy_sum_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.024    vga/xy_sum_reg[19]_i_1_n_0
    SLICE_X70Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.064 r  vga/xy_sum_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.064    vga/xy_sum_reg[23]_i_1_n_0
    SLICE_X70Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.117 r  vga/xy_sum_reg[27]_i_1/O[0]
                         net (fo=3, routed)           0.000     1.117    vga/xy_sum_reg[27]_i_1_n_7
    SLICE_X70Y52         FDRE                                         r  vga/xy_sum_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.898     0.898    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  div/inst/clkout1_buf/O
                         net (fo=279, routed)         0.839     0.841    vga/clk_out1
    SLICE_X70Y52         FDRE                                         r  vga/xy_sum_reg[24]/C
                         clock pessimism             -0.005     0.836    
    SLICE_X70Y52         FDRE (Hold_fdre_C_D)         0.130     0.966    vga/xy_sum_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.966    
                         arrival time                           1.117    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 vga/xy_sum_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Destination:            vga/xy_sum_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.833ns period=41.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.427ns (86.316%)  route 0.068ns (13.684%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.841ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.624     0.624    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  div/inst/clkout1_buf/O
                         net (fo=279, routed)         0.633     0.635    vga/clk_out1
    SLICE_X70Y49         FDRE                                         r  vga/xy_sum_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y49         FDRE (Prop_fdre_C_Q)         0.164     0.799 r  vga/xy_sum_reg[15]/Q
                         net (fo=2, routed)           0.067     0.866    vga/xy_sum[15]
    SLICE_X70Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.117     0.983 r  vga/xy_sum_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.001     0.984    vga/xy_sum_reg[15]_i_1_n_0
    SLICE_X70Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.024 r  vga/xy_sum_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.024    vga/xy_sum_reg[19]_i_1_n_0
    SLICE_X70Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.064 r  vga/xy_sum_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.064    vga/xy_sum_reg[23]_i_1_n_0
    SLICE_X70Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.130 r  vga/xy_sum_reg[27]_i_1/O[2]
                         net (fo=3, routed)           0.000     1.130    vga/xy_sum_reg[27]_i_1_n_5
    SLICE_X70Y52         FDRE                                         r  vga/xy_sum_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.898     0.898    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  div/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    div/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  div/inst/clkout1_buf/O
                         net (fo=279, routed)         0.839     0.841    vga/clk_out1
    SLICE_X70Y52         FDRE                                         r  vga/xy_sum_reg[26]/C
                         clock pessimism             -0.005     0.836    
    SLICE_X70Y52         FDRE (Hold_fdre_C_D)         0.130     0.966    vga/xy_sum_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.966    
                         arrival time                           1.130    
  -------------------------------------------------------------------
                         slack                                  0.164    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { div/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y1    div/inst/clkout1_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         41.667      39.513     DSP48_X1Y11      vga/b_up_reg__0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.154         41.667      39.513     DSP48_X1Y15      vga/b_up0/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         41.667      40.418     MMCME2_ADV_X0Y0  div/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X58Y29     vga/b_up_reg[0]__0/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X58Y33     vga/b_up_reg[10]__0/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X58Y33     vga/b_up_reg[11]__0/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X58Y34     vga/b_up_reg[12]__0/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X58Y34     vga/b_up_reg[13]__0/C
Min Period        n/a     FDRE/C              n/a            1.000         41.667      40.667     SLICE_X58Y34     vga/b_up_reg[14]__0/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       41.667      171.693    MMCME2_ADV_X0Y0  div/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.833      20.333     SLICE_X61Y45     vga/k_up_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X61Y45     vga/k_up_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X61Y45     vga/k_up_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X61Y45     vga/k_up_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X61Y46     vga/k_up_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X61Y46     vga/k_up_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X61Y46     vga/k_up_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X61Y46     vga/k_up_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X61Y47     vga/k_up_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X61Y47     vga/k_up_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X58Y33     vga/b_up_reg[10]__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X58Y33     vga/b_up_reg[11]__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X58Y34     vga/b_up_reg[12]__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X58Y34     vga/b_up_reg[13]__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X58Y34     vga/b_up_reg[14]__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X57Y40     vga/b_up_reg[16]__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X58Y33     vga/b_up_reg[8]__0/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X58Y32     vga/b_up_reg[9]__0/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.833      20.333     SLICE_X61Y45     vga/k_up_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.833      20.333     SLICE_X61Y47     vga/k_up_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       32.950ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.950ns  (required time - arrival time)
  Source:                 cameraattrset/sccb/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cameraattrset/sccb/sccb_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.605ns  (logic 1.110ns (16.804%)  route 5.495ns (83.196%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.518ns = ( 41.518 - 40.000 ) 
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.809     1.809    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          1.709     1.711    cameraattrset/sccb/clk_out2
    SLICE_X4Y141         FDRE                                         r  cameraattrset/sccb/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y141         FDRE (Prop_fdre_C_Q)         0.419     2.130 f  cameraattrset/sccb/count_reg[3]/Q
                         net (fo=2, routed)           0.954     3.084    cameraattrset/sccb/count_reg_n_0_[3]
    SLICE_X4Y139         LUT4 (Prop_lut4_I0_O)        0.297     3.381 f  cameraattrset/sccb/data_temp[31]_i_4/O
                         net (fo=1, routed)           0.973     4.354    cameraattrset/sccb/data_temp[31]_i_4_n_0
    SLICE_X6Y141         LUT5 (Prop_lut5_I3_O)        0.124     4.478 r  cameraattrset/sccb/data_temp[31]_i_3/O
                         net (fo=2, routed)           0.807     5.285    cameraattrset/sccb/data_temp[31]_i_3_n_0
    SLICE_X7Y142         LUT6 (Prop_lut6_I0_O)        0.124     5.409 r  cameraattrset/sccb/count[0]_i_2/O
                         net (fo=44, routed)          2.105     7.514    cameraattrset/reginit/count_reg[12]
    SLICE_X10Y150        LUT2 (Prop_lut2_I1_O)        0.146     7.660 r  cameraattrset/reginit/sccb_state_i_1/O
                         net (fo=1, routed)           0.657     8.316    cameraattrset/sccb/count_reg[7]_0
    SLICE_X10Y149        FDRE                                         r  cameraattrset/sccb/sccb_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.683    41.683    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          1.515    41.518    cameraattrset/sccb/clk_out2
    SLICE_X10Y149        FDRE                                         r  cameraattrset/sccb/sccb_state_reg/C
                         clock pessimism              0.077    41.595    
                         clock uncertainty           -0.094    41.501    
    SLICE_X10Y149        FDRE (Setup_fdre_C_D)       -0.235    41.266    cameraattrset/sccb/sccb_state_reg
  -------------------------------------------------------------------
                         required time                         41.266    
                         arrival time                          -8.316    
  -------------------------------------------------------------------
                         slack                                 32.950    

Slack (MET) :             33.490ns  (required time - arrival time)
  Source:                 cameraattrset/sccb/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cameraattrset/sccb/data_temp_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.677ns  (logic 1.082ns (19.061%)  route 4.595ns (80.939%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.692ns = ( 41.692 - 40.000 ) 
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.809     1.809    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          1.709     1.711    cameraattrset/sccb/clk_out2
    SLICE_X4Y141         FDRE                                         r  cameraattrset/sccb/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y141         FDRE (Prop_fdre_C_Q)         0.419     2.130 f  cameraattrset/sccb/count_reg[3]/Q
                         net (fo=2, routed)           0.954     3.084    cameraattrset/sccb/count_reg_n_0_[3]
    SLICE_X4Y139         LUT4 (Prop_lut4_I0_O)        0.297     3.381 f  cameraattrset/sccb/data_temp[31]_i_4/O
                         net (fo=1, routed)           0.973     4.354    cameraattrset/sccb/data_temp[31]_i_4_n_0
    SLICE_X6Y141         LUT5 (Prop_lut5_I3_O)        0.124     4.478 r  cameraattrset/sccb/data_temp[31]_i_3/O
                         net (fo=2, routed)           0.807     5.285    cameraattrset/sccb/data_temp[31]_i_3_n_0
    SLICE_X7Y142         LUT6 (Prop_lut6_I0_O)        0.124     5.409 r  cameraattrset/sccb/count[0]_i_2/O
                         net (fo=44, routed)          0.911     6.320    cameraattrset/reginit/count_reg[12]
    SLICE_X9Y150         LUT3 (Prop_lut3_I1_O)        0.118     6.438 r  cameraattrset/reginit/data_temp[30]_i_1/O
                         net (fo=10, routed)          0.950     7.388    cameraattrset/sccb/count_reg[7]_2
    SLICE_X8Y150         FDRE                                         r  cameraattrset/sccb/data_temp_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.683    41.683    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          1.689    41.692    cameraattrset/sccb/clk_out2
    SLICE_X8Y150         FDRE                                         r  cameraattrset/sccb/data_temp_reg[12]/C
                         clock pessimism              0.006    41.698    
                         clock uncertainty           -0.094    41.604    
    SLICE_X8Y150         FDRE (Setup_fdre_C_R)       -0.726    40.878    cameraattrset/sccb/data_temp_reg[12]
  -------------------------------------------------------------------
                         required time                         40.878    
                         arrival time                          -7.388    
  -------------------------------------------------------------------
                         slack                                 33.490    

Slack (MET) :             33.490ns  (required time - arrival time)
  Source:                 cameraattrset/sccb/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cameraattrset/sccb/data_temp_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.677ns  (logic 1.082ns (19.061%)  route 4.595ns (80.939%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.692ns = ( 41.692 - 40.000 ) 
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.809     1.809    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          1.709     1.711    cameraattrset/sccb/clk_out2
    SLICE_X4Y141         FDRE                                         r  cameraattrset/sccb/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y141         FDRE (Prop_fdre_C_Q)         0.419     2.130 f  cameraattrset/sccb/count_reg[3]/Q
                         net (fo=2, routed)           0.954     3.084    cameraattrset/sccb/count_reg_n_0_[3]
    SLICE_X4Y139         LUT4 (Prop_lut4_I0_O)        0.297     3.381 f  cameraattrset/sccb/data_temp[31]_i_4/O
                         net (fo=1, routed)           0.973     4.354    cameraattrset/sccb/data_temp[31]_i_4_n_0
    SLICE_X6Y141         LUT5 (Prop_lut5_I3_O)        0.124     4.478 r  cameraattrset/sccb/data_temp[31]_i_3/O
                         net (fo=2, routed)           0.807     5.285    cameraattrset/sccb/data_temp[31]_i_3_n_0
    SLICE_X7Y142         LUT6 (Prop_lut6_I0_O)        0.124     5.409 r  cameraattrset/sccb/count[0]_i_2/O
                         net (fo=44, routed)          0.911     6.320    cameraattrset/reginit/count_reg[12]
    SLICE_X9Y150         LUT3 (Prop_lut3_I1_O)        0.118     6.438 r  cameraattrset/reginit/data_temp[30]_i_1/O
                         net (fo=10, routed)          0.950     7.388    cameraattrset/sccb/count_reg[7]_2
    SLICE_X8Y150         FDRE                                         r  cameraattrset/sccb/data_temp_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.683    41.683    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          1.689    41.692    cameraattrset/sccb/clk_out2
    SLICE_X8Y150         FDRE                                         r  cameraattrset/sccb/data_temp_reg[3]/C
                         clock pessimism              0.006    41.698    
                         clock uncertainty           -0.094    41.604    
    SLICE_X8Y150         FDRE (Setup_fdre_C_R)       -0.726    40.878    cameraattrset/sccb/data_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         40.878    
                         arrival time                          -7.388    
  -------------------------------------------------------------------
                         slack                                 33.490    

Slack (MET) :             33.826ns  (required time - arrival time)
  Source:                 cameraattrset/sccb/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cameraattrset/sccb/data_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.906ns  (logic 1.116ns (18.897%)  route 4.790ns (81.103%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.770ns = ( 41.770 - 40.000 ) 
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.006ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.809     1.809    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          1.709     1.711    cameraattrset/sccb/clk_out2
    SLICE_X4Y141         FDRE                                         r  cameraattrset/sccb/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y141         FDRE (Prop_fdre_C_Q)         0.419     2.130 r  cameraattrset/sccb/count_reg[3]/Q
                         net (fo=2, routed)           0.954     3.084    cameraattrset/sccb/count_reg_n_0_[3]
    SLICE_X4Y139         LUT4 (Prop_lut4_I0_O)        0.297     3.381 r  cameraattrset/sccb/data_temp[31]_i_4/O
                         net (fo=1, routed)           0.973     4.354    cameraattrset/sccb/data_temp[31]_i_4_n_0
    SLICE_X6Y141         LUT5 (Prop_lut5_I3_O)        0.124     4.478 f  cameraattrset/sccb/data_temp[31]_i_3/O
                         net (fo=2, routed)           0.807     5.285    cameraattrset/sccb/data_temp[31]_i_3_n_0
    SLICE_X7Y142         LUT6 (Prop_lut6_I0_O)        0.124     5.409 f  cameraattrset/sccb/count[0]_i_2/O
                         net (fo=44, routed)          1.484     6.894    cameraattrset/reginit/count_reg[12]
    SLICE_X9Y150         LUT3 (Prop_lut3_I1_O)        0.152     7.046 r  cameraattrset/reginit/data_temp[2]_i_1/O
                         net (fo=1, routed)           0.571     7.617    cameraattrset/sccb/D[0]
    SLICE_X6Y150         FDRE                                         r  cameraattrset/sccb/data_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.683    41.683    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          1.767    41.770    cameraattrset/sccb/clk_out2
    SLICE_X6Y150         FDRE                                         r  cameraattrset/sccb/data_temp_reg[2]/C
                         clock pessimism              0.006    41.776    
                         clock uncertainty           -0.094    41.682    
    SLICE_X6Y150         FDRE (Setup_fdre_C_D)       -0.239    41.443    cameraattrset/sccb/data_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         41.443    
                         arrival time                          -7.617    
  -------------------------------------------------------------------
                         slack                                 33.826    

Slack (MET) :             33.831ns  (required time - arrival time)
  Source:                 cameraattrset/sccb/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cameraattrset/sccb/data_temp_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.230ns  (logic 1.082ns (20.690%)  route 4.148ns (79.310%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 41.515 - 40.000 ) 
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.809     1.809    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          1.709     1.711    cameraattrset/sccb/clk_out2
    SLICE_X4Y141         FDRE                                         r  cameraattrset/sccb/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y141         FDRE (Prop_fdre_C_Q)         0.419     2.130 f  cameraattrset/sccb/count_reg[3]/Q
                         net (fo=2, routed)           0.954     3.084    cameraattrset/sccb/count_reg_n_0_[3]
    SLICE_X4Y139         LUT4 (Prop_lut4_I0_O)        0.297     3.381 f  cameraattrset/sccb/data_temp[31]_i_4/O
                         net (fo=1, routed)           0.973     4.354    cameraattrset/sccb/data_temp[31]_i_4_n_0
    SLICE_X6Y141         LUT5 (Prop_lut5_I3_O)        0.124     4.478 r  cameraattrset/sccb/data_temp[31]_i_3/O
                         net (fo=2, routed)           0.807     5.285    cameraattrset/sccb/data_temp[31]_i_3_n_0
    SLICE_X7Y142         LUT6 (Prop_lut6_I0_O)        0.124     5.409 r  cameraattrset/sccb/count[0]_i_2/O
                         net (fo=44, routed)          0.911     6.320    cameraattrset/reginit/count_reg[12]
    SLICE_X9Y150         LUT3 (Prop_lut3_I1_O)        0.118     6.438 r  cameraattrset/reginit/data_temp[30]_i_1/O
                         net (fo=10, routed)          0.503     6.941    cameraattrset/sccb/count_reg[7]_2
    SLICE_X8Y149         FDRE                                         r  cameraattrset/sccb/data_temp_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.683    41.683    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          1.512    41.515    cameraattrset/sccb/clk_out2
    SLICE_X8Y149         FDRE                                         r  cameraattrset/sccb/data_temp_reg[23]/C
                         clock pessimism              0.077    41.592    
                         clock uncertainty           -0.094    41.498    
    SLICE_X8Y149         FDRE (Setup_fdre_C_R)       -0.726    40.772    cameraattrset/sccb/data_temp_reg[23]
  -------------------------------------------------------------------
                         required time                         40.772    
                         arrival time                          -6.941    
  -------------------------------------------------------------------
                         slack                                 33.831    

Slack (MET) :             33.831ns  (required time - arrival time)
  Source:                 cameraattrset/sccb/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cameraattrset/sccb/data_temp_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.230ns  (logic 1.082ns (20.690%)  route 4.148ns (79.310%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 41.515 - 40.000 ) 
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.809     1.809    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          1.709     1.711    cameraattrset/sccb/clk_out2
    SLICE_X4Y141         FDRE                                         r  cameraattrset/sccb/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y141         FDRE (Prop_fdre_C_Q)         0.419     2.130 f  cameraattrset/sccb/count_reg[3]/Q
                         net (fo=2, routed)           0.954     3.084    cameraattrset/sccb/count_reg_n_0_[3]
    SLICE_X4Y139         LUT4 (Prop_lut4_I0_O)        0.297     3.381 f  cameraattrset/sccb/data_temp[31]_i_4/O
                         net (fo=1, routed)           0.973     4.354    cameraattrset/sccb/data_temp[31]_i_4_n_0
    SLICE_X6Y141         LUT5 (Prop_lut5_I3_O)        0.124     4.478 r  cameraattrset/sccb/data_temp[31]_i_3/O
                         net (fo=2, routed)           0.807     5.285    cameraattrset/sccb/data_temp[31]_i_3_n_0
    SLICE_X7Y142         LUT6 (Prop_lut6_I0_O)        0.124     5.409 r  cameraattrset/sccb/count[0]_i_2/O
                         net (fo=44, routed)          0.911     6.320    cameraattrset/reginit/count_reg[12]
    SLICE_X9Y150         LUT3 (Prop_lut3_I1_O)        0.118     6.438 r  cameraattrset/reginit/data_temp[30]_i_1/O
                         net (fo=10, routed)          0.503     6.941    cameraattrset/sccb/count_reg[7]_2
    SLICE_X8Y149         FDRE                                         r  cameraattrset/sccb/data_temp_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.683    41.683    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          1.512    41.515    cameraattrset/sccb/clk_out2
    SLICE_X8Y149         FDRE                                         r  cameraattrset/sccb/data_temp_reg[24]/C
                         clock pessimism              0.077    41.592    
                         clock uncertainty           -0.094    41.498    
    SLICE_X8Y149         FDRE (Setup_fdre_C_R)       -0.726    40.772    cameraattrset/sccb/data_temp_reg[24]
  -------------------------------------------------------------------
                         required time                         40.772    
                         arrival time                          -6.941    
  -------------------------------------------------------------------
                         slack                                 33.831    

Slack (MET) :             33.831ns  (required time - arrival time)
  Source:                 cameraattrset/sccb/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cameraattrset/sccb/data_temp_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.230ns  (logic 1.082ns (20.690%)  route 4.148ns (79.310%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 41.515 - 40.000 ) 
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.809     1.809    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          1.709     1.711    cameraattrset/sccb/clk_out2
    SLICE_X4Y141         FDRE                                         r  cameraattrset/sccb/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y141         FDRE (Prop_fdre_C_Q)         0.419     2.130 f  cameraattrset/sccb/count_reg[3]/Q
                         net (fo=2, routed)           0.954     3.084    cameraattrset/sccb/count_reg_n_0_[3]
    SLICE_X4Y139         LUT4 (Prop_lut4_I0_O)        0.297     3.381 f  cameraattrset/sccb/data_temp[31]_i_4/O
                         net (fo=1, routed)           0.973     4.354    cameraattrset/sccb/data_temp[31]_i_4_n_0
    SLICE_X6Y141         LUT5 (Prop_lut5_I3_O)        0.124     4.478 r  cameraattrset/sccb/data_temp[31]_i_3/O
                         net (fo=2, routed)           0.807     5.285    cameraattrset/sccb/data_temp[31]_i_3_n_0
    SLICE_X7Y142         LUT6 (Prop_lut6_I0_O)        0.124     5.409 r  cameraattrset/sccb/count[0]_i_2/O
                         net (fo=44, routed)          0.911     6.320    cameraattrset/reginit/count_reg[12]
    SLICE_X9Y150         LUT3 (Prop_lut3_I1_O)        0.118     6.438 r  cameraattrset/reginit/data_temp[30]_i_1/O
                         net (fo=10, routed)          0.503     6.941    cameraattrset/sccb/count_reg[7]_2
    SLICE_X8Y149         FDRE                                         r  cameraattrset/sccb/data_temp_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.683    41.683    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          1.512    41.515    cameraattrset/sccb/clk_out2
    SLICE_X8Y149         FDRE                                         r  cameraattrset/sccb/data_temp_reg[25]/C
                         clock pessimism              0.077    41.592    
                         clock uncertainty           -0.094    41.498    
    SLICE_X8Y149         FDRE (Setup_fdre_C_R)       -0.726    40.772    cameraattrset/sccb/data_temp_reg[25]
  -------------------------------------------------------------------
                         required time                         40.772    
                         arrival time                          -6.941    
  -------------------------------------------------------------------
                         slack                                 33.831    

Slack (MET) :             33.831ns  (required time - arrival time)
  Source:                 cameraattrset/sccb/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cameraattrset/sccb/data_temp_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.230ns  (logic 1.082ns (20.690%)  route 4.148ns (79.310%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 41.515 - 40.000 ) 
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.809     1.809    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          1.709     1.711    cameraattrset/sccb/clk_out2
    SLICE_X4Y141         FDRE                                         r  cameraattrset/sccb/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y141         FDRE (Prop_fdre_C_Q)         0.419     2.130 f  cameraattrset/sccb/count_reg[3]/Q
                         net (fo=2, routed)           0.954     3.084    cameraattrset/sccb/count_reg_n_0_[3]
    SLICE_X4Y139         LUT4 (Prop_lut4_I0_O)        0.297     3.381 f  cameraattrset/sccb/data_temp[31]_i_4/O
                         net (fo=1, routed)           0.973     4.354    cameraattrset/sccb/data_temp[31]_i_4_n_0
    SLICE_X6Y141         LUT5 (Prop_lut5_I3_O)        0.124     4.478 r  cameraattrset/sccb/data_temp[31]_i_3/O
                         net (fo=2, routed)           0.807     5.285    cameraattrset/sccb/data_temp[31]_i_3_n_0
    SLICE_X7Y142         LUT6 (Prop_lut6_I0_O)        0.124     5.409 r  cameraattrset/sccb/count[0]_i_2/O
                         net (fo=44, routed)          0.911     6.320    cameraattrset/reginit/count_reg[12]
    SLICE_X9Y150         LUT3 (Prop_lut3_I1_O)        0.118     6.438 r  cameraattrset/reginit/data_temp[30]_i_1/O
                         net (fo=10, routed)          0.503     6.941    cameraattrset/sccb/count_reg[7]_2
    SLICE_X8Y149         FDRE                                         r  cameraattrset/sccb/data_temp_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.683    41.683    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          1.512    41.515    cameraattrset/sccb/clk_out2
    SLICE_X8Y149         FDRE                                         r  cameraattrset/sccb/data_temp_reg[26]/C
                         clock pessimism              0.077    41.592    
                         clock uncertainty           -0.094    41.498    
    SLICE_X8Y149         FDRE (Setup_fdre_C_R)       -0.726    40.772    cameraattrset/sccb/data_temp_reg[26]
  -------------------------------------------------------------------
                         required time                         40.772    
                         arrival time                          -6.941    
  -------------------------------------------------------------------
                         slack                                 33.831    

Slack (MET) :             33.831ns  (required time - arrival time)
  Source:                 cameraattrset/sccb/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cameraattrset/sccb/data_temp_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.230ns  (logic 1.082ns (20.690%)  route 4.148ns (79.310%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 41.515 - 40.000 ) 
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.809     1.809    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          1.709     1.711    cameraattrset/sccb/clk_out2
    SLICE_X4Y141         FDRE                                         r  cameraattrset/sccb/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y141         FDRE (Prop_fdre_C_Q)         0.419     2.130 f  cameraattrset/sccb/count_reg[3]/Q
                         net (fo=2, routed)           0.954     3.084    cameraattrset/sccb/count_reg_n_0_[3]
    SLICE_X4Y139         LUT4 (Prop_lut4_I0_O)        0.297     3.381 f  cameraattrset/sccb/data_temp[31]_i_4/O
                         net (fo=1, routed)           0.973     4.354    cameraattrset/sccb/data_temp[31]_i_4_n_0
    SLICE_X6Y141         LUT5 (Prop_lut5_I3_O)        0.124     4.478 r  cameraattrset/sccb/data_temp[31]_i_3/O
                         net (fo=2, routed)           0.807     5.285    cameraattrset/sccb/data_temp[31]_i_3_n_0
    SLICE_X7Y142         LUT6 (Prop_lut6_I0_O)        0.124     5.409 r  cameraattrset/sccb/count[0]_i_2/O
                         net (fo=44, routed)          0.911     6.320    cameraattrset/reginit/count_reg[12]
    SLICE_X9Y150         LUT3 (Prop_lut3_I1_O)        0.118     6.438 r  cameraattrset/reginit/data_temp[30]_i_1/O
                         net (fo=10, routed)          0.503     6.941    cameraattrset/sccb/count_reg[7]_2
    SLICE_X8Y149         FDRE                                         r  cameraattrset/sccb/data_temp_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.683    41.683    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          1.512    41.515    cameraattrset/sccb/clk_out2
    SLICE_X8Y149         FDRE                                         r  cameraattrset/sccb/data_temp_reg[29]/C
                         clock pessimism              0.077    41.592    
                         clock uncertainty           -0.094    41.498    
    SLICE_X8Y149         FDRE (Setup_fdre_C_R)       -0.726    40.772    cameraattrset/sccb/data_temp_reg[29]
  -------------------------------------------------------------------
                         required time                         40.772    
                         arrival time                          -6.941    
  -------------------------------------------------------------------
                         slack                                 33.831    

Slack (MET) :             33.831ns  (required time - arrival time)
  Source:                 cameraattrset/sccb/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cameraattrset/sccb/data_temp_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.230ns  (logic 1.082ns (20.690%)  route 4.148ns (79.310%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 41.515 - 40.000 ) 
    Source Clock Delay      (SCD):    1.711ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.809     1.809    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          1.709     1.711    cameraattrset/sccb/clk_out2
    SLICE_X4Y141         FDRE                                         r  cameraattrset/sccb/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y141         FDRE (Prop_fdre_C_Q)         0.419     2.130 f  cameraattrset/sccb/count_reg[3]/Q
                         net (fo=2, routed)           0.954     3.084    cameraattrset/sccb/count_reg_n_0_[3]
    SLICE_X4Y139         LUT4 (Prop_lut4_I0_O)        0.297     3.381 f  cameraattrset/sccb/data_temp[31]_i_4/O
                         net (fo=1, routed)           0.973     4.354    cameraattrset/sccb/data_temp[31]_i_4_n_0
    SLICE_X6Y141         LUT5 (Prop_lut5_I3_O)        0.124     4.478 r  cameraattrset/sccb/data_temp[31]_i_3/O
                         net (fo=2, routed)           0.807     5.285    cameraattrset/sccb/data_temp[31]_i_3_n_0
    SLICE_X7Y142         LUT6 (Prop_lut6_I0_O)        0.124     5.409 r  cameraattrset/sccb/count[0]_i_2/O
                         net (fo=44, routed)          0.911     6.320    cameraattrset/reginit/count_reg[12]
    SLICE_X9Y150         LUT3 (Prop_lut3_I1_O)        0.118     6.438 r  cameraattrset/reginit/data_temp[30]_i_1/O
                         net (fo=10, routed)          0.503     6.941    cameraattrset/sccb/count_reg[7]_2
    SLICE_X8Y149         FDRE                                         r  cameraattrset/sccb/data_temp_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         1.683    41.683    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    37.989 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    39.912    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    40.003 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          1.512    41.515    cameraattrset/sccb/clk_out2
    SLICE_X8Y149         FDRE                                         r  cameraattrset/sccb/data_temp_reg[30]/C
                         clock pessimism              0.077    41.592    
                         clock uncertainty           -0.094    41.498    
    SLICE_X8Y149         FDRE (Setup_fdre_C_R)       -0.726    40.772    cameraattrset/sccb/data_temp_reg[30]
  -------------------------------------------------------------------
                         required time                         40.772    
                         arrival time                          -6.941    
  -------------------------------------------------------------------
                         slack                                 33.831    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 cameraattrset/reginit/count_reg_rep[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cameraattrset/reginit/data_out_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.141ns (40.829%)  route 0.204ns (59.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.973ns
    Source Clock Delay      (SCD):    0.656ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.624     0.624    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          0.654     0.656    cameraattrset/reginit/clk_out2
    SLICE_X9Y151         FDRE                                         r  cameraattrset/reginit/count_reg_rep[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y151         FDRE (Prop_fdre_C_Q)         0.141     0.797 r  cameraattrset/reginit/count_reg_rep[0]/Q
                         net (fo=1, routed)           0.204     1.001    cameraattrset/reginit/count[0]
    RAMB18_X0Y60         RAMB18E1                                     r  cameraattrset/reginit/data_out_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.898     0.898    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          0.971     0.973    cameraattrset/reginit/clk_out2
    RAMB18_X0Y60         RAMB18E1                                     r  cameraattrset/reginit/data_out_reg/CLKARDCLK
                         clock pessimism             -0.259     0.714    
    RAMB18_X0Y60         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.897    cameraattrset/reginit/data_out_reg
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           1.001    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 cameraattrset/reginit/count_reg_rep[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cameraattrset/reginit/data_out_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.164ns (43.903%)  route 0.210ns (56.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.973ns
    Source Clock Delay      (SCD):    0.656ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.624     0.624    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          0.654     0.656    cameraattrset/reginit/clk_out2
    SLICE_X8Y151         FDRE                                         r  cameraattrset/reginit/count_reg_rep[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y151         FDRE (Prop_fdre_C_Q)         0.164     0.820 r  cameraattrset/reginit/count_reg_rep[3]/Q
                         net (fo=1, routed)           0.210     1.030    cameraattrset/reginit/count[3]
    RAMB18_X0Y60         RAMB18E1                                     r  cameraattrset/reginit/data_out_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.898     0.898    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          0.971     0.973    cameraattrset/reginit/clk_out2
    RAMB18_X0Y60         RAMB18E1                                     r  cameraattrset/reginit/data_out_reg/CLKARDCLK
                         clock pessimism             -0.259     0.714    
    RAMB18_X0Y60         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.897    cameraattrset/reginit/data_out_reg
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           1.030    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 cameraattrset/sccb/data_temp_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cameraattrset/sccb/data_temp_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.931ns
    Source Clock Delay      (SCD):    0.656ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.624     0.624    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          0.654     0.656    cameraattrset/sccb/clk_out2
    SLICE_X9Y150         FDSE                                         r  cameraattrset/sccb/data_temp_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y150         FDSE (Prop_fdse_C_Q)         0.141     0.797 r  cameraattrset/sccb/data_temp_reg[11]/Q
                         net (fo=1, routed)           0.087     0.884    cameraattrset/sccb/data_temp_reg_n_0_[11]
    SLICE_X8Y150         LUT2 (Prop_lut2_I1_O)        0.045     0.929 r  cameraattrset/sccb/data_temp[12]_i_1/O
                         net (fo=1, routed)           0.000     0.929    cameraattrset/sccb/data_temp[12]_i_1_n_0
    SLICE_X8Y150         FDRE                                         r  cameraattrset/sccb/data_temp_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.898     0.898    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          0.929     0.931    cameraattrset/sccb/clk_out2
    SLICE_X8Y150         FDRE                                         r  cameraattrset/sccb/data_temp_reg[12]/C
                         clock pessimism             -0.262     0.669    
    SLICE_X8Y150         FDRE (Hold_fdre_C_D)         0.120     0.789    cameraattrset/sccb/data_temp_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.789    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 cameraattrset/reginit/count_reg_rep[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cameraattrset/reginit/data_out_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.128ns (37.885%)  route 0.210ns (62.115%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.973ns
    Source Clock Delay      (SCD):    0.656ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.624     0.624    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          0.654     0.656    cameraattrset/reginit/clk_out2
    SLICE_X9Y151         FDRE                                         r  cameraattrset/reginit/count_reg_rep[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y151         FDRE (Prop_fdre_C_Q)         0.128     0.784 r  cameraattrset/reginit/count_reg_rep[1]/Q
                         net (fo=1, routed)           0.210     0.994    cameraattrset/reginit/count[1]
    RAMB18_X0Y60         RAMB18E1                                     r  cameraattrset/reginit/data_out_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.898     0.898    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          0.971     0.973    cameraattrset/reginit/clk_out2
    RAMB18_X0Y60         RAMB18E1                                     r  cameraattrset/reginit/data_out_reg/CLKARDCLK
                         clock pessimism             -0.259     0.714    
    RAMB18_X0Y60         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.130     0.844    cameraattrset/reginit/data_out_reg
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           0.994    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 cameraattrset/reginit/count_reg_rep[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cameraattrset/reginit/data_out_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.128ns (37.625%)  route 0.212ns (62.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.973ns
    Source Clock Delay      (SCD):    0.656ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.624     0.624    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          0.654     0.656    cameraattrset/reginit/clk_out2
    SLICE_X9Y151         FDRE                                         r  cameraattrset/reginit/count_reg_rep[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y151         FDRE (Prop_fdre_C_Q)         0.128     0.784 r  cameraattrset/reginit/count_reg_rep[5]/Q
                         net (fo=1, routed)           0.212     0.996    cameraattrset/reginit/count[5]
    RAMB18_X0Y60         RAMB18E1                                     r  cameraattrset/reginit/data_out_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.898     0.898    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          0.971     0.973    cameraattrset/reginit/clk_out2
    RAMB18_X0Y60         RAMB18E1                                     r  cameraattrset/reginit/data_out_reg/CLKARDCLK
                         clock pessimism             -0.259     0.714    
    RAMB18_X0Y60         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.130     0.844    cameraattrset/reginit/data_out_reg
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           0.996    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 cameraattrset/reginit/count_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cameraattrset/reginit/data_out_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.148ns (41.200%)  route 0.211ns (58.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.973ns
    Source Clock Delay      (SCD):    0.656ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.624     0.624    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          0.654     0.656    cameraattrset/reginit/clk_out2
    SLICE_X8Y151         FDRE                                         r  cameraattrset/reginit/count_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y151         FDRE (Prop_fdre_C_Q)         0.148     0.804 r  cameraattrset/reginit/count_reg_rep[2]/Q
                         net (fo=1, routed)           0.211     1.015    cameraattrset/reginit/count[2]
    RAMB18_X0Y60         RAMB18E1                                     r  cameraattrset/reginit/data_out_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.898     0.898    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          0.971     0.973    cameraattrset/reginit/clk_out2
    RAMB18_X0Y60         RAMB18E1                                     r  cameraattrset/reginit/data_out_reg/CLKARDCLK
                         clock pessimism             -0.259     0.714    
    RAMB18_X0Y60         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.130     0.844    cameraattrset/reginit/data_out_reg
  -------------------------------------------------------------------
                         required time                         -0.844    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 cameraattrset/sccb/data_temp_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cameraattrset/sccb/data_temp_reg[13]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.550%)  route 0.083ns (28.450%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.931ns
    Source Clock Delay      (SCD):    0.656ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.624     0.624    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          0.654     0.656    cameraattrset/sccb/clk_out2
    SLICE_X8Y150         FDRE                                         r  cameraattrset/sccb/data_temp_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y150         FDRE (Prop_fdre_C_Q)         0.164     0.820 r  cameraattrset/sccb/data_temp_reg[12]/Q
                         net (fo=1, routed)           0.083     0.903    cameraattrset/reginit/data_temp_reg[12]
    SLICE_X9Y150         LUT4 (Prop_lut4_I3_O)        0.045     0.948 r  cameraattrset/reginit/data_temp[13]_i_1/O
                         net (fo=1, routed)           0.000     0.948    cameraattrset/sccb/data_out_reg_6
    SLICE_X9Y150         FDSE                                         r  cameraattrset/sccb/data_temp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.898     0.898    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          0.929     0.931    cameraattrset/sccb/clk_out2
    SLICE_X9Y150         FDSE                                         r  cameraattrset/sccb/data_temp_reg[13]/C
                         clock pessimism             -0.262     0.669    
    SLICE_X9Y150         FDSE (Hold_fdse_C_D)         0.092     0.761    cameraattrset/sccb/data_temp_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.761    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 cameraattrset/reginit/count_reg_rep[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cameraattrset/reginit/data_out_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.034%)  route 0.299ns (67.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.973ns
    Source Clock Delay      (SCD):    0.684ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.624     0.624    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          0.682     0.684    cameraattrset/reginit/clk_out2
    SLICE_X7Y151         FDRE                                         r  cameraattrset/reginit/count_reg_rep[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y151         FDRE (Prop_fdre_C_Q)         0.141     0.825 r  cameraattrset/reginit/count_reg_rep[4]/Q
                         net (fo=1, routed)           0.299     1.124    cameraattrset/reginit/count[4]
    RAMB18_X0Y60         RAMB18E1                                     r  cameraattrset/reginit/data_out_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.898     0.898    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          0.971     0.973    cameraattrset/reginit/clk_out2
    RAMB18_X0Y60         RAMB18E1                                     r  cameraattrset/reginit/data_out_reg/CLKARDCLK
                         clock pessimism             -0.238     0.735    
    RAMB18_X0Y60         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.918    cameraattrset/reginit/data_out_reg
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           1.124    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 cameraattrset/reginit/count_reg_rep[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cameraattrset/reginit/data_out_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.962%)  route 0.300ns (68.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.973ns
    Source Clock Delay      (SCD):    0.684ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.624     0.624    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          0.682     0.684    cameraattrset/reginit/clk_out2
    SLICE_X7Y151         FDRE                                         r  cameraattrset/reginit/count_reg_rep[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y151         FDRE (Prop_fdre_C_Q)         0.141     0.825 r  cameraattrset/reginit/count_reg_rep[7]/Q
                         net (fo=1, routed)           0.300     1.125    cameraattrset/reginit/count[7]
    RAMB18_X0Y60         RAMB18E1                                     r  cameraattrset/reginit/data_out_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.898     0.898    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          0.971     0.973    cameraattrset/reginit/clk_out2
    RAMB18_X0Y60         RAMB18E1                                     r  cameraattrset/reginit/data_out_reg/CLKARDCLK
                         clock pessimism             -0.238     0.735    
    RAMB18_X0Y60         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     0.918    cameraattrset/reginit/data_out_reg
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           1.125    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 cameraattrset/reginit/count_reg_rep[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            cameraattrset/reginit/data_out_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.696%)  route 0.304ns (68.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.973ns
    Source Clock Delay      (SCD):    0.684ns
    Clock Pessimism Removal (CPR):    0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.624     0.624    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          0.682     0.684    cameraattrset/reginit/clk_out2
    SLICE_X7Y150         FDRE                                         r  cameraattrset/reginit/count_reg_rep[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y150         FDRE (Prop_fdre_C_Q)         0.141     0.825 r  cameraattrset/reginit/count_reg_rep[6]/Q
                         net (fo=1, routed)           0.304     1.129    cameraattrset/reginit/count[6]
    RAMB18_X0Y60         RAMB18E1                                     r  cameraattrset/reginit/data_out_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=258, routed)         0.898     0.898    div/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  div/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    div/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  div/inst/clkout2_buf/O
                         net (fo=78, routed)          0.971     0.973    cameraattrset/reginit/clk_out2
    RAMB18_X0Y60         RAMB18E1                                     r  cameraattrset/reginit/data_out_reg/CLKARDCLK
                         clock pessimism             -0.238     0.735    
    RAMB18_X0Y60         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.918    cameraattrset/reginit/data_out_reg
  -------------------------------------------------------------------
                         required time                         -0.918    
                         arrival time                           1.129    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { div/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y60     cameraattrset/reginit/data_out_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    div/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  div/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X6Y151     cameraattrset/reginit/cameraattrset/reginit/data_out_reg_cooolgate_en_gate_237_cooolDelFlop/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X6Y151     cameraattrset/reginit/cameraattrset/reginit/data_out_reg_cooolgate_en_gate_238_cooolDelFlop/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X6Y151     cameraattrset/reginit/cameraattrset/reginit/data_out_reg_cooolgate_en_gate_239_cooolDelFlop/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X9Y151     cameraattrset/reginit/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y151     cameraattrset/reginit/count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X9Y151     cameraattrset/reginit/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y151     cameraattrset/reginit/count_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  div/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y149     cameraattrset/sccb/data_temp_reg[27]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y149     cameraattrset/sccb/data_temp_reg[28]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y149     cameraattrset/sccb/data_temp_reg[31]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y151     cameraattrset/reginit/cameraattrset/reginit/data_out_reg_cooolgate_en_gate_237_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y151     cameraattrset/reginit/cameraattrset/reginit/data_out_reg_cooolgate_en_gate_238_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y151     cameraattrset/reginit/cameraattrset/reginit/data_out_reg_cooolgate_en_gate_239_cooolDelFlop/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y151     cameraattrset/reginit/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y151     cameraattrset/reginit/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y151     cameraattrset/reginit/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y151     cameraattrset/reginit/count_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y151     cameraattrset/reginit/cameraattrset/reginit/data_out_reg_cooolgate_en_gate_237_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y151     cameraattrset/reginit/cameraattrset/reginit/data_out_reg_cooolgate_en_gate_238_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y151     cameraattrset/reginit/cameraattrset/reginit/data_out_reg_cooolgate_en_gate_239_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y151     cameraattrset/reginit/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y151     cameraattrset/reginit/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y151     cameraattrset/reginit/count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y151     cameraattrset/reginit/count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y151     cameraattrset/reginit/count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y151     cameraattrset/reginit/count_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X9Y151     cameraattrset/reginit/count_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { div/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    div/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  div/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  div/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  div/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  div/inst/mmcm_adv_inst/CLKFBOUT



