

================================================================
== Vitis HLS Report for 'zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config41_Pipeline_PadMain'
================================================================
* Date:           Tue Jun 13 19:54:35 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        AlexNet_Cifar10_Keras_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.703 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       82|       82|  0.410 us|  0.410 us|   82|   82|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- PadMain  |       80|       80|        11|         10|          1|     8|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      33|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     145|    -|
|Register         |        -|     -|     278|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     278|     178|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |i_10_fu_77_p2                      |         +|   0|  0|  12|           4|           1|
    |ap_block_pp0_stage0_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage9_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage9_iter0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln59_fu_71_p2                 |      icmp|   0|  0|   9|           4|           5|
    |ap_block_state2_pp0_stage1_iter0   |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|  33|          14|          13|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  59|         11|    1|         11|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_9         |   9|          2|    4|          8|
    |i_fu_40                      |   9|          2|    4|          8|
    |layer19_out_blk_n            |   9|          2|    1|          2|
    |layer41_out_blk_n            |   9|          2|    1|          2|
    |layer41_out_din              |  14|          3|  256|        768|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 145|         30|  271|        807|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+-----+----+-----+-----------+
    |             Name            |  FF | LUT| Bits| Const Bits|
    +-----------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                    |   10|   0|   10|          0|
    |ap_done_reg                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |    1|   0|    1|          0|
    |i_10_reg_98                  |    4|   0|    4|          0|
    |i_fu_40                      |    4|   0|    4|          0|
    |icmp_ln59_reg_94             |    1|   0|    1|          0|
    |reg_58                       |  256|   0|  256|          0|
    +-----------------------------+-----+----+-----+-----------+
    |Total                        |  278|   0|  278|          0|
    +-----------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-------------------------------------------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                                 Source Object                                 |    C Type    |
+----------------------------+-----+-----+------------+-------------------------------------------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  zeropad2d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config41>_Pipeline_PadMain|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  zeropad2d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config41>_Pipeline_PadMain|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  zeropad2d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config41>_Pipeline_PadMain|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  zeropad2d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config41>_Pipeline_PadMain|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  zeropad2d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config41>_Pipeline_PadMain|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  zeropad2d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config41>_Pipeline_PadMain|  return value|
|layer41_out_din             |  out|  256|     ap_fifo|                                                                    layer41_out|       pointer|
|layer41_out_num_data_valid  |   in|    8|     ap_fifo|                                                                    layer41_out|       pointer|
|layer41_out_fifo_cap        |   in|    8|     ap_fifo|                                                                    layer41_out|       pointer|
|layer41_out_full_n          |   in|    1|     ap_fifo|                                                                    layer41_out|       pointer|
|layer41_out_write           |  out|    1|     ap_fifo|                                                                    layer41_out|       pointer|
|layer19_out_dout            |   in|  256|     ap_fifo|                                                                    layer19_out|       pointer|
|layer19_out_num_data_valid  |   in|    7|     ap_fifo|                                                                    layer19_out|       pointer|
|layer19_out_fifo_cap        |   in|    7|     ap_fifo|                                                                    layer19_out|       pointer|
|layer19_out_empty_n         |   in|    1|     ap_fifo|                                                                    layer19_out|       pointer|
|layer19_out_read            |  out|    1|     ap_fifo|                                                                    layer19_out|       pointer|
+----------------------------+-----+-----+------------+-------------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 10, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 10, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.79>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 14 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %layer19_out, void @empty_9, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %layer41_out, void @empty_9, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %PadLeft"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_9 = load i4 %i" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 19 'load' 'i_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 20 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.72ns)   --->   "%icmp_ln59 = icmp_eq  i4 %i_9, i4 8" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 21 'icmp' 'icmp_ln59' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 22 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.79ns)   --->   "%i_10 = add i4 %i_9, i4 1" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 23 'add' 'i_10' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln59 = br i1 %icmp_ln59, void %PadLeft.split, void %for.inc50.preheader.exitStub" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 24 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 46 'ret' 'ret_ln0' <Predicate = (icmp_ln59)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.70>
ST_2 : Operation 25 [1/1] (1.70ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %layer41_out, i256 0" [/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 25 'write' 'write_ln174' <Predicate = (!icmp_ln59)> <Delay = 1.70> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.70> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 100> <FIFO>
ST_2 : Operation 26 [1/1] (1.55ns)   --->   "%layer19_out_read = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %layer19_out" [/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 26 'read' 'layer19_out_read' <Predicate = (!icmp_ln59)> <Delay = 1.55> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.55> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 64> <FIFO>
ST_2 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln59 = store i4 %i_10, i4 %i" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 27 'store' 'store_ln59' <Predicate = (!icmp_ln59)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 1.70>
ST_3 : Operation 28 [1/1] (1.70ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %layer41_out, i256 %layer19_out_read" [/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 28 'write' 'write_ln174' <Predicate = (!icmp_ln59)> <Delay = 1.70> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.70> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 100> <FIFO>
ST_3 : Operation 29 [1/1] (1.55ns)   --->   "%layer19_out_read_1 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %layer19_out" [/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 29 'read' 'layer19_out_read_1' <Predicate = (!icmp_ln59)> <Delay = 1.55> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.55> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 64> <FIFO>

State 4 <SV = 3> <Delay = 1.70>
ST_4 : Operation 30 [1/1] (1.70ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %layer41_out, i256 %layer19_out_read_1" [/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 30 'write' 'write_ln174' <Predicate = (!icmp_ln59)> <Delay = 1.70> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.70> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 100> <FIFO>
ST_4 : Operation 31 [1/1] (1.55ns)   --->   "%layer19_out_read_2 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %layer19_out" [/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 31 'read' 'layer19_out_read_2' <Predicate = (!icmp_ln59)> <Delay = 1.55> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.55> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 64> <FIFO>

State 5 <SV = 4> <Delay = 1.70>
ST_5 : Operation 32 [1/1] (1.70ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %layer41_out, i256 %layer19_out_read_2" [/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 32 'write' 'write_ln174' <Predicate = (!icmp_ln59)> <Delay = 1.70> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.70> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 100> <FIFO>
ST_5 : Operation 33 [1/1] (1.55ns)   --->   "%layer19_out_read_3 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %layer19_out" [/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 33 'read' 'layer19_out_read_3' <Predicate = (!icmp_ln59)> <Delay = 1.55> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.55> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 64> <FIFO>

State 6 <SV = 5> <Delay = 1.70>
ST_6 : Operation 34 [1/1] (1.70ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %layer41_out, i256 %layer19_out_read_3" [/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 34 'write' 'write_ln174' <Predicate = (!icmp_ln59)> <Delay = 1.70> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.70> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 100> <FIFO>
ST_6 : Operation 35 [1/1] (1.55ns)   --->   "%layer19_out_read_4 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %layer19_out" [/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 35 'read' 'layer19_out_read_4' <Predicate = (!icmp_ln59)> <Delay = 1.55> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.55> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 64> <FIFO>

State 7 <SV = 6> <Delay = 1.70>
ST_7 : Operation 36 [1/1] (1.70ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %layer41_out, i256 %layer19_out_read_4" [/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 36 'write' 'write_ln174' <Predicate = (!icmp_ln59)> <Delay = 1.70> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.70> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 100> <FIFO>
ST_7 : Operation 37 [1/1] (1.55ns)   --->   "%layer19_out_read_5 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %layer19_out" [/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 37 'read' 'layer19_out_read_5' <Predicate = (!icmp_ln59)> <Delay = 1.55> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.55> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 64> <FIFO>

State 8 <SV = 7> <Delay = 1.70>
ST_8 : Operation 38 [1/1] (1.70ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %layer41_out, i256 %layer19_out_read_5" [/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 38 'write' 'write_ln174' <Predicate = (!icmp_ln59)> <Delay = 1.70> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.70> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 100> <FIFO>
ST_8 : Operation 39 [1/1] (1.55ns)   --->   "%layer19_out_read_6 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %layer19_out" [/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 39 'read' 'layer19_out_read_6' <Predicate = (!icmp_ln59)> <Delay = 1.55> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.55> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 64> <FIFO>

State 9 <SV = 8> <Delay = 1.70>
ST_9 : Operation 40 [1/1] (1.70ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %layer41_out, i256 %layer19_out_read_6" [/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 40 'write' 'write_ln174' <Predicate = (!icmp_ln59)> <Delay = 1.70> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.70> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 100> <FIFO>
ST_9 : Operation 41 [1/1] (1.55ns)   --->   "%layer19_out_read_7 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %layer19_out" [/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 41 'read' 'layer19_out_read_7' <Predicate = (!icmp_ln59)> <Delay = 1.55> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.55> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 64> <FIFO>

State 10 <SV = 9> <Delay = 1.70>
ST_10 : Operation 42 [1/1] (1.70ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %layer41_out, i256 %layer19_out_read_7" [/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 42 'write' 'write_ln174' <Predicate = (!icmp_ln59)> <Delay = 1.70> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.70> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 100> <FIFO>

State 11 <SV = 10> <Delay = 1.70>
ST_11 : Operation 43 [1/1] (0.00ns)   --->   "%specloopname_ln59 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 43 'specloopname' 'specloopname_ln59' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 44 [1/1] (1.70ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %layer41_out, i256 0" [/data/Ao_XIE/vivado/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 44 'write' 'write_ln174' <Predicate = true> <Delay = 1.70> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.70> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 100> <FIFO>
ST_11 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln59 = br void %PadLeft" [firmware/nnet_utils/nnet_padding_stream.h:59]   --->   Operation 45 'br' 'br_ln59' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ layer41_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ layer19_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                  (alloca           ) [ 011000000000]
specinterface_ln0  (specinterface    ) [ 000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000]
store_ln0          (store            ) [ 000000000000]
br_ln0             (br               ) [ 000000000000]
i_9                (load             ) [ 000000000000]
specpipeline_ln0   (specpipeline     ) [ 000000000000]
icmp_ln59          (icmp             ) [ 011111111110]
empty              (speclooptripcount) [ 000000000000]
i_10               (add              ) [ 001000000000]
br_ln59            (br               ) [ 000000000000]
write_ln174        (write            ) [ 000000000000]
layer19_out_read   (read             ) [ 000100000000]
store_ln59         (store            ) [ 000000000000]
write_ln174        (write            ) [ 000000000000]
layer19_out_read_1 (read             ) [ 000010000000]
write_ln174        (write            ) [ 000000000000]
layer19_out_read_2 (read             ) [ 000001000000]
write_ln174        (write            ) [ 000000000000]
layer19_out_read_3 (read             ) [ 000000100000]
write_ln174        (write            ) [ 000000000000]
layer19_out_read_4 (read             ) [ 000000010000]
write_ln174        (write            ) [ 000000000000]
layer19_out_read_5 (read             ) [ 000000001000]
write_ln174        (write            ) [ 000000000000]
layer19_out_read_6 (read             ) [ 000000000100]
write_ln174        (write            ) [ 000000000000]
layer19_out_read_7 (read             ) [ 000000000010]
write_ln174        (write            ) [ 000000000000]
specloopname_ln59  (specloopname     ) [ 000000000000]
write_ln174        (write            ) [ 000000000000]
br_ln59            (br               ) [ 000000000000]
ret_ln0            (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="layer41_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer41_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer19_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer19_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="i_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="grp_write_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="0" slack="0"/>
<pin id="46" dir="0" index="1" bw="256" slack="0"/>
<pin id="47" dir="0" index="2" bw="256" slack="0"/>
<pin id="48" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 write_ln174/3 write_ln174/4 write_ln174/5 write_ln174/6 write_ln174/7 write_ln174/8 write_ln174/9 write_ln174/10 write_ln174/11 "/>
</bind>
</comp>

<comp id="52" class="1004" name="grp_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="256" slack="0"/>
<pin id="54" dir="0" index="1" bw="256" slack="0"/>
<pin id="55" dir="1" index="2" bw="256" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer19_out_read/2 layer19_out_read_1/3 layer19_out_read_2/4 layer19_out_read_3/5 layer19_out_read_4/6 layer19_out_read_5/7 layer19_out_read_6/8 layer19_out_read_7/9 "/>
</bind>
</comp>

<comp id="58" class="1005" name="reg_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="256" slack="1"/>
<pin id="60" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="layer19_out_read layer19_out_read_1 layer19_out_read_2 layer19_out_read_3 layer19_out_read_4 layer19_out_read_5 layer19_out_read_6 layer19_out_read_7 "/>
</bind>
</comp>

<comp id="63" class="1004" name="store_ln0_store_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="1" slack="0"/>
<pin id="65" dir="0" index="1" bw="4" slack="0"/>
<pin id="66" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="i_9_load_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="4" slack="0"/>
<pin id="70" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_9/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="icmp_ln59_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="4" slack="0"/>
<pin id="73" dir="0" index="1" bw="4" slack="0"/>
<pin id="74" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln59/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="i_10_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="4" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_10/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="store_ln59_store_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="4" slack="1"/>
<pin id="85" dir="0" index="1" bw="4" slack="1"/>
<pin id="86" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln59/2 "/>
</bind>
</comp>

<comp id="87" class="1005" name="i_reg_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="4" slack="0"/>
<pin id="89" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="94" class="1005" name="icmp_ln59_reg_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="1"/>
<pin id="96" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln59 "/>
</bind>
</comp>

<comp id="98" class="1005" name="i_10_reg_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="4" slack="1"/>
<pin id="100" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_10 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="4" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="49"><net_src comp="30" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="0" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="51"><net_src comp="32" pin="0"/><net_sink comp="44" pin=2"/></net>

<net id="56"><net_src comp="34" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="61"><net_src comp="52" pin="2"/><net_sink comp="58" pin=0"/></net>

<net id="62"><net_src comp="58" pin="1"/><net_sink comp="44" pin=2"/></net>

<net id="67"><net_src comp="16" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="75"><net_src comp="68" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="76"><net_src comp="22" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="81"><net_src comp="68" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="82"><net_src comp="28" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="90"><net_src comp="40" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="91"><net_src comp="87" pin="1"/><net_sink comp="63" pin=1"/></net>

<net id="92"><net_src comp="87" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="93"><net_src comp="87" pin="1"/><net_sink comp="83" pin=1"/></net>

<net id="97"><net_src comp="71" pin="2"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="77" pin="2"/><net_sink comp="98" pin=0"/></net>

<net id="102"><net_src comp="98" pin="1"/><net_sink comp="83" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer41_out | {2 3 4 5 6 7 8 9 10 11 }
	Port: layer19_out | {}
 - Input state : 
	Port: zeropad2d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config41>_Pipeline_PadMain : layer41_out | {}
	Port: zeropad2d_cl<array,array<ap_fixed<16,6,5,3,0>,16u>,config41>_Pipeline_PadMain : layer19_out | {2 3 4 5 6 7 8 9 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_9 : 1
		icmp_ln59 : 2
		i_10 : 2
		br_ln59 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------|---------|---------|
| Operation| Functional Unit |    FF   |   LUT   |
|----------|-----------------|---------|---------|
|    add   |    i_10_fu_77   |    0    |    12   |
|----------|-----------------|---------|---------|
|   icmp   | icmp_ln59_fu_71 |    0    |    9    |
|----------|-----------------|---------|---------|
|   write  | grp_write_fu_44 |    0    |    0    |
|----------|-----------------|---------|---------|
|   read   |  grp_read_fu_52 |    0    |    0    |
|----------|-----------------|---------|---------|
|   Total  |                 |    0    |    21   |
|----------|-----------------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|   i_10_reg_98  |    4   |
|    i_reg_87    |    4   |
|icmp_ln59_reg_94|    1   |
|     reg_58     |   256  |
+----------------+--------+
|      Total     |   265  |
+----------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_44 |  p2  |   2  |  256 |   512  ||    9    |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   512  ||  0.427  ||    9    |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   21   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   265  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   265  |   30   |
+-----------+--------+--------+--------+
