
---------- Begin Simulation Statistics ----------
final_tick                               160383505000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 219057                       # Simulator instruction rate (inst/s)
host_mem_usage                                 682936                       # Number of bytes of host memory used
host_op_rate                                   219487                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   456.50                       # Real time elapsed on the host
host_tick_rate                              351331667                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196363                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.160384                       # Number of seconds simulated
sim_ticks                                160383505000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.615367                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2096252                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2104346                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81379                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3728792                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                301                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1023                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              722                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4479197                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65355                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          163                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196363                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.603835                       # CPI: cycles per instruction
system.cpu.discardedOps                        190806                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42615100                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43408174                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11002229                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        27992033                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.623506                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        160383505                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531400     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693601     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950624     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196363                       # Class of committed instruction
system.cpu.tickCycles                       132391472                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       106620                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        217540                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          174                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            8                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       695004                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          337                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1390480                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            345                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 160383505000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              33703                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        78580                       # Transaction distribution
system.membus.trans_dist::CleanEvict            28028                       # Transaction distribution
system.membus.trans_dist::ReadExReq             77229                       # Transaction distribution
system.membus.trans_dist::ReadExResp            77229                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         33703                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       328472                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 328472                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     48515072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                48515072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            110932                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  110932    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              110932                       # Request fanout histogram
system.membus.respLayer1.occupancy         1929923500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1474820000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.9                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 160383505000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            378935                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       732761                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           73                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           69111                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           316542                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          316541                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           290                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       378645                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          653                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2085303                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2085956                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        92928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    345437952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              345530880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          106942                       # Total snoops (count)
system.tol2bus.snoopTraffic                  20116480                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           802419                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000658                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.026029                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 801899     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    512      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      8      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             802419                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6624512000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6256678995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2610000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 160383505000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   25                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               584515                       # number of demand (read+write) hits
system.l2.demand_hits::total                   584540                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  25                       # number of overall hits
system.l2.overall_hits::.cpu.data              584515                       # number of overall hits
system.l2.overall_hits::total                  584540                       # number of overall hits
system.l2.demand_misses::.cpu.inst                265                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             110672                       # number of demand (read+write) misses
system.l2.demand_misses::total                 110937                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               265                       # number of overall misses
system.l2.overall_misses::.cpu.data            110672                       # number of overall misses
system.l2.overall_misses::total                110937                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     31464000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  14597457000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      14628921000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     31464000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  14597457000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     14628921000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              290                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           695187                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               695477                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             290                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          695187                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              695477                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.913793                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.159197                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.159512                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.913793                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.159197                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.159512                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 118732.075472                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 131898.375379                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 131866.924471                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 118732.075472                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 131898.375379                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 131866.924471                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               78580                       # number of writebacks
system.l2.writebacks::total                     78580                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           265                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        110667                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            110932                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          265                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       110667                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           110932                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     26164000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  12383631000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  12409795000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     26164000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  12383631000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  12409795000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.913793                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.159190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.159505                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.913793                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.159190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.159505                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 98732.075472                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 111899.943072                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 111868.487001                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 98732.075472                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 111899.943072                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 111868.487001                       # average overall mshr miss latency
system.l2.replacements                         106942                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       654181                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           654181                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       654181                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       654181                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           67                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               67                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           67                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           67                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           12                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            12                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            239313                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                239313                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           77229                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               77229                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  10540763000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10540763000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        316542                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            316542                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.243977                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.243977                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 136487.109764                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 136487.109764                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        77229                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          77229                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   8996183000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   8996183000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.243977                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.243977                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 116487.109764                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 116487.109764                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             25                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 25                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          265                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              265                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     31464000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     31464000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          290                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            290                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.913793                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.913793                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 118732.075472                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 118732.075472                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          265                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          265                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     26164000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     26164000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.913793                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.913793                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 98732.075472                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 98732.075472                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        345202                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            345202                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        33443                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           33443                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   4056694000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4056694000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       378645                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        378645                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.088323                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.088323                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 121301.737284                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 121301.737284                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        33438                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        33438                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3387448000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3387448000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.088310                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.088310                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 101305.341229                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 101305.341229                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 160383505000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4036.736097                       # Cycle average of tags in use
system.l2.tags.total_refs                     1390289                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    111038                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.520840                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    102000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       8.959762                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        16.268464                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4011.507871                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002187                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003972                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.979372                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.985531                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          152                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1216                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2177                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          482                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5672262                       # Number of tag accesses
system.l2.tags.data_accesses                  5672262                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 160383505000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          67840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       28330752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           28398592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        67840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         67840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     20116480                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        20116480                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          110667                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              110932                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        78580                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              78580                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            422986                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         176643801                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             177066788                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       422986                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           422986                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      125427362                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            125427362                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      125427362                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           422986                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        176643801                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            302494150                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    314320.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1060.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    441710.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.079923978500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        17541                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        17541                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              652016                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             297074                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      110932                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      78580                       # Number of write requests accepted
system.mem_ctrls.readBursts                    443728                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   314320                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    958                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             27915                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             27752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             27295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             27888                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             31246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             28113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             26887                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             27258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             27379                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             27904                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            26179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            24414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            26988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            30010                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            27524                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            28018                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             19616                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             19568                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             19064                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             19764                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             23408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             20112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             18860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             19229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             19368                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             19992                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            18480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            16760                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            18864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            21844                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            19368                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            20000                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.92                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  15141885250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2213850000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             23443822750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     34198.08                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                52948.08                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   379717                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  261360                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.76                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                83.15                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                443728                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               314320                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   93161                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   93372                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   93545                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  100806                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   17561                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   17308                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   17135                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    9874                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  17388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  17490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  17600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  17702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  17902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  17856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  17823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  17740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  17769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  17980                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  17919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  17872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  17802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  15813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  15389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   6636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       115978                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    417.745434                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   330.742249                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   311.508699                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         4741      4.09%      4.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         6072      5.24%      9.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        72942     62.89%     72.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          973      0.84%     73.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5933      5.12%     78.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          297      0.26%     78.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3574      3.08%     81.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          236      0.20%     81.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        21210     18.29%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       115978                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        17541                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.241548                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.803966                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    111.584710                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         17518     99.87%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           11      0.06%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            2      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071            2      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607            4      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         17541                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        17541                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.917850                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.794752                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.150636                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             8726     49.75%     49.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              105      0.60%     50.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1714      9.77%     60.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              210      1.20%     61.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             6119     34.88%     96.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              114      0.65%     96.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               41      0.23%     97.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               31      0.18%     97.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              419      2.39%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               28      0.16%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               23      0.13%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                9      0.05%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         17541                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               28337280                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   61312                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                20115008                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                28398592                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             20116480                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       176.68                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       125.42                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    177.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    125.43                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.36                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.38                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.98                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  160383464000                       # Total gap between requests
system.mem_ctrls.avgGap                     846297.14                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        67840                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     28269440                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     20115008                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 422986.141872881504                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 176261517.666670262814                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 125418184.370019838214                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1060                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       442668                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       314320                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     42233000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  23401589750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 4084368503000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     39842.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     52864.88                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  12994300.40                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    84.68                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            405223560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            215358660                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1559490240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          807408720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     12660354720.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      24783710010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      40716773280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        81148319190                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        505.964246                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 105544904500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5355480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  49483120500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            422945040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            224777850                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1601887560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          833221620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     12660354720.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      25001565150                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      40533316320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        81278068260                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        506.773239                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 105067264500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5355480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  49960760500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    160383505000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 160383505000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      7019276                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7019276                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      7019276                       # number of overall hits
system.cpu.icache.overall_hits::total         7019276                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          290                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            290                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          290                       # number of overall misses
system.cpu.icache.overall_misses::total           290                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     33566000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     33566000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     33566000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     33566000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      7019566                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7019566                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      7019566                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7019566                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000041                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000041                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 115744.827586                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 115744.827586                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 115744.827586                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 115744.827586                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           73                       # number of writebacks
system.cpu.icache.writebacks::total                73                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          290                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          290                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          290                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          290                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     32986000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     32986000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     32986000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     32986000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000041                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000041                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000041                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000041                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 113744.827586                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 113744.827586                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 113744.827586                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 113744.827586                       # average overall mshr miss latency
system.cpu.icache.replacements                     73                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      7019276                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7019276                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          290                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           290                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     33566000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     33566000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      7019566                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7019566                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 115744.827586                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 115744.827586                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          290                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          290                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     32986000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     32986000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000041                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000041                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 113744.827586                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 113744.827586                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 160383505000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           193.823891                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7019566                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               290                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          24205.400000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   193.823891                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.757125                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.757125                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          217                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          217                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.847656                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          28078554                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         28078554                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 160383505000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 160383505000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 160383505000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51336808                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51336808                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51337495                       # number of overall hits
system.cpu.dcache.overall_hits::total        51337495                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       710583                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         710583                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       718317                       # number of overall misses
system.cpu.dcache.overall_misses::total        718317                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  32374066000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  32374066000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  32374066000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  32374066000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52047391                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52047391                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52055812                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52055812                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013653                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013653                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013799                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013799                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 45559.865631                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 45559.865631                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 45069.330115                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 45069.330115                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       654181                       # number of writebacks
system.cpu.dcache.writebacks::total            654181                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        17376                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        17376                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        17376                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        17376                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       693207                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       693207                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       695187                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       695187                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  29137777000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  29137777000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  29366548000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  29366548000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013319                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013319                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013355                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013355                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 42033.298856                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 42033.298856                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 42242.659889                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 42242.659889                       # average overall mshr miss latency
system.cpu.dcache.replacements                 694930                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40718328                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40718328                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       378977                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        378977                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  13480282000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  13480282000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41097305                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41097305                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009221                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009221                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 35570.184998                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 35570.184998                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2312                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2312                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       376665                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       376665                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  12576932000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12576932000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009165                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009165                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 33390.232700                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 33390.232700                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10618480                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10618480                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       331606                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       331606                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  18893784000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  18893784000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950086                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950086                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.030283                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.030283                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 56976.604766                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56976.604766                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        15064                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        15064                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       316542                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       316542                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  16560845000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  16560845000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.028908                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.028908                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 52318.002034                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 52318.002034                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          687                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           687                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7734                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7734                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.918418                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.918418                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         1980                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1980                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    228771000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    228771000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.235126                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.235126                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 115540.909091                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 115540.909091                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 160383505000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           253.593429                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52032757                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            695186                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             74.847245                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            255000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   253.593429                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.990599                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.990599                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          117                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          129                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         208918738                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        208918738                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 160383505000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 160383505000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
