|FPGA_EXP2
d1 => Mux0.IN4
d1 => Mux1.IN4
d1 => Mux2.IN4
d1 => q[6].DATAIN
d0 => Mux0.IN5
d0 => Mux1.IN5
d0 => Mux2.IN5
d0 => q[3].DATAIN
p <= <VCC>
q[0] <= <GND>
q[1] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= d0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= <GND>
q[6] <= d1.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= <GND>


