Analysis & Synthesis report for IITB_Proc
Sun May 23 11:12:56 2021
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |IITB_Proc|state
  9. User-Specified and Inferred Latches
 10. Logic Cells Representing Combinational Loops
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Port Connectivity Checks: "alu:AluInst|muxQ41:MuxInst"
 15. Port Connectivity Checks: "alu:AluInst|SixteenbitFullAdd:AdderInst"
 16. Post-Synthesis Netlist Statistics for Top Partition
 17. Elapsed Time Per Partition
 18. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun May 23 11:12:55 2021       ;
; Quartus Prime Version           ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                   ; IITB_Proc                                   ;
; Top-level Entity Name           ; IITB_Proc                                   ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 32956                                       ;
; Total pins                      ; 18                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; IITB_Proc          ; IITB_Proc          ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.04        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.5%      ;
;     Processor 3            ;   1.3%      ;
;     Processor 4            ;   1.2%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                              ;
+----------------------------------+-----------------+-----------------+----------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                       ; Library ;
+----------------------------------+-----------------+-----------------+----------------------------------------------------+---------+
; OnebitFullAdd.vhd                ; yes             ; User VHDL File  ; /home/raja/Desktop/IITB_Proc/OnebitFullAdd.vhd     ;         ;
; IITB_Proc.vhd                    ; yes             ; User VHDL File  ; /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd         ;         ;
; EightbitFullAdd.vhd              ; yes             ; User VHDL File  ; /home/raja/Desktop/IITB_Proc/EightbitFullAdd.vhd   ;         ;
; register_file.vhd                ; yes             ; User VHDL File  ; /home/raja/Desktop/IITB_Proc/register_file.vhd     ;         ;
; SixteenbitFullAdd.vhd            ; yes             ; User VHDL File  ; /home/raja/Desktop/IITB_Proc/SixteenbitFullAdd.vhd ;         ;
; alu.vhd                          ; yes             ; User VHDL File  ; /home/raja/Desktop/IITB_Proc/alu.vhd               ;         ;
; muxQ41.vhd                       ; yes             ; User VHDL File  ; /home/raja/Desktop/IITB_Proc/muxQ41.vhd            ;         ;
; memory_asyncread.vhd             ; yes             ; User VHDL File  ; /home/raja/Desktop/IITB_Proc/memory_asyncread.vhd  ;         ;
; testbench.vhd                    ; yes             ; User VHDL File  ; /home/raja/Desktop/IITB_Proc/testbench.vhd         ;         ;
+----------------------------------+-----------------+-----------------+----------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimate of Logic utilization (ALMs needed) ; 22538     ;
;                                             ;           ;
; Combinational ALUT usage for logic          ; 13598     ;
;     -- 7 input functions                    ; 130       ;
;     -- 6 input functions                    ; 11040     ;
;     -- 5 input functions                    ; 99        ;
;     -- 4 input functions                    ; 58        ;
;     -- <=3 input functions                  ; 2271      ;
;                                             ;           ;
; Dedicated logic registers                   ; 32956     ;
;                                             ;           ;
; I/O pins                                    ; 18        ;
;                                             ;           ;
; Total DSP Blocks                            ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 32956     ;
; Total fan-out                               ; 173621    ;
; Average fan-out                             ; 3.73      ;
+---------------------------------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                         ;
+----------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node             ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                    ; Entity Name       ; Library Name ;
+----------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------+-------------------+--------------+
; |IITB_Proc                             ; 13598 (404)         ; 32956 (60)                ; 0                 ; 0          ; 18   ; 0            ; |IITB_Proc                                                                                             ; IITB_Proc         ; work         ;
;    |alu:AluInst|                       ; 58 (4)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |IITB_Proc|alu:AluInst                                                                                 ; alu               ; work         ;
;       |SixteenbitFullAdd:AdderInst|    ; 25 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |IITB_Proc|alu:AluInst|SixteenbitFullAdd:AdderInst                                                     ; SixteenbitFullAdd ; work         ;
;          |EightbitFullAdd:AdderInst1|  ; 11 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |IITB_Proc|alu:AluInst|SixteenbitFullAdd:AdderInst|EightbitFullAdd:AdderInst1                          ; EightbitFullAdd   ; work         ;
;             |OnebitFullAdd:AdderInst2| ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |IITB_Proc|alu:AluInst|SixteenbitFullAdd:AdderInst|EightbitFullAdd:AdderInst1|OnebitFullAdd:AdderInst2 ; OnebitFullAdd     ; work         ;
;             |OnebitFullAdd:AdderInst3| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |IITB_Proc|alu:AluInst|SixteenbitFullAdd:AdderInst|EightbitFullAdd:AdderInst1|OnebitFullAdd:AdderInst3 ; OnebitFullAdd     ; work         ;
;             |OnebitFullAdd:AdderInst4| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |IITB_Proc|alu:AluInst|SixteenbitFullAdd:AdderInst|EightbitFullAdd:AdderInst1|OnebitFullAdd:AdderInst4 ; OnebitFullAdd     ; work         ;
;             |OnebitFullAdd:AdderInst5| ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |IITB_Proc|alu:AluInst|SixteenbitFullAdd:AdderInst|EightbitFullAdd:AdderInst1|OnebitFullAdd:AdderInst5 ; OnebitFullAdd     ; work         ;
;             |OnebitFullAdd:AdderInst7| ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |IITB_Proc|alu:AluInst|SixteenbitFullAdd:AdderInst|EightbitFullAdd:AdderInst1|OnebitFullAdd:AdderInst7 ; OnebitFullAdd     ; work         ;
;          |EightbitFullAdd:AdderInst2|  ; 14 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |IITB_Proc|alu:AluInst|SixteenbitFullAdd:AdderInst|EightbitFullAdd:AdderInst2                          ; EightbitFullAdd   ; work         ;
;             |OnebitFullAdd:AdderInst0| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |IITB_Proc|alu:AluInst|SixteenbitFullAdd:AdderInst|EightbitFullAdd:AdderInst2|OnebitFullAdd:AdderInst0 ; OnebitFullAdd     ; work         ;
;             |OnebitFullAdd:AdderInst1| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |IITB_Proc|alu:AluInst|SixteenbitFullAdd:AdderInst|EightbitFullAdd:AdderInst2|OnebitFullAdd:AdderInst1 ; OnebitFullAdd     ; work         ;
;             |OnebitFullAdd:AdderInst2| ; 5 (5)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |IITB_Proc|alu:AluInst|SixteenbitFullAdd:AdderInst|EightbitFullAdd:AdderInst2|OnebitFullAdd:AdderInst2 ; OnebitFullAdd     ; work         ;
;             |OnebitFullAdd:AdderInst4| ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |IITB_Proc|alu:AluInst|SixteenbitFullAdd:AdderInst|EightbitFullAdd:AdderInst2|OnebitFullAdd:AdderInst4 ; OnebitFullAdd     ; work         ;
;             |OnebitFullAdd:AdderInst5| ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |IITB_Proc|alu:AluInst|SixteenbitFullAdd:AdderInst|EightbitFullAdd:AdderInst2|OnebitFullAdd:AdderInst5 ; OnebitFullAdd     ; work         ;
;             |OnebitFullAdd:AdderInst6| ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |IITB_Proc|alu:AluInst|SixteenbitFullAdd:AdderInst|EightbitFullAdd:AdderInst2|OnebitFullAdd:AdderInst6 ; OnebitFullAdd     ; work         ;
;             |OnebitFullAdd:AdderInst7| ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |IITB_Proc|alu:AluInst|SixteenbitFullAdd:AdderInst|EightbitFullAdd:AdderInst2|OnebitFullAdd:AdderInst7 ; OnebitFullAdd     ; work         ;
;       |muxQ41:MuxInst|                 ; 29 (29)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |IITB_Proc|alu:AluInst|muxQ41:MuxInst                                                                  ; muxQ41            ; work         ;
;    |memory_asyncread:MemInst|          ; 13052 (13052)       ; 32768 (32768)             ; 0                 ; 0          ; 0    ; 0            ; |IITB_Proc|memory_asyncread:MemInst                                                                    ; memory_asyncread  ; work         ;
;    |register_file:RegInst|             ; 84 (84)             ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |IITB_Proc|register_file:RegInst                                                                       ; register_file     ; work         ;
+----------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |IITB_Proc|state                                                                                                                                                                                                                                                                                                                ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+
; Name      ; state.S27 ; state.S26 ; state.S25 ; state.S24 ; state.S23 ; state.S22 ; state.S21 ; state.S20 ; state.S19 ; state.S18 ; state.S17 ; state.S16 ; state.S15 ; state.S14 ; state.S13 ; state.S12 ; state.S11 ; state.S10 ; state.S9 ; state.S8 ; state.S7 ; state.S6 ; state.S5 ; state.S4 ; state.S3 ; state.S2 ; state.S1 ; state.S0 ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+
; state.S0  ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ;
; state.S1  ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 1        ;
; state.S2  ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 1        ;
; state.S3  ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 1        ;
; state.S4  ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 1        ;
; state.S5  ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.S6  ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.S7  ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.S8  ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.S9  ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.S10 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.S11 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.S12 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.S13 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.S14 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.S15 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.S16 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.S17 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.S18 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.S19 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.S20 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.S21 ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.S22 ; 0         ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.S23 ; 0         ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.S24 ; 0         ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.S25 ; 0         ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.S26 ; 0         ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
; state.S27 ; 1         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0         ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 0        ; 1        ;
+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+-----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+----------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; alu_b[0]                                            ; WideOr31            ; yes                    ;
; alu_a[0]                                            ; WideOr31            ; yes                    ;
; alu_con[1]                                          ; WideOr31            ; yes                    ;
; alu_con[0]                                          ; WideOr31            ; yes                    ;
; alu_b[1]                                            ; WideOr31            ; yes                    ;
; alu_a[1]                                            ; WideOr31            ; yes                    ;
; alu_b[2]                                            ; WideOr31            ; yes                    ;
; alu_a[2]                                            ; WideOr31            ; yes                    ;
; alu_b[3]                                            ; WideOr31            ; yes                    ;
; alu_a[3]                                            ; WideOr31            ; yes                    ;
; alu_b[4]                                            ; WideOr31            ; yes                    ;
; alu_a[4]                                            ; WideOr31            ; yes                    ;
; alu_b[5]                                            ; WideOr31            ; yes                    ;
; alu_a[5]                                            ; WideOr31            ; yes                    ;
; alu_b[6]                                            ; WideOr31            ; yes                    ;
; alu_a[6]                                            ; WideOr31            ; yes                    ;
; alu_b[7]                                            ; WideOr31            ; yes                    ;
; alu_a[7]                                            ; WideOr31            ; yes                    ;
; alu_b[8]                                            ; WideOr31            ; yes                    ;
; alu_a[8]                                            ; WideOr31            ; yes                    ;
; alu_b[9]                                            ; WideOr31            ; yes                    ;
; alu_a[9]                                            ; WideOr31            ; yes                    ;
; alu_b[10]                                           ; WideOr31            ; yes                    ;
; alu_a[10]                                           ; WideOr31            ; yes                    ;
; alu_b[11]                                           ; WideOr31            ; yes                    ;
; alu_a[11]                                           ; WideOr31            ; yes                    ;
; alu_b[12]                                           ; WideOr31            ; yes                    ;
; alu_a[12]                                           ; WideOr31            ; yes                    ;
; alu_b[13]                                           ; WideOr31            ; yes                    ;
; alu_a[13]                                           ; WideOr31            ; yes                    ;
; alu_b[14]                                           ; WideOr31            ; yes                    ;
; alu_a[14]                                           ; WideOr31            ; yes                    ;
; alu_b[15]                                           ; WideOr31            ; yes                    ;
; alu_a[15]                                           ; WideOr31            ; yes                    ;
; rf_a2[0]                                            ; WideOr22            ; yes                    ;
; rf_a2[1]                                            ; WideOr22            ; yes                    ;
; rf_a2[2]                                            ; WideOr22            ; yes                    ;
; mem_add[9]                                          ; WideOr1             ; yes                    ;
; mem_add[10]                                         ; WideOr1             ; yes                    ;
; rf_a1[0]                                            ; WideOr24            ; yes                    ;
; rf_a1[1]                                            ; WideOr24            ; yes                    ;
; rf_a1[2]                                            ; WideOr24            ; yes                    ;
; rf_d3[0]                                            ; WideOr35            ; yes                    ;
; rf_a3[0]                                            ; WideOr35            ; yes                    ;
; rf_a3[1]                                            ; WideOr35            ; yes                    ;
; rf_a3[2]                                            ; WideOr35            ; yes                    ;
; rf_w                                                ; WideOr19            ; yes                    ;
; mem_add[0]                                          ; WideOr1             ; yes                    ;
; mem_add[1]                                          ; WideOr1             ; yes                    ;
; mem_add[4]                                          ; WideOr1             ; yes                    ;
; mem_add[5]                                          ; WideOr1             ; yes                    ;
; mem_add[2]                                          ; WideOr1             ; yes                    ;
; mem_add[3]                                          ; WideOr1             ; yes                    ;
; mem_add[8]                                          ; WideOr1             ; yes                    ;
; mem_add[7]                                          ; WideOr1             ; yes                    ;
; rf_d3[1]                                            ; WideOr35            ; yes                    ;
; rf_d3[2]                                            ; WideOr35            ; yes                    ;
; rf_d3[3]                                            ; WideOr35            ; yes                    ;
; rf_d3[4]                                            ; WideOr35            ; yes                    ;
; rf_d3[5]                                            ; WideOr35            ; yes                    ;
; rf_d3[6]                                            ; WideOr35            ; yes                    ;
; rf_d3[7]                                            ; WideOr35            ; yes                    ;
; rf_d3[8]                                            ; WideOr35            ; yes                    ;
; rf_d3[9]                                            ; WideOr35            ; yes                    ;
; rf_d3[10]                                           ; WideOr35            ; yes                    ;
; rf_d3[11]                                           ; WideOr35            ; yes                    ;
; rf_d3[12]                                           ; WideOr35            ; yes                    ;
; rf_d3[13]                                           ; WideOr35            ; yes                    ;
; rf_d3[14]                                           ; WideOr35            ; yes                    ;
; rf_d3[15]                                           ; WideOr35            ; yes                    ;
; mem_datain[0]                                       ; WideOr39            ; yes                    ;
; mem_w                                               ; WideOr1             ; yes                    ;
; mem_add[6]                                          ; WideOr1             ; yes                    ;
; mem_datain[1]                                       ; WideOr39            ; yes                    ;
; mem_datain[12]                                      ; WideOr39            ; yes                    ;
; mem_datain[14]                                      ; WideOr39            ; yes                    ;
; mem_datain[15]                                      ; WideOr39            ; yes                    ;
; mem_datain[13]                                      ; WideOr39            ; yes                    ;
; mem_datain[2]                                       ; WideOr39            ; yes                    ;
; mem_datain[3]                                       ; WideOr39            ; yes                    ;
; mem_datain[4]                                       ; WideOr39            ; yes                    ;
; mem_datain[5]                                       ; WideOr39            ; yes                    ;
; mem_datain[6]                                       ; WideOr39            ; yes                    ;
; mem_datain[7]                                       ; WideOr39            ; yes                    ;
; mem_datain[8]                                       ; WideOr39            ; yes                    ;
; mem_datain[9]                                       ; WideOr39            ; yes                    ;
; mem_datain[10]                                      ; WideOr39            ; yes                    ;
; mem_datain[11]                                      ; WideOr39            ; yes                    ;
; Number of user-specified and inferred latches = 88  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------+
; Logic Cells Representing Combinational Loops                ;
+--------------------------------------------------------+----+
; Logic Cell Name                                        ;    ;
+--------------------------------------------------------+----+
; tmp3_var[0]~0                                          ;    ;
; Selector59~0                                           ;    ;
; tmp3_var[1]~1                                          ;    ;
; Selector58~0                                           ;    ;
; tmp3_var[2]~2                                          ;    ;
; Selector57~0                                           ;    ;
; tmp3_var[3]~3                                          ;    ;
; Selector56~0                                           ;    ;
; tmp3_var[4]~4                                          ;    ;
; Selector55~0                                           ;    ;
; tmp3_var[5]~5                                          ;    ;
; Selector54~0                                           ;    ;
; tmp3_var[6]~6                                          ;    ;
; Selector53~0                                           ;    ;
; tmp3_var[7]~7                                          ;    ;
; Selector52~0                                           ;    ;
; tmp3_var[8]~8                                          ;    ;
; Selector51~0                                           ;    ;
; tmp3_var[9]~9                                          ;    ;
; Selector50~0                                           ;    ;
; tmp3_var[10]~10                                        ;    ;
; Selector49~0                                           ;    ;
; tmp3_var[11]~11                                        ;    ;
; Selector48~0                                           ;    ;
; tmp3_var[12]~12                                        ;    ;
; Selector47~0                                           ;    ;
; tmp3_var[13]~13                                        ;    ;
; Selector46~0                                           ;    ;
; tmp3_var[14]~14                                        ;    ;
; Selector45~0                                           ;    ;
; tmp3_var[15]~15                                        ;    ;
; Selector44~0                                           ;    ;
; IR_var[0]~0                                            ;    ;
; Selector43~0                                           ;    ;
; tmp5_var[0]~0                                          ;    ;
; Mux28~0                                                ;    ;
; Mux28~1                                                ;    ;
; Mux28~2                                                ;    ;
; Mux28~3                                                ;    ;
; process_0~2                                            ;    ;
; process_0~3                                            ;    ;
; IR_var[1]~1                                            ;    ;
; Selector42~0                                           ;    ;
; tmp5_var[1]~1                                          ;    ;
; IR_var[2]~2                                            ;    ;
; Selector41~0                                           ;    ;
; tmp5_var[2]~2                                          ;    ;
; IR_var[3]~3                                            ;    ;
; Selector40~0                                           ;    ;
; tmp5_var[3]~3                                          ;    ;
; IR_var[4]~4                                            ;    ;
; Selector39~0                                           ;    ;
; tmp5_var[4]~4                                          ;    ;
; IR_var[5]~5                                            ;    ;
; Selector38~0                                           ;    ;
; tmp5_var[5]~5                                          ;    ;
; IR_var[6]~6                                            ;    ;
; Selector37~0                                           ;    ;
; tmp5_var[6]~6                                          ;    ;
; IR_var[7]~7                                            ;    ;
; Selector36~0                                           ;    ;
; tmp5_var[7]~7                                          ;    ;
; IR_var[8]~8                                            ;    ;
; Selector35~0                                           ;    ;
; tmp5_var[8]~8                                          ;    ;
; Selector34~0                                           ;    ;
; tmp5_var[9]~9                                          ;    ;
; Selector33~0                                           ;    ;
; tmp5_var[10]~10                                        ;    ;
; Selector32~0                                           ;    ;
; tmp5_var[11]~11                                        ;    ;
; Selector31~0                                           ;    ;
; tmp5_var[12]~12                                        ;    ;
; Selector30~0                                           ;    ;
; tmp5_var[13]~13                                        ;    ;
; Selector29~0                                           ;    ;
; tmp5_var[14]~14                                        ;    ;
; Selector28~0                                           ;    ;
; tmp5_var[15]~15                                        ;    ;
; IR_var[9]~9                                            ;    ;
; IR_var[10]~10                                          ;    ;
; IR_var[11]~11                                          ;    ;
; Selector91~0                                           ;    ;
; Selector90~0                                           ;    ;
; Selector89~0                                           ;    ;
; Selector88~0                                           ;    ;
; Selector87~0                                           ;    ;
; Selector86~0                                           ;    ;
; Selector85~0                                           ;    ;
; Selector84~0                                           ;    ;
; Selector83~0                                           ;    ;
; Selector82~0                                           ;    ;
; Selector81~0                                           ;    ;
; Selector80~0                                           ;    ;
; Selector79~0                                           ;    ;
; Selector78~0                                           ;    ;
; Selector77~0                                           ;    ;
; Selector76~0                                           ;    ;
; Number of logic cells representing combinational loops ; 98 ;
+--------------------------------------------------------+----+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 32956 ;
; Number of registers using Synchronous Clear  ; 30    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 128   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 32921 ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; register_file:RegInst|reg_array[4][0]   ; 2       ;
; register_file:RegInst|reg_array[6][0]   ; 2       ;
; register_file:RegInst|reg_array[2][0]   ; 2       ;
; register_file:RegInst|reg_array[3][0]   ; 2       ;
; register_file:RegInst|reg_array[1][0]   ; 2       ;
; register_file:RegInst|reg_array[3][1]   ; 2       ;
; register_file:RegInst|reg_array[3][2]   ; 2       ;
; register_file:RegInst|reg_array[3][3]   ; 2       ;
; register_file:RegInst|reg_array[0][4]   ; 2       ;
; register_file:RegInst|reg_array[3][4]   ; 2       ;
; register_file:RegInst|reg_array[3][5]   ; 2       ;
; register_file:RegInst|reg_array[3][6]   ; 2       ;
; register_file:RegInst|reg_array[3][7]   ; 2       ;
; register_file:RegInst|reg_array[3][8]   ; 2       ;
; register_file:RegInst|reg_array[3][9]   ; 2       ;
; register_file:RegInst|reg_array[3][10]  ; 2       ;
; register_file:RegInst|reg_array[3][11]  ; 2       ;
; register_file:RegInst|reg_array[3][12]  ; 2       ;
; register_file:RegInst|reg_array[3][13]  ; 2       ;
; register_file:RegInst|reg_array[3][14]  ; 2       ;
; register_file:RegInst|reg_array[3][15]  ; 2       ;
; Total number of inverted registers = 21 ;         ;
+-----------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |IITB_Proc|IP[12]                          ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |IITB_Proc|alu:AluInst|muxQ41:MuxInst|Mux1 ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; No         ; |IITB_Proc|register_file:RegInst|Mux27     ;
; 8:1                ; 7 bits    ; 35 LEs        ; 35 LEs               ; 0 LEs                  ; No         ; |IITB_Proc|register_file:RegInst|Mux13     ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |IITB_Proc|Selector87                      ;
; 3:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; No         ; |IITB_Proc|Selector134                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |IITB_Proc|Selector109                     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |IITB_Proc|Selector51                      ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |IITB_Proc|Selector152                     ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |IITB_Proc|Selector122                     ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |IITB_Proc|Selector144                     ;
; 10:1               ; 9 bits    ; 54 LEs        ; 54 LEs               ; 0 LEs                  ; No         ; |IITB_Proc|Selector28                      ;
; 44:1               ; 12 bits   ; 348 LEs       ; 180 LEs              ; 168 LEs                ; No         ; |IITB_Proc|state                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "alu:AluInst|muxQ41:MuxInst" ;
+--------+-------+----------+----------------------------+
; Port   ; Type  ; Severity ; Details                    ;
+--------+-------+----------+----------------------------+
; d1[16] ; Input ; Info     ; Stuck at GND               ;
; d2[16] ; Input ; Info     ; Stuck at GND               ;
; d3     ; Input ; Info     ; Stuck at GND               ;
+--------+-------+----------+----------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "alu:AluInst|SixteenbitFullAdd:AdderInst" ;
+------+-------+----------+-------------------------------------------+
; Port ; Type  ; Severity ; Details                                   ;
+------+-------+----------+-------------------------------------------+
; cin  ; Input ; Info     ; Stuck at GND                              ;
+------+-------+----------+-------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 32956                       ;
;     ENA               ; 32768                       ;
;     ENA CLR           ; 128                         ;
;     ENA SCLR          ; 25                          ;
;     SCLR              ; 5                           ;
;     plain             ; 30                          ;
; arriav_lcell_comb     ; 13598                       ;
;     extend            ; 130                         ;
;         7 data inputs ; 130                         ;
;     normal            ; 13468                       ;
;         1 data inputs ; 33                          ;
;         2 data inputs ; 28                          ;
;         3 data inputs ; 2210                        ;
;         4 data inputs ; 58                          ;
;         5 data inputs ; 99                          ;
;         6 data inputs ; 11040                       ;
; boundary_port         ; 18                          ;
;                       ;                             ;
; Max LUT depth         ; 8.00                        ;
; Average LUT depth     ; 6.53                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:27     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Sun May 23 11:12:15 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off IITB_Proc -c IITB_Proc
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file OnebitFullAdd.vhd
    Info (12022): Found design unit 1: OnebitFullAdd-OnebitFullAdd_arc File: /home/raja/Desktop/IITB_Proc/OnebitFullAdd.vhd Line: 14
    Info (12023): Found entity 1: OnebitFullAdd File: /home/raja/Desktop/IITB_Proc/OnebitFullAdd.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file IITB_Proc.vhd
    Info (12022): Found design unit 1: IITB_Proc-main_unit_arc File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 13
    Info (12023): Found entity 1: IITB_Proc File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file EightbitFullAdd.vhd
    Info (12022): Found design unit 1: EightbitFullAdd-EightbitFullAdd_arc File: /home/raja/Desktop/IITB_Proc/EightbitFullAdd.vhd Line: 16
    Info (12023): Found entity 1: EightbitFullAdd File: /home/raja/Desktop/IITB_Proc/EightbitFullAdd.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file register_file.vhd
    Info (12022): Found design unit 1: register_file-Behavioral File: /home/raja/Desktop/IITB_Proc/register_file.vhd Line: 21
    Info (12023): Found entity 1: register_file File: /home/raja/Desktop/IITB_Proc/register_file.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file SixteenbitFullAdd.vhd
    Info (12022): Found design unit 1: SixteenbitFullAdd-SixteenbitFullAdd_arc File: /home/raja/Desktop/IITB_Proc/SixteenbitFullAdd.vhd Line: 16
    Info (12023): Found entity 1: SixteenbitFullAdd File: /home/raja/Desktop/IITB_Proc/SixteenbitFullAdd.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: alu-Behavioral File: /home/raja/Desktop/IITB_Proc/alu.vhd Line: 16
    Info (12023): Found entity 1: alu File: /home/raja/Desktop/IITB_Proc/alu.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file muxQ41.vhd
    Info (12022): Found design unit 1: muxQ41-muxQ41_arc File: /home/raja/Desktop/IITB_Proc/muxQ41.vhd Line: 16
    Info (12023): Found entity 1: muxQ41 File: /home/raja/Desktop/IITB_Proc/muxQ41.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file memory_asyncread.vhd
    Info (12022): Found design unit 1: memory_asyncread-memory_asyncread_arc File: /home/raja/Desktop/IITB_Proc/memory_asyncread.vhd Line: 13
    Info (12023): Found entity 1: memory_asyncread File: /home/raja/Desktop/IITB_Proc/memory_asyncread.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file testbench.vhd
    Info (12022): Found design unit 1: testbench-behavior File: /home/raja/Desktop/IITB_Proc/testbench.vhd Line: 7
    Info (12023): Found entity 1: testbench File: /home/raja/Desktop/IITB_Proc/testbench.vhd Line: 4
Info (12127): Elaborating entity "IITB_Proc" for the top level hierarchy
Warning (10492): VHDL Process Statement warning at IITB_Proc.vhd(71): signal "IP" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 71
Warning (10492): VHDL Process Statement warning at IITB_Proc.vhd(72): signal "tmp1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 72
Warning (10492): VHDL Process Statement warning at IITB_Proc.vhd(73): signal "tmp2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 73
Warning (10492): VHDL Process Statement warning at IITB_Proc.vhd(74): signal "tmp3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 74
Warning (10492): VHDL Process Statement warning at IITB_Proc.vhd(75): signal "tmp4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 75
Warning (10492): VHDL Process Statement warning at IITB_Proc.vhd(76): signal "tmp5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 76
Warning (10492): VHDL Process Statement warning at IITB_Proc.vhd(77): signal "zero_flag_tz" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 77
Warning (10492): VHDL Process Statement warning at IITB_Proc.vhd(78): signal "carry_flag_tc" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 78
Warning (10492): VHDL Process Statement warning at IITB_Proc.vhd(79): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 79
Warning (10492): VHDL Process Statement warning at IITB_Proc.vhd(86): signal "IP" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 86
Warning (10492): VHDL Process Statement warning at IITB_Proc.vhd(87): signal "mem_dataout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 87
Warning (10492): VHDL Process Statement warning at IITB_Proc.vhd(93): signal "carry_flag_tc" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 93
Warning (10492): VHDL Process Statement warning at IITB_Proc.vhd(95): signal "zero_flag_tz" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 95
Warning (10492): VHDL Process Statement warning at IITB_Proc.vhd(105): signal "carry_flag_tc" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 105
Warning (10492): VHDL Process Statement warning at IITB_Proc.vhd(107): signal "zero_flag_tz" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 107
Warning (10492): VHDL Process Statement warning at IITB_Proc.vhd(137): signal "rf_d1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 137
Warning (10492): VHDL Process Statement warning at IITB_Proc.vhd(138): signal "rf_d2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 138
Warning (10492): VHDL Process Statement warning at IITB_Proc.vhd(157): signal "tmp1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 157
Warning (10492): VHDL Process Statement warning at IITB_Proc.vhd(158): signal "tmp2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 158
Warning (10492): VHDL Process Statement warning at IITB_Proc.vhd(160): signal "alu_c" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 160
Warning (10492): VHDL Process Statement warning at IITB_Proc.vhd(162): signal "ALU_carry" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 162
Warning (10492): VHDL Process Statement warning at IITB_Proc.vhd(163): signal "ALU_zero" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 163
Warning (10492): VHDL Process Statement warning at IITB_Proc.vhd(176): signal "tmp3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 176
Warning (10492): VHDL Process Statement warning at IITB_Proc.vhd(183): signal "IP" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 183
Warning (10492): VHDL Process Statement warning at IITB_Proc.vhd(186): signal "alu_c" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 186
Warning (10492): VHDL Process Statement warning at IITB_Proc.vhd(194): signal "rf_d1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 194
Warning (10492): VHDL Process Statement warning at IITB_Proc.vhd(196): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 196
Warning (10492): VHDL Process Statement warning at IITB_Proc.vhd(203): signal "tmp3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 203
Warning (10492): VHDL Process Statement warning at IITB_Proc.vhd(210): signal "tmp1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 210
Warning (10492): VHDL Process Statement warning at IITB_Proc.vhd(211): signal "tmp2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 211
Warning (10492): VHDL Process Statement warning at IITB_Proc.vhd(213): signal "alu_c" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 213
Warning (10492): VHDL Process Statement warning at IITB_Proc.vhd(214): signal "ALU_zero" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 214
Warning (10492): VHDL Process Statement warning at IITB_Proc.vhd(230): signal "tmp1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 230
Warning (10492): VHDL Process Statement warning at IITB_Proc.vhd(238): signal "tmp2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 238
Warning (10492): VHDL Process Statement warning at IITB_Proc.vhd(239): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 239
Warning (10492): VHDL Process Statement warning at IITB_Proc.vhd(242): signal "alu_c" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 242
Warning (10492): VHDL Process Statement warning at IITB_Proc.vhd(243): signal "ALU_zero" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 243
Warning (10492): VHDL Process Statement warning at IITB_Proc.vhd(251): signal "tmp3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 251
Warning (10492): VHDL Process Statement warning at IITB_Proc.vhd(252): signal "mem_dataout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 252
Warning (10492): VHDL Process Statement warning at IITB_Proc.vhd(259): signal "tmp4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 259
Warning (10492): VHDL Process Statement warning at IITB_Proc.vhd(266): signal "tmp2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 266
Warning (10492): VHDL Process Statement warning at IITB_Proc.vhd(267): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 267
Warning (10492): VHDL Process Statement warning at IITB_Proc.vhd(270): signal "alu_c" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 270
Warning (10492): VHDL Process Statement warning at IITB_Proc.vhd(276): signal "tmp3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 276
Warning (10492): VHDL Process Statement warning at IITB_Proc.vhd(277): signal "tmp1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 277
Warning (10492): VHDL Process Statement warning at IITB_Proc.vhd(284): signal "rf_d1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 284
Warning (10492): VHDL Process Statement warning at IITB_Proc.vhd(291): signal "tmp1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 291
Warning (10492): VHDL Process Statement warning at IITB_Proc.vhd(292): signal "tmp2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 292
Warning (10492): VHDL Process Statement warning at IITB_Proc.vhd(294): signal "alu_c" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 294
Warning (10492): VHDL Process Statement warning at IITB_Proc.vhd(305): signal "tmp3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 305
Warning (10492): VHDL Process Statement warning at IITB_Proc.vhd(306): signal "mem_dataout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 306
Warning (10492): VHDL Process Statement warning at IITB_Proc.vhd(313): signal "tmp2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 313
Warning (10492): VHDL Process Statement warning at IITB_Proc.vhd(314): signal "tmp4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 314
Warning (10492): VHDL Process Statement warning at IITB_Proc.vhd(315): signal "tmp2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 315
Warning (10492): VHDL Process Statement warning at IITB_Proc.vhd(322): signal "tmp5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 322
Warning (10492): VHDL Process Statement warning at IITB_Proc.vhd(326): signal "alu_c" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 326
Warning (10492): VHDL Process Statement warning at IITB_Proc.vhd(328): signal "ALU_count8" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 328
Warning (10492): VHDL Process Statement warning at IITB_Proc.vhd(330): signal "ALU_count8" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 330
Warning (10492): VHDL Process Statement warning at IITB_Proc.vhd(337): signal "tmp2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 337
Warning (10492): VHDL Process Statement warning at IITB_Proc.vhd(338): signal "rf_d2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 338
Warning (10492): VHDL Process Statement warning at IITB_Proc.vhd(345): signal "tmp3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 345
Warning (10492): VHDL Process Statement warning at IITB_Proc.vhd(346): signal "tmp4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 346
Warning (10492): VHDL Process Statement warning at IITB_Proc.vhd(347): signal "tmp2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 347
Warning (10492): VHDL Process Statement warning at IITB_Proc.vhd(355): signal "rf_d1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 355
Warning (10492): VHDL Process Statement warning at IITB_Proc.vhd(356): signal "rf_d2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 356
Warning (10492): VHDL Process Statement warning at IITB_Proc.vhd(357): signal "IP" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 357
Warning (10492): VHDL Process Statement warning at IITB_Proc.vhd(358): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 358
Warning (10492): VHDL Process Statement warning at IITB_Proc.vhd(360): signal "alu_c" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 360
Warning (10492): VHDL Process Statement warning at IITB_Proc.vhd(367): signal "tmp1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 367
Warning (10492): VHDL Process Statement warning at IITB_Proc.vhd(368): signal "tmp2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 368
Warning (10492): VHDL Process Statement warning at IITB_Proc.vhd(370): signal "alu_c" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 370
Warning (10492): VHDL Process Statement warning at IITB_Proc.vhd(372): signal "ALU_zero" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 372
Warning (10492): VHDL Process Statement warning at IITB_Proc.vhd(374): signal "ALU_zero" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 374
Warning (10492): VHDL Process Statement warning at IITB_Proc.vhd(381): signal "tmp3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 381
Warning (10492): VHDL Process Statement warning at IITB_Proc.vhd(388): signal "IP" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 388
Warning (10492): VHDL Process Statement warning at IITB_Proc.vhd(399): signal "IP" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 399
Warning (10492): VHDL Process Statement warning at IITB_Proc.vhd(400): signal "IR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 400
Warning (10492): VHDL Process Statement warning at IITB_Proc.vhd(402): signal "alu_c" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 402
Warning (10492): VHDL Process Statement warning at IITB_Proc.vhd(409): signal "tmp2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 409
Warning (10631): VHDL Process Statement warning at IITB_Proc.vhd(63): inferring latch(es) for signal or variable "mem_w", which holds its previous value in one or more paths through the process File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Warning (10631): VHDL Process Statement warning at IITB_Proc.vhd(63): inferring latch(es) for signal or variable "mem_add", which holds its previous value in one or more paths through the process File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Warning (10631): VHDL Process Statement warning at IITB_Proc.vhd(63): inferring latch(es) for signal or variable "rf_w", which holds its previous value in one or more paths through the process File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Warning (10631): VHDL Process Statement warning at IITB_Proc.vhd(63): inferring latch(es) for signal or variable "rf_a1", which holds its previous value in one or more paths through the process File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Warning (10631): VHDL Process Statement warning at IITB_Proc.vhd(63): inferring latch(es) for signal or variable "rf_a2", which holds its previous value in one or more paths through the process File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Warning (10631): VHDL Process Statement warning at IITB_Proc.vhd(63): inferring latch(es) for signal or variable "alu_a", which holds its previous value in one or more paths through the process File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Warning (10631): VHDL Process Statement warning at IITB_Proc.vhd(63): inferring latch(es) for signal or variable "alu_b", which holds its previous value in one or more paths through the process File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Warning (10631): VHDL Process Statement warning at IITB_Proc.vhd(63): inferring latch(es) for signal or variable "alu_con", which holds its previous value in one or more paths through the process File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Warning (10631): VHDL Process Statement warning at IITB_Proc.vhd(63): inferring latch(es) for signal or variable "rf_d3", which holds its previous value in one or more paths through the process File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Warning (10631): VHDL Process Statement warning at IITB_Proc.vhd(63): inferring latch(es) for signal or variable "rf_a3", which holds its previous value in one or more paths through the process File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Warning (10631): VHDL Process Statement warning at IITB_Proc.vhd(63): inferring latch(es) for signal or variable "mem_datain", which holds its previous value in one or more paths through the process File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Warning (10631): VHDL Process Statement warning at IITB_Proc.vhd(63): inferring latch(es) for signal or variable "tmp1", which holds its previous value in one or more paths through the process File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Warning (10631): VHDL Process Statement warning at IITB_Proc.vhd(63): inferring latch(es) for signal or variable "tmp2", which holds its previous value in one or more paths through the process File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Warning (10631): VHDL Process Statement warning at IITB_Proc.vhd(63): inferring latch(es) for signal or variable "tmp3", which holds its previous value in one or more paths through the process File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Warning (10631): VHDL Process Statement warning at IITB_Proc.vhd(63): inferring latch(es) for signal or variable "tmp4", which holds its previous value in one or more paths through the process File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Warning (10631): VHDL Process Statement warning at IITB_Proc.vhd(63): inferring latch(es) for signal or variable "tmp5", which holds its previous value in one or more paths through the process File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Warning (10631): VHDL Process Statement warning at IITB_Proc.vhd(63): inferring latch(es) for signal or variable "IR", which holds its previous value in one or more paths through the process File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Warning (10631): VHDL Process Statement warning at IITB_Proc.vhd(63): inferring latch(es) for signal or variable "carry_flag_tc", which holds its previous value in one or more paths through the process File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Warning (10631): VHDL Process Statement warning at IITB_Proc.vhd(63): inferring latch(es) for signal or variable "zero_flag_tz", which holds its previous value in one or more paths through the process File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "mem_datain[0]" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "mem_datain[1]" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "mem_datain[2]" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "mem_datain[3]" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "mem_datain[4]" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "mem_datain[5]" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "mem_datain[6]" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "mem_datain[7]" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "mem_datain[8]" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "mem_datain[9]" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "mem_datain[10]" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "mem_datain[11]" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "mem_datain[12]" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "mem_datain[13]" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "mem_datain[14]" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "mem_datain[15]" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "rf_a3[0]" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "rf_a3[1]" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "rf_a3[2]" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "rf_d3[0]" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "rf_d3[1]" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "rf_d3[2]" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "rf_d3[3]" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "rf_d3[4]" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "rf_d3[5]" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "rf_d3[6]" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "rf_d3[7]" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "rf_d3[8]" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "rf_d3[9]" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "rf_d3[10]" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "rf_d3[11]" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "rf_d3[12]" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "rf_d3[13]" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "rf_d3[14]" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "rf_d3[15]" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "alu_con[0]" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "alu_con[1]" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "alu_b[0]" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "alu_b[1]" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "alu_b[2]" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "alu_b[3]" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "alu_b[4]" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "alu_b[5]" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "alu_b[6]" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "alu_b[7]" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "alu_b[8]" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "alu_b[9]" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "alu_b[10]" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "alu_b[11]" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "alu_b[12]" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "alu_b[13]" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "alu_b[14]" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "alu_b[15]" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "alu_a[0]" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "alu_a[1]" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "alu_a[2]" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "alu_a[3]" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "alu_a[4]" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "alu_a[5]" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "alu_a[6]" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "alu_a[7]" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "alu_a[8]" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "alu_a[9]" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "alu_a[10]" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "alu_a[11]" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "alu_a[12]" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "alu_a[13]" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "alu_a[14]" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "alu_a[15]" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "rf_a2[0]" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "rf_a2[1]" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "rf_a2[2]" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "rf_a1[0]" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "rf_a1[1]" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "rf_a1[2]" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "rf_w" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "mem_add[0]" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "mem_add[1]" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "mem_add[2]" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "mem_add[3]" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "mem_add[4]" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "mem_add[5]" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "mem_add[6]" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "mem_add[7]" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "mem_add[8]" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "mem_add[9]" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "mem_add[10]" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "mem_add[11]" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "mem_add[12]" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "mem_add[13]" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "mem_add[14]" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "mem_add[15]" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (10041): Inferred latch for "mem_w" at IITB_Proc.vhd(63) File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
Info (12128): Elaborating entity "memory_asyncread" for hierarchy "memory_asyncread:MemInst" File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 50
Info (12128): Elaborating entity "alu" for hierarchy "alu:AluInst" File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 53
Info (12128): Elaborating entity "SixteenbitFullAdd" for hierarchy "alu:AluInst|SixteenbitFullAdd:AdderInst" File: /home/raja/Desktop/IITB_Proc/alu.vhd Line: 38
Info (12128): Elaborating entity "EightbitFullAdd" for hierarchy "alu:AluInst|SixteenbitFullAdd:AdderInst|EightbitFullAdd:AdderInst1" File: /home/raja/Desktop/IITB_Proc/SixteenbitFullAdd.vhd Line: 45
Info (12128): Elaborating entity "OnebitFullAdd" for hierarchy "alu:AluInst|SixteenbitFullAdd:AdderInst|EightbitFullAdd:AdderInst1|OnebitFullAdd:AdderInst0" File: /home/raja/Desktop/IITB_Proc/EightbitFullAdd.vhd Line: 26
Info (12128): Elaborating entity "muxQ41" for hierarchy "alu:AluInst|muxQ41:MuxInst" File: /home/raja/Desktop/IITB_Proc/alu.vhd Line: 78
Info (12128): Elaborating entity "register_file" for hierarchy "register_file:RegInst" File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 57
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "memory_asyncread:MemInst|memory_ram" is uninferred due to asynchronous read logic File: /home/raja/Desktop/IITB_Proc/memory_asyncread.vhd Line: 17
Warning (13012): Latch alu_b[0] has unsafe behavior File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.S26 File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 42
Warning (13012): Latch alu_a[0] has unsafe behavior File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.S26 File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 42
Warning (13012): Latch alu_con[1] has unsafe behavior File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.S23 File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 42
Warning (13012): Latch alu_con[0] has unsafe behavior File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.S7 File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 42
Warning (13012): Latch alu_b[1] has unsafe behavior File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.S26 File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 42
Warning (13012): Latch alu_a[1] has unsafe behavior File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.S26 File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 42
Warning (13012): Latch alu_b[2] has unsafe behavior File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.S26 File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 42
Warning (13012): Latch alu_a[2] has unsafe behavior File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.S26 File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 42
Warning (13012): Latch alu_b[3] has unsafe behavior File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.S26 File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 42
Warning (13012): Latch alu_a[3] has unsafe behavior File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.S26 File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 42
Warning (13012): Latch alu_b[4] has unsafe behavior File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.S26 File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 42
Warning (13012): Latch alu_a[4] has unsafe behavior File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.S26 File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 42
Warning (13012): Latch alu_b[5] has unsafe behavior File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.S26 File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 42
Warning (13012): Latch alu_a[5] has unsafe behavior File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.S26 File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 42
Warning (13012): Latch alu_b[6] has unsafe behavior File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.S26 File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 42
Warning (13012): Latch alu_a[6] has unsafe behavior File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.S26 File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 42
Warning (13012): Latch alu_b[7] has unsafe behavior File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.S26 File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 42
Warning (13012): Latch alu_a[7] has unsafe behavior File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.S26 File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 42
Warning (13012): Latch alu_b[8] has unsafe behavior File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.S26 File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 42
Warning (13012): Latch alu_a[8] has unsafe behavior File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.S26 File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 42
Warning (13012): Latch alu_b[9] has unsafe behavior File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.S26 File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 42
Warning (13012): Latch alu_a[9] has unsafe behavior File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.S26 File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 42
Warning (13012): Latch alu_b[10] has unsafe behavior File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.S26 File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 42
Warning (13012): Latch alu_a[10] has unsafe behavior File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.S26 File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 42
Warning (13012): Latch alu_b[11] has unsafe behavior File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.S26 File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 42
Warning (13012): Latch alu_a[11] has unsafe behavior File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.S26 File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 42
Warning (13012): Latch alu_b[12] has unsafe behavior File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.S26 File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 42
Warning (13012): Latch alu_a[12] has unsafe behavior File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.S26 File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 42
Warning (13012): Latch alu_b[13] has unsafe behavior File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.S26 File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 42
Warning (13012): Latch alu_a[13] has unsafe behavior File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.S26 File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 42
Warning (13012): Latch alu_b[14] has unsafe behavior File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.S26 File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 42
Warning (13012): Latch alu_a[14] has unsafe behavior File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.S26 File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 42
Warning (13012): Latch alu_b[15] has unsafe behavior File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.S26 File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 42
Warning (13012): Latch alu_a[15] has unsafe behavior File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.S26 File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 42
Warning (13012): Latch rf_a2[0] has unsafe behavior File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.S20 File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 42
Warning (13012): Latch rf_a2[1] has unsafe behavior File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.S20 File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 42
Warning (13012): Latch rf_a2[2] has unsafe behavior File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.S20 File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 42
Warning (13012): Latch mem_add[9] has unsafe behavior File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.S11 File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 42
Warning (13012): Latch mem_add[10] has unsafe behavior File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.S11 File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 42
Warning (13012): Latch rf_d3[0] has unsafe behavior File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.S9 File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 42
Warning (13012): Latch rf_a3[0] has unsafe behavior File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.S6 File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 42
Warning (13012): Latch rf_a3[1] has unsafe behavior File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.S6 File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 42
Warning (13012): Latch rf_a3[2] has unsafe behavior File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.S6 File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 42
Warning (13012): Latch rf_w has unsafe behavior File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 48
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.S6 File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 42
Warning (13012): Latch mem_add[0] has unsafe behavior File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.S11 File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 42
Warning (13012): Latch mem_add[1] has unsafe behavior File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.S11 File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 42
Warning (13012): Latch mem_add[4] has unsafe behavior File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.S11 File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 42
Warning (13012): Latch mem_add[5] has unsafe behavior File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.S11 File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 42
Warning (13012): Latch mem_add[2] has unsafe behavior File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.S11 File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 42
Warning (13012): Latch mem_add[3] has unsafe behavior File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.S11 File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 42
Warning (13012): Latch mem_add[8] has unsafe behavior File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.S11 File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 42
Warning (13012): Latch mem_add[7] has unsafe behavior File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.S11 File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 42
Warning (13012): Latch rf_d3[1] has unsafe behavior File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.S9 File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 42
Warning (13012): Latch rf_d3[2] has unsafe behavior File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.S9 File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 42
Warning (13012): Latch rf_d3[3] has unsafe behavior File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.S9 File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 42
Warning (13012): Latch rf_d3[4] has unsafe behavior File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.S9 File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 42
Warning (13012): Latch rf_d3[5] has unsafe behavior File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.S9 File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 42
Warning (13012): Latch rf_d3[6] has unsafe behavior File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.S9 File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 42
Warning (13012): Latch rf_d3[7] has unsafe behavior File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.S9 File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 42
Warning (13012): Latch rf_d3[8] has unsafe behavior File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.S9 File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 42
Warning (13012): Latch rf_d3[9] has unsafe behavior File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.S9 File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 42
Warning (13012): Latch rf_d3[10] has unsafe behavior File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.S9 File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 42
Warning (13012): Latch rf_d3[11] has unsafe behavior File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.S9 File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 42
Warning (13012): Latch rf_d3[12] has unsafe behavior File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.S9 File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 42
Warning (13012): Latch rf_d3[13] has unsafe behavior File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.S9 File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 42
Warning (13012): Latch rf_d3[14] has unsafe behavior File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.S9 File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 42
Warning (13012): Latch rf_d3[15] has unsafe behavior File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.S9 File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 42
Warning (13012): Latch mem_datain[0] has unsafe behavior File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.S21 File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 42
Warning (13012): Latch mem_w has unsafe behavior File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 48
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.S14 File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 42
Warning (13012): Latch mem_add[6] has unsafe behavior File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.S11 File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 42
Warning (13012): Latch mem_datain[1] has unsafe behavior File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.S21 File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 42
Warning (13012): Latch mem_datain[12] has unsafe behavior File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.S21 File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 42
Warning (13012): Latch mem_datain[14] has unsafe behavior File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.S21 File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 42
Warning (13012): Latch mem_datain[15] has unsafe behavior File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.S21 File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 42
Warning (13012): Latch mem_datain[13] has unsafe behavior File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.S21 File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 42
Warning (13012): Latch mem_datain[2] has unsafe behavior File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.S21 File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 42
Warning (13012): Latch mem_datain[3] has unsafe behavior File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.S21 File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 42
Warning (13012): Latch mem_datain[4] has unsafe behavior File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.S21 File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 42
Warning (13012): Latch mem_datain[5] has unsafe behavior File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.S21 File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 42
Warning (13012): Latch mem_datain[6] has unsafe behavior File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.S21 File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 42
Warning (13012): Latch mem_datain[7] has unsafe behavior File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.S21 File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 42
Warning (13012): Latch mem_datain[8] has unsafe behavior File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.S21 File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 42
Warning (13012): Latch mem_datain[9] has unsafe behavior File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.S21 File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 42
Warning (13012): Latch mem_datain[10] has unsafe behavior File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.S21 File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 42
Warning (13012): Latch mem_datain[11] has unsafe behavior File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 63
    Warning (13013): Ports D and ENA on the latch are fed by the same signal state.S21 File: /home/raja/Desktop/IITB_Proc/IITB_Proc.vhd Line: 42
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 46495 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 16 output pins
    Info (21061): Implemented 46477 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 269 warnings
    Info: Peak virtual memory: 704 megabytes
    Info: Processing ended: Sun May 23 11:12:56 2021
    Info: Elapsed time: 00:00:41
    Info: Total CPU time (on all processors): 00:00:57


