const std = @import("std");

//  ___           _                   _   _
// |_ _|_ __  ___| |_ _ __ _   _  ___| |_(_) ___  _ __
//  | || '_ \/ __| __| '__| | | |/ __| __| |/ _ \| '_ \
//  | || | | \__ \ |_| |  | |_| | (__| |_| | (_) | | | |
// |___|_| |_|___/\__|_|   \__,_|\___|\__|_|\___/|_| |_|

pub const Instruction = enum(u8) {
    // A.5.1. Instructions without Arguments
    trap = 0,
    fallthrough = 1,

    // A.5.2. Instructions with Arguments of One Immediate
    ecalli = 10,

    // A.5.3. Instructions with Arguments of One Register and One Extended Width Immediate
    load_imm_64 = 20,

    // A.5.4. Instructions with Arguments of Two Immediates
    store_imm_u8 = 30,
    store_imm_u16 = 31,
    store_imm_u32 = 32,
    store_imm_u64 = 33,

    // A.5.5. Instructions with Arguments of One Offset
    jump = 40,

    // A.5.6. Instructions with Arguments of One Register & One Immediate
    jump_ind = 50,
    load_imm = 51,
    load_u8 = 52,
    load_i8 = 53,
    load_u16 = 54,
    load_i16 = 55,
    load_u32 = 56,
    load_i32 = 57,
    load_u64 = 58,
    store_u8 = 59,
    store_u16 = 60,
    store_u32 = 61,
    store_u64 = 62,

    // A.5.7. Instructions with Arguments of One Register & Two Immediates
    store_imm_ind_u8 = 70,
    store_imm_ind_u16 = 71,
    store_imm_ind_u32 = 72,
    store_imm_ind_u64 = 73,

    // A.5.8. Instructions with Arguments of One Register, One Immediate and One Offset
    load_imm_jump = 80,
    branch_eq_imm = 81,
    branch_ne_imm = 82,
    branch_lt_u_imm = 83,
    branch_le_u_imm = 84,
    branch_ge_u_imm = 85,
    branch_gt_u_imm = 86,
    branch_lt_s_imm = 87,
    branch_le_s_imm = 88,
    branch_ge_s_imm = 89,
    branch_gt_s_imm = 90,

    // A.5.9. Instructions with Arguments of Two Registers
    move_reg = 100,
    sbrk = 101,

    // A.5.10. Instructions with Arguments of Two Registers & One Immediate
    store_ind_u8 = 110,
    store_ind_u16 = 111,
    store_ind_u32 = 112,
    store_ind_u64 = 113,
    load_ind_u8 = 114,
    load_ind_i8 = 115,
    load_ind_u16 = 116,
    load_ind_i16 = 117,
    load_ind_u32 = 118,
    load_ind_i32 = 119,
    load_ind_u64 = 120,
    add_imm_32 = 121,
    and_imm = 122,
    xor_imm = 123,
    or_imm = 124,
    mul_imm_32 = 125,
    set_lt_u_imm = 126,
    set_lt_s_imm = 127,
    shlo_l_imm_32 = 128,
    shlo_r_imm_32 = 129,
    shar_r_imm_32 = 130,
    neg_add_imm_32 = 131,
    set_gt_u_imm = 132,
    set_gt_s_imm = 133,
    shlo_l_imm_alt_32 = 134,
    shlo_r_imm_alt_32 = 135,
    shar_r_imm_alt_32 = 136,
    cmov_iz_imm = 137,
    cmov_nz_imm = 138,
    add_imm_64 = 139,
    mul_imm_64 = 140,
    shlo_l_imm_64 = 141,
    shlo_r_imm_64 = 142,
    shar_r_imm_64 = 143,
    neg_add_imm_64 = 144,
    shlo_l_imm_alt_64 = 145,
    shlo_r_imm_alt_64 = 146,
    shar_r_imm_alt_64 = 147,

    // A.5.11. Instructions with Arguments of Two Registers & One Offset
    branch_eq = 150,
    branch_ne = 151,
    branch_lt_u = 152,
    branch_lt_s = 153,
    branch_ge_u = 154,
    branch_ge_s = 155,

    // A.5.12. Instructions with Arguments of Two Registers and Two Immediates
    load_imm_jump_ind = 160,

    // A.5.13. Instructions with Arguments of Three Registers
    add_32 = 170,
    sub_32 = 171,
    mul_32 = 172,
    div_u_32 = 173,
    div_s_32 = 174,
    rem_u_32 = 175,
    rem_s_32 = 176,
    shlo_l_32 = 177,
    shlo_r_32 = 178,
    shar_r_32 = 179,
    add_64 = 180,
    sub_64 = 181,
    mul_64 = 182,
    div_u_64 = 183,
    div_s_64 = 184,
    rem_u_64 = 185,
    rem_s_64 = 186,
    shlo_l_64 = 187,
    shlo_r_64 = 188,
    shar_r_64 = 189,
    @"and" = 190,
    xor = 191,
    @"or" = 192,
    mul_upper_s_s = 193,
    mul_upper_u_u = 194,
    mul_upper_s_u = 195,
    set_lt_u = 196,
    set_lt_s = 197,
    cmov_iz = 198,
    cmov_nz = 199,
};

//     _                                         _  _____
//    / \   _ __ __ _ _   _ _ __ ___   ___ _ __ | ||_   _|   _ _ __   ___
//   / _ \ | '__/ _` | | | | '_ ` _ \ / _ \ '_ \| __|| || | | | '_ \ / _ \
//  / ___ \| | | (_| | |_| | | | | | |  __/ | | | |_ | || |_| | |_) |  __/
// /_/   \_\_|  \__, |\__,_|_| |_| |_|\___|_| |_|\__||_| \__, | .__/ \___|
//              |___/                                    |___/|_|

/// Represents a PVM instruction type with its opcode range and operand structure
pub const InstructionType = enum {
    // Instructions with no arguments (A.5.1)
    NoArgs, // 0-1: trap, fallthrough
    // Instructions with one immediate (A.5.2)
    OneImm, // 10: ecalli
    // Instructions with one register and one extended width immediate (A.5.3)
    OneRegOneExtImm, // 20: load_imm_64
    // Instructions with two immediates (A.5.4)
    TwoImm, // 30-33: store_imm_u8, store_imm_u16, etc.
    // Instructions with one offset (A.5.5)
    OneOffset, // 40: jump
    // Instructions with one register and one immediate (A.5.6)
    OneRegOneImm, // 50-62: jump_ind, load_imm, load_u8, etc.
    // Instructions with one register and two immediates (A.5.7)
    OneRegTwoImm, // 70-73: store_imm_ind_u8, store_imm_ind_u16, etc.
    // Instructions with one register, one immediate and one offset (A.5.8)
    OneRegOneImmOneOffset, // 80-90: load_imm_jump, branch_eq_imm, etc.
    // Instructions with two registers (A.5.9)
    TwoReg, // 100-101: move_reg, sbrk
    // Instructions with two registers and one immediate (A.5.10)
    TwoRegOneImm, // 110-147: store_ind_u8, load_ind_u8, add_imm_32, etc.
    // Instructions with two registers and one offset (A.5.11)
    TwoRegOneOffset, // 150-155: branch_eq, branch_ne, etc.
    // Instructions with two registers and two immediates (A.5.12)
    TwoRegTwoImm, // 160: load_imm_jump_ind
    // Instructions with three registers (A.5.13)
    ThreeReg, // 170-199: add_32, sub_32, mul_32, etc.

    pub fn lookUp(inst: Instruction) InstructionType {
        return lookupArgumentType(inst);
    }
};

/// Maps instruction types to their valid opcode ranges
const InstructionRange = struct {
    start: u8,
    end: u8,
};

/// Valid opcode ranges for each instruction type
pub const InstructionRanges = std.StaticStringMap(InstructionRange)
    .initComptime(.{
    .{ "NoArgs", .{ .start = 0, .end = 1 } },
    .{ "OneImm", .{ .start = 10, .end = 10 } },
    .{ "OneRegOneExtImm", .{ .start = 20, .end = 20 } },
    .{ "TwoImm", .{ .start = 30, .end = 33 } },
    .{ "OneOffset", .{ .start = 40, .end = 40 } },
    .{ "OneRegOneImm", .{ .start = 50, .end = 62 } },
    .{ "OneRegTwoImm", .{ .start = 70, .end = 73 } },
    .{ "OneRegOneImmOneOffset", .{ .start = 80, .end = 90 } },
    .{ "TwoReg", .{ .start = 100, .end = 101 } },
    .{ "TwoRegOneImm", .{ .start = 110, .end = 147 } },
    .{ "TwoRegOneOffset", .{ .start = 150, .end = 155 } },
    .{ "TwoRegTwoImm", .{ .start = 160, .end = 160 } },
    .{ "ThreeReg", .{ .start = 170, .end = 199 } },
});

//  ___           _                   _   _                _
// |_ _|_ __  ___| |_ _ __ _   _  ___| |_(_) ___  _ __    / \   _ __ __ _ ___
//  | || '_ \/ __| __| '__| | | |/ __| __| |/ _ \| '_ \  / _ \ | '__/ _` / __|
//  | || | | \__ \ |_| |  | |_| | (__| |_| | (_) | | | |/ ___ \| | | (_| \__ \
// |___|_| |_|___/\__|_|   \__,_|\___|\__|_|\___/|_| |_/_/   \_\_|  \__, |___/
//                                                                  |___/

pub const InstructionArgs = union(InstructionType) {

    // Instruction argument types
    pub const NoArgsType = struct { no_of_bytes_to_skip: u32 };
    pub const OneImmType = struct { no_of_bytes_to_skip: u32, immediate: u64 };
    pub const OneRegOneExtImmType = struct {
        no_of_bytes_to_skip: u32,
        register_index: u8,
        immediate: u64,
    };
    pub const TwoImmType = struct {
        no_of_bytes_to_skip: u32,
        first_immediate: u64,
        second_immediate: u64,
    };
    pub const OneOffsetType = struct {
        no_of_bytes_to_skip: u32,
        offset: i32,
    };
    pub const OneRegOneImmType = struct {
        no_of_bytes_to_skip: u32,
        register_index: u8,
        immediate: u64,
    };
    pub const OneRegTwoImmType = struct {
        no_of_bytes_to_skip: u32,
        register_index: u8,
        first_immediate: u64,
        second_immediate: u64,
    };
    pub const OneRegOneImmOneOffsetType = struct {
        no_of_bytes_to_skip: u32,
        register_index: u8,
        immediate: u64,
        offset: i32,
    };
    pub const TwoRegType = struct {
        no_of_bytes_to_skip: u32,
        first_register_index: u8,
        second_register_index: u8,
    };
    pub const TwoRegOneImmType = struct {
        no_of_bytes_to_skip: u32,
        first_register_index: u8,
        second_register_index: u8,
        immediate: u64,
    };
    pub const TwoRegOneOffsetType = struct {
        no_of_bytes_to_skip: u32,
        first_register_index: u8,
        second_register_index: u8,
        offset: i32,
    };
    pub const TwoRegTwoImmType = struct {
        no_of_bytes_to_skip: u32,
        first_register_index: u8,
        second_register_index: u8,
        first_immediate: u64,
        second_immediate: u64,
    };
    pub const ThreeRegType = struct {
        no_of_bytes_to_skip: u32,
        first_register_index: u8,
        second_register_index: u8,
        third_register_index: u8,
    };

    // A.5.1
    NoArgs: NoArgsType,
    // A.5.2
    OneImm: OneImmType,
    // A.5.3
    OneRegOneExtImm: OneRegOneExtImmType,
    // A.5.4
    TwoImm: TwoImmType,
    // A.5.5
    OneOffset: OneOffsetType,
    // A.5.6
    OneRegOneImm: OneRegOneImmType,
    // A.5.7
    OneRegTwoImm: OneRegTwoImmType,
    // A.5.8
    OneRegOneImmOneOffset: OneRegOneImmOneOffsetType,
    // A.5.9
    TwoReg: TwoRegType,
    // A.5.10
    TwoRegOneImm: TwoRegOneImmType,
    // A.5.11
    TwoRegOneOffset: TwoRegOneOffsetType,
    // A.5.12
    TwoRegTwoImm: TwoRegTwoImmType,
    // A.5.13
    ThreeReg: ThreeRegType,

    pub fn skip_l(self: *const @This()) u32 {
        return switch (self.*) {
            .NoArgs => |v| v.no_of_bytes_to_skip,
            .OneImm => |v| v.no_of_bytes_to_skip,
            .OneOffset => |v| v.no_of_bytes_to_skip,
            .OneRegOneImm => |v| v.no_of_bytes_to_skip,
            .OneRegOneImmOneOffset => |v| v.no_of_bytes_to_skip,
            .OneRegTwoImm => |v| v.no_of_bytes_to_skip,
            .OneRegOneExtImm => |v| v.no_of_bytes_to_skip,
            .ThreeReg => |v| v.no_of_bytes_to_skip,
            .TwoImm => |v| v.no_of_bytes_to_skip,
            .TwoReg => |v| v.no_of_bytes_to_skip,
            .TwoRegOneImm => |v| v.no_of_bytes_to_skip,
            .TwoRegOneOffset => |v| v.no_of_bytes_to_skip,
            .TwoRegTwoImm => |v| v.no_of_bytes_to_skip,
        };
    }
};

pub const InstructionWithArgs = struct {
    instruction: Instruction,
    args_type: InstructionType, // FIXME: redundant
    args: InstructionArgs,

    pub fn isTerminationInstruction(self: *const @This()) bool {
        return switch (self.instruction) {
            .trap,
            .fallthrough,
            .jump,
            .jump_ind,
            .load_imm_jump,
            .load_imm_jump_ind,
            .branch_eq,
            .branch_ne,
            .branch_ge_u,
            .branch_ge_s,
            .branch_lt_u,
            .branch_lt_s,
            .branch_eq_imm,
            .branch_ne_imm,
            .branch_lt_u_imm,
            .branch_lt_s_imm,
            .branch_le_u_imm,
            .branch_le_s_imm,
            .branch_ge_u_imm,
            .branch_ge_s_imm,
            .branch_gt_u_imm,
            .branch_gt_s_imm,
            => true,
            else => false,
        };
    }

    pub fn skip_l(self: *const @This()) u32 {
        return self.args.skip_l();
    }

    pub fn format(
        self: *const @This(),
        comptime fmt: []const u8,
        options: std.fmt.FormatOptions,
        writer: anytype,
    ) !void {
        try @import("./decoder/format.zig").formatInstructionWithArgs(self, fmt, options, writer);
    }
};

pub fn lookupArgumentType(instruction: Instruction) InstructionType {
    return switch (instruction) {
        // No argument instructions
        .trap, .fallthrough => .NoArgs,

        // One immediate instructions
        .ecalli => .OneImm,

        // One register and extended width immediate instructions
        .load_imm_64 => .OneRegOneExtImm,

        // Two immediate instructions
        .store_imm_u8,
        .store_imm_u16,
        .store_imm_u32,
        .store_imm_u64,
        => .TwoImm,

        // One offset instructions
        .jump => .OneOffset,

        // One register and one immediate instructions
        .jump_ind,
        .load_imm,
        .load_u8,
        .load_i8,
        .load_u16,
        .load_i16,
        .load_u32,
        .load_i32,
        .load_u64,
        .store_u8,
        .store_u16,
        .store_u32,
        .store_u64,
        => .OneRegOneImm,

        // One register and two immediates instructions
        .store_imm_ind_u8,
        .store_imm_ind_u16,
        .store_imm_ind_u32,
        .store_imm_ind_u64,
        => .OneRegTwoImm,

        // One register, one immediate and one offset instructions
        .load_imm_jump,
        .branch_eq_imm,
        .branch_ne_imm,
        .branch_lt_u_imm,
        .branch_le_u_imm,
        .branch_ge_u_imm,
        .branch_gt_u_imm,
        .branch_lt_s_imm,
        .branch_le_s_imm,
        .branch_ge_s_imm,
        .branch_gt_s_imm,
        => .OneRegOneImmOneOffset,

        // Two registers instructions
        .move_reg, .sbrk => .TwoReg,

        // Two registers and one immediate instructions
        .store_ind_u8,
        .store_ind_u16,
        .store_ind_u32,
        .store_ind_u64,
        .load_ind_u8,
        .load_ind_u16,
        .load_ind_u32,
        .load_ind_u64,
        .load_ind_i8,
        .load_ind_i16,
        .load_ind_i32,
        .and_imm,
        .xor_imm,
        .or_imm,
        .set_lt_u_imm,
        .set_lt_s_imm,
        .set_gt_u_imm,
        .set_gt_s_imm,
        .shlo_l_imm_32,
        .shlo_l_imm_64,
        .shlo_l_imm_alt_32,
        .shlo_l_imm_alt_64,
        .shlo_r_imm_32,
        .shlo_r_imm_64,
        .shlo_r_imm_alt_32,
        .shlo_r_imm_alt_64,
        .shar_r_imm_32,
        .shar_r_imm_64,
        .shar_r_imm_alt_32,
        .shar_r_imm_alt_64,
        .cmov_iz_imm,
        .cmov_nz_imm,
        .neg_add_imm_32,
        .neg_add_imm_64,
        .add_imm_32,
        .mul_imm_32,
        .add_imm_64,
        .mul_imm_64,
        => .TwoRegOneImm,

        // Two registers and one offset instructions
        .branch_eq,
        .branch_ne,
        .branch_lt_u,
        .branch_lt_s,
        .branch_ge_u,
        .branch_ge_s,
        => .TwoRegOneOffset,

        // Two registers and two immediates instructions
        .load_imm_jump_ind => .TwoRegTwoImm,

        // Three registers instructions
        .add_32,
        .sub_32,
        .mul_32,
        .div_u_32,
        .div_s_32,
        .rem_u_32,
        .rem_s_32,
        .shlo_l_32,
        .shlo_r_32,
        .shar_r_32,
        .add_64,
        .sub_64,
        .mul_64,
        .div_u_64,
        .div_s_64,
        .rem_u_64,
        .rem_s_64,
        .shlo_l_64,
        .shlo_r_64,
        .shar_r_64,
        .@"and",
        .xor,
        .@"or",
        .mul_upper_s_s,
        .mul_upper_u_u,
        .mul_upper_s_u,
        .set_lt_u,
        .set_lt_s,
        .cmov_iz,
        .cmov_nz,
        => .ThreeReg,
    };
}
