`timescale 1ns/1ps
`default_nettype none
// PLEASE READ THIS, IT MAY SAVE YOU SOME TIME AND MONEY, THANK YOU!
// * This file was generated by Quokka FPGA Toolkit.
// * Generated code is your property, do whatever you want with it
// * Place custom code between [BEGIN USER ***] and [END USER ***].
// * CAUTION: All code outside of [USER] scope is subject to regeneration.
// * Bad things happen sometimes in developer's life,
//   it is recommended to use source control management software (e.g. git, bzr etc) to keep your custom code safe'n'sound.
// * Internal structure of code is subject to change.
//   You can use some of signals in custom code, but most likely they will not exist in future (e.g. will get shorter or gone completely)
// * Please send your feedback, comments, improvement ideas etc. to evmuryshkin@gmail.com
// * Visit https://github.com/EvgenyMuryshkin/QuokkaEvaluation to access latest version of playground
//
// DISCLAIMER:
//   Code comes AS-IS, it is your responsibility to make sure it is working as expected
//   no responsibility will be taken for any loss or damage caused by use of Quokka toolkit.
//
// System configuration name is AXILikeInteconnectModule_TopLevel, clock frequency is 1Hz, Top-level
// FSM summary
// -- Packages
module AXILikeInteconnectModule_TopLevel
(
	// [BEGIN USER PORTS]
	// [END USER PORTS]
	input wire Clock,
	input wire Reset,
	input wire iLeft0_IsActive,
	input wire [7:0] iLeft0_Payload_Data,
	input wire iLeft0_Payload_DataFlag,
	input wire iLeft1_IsActive,
	input wire [7:0] iLeft1_Payload_Data,
	input wire iLeft1_Payload_DataFlag,
	input wire iLeft2_IsActive,
	input wire [7:0] iLeft2_Payload_Data,
	input wire iLeft2_Payload_DataFlag,
	input wire iLeft3_IsActive,
	input wire [7:0] iLeft3_Payload_Data,
	input wire iLeft3_Payload_DataFlag,
	input wire iLeft4_IsActive,
	input wire [7:0] iLeft4_Payload_Data,
	input wire iLeft4_Payload_DataFlag,
	input wire iLeft5_IsActive,
	input wire [7:0] iLeft5_Payload_Data,
	input wire iLeft5_Payload_DataFlag,
	input wire iLeft6_IsActive,
	input wire [7:0] iLeft6_Payload_Data,
	input wire iLeft6_Payload_DataFlag,
	input wire iLeft7_IsActive,
	input wire [7:0] iLeft7_Payload_Data,
	input wire iLeft7_Payload_DataFlag,
	input wire iRight0_IsActive,
	input wire [7:0] iRight0_Payload_Data,
	input wire iRight0_Payload_DataFlag,
	input wire iRight1_IsActive,
	input wire [7:0] iRight1_Payload_Data,
	input wire iRight1_Payload_DataFlag,
	input wire iRight2_IsActive,
	input wire [7:0] iRight2_Payload_Data,
	input wire iRight2_Payload_DataFlag,
	input wire iRight3_IsActive,
	input wire [7:0] iRight3_Payload_Data,
	input wire iRight3_Payload_DataFlag,
	output wire oLeft0_IsActive,
	output wire [7:0] oLeft0_Payload_Data,
	output wire oLeft0_Payload_DataFlag,
	output wire oLeft1_IsActive,
	output wire [7:0] oLeft1_Payload_Data,
	output wire oLeft1_Payload_DataFlag,
	output wire oLeft2_IsActive,
	output wire [7:0] oLeft2_Payload_Data,
	output wire oLeft2_Payload_DataFlag,
	output wire oLeft3_IsActive,
	output wire [7:0] oLeft3_Payload_Data,
	output wire oLeft3_Payload_DataFlag,
	output wire oMuxLeftData_IsActive,
	output wire [7:0] oMuxLeftData_Payload_Data,
	output wire oMuxLeftData_Payload_DataFlag,
	output wire oRight0_IsActive,
	output wire [7:0] oRight0_Payload_Data,
	output wire oRight0_Payload_DataFlag,
	output wire oRight1_IsActive,
	output wire [7:0] oRight1_Payload_Data,
	output wire oRight1_Payload_DataFlag,
	output wire oRight2_IsActive,
	output wire [7:0] oRight2_Payload_Data,
	output wire oRight2_Payload_DataFlag,
	output wire oRight3_IsActive,
	output wire [7:0] oRight3_Payload_Data,
	output wire oRight3_Payload_DataFlag,
	output wire oRight4_IsActive,
	output wire [7:0] oRight4_Payload_Data,
	output wire oRight4_Payload_DataFlag,
	output wire oRight5_IsActive,
	output wire [7:0] oRight5_Payload_Data,
	output wire oRight5_Payload_DataFlag,
	output wire oRight6_IsActive,
	output wire [7:0] oRight6_Payload_Data,
	output wire oRight6_Payload_DataFlag,
	output wire oRight7_IsActive,
	output wire [7:0] oRight7_Payload_Data,
	output wire oRight7_Payload_DataFlag,
	output wire [1:0] oRightAddr,
	output wire oTransactions0,
	output wire oTransactions1,
	output wire oTransactions2,
	output wire oTransactions3,
	output wire oTransactions4,
	output wire oTransactions5,
	output wire oTransactions6,
	output wire oTransactions7,
	output wire oWaitForRestarts0,
	output wire oWaitForRestarts1,
	output wire oWaitForRestarts2,
	output wire oWaitForRestarts3,
	output wire oWaitForRestarts4,
	output wire oWaitForRestarts5,
	output wire oWaitForRestarts6,
	output wire oWaitForRestarts7
);
	// [BEGIN USER SIGNALS]
	// [END USER SIGNALS]
	localparam HiSignal = 1'b1;
	localparam LoSignal = 1'b0;
	wire Zero = 1'b0;
	wire One = 1'b1;
	wire true = 1'b1;
	wire false = 1'b0;
	wire signed [4: 0] leftCount = 5'b01000;
	wire signed [3: 0] rightCount = 4'b0100;
	wire InterconnectModule_L76F13L85T14_InterconnectModule_L77F39T44_Expr = 1'b0;
	wire InterconnectModule_L125F39T43_Expr = 1'b1;
	wire muxLeftData_IsActive;
	wire [7: 0] muxLeftData_Payload_Data;
	wire muxLeftData_Payload_DataFlag;
	wire muxRightData_IsActive;
	wire [7: 0] muxRightData_Payload_Data;
	wire muxRightData_Payload_DataFlag;
	wire restartTransactions;
	wire [2: 0] DuplexMux_iLeftAddr;
	wire DuplexMux_iLeftAddrValid;
	wire [1: 0] DuplexMux_iRightAddr;
	wire DuplexMux_iRightAddrValid;
	wire [9: 0] DuplexMux_oMuxLeftData;
	wire [9: 0] DuplexMux_oMuxRightData;
	wire Encoder_HasActive;
	wire [2: 0] Encoder_MSBIndex;
	wire [7: 0] Encoder_MSBValue;
	wire TransactionDetectors0_iRestart;
	wire TransactionDetectors0_iTXBegin;
	wire TransactionDetectors0_iTXEnd;
	wire TransactionDetectors0_oTransaction;
	wire TransactionDetectors0_oWaitForRestart;
	wire TransactionDetectors1_iRestart;
	wire TransactionDetectors1_iTXBegin;
	wire TransactionDetectors1_iTXEnd;
	wire TransactionDetectors1_oTransaction;
	wire TransactionDetectors1_oWaitForRestart;
	wire TransactionDetectors2_iRestart;
	wire TransactionDetectors2_iTXBegin;
	wire TransactionDetectors2_iTXEnd;
	wire TransactionDetectors2_oTransaction;
	wire TransactionDetectors2_oWaitForRestart;
	wire TransactionDetectors3_iRestart;
	wire TransactionDetectors3_iTXBegin;
	wire TransactionDetectors3_iTXEnd;
	wire TransactionDetectors3_oTransaction;
	wire TransactionDetectors3_oWaitForRestart;
	wire TransactionDetectors4_iRestart;
	wire TransactionDetectors4_iTXBegin;
	wire TransactionDetectors4_iTXEnd;
	wire TransactionDetectors4_oTransaction;
	wire TransactionDetectors4_oWaitForRestart;
	wire TransactionDetectors5_iRestart;
	wire TransactionDetectors5_iTXBegin;
	wire TransactionDetectors5_iTXEnd;
	wire TransactionDetectors5_oTransaction;
	wire TransactionDetectors5_oWaitForRestart;
	wire TransactionDetectors6_iRestart;
	wire TransactionDetectors6_iTXBegin;
	wire TransactionDetectors6_iTXEnd;
	wire TransactionDetectors6_oTransaction;
	wire TransactionDetectors6_oWaitForRestart;
	wire TransactionDetectors7_iRestart;
	wire TransactionDetectors7_iTXBegin;
	wire TransactionDetectors7_iTXEnd;
	wire TransactionDetectors7_oTransaction;
	wire TransactionDetectors7_oWaitForRestart;
	reg InterconnectModule_L76F13L85T14_hasTransaction;
	integer idx;
	wire InterconnectModule_L93F13L96T14_0_InterconnectModule_L95F75T101_Index;
	wire InterconnectModule_L93F13L96T14_1_InterconnectModule_L95F75T101_Index;
	wire InterconnectModule_L93F13L96T14_2_InterconnectModule_L95F75T101_Index;
	wire InterconnectModule_L93F13L96T14_3_InterconnectModule_L95F75T101_Index;
	wire InterconnectModule_L93F13L96T14_4_InterconnectModule_L95F75T101_Index;
	wire InterconnectModule_L93F13L96T14_5_InterconnectModule_L95F75T101_Index;
	wire InterconnectModule_L93F13L96T14_6_InterconnectModule_L95F75T101_Index;
	wire InterconnectModule_L93F13L96T14_7_InterconnectModule_L95F75T101_Index;
	wire [9: 0] DuplexMux_iLeft0_DuplexMux_iLeft_HardLink;
	wire [9: 0] DuplexMux_iLeft1_DuplexMux_iLeft_HardLink;
	wire [9: 0] DuplexMux_iLeft2_DuplexMux_iLeft_HardLink;
	wire [9: 0] DuplexMux_iLeft3_DuplexMux_iLeft_HardLink;
	wire [9: 0] DuplexMux_iLeft4_DuplexMux_iLeft_HardLink;
	wire [9: 0] DuplexMux_iLeft5_DuplexMux_iLeft_HardLink;
	wire [9: 0] DuplexMux_iLeft6_DuplexMux_iLeft_HardLink;
	wire [9: 0] DuplexMux_iLeft7_DuplexMux_iLeft_HardLink;
	wire [2: 0] DuplexMux_iLeftAddr_DuplexMux_iLeftAddr_HardLink;
	wire DuplexMux_iLeftAddrValid_DuplexMux_iLeftAddrValid_HardLink;
	wire [9: 0] DuplexMux_iRight0_DuplexMux_iRight_HardLink;
	wire [9: 0] DuplexMux_iRight1_DuplexMux_iRight_HardLink;
	wire [9: 0] DuplexMux_iRight2_DuplexMux_iRight_HardLink;
	wire [9: 0] DuplexMux_iRight3_DuplexMux_iRight_HardLink;
	wire [1: 0] DuplexMux_iRightAddr_DuplexMux_iRightAddr_HardLink;
	wire DuplexMux_iRightAddrValid_DuplexMux_iRightAddrValid_HardLink;
	wire [9: 0] DuplexMux_oLeft0_DuplexMux_oLeft_HardLink;
	wire [9: 0] DuplexMux_oLeft1_DuplexMux_oLeft_HardLink;
	wire [9: 0] DuplexMux_oLeft2_DuplexMux_oLeft_HardLink;
	wire [9: 0] DuplexMux_oLeft3_DuplexMux_oLeft_HardLink;
	wire [9: 0] DuplexMux_oMuxLeftData_DuplexMux_oMuxLeftData_HardLink;
	wire [9: 0] DuplexMux_oMuxRightData_DuplexMux_oMuxRightData_HardLink;
	wire [9: 0] DuplexMux_oRight0_DuplexMux_oRight_HardLink;
	wire [9: 0] DuplexMux_oRight1_DuplexMux_oRight_HardLink;
	wire [9: 0] DuplexMux_oRight2_DuplexMux_oRight_HardLink;
	wire [9: 0] DuplexMux_oRight3_DuplexMux_oRight_HardLink;
	wire [9: 0] DuplexMux_oRight4_DuplexMux_oRight_HardLink;
	wire [9: 0] DuplexMux_oRight5_DuplexMux_oRight_HardLink;
	wire [9: 0] DuplexMux_oRight6_DuplexMux_oRight_HardLink;
	wire [9: 0] DuplexMux_oRight7_DuplexMux_oRight_HardLink;
	wire Encoder_iValues0_Encoder_iValues_HardLink;
	wire Encoder_iValues1_Encoder_iValues_HardLink;
	wire Encoder_iValues2_Encoder_iValues_HardLink;
	wire Encoder_iValues3_Encoder_iValues_HardLink;
	wire Encoder_iValues4_Encoder_iValues_HardLink;
	wire Encoder_iValues5_Encoder_iValues_HardLink;
	wire Encoder_iValues6_Encoder_iValues_HardLink;
	wire Encoder_iValues7_Encoder_iValues_HardLink;
	wire Encoder_HasActive_Encoder_HasActive_HardLink;
	wire [2: 0] Encoder_MSBIndex_Encoder_MSBIndex_HardLink;
	wire [7: 0] Encoder_MSBValue_Encoder_MSBValue_HardLink;
	wire TransactionDetectors0_iRestart_TransactionDetectors0_iRestart_HardLink;
	wire TransactionDetectors0_iTXBegin_TransactionDetectors0_iTXBegin_HardLink;
	wire TransactionDetectors0_iTXEnd_TransactionDetectors0_iTXEnd_HardLink;
	wire TransactionDetectors0_oTransaction_TransactionDetectors0_oTransaction_HardLink;
	wire TransactionDetectors0_oWaitForRestart_TransactionDetectors0_oWaitForRestart_HardLink;
	wire TransactionDetectors1_iRestart_TransactionDetectors1_iRestart_HardLink;
	wire TransactionDetectors1_iTXBegin_TransactionDetectors1_iTXBegin_HardLink;
	wire TransactionDetectors1_iTXEnd_TransactionDetectors1_iTXEnd_HardLink;
	wire TransactionDetectors1_oTransaction_TransactionDetectors1_oTransaction_HardLink;
	wire TransactionDetectors1_oWaitForRestart_TransactionDetectors1_oWaitForRestart_HardLink;
	wire TransactionDetectors2_iRestart_TransactionDetectors2_iRestart_HardLink;
	wire TransactionDetectors2_iTXBegin_TransactionDetectors2_iTXBegin_HardLink;
	wire TransactionDetectors2_iTXEnd_TransactionDetectors2_iTXEnd_HardLink;
	wire TransactionDetectors2_oTransaction_TransactionDetectors2_oTransaction_HardLink;
	wire TransactionDetectors2_oWaitForRestart_TransactionDetectors2_oWaitForRestart_HardLink;
	wire TransactionDetectors3_iRestart_TransactionDetectors3_iRestart_HardLink;
	wire TransactionDetectors3_iTXBegin_TransactionDetectors3_iTXBegin_HardLink;
	wire TransactionDetectors3_iTXEnd_TransactionDetectors3_iTXEnd_HardLink;
	wire TransactionDetectors3_oTransaction_TransactionDetectors3_oTransaction_HardLink;
	wire TransactionDetectors3_oWaitForRestart_TransactionDetectors3_oWaitForRestart_HardLink;
	wire TransactionDetectors4_iRestart_TransactionDetectors4_iRestart_HardLink;
	wire TransactionDetectors4_iTXBegin_TransactionDetectors4_iTXBegin_HardLink;
	wire TransactionDetectors4_iTXEnd_TransactionDetectors4_iTXEnd_HardLink;
	wire TransactionDetectors4_oTransaction_TransactionDetectors4_oTransaction_HardLink;
	wire TransactionDetectors4_oWaitForRestart_TransactionDetectors4_oWaitForRestart_HardLink;
	wire TransactionDetectors5_iRestart_TransactionDetectors5_iRestart_HardLink;
	wire TransactionDetectors5_iTXBegin_TransactionDetectors5_iTXBegin_HardLink;
	wire TransactionDetectors5_iTXEnd_TransactionDetectors5_iTXEnd_HardLink;
	wire TransactionDetectors5_oTransaction_TransactionDetectors5_oTransaction_HardLink;
	wire TransactionDetectors5_oWaitForRestart_TransactionDetectors5_oWaitForRestart_HardLink;
	wire TransactionDetectors6_iRestart_TransactionDetectors6_iRestart_HardLink;
	wire TransactionDetectors6_iTXBegin_TransactionDetectors6_iTXBegin_HardLink;
	wire TransactionDetectors6_iTXEnd_TransactionDetectors6_iTXEnd_HardLink;
	wire TransactionDetectors6_oTransaction_TransactionDetectors6_oTransaction_HardLink;
	wire TransactionDetectors6_oWaitForRestart_TransactionDetectors6_oWaitForRestart_HardLink;
	wire TransactionDetectors7_iRestart_TransactionDetectors7_iRestart_HardLink;
	wire TransactionDetectors7_iTXBegin_TransactionDetectors7_iTXBegin_HardLink;
	wire TransactionDetectors7_iTXEnd_TransactionDetectors7_iTXEnd_HardLink;
	wire TransactionDetectors7_oTransaction_TransactionDetectors7_oTransaction_HardLink;
	wire TransactionDetectors7_oWaitForRestart_TransactionDetectors7_oWaitForRestart_HardLink;
	wire InterconnectModule_L76F13L85T14_InterconnectModule_L84F24T39_Expr;
	wire InterconnectModule_L76F13L85T14_InterconnectModule_L84F24T39_Expr_1;
	wire [9: 0] InterconnectModule_L93F13L96T14_0_InterconnectModule_L95F38T101_Expr;
	wire [9: 0] InterconnectModule_L93F13L96T14_0_InterconnectModule_L95F38T101_Expr_1;
	wire [9: 0] InterconnectModule_L93F13L96T14_0_InterconnectModule_L95F38T101_Expr_2;
	wire InterconnectModule_L93F13L96T14_0_InterconnectModule_L95F74T101_Expr;
	wire InterconnectModule_L93F13L96T14_0_InterconnectModule_L95F74T101_Expr_1;
	wire [9: 0] InterconnectModule_L93F13L96T14_1_InterconnectModule_L95F38T101_Expr;
	wire [9: 0] InterconnectModule_L93F13L96T14_1_InterconnectModule_L95F38T101_Expr_1;
	wire [9: 0] InterconnectModule_L93F13L96T14_1_InterconnectModule_L95F38T101_Expr_2;
	wire InterconnectModule_L93F13L96T14_1_InterconnectModule_L95F74T101_Expr;
	wire InterconnectModule_L93F13L96T14_1_InterconnectModule_L95F74T101_Expr_1;
	wire [9: 0] InterconnectModule_L93F13L96T14_2_InterconnectModule_L95F38T101_Expr;
	wire [9: 0] InterconnectModule_L93F13L96T14_2_InterconnectModule_L95F38T101_Expr_1;
	wire [9: 0] InterconnectModule_L93F13L96T14_2_InterconnectModule_L95F38T101_Expr_2;
	wire InterconnectModule_L93F13L96T14_2_InterconnectModule_L95F74T101_Expr;
	wire InterconnectModule_L93F13L96T14_2_InterconnectModule_L95F74T101_Expr_1;
	wire [9: 0] InterconnectModule_L93F13L96T14_3_InterconnectModule_L95F38T101_Expr;
	wire [9: 0] InterconnectModule_L93F13L96T14_3_InterconnectModule_L95F38T101_Expr_1;
	wire [9: 0] InterconnectModule_L93F13L96T14_3_InterconnectModule_L95F38T101_Expr_2;
	wire InterconnectModule_L93F13L96T14_3_InterconnectModule_L95F74T101_Expr;
	wire InterconnectModule_L93F13L96T14_3_InterconnectModule_L95F74T101_Expr_1;
	wire [9: 0] InterconnectModule_L93F13L96T14_4_InterconnectModule_L95F38T101_Expr;
	wire [9: 0] InterconnectModule_L93F13L96T14_4_InterconnectModule_L95F38T101_Expr_1;
	wire [9: 0] InterconnectModule_L93F13L96T14_4_InterconnectModule_L95F38T101_Expr_2;
	wire InterconnectModule_L93F13L96T14_4_InterconnectModule_L95F74T101_Expr;
	wire InterconnectModule_L93F13L96T14_4_InterconnectModule_L95F74T101_Expr_1;
	wire [9: 0] InterconnectModule_L93F13L96T14_5_InterconnectModule_L95F38T101_Expr;
	wire [9: 0] InterconnectModule_L93F13L96T14_5_InterconnectModule_L95F38T101_Expr_1;
	wire [9: 0] InterconnectModule_L93F13L96T14_5_InterconnectModule_L95F38T101_Expr_2;
	wire InterconnectModule_L93F13L96T14_5_InterconnectModule_L95F74T101_Expr;
	wire InterconnectModule_L93F13L96T14_5_InterconnectModule_L95F74T101_Expr_1;
	wire [9: 0] InterconnectModule_L93F13L96T14_6_InterconnectModule_L95F38T101_Expr;
	wire [9: 0] InterconnectModule_L93F13L96T14_6_InterconnectModule_L95F38T101_Expr_1;
	wire [9: 0] InterconnectModule_L93F13L96T14_6_InterconnectModule_L95F38T101_Expr_2;
	wire InterconnectModule_L93F13L96T14_6_InterconnectModule_L95F74T101_Expr;
	wire InterconnectModule_L93F13L96T14_6_InterconnectModule_L95F74T101_Expr_1;
	wire [9: 0] InterconnectModule_L93F13L96T14_7_InterconnectModule_L95F38T101_Expr;
	wire [9: 0] InterconnectModule_L93F13L96T14_7_InterconnectModule_L95F38T101_Expr_1;
	wire [9: 0] InterconnectModule_L93F13L96T14_7_InterconnectModule_L95F38T101_Expr_2;
	wire InterconnectModule_L93F13L96T14_7_InterconnectModule_L95F74T101_Expr;
	wire InterconnectModule_L93F13L96T14_7_InterconnectModule_L95F74T101_Expr_1;
	wire InterconnectModule_L98F13L108T14_0_InterconnectModule_L105F36T54_Expr;
	wire InterconnectModule_L98F13L108T14_0_InterconnectModule_L105F36T54_Expr_1;
	wire InterconnectModule_L98F13L108T14_1_InterconnectModule_L105F36T54_Expr;
	wire InterconnectModule_L98F13L108T14_1_InterconnectModule_L105F36T54_Expr_1;
	wire InterconnectModule_L98F13L108T14_2_InterconnectModule_L105F36T54_Expr;
	wire InterconnectModule_L98F13L108T14_2_InterconnectModule_L105F36T54_Expr_1;
	wire InterconnectModule_L98F13L108T14_3_InterconnectModule_L105F36T54_Expr;
	wire InterconnectModule_L98F13L108T14_3_InterconnectModule_L105F36T54_Expr_1;
	wire InterconnectModule_L98F13L108T14_4_InterconnectModule_L105F36T54_Expr;
	wire InterconnectModule_L98F13L108T14_4_InterconnectModule_L105F36T54_Expr_1;
	wire InterconnectModule_L98F13L108T14_5_InterconnectModule_L105F36T54_Expr;
	wire InterconnectModule_L98F13L108T14_5_InterconnectModule_L105F36T54_Expr_1;
	wire InterconnectModule_L98F13L108T14_6_InterconnectModule_L105F36T54_Expr;
	wire InterconnectModule_L98F13L108T14_6_InterconnectModule_L105F36T54_Expr_1;
	wire InterconnectModule_L98F13L108T14_7_InterconnectModule_L105F36T54_Expr;
	wire InterconnectModule_L98F13L108T14_7_InterconnectModule_L105F36T54_Expr_1;
	wire [9 : 0] Inputs_iLeft [0 : 7];
	wire [9 : 0] Inputs_iRight [0 : 3];
	wire ActiveTransactions [0 : 7];
	wire [9 : 0] muxLeft [0 : 3];
	wire [9 : 0] muxRight [0 : 7];
	wire Transactions [0 : 7];
	wire TXBegin [0 : 7];
	wire WaitForRestarts [0 : 7];
	wire [9 : 0] DuplexMux_iLeft [0 : 7];
	wire [9 : 0] DuplexMux_iRight [0 : 3];
	wire [9 : 0] DuplexMux_oLeft [0 : 3];
	wire [9 : 0] DuplexMux_oRight [0 : 7];
	wire Encoder_iValues [0 : 7];
	wire BoardSignals_Clock;
	wire BoardSignals_Reset;
	wire BoardSignals_Running;
	wire BoardSignals_Starting;
	wire BoardSignals_Started;
	reg InternalReset = 1'b0;
	work_Quokka_BoardSignalsProc BoardSignalsConnection(BoardSignals_Clock, BoardSignals_Reset, BoardSignals_Running, BoardSignals_Starting, BoardSignals_Started, Clock, Reset, InternalReset);
	assign InterconnectModule_L76F13L85T14_InterconnectModule_L84F24T39_Expr = ~InterconnectModule_L76F13L85T14_InterconnectModule_L84F24T39_Expr_1;
	assign InterconnectModule_L93F13L96T14_0_InterconnectModule_L95F38T101_Expr = InterconnectModule_L93F13L96T14_0_InterconnectModule_L95F38T101_Expr_1 & InterconnectModule_L93F13L96T14_0_InterconnectModule_L95F38T101_Expr_2;
	assign InterconnectModule_L93F13L96T14_0_InterconnectModule_L95F74T101_Expr = ~InterconnectModule_L93F13L96T14_0_InterconnectModule_L95F74T101_Expr_1;
	assign InterconnectModule_L93F13L96T14_1_InterconnectModule_L95F38T101_Expr = InterconnectModule_L93F13L96T14_1_InterconnectModule_L95F38T101_Expr_1 & InterconnectModule_L93F13L96T14_1_InterconnectModule_L95F38T101_Expr_2;
	assign InterconnectModule_L93F13L96T14_1_InterconnectModule_L95F74T101_Expr = ~InterconnectModule_L93F13L96T14_1_InterconnectModule_L95F74T101_Expr_1;
	assign InterconnectModule_L93F13L96T14_2_InterconnectModule_L95F38T101_Expr = InterconnectModule_L93F13L96T14_2_InterconnectModule_L95F38T101_Expr_1 & InterconnectModule_L93F13L96T14_2_InterconnectModule_L95F38T101_Expr_2;
	assign InterconnectModule_L93F13L96T14_2_InterconnectModule_L95F74T101_Expr = ~InterconnectModule_L93F13L96T14_2_InterconnectModule_L95F74T101_Expr_1;
	assign InterconnectModule_L93F13L96T14_3_InterconnectModule_L95F38T101_Expr = InterconnectModule_L93F13L96T14_3_InterconnectModule_L95F38T101_Expr_1 & InterconnectModule_L93F13L96T14_3_InterconnectModule_L95F38T101_Expr_2;
	assign InterconnectModule_L93F13L96T14_3_InterconnectModule_L95F74T101_Expr = ~InterconnectModule_L93F13L96T14_3_InterconnectModule_L95F74T101_Expr_1;
	assign InterconnectModule_L93F13L96T14_4_InterconnectModule_L95F38T101_Expr = InterconnectModule_L93F13L96T14_4_InterconnectModule_L95F38T101_Expr_1 & InterconnectModule_L93F13L96T14_4_InterconnectModule_L95F38T101_Expr_2;
	assign InterconnectModule_L93F13L96T14_4_InterconnectModule_L95F74T101_Expr = ~InterconnectModule_L93F13L96T14_4_InterconnectModule_L95F74T101_Expr_1;
	assign InterconnectModule_L93F13L96T14_5_InterconnectModule_L95F38T101_Expr = InterconnectModule_L93F13L96T14_5_InterconnectModule_L95F38T101_Expr_1 & InterconnectModule_L93F13L96T14_5_InterconnectModule_L95F38T101_Expr_2;
	assign InterconnectModule_L93F13L96T14_5_InterconnectModule_L95F74T101_Expr = ~InterconnectModule_L93F13L96T14_5_InterconnectModule_L95F74T101_Expr_1;
	assign InterconnectModule_L93F13L96T14_6_InterconnectModule_L95F38T101_Expr = InterconnectModule_L93F13L96T14_6_InterconnectModule_L95F38T101_Expr_1 & InterconnectModule_L93F13L96T14_6_InterconnectModule_L95F38T101_Expr_2;
	assign InterconnectModule_L93F13L96T14_6_InterconnectModule_L95F74T101_Expr = ~InterconnectModule_L93F13L96T14_6_InterconnectModule_L95F74T101_Expr_1;
	assign InterconnectModule_L93F13L96T14_7_InterconnectModule_L95F38T101_Expr = InterconnectModule_L93F13L96T14_7_InterconnectModule_L95F38T101_Expr_1 & InterconnectModule_L93F13L96T14_7_InterconnectModule_L95F38T101_Expr_2;
	assign InterconnectModule_L93F13L96T14_7_InterconnectModule_L95F74T101_Expr = ~InterconnectModule_L93F13L96T14_7_InterconnectModule_L95F74T101_Expr_1;
	assign InterconnectModule_L98F13L108T14_0_InterconnectModule_L105F36T54_Expr = ~InterconnectModule_L98F13L108T14_0_InterconnectModule_L105F36T54_Expr_1;
	assign InterconnectModule_L98F13L108T14_1_InterconnectModule_L105F36T54_Expr = ~InterconnectModule_L98F13L108T14_1_InterconnectModule_L105F36T54_Expr_1;
	assign InterconnectModule_L98F13L108T14_2_InterconnectModule_L105F36T54_Expr = ~InterconnectModule_L98F13L108T14_2_InterconnectModule_L105F36T54_Expr_1;
	assign InterconnectModule_L98F13L108T14_3_InterconnectModule_L105F36T54_Expr = ~InterconnectModule_L98F13L108T14_3_InterconnectModule_L105F36T54_Expr_1;
	assign InterconnectModule_L98F13L108T14_4_InterconnectModule_L105F36T54_Expr = ~InterconnectModule_L98F13L108T14_4_InterconnectModule_L105F36T54_Expr_1;
	assign InterconnectModule_L98F13L108T14_5_InterconnectModule_L105F36T54_Expr = ~InterconnectModule_L98F13L108T14_5_InterconnectModule_L105F36T54_Expr_1;
	assign InterconnectModule_L98F13L108T14_6_InterconnectModule_L105F36T54_Expr = ~InterconnectModule_L98F13L108T14_6_InterconnectModule_L105F36T54_Expr_1;
	assign InterconnectModule_L98F13L108T14_7_InterconnectModule_L105F36T54_Expr = ~InterconnectModule_L98F13L108T14_7_InterconnectModule_L105F36T54_Expr_1;
	AXILikeInteconnectModule_TopLevel_DuplexMux
	AXILikeInteconnectModule_TopLevel_DuplexMux
	(
		// [BEGIN USER MAP FOR DuplexMux]
		// [END USER MAP FOR DuplexMux]
		.iLeft0 (DuplexMux_iLeft0_DuplexMux_iLeft_HardLink),
		.iLeft1 (DuplexMux_iLeft1_DuplexMux_iLeft_HardLink),
		.iLeft2 (DuplexMux_iLeft2_DuplexMux_iLeft_HardLink),
		.iLeft3 (DuplexMux_iLeft3_DuplexMux_iLeft_HardLink),
		.iLeft4 (DuplexMux_iLeft4_DuplexMux_iLeft_HardLink),
		.iLeft5 (DuplexMux_iLeft5_DuplexMux_iLeft_HardLink),
		.iLeft6 (DuplexMux_iLeft6_DuplexMux_iLeft_HardLink),
		.iLeft7 (DuplexMux_iLeft7_DuplexMux_iLeft_HardLink),
		.iLeftAddr (DuplexMux_iLeftAddr_DuplexMux_iLeftAddr_HardLink),
		.iLeftAddrValid (DuplexMux_iLeftAddrValid_DuplexMux_iLeftAddrValid_HardLink),
		.iRight0 (DuplexMux_iRight0_DuplexMux_iRight_HardLink),
		.iRight1 (DuplexMux_iRight1_DuplexMux_iRight_HardLink),
		.iRight2 (DuplexMux_iRight2_DuplexMux_iRight_HardLink),
		.iRight3 (DuplexMux_iRight3_DuplexMux_iRight_HardLink),
		.iRightAddr (DuplexMux_iRightAddr_DuplexMux_iRightAddr_HardLink),
		.iRightAddrValid (DuplexMux_iRightAddrValid_DuplexMux_iRightAddrValid_HardLink),
		.oLeft0 (DuplexMux_oLeft0_DuplexMux_oLeft_HardLink),
		.oLeft1 (DuplexMux_oLeft1_DuplexMux_oLeft_HardLink),
		.oLeft2 (DuplexMux_oLeft2_DuplexMux_oLeft_HardLink),
		.oLeft3 (DuplexMux_oLeft3_DuplexMux_oLeft_HardLink),
		.oMuxLeftData (DuplexMux_oMuxLeftData_DuplexMux_oMuxLeftData_HardLink),
		.oMuxRightData (DuplexMux_oMuxRightData_DuplexMux_oMuxRightData_HardLink),
		.oRight0 (DuplexMux_oRight0_DuplexMux_oRight_HardLink),
		.oRight1 (DuplexMux_oRight1_DuplexMux_oRight_HardLink),
		.oRight2 (DuplexMux_oRight2_DuplexMux_oRight_HardLink),
		.oRight3 (DuplexMux_oRight3_DuplexMux_oRight_HardLink),
		.oRight4 (DuplexMux_oRight4_DuplexMux_oRight_HardLink),
		.oRight5 (DuplexMux_oRight5_DuplexMux_oRight_HardLink),
		.oRight6 (DuplexMux_oRight6_DuplexMux_oRight_HardLink),
		.oRight7 (DuplexMux_oRight7_DuplexMux_oRight_HardLink)
	);
	AXILikeInteconnectModule_TopLevel_Encoder
	AXILikeInteconnectModule_TopLevel_Encoder
	(
		// [BEGIN USER MAP FOR Encoder]
		// [END USER MAP FOR Encoder]
		.iValues0 (Encoder_iValues0_Encoder_iValues_HardLink),
		.iValues1 (Encoder_iValues1_Encoder_iValues_HardLink),
		.iValues2 (Encoder_iValues2_Encoder_iValues_HardLink),
		.iValues3 (Encoder_iValues3_Encoder_iValues_HardLink),
		.iValues4 (Encoder_iValues4_Encoder_iValues_HardLink),
		.iValues5 (Encoder_iValues5_Encoder_iValues_HardLink),
		.iValues6 (Encoder_iValues6_Encoder_iValues_HardLink),
		.iValues7 (Encoder_iValues7_Encoder_iValues_HardLink),
		.HasActive (Encoder_HasActive_Encoder_HasActive_HardLink),
		.MSBIndex (Encoder_MSBIndex_Encoder_MSBIndex_HardLink),
		.MSBValue (Encoder_MSBValue_Encoder_MSBValue_HardLink)
	);
	AXILikeInteconnectModule_TopLevel_TransactionDetectors0
	AXILikeInteconnectModule_TopLevel_TransactionDetectors0
	(
		// [BEGIN USER MAP FOR TransactionDetectors0]
		// [END USER MAP FOR TransactionDetectors0]
		.BoardSignals_Clock (BoardSignals_Clock),
		.BoardSignals_Reset (BoardSignals_Reset),
		.BoardSignals_Running (BoardSignals_Running),
		.BoardSignals_Starting (BoardSignals_Starting),
		.BoardSignals_Started (BoardSignals_Started),
		.iRestart (TransactionDetectors0_iRestart_TransactionDetectors0_iRestart_HardLink),
		.iTXBegin (TransactionDetectors0_iTXBegin_TransactionDetectors0_iTXBegin_HardLink),
		.iTXEnd (TransactionDetectors0_iTXEnd_TransactionDetectors0_iTXEnd_HardLink),
		.oTransaction (TransactionDetectors0_oTransaction_TransactionDetectors0_oTransaction_HardLink),
		.oWaitForRestart (TransactionDetectors0_oWaitForRestart_TransactionDetectors0_oWaitForRestart_HardLink)
	);
	AXILikeInteconnectModule_TopLevel_TransactionDetectors1
	AXILikeInteconnectModule_TopLevel_TransactionDetectors1
	(
		// [BEGIN USER MAP FOR TransactionDetectors1]
		// [END USER MAP FOR TransactionDetectors1]
		.BoardSignals_Clock (BoardSignals_Clock),
		.BoardSignals_Reset (BoardSignals_Reset),
		.BoardSignals_Running (BoardSignals_Running),
		.BoardSignals_Starting (BoardSignals_Starting),
		.BoardSignals_Started (BoardSignals_Started),
		.iRestart (TransactionDetectors1_iRestart_TransactionDetectors1_iRestart_HardLink),
		.iTXBegin (TransactionDetectors1_iTXBegin_TransactionDetectors1_iTXBegin_HardLink),
		.iTXEnd (TransactionDetectors1_iTXEnd_TransactionDetectors1_iTXEnd_HardLink),
		.oTransaction (TransactionDetectors1_oTransaction_TransactionDetectors1_oTransaction_HardLink),
		.oWaitForRestart (TransactionDetectors1_oWaitForRestart_TransactionDetectors1_oWaitForRestart_HardLink)
	);
	AXILikeInteconnectModule_TopLevel_TransactionDetectors2
	AXILikeInteconnectModule_TopLevel_TransactionDetectors2
	(
		// [BEGIN USER MAP FOR TransactionDetectors2]
		// [END USER MAP FOR TransactionDetectors2]
		.BoardSignals_Clock (BoardSignals_Clock),
		.BoardSignals_Reset (BoardSignals_Reset),
		.BoardSignals_Running (BoardSignals_Running),
		.BoardSignals_Starting (BoardSignals_Starting),
		.BoardSignals_Started (BoardSignals_Started),
		.iRestart (TransactionDetectors2_iRestart_TransactionDetectors2_iRestart_HardLink),
		.iTXBegin (TransactionDetectors2_iTXBegin_TransactionDetectors2_iTXBegin_HardLink),
		.iTXEnd (TransactionDetectors2_iTXEnd_TransactionDetectors2_iTXEnd_HardLink),
		.oTransaction (TransactionDetectors2_oTransaction_TransactionDetectors2_oTransaction_HardLink),
		.oWaitForRestart (TransactionDetectors2_oWaitForRestart_TransactionDetectors2_oWaitForRestart_HardLink)
	);
	AXILikeInteconnectModule_TopLevel_TransactionDetectors3
	AXILikeInteconnectModule_TopLevel_TransactionDetectors3
	(
		// [BEGIN USER MAP FOR TransactionDetectors3]
		// [END USER MAP FOR TransactionDetectors3]
		.BoardSignals_Clock (BoardSignals_Clock),
		.BoardSignals_Reset (BoardSignals_Reset),
		.BoardSignals_Running (BoardSignals_Running),
		.BoardSignals_Starting (BoardSignals_Starting),
		.BoardSignals_Started (BoardSignals_Started),
		.iRestart (TransactionDetectors3_iRestart_TransactionDetectors3_iRestart_HardLink),
		.iTXBegin (TransactionDetectors3_iTXBegin_TransactionDetectors3_iTXBegin_HardLink),
		.iTXEnd (TransactionDetectors3_iTXEnd_TransactionDetectors3_iTXEnd_HardLink),
		.oTransaction (TransactionDetectors3_oTransaction_TransactionDetectors3_oTransaction_HardLink),
		.oWaitForRestart (TransactionDetectors3_oWaitForRestart_TransactionDetectors3_oWaitForRestart_HardLink)
	);
	AXILikeInteconnectModule_TopLevel_TransactionDetectors4
	AXILikeInteconnectModule_TopLevel_TransactionDetectors4
	(
		// [BEGIN USER MAP FOR TransactionDetectors4]
		// [END USER MAP FOR TransactionDetectors4]
		.BoardSignals_Clock (BoardSignals_Clock),
		.BoardSignals_Reset (BoardSignals_Reset),
		.BoardSignals_Running (BoardSignals_Running),
		.BoardSignals_Starting (BoardSignals_Starting),
		.BoardSignals_Started (BoardSignals_Started),
		.iRestart (TransactionDetectors4_iRestart_TransactionDetectors4_iRestart_HardLink),
		.iTXBegin (TransactionDetectors4_iTXBegin_TransactionDetectors4_iTXBegin_HardLink),
		.iTXEnd (TransactionDetectors4_iTXEnd_TransactionDetectors4_iTXEnd_HardLink),
		.oTransaction (TransactionDetectors4_oTransaction_TransactionDetectors4_oTransaction_HardLink),
		.oWaitForRestart (TransactionDetectors4_oWaitForRestart_TransactionDetectors4_oWaitForRestart_HardLink)
	);
	AXILikeInteconnectModule_TopLevel_TransactionDetectors5
	AXILikeInteconnectModule_TopLevel_TransactionDetectors5
	(
		// [BEGIN USER MAP FOR TransactionDetectors5]
		// [END USER MAP FOR TransactionDetectors5]
		.BoardSignals_Clock (BoardSignals_Clock),
		.BoardSignals_Reset (BoardSignals_Reset),
		.BoardSignals_Running (BoardSignals_Running),
		.BoardSignals_Starting (BoardSignals_Starting),
		.BoardSignals_Started (BoardSignals_Started),
		.iRestart (TransactionDetectors5_iRestart_TransactionDetectors5_iRestart_HardLink),
		.iTXBegin (TransactionDetectors5_iTXBegin_TransactionDetectors5_iTXBegin_HardLink),
		.iTXEnd (TransactionDetectors5_iTXEnd_TransactionDetectors5_iTXEnd_HardLink),
		.oTransaction (TransactionDetectors5_oTransaction_TransactionDetectors5_oTransaction_HardLink),
		.oWaitForRestart (TransactionDetectors5_oWaitForRestart_TransactionDetectors5_oWaitForRestart_HardLink)
	);
	AXILikeInteconnectModule_TopLevel_TransactionDetectors6
	AXILikeInteconnectModule_TopLevel_TransactionDetectors6
	(
		// [BEGIN USER MAP FOR TransactionDetectors6]
		// [END USER MAP FOR TransactionDetectors6]
		.BoardSignals_Clock (BoardSignals_Clock),
		.BoardSignals_Reset (BoardSignals_Reset),
		.BoardSignals_Running (BoardSignals_Running),
		.BoardSignals_Starting (BoardSignals_Starting),
		.BoardSignals_Started (BoardSignals_Started),
		.iRestart (TransactionDetectors6_iRestart_TransactionDetectors6_iRestart_HardLink),
		.iTXBegin (TransactionDetectors6_iTXBegin_TransactionDetectors6_iTXBegin_HardLink),
		.iTXEnd (TransactionDetectors6_iTXEnd_TransactionDetectors6_iTXEnd_HardLink),
		.oTransaction (TransactionDetectors6_oTransaction_TransactionDetectors6_oTransaction_HardLink),
		.oWaitForRestart (TransactionDetectors6_oWaitForRestart_TransactionDetectors6_oWaitForRestart_HardLink)
	);
	AXILikeInteconnectModule_TopLevel_TransactionDetectors7
	AXILikeInteconnectModule_TopLevel_TransactionDetectors7
	(
		// [BEGIN USER MAP FOR TransactionDetectors7]
		// [END USER MAP FOR TransactionDetectors7]
		.BoardSignals_Clock (BoardSignals_Clock),
		.BoardSignals_Reset (BoardSignals_Reset),
		.BoardSignals_Running (BoardSignals_Running),
		.BoardSignals_Starting (BoardSignals_Starting),
		.BoardSignals_Started (BoardSignals_Started),
		.iRestart (TransactionDetectors7_iRestart_TransactionDetectors7_iRestart_HardLink),
		.iTXBegin (TransactionDetectors7_iTXBegin_TransactionDetectors7_iTXBegin_HardLink),
		.iTXEnd (TransactionDetectors7_iTXEnd_TransactionDetectors7_iTXEnd_HardLink),
		.oTransaction (TransactionDetectors7_oTransaction_TransactionDetectors7_oTransaction_HardLink),
		.oWaitForRestart (TransactionDetectors7_oWaitForRestart_TransactionDetectors7_oWaitForRestart_HardLink)
	);
	always @ (*)
	begin
		idx = 0;
		InterconnectModule_L76F13L85T14_hasTransaction = InterconnectModule_L76F13L85T14_InterconnectModule_L77F39T44_Expr;
		for (idx = 0; (idx < 8); idx = (idx + 1))
		begin
			InterconnectModule_L76F13L85T14_hasTransaction = (InterconnectModule_L76F13L85T14_hasTransaction | ActiveTransactions[idx]);
		end
	end
	assign InterconnectModule_L76F13L85T14_InterconnectModule_L84F24T39_Expr_1 = InterconnectModule_L76F13L85T14_hasTransaction;
	assign InterconnectModule_L93F13L96T14_0_InterconnectModule_L95F38T101_Expr_1 = { {9{1'b0}}, Inputs_iLeft[0][0] };
	assign InterconnectModule_L93F13L96T14_0_InterconnectModule_L95F38T101_Expr_2 = { {9{1'b0}}, InterconnectModule_L93F13L96T14_0_InterconnectModule_L95F74T101_Expr };
	assign InterconnectModule_L93F13L96T14_0_InterconnectModule_L95F74T101_Expr_1 = InterconnectModule_L93F13L96T14_0_InterconnectModule_L95F75T101_Index;
	assign InterconnectModule_L93F13L96T14_1_InterconnectModule_L95F38T101_Expr_1 = { {9{1'b0}}, Inputs_iLeft[1][0] };
	assign InterconnectModule_L93F13L96T14_1_InterconnectModule_L95F38T101_Expr_2 = { {9{1'b0}}, InterconnectModule_L93F13L96T14_1_InterconnectModule_L95F74T101_Expr };
	assign InterconnectModule_L93F13L96T14_1_InterconnectModule_L95F74T101_Expr_1 = InterconnectModule_L93F13L96T14_1_InterconnectModule_L95F75T101_Index;
	assign InterconnectModule_L93F13L96T14_2_InterconnectModule_L95F38T101_Expr_1 = { {9{1'b0}}, Inputs_iLeft[2][0] };
	assign InterconnectModule_L93F13L96T14_2_InterconnectModule_L95F38T101_Expr_2 = { {9{1'b0}}, InterconnectModule_L93F13L96T14_2_InterconnectModule_L95F74T101_Expr };
	assign InterconnectModule_L93F13L96T14_2_InterconnectModule_L95F74T101_Expr_1 = InterconnectModule_L93F13L96T14_2_InterconnectModule_L95F75T101_Index;
	assign InterconnectModule_L93F13L96T14_3_InterconnectModule_L95F38T101_Expr_1 = { {9{1'b0}}, Inputs_iLeft[3][0] };
	assign InterconnectModule_L93F13L96T14_3_InterconnectModule_L95F38T101_Expr_2 = { {9{1'b0}}, InterconnectModule_L93F13L96T14_3_InterconnectModule_L95F74T101_Expr };
	assign InterconnectModule_L93F13L96T14_3_InterconnectModule_L95F74T101_Expr_1 = InterconnectModule_L93F13L96T14_3_InterconnectModule_L95F75T101_Index;
	assign InterconnectModule_L93F13L96T14_4_InterconnectModule_L95F38T101_Expr_1 = { {9{1'b0}}, Inputs_iLeft[4][0] };
	assign InterconnectModule_L93F13L96T14_4_InterconnectModule_L95F38T101_Expr_2 = { {9{1'b0}}, InterconnectModule_L93F13L96T14_4_InterconnectModule_L95F74T101_Expr };
	assign InterconnectModule_L93F13L96T14_4_InterconnectModule_L95F74T101_Expr_1 = InterconnectModule_L93F13L96T14_4_InterconnectModule_L95F75T101_Index;
	assign InterconnectModule_L93F13L96T14_5_InterconnectModule_L95F38T101_Expr_1 = { {9{1'b0}}, Inputs_iLeft[5][0] };
	assign InterconnectModule_L93F13L96T14_5_InterconnectModule_L95F38T101_Expr_2 = { {9{1'b0}}, InterconnectModule_L93F13L96T14_5_InterconnectModule_L95F74T101_Expr };
	assign InterconnectModule_L93F13L96T14_5_InterconnectModule_L95F74T101_Expr_1 = InterconnectModule_L93F13L96T14_5_InterconnectModule_L95F75T101_Index;
	assign InterconnectModule_L93F13L96T14_6_InterconnectModule_L95F38T101_Expr_1 = { {9{1'b0}}, Inputs_iLeft[6][0] };
	assign InterconnectModule_L93F13L96T14_6_InterconnectModule_L95F38T101_Expr_2 = { {9{1'b0}}, InterconnectModule_L93F13L96T14_6_InterconnectModule_L95F74T101_Expr };
	assign InterconnectModule_L93F13L96T14_6_InterconnectModule_L95F74T101_Expr_1 = InterconnectModule_L93F13L96T14_6_InterconnectModule_L95F75T101_Index;
	assign InterconnectModule_L93F13L96T14_7_InterconnectModule_L95F38T101_Expr_1 = { {9{1'b0}}, Inputs_iLeft[7][0] };
	assign InterconnectModule_L93F13L96T14_7_InterconnectModule_L95F38T101_Expr_2 = { {9{1'b0}}, InterconnectModule_L93F13L96T14_7_InterconnectModule_L95F74T101_Expr };
	assign InterconnectModule_L93F13L96T14_7_InterconnectModule_L95F74T101_Expr_1 = InterconnectModule_L93F13L96T14_7_InterconnectModule_L95F75T101_Index;
	assign InterconnectModule_L98F13L108T14_0_InterconnectModule_L105F36T54_Expr_1 = Encoder_HasActive;
	assign InterconnectModule_L98F13L108T14_1_InterconnectModule_L105F36T54_Expr_1 = Encoder_HasActive;
	assign InterconnectModule_L98F13L108T14_2_InterconnectModule_L105F36T54_Expr_1 = Encoder_HasActive;
	assign InterconnectModule_L98F13L108T14_3_InterconnectModule_L105F36T54_Expr_1 = Encoder_HasActive;
	assign InterconnectModule_L98F13L108T14_4_InterconnectModule_L105F36T54_Expr_1 = Encoder_HasActive;
	assign InterconnectModule_L98F13L108T14_5_InterconnectModule_L105F36T54_Expr_1 = Encoder_HasActive;
	assign InterconnectModule_L98F13L108T14_6_InterconnectModule_L105F36T54_Expr_1 = Encoder_HasActive;
	assign InterconnectModule_L98F13L108T14_7_InterconnectModule_L105F36T54_Expr_1 = Encoder_HasActive;
	assign Inputs_iLeft[0][9] = iLeft0_Payload_DataFlag;
	assign Inputs_iLeft[0][8:1] = iLeft0_Payload_Data;
	assign Inputs_iLeft[0][0] = iLeft0_IsActive;
	assign Inputs_iLeft[1][9] = iLeft1_Payload_DataFlag;
	assign Inputs_iLeft[1][8:1] = iLeft1_Payload_Data;
	assign Inputs_iLeft[1][0] = iLeft1_IsActive;
	assign Inputs_iLeft[2][9] = iLeft2_Payload_DataFlag;
	assign Inputs_iLeft[2][8:1] = iLeft2_Payload_Data;
	assign Inputs_iLeft[2][0] = iLeft2_IsActive;
	assign Inputs_iLeft[3][9] = iLeft3_Payload_DataFlag;
	assign Inputs_iLeft[3][8:1] = iLeft3_Payload_Data;
	assign Inputs_iLeft[3][0] = iLeft3_IsActive;
	assign Inputs_iLeft[4][9] = iLeft4_Payload_DataFlag;
	assign Inputs_iLeft[4][8:1] = iLeft4_Payload_Data;
	assign Inputs_iLeft[4][0] = iLeft4_IsActive;
	assign Inputs_iLeft[5][9] = iLeft5_Payload_DataFlag;
	assign Inputs_iLeft[5][8:1] = iLeft5_Payload_Data;
	assign Inputs_iLeft[5][0] = iLeft5_IsActive;
	assign Inputs_iLeft[6][9] = iLeft6_Payload_DataFlag;
	assign Inputs_iLeft[6][8:1] = iLeft6_Payload_Data;
	assign Inputs_iLeft[6][0] = iLeft6_IsActive;
	assign Inputs_iLeft[7][9] = iLeft7_Payload_DataFlag;
	assign Inputs_iLeft[7][8:1] = iLeft7_Payload_Data;
	assign Inputs_iLeft[7][0] = iLeft7_IsActive;
	assign Inputs_iRight[0][9] = iRight0_Payload_DataFlag;
	assign Inputs_iRight[0][8:1] = iRight0_Payload_Data;
	assign Inputs_iRight[0][0] = iRight0_IsActive;
	assign Inputs_iRight[1][9] = iRight1_Payload_DataFlag;
	assign Inputs_iRight[1][8:1] = iRight1_Payload_Data;
	assign Inputs_iRight[1][0] = iRight1_IsActive;
	assign Inputs_iRight[2][9] = iRight2_Payload_DataFlag;
	assign Inputs_iRight[2][8:1] = iRight2_Payload_Data;
	assign Inputs_iRight[2][0] = iRight2_IsActive;
	assign Inputs_iRight[3][9] = iRight3_Payload_DataFlag;
	assign Inputs_iRight[3][8:1] = iRight3_Payload_Data;
	assign Inputs_iRight[3][0] = iRight3_IsActive;
	assign ActiveTransactions[0] = TransactionDetectors0_oTransaction;
	assign ActiveTransactions[1] = TransactionDetectors1_oTransaction;
	assign ActiveTransactions[2] = TransactionDetectors2_oTransaction;
	assign ActiveTransactions[3] = TransactionDetectors3_oTransaction;
	assign ActiveTransactions[4] = TransactionDetectors4_oTransaction;
	assign ActiveTransactions[5] = TransactionDetectors5_oTransaction;
	assign ActiveTransactions[6] = TransactionDetectors6_oTransaction;
	assign ActiveTransactions[7] = TransactionDetectors7_oTransaction;
	assign muxLeft[0] = DuplexMux_oLeft[0];
	assign muxLeft[1] = DuplexMux_oLeft[1];
	assign muxLeft[2] = DuplexMux_oLeft[2];
	assign muxLeft[3] = DuplexMux_oLeft[3];
	assign muxLeftData_IsActive = DuplexMux_oMuxLeftData[0];
	assign muxLeftData_Payload_Data = DuplexMux_oMuxLeftData[8:1];
	assign muxLeftData_Payload_DataFlag = DuplexMux_oMuxLeftData[9];
	assign muxRight[0] = DuplexMux_oRight[0];
	assign muxRight[1] = DuplexMux_oRight[1];
	assign muxRight[2] = DuplexMux_oRight[2];
	assign muxRight[3] = DuplexMux_oRight[3];
	assign muxRight[4] = DuplexMux_oRight[4];
	assign muxRight[5] = DuplexMux_oRight[5];
	assign muxRight[6] = DuplexMux_oRight[6];
	assign muxRight[7] = DuplexMux_oRight[7];
	assign muxRightData_IsActive = DuplexMux_oMuxRightData[0];
	assign muxRightData_Payload_Data = DuplexMux_oMuxRightData[8:1];
	assign muxRightData_Payload_DataFlag = DuplexMux_oMuxRightData[9];
	assign restartTransactions = InterconnectModule_L76F13L85T14_InterconnectModule_L84F24T39_Expr;
	assign Transactions[0] = TransactionDetectors0_oTransaction;
	assign Transactions[1] = TransactionDetectors1_oTransaction;
	assign Transactions[2] = TransactionDetectors2_oTransaction;
	assign Transactions[3] = TransactionDetectors3_oTransaction;
	assign Transactions[4] = TransactionDetectors4_oTransaction;
	assign Transactions[5] = TransactionDetectors5_oTransaction;
	assign Transactions[6] = TransactionDetectors6_oTransaction;
	assign Transactions[7] = TransactionDetectors7_oTransaction;
	assign WaitForRestarts[0] = TransactionDetectors0_oWaitForRestart;
	assign WaitForRestarts[1] = TransactionDetectors1_oWaitForRestart;
	assign WaitForRestarts[2] = TransactionDetectors2_oWaitForRestart;
	assign WaitForRestarts[3] = TransactionDetectors3_oWaitForRestart;
	assign WaitForRestarts[4] = TransactionDetectors4_oWaitForRestart;
	assign WaitForRestarts[5] = TransactionDetectors5_oWaitForRestart;
	assign WaitForRestarts[6] = TransactionDetectors6_oWaitForRestart;
	assign WaitForRestarts[7] = TransactionDetectors7_oWaitForRestart;
	assign TXBegin[0] = InterconnectModule_L93F13L96T14_0_InterconnectModule_L95F38T101_Expr[0];
	assign TXBegin[1] = InterconnectModule_L93F13L96T14_1_InterconnectModule_L95F38T101_Expr[0];
	assign TXBegin[2] = InterconnectModule_L93F13L96T14_2_InterconnectModule_L95F38T101_Expr[0];
	assign TXBegin[3] = InterconnectModule_L93F13L96T14_3_InterconnectModule_L95F38T101_Expr[0];
	assign TXBegin[4] = InterconnectModule_L93F13L96T14_4_InterconnectModule_L95F38T101_Expr[0];
	assign TXBegin[5] = InterconnectModule_L93F13L96T14_5_InterconnectModule_L95F38T101_Expr[0];
	assign TXBegin[6] = InterconnectModule_L93F13L96T14_6_InterconnectModule_L95F38T101_Expr[0];
	assign TXBegin[7] = InterconnectModule_L93F13L96T14_7_InterconnectModule_L95F38T101_Expr[0];
	assign TransactionDetectors0_iRestart = InterconnectModule_L98F13L108T14_0_InterconnectModule_L105F36T54_Expr;
	assign TransactionDetectors0_iTXBegin = Encoder_MSBValue[0];
	assign TransactionDetectors0_iTXEnd = Inputs_iLeft[0][9];
	assign TransactionDetectors1_iRestart = InterconnectModule_L98F13L108T14_1_InterconnectModule_L105F36T54_Expr;
	assign TransactionDetectors1_iTXBegin = Encoder_MSBValue[1];
	assign TransactionDetectors1_iTXEnd = Inputs_iLeft[1][9];
	assign TransactionDetectors2_iRestart = InterconnectModule_L98F13L108T14_2_InterconnectModule_L105F36T54_Expr;
	assign TransactionDetectors2_iTXBegin = Encoder_MSBValue[2];
	assign TransactionDetectors2_iTXEnd = Inputs_iLeft[2][9];
	assign TransactionDetectors3_iRestart = InterconnectModule_L98F13L108T14_3_InterconnectModule_L105F36T54_Expr;
	assign TransactionDetectors3_iTXBegin = Encoder_MSBValue[3];
	assign TransactionDetectors3_iTXEnd = Inputs_iLeft[3][9];
	assign TransactionDetectors4_iRestart = InterconnectModule_L98F13L108T14_4_InterconnectModule_L105F36T54_Expr;
	assign TransactionDetectors4_iTXBegin = Encoder_MSBValue[4];
	assign TransactionDetectors4_iTXEnd = Inputs_iLeft[4][9];
	assign TransactionDetectors5_iRestart = InterconnectModule_L98F13L108T14_5_InterconnectModule_L105F36T54_Expr;
	assign TransactionDetectors5_iTXBegin = Encoder_MSBValue[5];
	assign TransactionDetectors5_iTXEnd = Inputs_iLeft[5][9];
	assign TransactionDetectors6_iRestart = InterconnectModule_L98F13L108T14_6_InterconnectModule_L105F36T54_Expr;
	assign TransactionDetectors6_iTXBegin = Encoder_MSBValue[6];
	assign TransactionDetectors6_iTXEnd = Inputs_iLeft[6][9];
	assign TransactionDetectors7_iRestart = InterconnectModule_L98F13L108T14_7_InterconnectModule_L105F36T54_Expr;
	assign TransactionDetectors7_iTXBegin = Encoder_MSBValue[7];
	assign TransactionDetectors7_iTXEnd = Inputs_iLeft[7][9];
	assign Encoder_iValues[0] = TXBegin[0];
	assign Encoder_iValues[1] = TXBegin[1];
	assign Encoder_iValues[2] = TXBegin[2];
	assign Encoder_iValues[3] = TXBegin[3];
	assign Encoder_iValues[4] = TXBegin[4];
	assign Encoder_iValues[5] = TXBegin[5];
	assign Encoder_iValues[6] = TXBegin[6];
	assign Encoder_iValues[7] = TXBegin[7];
	assign DuplexMux_iLeft[0] = Inputs_iLeft[0];
	assign DuplexMux_iLeft[1] = Inputs_iLeft[1];
	assign DuplexMux_iLeft[2] = Inputs_iLeft[2];
	assign DuplexMux_iLeft[3] = Inputs_iLeft[3];
	assign DuplexMux_iLeft[4] = Inputs_iLeft[4];
	assign DuplexMux_iLeft[5] = Inputs_iLeft[5];
	assign DuplexMux_iLeft[6] = Inputs_iLeft[6];
	assign DuplexMux_iLeft[7] = Inputs_iLeft[7];
	assign DuplexMux_iLeftAddr = Encoder_MSBIndex;
	assign DuplexMux_iLeftAddrValid = Encoder_HasActive;
	assign DuplexMux_iRight[0] = Inputs_iRight[0];
	assign DuplexMux_iRight[1] = Inputs_iRight[1];
	assign DuplexMux_iRight[2] = Inputs_iRight[2];
	assign DuplexMux_iRight[3] = Inputs_iRight[3];
	assign DuplexMux_iRightAddr = muxLeftData_Payload_Data[1:0];
	assign DuplexMux_iRightAddrValid = InterconnectModule_L125F39T43_Expr;
	assign oLeft0_Payload_DataFlag = muxLeft[0][9];
	assign oLeft0_Payload_Data = muxLeft[0][8:1];
	assign oLeft0_IsActive = muxLeft[0][0];
	assign oLeft1_Payload_DataFlag = muxLeft[1][9];
	assign oLeft1_Payload_Data = muxLeft[1][8:1];
	assign oLeft1_IsActive = muxLeft[1][0];
	assign oLeft2_Payload_DataFlag = muxLeft[2][9];
	assign oLeft2_Payload_Data = muxLeft[2][8:1];
	assign oLeft2_IsActive = muxLeft[2][0];
	assign oLeft3_Payload_DataFlag = muxLeft[3][9];
	assign oLeft3_Payload_Data = muxLeft[3][8:1];
	assign oLeft3_IsActive = muxLeft[3][0];
	assign oMuxLeftData_IsActive = muxLeftData_IsActive;
	assign oMuxLeftData_Payload_Data = muxLeftData_Payload_Data;
	assign oMuxLeftData_Payload_DataFlag = muxLeftData_Payload_DataFlag;
	assign oRight0_Payload_DataFlag = muxRight[0][9];
	assign oRight0_Payload_Data = muxRight[0][8:1];
	assign oRight0_IsActive = muxRight[0][0];
	assign oRight1_Payload_DataFlag = muxRight[1][9];
	assign oRight1_Payload_Data = muxRight[1][8:1];
	assign oRight1_IsActive = muxRight[1][0];
	assign oRight2_Payload_DataFlag = muxRight[2][9];
	assign oRight2_Payload_Data = muxRight[2][8:1];
	assign oRight2_IsActive = muxRight[2][0];
	assign oRight3_Payload_DataFlag = muxRight[3][9];
	assign oRight3_Payload_Data = muxRight[3][8:1];
	assign oRight3_IsActive = muxRight[3][0];
	assign oRight4_Payload_DataFlag = muxRight[4][9];
	assign oRight4_Payload_Data = muxRight[4][8:1];
	assign oRight4_IsActive = muxRight[4][0];
	assign oRight5_Payload_DataFlag = muxRight[5][9];
	assign oRight5_Payload_Data = muxRight[5][8:1];
	assign oRight5_IsActive = muxRight[5][0];
	assign oRight6_Payload_DataFlag = muxRight[6][9];
	assign oRight6_Payload_Data = muxRight[6][8:1];
	assign oRight6_IsActive = muxRight[6][0];
	assign oRight7_Payload_DataFlag = muxRight[7][9];
	assign oRight7_Payload_Data = muxRight[7][8:1];
	assign oRight7_IsActive = muxRight[7][0];
	assign oRightAddr = muxLeftData_Payload_Data[1:0];
	assign oTransactions0 = Transactions[0];
	assign oTransactions1 = Transactions[1];
	assign oTransactions2 = Transactions[2];
	assign oTransactions3 = Transactions[3];
	assign oTransactions4 = Transactions[4];
	assign oTransactions5 = Transactions[5];
	assign oTransactions6 = Transactions[6];
	assign oTransactions7 = Transactions[7];
	assign oWaitForRestarts0 = WaitForRestarts[0];
	assign oWaitForRestarts1 = WaitForRestarts[1];
	assign oWaitForRestarts2 = WaitForRestarts[2];
	assign oWaitForRestarts3 = WaitForRestarts[3];
	assign oWaitForRestarts4 = WaitForRestarts[4];
	assign oWaitForRestarts5 = WaitForRestarts[5];
	assign oWaitForRestarts6 = WaitForRestarts[6];
	assign oWaitForRestarts7 = WaitForRestarts[7];
	assign DuplexMux_iLeft0_DuplexMux_iLeft_HardLink = DuplexMux_iLeft[0];
	assign DuplexMux_iLeft1_DuplexMux_iLeft_HardLink = DuplexMux_iLeft[1];
	assign DuplexMux_iLeft2_DuplexMux_iLeft_HardLink = DuplexMux_iLeft[2];
	assign DuplexMux_iLeft3_DuplexMux_iLeft_HardLink = DuplexMux_iLeft[3];
	assign DuplexMux_iLeft4_DuplexMux_iLeft_HardLink = DuplexMux_iLeft[4];
	assign DuplexMux_iLeft5_DuplexMux_iLeft_HardLink = DuplexMux_iLeft[5];
	assign DuplexMux_iLeft6_DuplexMux_iLeft_HardLink = DuplexMux_iLeft[6];
	assign DuplexMux_iLeft7_DuplexMux_iLeft_HardLink = DuplexMux_iLeft[7];
	assign DuplexMux_iLeftAddr_DuplexMux_iLeftAddr_HardLink = DuplexMux_iLeftAddr;
	assign DuplexMux_iLeftAddrValid_DuplexMux_iLeftAddrValid_HardLink = DuplexMux_iLeftAddrValid;
	assign DuplexMux_iRight0_DuplexMux_iRight_HardLink = DuplexMux_iRight[0];
	assign DuplexMux_iRight1_DuplexMux_iRight_HardLink = DuplexMux_iRight[1];
	assign DuplexMux_iRight2_DuplexMux_iRight_HardLink = DuplexMux_iRight[2];
	assign DuplexMux_iRight3_DuplexMux_iRight_HardLink = DuplexMux_iRight[3];
	assign DuplexMux_iRightAddr_DuplexMux_iRightAddr_HardLink = DuplexMux_iRightAddr;
	assign DuplexMux_iRightAddrValid_DuplexMux_iRightAddrValid_HardLink = DuplexMux_iRightAddrValid;
	assign DuplexMux_oLeft[0] = DuplexMux_oLeft0_DuplexMux_oLeft_HardLink;
	assign DuplexMux_oLeft[1] = DuplexMux_oLeft1_DuplexMux_oLeft_HardLink;
	assign DuplexMux_oLeft[2] = DuplexMux_oLeft2_DuplexMux_oLeft_HardLink;
	assign DuplexMux_oLeft[3] = DuplexMux_oLeft3_DuplexMux_oLeft_HardLink;
	assign DuplexMux_oMuxLeftData = DuplexMux_oMuxLeftData_DuplexMux_oMuxLeftData_HardLink;
	assign DuplexMux_oMuxRightData = DuplexMux_oMuxRightData_DuplexMux_oMuxRightData_HardLink;
	assign DuplexMux_oRight[0] = DuplexMux_oRight0_DuplexMux_oRight_HardLink;
	assign DuplexMux_oRight[1] = DuplexMux_oRight1_DuplexMux_oRight_HardLink;
	assign DuplexMux_oRight[2] = DuplexMux_oRight2_DuplexMux_oRight_HardLink;
	assign DuplexMux_oRight[3] = DuplexMux_oRight3_DuplexMux_oRight_HardLink;
	assign DuplexMux_oRight[4] = DuplexMux_oRight4_DuplexMux_oRight_HardLink;
	assign DuplexMux_oRight[5] = DuplexMux_oRight5_DuplexMux_oRight_HardLink;
	assign DuplexMux_oRight[6] = DuplexMux_oRight6_DuplexMux_oRight_HardLink;
	assign DuplexMux_oRight[7] = DuplexMux_oRight7_DuplexMux_oRight_HardLink;
	assign Encoder_iValues0_Encoder_iValues_HardLink = Encoder_iValues[0];
	assign Encoder_iValues1_Encoder_iValues_HardLink = Encoder_iValues[1];
	assign Encoder_iValues2_Encoder_iValues_HardLink = Encoder_iValues[2];
	assign Encoder_iValues3_Encoder_iValues_HardLink = Encoder_iValues[3];
	assign Encoder_iValues4_Encoder_iValues_HardLink = Encoder_iValues[4];
	assign Encoder_iValues5_Encoder_iValues_HardLink = Encoder_iValues[5];
	assign Encoder_iValues6_Encoder_iValues_HardLink = Encoder_iValues[6];
	assign Encoder_iValues7_Encoder_iValues_HardLink = Encoder_iValues[7];
	assign Encoder_HasActive = Encoder_HasActive_Encoder_HasActive_HardLink;
	assign Encoder_MSBIndex = Encoder_MSBIndex_Encoder_MSBIndex_HardLink;
	assign Encoder_MSBValue = Encoder_MSBValue_Encoder_MSBValue_HardLink;
	assign TransactionDetectors0_iRestart_TransactionDetectors0_iRestart_HardLink = TransactionDetectors0_iRestart;
	assign TransactionDetectors0_iTXBegin_TransactionDetectors0_iTXBegin_HardLink = TransactionDetectors0_iTXBegin;
	assign TransactionDetectors0_iTXEnd_TransactionDetectors0_iTXEnd_HardLink = TransactionDetectors0_iTXEnd;
	assign TransactionDetectors0_oTransaction = TransactionDetectors0_oTransaction_TransactionDetectors0_oTransaction_HardLink;
	assign TransactionDetectors0_oWaitForRestart = TransactionDetectors0_oWaitForRestart_TransactionDetectors0_oWaitForRestart_HardLink;
	assign TransactionDetectors1_iRestart_TransactionDetectors1_iRestart_HardLink = TransactionDetectors1_iRestart;
	assign TransactionDetectors1_iTXBegin_TransactionDetectors1_iTXBegin_HardLink = TransactionDetectors1_iTXBegin;
	assign TransactionDetectors1_iTXEnd_TransactionDetectors1_iTXEnd_HardLink = TransactionDetectors1_iTXEnd;
	assign TransactionDetectors1_oTransaction = TransactionDetectors1_oTransaction_TransactionDetectors1_oTransaction_HardLink;
	assign TransactionDetectors1_oWaitForRestart = TransactionDetectors1_oWaitForRestart_TransactionDetectors1_oWaitForRestart_HardLink;
	assign TransactionDetectors2_iRestart_TransactionDetectors2_iRestart_HardLink = TransactionDetectors2_iRestart;
	assign TransactionDetectors2_iTXBegin_TransactionDetectors2_iTXBegin_HardLink = TransactionDetectors2_iTXBegin;
	assign TransactionDetectors2_iTXEnd_TransactionDetectors2_iTXEnd_HardLink = TransactionDetectors2_iTXEnd;
	assign TransactionDetectors2_oTransaction = TransactionDetectors2_oTransaction_TransactionDetectors2_oTransaction_HardLink;
	assign TransactionDetectors2_oWaitForRestart = TransactionDetectors2_oWaitForRestart_TransactionDetectors2_oWaitForRestart_HardLink;
	assign TransactionDetectors3_iRestart_TransactionDetectors3_iRestart_HardLink = TransactionDetectors3_iRestart;
	assign TransactionDetectors3_iTXBegin_TransactionDetectors3_iTXBegin_HardLink = TransactionDetectors3_iTXBegin;
	assign TransactionDetectors3_iTXEnd_TransactionDetectors3_iTXEnd_HardLink = TransactionDetectors3_iTXEnd;
	assign TransactionDetectors3_oTransaction = TransactionDetectors3_oTransaction_TransactionDetectors3_oTransaction_HardLink;
	assign TransactionDetectors3_oWaitForRestart = TransactionDetectors3_oWaitForRestart_TransactionDetectors3_oWaitForRestart_HardLink;
	assign TransactionDetectors4_iRestart_TransactionDetectors4_iRestart_HardLink = TransactionDetectors4_iRestart;
	assign TransactionDetectors4_iTXBegin_TransactionDetectors4_iTXBegin_HardLink = TransactionDetectors4_iTXBegin;
	assign TransactionDetectors4_iTXEnd_TransactionDetectors4_iTXEnd_HardLink = TransactionDetectors4_iTXEnd;
	assign TransactionDetectors4_oTransaction = TransactionDetectors4_oTransaction_TransactionDetectors4_oTransaction_HardLink;
	assign TransactionDetectors4_oWaitForRestart = TransactionDetectors4_oWaitForRestart_TransactionDetectors4_oWaitForRestart_HardLink;
	assign TransactionDetectors5_iRestart_TransactionDetectors5_iRestart_HardLink = TransactionDetectors5_iRestart;
	assign TransactionDetectors5_iTXBegin_TransactionDetectors5_iTXBegin_HardLink = TransactionDetectors5_iTXBegin;
	assign TransactionDetectors5_iTXEnd_TransactionDetectors5_iTXEnd_HardLink = TransactionDetectors5_iTXEnd;
	assign TransactionDetectors5_oTransaction = TransactionDetectors5_oTransaction_TransactionDetectors5_oTransaction_HardLink;
	assign TransactionDetectors5_oWaitForRestart = TransactionDetectors5_oWaitForRestart_TransactionDetectors5_oWaitForRestart_HardLink;
	assign TransactionDetectors6_iRestart_TransactionDetectors6_iRestart_HardLink = TransactionDetectors6_iRestart;
	assign TransactionDetectors6_iTXBegin_TransactionDetectors6_iTXBegin_HardLink = TransactionDetectors6_iTXBegin;
	assign TransactionDetectors6_iTXEnd_TransactionDetectors6_iTXEnd_HardLink = TransactionDetectors6_iTXEnd;
	assign TransactionDetectors6_oTransaction = TransactionDetectors6_oTransaction_TransactionDetectors6_oTransaction_HardLink;
	assign TransactionDetectors6_oWaitForRestart = TransactionDetectors6_oWaitForRestart_TransactionDetectors6_oWaitForRestart_HardLink;
	assign TransactionDetectors7_iRestart_TransactionDetectors7_iRestart_HardLink = TransactionDetectors7_iRestart;
	assign TransactionDetectors7_iTXBegin_TransactionDetectors7_iTXBegin_HardLink = TransactionDetectors7_iTXBegin;
	assign TransactionDetectors7_iTXEnd_TransactionDetectors7_iTXEnd_HardLink = TransactionDetectors7_iTXEnd;
	assign TransactionDetectors7_oTransaction = TransactionDetectors7_oTransaction_TransactionDetectors7_oTransaction_HardLink;
	assign TransactionDetectors7_oWaitForRestart = TransactionDetectors7_oWaitForRestart_TransactionDetectors7_oWaitForRestart_HardLink;
	assign InterconnectModule_L93F13L96T14_0_InterconnectModule_L95F75T101_Index = WaitForRestarts[0];
	assign InterconnectModule_L93F13L96T14_1_InterconnectModule_L95F75T101_Index = WaitForRestarts[1];
	assign InterconnectModule_L93F13L96T14_2_InterconnectModule_L95F75T101_Index = WaitForRestarts[2];
	assign InterconnectModule_L93F13L96T14_3_InterconnectModule_L95F75T101_Index = WaitForRestarts[3];
	assign InterconnectModule_L93F13L96T14_4_InterconnectModule_L95F75T101_Index = WaitForRestarts[4];
	assign InterconnectModule_L93F13L96T14_5_InterconnectModule_L95F75T101_Index = WaitForRestarts[5];
	assign InterconnectModule_L93F13L96T14_6_InterconnectModule_L95F75T101_Index = WaitForRestarts[6];
	assign InterconnectModule_L93F13L96T14_7_InterconnectModule_L95F75T101_Index = WaitForRestarts[7];
	// [BEGIN USER ARCHITECTURE]
	// [END USER ARCHITECTURE]
endmodule
