Release 13.2 Map O.61xd (lin64)
Xilinx Map Application Log File for Design 'dct'

Design Information
------------------
Command Line   : map -u -p xc5vlx330-ff1760-2 -cm speed -ol high -pr b -detail
-o dct_map.ncd dct.ngd dct.pcf 
Target Device  : xc5vlx330
Target Package : ff1760
Target Speed   : -2
Mapper Version : virtex5 -- $Revision: 1.55 $
Mapped Date    : Tue Aug 28 19:56:39 2012

Mapping design into LUTs...
Writing file dct_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 34 secs 
Total CPU  time at the beginning of Placer: 1 mins 33 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:4cc324e5) REAL time: 1 mins 46 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:4cc324e5) REAL time: 1 mins 47 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:4cc324e5) REAL time: 1 mins 47 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:4cc324e5) REAL time: 1 mins 47 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:4cc324e5) REAL time: 2 mins 30 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:4cc324e5) REAL time: 2 mins 33 secs 

Phase 7.2  Initial Clock and IO Placement
Phase 7.2  Initial Clock and IO Placement (Checksum:4cc324e5) REAL time: 2 mins 39 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:4cc324e5) REAL time: 2 mins 39 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:4cc324e5) REAL time: 2 mins 39 secs 

Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum:4cc324e5) REAL time: 2 mins 40 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:4cc324e5) REAL time: 2 mins 40 secs 

Phase 12.8  Global Placement
...............................................................................................................................................................
..............................................................................
............................................................................................................................................................................................
..............................................................
.................................................................
...................................................................
Phase 12.8  Global Placement (Checksum:4b8e1f3a) REAL time: 7 mins 59 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:4b8e1f3a) REAL time: 7 mins 59 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:4b8e1f3a) REAL time: 8 mins 2 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:f79c625b) REAL time: 12 mins 22 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:f79c625b) REAL time: 12 mins 25 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:f79c625b) REAL time: 12 mins 26 secs 

Total REAL time to Placer completion: 12 mins 30 secs 
Total CPU  time to Placer completion: 12 mins 28 secs 
Running post-placement packing...
Writing output files...
WARNING:PhysDesignRules:367 - The signal <fsub1/xilinx_fsub_i/rdy> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fsub2/xilinx_fsub_i/rdy> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fsub3/xilinx_fsub_i/rdy> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fsub4/xilinx_fsub_i/rdy> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fadd1/xilinx_fadd_i/rdy> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fadd2/xilinx_fadd_i/rdy> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fadd3/xilinx_fadd_i/rdy> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fadd4/xilinx_fadd_i/rdy> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fmul1/xilinx_fmul_i/rdy> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fmul2/xilinx_fmul_i/rdy> is
   incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal <fadd5/xilinx_fadd_i/rdy> is
   incomplete. The signal does not drive any load pins in the design.

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:   11
Slice Logic Utilization:
  Number of Slice Registers:                10,999 out of 207,360    5%
    Number used as Flip Flops:              10,999
  Number of Slice LUTs:                     19,872 out of 207,360    9%
    Number used as logic:                   19,594 out of 207,360    9%
      Number using O6 output only:          19,095
      Number using O5 output only:             126
      Number using O5 and O6:                  373
    Number used as Memory:                     169 out of  54,720    1%
      Number used as Shift Register:           169
        Number using O6 output only:           169
    Number used as exclusive route-thru:       109
  Number of route-thrus:                       260
    Number using O6 output only:               222
    Number using O5 output only:                25
    Number using O5 and O6:                     13

Slice Logic Distribution:
  Number of occupied Slices:                 6,553 out of  51,840   12%
  Number of LUT Flip Flop pairs used:       21,714
    Number with an unused Flip Flop:        10,715 out of  21,714   49%
    Number with an unused LUT:               1,842 out of  21,714    8%
    Number of fully used LUT-FF pairs:       9,157 out of  21,714   42%
    Number of unique control sets:             134
    Number of slice register sites lost
      to control set restrictions:              64 out of 207,360    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:

Specific Feature Utilization:
  Number of DSP48Es:                            24 out of     192   12%

  Number of RPM macros:            9
Average Fanout of Non-Clock Nets:                4.61

Peak Memory Usage:  1427 MB
Total REAL time to MAP completion:  13 mins 2 secs 
Total CPU time to MAP completion:   13 mins 

Mapping completed.
See MAP report file "dct_map.mrp" for details.
