{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 05 16:39:44 2018 " "Info: Processing started: Tue Jun 05 16:39:44 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off tamagotchi -c tamagotchi --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off tamagotchi -c tamagotchi --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "8 " "Warning: Found 8 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst\|clock_1Mhz_reg " "Info: Detected ripple clock \"clk_div:inst\|clock_1Mhz_reg\" as buffer" {  } { { "clk_div.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/de2core (1)/de2core/clk_div.vhd" 28 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst\|clock_1Mhz_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst\|clock_100Khz_reg " "Info: Detected ripple clock \"clk_div:inst\|clock_100Khz_reg\" as buffer" {  } { { "clk_div.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/de2core (1)/de2core/clk_div.vhd" 28 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst\|clock_100Khz_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst\|clock_10Khz_reg " "Info: Detected ripple clock \"clk_div:inst\|clock_10Khz_reg\" as buffer" {  } { { "clk_div.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/de2core (1)/de2core/clk_div.vhd" 28 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst\|clock_10Khz_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst\|clock_1Khz_reg " "Info: Detected ripple clock \"clk_div:inst\|clock_1Khz_reg\" as buffer" {  } { { "clk_div.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/de2core (1)/de2core/clk_div.vhd" 28 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst\|clock_1Khz_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst\|clock_100hz_reg " "Info: Detected ripple clock \"clk_div:inst\|clock_100hz_reg\" as buffer" {  } { { "clk_div.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/de2core (1)/de2core/clk_div.vhd" 29 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst\|clock_100hz_reg" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "keyboardTopLevel:inst8\|keyboard:inst4\|ready_set " "Info: Detected ripple clock \"keyboardTopLevel:inst8\|keyboard:inst4\|ready_set\" as buffer" {  } { { "keyboard.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/de2core (1)/de2core/keyboard.vhd" 17 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "keyboardTopLevel:inst8\|keyboard:inst4\|ready_set" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "keyboardTopLevel:inst8\|keyboard:inst4\|keyboard_clk_filtered " "Info: Detected ripple clock \"keyboardTopLevel:inst8\|keyboard:inst4\|keyboard_clk_filtered\" as buffer" {  } { { "keyboard.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/de2core (1)/de2core/keyboard.vhd" 18 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "keyboardTopLevel:inst8\|keyboard:inst4\|keyboard_clk_filtered" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_div:inst\|clock_10Hz " "Info: Detected ripple clock \"clk_div:inst\|clock_10Hz\" as buffer" {  } { { "clk_div.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/de2core (1)/de2core/clk_div.vhd" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div:inst\|clock_10Hz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "display:inst2\|VGA_SYNC:inst1\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 register fsm:inst4\|state_machine_version2:inst\|vDFF:reg\|Q\[1\] register display:inst2\|VGA_SYNC:inst1\|red_out 5.187 ns " "Info: Slack time is 5.187 ns for clock \"display:inst2\|VGA_SYNC:inst1\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" between source register \"fsm:inst4\|state_machine_version2:inst\|vDFF:reg\|Q\[1\]\" and destination register \"display:inst2\|VGA_SYNC:inst1\|red_out\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "13.190 ns + Largest register register " "Info: + Largest register to register requirement is 13.190 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "17.642 ns + " "Info: + Setup relationship between source and destination is 17.642 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 17.642 ns " "Info: + Latch edge is 17.642 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination display:inst2\|VGA_SYNC:inst1\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 40.000 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"display:inst2\|VGA_SYNC:inst1\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" is 40.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.238 ns + Largest " "Info: + Largest clock skew is -4.238 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "display:inst2\|VGA_SYNC:inst1\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 destination 2.656 ns + Shortest register " "Info: + Shortest clock path from clock \"display:inst2\|VGA_SYNC:inst1\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" to destination register is 2.656 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns display:inst2\|VGA_SYNC:inst1\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'display:inst2\|VGA_SYNC:inst1\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns display:inst2\|VGA_SYNC:inst1\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 278 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 278; COMB Node = 'display:inst2\|VGA_SYNC:inst1\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.537 ns) 2.656 ns display:inst2\|VGA_SYNC:inst1\|red_out 3 REG LCFF_X49_Y20_N21 1 " "Info: 3: + IC(1.028 ns) + CELL(0.537 ns) = 2.656 ns; Loc. = LCFF_X49_Y20_N21; Fanout = 1; REG Node = 'display:inst2\|VGA_SYNC:inst1\|red_out'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl display:inst2|VGA_SYNC:inst1|red_out } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/de2core (1)/de2core/vga_sync.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.22 % ) " "Info: Total cell delay = 0.537 ns ( 20.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.119 ns ( 79.78 % ) " "Info: Total interconnect delay = 2.119 ns ( 79.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl display:inst2|VGA_SYNC:inst1|red_out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} display:inst2|VGA_SYNC:inst1|red_out {} } { 0.000ns 1.091ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 6.894 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 6.894 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 9; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "tamagotchi.bdf" "" { Schematic "C:/Users/student/Desktop/BrockTimFinalProj/tamagotchi.bdf" { { 176 72 240 192 "CLOCK_50" "" } { 168 240 303 184 "CLOCK_50" "" } { 488 640 702 504 "CLOCK_50" "" } { 448 152 216 464 "CLOCK_50" "" } { 304 40 120 320 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.826 ns) + CELL(0.787 ns) 3.612 ns clk_div:inst\|clock_10Hz 2 REG LCFF_X32_Y12_N19 2 " "Info: 2: + IC(1.826 ns) + CELL(0.787 ns) = 3.612 ns; Loc. = LCFF_X32_Y12_N19; Fanout = 2; REG Node = 'clk_div:inst\|clock_10Hz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.613 ns" { CLOCK_50 clk_div:inst|clock_10Hz } "NODE_NAME" } } { "clk_div.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/de2core (1)/de2core/clk_div.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.716 ns) + CELL(0.000 ns) 5.328 ns clk_div:inst\|clock_10Hz~clkctrl 3 COMB CLKCTRL_G13 12 " "Info: 3: + IC(1.716 ns) + CELL(0.000 ns) = 5.328 ns; Loc. = CLKCTRL_G13; Fanout = 12; COMB Node = 'clk_div:inst\|clock_10Hz~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.716 ns" { clk_div:inst|clock_10Hz clk_div:inst|clock_10Hz~clkctrl } "NODE_NAME" } } { "clk_div.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/de2core (1)/de2core/clk_div.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 6.894 ns fsm:inst4\|state_machine_version2:inst\|vDFF:reg\|Q\[1\] 4 REG LCFF_X51_Y18_N3 64 " "Info: 4: + IC(1.029 ns) + CELL(0.537 ns) = 6.894 ns; Loc. = LCFF_X51_Y18_N3; Fanout = 64; REG Node = 'fsm:inst4\|state_machine_version2:inst\|vDFF:reg\|Q\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { clk_div:inst|clock_10Hz~clkctrl fsm:inst4|state_machine_version2:inst|vDFF:reg|Q[1] } "NODE_NAME" } } { "old_vDFF.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/old_vDFF.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 33.70 % ) " "Info: Total cell delay = 2.323 ns ( 33.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.571 ns ( 66.30 % ) " "Info: Total interconnect delay = 4.571 ns ( 66.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.894 ns" { CLOCK_50 clk_div:inst|clock_10Hz clk_div:inst|clock_10Hz~clkctrl fsm:inst4|state_machine_version2:inst|vDFF:reg|Q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.894 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst|clock_10Hz {} clk_div:inst|clock_10Hz~clkctrl {} fsm:inst4|state_machine_version2:inst|vDFF:reg|Q[1] {} } { 0.000ns 0.000ns 1.826ns 1.716ns 1.029ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl display:inst2|VGA_SYNC:inst1|red_out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} display:inst2|VGA_SYNC:inst1|red_out {} } { 0.000ns 1.091ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.894 ns" { CLOCK_50 clk_div:inst|clock_10Hz clk_div:inst|clock_10Hz~clkctrl fsm:inst4|state_machine_version2:inst|vDFF:reg|Q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.894 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst|clock_10Hz {} clk_div:inst|clock_10Hz~clkctrl {} fsm:inst4|state_machine_version2:inst|vDFF:reg|Q[1] {} } { 0.000ns 0.000ns 1.826ns 1.716ns 1.029ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "old_vDFF.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/old_vDFF.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "vga_sync.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/de2core (1)/de2core/vga_sync.vhd" 9 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl display:inst2|VGA_SYNC:inst1|red_out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} display:inst2|VGA_SYNC:inst1|red_out {} } { 0.000ns 1.091ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.894 ns" { CLOCK_50 clk_div:inst|clock_10Hz clk_div:inst|clock_10Hz~clkctrl fsm:inst4|state_machine_version2:inst|vDFF:reg|Q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.894 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst|clock_10Hz {} clk_div:inst|clock_10Hz~clkctrl {} fsm:inst4|state_machine_version2:inst|vDFF:reg|Q[1] {} } { 0.000ns 0.000ns 1.826ns 1.716ns 1.029ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.003 ns - Longest register register " "Info: - Longest register to register delay is 8.003 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fsm:inst4\|state_machine_version2:inst\|vDFF:reg\|Q\[1\] 1 REG LCFF_X51_Y18_N3 64 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X51_Y18_N3; Fanout = 64; REG Node = 'fsm:inst4\|state_machine_version2:inst\|vDFF:reg\|Q\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsm:inst4|state_machine_version2:inst|vDFF:reg|Q[1] } "NODE_NAME" } } { "old_vDFF.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/old_vDFF.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.716 ns) + CELL(0.419 ns) 2.135 ns display:inst2\|lpm_mux0:inst4\|lpm_mux:lpm_mux_component\|mux_o4e:auto_generated\|w_mux_outputs743w\[0\]~0 2 COMB LCCOMB_X34_Y18_N16 1 " "Info: 2: + IC(1.716 ns) + CELL(0.419 ns) = 2.135 ns; Loc. = LCCOMB_X34_Y18_N16; Fanout = 1; COMB Node = 'display:inst2\|lpm_mux0:inst4\|lpm_mux:lpm_mux_component\|mux_o4e:auto_generated\|w_mux_outputs743w\[0\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.135 ns" { fsm:inst4|state_machine_version2:inst|vDFF:reg|Q[1] display:inst2|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_o4e:auto_generated|w_mux_outputs743w[0]~0 } "NODE_NAME" } } { "db/mux_o4e.tdf" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/db/mux_o4e.tdf" 306 19 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.438 ns) 2.839 ns display:inst2\|lpm_mux0:inst4\|lpm_mux:lpm_mux_component\|mux_o4e:auto_generated\|w_mux_outputs743w\[0\]~1 3 COMB LCCOMB_X34_Y18_N2 1 " "Info: 3: + IC(0.266 ns) + CELL(0.438 ns) = 2.839 ns; Loc. = LCCOMB_X34_Y18_N2; Fanout = 1; COMB Node = 'display:inst2\|lpm_mux0:inst4\|lpm_mux:lpm_mux_component\|mux_o4e:auto_generated\|w_mux_outputs743w\[0\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.704 ns" { display:inst2|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_o4e:auto_generated|w_mux_outputs743w[0]~0 display:inst2|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_o4e:auto_generated|w_mux_outputs743w[0]~1 } "NODE_NAME" } } { "db/mux_o4e.tdf" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/db/mux_o4e.tdf" 306 19 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.419 ns) 3.514 ns display:inst2\|mux:inst17\|lpm_mux:\$00001\|mux_coc:auto_generated\|_~21 4 COMB LCCOMB_X34_Y18_N24 1 " "Info: 4: + IC(0.256 ns) + CELL(0.419 ns) = 3.514 ns; Loc. = LCCOMB_X34_Y18_N24; Fanout = 1; COMB Node = 'display:inst2\|mux:inst17\|lpm_mux:\$00001\|mux_coc:auto_generated\|_~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { display:inst2|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_o4e:auto_generated|w_mux_outputs743w[0]~1 display:inst2|mux:inst17|lpm_mux:$00001|mux_coc:auto_generated|_~21 } "NODE_NAME" } } { "lpm_mux.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.438 ns) 4.214 ns display:inst2\|mux:inst17\|lpm_mux:\$00001\|mux_coc:auto_generated\|_~23 5 COMB LCCOMB_X34_Y18_N20 1 " "Info: 5: + IC(0.262 ns) + CELL(0.438 ns) = 4.214 ns; Loc. = LCCOMB_X34_Y18_N20; Fanout = 1; COMB Node = 'display:inst2\|mux:inst17\|lpm_mux:\$00001\|mux_coc:auto_generated\|_~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.700 ns" { display:inst2|mux:inst17|lpm_mux:$00001|mux_coc:auto_generated|_~21 display:inst2|mux:inst17|lpm_mux:$00001|mux_coc:auto_generated|_~23 } "NODE_NAME" } } { "lpm_mux.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.644 ns) + CELL(0.275 ns) 6.133 ns display:inst2\|mux:inst17\|lpm_mux:\$00001\|mux_coc:auto_generated\|_~24 6 COMB LCCOMB_X49_Y20_N6 1 " "Info: 6: + IC(1.644 ns) + CELL(0.275 ns) = 6.133 ns; Loc. = LCCOMB_X49_Y20_N6; Fanout = 1; COMB Node = 'display:inst2\|mux:inst17\|lpm_mux:\$00001\|mux_coc:auto_generated\|_~24'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.919 ns" { display:inst2|mux:inst17|lpm_mux:$00001|mux_coc:auto_generated|_~23 display:inst2|mux:inst17|lpm_mux:$00001|mux_coc:auto_generated|_~24 } "NODE_NAME" } } { "lpm_mux.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.438 ns) 6.839 ns display:inst2\|mux:inst17\|lpm_mux:\$00001\|mux_coc:auto_generated\|_~25 7 COMB LCCOMB_X49_Y20_N30 1 " "Info: 7: + IC(0.268 ns) + CELL(0.438 ns) = 6.839 ns; Loc. = LCCOMB_X49_Y20_N30; Fanout = 1; COMB Node = 'display:inst2\|mux:inst17\|lpm_mux:\$00001\|mux_coc:auto_generated\|_~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { display:inst2|mux:inst17|lpm_mux:$00001|mux_coc:auto_generated|_~24 display:inst2|mux:inst17|lpm_mux:$00001|mux_coc:auto_generated|_~25 } "NODE_NAME" } } { "lpm_mux.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.420 ns) 7.513 ns display:inst2\|VGA_SYNC:inst1\|blue_out~43 8 COMB LCCOMB_X49_Y20_N2 3 " "Info: 8: + IC(0.254 ns) + CELL(0.420 ns) = 7.513 ns; Loc. = LCCOMB_X49_Y20_N2; Fanout = 3; COMB Node = 'display:inst2\|VGA_SYNC:inst1\|blue_out~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.674 ns" { display:inst2|mux:inst17|lpm_mux:$00001|mux_coc:auto_generated|_~25 display:inst2|VGA_SYNC:inst1|blue_out~43 } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/de2core (1)/de2core/vga_sync.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.149 ns) 7.919 ns display:inst2\|VGA_SYNC:inst1\|red_out~feeder 9 COMB LCCOMB_X49_Y20_N20 1 " "Info: 9: + IC(0.257 ns) + CELL(0.149 ns) = 7.919 ns; Loc. = LCCOMB_X49_Y20_N20; Fanout = 1; COMB Node = 'display:inst2\|VGA_SYNC:inst1\|red_out~feeder'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.406 ns" { display:inst2|VGA_SYNC:inst1|blue_out~43 display:inst2|VGA_SYNC:inst1|red_out~feeder } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/de2core (1)/de2core/vga_sync.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 8.003 ns display:inst2\|VGA_SYNC:inst1\|red_out 10 REG LCFF_X49_Y20_N21 1 " "Info: 10: + IC(0.000 ns) + CELL(0.084 ns) = 8.003 ns; Loc. = LCFF_X49_Y20_N21; Fanout = 1; REG Node = 'display:inst2\|VGA_SYNC:inst1\|red_out'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { display:inst2|VGA_SYNC:inst1|red_out~feeder display:inst2|VGA_SYNC:inst1|red_out } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/de2core (1)/de2core/vga_sync.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.080 ns ( 38.49 % ) " "Info: Total cell delay = 3.080 ns ( 38.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.923 ns ( 61.51 % ) " "Info: Total interconnect delay = 4.923 ns ( 61.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.003 ns" { fsm:inst4|state_machine_version2:inst|vDFF:reg|Q[1] display:inst2|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_o4e:auto_generated|w_mux_outputs743w[0]~0 display:inst2|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_o4e:auto_generated|w_mux_outputs743w[0]~1 display:inst2|mux:inst17|lpm_mux:$00001|mux_coc:auto_generated|_~21 display:inst2|mux:inst17|lpm_mux:$00001|mux_coc:auto_generated|_~23 display:inst2|mux:inst17|lpm_mux:$00001|mux_coc:auto_generated|_~24 display:inst2|mux:inst17|lpm_mux:$00001|mux_coc:auto_generated|_~25 display:inst2|VGA_SYNC:inst1|blue_out~43 display:inst2|VGA_SYNC:inst1|red_out~feeder display:inst2|VGA_SYNC:inst1|red_out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.003 ns" { fsm:inst4|state_machine_version2:inst|vDFF:reg|Q[1] {} display:inst2|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_o4e:auto_generated|w_mux_outputs743w[0]~0 {} display:inst2|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_o4e:auto_generated|w_mux_outputs743w[0]~1 {} display:inst2|mux:inst17|lpm_mux:$00001|mux_coc:auto_generated|_~21 {} display:inst2|mux:inst17|lpm_mux:$00001|mux_coc:auto_generated|_~23 {} display:inst2|mux:inst17|lpm_mux:$00001|mux_coc:auto_generated|_~24 {} display:inst2|mux:inst17|lpm_mux:$00001|mux_coc:auto_generated|_~25 {} display:inst2|VGA_SYNC:inst1|blue_out~43 {} display:inst2|VGA_SYNC:inst1|red_out~feeder {} display:inst2|VGA_SYNC:inst1|red_out {} } { 0.000ns 1.716ns 0.266ns 0.256ns 0.262ns 1.644ns 0.268ns 0.254ns 0.257ns 0.000ns } { 0.000ns 0.419ns 0.438ns 0.419ns 0.438ns 0.275ns 0.438ns 0.420ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl display:inst2|VGA_SYNC:inst1|red_out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} display:inst2|VGA_SYNC:inst1|red_out {} } { 0.000ns 1.091ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.894 ns" { CLOCK_50 clk_div:inst|clock_10Hz clk_div:inst|clock_10Hz~clkctrl fsm:inst4|state_machine_version2:inst|vDFF:reg|Q[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.894 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst|clock_10Hz {} clk_div:inst|clock_10Hz~clkctrl {} fsm:inst4|state_machine_version2:inst|vDFF:reg|Q[1] {} } { 0.000ns 0.000ns 1.826ns 1.716ns 1.029ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.003 ns" { fsm:inst4|state_machine_version2:inst|vDFF:reg|Q[1] display:inst2|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_o4e:auto_generated|w_mux_outputs743w[0]~0 display:inst2|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_o4e:auto_generated|w_mux_outputs743w[0]~1 display:inst2|mux:inst17|lpm_mux:$00001|mux_coc:auto_generated|_~21 display:inst2|mux:inst17|lpm_mux:$00001|mux_coc:auto_generated|_~23 display:inst2|mux:inst17|lpm_mux:$00001|mux_coc:auto_generated|_~24 display:inst2|mux:inst17|lpm_mux:$00001|mux_coc:auto_generated|_~25 display:inst2|VGA_SYNC:inst1|blue_out~43 display:inst2|VGA_SYNC:inst1|red_out~feeder display:inst2|VGA_SYNC:inst1|red_out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.003 ns" { fsm:inst4|state_machine_version2:inst|vDFF:reg|Q[1] {} display:inst2|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_o4e:auto_generated|w_mux_outputs743w[0]~0 {} display:inst2|lpm_mux0:inst4|lpm_mux:lpm_mux_component|mux_o4e:auto_generated|w_mux_outputs743w[0]~1 {} display:inst2|mux:inst17|lpm_mux:$00001|mux_coc:auto_generated|_~21 {} display:inst2|mux:inst17|lpm_mux:$00001|mux_coc:auto_generated|_~23 {} display:inst2|mux:inst17|lpm_mux:$00001|mux_coc:auto_generated|_~24 {} display:inst2|mux:inst17|lpm_mux:$00001|mux_coc:auto_generated|_~25 {} display:inst2|VGA_SYNC:inst1|blue_out~43 {} display:inst2|VGA_SYNC:inst1|red_out~feeder {} display:inst2|VGA_SYNC:inst1|red_out {} } { 0.000ns 1.716ns 0.266ns 0.256ns 0.262ns 1.644ns 0.268ns 0.254ns 0.257ns 0.000ns } { 0.000ns 0.419ns 0.438ns 0.419ns 0.438ns 0.275ns 0.438ns 0.420ns 0.149ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLOCK_50 register keyboardTopLevel:inst8\|keyboard:inst4\|scan_ready register keyboardTopLevel:inst8\|REG8:inst11\|Q\[5\] 13.205 ns " "Info: Slack time is 13.205 ns for clock \"CLOCK_50\" between source register \"keyboardTopLevel:inst8\|keyboard:inst4\|scan_ready\" and destination register \"keyboardTopLevel:inst8\|REG8:inst11\|Q\[5\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "147.17 MHz 6.795 ns " "Info: Fmax is 147.17 MHz (period= 6.795 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "15.650 ns + Largest register register " "Info: + Largest register to register requirement is 15.650 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 20.000 ns " "Info: + Latch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.136 ns + Largest " "Info: + Largest clock skew is -4.136 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.656 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 2.656 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 9; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "tamagotchi.bdf" "" { Schematic "C:/Users/student/Desktop/BrockTimFinalProj/tamagotchi.bdf" { { 176 72 240 192 "CLOCK_50" "" } { 168 240 303 184 "CLOCK_50" "" } { 488 640 702 504 "CLOCK_50" "" } { 448 152 216 464 "CLOCK_50" "" } { 304 40 120 320 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 38 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 38; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "tamagotchi.bdf" "" { Schematic "C:/Users/student/Desktop/BrockTimFinalProj/tamagotchi.bdf" { { 176 72 240 192 "CLOCK_50" "" } { 168 240 303 184 "CLOCK_50" "" } { 488 640 702 504 "CLOCK_50" "" } { 448 152 216 464 "CLOCK_50" "" } { 304 40 120 320 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.002 ns) + CELL(0.537 ns) 2.656 ns keyboardTopLevel:inst8\|REG8:inst11\|Q\[5\] 3 REG LCFF_X51_Y8_N29 3 " "Info: 3: + IC(1.002 ns) + CELL(0.537 ns) = 2.656 ns; Loc. = LCFF_X51_Y8_N29; Fanout = 3; REG Node = 'keyboardTopLevel:inst8\|REG8:inst11\|Q\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { CLOCK_50~clkctrl keyboardTopLevel:inst8|REG8:inst11|Q[5] } "NODE_NAME" } } { "reg8.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/keyboard/reg8.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.83 % ) " "Info: Total cell delay = 1.536 ns ( 57.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.120 ns ( 42.17 % ) " "Info: Total interconnect delay = 1.120 ns ( 42.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { CLOCK_50 CLOCK_50~clkctrl keyboardTopLevel:inst8|REG8:inst11|Q[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} keyboardTopLevel:inst8|REG8:inst11|Q[5] {} } { 0.000ns 0.000ns 0.118ns 1.002ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 6.792 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 6.792 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 9; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "tamagotchi.bdf" "" { Schematic "C:/Users/student/Desktop/BrockTimFinalProj/tamagotchi.bdf" { { 176 72 240 192 "CLOCK_50" "" } { 168 240 303 184 "CLOCK_50" "" } { 488 640 702 504 "CLOCK_50" "" } { 448 152 216 464 "CLOCK_50" "" } { 304 40 120 320 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.929 ns) + CELL(0.787 ns) 3.715 ns keyboardTopLevel:inst8\|keyboard:inst4\|keyboard_clk_filtered 2 REG LCFF_X57_Y19_N17 5 " "Info: 2: + IC(1.929 ns) + CELL(0.787 ns) = 3.715 ns; Loc. = LCFF_X57_Y19_N17; Fanout = 5; REG Node = 'keyboardTopLevel:inst8\|keyboard:inst4\|keyboard_clk_filtered'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.716 ns" { CLOCK_50 keyboardTopLevel:inst8|keyboard:inst4|keyboard_clk_filtered } "NODE_NAME" } } { "keyboard.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/de2core (1)/de2core/keyboard.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.814 ns) + CELL(0.787 ns) 5.316 ns keyboardTopLevel:inst8\|keyboard:inst4\|ready_set 3 REG LCFF_X56_Y16_N7 2 " "Info: 3: + IC(0.814 ns) + CELL(0.787 ns) = 5.316 ns; Loc. = LCFF_X56_Y16_N7; Fanout = 2; REG Node = 'keyboardTopLevel:inst8\|keyboard:inst4\|ready_set'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.601 ns" { keyboardTopLevel:inst8|keyboard:inst4|keyboard_clk_filtered keyboardTopLevel:inst8|keyboard:inst4|ready_set } "NODE_NAME" } } { "keyboard.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/de2core (1)/de2core/keyboard.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.939 ns) + CELL(0.537 ns) 6.792 ns keyboardTopLevel:inst8\|keyboard:inst4\|scan_ready 4 REG LCFF_X51_Y16_N1 5 " "Info: 4: + IC(0.939 ns) + CELL(0.537 ns) = 6.792 ns; Loc. = LCFF_X51_Y16_N1; Fanout = 5; REG Node = 'keyboardTopLevel:inst8\|keyboard:inst4\|scan_ready'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.476 ns" { keyboardTopLevel:inst8|keyboard:inst4|ready_set keyboardTopLevel:inst8|keyboard:inst4|scan_ready } "NODE_NAME" } } { "keyboard.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/de2core (1)/de2core/keyboard.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.110 ns ( 45.79 % ) " "Info: Total cell delay = 3.110 ns ( 45.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.682 ns ( 54.21 % ) " "Info: Total interconnect delay = 3.682 ns ( 54.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.792 ns" { CLOCK_50 keyboardTopLevel:inst8|keyboard:inst4|keyboard_clk_filtered keyboardTopLevel:inst8|keyboard:inst4|ready_set keyboardTopLevel:inst8|keyboard:inst4|scan_ready } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.792 ns" { CLOCK_50 {} CLOCK_50~combout {} keyboardTopLevel:inst8|keyboard:inst4|keyboard_clk_filtered {} keyboardTopLevel:inst8|keyboard:inst4|ready_set {} keyboardTopLevel:inst8|keyboard:inst4|scan_ready {} } { 0.000ns 0.000ns 1.929ns 0.814ns 0.939ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { CLOCK_50 CLOCK_50~clkctrl keyboardTopLevel:inst8|REG8:inst11|Q[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} keyboardTopLevel:inst8|REG8:inst11|Q[5] {} } { 0.000ns 0.000ns 0.118ns 1.002ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.792 ns" { CLOCK_50 keyboardTopLevel:inst8|keyboard:inst4|keyboard_clk_filtered keyboardTopLevel:inst8|keyboard:inst4|ready_set keyboardTopLevel:inst8|keyboard:inst4|scan_ready } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.792 ns" { CLOCK_50 {} CLOCK_50~combout {} keyboardTopLevel:inst8|keyboard:inst4|keyboard_clk_filtered {} keyboardTopLevel:inst8|keyboard:inst4|ready_set {} keyboardTopLevel:inst8|keyboard:inst4|scan_ready {} } { 0.000ns 0.000ns 1.929ns 0.814ns 0.939ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "keyboard.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/de2core (1)/de2core/keyboard.vhd" 10 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "reg8.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/keyboard/reg8.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { CLOCK_50 CLOCK_50~clkctrl keyboardTopLevel:inst8|REG8:inst11|Q[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} keyboardTopLevel:inst8|REG8:inst11|Q[5] {} } { 0.000ns 0.000ns 0.118ns 1.002ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.792 ns" { CLOCK_50 keyboardTopLevel:inst8|keyboard:inst4|keyboard_clk_filtered keyboardTopLevel:inst8|keyboard:inst4|ready_set keyboardTopLevel:inst8|keyboard:inst4|scan_ready } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.792 ns" { CLOCK_50 {} CLOCK_50~combout {} keyboardTopLevel:inst8|keyboard:inst4|keyboard_clk_filtered {} keyboardTopLevel:inst8|keyboard:inst4|ready_set {} keyboardTopLevel:inst8|keyboard:inst4|scan_ready {} } { 0.000ns 0.000ns 1.929ns 0.814ns 0.939ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.445 ns - Longest register register " "Info: - Longest register to register delay is 2.445 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns keyboardTopLevel:inst8\|keyboard:inst4\|scan_ready 1 REG LCFF_X51_Y16_N1 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X51_Y16_N1; Fanout = 5; REG Node = 'keyboardTopLevel:inst8\|keyboard:inst4\|scan_ready'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyboardTopLevel:inst8|keyboard:inst4|scan_ready } "NODE_NAME" } } { "keyboard.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/de2core (1)/de2core/keyboard.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.350 ns) + CELL(0.416 ns) 0.766 ns keyboardTopLevel:inst8\|CONTROL:inst2\|Equal0~0 2 COMB LCCOMB_X51_Y16_N26 9 " "Info: 2: + IC(0.350 ns) + CELL(0.416 ns) = 0.766 ns; Loc. = LCCOMB_X51_Y16_N26; Fanout = 9; COMB Node = 'keyboardTopLevel:inst8\|CONTROL:inst2\|Equal0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.766 ns" { keyboardTopLevel:inst8|keyboard:inst4|scan_ready keyboardTopLevel:inst8|CONTROL:inst2|Equal0~0 } "NODE_NAME" } } { "keyboard/control.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/keyboard/control.vhd" 77 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.660 ns) 2.445 ns keyboardTopLevel:inst8\|REG8:inst11\|Q\[5\] 3 REG LCFF_X51_Y8_N29 3 " "Info: 3: + IC(1.019 ns) + CELL(0.660 ns) = 2.445 ns; Loc. = LCFF_X51_Y8_N29; Fanout = 3; REG Node = 'keyboardTopLevel:inst8\|REG8:inst11\|Q\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.679 ns" { keyboardTopLevel:inst8|CONTROL:inst2|Equal0~0 keyboardTopLevel:inst8|REG8:inst11|Q[5] } "NODE_NAME" } } { "reg8.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/keyboard/reg8.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.076 ns ( 44.01 % ) " "Info: Total cell delay = 1.076 ns ( 44.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.369 ns ( 55.99 % ) " "Info: Total interconnect delay = 1.369 ns ( 55.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.445 ns" { keyboardTopLevel:inst8|keyboard:inst4|scan_ready keyboardTopLevel:inst8|CONTROL:inst2|Equal0~0 keyboardTopLevel:inst8|REG8:inst11|Q[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.445 ns" { keyboardTopLevel:inst8|keyboard:inst4|scan_ready {} keyboardTopLevel:inst8|CONTROL:inst2|Equal0~0 {} keyboardTopLevel:inst8|REG8:inst11|Q[5] {} } { 0.000ns 0.350ns 1.019ns } { 0.000ns 0.416ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { CLOCK_50 CLOCK_50~clkctrl keyboardTopLevel:inst8|REG8:inst11|Q[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} keyboardTopLevel:inst8|REG8:inst11|Q[5] {} } { 0.000ns 0.000ns 0.118ns 1.002ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.792 ns" { CLOCK_50 keyboardTopLevel:inst8|keyboard:inst4|keyboard_clk_filtered keyboardTopLevel:inst8|keyboard:inst4|ready_set keyboardTopLevel:inst8|keyboard:inst4|scan_ready } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.792 ns" { CLOCK_50 {} CLOCK_50~combout {} keyboardTopLevel:inst8|keyboard:inst4|keyboard_clk_filtered {} keyboardTopLevel:inst8|keyboard:inst4|ready_set {} keyboardTopLevel:inst8|keyboard:inst4|scan_ready {} } { 0.000ns 0.000ns 1.929ns 0.814ns 0.939ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.445 ns" { keyboardTopLevel:inst8|keyboard:inst4|scan_ready keyboardTopLevel:inst8|CONTROL:inst2|Equal0~0 keyboardTopLevel:inst8|REG8:inst11|Q[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.445 ns" { keyboardTopLevel:inst8|keyboard:inst4|scan_ready {} keyboardTopLevel:inst8|CONTROL:inst2|Equal0~0 {} keyboardTopLevel:inst8|REG8:inst11|Q[5] {} } { 0.000ns 0.350ns 1.019ns } { 0.000ns 0.416ns 0.660ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "display:inst2\|VGA_SYNC:inst1\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 register display:inst2\|VGA_SYNC:inst1\|vert_sync register display:inst2\|VGA_SYNC:inst1\|vert_sync_out 512 ps " "Info: Minimum slack time is 512 ps for clock \"display:inst2\|VGA_SYNC:inst1\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" between source register \"display:inst2\|VGA_SYNC:inst1\|vert_sync\" and destination register \"display:inst2\|VGA_SYNC:inst1\|vert_sync_out\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.528 ns + Shortest register register " "Info: + Shortest register to register delay is 0.528 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns display:inst2\|VGA_SYNC:inst1\|vert_sync 1 REG LCFF_X34_Y19_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y19_N3; Fanout = 1; REG Node = 'display:inst2\|VGA_SYNC:inst1\|vert_sync'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { display:inst2|VGA_SYNC:inst1|vert_sync } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/de2core (1)/de2core/vga_sync.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.149 ns) 0.444 ns display:inst2\|VGA_SYNC:inst1\|vert_sync_out~feeder 2 COMB LCCOMB_X34_Y19_N0 1 " "Info: 2: + IC(0.295 ns) + CELL(0.149 ns) = 0.444 ns; Loc. = LCCOMB_X34_Y19_N0; Fanout = 1; COMB Node = 'display:inst2\|VGA_SYNC:inst1\|vert_sync_out~feeder'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.444 ns" { display:inst2|VGA_SYNC:inst1|vert_sync display:inst2|VGA_SYNC:inst1|vert_sync_out~feeder } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/de2core (1)/de2core/vga_sync.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.528 ns display:inst2\|VGA_SYNC:inst1\|vert_sync_out 3 REG LCFF_X34_Y19_N1 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.528 ns; Loc. = LCFF_X34_Y19_N1; Fanout = 1; REG Node = 'display:inst2\|VGA_SYNC:inst1\|vert_sync_out'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { display:inst2|VGA_SYNC:inst1|vert_sync_out~feeder display:inst2|VGA_SYNC:inst1|vert_sync_out } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/de2core (1)/de2core/vga_sync.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.233 ns ( 44.13 % ) " "Info: Total cell delay = 0.233 ns ( 44.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.295 ns ( 55.87 % ) " "Info: Total interconnect delay = 0.295 ns ( 55.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.528 ns" { display:inst2|VGA_SYNC:inst1|vert_sync display:inst2|VGA_SYNC:inst1|vert_sync_out~feeder display:inst2|VGA_SYNC:inst1|vert_sync_out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.528 ns" { display:inst2|VGA_SYNC:inst1|vert_sync {} display:inst2|VGA_SYNC:inst1|vert_sync_out~feeder {} display:inst2|VGA_SYNC:inst1|vert_sync_out {} } { 0.000ns 0.295ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.358 ns " "Info: + Latch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination display:inst2\|VGA_SYNC:inst1\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 40.000 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"display:inst2\|VGA_SYNC:inst1\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" is 40.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.358 ns " "Info: - Launch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source display:inst2\|VGA_SYNC:inst1\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 40.000 ns -2.358 ns  50 " "Info: Clock period of Source clock \"display:inst2\|VGA_SYNC:inst1\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" is 40.000 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "display:inst2\|VGA_SYNC:inst1\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 destination 2.642 ns + Longest register " "Info: + Longest clock path from clock \"display:inst2\|VGA_SYNC:inst1\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" to destination register is 2.642 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns display:inst2\|VGA_SYNC:inst1\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'display:inst2\|VGA_SYNC:inst1\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns display:inst2\|VGA_SYNC:inst1\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 278 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 278; COMB Node = 'display:inst2\|VGA_SYNC:inst1\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.537 ns) 2.642 ns display:inst2\|VGA_SYNC:inst1\|vert_sync_out 3 REG LCFF_X34_Y19_N1 1 " "Info: 3: + IC(1.014 ns) + CELL(0.537 ns) = 2.642 ns; Loc. = LCFF_X34_Y19_N1; Fanout = 1; REG Node = 'display:inst2\|VGA_SYNC:inst1\|vert_sync_out'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl display:inst2|VGA_SYNC:inst1|vert_sync_out } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/de2core (1)/de2core/vga_sync.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.33 % ) " "Info: Total cell delay = 0.537 ns ( 20.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.105 ns ( 79.67 % ) " "Info: Total interconnect delay = 2.105 ns ( 79.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.642 ns" { display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl display:inst2|VGA_SYNC:inst1|vert_sync_out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.642 ns" { display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} display:inst2|VGA_SYNC:inst1|vert_sync_out {} } { 0.000ns 1.091ns 1.014ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "display:inst2\|VGA_SYNC:inst1\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 source 2.642 ns - Shortest register " "Info: - Shortest clock path from clock \"display:inst2\|VGA_SYNC:inst1\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0\" to source register is 2.642 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns display:inst2\|VGA_SYNC:inst1\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'display:inst2\|VGA_SYNC:inst1\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns display:inst2\|VGA_SYNC:inst1\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 278 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 278; COMB Node = 'display:inst2\|VGA_SYNC:inst1\|video_PLL:video_PLL_inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.537 ns) 2.642 ns display:inst2\|VGA_SYNC:inst1\|vert_sync 3 REG LCFF_X34_Y19_N3 1 " "Info: 3: + IC(1.014 ns) + CELL(0.537 ns) = 2.642 ns; Loc. = LCFF_X34_Y19_N3; Fanout = 1; REG Node = 'display:inst2\|VGA_SYNC:inst1\|vert_sync'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.551 ns" { display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl display:inst2|VGA_SYNC:inst1|vert_sync } "NODE_NAME" } } { "vga_sync.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/de2core (1)/de2core/vga_sync.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.33 % ) " "Info: Total cell delay = 0.537 ns ( 20.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.105 ns ( 79.67 % ) " "Info: Total interconnect delay = 2.105 ns ( 79.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.642 ns" { display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl display:inst2|VGA_SYNC:inst1|vert_sync } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.642 ns" { display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} display:inst2|VGA_SYNC:inst1|vert_sync {} } { 0.000ns 1.091ns 1.014ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.642 ns" { display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl display:inst2|VGA_SYNC:inst1|vert_sync_out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.642 ns" { display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} display:inst2|VGA_SYNC:inst1|vert_sync_out {} } { 0.000ns 1.091ns 1.014ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.642 ns" { display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl display:inst2|VGA_SYNC:inst1|vert_sync } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.642 ns" { display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} display:inst2|VGA_SYNC:inst1|vert_sync {} } { 0.000ns 1.091ns 1.014ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "vga_sync.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/de2core (1)/de2core/vga_sync.vhd" 14 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "vga_sync.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/de2core (1)/de2core/vga_sync.vhd" 10 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.642 ns" { display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl display:inst2|VGA_SYNC:inst1|vert_sync_out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.642 ns" { display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} display:inst2|VGA_SYNC:inst1|vert_sync_out {} } { 0.000ns 1.091ns 1.014ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.642 ns" { display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl display:inst2|VGA_SYNC:inst1|vert_sync } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.642 ns" { display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} display:inst2|VGA_SYNC:inst1|vert_sync {} } { 0.000ns 1.091ns 1.014ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.528 ns" { display:inst2|VGA_SYNC:inst1|vert_sync display:inst2|VGA_SYNC:inst1|vert_sync_out~feeder display:inst2|VGA_SYNC:inst1|vert_sync_out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.528 ns" { display:inst2|VGA_SYNC:inst1|vert_sync {} display:inst2|VGA_SYNC:inst1|vert_sync_out~feeder {} display:inst2|VGA_SYNC:inst1|vert_sync_out {} } { 0.000ns 0.295ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.642 ns" { display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl display:inst2|VGA_SYNC:inst1|vert_sync_out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.642 ns" { display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} display:inst2|VGA_SYNC:inst1|vert_sync_out {} } { 0.000ns 1.091ns 1.014ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.642 ns" { display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl display:inst2|VGA_SYNC:inst1|vert_sync } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.642 ns" { display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0 {} display:inst2|VGA_SYNC:inst1|video_PLL:video_PLL_inst|altpll:altpll_component|_clk0~clkctrl {} display:inst2|VGA_SYNC:inst1|vert_sync {} } { 0.000ns 1.091ns 1.014ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLOCK_50 register keyboardTopLevel:inst8\|REG8:inst11\|Q\[0\] register fsm:inst4\|state_machine_version2:inst\|f_key_d -2.475 ns " "Info: Minimum slack time is -2.475 ns for clock \"CLOCK_50\" between source register \"keyboardTopLevel:inst8\|REG8:inst11\|Q\[0\]\" and destination register \"fsm:inst4\|state_machine_version2:inst\|f_key_d\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.779 ns + Shortest register register " "Info: + Shortest register to register delay is 1.779 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns keyboardTopLevel:inst8\|REG8:inst11\|Q\[0\] 1 REG LCFF_X51_Y8_N15 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X51_Y8_N15; Fanout = 4; REG Node = 'keyboardTopLevel:inst8\|REG8:inst11\|Q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { keyboardTopLevel:inst8|REG8:inst11|Q[0] } "NODE_NAME" } } { "reg8.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/keyboard/reg8.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.420 ns) + CELL(0.275 ns) 1.695 ns inst10 2 COMB LCCOMB_X51_Y18_N26 4 " "Info: 2: + IC(1.420 ns) + CELL(0.275 ns) = 1.695 ns; Loc. = LCCOMB_X51_Y18_N26; Fanout = 4; COMB Node = 'inst10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.695 ns" { keyboardTopLevel:inst8|REG8:inst11|Q[0] inst10 } "NODE_NAME" } } { "tamagotchi.bdf" "" { Schematic "C:/Users/student/Desktop/BrockTimFinalProj/tamagotchi.bdf" { { 296 464 528 344 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.779 ns fsm:inst4\|state_machine_version2:inst\|f_key_d 3 REG LCFF_X51_Y18_N27 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.779 ns; Loc. = LCFF_X51_Y18_N27; Fanout = 3; REG Node = 'fsm:inst4\|state_machine_version2:inst\|f_key_d'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { inst10 fsm:inst4|state_machine_version2:inst|f_key_d } "NODE_NAME" } } { "fsm/state_machine_version2.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/fsm/state_machine_version2.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.359 ns ( 20.18 % ) " "Info: Total cell delay = 0.359 ns ( 20.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.420 ns ( 79.82 % ) " "Info: Total interconnect delay = 1.420 ns ( 79.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.779 ns" { keyboardTopLevel:inst8|REG8:inst11|Q[0] inst10 fsm:inst4|state_machine_version2:inst|f_key_d } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.779 ns" { keyboardTopLevel:inst8|REG8:inst11|Q[0] {} inst10 {} fsm:inst4|state_machine_version2:inst|f_key_d {} } { 0.000ns 1.420ns 0.000ns } { 0.000ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "4.254 ns - Smallest register register " "Info: - Smallest register to register requirement is 4.254 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_50 20.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_50\" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.238 ns + Smallest " "Info: + Smallest clock skew is 4.238 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 6.894 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 6.894 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 9; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "tamagotchi.bdf" "" { Schematic "C:/Users/student/Desktop/BrockTimFinalProj/tamagotchi.bdf" { { 176 72 240 192 "CLOCK_50" "" } { 168 240 303 184 "CLOCK_50" "" } { 488 640 702 504 "CLOCK_50" "" } { 448 152 216 464 "CLOCK_50" "" } { 304 40 120 320 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.826 ns) + CELL(0.787 ns) 3.612 ns clk_div:inst\|clock_10Hz 2 REG LCFF_X32_Y12_N19 2 " "Info: 2: + IC(1.826 ns) + CELL(0.787 ns) = 3.612 ns; Loc. = LCFF_X32_Y12_N19; Fanout = 2; REG Node = 'clk_div:inst\|clock_10Hz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.613 ns" { CLOCK_50 clk_div:inst|clock_10Hz } "NODE_NAME" } } { "clk_div.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/de2core (1)/de2core/clk_div.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.716 ns) + CELL(0.000 ns) 5.328 ns clk_div:inst\|clock_10Hz~clkctrl 3 COMB CLKCTRL_G13 12 " "Info: 3: + IC(1.716 ns) + CELL(0.000 ns) = 5.328 ns; Loc. = CLKCTRL_G13; Fanout = 12; COMB Node = 'clk_div:inst\|clock_10Hz~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.716 ns" { clk_div:inst|clock_10Hz clk_div:inst|clock_10Hz~clkctrl } "NODE_NAME" } } { "clk_div.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/de2core (1)/de2core/clk_div.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 6.894 ns fsm:inst4\|state_machine_version2:inst\|f_key_d 4 REG LCFF_X51_Y18_N27 3 " "Info: 4: + IC(1.029 ns) + CELL(0.537 ns) = 6.894 ns; Loc. = LCFF_X51_Y18_N27; Fanout = 3; REG Node = 'fsm:inst4\|state_machine_version2:inst\|f_key_d'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { clk_div:inst|clock_10Hz~clkctrl fsm:inst4|state_machine_version2:inst|f_key_d } "NODE_NAME" } } { "fsm/state_machine_version2.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/fsm/state_machine_version2.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 33.70 % ) " "Info: Total cell delay = 2.323 ns ( 33.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.571 ns ( 66.30 % ) " "Info: Total interconnect delay = 4.571 ns ( 66.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.894 ns" { CLOCK_50 clk_div:inst|clock_10Hz clk_div:inst|clock_10Hz~clkctrl fsm:inst4|state_machine_version2:inst|f_key_d } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.894 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst|clock_10Hz {} clk_div:inst|clock_10Hz~clkctrl {} fsm:inst4|state_machine_version2:inst|f_key_d {} } { 0.000ns 0.000ns 1.826ns 1.716ns 1.029ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 2.656 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to source register is 2.656 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 9; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "tamagotchi.bdf" "" { Schematic "C:/Users/student/Desktop/BrockTimFinalProj/tamagotchi.bdf" { { 176 72 240 192 "CLOCK_50" "" } { 168 240 303 184 "CLOCK_50" "" } { 488 640 702 504 "CLOCK_50" "" } { 448 152 216 464 "CLOCK_50" "" } { 304 40 120 320 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 38 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 38; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "tamagotchi.bdf" "" { Schematic "C:/Users/student/Desktop/BrockTimFinalProj/tamagotchi.bdf" { { 176 72 240 192 "CLOCK_50" "" } { 168 240 303 184 "CLOCK_50" "" } { 488 640 702 504 "CLOCK_50" "" } { 448 152 216 464 "CLOCK_50" "" } { 304 40 120 320 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.002 ns) + CELL(0.537 ns) 2.656 ns keyboardTopLevel:inst8\|REG8:inst11\|Q\[0\] 3 REG LCFF_X51_Y8_N15 4 " "Info: 3: + IC(1.002 ns) + CELL(0.537 ns) = 2.656 ns; Loc. = LCFF_X51_Y8_N15; Fanout = 4; REG Node = 'keyboardTopLevel:inst8\|REG8:inst11\|Q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { CLOCK_50~clkctrl keyboardTopLevel:inst8|REG8:inst11|Q[0] } "NODE_NAME" } } { "reg8.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/keyboard/reg8.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.83 % ) " "Info: Total cell delay = 1.536 ns ( 57.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.120 ns ( 42.17 % ) " "Info: Total interconnect delay = 1.120 ns ( 42.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { CLOCK_50 CLOCK_50~clkctrl keyboardTopLevel:inst8|REG8:inst11|Q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} keyboardTopLevel:inst8|REG8:inst11|Q[0] {} } { 0.000ns 0.000ns 0.118ns 1.002ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.894 ns" { CLOCK_50 clk_div:inst|clock_10Hz clk_div:inst|clock_10Hz~clkctrl fsm:inst4|state_machine_version2:inst|f_key_d } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.894 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst|clock_10Hz {} clk_div:inst|clock_10Hz~clkctrl {} fsm:inst4|state_machine_version2:inst|f_key_d {} } { 0.000ns 0.000ns 1.826ns 1.716ns 1.029ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { CLOCK_50 CLOCK_50~clkctrl keyboardTopLevel:inst8|REG8:inst11|Q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} keyboardTopLevel:inst8|REG8:inst11|Q[0] {} } { 0.000ns 0.000ns 0.118ns 1.002ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "reg8.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/keyboard/reg8.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "fsm/state_machine_version2.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/fsm/state_machine_version2.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.894 ns" { CLOCK_50 clk_div:inst|clock_10Hz clk_div:inst|clock_10Hz~clkctrl fsm:inst4|state_machine_version2:inst|f_key_d } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.894 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst|clock_10Hz {} clk_div:inst|clock_10Hz~clkctrl {} fsm:inst4|state_machine_version2:inst|f_key_d {} } { 0.000ns 0.000ns 1.826ns 1.716ns 1.029ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { CLOCK_50 CLOCK_50~clkctrl keyboardTopLevel:inst8|REG8:inst11|Q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} keyboardTopLevel:inst8|REG8:inst11|Q[0] {} } { 0.000ns 0.000ns 0.118ns 1.002ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.779 ns" { keyboardTopLevel:inst8|REG8:inst11|Q[0] inst10 fsm:inst4|state_machine_version2:inst|f_key_d } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.779 ns" { keyboardTopLevel:inst8|REG8:inst11|Q[0] {} inst10 {} fsm:inst4|state_machine_version2:inst|f_key_d {} } { 0.000ns 1.420ns 0.000ns } { 0.000ns 0.275ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.894 ns" { CLOCK_50 clk_div:inst|clock_10Hz clk_div:inst|clock_10Hz~clkctrl fsm:inst4|state_machine_version2:inst|f_key_d } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.894 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst|clock_10Hz {} clk_div:inst|clock_10Hz~clkctrl {} fsm:inst4|state_machine_version2:inst|f_key_d {} } { 0.000ns 0.000ns 1.826ns 1.716ns 1.029ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { CLOCK_50 CLOCK_50~clkctrl keyboardTopLevel:inst8|REG8:inst11|Q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.656 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} keyboardTopLevel:inst8|REG8:inst11|Q[0] {} } { 0.000ns 0.000ns 0.118ns 1.002ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "CLOCK_50 38 " "Warning: Can't achieve minimum setup and hold requirement CLOCK_50 along 38 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "keyboardTopLevel:inst8\|CONTROL:inst2\|DFFF:D1\|qi\[1\] KEY\[0\] CLOCK_50 4.331 ns register " "Info: tsu for register \"keyboardTopLevel:inst8\|CONTROL:inst2\|DFFF:D1\|qi\[1\]\" (data pin = \"KEY\[0\]\", clock pin = \"CLOCK_50\") is 4.331 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.038 ns + Longest pin register " "Info: + Longest pin to register delay is 7.038 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 PIN PIN_G26 28 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 28; PIN Node = 'KEY\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "tamagotchi.bdf" "" { Schematic "C:/Users/student/Desktop/BrockTimFinalProj/tamagotchi.bdf" { { 344 -72 96 360 "KEY\[0\]" "" } { 192 440 608 208 "KEY\[1\]" "" } { 208 440 608 224 "KEY\[2\]" "" } { 712 296 464 728 "KEY\[3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.666 ns) + CELL(0.510 ns) 7.038 ns keyboardTopLevel:inst8\|CONTROL:inst2\|DFFF:D1\|qi\[1\] 2 REG LCFF_X51_Y16_N17 6 " "Info: 2: + IC(5.666 ns) + CELL(0.510 ns) = 7.038 ns; Loc. = LCFF_X51_Y16_N17; Fanout = 6; REG Node = 'keyboardTopLevel:inst8\|CONTROL:inst2\|DFFF:D1\|qi\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.176 ns" { KEY[0] keyboardTopLevel:inst8|CONTROL:inst2|DFFF:D1|qi[1] } "NODE_NAME" } } { "dfff.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/keyboard/dfff.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.372 ns ( 19.49 % ) " "Info: Total cell delay = 1.372 ns ( 19.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.666 ns ( 80.51 % ) " "Info: Total interconnect delay = 5.666 ns ( 80.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.038 ns" { KEY[0] keyboardTopLevel:inst8|CONTROL:inst2|DFFF:D1|qi[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.038 ns" { KEY[0] {} KEY[0]~combout {} keyboardTopLevel:inst8|CONTROL:inst2|DFFF:D1|qi[1] {} } { 0.000ns 0.000ns 5.666ns } { 0.000ns 0.862ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "dfff.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/keyboard/dfff.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 2.671 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to destination register is 2.671 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 9; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "tamagotchi.bdf" "" { Schematic "C:/Users/student/Desktop/BrockTimFinalProj/tamagotchi.bdf" { { 176 72 240 192 "CLOCK_50" "" } { 168 240 303 184 "CLOCK_50" "" } { 488 640 702 504 "CLOCK_50" "" } { 448 152 216 464 "CLOCK_50" "" } { 304 40 120 320 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK_50~clkctrl 2 COMB CLKCTRL_G2 38 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 38; COMB Node = 'CLOCK_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK_50 CLOCK_50~clkctrl } "NODE_NAME" } } { "tamagotchi.bdf" "" { Schematic "C:/Users/student/Desktop/BrockTimFinalProj/tamagotchi.bdf" { { 176 72 240 192 "CLOCK_50" "" } { 168 240 303 184 "CLOCK_50" "" } { 488 640 702 504 "CLOCK_50" "" } { 448 152 216 464 "CLOCK_50" "" } { 304 40 120 320 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(0.537 ns) 2.671 ns keyboardTopLevel:inst8\|CONTROL:inst2\|DFFF:D1\|qi\[1\] 3 REG LCFF_X51_Y16_N17 6 " "Info: 3: + IC(1.017 ns) + CELL(0.537 ns) = 2.671 ns; Loc. = LCFF_X51_Y16_N17; Fanout = 6; REG Node = 'keyboardTopLevel:inst8\|CONTROL:inst2\|DFFF:D1\|qi\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.554 ns" { CLOCK_50~clkctrl keyboardTopLevel:inst8|CONTROL:inst2|DFFF:D1|qi[1] } "NODE_NAME" } } { "dfff.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/keyboard/dfff.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.51 % ) " "Info: Total cell delay = 1.536 ns ( 57.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.135 ns ( 42.49 % ) " "Info: Total interconnect delay = 1.135 ns ( 42.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { CLOCK_50 CLOCK_50~clkctrl keyboardTopLevel:inst8|CONTROL:inst2|DFFF:D1|qi[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} keyboardTopLevel:inst8|CONTROL:inst2|DFFF:D1|qi[1] {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.038 ns" { KEY[0] keyboardTopLevel:inst8|CONTROL:inst2|DFFF:D1|qi[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.038 ns" { KEY[0] {} KEY[0]~combout {} keyboardTopLevel:inst8|CONTROL:inst2|DFFF:D1|qi[1] {} } { 0.000ns 0.000ns 5.666ns } { 0.000ns 0.862ns 0.510ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.671 ns" { CLOCK_50 CLOCK_50~clkctrl keyboardTopLevel:inst8|CONTROL:inst2|DFFF:D1|qi[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.671 ns" { CLOCK_50 {} CLOCK_50~combout {} CLOCK_50~clkctrl {} keyboardTopLevel:inst8|CONTROL:inst2|DFFF:D1|qi[1] {} } { 0.000ns 0.000ns 0.118ns 1.017ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 LEDR\[7\] fsm:inst4\|counter:inst3\|Q\[2\] 14.239 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"LEDR\[7\]\" through register \"fsm:inst4\|counter:inst3\|Q\[2\]\" is 14.239 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 6.893 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 6.893 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 9; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "tamagotchi.bdf" "" { Schematic "C:/Users/student/Desktop/BrockTimFinalProj/tamagotchi.bdf" { { 176 72 240 192 "CLOCK_50" "" } { 168 240 303 184 "CLOCK_50" "" } { 488 640 702 504 "CLOCK_50" "" } { 448 152 216 464 "CLOCK_50" "" } { 304 40 120 320 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.826 ns) + CELL(0.787 ns) 3.612 ns clk_div:inst\|clock_10Hz 2 REG LCFF_X32_Y12_N19 2 " "Info: 2: + IC(1.826 ns) + CELL(0.787 ns) = 3.612 ns; Loc. = LCFF_X32_Y12_N19; Fanout = 2; REG Node = 'clk_div:inst\|clock_10Hz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.613 ns" { CLOCK_50 clk_div:inst|clock_10Hz } "NODE_NAME" } } { "clk_div.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/de2core (1)/de2core/clk_div.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.716 ns) + CELL(0.000 ns) 5.328 ns clk_div:inst\|clock_10Hz~clkctrl 3 COMB CLKCTRL_G13 12 " "Info: 3: + IC(1.716 ns) + CELL(0.000 ns) = 5.328 ns; Loc. = CLKCTRL_G13; Fanout = 12; COMB Node = 'clk_div:inst\|clock_10Hz~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.716 ns" { clk_div:inst|clock_10Hz clk_div:inst|clock_10Hz~clkctrl } "NODE_NAME" } } { "clk_div.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/de2core (1)/de2core/clk_div.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.537 ns) 6.893 ns fsm:inst4\|counter:inst3\|Q\[2\] 4 REG LCFF_X50_Y18_N9 4 " "Info: 4: + IC(1.028 ns) + CELL(0.537 ns) = 6.893 ns; Loc. = LCFF_X50_Y18_N9; Fanout = 4; REG Node = 'fsm:inst4\|counter:inst3\|Q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { clk_div:inst|clock_10Hz~clkctrl fsm:inst4|counter:inst3|Q[2] } "NODE_NAME" } } { "fsm/counter.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/fsm/counter.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 33.70 % ) " "Info: Total cell delay = 2.323 ns ( 33.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.570 ns ( 66.30 % ) " "Info: Total interconnect delay = 4.570 ns ( 66.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.893 ns" { CLOCK_50 clk_div:inst|clock_10Hz clk_div:inst|clock_10Hz~clkctrl fsm:inst4|counter:inst3|Q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.893 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst|clock_10Hz {} clk_div:inst|clock_10Hz~clkctrl {} fsm:inst4|counter:inst3|Q[2] {} } { 0.000ns 0.000ns 1.826ns 1.716ns 1.028ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "fsm/counter.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/fsm/counter.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.096 ns + Longest register pin " "Info: + Longest register to pin delay is 7.096 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns fsm:inst4\|counter:inst3\|Q\[2\] 1 REG LCFF_X50_Y18_N9 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X50_Y18_N9; Fanout = 4; REG Node = 'fsm:inst4\|counter:inst3\|Q\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fsm:inst4|counter:inst3|Q[2] } "NODE_NAME" } } { "fsm/counter.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/fsm/counter.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.755 ns) + CELL(0.416 ns) 1.171 ns fsm:inst4\|counter:inst3\|LessThan0~0 2 COMB LCCOMB_X51_Y18_N14 1 " "Info: 2: + IC(0.755 ns) + CELL(0.416 ns) = 1.171 ns; Loc. = LCCOMB_X51_Y18_N14; Fanout = 1; COMB Node = 'fsm:inst4\|counter:inst3\|LessThan0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.171 ns" { fsm:inst4|counter:inst3|Q[2] fsm:inst4|counter:inst3|LessThan0~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.275 ns) 1.705 ns fsm:inst4\|counter:inst3\|LessThan0~1 3 COMB LCCOMB_X51_Y18_N0 8 " "Info: 3: + IC(0.259 ns) + CELL(0.275 ns) = 1.705 ns; Loc. = LCCOMB_X51_Y18_N0; Fanout = 8; COMB Node = 'fsm:inst4\|counter:inst3\|LessThan0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.534 ns" { fsm:inst4|counter:inst3|LessThan0~0 fsm:inst4|counter:inst3|LessThan0~1 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1473 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.593 ns) + CELL(2.798 ns) 7.096 ns LEDR\[7\] 4 PIN PIN_AC21 0 " "Info: 4: + IC(2.593 ns) + CELL(2.798 ns) = 7.096 ns; Loc. = PIN_AC21; Fanout = 0; PIN Node = 'LEDR\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.391 ns" { fsm:inst4|counter:inst3|LessThan0~1 LEDR[7] } "NODE_NAME" } } { "tamagotchi.bdf" "" { Schematic "C:/Users/student/Desktop/BrockTimFinalProj/tamagotchi.bdf" { { 328 840 1016 344 "LEDR\[7\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.489 ns ( 49.17 % ) " "Info: Total cell delay = 3.489 ns ( 49.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.607 ns ( 50.83 % ) " "Info: Total interconnect delay = 3.607 ns ( 50.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.096 ns" { fsm:inst4|counter:inst3|Q[2] fsm:inst4|counter:inst3|LessThan0~0 fsm:inst4|counter:inst3|LessThan0~1 LEDR[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.096 ns" { fsm:inst4|counter:inst3|Q[2] {} fsm:inst4|counter:inst3|LessThan0~0 {} fsm:inst4|counter:inst3|LessThan0~1 {} LEDR[7] {} } { 0.000ns 0.755ns 0.259ns 2.593ns } { 0.000ns 0.416ns 0.275ns 2.798ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.893 ns" { CLOCK_50 clk_div:inst|clock_10Hz clk_div:inst|clock_10Hz~clkctrl fsm:inst4|counter:inst3|Q[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.893 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst|clock_10Hz {} clk_div:inst|clock_10Hz~clkctrl {} fsm:inst4|counter:inst3|Q[2] {} } { 0.000ns 0.000ns 1.826ns 1.716ns 1.028ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.096 ns" { fsm:inst4|counter:inst3|Q[2] fsm:inst4|counter:inst3|LessThan0~0 fsm:inst4|counter:inst3|LessThan0~1 LEDR[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.096 ns" { fsm:inst4|counter:inst3|Q[2] {} fsm:inst4|counter:inst3|LessThan0~0 {} fsm:inst4|counter:inst3|LessThan0~1 {} LEDR[7] {} } { 0.000ns 0.755ns 0.259ns 2.593ns } { 0.000ns 0.416ns 0.275ns 2.798ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "fsm:inst4\|state_machine_version2:inst\|f_key_d KEY\[2\] CLOCK_50 1.000 ns register " "Info: th for register \"fsm:inst4\|state_machine_version2:inst\|f_key_d\" (data pin = \"KEY\[2\]\", clock pin = \"CLOCK_50\") is 1.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 6.894 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 6.894 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 9 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 9; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "tamagotchi.bdf" "" { Schematic "C:/Users/student/Desktop/BrockTimFinalProj/tamagotchi.bdf" { { 176 72 240 192 "CLOCK_50" "" } { 168 240 303 184 "CLOCK_50" "" } { 488 640 702 504 "CLOCK_50" "" } { 448 152 216 464 "CLOCK_50" "" } { 304 40 120 320 "CLOCK_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.826 ns) + CELL(0.787 ns) 3.612 ns clk_div:inst\|clock_10Hz 2 REG LCFF_X32_Y12_N19 2 " "Info: 2: + IC(1.826 ns) + CELL(0.787 ns) = 3.612 ns; Loc. = LCFF_X32_Y12_N19; Fanout = 2; REG Node = 'clk_div:inst\|clock_10Hz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.613 ns" { CLOCK_50 clk_div:inst|clock_10Hz } "NODE_NAME" } } { "clk_div.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/de2core (1)/de2core/clk_div.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.716 ns) + CELL(0.000 ns) 5.328 ns clk_div:inst\|clock_10Hz~clkctrl 3 COMB CLKCTRL_G13 12 " "Info: 3: + IC(1.716 ns) + CELL(0.000 ns) = 5.328 ns; Loc. = CLKCTRL_G13; Fanout = 12; COMB Node = 'clk_div:inst\|clock_10Hz~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.716 ns" { clk_div:inst|clock_10Hz clk_div:inst|clock_10Hz~clkctrl } "NODE_NAME" } } { "clk_div.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/de2core (1)/de2core/clk_div.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 6.894 ns fsm:inst4\|state_machine_version2:inst\|f_key_d 4 REG LCFF_X51_Y18_N27 3 " "Info: 4: + IC(1.029 ns) + CELL(0.537 ns) = 6.894 ns; Loc. = LCFF_X51_Y18_N27; Fanout = 3; REG Node = 'fsm:inst4\|state_machine_version2:inst\|f_key_d'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { clk_div:inst|clock_10Hz~clkctrl fsm:inst4|state_machine_version2:inst|f_key_d } "NODE_NAME" } } { "fsm/state_machine_version2.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/fsm/state_machine_version2.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 33.70 % ) " "Info: Total cell delay = 2.323 ns ( 33.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.571 ns ( 66.30 % ) " "Info: Total interconnect delay = 4.571 ns ( 66.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.894 ns" { CLOCK_50 clk_div:inst|clock_10Hz clk_div:inst|clock_10Hz~clkctrl fsm:inst4|state_machine_version2:inst|f_key_d } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.894 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst|clock_10Hz {} clk_div:inst|clock_10Hz~clkctrl {} fsm:inst4|state_machine_version2:inst|f_key_d {} } { 0.000ns 0.000ns 1.826ns 1.716ns 1.029ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "fsm/state_machine_version2.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/fsm/state_machine_version2.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.160 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.160 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns KEY\[2\] 1 PIN PIN_P23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P23; Fanout = 1; PIN Node = 'KEY\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[2] } "NODE_NAME" } } { "tamagotchi.bdf" "" { Schematic "C:/Users/student/Desktop/BrockTimFinalProj/tamagotchi.bdf" { { 344 -72 96 360 "KEY\[0\]" "" } { 192 440 608 208 "KEY\[1\]" "" } { 208 440 608 224 "KEY\[2\]" "" } { 712 296 464 728 "KEY\[3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.084 ns) + CELL(0.150 ns) 6.076 ns inst10 2 COMB LCCOMB_X51_Y18_N26 4 " "Info: 2: + IC(5.084 ns) + CELL(0.150 ns) = 6.076 ns; Loc. = LCCOMB_X51_Y18_N26; Fanout = 4; COMB Node = 'inst10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.234 ns" { KEY[2] inst10 } "NODE_NAME" } } { "tamagotchi.bdf" "" { Schematic "C:/Users/student/Desktop/BrockTimFinalProj/tamagotchi.bdf" { { 296 464 528 344 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.160 ns fsm:inst4\|state_machine_version2:inst\|f_key_d 3 REG LCFF_X51_Y18_N27 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.160 ns; Loc. = LCFF_X51_Y18_N27; Fanout = 3; REG Node = 'fsm:inst4\|state_machine_version2:inst\|f_key_d'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { inst10 fsm:inst4|state_machine_version2:inst|f_key_d } "NODE_NAME" } } { "fsm/state_machine_version2.vhd" "" { Text "C:/Users/student/Desktop/BrockTimFinalProj/fsm/state_machine_version2.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.076 ns ( 17.47 % ) " "Info: Total cell delay = 1.076 ns ( 17.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.084 ns ( 82.53 % ) " "Info: Total interconnect delay = 5.084 ns ( 82.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.160 ns" { KEY[2] inst10 fsm:inst4|state_machine_version2:inst|f_key_d } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.160 ns" { KEY[2] {} KEY[2]~combout {} inst10 {} fsm:inst4|state_machine_version2:inst|f_key_d {} } { 0.000ns 0.000ns 5.084ns 0.000ns } { 0.000ns 0.842ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.894 ns" { CLOCK_50 clk_div:inst|clock_10Hz clk_div:inst|clock_10Hz~clkctrl fsm:inst4|state_machine_version2:inst|f_key_d } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.894 ns" { CLOCK_50 {} CLOCK_50~combout {} clk_div:inst|clock_10Hz {} clk_div:inst|clock_10Hz~clkctrl {} fsm:inst4|state_machine_version2:inst|f_key_d {} } { 0.000ns 0.000ns 1.826ns 1.716ns 1.029ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.160 ns" { KEY[2] inst10 fsm:inst4|state_machine_version2:inst|f_key_d } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.160 ns" { KEY[2] {} KEY[2]~combout {} inst10 {} fsm:inst4|state_machine_version2:inst|f_key_d {} } { 0.000ns 0.000ns 5.084ns 0.000ns } { 0.000ns 0.842ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "172 " "Info: Peak virtual memory: 172 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 05 16:39:45 2018 " "Info: Processing ended: Tue Jun 05 16:39:45 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
