// Seed: 790688846
module module_0 (
    input  uwire id_0,
    output tri   id_1
);
endmodule
module module_1 #(
    parameter id_1 = 32'd53
) (
    output tri1 id_0,
    input supply0 _id_1,
    input uwire id_2,
    input wire id_3,
    input wand id_4,
    input supply1 id_5,
    input wand id_6,
    input supply1 id_7
);
  logic [-1 : 1] id_9 = id_9, id_10;
  assign id_9[1] = ~|1;
  module_0 modCall_1 (
      id_3,
      id_0
  );
  assign modCall_1.id_0 = 0;
  wire id_11;
  always assert (id_7);
  wire id_12;
  assign id_12 = id_1;
  wire [-1 : -1 'd0] id_13;
  wire [  id_1 : -1] id_14;
endmodule
