module ID_Ex(clk,Reset,Enable);
	input wire clk, Reset, Enable;


	initial begin
	end

	always @ (negedge clk) begin
		if(Reset)begin

		end 
		else if (Enable)begin
			
		end 
	end	


endmodule