

================================================================
== Vitis HLS Report for 'RNI'
================================================================
* Date:           Wed Apr  3 19:21:02 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        RNI
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.787 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+----------+-------------------+-----------+-----------+------+----------+
        |                   |  Latency (cycles)  |     Iteration     |  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |    max   |      Latency      |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+----------+-------------------+-----------+-----------+------+----------+
        |- VITIS_LOOP_25_1  |        ?|         ?|  883 ~ 51558745155|          -|          -|     ?|        no|
        | + NEURONS_LOOP    |      640|  16778112|         5 ~ 131079|          -|          -|   128|        no|
        | + NEURONS_LOOP    |       64|   1572904|         8 ~ 196613|          -|          -|     8|        no|
        +-------------------+---------+----------+-------------------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 12 
6 --> 7 9 
7 --> 8 
8 --> 11 
9 --> 10 
10 --> 11 
11 --> 5 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 25 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 19 
25 --> 26 
26 --> 27 
27 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%output_buffer_data_loc = alloca i64 1"   --->   Operation 28 'alloca' 'output_buffer_data_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_0_0_0185_i_phi_loc = alloca i64 1"   --->   Operation 29 'alloca' 'p_0_0_0185_i_phi_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%spectopmodule_ln15 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_11" [src/RNI.cpp:15]   --->   Operation 30 'spectopmodule' 'spectopmodule_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %input_stream_V_data_V, i1 %input_stream_V_keep_V, i1 %input_stream_V_strb_V, i2 %input_stream_V_user_V, i1 %input_stream_V_last_V, i5 %input_stream_V_id_V, i6 %input_stream_V_dest_V, void @empty_7, i32 1, i32 1, void @empty_6, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %input_stream_V_data_V"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_stream_V_keep_V"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_stream_V_strb_V"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %input_stream_V_user_V"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %input_stream_V_last_V"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %input_stream_V_id_V"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %input_stream_V_dest_V"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %output_stream_V_data_V, i1 %output_stream_V_keep_V, i1 %output_stream_V_strb_V, i2 %output_stream_V_user_V, i1 %output_stream_V_last_V, i5 %output_stream_V_id_V, i6 %output_stream_V_dest_V, void @empty_7, i32 1, i32 1, void @empty_6, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %output_stream_V_data_V"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_stream_V_keep_V"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_stream_V_strb_V"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %output_stream_V_user_V"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %output_stream_V_last_V"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %output_stream_V_id_V"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %output_stream_V_dest_V"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%input_list = alloca i64 1" [src/RNI.cpp:31]   --->   Operation 47 'alloca' 'input_list' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%output_list = alloca i64 1" [src/RNI.cpp:41]   --->   Operation 48 'alloca' 'output_list' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%input_list_1 = getelementptr i1 %input_list, i64 0, i64 0"   --->   Operation 49 'getelementptr' 'input_list_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%output_list_1 = getelementptr i1 %output_list, i64 0, i64 0"   --->   Operation 50 'getelementptr' 'output_list_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln25 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i8 %output_stream_V_data_V, i1 %output_stream_V_keep_V, i1 %output_stream_V_strb_V, i2 %output_stream_V_user_V, i1 %output_stream_V_last_V, i5 %output_stream_V_id_V, i6 %output_stream_V_dest_V, void @empty_9" [src/RNI.cpp:25]   --->   Operation 51 'specaxissidechannel' 'specaxissidechannel_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln25 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i8 %input_stream_V_data_V, i1 %input_stream_V_keep_V, i1 %input_stream_V_strb_V, i2 %input_stream_V_user_V, i1 %input_stream_V_last_V, i5 %input_stream_V_id_V, i6 %input_stream_V_dest_V, void @empty_10" [src/RNI.cpp:25]   --->   Operation 52 'specaxissidechannel' 'specaxissidechannel_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln25 = br void %VITIS_LOOP_33_2" [src/RNI.cpp:25]   --->   Operation 53 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 54 [1/1] (2.32ns)   --->   "%store_ln31 = store i1 0, i3 %input_list_1" [src/RNI.cpp:31]   --->   Operation 54 'store' 'store_ln31' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_2 : Operation 55 [1/1] (2.32ns)   --->   "%store_ln41 = store i1 0, i3 %output_list_1" [src/RNI.cpp:41]   --->   Operation 55 'store' 'store_ln41' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>

State 3 <SV = 2> <Delay = 5.47>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%empty = read i24 @_ssdm_op_Read.axis.volatile.i8P0A.i1P0A.i1P0A.i2P0A.i1P0A.i5P0A.i6P0A, i8 %input_stream_V_data_V, i1 %input_stream_V_keep_V, i1 %input_stream_V_strb_V, i2 %input_stream_V_user_V, i1 %input_stream_V_last_V, i5 %input_stream_V_id_V, i6 %input_stream_V_dest_V" [src/RNI.cpp:29]   --->   Operation 56 'read' 'empty' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%input_buffer_data = extractvalue i24 %empty" [src/RNI.cpp:29]   --->   Operation 57 'extractvalue' 'input_buffer_data' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%input_buffer_last = extractvalue i24 %empty" [src/RNI.cpp:29]   --->   Operation 58 'extractvalue' 'input_buffer_last' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [2/2] (5.47ns)   --->   "%call_ln29 = call void @RNI_Pipeline_VITIS_LOOP_33_2, i8 %input_buffer_data, i1 %input_list" [src/RNI.cpp:29]   --->   Operation 59 'call' 'call_ln29' <Predicate = true> <Delay = 5.47> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 60 [2/2] (0.00ns)   --->   "%call_ln0 = call void @RNI_Pipeline_VITIS_LOOP_42_3, i1 %output_list"   --->   Operation 60 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 1.58>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln25 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [src/RNI.cpp:25]   --->   Operation 61 'specloopname' 'specloopname_ln25' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/2] (0.00ns)   --->   "%call_ln29 = call void @RNI_Pipeline_VITIS_LOOP_33_2, i8 %input_buffer_data, i1 %input_list" [src/RNI.cpp:29]   --->   Operation 62 'call' 'call_ln29' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 63 [1/2] (0.00ns)   --->   "%call_ln0 = call void @RNI_Pipeline_VITIS_LOOP_42_3, i1 %output_list"   --->   Operation 63 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 64 [1/1] (1.58ns)   --->   "%br_ln91 = br void %WEIGHTS_LOOP.i" [src/RNI.cpp:91->src/RNI.cpp:54]   --->   Operation 64 'br' 'br_ln91' <Predicate = true> <Delay = 1.58>

State 5 <SV = 4> <Delay = 5.88>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%neuron_index = phi i8 %add_ln91, void %for.inc63.i, i8 0, void %VITIS_LOOP_33_2" [src/RNI.cpp:91->src/RNI.cpp:54]   --->   Operation 65 'phi' 'neuron_index' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (1.91ns)   --->   "%icmp_ln91 = icmp_eq  i8 %neuron_index, i8 128" [src/RNI.cpp:91->src/RNI.cpp:54]   --->   Operation 66 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (1.91ns)   --->   "%add_ln91 = add i8 %neuron_index, i8 1" [src/RNI.cpp:91->src/RNI.cpp:54]   --->   Operation 67 'add' 'add_ln91' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %icmp_ln91, void %WEIGHTS_LOOP.i.split, void %_Z11input_layerP6ap_intILi8EE.exit" [src/RNI.cpp:91->src/RNI.cpp:54]   --->   Operation 68 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i8 %neuron_index" [src/RNI.cpp:91->src/RNI.cpp:54]   --->   Operation 69 'zext' 'zext_ln91' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln91 = trunc i8 %neuron_index" [src/RNI.cpp:91->src/RNI.cpp:54]   --->   Operation 70 'trunc' 'trunc_ln91' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%WEIGHTS_INDEX_addr = getelementptr i15 %WEIGHTS_INDEX, i64 0, i64 %zext_ln91" [src/RNI.cpp:93->src/RNI.cpp:54]   --->   Operation 71 'getelementptr' 'WEIGHTS_INDEX_addr' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_5 : Operation 72 [2/2] (3.25ns)   --->   "%weight_index = load i9 %WEIGHTS_INDEX_addr" [src/RNI.cpp:93->src/RNI.cpp:54]   --->   Operation 72 'load' 'weight_index' <Predicate = (!icmp_ln91)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 425> <ROM>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%neuron_index_cast_cast = zext i7 %trunc_ln91" [src/RNI.cpp:91->src/RNI.cpp:54]   --->   Operation 73 'zext' 'neuron_index_cast_cast' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (1.87ns)   --->   "%add_i_i108_i = add i8 %neuron_index_cast_cast, i8 1" [src/RNI.cpp:91->src/RNI.cpp:54]   --->   Operation 74 'add' 'add_i_i108_i' <Predicate = (!icmp_ln91)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%conv_i101_i = zext i8 %add_i_i108_i" [src/RNI.cpp:91->src/RNI.cpp:54]   --->   Operation 75 'zext' 'conv_i101_i' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%WEIGHTS_INDEX_addr_2 = getelementptr i15 %WEIGHTS_INDEX, i64 0, i64 %conv_i101_i" [src/RNI.cpp:91->src/RNI.cpp:54]   --->   Operation 76 'getelementptr' 'WEIGHTS_INDEX_addr_2' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_5 : Operation 77 [2/2] (3.25ns)   --->   "%WEIGHTS_INDEX_load = load i9 %WEIGHTS_INDEX_addr_2" [src/RNI.cpp:91->src/RNI.cpp:54]   --->   Operation 77 'load' 'WEIGHTS_INDEX_load' <Predicate = (!icmp_ln91)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 425> <ROM>
ST_5 : Operation 78 [2/2] (3.97ns)   --->   "%call_ln56 = call void @inner_layer, i3 1, i9 %NEURONS_INDEX, i1 %NEURONS_STATE, i15 %WEIGHTS_INDEX, i8 %NEURONS_MEMBRANE, i8 %WEIGHTS" [src/RNI.cpp:56]   --->   Operation 78 'call' 'call_ln56' <Predicate = (icmp_ln91)> <Delay = 3.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 6.78>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%speclooptripcount_ln91 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128" [src/RNI.cpp:91->src/RNI.cpp:54]   --->   Operation 79 'speclooptripcount' 'speclooptripcount_ln91' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%specloopname_ln91 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [src/RNI.cpp:91->src/RNI.cpp:54]   --->   Operation 80 'specloopname' 'specloopname_ln91' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/2] (3.25ns)   --->   "%weight_index = load i9 %WEIGHTS_INDEX_addr" [src/RNI.cpp:93->src/RNI.cpp:54]   --->   Operation 81 'load' 'weight_index' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 425> <ROM>
ST_6 : Operation 82 [1/2] (3.25ns)   --->   "%WEIGHTS_INDEX_load = load i9 %WEIGHTS_INDEX_addr_2" [src/RNI.cpp:91->src/RNI.cpp:54]   --->   Operation 82 'load' 'WEIGHTS_INDEX_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 425> <ROM>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%NEURONS_MEMBRANE_addr = getelementptr i8 %NEURONS_MEMBRANE, i64 0, i64 %zext_ln91" [src/RNI.cpp:91->src/RNI.cpp:54]   --->   Operation 83 'getelementptr' 'NEURONS_MEMBRANE_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (1.94ns)   --->   "%icmp_ln93 = icmp_ult  i15 %weight_index, i15 %WEIGHTS_INDEX_load" [src/RNI.cpp:93->src/RNI.cpp:54]   --->   Operation 84 'icmp' 'icmp_ln93' <Predicate = true> <Delay = 1.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln93 = br i1 %icmp_ln93, void %for.end.ithread-pre-split, void %for.body12.lr.ph.i" [src/RNI.cpp:93->src/RNI.cpp:54]   --->   Operation 85 'br' 'br_ln93' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [2/2] (1.58ns)   --->   "%call_ln93 = call void @RNI_Pipeline_WEIGHTS_LOOP, i15 %weight_index, i7 %trunc_ln91, i15 %WEIGHTS_INDEX_load, i1 %input_list, i7 %trunc_ln91, i8 %p_0_0_0185_i_phi_loc, i8 %WEIGHTS, i8 %NEURONS_MEMBRANE" [src/RNI.cpp:93->src/RNI.cpp:54]   --->   Operation 86 'call' 'call_ln93' <Predicate = (icmp_ln93)> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 87 [2/2] (3.25ns)   --->   "%NEURONS_MEMBRANE_load = load i9 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:98->src/RNI.cpp:54]   --->   Operation 87 'load' 'NEURONS_MEMBRANE_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 424> <RAM>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 88 [1/2] (3.25ns)   --->   "%NEURONS_MEMBRANE_load = load i9 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:98->src/RNI.cpp:54]   --->   Operation 88 'load' 'NEURONS_MEMBRANE_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 424> <RAM>
ST_8 : Operation 89 [1/1] (1.58ns)   --->   "%br_ln98 = br void %for.end.i" [src/RNI.cpp:98->src/RNI.cpp:54]   --->   Operation 89 'br' 'br_ln98' <Predicate = true> <Delay = 1.58>

State 9 <SV = 6> <Delay = 0.00>
ST_9 : Operation 90 [1/2] (0.00ns)   --->   "%call_ln93 = call void @RNI_Pipeline_WEIGHTS_LOOP, i15 %weight_index, i7 %trunc_ln91, i15 %WEIGHTS_INDEX_load, i1 %input_list, i7 %trunc_ln91, i8 %p_0_0_0185_i_phi_loc, i8 %WEIGHTS, i8 %NEURONS_MEMBRANE" [src/RNI.cpp:93->src/RNI.cpp:54]   --->   Operation 90 'call' 'call_ln93' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 7> <Delay = 1.58>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%p_0_0_0185_i_phi_loc_load = load i8 %p_0_0_0185_i_phi_loc"   --->   Operation 91 'load' 'p_0_0_0185_i_phi_loc_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.end.i"   --->   Operation 92 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 11 <SV = 8> <Delay = 6.14>
ST_11 : Operation 93 [1/1] (0.00ns)   --->   "%empty_24 = phi i8 %NEURONS_MEMBRANE_load, void %for.end.ithread-pre-split, i8 %p_0_0_0185_i_phi_loc_load, void %for.body12.lr.ph.i" [src/RNI.cpp:98->src/RNI.cpp:54]   --->   Operation 93 'phi' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 94 [1/1] (1.91ns)   --->   "%icmp_ln98 = icmp_sgt  i8 %empty_24, i8 86" [src/RNI.cpp:98->src/RNI.cpp:54]   --->   Operation 94 'icmp' 'icmp_ln98' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln98 = br i1 %icmp_ln98, void %if.else.i, void %if.then.i" [src/RNI.cpp:98->src/RNI.cpp:54]   --->   Operation 95 'br' 'br_ln98' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %empty_24, i32 7" [src/RNI.cpp:104->src/RNI.cpp:54]   --->   Operation 96 'bitselect' 'tmp_1' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln104 = br i1 %tmp_1, void %if.else49.i, void %if.then43.i" [src/RNI.cpp:104->src/RNI.cpp:54]   --->   Operation 97 'br' 'br_ln104' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_11 : Operation 98 [1/1] (1.91ns)   --->   "%icmp_ln108 = icmp_sgt  i8 %empty_24, i8 0" [src/RNI.cpp:108->src/RNI.cpp:54]   --->   Operation 98 'icmp' 'icmp_ln108' <Predicate = (!icmp_ln98 & !tmp_1)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln108 = br i1 %icmp_ln108, void %if.end.i, void %if.then55.i" [src/RNI.cpp:108->src/RNI.cpp:54]   --->   Operation 99 'br' 'br_ln108' <Predicate = (!icmp_ln98 & !tmp_1)> <Delay = 0.00>
ST_11 : Operation 100 [1/1] (1.91ns)   --->   "%add_ln110 = add i8 %empty_24, i8 187" [src/RNI.cpp:110->src/RNI.cpp:54]   --->   Operation 100 'add' 'add_ln110' <Predicate = (!icmp_ln98 & !tmp_1 & icmp_ln108)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 101 [1/1] (3.25ns)   --->   "%store_ln110 = store i8 %add_ln110, i9 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:110->src/RNI.cpp:54]   --->   Operation 101 'store' 'store_ln110' <Predicate = (!icmp_ln98 & !tmp_1 & icmp_ln108)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 424> <RAM>
ST_11 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln111 = br void %if.end.i" [src/RNI.cpp:111->src/RNI.cpp:54]   --->   Operation 102 'br' 'br_ln111' <Predicate = (!icmp_ln98 & !tmp_1 & icmp_ln108)> <Delay = 0.00>
ST_11 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end61.i"   --->   Operation 103 'br' 'br_ln0' <Predicate = (!icmp_ln98 & !tmp_1)> <Delay = 0.00>
ST_11 : Operation 104 [1/1] (1.91ns)   --->   "%add_ln106 = add i8 %empty_24, i8 69" [src/RNI.cpp:106->src/RNI.cpp:54]   --->   Operation 104 'add' 'add_ln106' <Predicate = (!icmp_ln98 & tmp_1)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 105 [1/1] (3.25ns)   --->   "%store_ln106 = store i8 %add_ln106, i9 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:106->src/RNI.cpp:54]   --->   Operation 105 'store' 'store_ln106' <Predicate = (!icmp_ln98 & tmp_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 424> <RAM>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln107 = br void %if.end61.i" [src/RNI.cpp:107->src/RNI.cpp:54]   --->   Operation 106 'br' 'br_ln107' <Predicate = (!icmp_ln98 & tmp_1)> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc63.i"   --->   Operation 107 'br' 'br_ln0' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%NEURONS_STATE_addr = getelementptr i1 %NEURONS_STATE, i64 0, i64 %zext_ln91" [src/RNI.cpp:101->src/RNI.cpp:54]   --->   Operation 108 'getelementptr' 'NEURONS_STATE_addr' <Predicate = (icmp_ln98)> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (2.32ns)   --->   "%store_ln101 = store i1 1, i9 %NEURONS_STATE_addr" [src/RNI.cpp:101->src/RNI.cpp:54]   --->   Operation 109 'store' 'store_ln101' <Predicate = (icmp_ln98)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 424> <RAM>
ST_11 : Operation 110 [1/1] (3.25ns)   --->   "%store_ln102 = store i8 0, i9 %NEURONS_MEMBRANE_addr" [src/RNI.cpp:102->src/RNI.cpp:54]   --->   Operation 110 'store' 'store_ln102' <Predicate = (icmp_ln98)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 424> <RAM>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln103 = br void %for.inc63.i" [src/RNI.cpp:103->src/RNI.cpp:54]   --->   Operation 111 'br' 'br_ln103' <Predicate = (icmp_ln98)> <Delay = 0.00>
ST_11 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln91 = br void %WEIGHTS_LOOP.i" [src/RNI.cpp:91->src/RNI.cpp:54]   --->   Operation 112 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>

State 12 <SV = 5> <Delay = 0.00>
ST_12 : Operation 113 [1/2] (0.00ns)   --->   "%call_ln56 = call void @inner_layer, i3 1, i9 %NEURONS_INDEX, i1 %NEURONS_STATE, i15 %WEIGHTS_INDEX, i8 %NEURONS_MEMBRANE, i8 %WEIGHTS" [src/RNI.cpp:56]   --->   Operation 113 'call' 'call_ln56' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 6> <Delay = 3.97>
ST_13 : Operation 114 [2/2] (3.97ns)   --->   "%call_ln57 = call void @inner_layer, i3 2, i9 %NEURONS_INDEX, i1 %NEURONS_STATE, i15 %WEIGHTS_INDEX, i8 %NEURONS_MEMBRANE, i8 %WEIGHTS" [src/RNI.cpp:57]   --->   Operation 114 'call' 'call_ln57' <Predicate = true> <Delay = 3.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 7> <Delay = 0.00>
ST_14 : Operation 115 [1/2] (0.00ns)   --->   "%call_ln57 = call void @inner_layer, i3 2, i9 %NEURONS_INDEX, i1 %NEURONS_STATE, i15 %WEIGHTS_INDEX, i8 %NEURONS_MEMBRANE, i8 %WEIGHTS" [src/RNI.cpp:57]   --->   Operation 115 'call' 'call_ln57' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 8> <Delay = 3.97>
ST_15 : Operation 116 [2/2] (3.97ns)   --->   "%call_ln58 = call void @inner_layer, i3 3, i9 %NEURONS_INDEX, i1 %NEURONS_STATE, i15 %WEIGHTS_INDEX, i8 %NEURONS_MEMBRANE, i8 %WEIGHTS" [src/RNI.cpp:58]   --->   Operation 116 'call' 'call_ln58' <Predicate = true> <Delay = 3.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 9> <Delay = 0.00>
ST_16 : Operation 117 [1/2] (0.00ns)   --->   "%call_ln58 = call void @inner_layer, i3 3, i9 %NEURONS_INDEX, i1 %NEURONS_STATE, i15 %WEIGHTS_INDEX, i8 %NEURONS_MEMBRANE, i8 %WEIGHTS" [src/RNI.cpp:58]   --->   Operation 117 'call' 'call_ln58' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 10> <Delay = 3.97>
ST_17 : Operation 118 [2/2] (3.97ns)   --->   "%call_ln59 = call void @inner_layer, i3 4, i9 %NEURONS_INDEX, i1 %NEURONS_STATE, i15 %WEIGHTS_INDEX, i8 %NEURONS_MEMBRANE, i8 %WEIGHTS" [src/RNI.cpp:59]   --->   Operation 118 'call' 'call_ln59' <Predicate = true> <Delay = 3.97> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 11> <Delay = 1.58>
ST_18 : Operation 119 [1/2] (0.00ns)   --->   "%call_ln59 = call void @inner_layer, i3 4, i9 %NEURONS_INDEX, i1 %NEURONS_STATE, i15 %WEIGHTS_INDEX, i8 %NEURONS_MEMBRANE, i8 %WEIGHTS" [src/RNI.cpp:59]   --->   Operation 119 'call' 'call_ln59' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 120 [1/1] (1.58ns)   --->   "%br_ln151 = br void %WEIGHTS_LOOP.i267" [src/RNI.cpp:151->src/RNI.cpp:61]   --->   Operation 120 'br' 'br_ln151' <Predicate = true> <Delay = 1.58>

State 19 <SV = 12> <Delay = 5.16>
ST_19 : Operation 121 [1/1] (0.00ns)   --->   "%neuron_index_2 = phi i8 %add_i_i220_i, void %for.inc72.i, i8 160, void %_Z11input_layerP6ap_intILi8EE.exit"   --->   Operation 121 'phi' 'neuron_index_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 122 [1/1] (1.91ns)   --->   "%icmp_ln151 = icmp_eq  i8 %neuron_index_2, i8 168" [src/RNI.cpp:151->src/RNI.cpp:61]   --->   Operation 122 'icmp' 'icmp_ln151' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln151 = br i1 %icmp_ln151, void %WEIGHTS_LOOP.i267.split, void %for.inc87.i.preheader" [src/RNI.cpp:151->src/RNI.cpp:61]   --->   Operation 123 'br' 'br_ln151' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln151 = sext i8 %neuron_index_2" [src/RNI.cpp:151->src/RNI.cpp:61]   --->   Operation 124 'sext' 'sext_ln151' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_19 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln151 = zext i9 %sext_ln151" [src/RNI.cpp:151->src/RNI.cpp:61]   --->   Operation 125 'zext' 'zext_ln151' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_19 : Operation 126 [1/1] (0.00ns)   --->   "%WEIGHTS_INDEX_addr_3 = getelementptr i15 %WEIGHTS_INDEX, i64 0, i64 %zext_ln151" [src/RNI.cpp:153->src/RNI.cpp:61]   --->   Operation 126 'getelementptr' 'WEIGHTS_INDEX_addr_3' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_19 : Operation 127 [2/2] (3.25ns)   --->   "%weight_index_4 = load i9 %WEIGHTS_INDEX_addr_3" [src/RNI.cpp:153->src/RNI.cpp:61]   --->   Operation 127 'load' 'weight_index_4' <Predicate = (!icmp_ln151)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 425> <ROM>
ST_19 : Operation 128 [1/1] (1.91ns)   --->   "%add_i_i220_i = add i8 %neuron_index_2, i8 1"   --->   Operation 128 'add' 'add_i_i220_i' <Predicate = (!icmp_ln151)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 129 [1/1] (0.00ns)   --->   "%conv_i197_i_cast_cast = sext i8 %add_i_i220_i"   --->   Operation 129 'sext' 'conv_i197_i_cast_cast' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_19 : Operation 130 [1/1] (0.00ns)   --->   "%conv_i197_i_cast_cast_cast = zext i9 %conv_i197_i_cast_cast"   --->   Operation 130 'zext' 'conv_i197_i_cast_cast_cast' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_19 : Operation 131 [1/1] (0.00ns)   --->   "%WEIGHTS_INDEX_addr_4 = getelementptr i15 %WEIGHTS_INDEX, i64 0, i64 %conv_i197_i_cast_cast_cast"   --->   Operation 131 'getelementptr' 'WEIGHTS_INDEX_addr_4' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_19 : Operation 132 [2/2] (3.25ns)   --->   "%WEIGHTS_INDEX_load_2 = load i9 %WEIGHTS_INDEX_addr_4"   --->   Operation 132 'load' 'WEIGHTS_INDEX_load_2' <Predicate = (!icmp_ln151)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 425> <ROM>
ST_19 : Operation 133 [1/1] (0.00ns)   --->   "%NEURONS_MEMBRANE_addr_1 = getelementptr i8 %NEURONS_MEMBRANE, i64 0, i64 %zext_ln151" [src/RNI.cpp:151->src/RNI.cpp:61]   --->   Operation 133 'getelementptr' 'NEURONS_MEMBRANE_addr_1' <Predicate = (!icmp_ln151)> <Delay = 0.00>
ST_19 : Operation 134 [2/2] (0.00ns)   --->   "%call_ln0 = call void @RNI_Pipeline_NEURONS_STATE_RESET_LOOP, i1 %NEURONS_STATE"   --->   Operation 134 'call' 'call_ln0' <Predicate = (icmp_ln151)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 135 [2/2] (0.00ns)   --->   "%call_ln0 = call void @RNI_Pipeline_VITIS_LOOP_66_5, i1 %output_list, i8 %output_buffer_data_loc"   --->   Operation 135 'call' 'call_ln0' <Predicate = (icmp_ln151)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 13> <Delay = 4.84>
ST_20 : Operation 136 [1/2] (3.25ns)   --->   "%weight_index_4 = load i9 %WEIGHTS_INDEX_addr_3" [src/RNI.cpp:153->src/RNI.cpp:61]   --->   Operation 136 'load' 'weight_index_4' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 425> <ROM>
ST_20 : Operation 137 [1/2] (3.25ns)   --->   "%WEIGHTS_INDEX_load_2 = load i9 %WEIGHTS_INDEX_addr_4"   --->   Operation 137 'load' 'WEIGHTS_INDEX_load_2' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 425> <ROM>
ST_20 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln153 = trunc i15 %weight_index_4" [src/RNI.cpp:153->src/RNI.cpp:61]   --->   Operation 138 'trunc' 'trunc_ln153' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 139 [2/2] (1.58ns)   --->   "%call_ln153 = call void @RNI_Pipeline_WEIGHTS_LOOP1, i15 %weight_index_4, i8 %neuron_index_2, i15 %WEIGHTS_INDEX_load_2, i9 %trunc_ln153, i1 %NEURONS_STATE, i8 %NEURONS_MEMBRANE, i8 %WEIGHTS" [src/RNI.cpp:153->src/RNI.cpp:61]   --->   Operation 139 'call' 'call_ln153' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 14> <Delay = 0.00>
ST_21 : Operation 140 [1/2] (0.00ns)   --->   "%call_ln153 = call void @RNI_Pipeline_WEIGHTS_LOOP1, i15 %weight_index_4, i8 %neuron_index_2, i15 %WEIGHTS_INDEX_load_2, i9 %trunc_ln153, i1 %NEURONS_STATE, i8 %NEURONS_MEMBRANE, i8 %WEIGHTS" [src/RNI.cpp:153->src/RNI.cpp:61]   --->   Operation 140 'call' 'call_ln153' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 15> <Delay = 3.25>
ST_22 : Operation 141 [2/2] (3.25ns)   --->   "%NEURONS_MEMBRANE_load_1 = load i9 %NEURONS_MEMBRANE_addr_1" [src/RNI.cpp:162->src/RNI.cpp:61]   --->   Operation 141 'load' 'NEURONS_MEMBRANE_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 424> <RAM>

State 23 <SV = 16> <Delay = 5.16>
ST_23 : Operation 142 [1/1] (0.00ns)   --->   "%speclooptripcount_ln151 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [src/RNI.cpp:151->src/RNI.cpp:61]   --->   Operation 142 'speclooptripcount' 'speclooptripcount_ln151' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 143 [1/1] (0.00ns)   --->   "%specloopname_ln151 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [src/RNI.cpp:151->src/RNI.cpp:61]   --->   Operation 143 'specloopname' 'specloopname_ln151' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 144 [1/2] (3.25ns)   --->   "%NEURONS_MEMBRANE_load_1 = load i9 %NEURONS_MEMBRANE_addr_1" [src/RNI.cpp:162->src/RNI.cpp:61]   --->   Operation 144 'load' 'NEURONS_MEMBRANE_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 424> <RAM>
ST_23 : Operation 145 [1/1] (1.91ns)   --->   "%icmp_ln162 = icmp_sgt  i8 %NEURONS_MEMBRANE_load_1, i8 86" [src/RNI.cpp:162->src/RNI.cpp:61]   --->   Operation 145 'icmp' 'icmp_ln162' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln162 = br i1 %icmp_ln162, void %if.else.i278, void %if.then35.i" [src/RNI.cpp:162->src/RNI.cpp:61]   --->   Operation 146 'br' 'br_ln162' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 147 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %NEURONS_MEMBRANE_load_1, i32 7" [src/RNI.cpp:168->src/RNI.cpp:61]   --->   Operation 147 'bitselect' 'tmp' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_23 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln168 = br i1 %tmp, void %if.else57.i, void %if.then51.i" [src/RNI.cpp:168->src/RNI.cpp:61]   --->   Operation 148 'br' 'br_ln168' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_23 : Operation 149 [1/1] (1.91ns)   --->   "%icmp_ln172 = icmp_sgt  i8 %NEURONS_MEMBRANE_load_1, i8 0" [src/RNI.cpp:172->src/RNI.cpp:61]   --->   Operation 149 'icmp' 'icmp_ln172' <Predicate = (!icmp_ln162 & !tmp)> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln172 = br i1 %icmp_ln172, void %if.end69.i, void %if.then63.i" [src/RNI.cpp:172->src/RNI.cpp:61]   --->   Operation 150 'br' 'br_ln172' <Predicate = (!icmp_ln162 & !tmp)> <Delay = 0.00>
ST_23 : Operation 151 [1/1] (0.00ns)   --->   "%trunc_ln166 = trunc i8 %neuron_index_2" [src/RNI.cpp:166->src/RNI.cpp:61]   --->   Operation 151 'trunc' 'trunc_ln166' <Predicate = (icmp_ln162)> <Delay = 0.00>

State 24 <SV = 17> <Delay = 5.16>
ST_24 : Operation 152 [1/1] (1.91ns)   --->   "%add_ln174 = add i8 %NEURONS_MEMBRANE_load_1, i8 187" [src/RNI.cpp:174->src/RNI.cpp:61]   --->   Operation 152 'add' 'add_ln174' <Predicate = (!icmp_ln162 & !tmp & icmp_ln172)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 153 [1/1] (3.25ns)   --->   "%store_ln174 = store i8 %add_ln174, i9 %NEURONS_MEMBRANE_addr_1" [src/RNI.cpp:174->src/RNI.cpp:61]   --->   Operation 153 'store' 'store_ln174' <Predicate = (!icmp_ln162 & !tmp & icmp_ln172)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 424> <RAM>
ST_24 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln175 = br void %if.end69.i" [src/RNI.cpp:175->src/RNI.cpp:61]   --->   Operation 154 'br' 'br_ln175' <Predicate = (!icmp_ln162 & !tmp & icmp_ln172)> <Delay = 0.00>
ST_24 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end70.i"   --->   Operation 155 'br' 'br_ln0' <Predicate = (!icmp_ln162 & !tmp)> <Delay = 0.00>
ST_24 : Operation 156 [1/1] (1.91ns)   --->   "%add_ln170 = add i8 %NEURONS_MEMBRANE_load_1, i8 69" [src/RNI.cpp:170->src/RNI.cpp:61]   --->   Operation 156 'add' 'add_ln170' <Predicate = (!icmp_ln162 & tmp)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 157 [1/1] (3.25ns)   --->   "%store_ln170 = store i8 %add_ln170, i9 %NEURONS_MEMBRANE_addr_1" [src/RNI.cpp:170->src/RNI.cpp:61]   --->   Operation 157 'store' 'store_ln170' <Predicate = (!icmp_ln162 & tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 424> <RAM>
ST_24 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln171 = br void %if.end70.i" [src/RNI.cpp:171->src/RNI.cpp:61]   --->   Operation 158 'br' 'br_ln171' <Predicate = (!icmp_ln162 & tmp)> <Delay = 0.00>
ST_24 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc72.i"   --->   Operation 159 'br' 'br_ln0' <Predicate = (!icmp_ln162)> <Delay = 0.00>
ST_24 : Operation 160 [1/1] (3.25ns)   --->   "%store_ln165 = store i8 0, i9 %NEURONS_MEMBRANE_addr_1" [src/RNI.cpp:165->src/RNI.cpp:61]   --->   Operation 160 'store' 'store_ln165' <Predicate = (icmp_ln162)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 424> <RAM>
ST_24 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln166 = zext i3 %trunc_ln166" [src/RNI.cpp:166->src/RNI.cpp:61]   --->   Operation 161 'zext' 'zext_ln166' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_24 : Operation 162 [1/1] (0.00ns)   --->   "%output_list_addr = getelementptr i1 %output_list, i64 0, i64 %zext_ln166" [src/RNI.cpp:166->src/RNI.cpp:61]   --->   Operation 162 'getelementptr' 'output_list_addr' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_24 : Operation 163 [1/1] (2.32ns)   --->   "%store_ln166 = store i1 1, i3 %output_list_addr" [src/RNI.cpp:166->src/RNI.cpp:61]   --->   Operation 163 'store' 'store_ln166' <Predicate = (icmp_ln162)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8> <RAM>
ST_24 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln167 = br void %for.inc72.i" [src/RNI.cpp:167->src/RNI.cpp:61]   --->   Operation 164 'br' 'br_ln167' <Predicate = (icmp_ln162)> <Delay = 0.00>
ST_24 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln151 = br void %WEIGHTS_LOOP.i267" [src/RNI.cpp:151->src/RNI.cpp:61]   --->   Operation 165 'br' 'br_ln151' <Predicate = true> <Delay = 0.00>

State 25 <SV = 13> <Delay = 3.32>
ST_25 : Operation 166 [1/2] (0.00ns)   --->   "%call_ln0 = call void @RNI_Pipeline_NEURONS_STATE_RESET_LOOP, i1 %NEURONS_STATE"   --->   Operation 166 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_25 : Operation 167 [1/2] (3.32ns)   --->   "%call_ln0 = call void @RNI_Pipeline_VITIS_LOOP_66_5, i1 %output_list, i8 %output_buffer_data_loc"   --->   Operation 167 'call' 'call_ln0' <Predicate = true> <Delay = 3.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 14> <Delay = 0.00>
ST_26 : Operation 168 [1/1] (0.00ns)   --->   "%output_buffer_data_loc_load = load i8 %output_buffer_data_loc"   --->   Operation 168 'load' 'output_buffer_data_loc_load' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 169 [2/2] (0.00ns)   --->   "%write_ln77 = write void @_ssdm_op_Write.axis.volatile.i8P0A.i1P0A.i1P0A.i2P0A.i1P0A.i5P0A.i6P0A, i8 %output_stream_V_data_V, i1 %output_stream_V_keep_V, i1 %output_stream_V_strb_V, i2 %output_stream_V_user_V, i1 %output_stream_V_last_V, i5 %output_stream_V_id_V, i6 %output_stream_V_dest_V, i8 %output_buffer_data_loc_load, i1 0, i1 0, i2 0, i1 0, i5 0, i6 0" [src/RNI.cpp:77]   --->   Operation 169 'write' 'write_ln77' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 27 <SV = 15> <Delay = 0.00>
ST_27 : Operation 170 [1/2] (0.00ns)   --->   "%write_ln77 = write void @_ssdm_op_Write.axis.volatile.i8P0A.i1P0A.i1P0A.i2P0A.i1P0A.i5P0A.i6P0A, i8 %output_stream_V_data_V, i1 %output_stream_V_keep_V, i1 %output_stream_V_strb_V, i2 %output_stream_V_user_V, i1 %output_stream_V_last_V, i5 %output_stream_V_id_V, i6 %output_stream_V_dest_V, i8 %output_buffer_data_loc_load, i1 0, i1 0, i2 0, i1 0, i5 0, i6 0" [src/RNI.cpp:77]   --->   Operation 170 'write' 'write_ln77' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_27 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %input_buffer_last, void %cleanup.cont, void %while.end" [src/RNI.cpp:29]   --->   Operation 171 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln25 = br void %VITIS_LOOP_33_2" [src/RNI.cpp:25]   --->   Operation 172 'br' 'br_ln25' <Predicate = (!input_buffer_last)> <Delay = 0.00>
ST_27 : Operation 173 [1/1] (0.00ns)   --->   "%ret_ln85 = ret" [src/RNI.cpp:85]   --->   Operation 173 'ret' 'ret_ln85' <Predicate = (input_buffer_last)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.000ns
The critical path consists of the following:

 <State 2>: 2.322ns
The critical path consists of the following:
	'store' operation ('store_ln31', src/RNI.cpp:31) of constant 0 on array 'input_list', src/RNI.cpp:31 [51]  (2.322 ns)

 <State 3>: 5.472ns
The critical path consists of the following:
	axis read operation ('empty', src/RNI.cpp:29) on port 'input_stream_V_data_V' (src/RNI.cpp:29) [48]  (0.000 ns)
	'call' operation ('call_ln29', src/RNI.cpp:29) to 'RNI_Pipeline_VITIS_LOOP_33_2' [52]  (5.472 ns)

 <State 4>: 1.588ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('neuron_index', src/RNI.cpp:91->src/RNI.cpp:54) with incoming values : ('add_ln91', src/RNI.cpp:91->src/RNI.cpp:54) [57]  (1.588 ns)

 <State 5>: 5.887ns
The critical path consists of the following:
	'phi' operation ('neuron_index', src/RNI.cpp:91->src/RNI.cpp:54) with incoming values : ('add_ln91', src/RNI.cpp:91->src/RNI.cpp:54) [57]  (0.000 ns)
	'add' operation ('add_i_i108_i', src/RNI.cpp:91->src/RNI.cpp:54) [69]  (1.870 ns)
	'getelementptr' operation ('WEIGHTS_INDEX_addr_2', src/RNI.cpp:91->src/RNI.cpp:54) [71]  (0.000 ns)
	'load' operation ('WEIGHTS_INDEX_load', src/RNI.cpp:91->src/RNI.cpp:54) on array 'WEIGHTS_INDEX' [72]  (3.254 ns)
	blocking operation 0.763 ns on control path)

 <State 6>: 6.787ns
The critical path consists of the following:
	'load' operation ('weight_index', src/RNI.cpp:93->src/RNI.cpp:54) on array 'WEIGHTS_INDEX' [67]  (3.254 ns)
	'icmp' operation ('icmp_ln93', src/RNI.cpp:93->src/RNI.cpp:54) [74]  (1.944 ns)
	blocking operation 1.588 ns on control path)

 <State 7>: 3.254ns
The critical path consists of the following:
	'load' operation ('NEURONS_MEMBRANE_load', src/RNI.cpp:98->src/RNI.cpp:54) on array 'NEURONS_MEMBRANE' [77]  (3.254 ns)

 <State 8>: 3.254ns
The critical path consists of the following:
	'load' operation ('NEURONS_MEMBRANE_load', src/RNI.cpp:98->src/RNI.cpp:54) on array 'NEURONS_MEMBRANE' [77]  (3.254 ns)

 <State 9>: 0.000ns
The critical path consists of the following:

 <State 10>: 1.588ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('empty_24', src/RNI.cpp:98->src/RNI.cpp:54) with incoming values : ('NEURONS_MEMBRANE_load', src/RNI.cpp:98->src/RNI.cpp:54) ('p_0_0_0185_i_phi_loc_load') [84]  (1.588 ns)

 <State 11>: 6.147ns
The critical path consists of the following:
	'phi' operation ('empty_24', src/RNI.cpp:98->src/RNI.cpp:54) with incoming values : ('NEURONS_MEMBRANE_load', src/RNI.cpp:98->src/RNI.cpp:54) ('p_0_0_0185_i_phi_loc_load') [84]  (0.000 ns)
	'add' operation ('add_ln110', src/RNI.cpp:110->src/RNI.cpp:54) [94]  (1.915 ns)
	'store' operation ('store_ln110', src/RNI.cpp:110->src/RNI.cpp:54) of variable 'add_ln110', src/RNI.cpp:110->src/RNI.cpp:54 on array 'NEURONS_MEMBRANE' [95]  (3.254 ns)
	blocking operation 0.978 ns on control path)

 <State 12>: 0.000ns
The critical path consists of the following:

 <State 13>: 3.972ns
The critical path consists of the following:
	'call' operation ('call_ln57', src/RNI.cpp:57) to 'inner_layer' [114]  (3.972 ns)

 <State 14>: 0.000ns
The critical path consists of the following:

 <State 15>: 3.972ns
The critical path consists of the following:
	'call' operation ('call_ln58', src/RNI.cpp:58) to 'inner_layer' [115]  (3.972 ns)

 <State 16>: 0.000ns
The critical path consists of the following:

 <State 17>: 3.972ns
The critical path consists of the following:
	'call' operation ('call_ln59', src/RNI.cpp:59) to 'inner_layer' [116]  (3.972 ns)

 <State 18>: 1.588ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('neuron_index') with incoming values : ('add_i_i220_i') [119]  (1.588 ns)

 <State 19>: 5.169ns
The critical path consists of the following:
	'phi' operation ('neuron_index') with incoming values : ('add_i_i220_i') [119]  (0.000 ns)
	'add' operation ('add_i_i220_i') [129]  (1.915 ns)
	'getelementptr' operation ('WEIGHTS_INDEX_addr_4') [132]  (0.000 ns)
	'load' operation ('WEIGHTS_INDEX_load_2') on array 'WEIGHTS_INDEX' [133]  (3.254 ns)

 <State 20>: 4.842ns
The critical path consists of the following:
	'load' operation ('weight_index', src/RNI.cpp:153->src/RNI.cpp:61) on array 'WEIGHTS_INDEX' [128]  (3.254 ns)
	'call' operation ('call_ln153', src/RNI.cpp:153->src/RNI.cpp:61) to 'RNI_Pipeline_WEIGHTS_LOOP1' [136]  (1.588 ns)

 <State 21>: 0.000ns
The critical path consists of the following:

 <State 22>: 3.254ns
The critical path consists of the following:
	'load' operation ('NEURONS_MEMBRANE_load_1', src/RNI.cpp:162->src/RNI.cpp:61) on array 'NEURONS_MEMBRANE' [137]  (3.254 ns)

 <State 23>: 5.169ns
The critical path consists of the following:
	'load' operation ('NEURONS_MEMBRANE_load_1', src/RNI.cpp:162->src/RNI.cpp:61) on array 'NEURONS_MEMBRANE' [137]  (3.254 ns)
	'icmp' operation ('icmp_ln172', src/RNI.cpp:172->src/RNI.cpp:61) [144]  (1.915 ns)

 <State 24>: 5.169ns
The critical path consists of the following:
	'add' operation ('add_ln174', src/RNI.cpp:174->src/RNI.cpp:61) [147]  (1.915 ns)
	'store' operation ('store_ln174', src/RNI.cpp:174->src/RNI.cpp:61) of variable 'add_ln174', src/RNI.cpp:174->src/RNI.cpp:61 on array 'NEURONS_MEMBRANE' [148]  (3.254 ns)

 <State 25>: 3.323ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'RNI_Pipeline_VITIS_LOOP_66_5' [169]  (3.323 ns)

 <State 26>: 0.000ns
The critical path consists of the following:

 <State 27>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
