------------------------------
software result is:
0	2	6	12	20	30	42	56	72	90	110	132	156	182	210	240	272	306	342	380	420	462	506	552	600	650	702	756	812	870	930	992	
kernel result is:
0	2	6	12	20	30	42	56	72	90	110	132	156	182	210	240	272	306	342	380	420	462	506	552	600	650	702	756	812	870	930	992	
------------------------------

TEST PASSED!

Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_simd_array_top glbl -Oenable_linking_all_libraries -prj simd_array.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_19 -L floating_point_v7_1_12 --lib ieee_proposed=./ieee_proposed -s simd_array -debug wave 
Multi-threading is on. Using 30 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/handengke/HLS/simdArray_simple/solution1/sim/verilog/ip/xil_defaultlib/simd_array_fmul_32ns_32ns_32_5_max_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simd_array_fmul_32ns_32ns_32_5_max_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/handengke/HLS/simdArray_simple/solution1/sim/verilog/ip/xil_defaultlib/simd_array_fadd_32ns_32ns_32_10_full_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simd_array_fadd_32ns_32ns_32_10_full_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/handengke/HLS/simdArray_simple/solution1/sim/verilog/ip/xil_defaultlib/simd_array_fdiv_32ns_32ns_32_16_no_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simd_array_fdiv_32ns_32ns_32_16_no_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/handengke/HLS/simdArray_simple/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/handengke/HLS/simdArray_simple/solution1/sim/verilog/simd_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simd_array
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/handengke/HLS/simdArray_simple/solution1/sim/verilog/simd_array_fdiv_32ns_32ns_32_16_no_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simd_array_fdiv_32ns_32ns_32_16_no_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/handengke/HLS/simdArray_simple/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/handengke/HLS/simdArray_simple/solution1/sim/verilog/simd_array.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_simd_array_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/handengke/HLS/simdArray_simple/solution1/sim/verilog/AESL_axi_master_gmem1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/handengke/HLS/simdArray_simple/solution1/sim/verilog/simd_array_gmem0_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simd_array_gmem0_m_axi
INFO: [VRFC 10-311] analyzing module simd_array_gmem0_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module simd_array_gmem0_m_axi_fifo
INFO: [VRFC 10-311] analyzing module simd_array_gmem0_m_axi_buffer
INFO: [VRFC 10-311] analyzing module simd_array_gmem0_m_axi_decoder
INFO: [VRFC 10-311] analyzing module simd_array_gmem0_m_axi_throttle
INFO: [VRFC 10-311] analyzing module simd_array_gmem0_m_axi_read
INFO: [VRFC 10-311] analyzing module simd_array_gmem0_m_axi_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/handengke/HLS/simdArray_simple/solution1/sim/verilog/simd_array_fadd_32ns_32ns_32_10_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simd_array_fadd_32ns_32ns_32_10_full_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/handengke/HLS/simdArray_simple/solution1/sim/verilog/simd_array_fmul_32ns_32ns_32_5_max_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simd_array_fmul_32ns_32ns_32_5_max_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/handengke/HLS/simdArray_simple/solution1/sim/verilog/AESL_axi_master_gmem0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_gmem0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/handengke/HLS/simdArray_simple/solution1/sim/verilog/simd_array_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simd_array_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/handengke/HLS/simdArray_simple/solution1/sim/verilog/simd_array_gmem1_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simd_array_gmem1_m_axi
INFO: [VRFC 10-311] analyzing module simd_array_gmem1_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module simd_array_gmem1_m_axi_fifo
INFO: [VRFC 10-311] analyzing module simd_array_gmem1_m_axi_buffer
INFO: [VRFC 10-311] analyzing module simd_array_gmem1_m_axi_decoder
INFO: [VRFC 10-311] analyzing module simd_array_gmem1_m_axi_throttle
INFO: [VRFC 10-311] analyzing module simd_array_gmem1_m_axi_read
INFO: [VRFC 10-311] analyzing module simd_array_gmem1_m_axi_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/handengke/HLS/simdArray_simple/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_12.floating_point_v7_1_12_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_12.floating_point_v7_1_12_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_12.floating_point_v7_1_12_exp_table...
Compiling package mult_gen_v12_0_17.mult_gen_v12_0_17_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_12.floating_point_v7_1_12_pkg
Compiling package floating_point_v7_1_12.flt_utils
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.simd_array_control_s_axi
Compiling module xil_defaultlib.simd_array_gmem0_m_axi_reg_slice...
Compiling module xil_defaultlib.simd_array_gmem0_m_axi_fifo(DATA...
Compiling module xil_defaultlib.simd_array_gmem0_m_axi_buffer(DA...
Compiling module xil_defaultlib.simd_array_gmem0_m_axi_fifo(DEPT...
Compiling module xil_defaultlib.simd_array_gmem0_m_axi_fifo(DATA...
Compiling module xil_defaultlib.simd_array_gmem0_m_axi_fifo(DATA...
Compiling module xil_defaultlib.simd_array_gmem0_m_axi_write(NUM...
Compiling module xil_defaultlib.simd_array_gmem0_m_axi_buffer(DA...
Compiling module xil_defaultlib.simd_array_gmem0_m_axi_reg_slice...
Compiling module xil_defaultlib.simd_array_gmem0_m_axi_read(NUM_...
Compiling module xil_defaultlib.simd_array_gmem0_m_axi_throttle(...
Compiling module xil_defaultlib.simd_array_gmem0_m_axi(NUM_READ_...
Compiling module xil_defaultlib.simd_array_gmem1_m_axi_reg_slice...
Compiling module xil_defaultlib.simd_array_gmem1_m_axi_fifo(DATA...
Compiling module xil_defaultlib.simd_array_gmem1_m_axi_buffer(DA...
Compiling module xil_defaultlib.simd_array_gmem1_m_axi_fifo(DEPT...
Compiling module xil_defaultlib.simd_array_gmem1_m_axi_fifo(DATA...
Compiling module xil_defaultlib.simd_array_gmem1_m_axi_fifo(DATA...
Compiling module xil_defaultlib.simd_array_gmem1_m_axi_write(NUM...
Compiling module xil_defaultlib.simd_array_gmem1_m_axi_buffer(DA...
Compiling module xil_defaultlib.simd_array_gmem1_m_axi_reg_slice...
Compiling module xil_defaultlib.simd_array_gmem1_m_axi_read(NUM_...
Compiling module xil_defaultlib.simd_array_gmem1_m_axi_throttle(...
Compiling module xil_defaultlib.simd_array_gmem1_m_axi(NUM_READ_...
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_12.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=24,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [delay_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,bcascreg=0,breg...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=16,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_12.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xcu50-f...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_12.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=5,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_12.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=2)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_12.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_12.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=9,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_12.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_12.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_12.compare_gt [\compare_gt(c_xdevicefamily="vir...]
Compiling architecture synth of entity floating_point_v7_1_12.compare [\compare(c_xdevicefamily="virtex...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=2,length=5,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(length=5,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=12)\]
Compiling architecture rtl of entity floating_point_v7_1_12.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_12.flt_dec_op [\flt_dec_op(c_xdevicefamily="vir...]
Compiling architecture rtl of entity floating_point_v7_1_12.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_12.flt_add [\flt_add(c_xdevicefamily="virtex...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_12.floating_point_v7_1_12_viv [\floating_point_v7_1_12_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_12.floating_point_v7_1_12 [\floating_point_v7_1_12(c_xdevic...]
Compiling module xil_defaultlib.simd_array_fadd_32ns_32ns_32_10_...
Compiling module xil_defaultlib.simd_array_fadd_32ns_32ns_32_10_...
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=17,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_12.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,a_...]
Compiling architecture rtl of entity floating_point_v7_1_12.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_12.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]
Compiling architecture rtl of entity floating_point_v7_1_12.fix_mult [\fix_mult(c_xdevicefamily="virte...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_12.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(length=0,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_12.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=2,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_12.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="v...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_12.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_12.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_12.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_12.flt_mult [\flt_mult(c_xdevicefamily="virte...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_12.floating_point_v7_1_12_viv [\floating_point_v7_1_12_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_12.floating_point_v7_1_12 [\floating_point_v7_1_12(c_xdevic...]
Compiling module xil_defaultlib.simd_array_fmul_32ns_32ns_32_5_m...
Compiling module xil_defaultlib.simd_array_fmul_32ns_32ns_32_5_m...
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=23,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=25,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=26,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=25,fast_input=true)...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=26)\]
Compiling architecture virtex of entity floating_point_v7_1_12.flt_div_mant [\flt_div_mant(c_xdevicefamily="v...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=10,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_12.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(length=13,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=8,length=12)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(length=12,fast_input=true...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=3,length=12,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=4,length=12,fast_in...]
Compiling architecture rtl of entity floating_point_v7_1_12.flt_div_exp [\flt_div_exp(c_xdevicefamily="no...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=3,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_12.delay [\delay(width=2,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_12.carry_chain [\carry_chain(c_xdevicefamily="vi...]
Compiling architecture rtl of entity floating_point_v7_1_12.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_12.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity floating_point_v7_1_12.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture virtex of entity floating_point_v7_1_12.flt_div [\flt_div(c_xdevicefamily="virtex...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_12.floating_point_v7_1_12_viv [\floating_point_v7_1_12_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_12.floating_point_v7_1_12 [\floating_point_v7_1_12(c_xdevic...]
Compiling module xil_defaultlib.simd_array_fdiv_32ns_32ns_32_16_...
Compiling module xil_defaultlib.simd_array_fdiv_32ns_32ns_32_16_...
Compiling module xil_defaultlib.simd_array
Compiling module xil_defaultlib.AESL_axi_master_gmem0
Compiling module xil_defaultlib.AESL_axi_master_gmem1
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.pp_loop_intf(FSM_WIDTH=4)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_simd_array_top
Compiling module work.glbl
Built simulation snapshot simd_array

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/handengke/HLS/simdArray_simple/solution1/sim/verilog/xsim.dir/simd_array/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Sep 27 14:03:06 2022...

****** xsim v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source xsim.dir/simd_array/xsim_script.tcl
# xsim {simd_array} -view {{simd_array_dataflow_ana.wcfg}} -tclbatch {simd_array.tcl} -protoinst {simd_array.protoinst}
INFO: [Wavedata 42-565] Reading protoinst file simd_array.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /apatb_simd_array_top/AESL_inst_simd_array//AESL_inst_simd_array_activity
Time resolution is 1 ps
open_wave_config simd_array_dataflow_ana.wcfg
source simd_array.tcl
## log_wave [get_objects -filter {type == in_port || type == out_port || type == inout_port || type == port} /apatb_simd_array_top/AESL_inst_simd_array/*]
## set designtopgroup [add_wave_group "Design Top Signals"]
## set cinoutgroup [add_wave_group "C InOuts" -into $designtopgroup]
## set din_a__out_r_group [add_wave_group din_a__out_r(axi_master) -into $cinoutgroup]
## set rdata_group [add_wave_group "Read Channel" -into $din_a__out_r_group]
## set wdata_group [add_wave_group "Write Channel" -into $din_a__out_r_group]
## set ctrl_group [add_wave_group "Handshakes" -into $din_a__out_r_group]
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/m_axi_gmem0_BUSER -into $wdata_group -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/m_axi_gmem0_BID -into $wdata_group -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/m_axi_gmem0_BRESP -into $wdata_group -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/m_axi_gmem0_BREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/m_axi_gmem0_BVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/m_axi_gmem0_RRESP -into $rdata_group -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/m_axi_gmem0_RUSER -into $rdata_group -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/m_axi_gmem0_RID -into $rdata_group -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/m_axi_gmem0_RLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/m_axi_gmem0_RDATA -into $rdata_group -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/m_axi_gmem0_RREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/m_axi_gmem0_RVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/m_axi_gmem0_ARUSER -into $rdata_group -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/m_axi_gmem0_ARREGION -into $rdata_group -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/m_axi_gmem0_ARQOS -into $rdata_group -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/m_axi_gmem0_ARPROT -into $rdata_group -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/m_axi_gmem0_ARCACHE -into $rdata_group -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/m_axi_gmem0_ARLOCK -into $rdata_group -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/m_axi_gmem0_ARBURST -into $rdata_group -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/m_axi_gmem0_ARSIZE -into $rdata_group -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/m_axi_gmem0_ARLEN -into $rdata_group -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/m_axi_gmem0_ARID -into $rdata_group -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/m_axi_gmem0_ARADDR -into $rdata_group -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/m_axi_gmem0_ARREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/m_axi_gmem0_ARVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/m_axi_gmem0_WUSER -into $wdata_group -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/m_axi_gmem0_WID -into $wdata_group -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/m_axi_gmem0_WLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/m_axi_gmem0_WSTRB -into $wdata_group -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/m_axi_gmem0_WDATA -into $wdata_group -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/m_axi_gmem0_WREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/m_axi_gmem0_WVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/m_axi_gmem0_AWUSER -into $wdata_group -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/m_axi_gmem0_AWREGION -into $wdata_group -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/m_axi_gmem0_AWQOS -into $wdata_group -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/m_axi_gmem0_AWPROT -into $wdata_group -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/m_axi_gmem0_AWCACHE -into $wdata_group -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/m_axi_gmem0_AWLOCK -into $wdata_group -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/m_axi_gmem0_AWBURST -into $wdata_group -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/m_axi_gmem0_AWSIZE -into $wdata_group -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/m_axi_gmem0_AWLEN -into $wdata_group -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/m_axi_gmem0_AWID -into $wdata_group -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/m_axi_gmem0_AWADDR -into $wdata_group -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/m_axi_gmem0_AWREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/m_axi_gmem0_AWVALID -into $ctrl_group -color #ffff00 -radix hex
## set din_a__din_b__out_r__size__opcode__return_group [add_wave_group din_a__din_b__out_r__size__opcode__return(axi_slave) -into $cinoutgroup]
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/interrupt -into $din_a__din_b__out_r__size__opcode__return_group -color #ffff00 -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/s_axi_control_BRESP -into $din_a__din_b__out_r__size__opcode__return_group -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/s_axi_control_BREADY -into $din_a__din_b__out_r__size__opcode__return_group -color #ffff00 -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/s_axi_control_BVALID -into $din_a__din_b__out_r__size__opcode__return_group -color #ffff00 -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/s_axi_control_RRESP -into $din_a__din_b__out_r__size__opcode__return_group -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/s_axi_control_RDATA -into $din_a__din_b__out_r__size__opcode__return_group -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/s_axi_control_RREADY -into $din_a__din_b__out_r__size__opcode__return_group -color #ffff00 -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/s_axi_control_RVALID -into $din_a__din_b__out_r__size__opcode__return_group -color #ffff00 -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/s_axi_control_ARREADY -into $din_a__din_b__out_r__size__opcode__return_group -color #ffff00 -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/s_axi_control_ARVALID -into $din_a__din_b__out_r__size__opcode__return_group -color #ffff00 -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/s_axi_control_ARADDR -into $din_a__din_b__out_r__size__opcode__return_group -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/s_axi_control_WSTRB -into $din_a__din_b__out_r__size__opcode__return_group -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/s_axi_control_WDATA -into $din_a__din_b__out_r__size__opcode__return_group -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/s_axi_control_WREADY -into $din_a__din_b__out_r__size__opcode__return_group -color #ffff00 -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/s_axi_control_WVALID -into $din_a__din_b__out_r__size__opcode__return_group -color #ffff00 -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/s_axi_control_AWREADY -into $din_a__din_b__out_r__size__opcode__return_group -color #ffff00 -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/s_axi_control_AWVALID -into $din_a__din_b__out_r__size__opcode__return_group -color #ffff00 -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/s_axi_control_AWADDR -into $din_a__din_b__out_r__size__opcode__return_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set din_b_group [add_wave_group din_b(axi_master) -into $cinputgroup]
## set rdata_group [add_wave_group "Read Channel" -into $din_b_group]
## set wdata_group [add_wave_group "Write Channel" -into $din_b_group]
## set ctrl_group [add_wave_group "Handshakes" -into $din_b_group]
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/m_axi_gmem1_BUSER -into $wdata_group -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/m_axi_gmem1_BID -into $wdata_group -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/m_axi_gmem1_BRESP -into $wdata_group -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/m_axi_gmem1_BREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/m_axi_gmem1_BVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/m_axi_gmem1_RRESP -into $rdata_group -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/m_axi_gmem1_RUSER -into $rdata_group -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/m_axi_gmem1_RID -into $rdata_group -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/m_axi_gmem1_RLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/m_axi_gmem1_RDATA -into $rdata_group -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/m_axi_gmem1_RREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/m_axi_gmem1_RVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/m_axi_gmem1_ARUSER -into $rdata_group -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/m_axi_gmem1_ARREGION -into $rdata_group -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/m_axi_gmem1_ARQOS -into $rdata_group -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/m_axi_gmem1_ARPROT -into $rdata_group -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/m_axi_gmem1_ARCACHE -into $rdata_group -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/m_axi_gmem1_ARLOCK -into $rdata_group -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/m_axi_gmem1_ARBURST -into $rdata_group -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/m_axi_gmem1_ARSIZE -into $rdata_group -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/m_axi_gmem1_ARLEN -into $rdata_group -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/m_axi_gmem1_ARID -into $rdata_group -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/m_axi_gmem1_ARADDR -into $rdata_group -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/m_axi_gmem1_ARREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/m_axi_gmem1_ARVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/m_axi_gmem1_WUSER -into $wdata_group -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/m_axi_gmem1_WID -into $wdata_group -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/m_axi_gmem1_WLAST -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/m_axi_gmem1_WSTRB -into $wdata_group -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/m_axi_gmem1_WDATA -into $wdata_group -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/m_axi_gmem1_WREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/m_axi_gmem1_WVALID -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/m_axi_gmem1_AWUSER -into $wdata_group -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/m_axi_gmem1_AWREGION -into $wdata_group -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/m_axi_gmem1_AWQOS -into $wdata_group -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/m_axi_gmem1_AWPROT -into $wdata_group -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/m_axi_gmem1_AWCACHE -into $wdata_group -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/m_axi_gmem1_AWLOCK -into $wdata_group -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/m_axi_gmem1_AWBURST -into $wdata_group -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/m_axi_gmem1_AWSIZE -into $wdata_group -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/m_axi_gmem1_AWLEN -into $wdata_group -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/m_axi_gmem1_AWID -into $wdata_group -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/m_axi_gmem1_AWADDR -into $wdata_group -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/m_axi_gmem1_AWREADY -into $ctrl_group -color #ffff00 -radix hex
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/m_axi_gmem1_AWVALID -into $ctrl_group -color #ffff00 -radix hex
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_simd_array_top/AESL_inst_simd_array/ap_clk -into $clockgroup
## save_wave_config simd_array.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "107000"
// RTL Simulation : 1 / 1 [n/a] @ "749000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 766500 ps : File "/home/handengke/HLS/simdArray_simple/solution1/sim/verilog/simd_array.autotb.v" Line 591
## quit
INFO: [Common 17-206] Exiting xsim at Tue Sep 27 14:03:20 2022...
------------------------------
software result is:
0	2	6	12	20	30	42	56	72	90	110	132	156	182	210	240	272	306	342	380	420	462	506	552	600	650	702	756	812	870	930	992	
kernel result is:
0	2	6	12	20	30	42	56	72	90	110	132	156	182	210	240	272	306	342	380	420	462	506	552	600	650	702	756	812	870	930	992	
------------------------------

TEST PASSED!

