# ğŸŒŸ Day 4: Exploring Gate-Level Simulation, Verilog Assignments & Synthesis-Simulation Consistency

Welcome to **Day 4 of the RTL Workshop!** ğŸš€  
This session dives into three fundamental aspects of digital design:

- âš¡ Gate-Level Simulation (GLS)  
- ğŸ”€ Blocking vs Non-Blocking Assignments in Verilog  
- ğŸ› ï¸ Handling Synthesis & Simulation Discrepancies  

Both **concepts** ğŸ§  and **practical labs** ğŸ§ª are included to give you hands-on clarity.

---

## ğŸ“– Overview

1. [âš¡ Gate-Level Simulation (GLS)](#-gate-level-simulation-gls)  
2. [ğŸ”§ Synthesis-Simulation Differences](#-understanding-synthesis-simulation-differences)  
3. [ğŸ”€ Verilog Procedural Assignments](#-verilog-procedural-assignments)  
   - 3.1 [âœï¸ Blocking Assignments](#âœï¸-blocking-assignments)  
   - 3.2 [ğŸ“Œ Non-Blocking Assignments](#ğŸ“Œ-non-blocking-assignments)  
   - 3.3 [ğŸ“Š Key Differences](#-key-differences-summary)  
4. [ğŸ§ª Hands-On Labs](#-hands-on-labs)  
5. [âœ… Key Takeaways](#-key-takeaways)  

---

## âš¡ Gate-Level Simulation (GLS)

**What is GLS?**  
GLS simulates the **synthesized gate-level netlist** ğŸ—ï¸ to verify:

- âœ… Correct functionality after synthesis  
- â±ï¸ Timing behavior including delays  
- ğŸ” Power/testability features (e.g., scan chains)  

âœ¨ **Purpose:**  
- ğŸ¯ Ensure RTL â†’ Gates conversion is correct  
- âš ï¸ Detect timing violations (via delays)  
- ğŸ§ª Validate test structures  

**When:** After synthesis ğŸ”§, before layout ğŸ–¼ï¸.  

**Variants:**  
- âš™ï¸ **Functional GLS** â†’ Logic-only, no delays  
- â³ **Timing GLS** â†’ Includes realistic delays  

---

## ğŸ”§ Understanding Synthesis-Simulation Differences

Why do mismatches happen? ğŸ¤”  

- ğŸš« Non-synthesizable constructs (`initial`, `#delay`)  
- âš ï¸ Coding bugs (missing `else`, incomplete sensitivity lists)  
- ğŸ”„ Ambiguity between simulation & synthesis tools  

ğŸ’¡ **Pro Tip:** Write **clean âœ¨, synthesizable âœ…, and unambiguous ğŸ” RTL**.

---

## ğŸ”€ Verilog Procedural Assignments

Verilog supports **two styles** of assignments inside procedural blocks:

### âœï¸ Blocking Assignments (`=`)

- ğŸ•’ Execute **immediately**, sequentially  
- âš¡ Best for **combinational logic**  
- ğŸ’¡ Example:
```verilog
always @(*) y = a & b;
````

---

### ğŸ“Œ Non-Blocking Assignments (`<=`)

* â±ï¸ Scheduled, concurrent updates
* ğŸ“ Used in **sequential logic (flip-flops)**
* ğŸ’¡ Example:

```verilog
always @(posedge clk) q <= d;
```

---

### ğŸ“Š Key Differences Summary

| Aspect                | âœï¸ Blocking (`=`)     | ğŸ“Œ Non-Blocking (`<=`)  |
| --------------------- | --------------------- | ----------------------- |
| â±ï¸ Execution order    | Immediate, sequential | Scheduled, concurrent   |
| ğŸ”§ Typical use        | Combinational logic   | Sequential (flip-flops) |
| â³ Update timing       | Instant               | End of timestep         |
| ğŸ—ï¸ Hardware inferred | Combinational gates   | Sequential flip-flops   |

---

## ğŸ§ª Hands-On Labs

### ğŸ”¹ Lab 1: Multiplexer Using Ternary Operator

```verilog
module mux_ternary(input i0, input i1, input sel, output y);
  assign y = sel ? i1 : i0;
endmodule
```

ğŸ“ *Behavior:* `y = i1` if `sel=1`, else `i0`.

#### ğŸ¨ Lab1 Output

![Image](https://github.com/user-attachments/assets/427b7927-23cf-4a10-aeb6-c42d986a472e)

---

### ğŸ”¹ Lab 2: Synthesize the MUX Using Yosys

ğŸ› ï¸ Run **Yosys** synthesis flow.

#### ğŸ—ï¸ Lab2 Output

![Image](https://github.com/user-attachments/assets/44d5c454-5ef8-47ae-a4ab-2112f26458d4)

---

### ğŸ”¹ Lab 3: Gate-Level Simulation of Synthesized MUX

```bash
iverilog /path/to/primitives.v /path/to/sky130_fd_sc_hd.v mux_ternary.v testbench.v
```

#### âš¡ Lab3 Output

![Image](https://github.com/user-attachments/assets/ce1d03ed-130d-45df-86fa-4af9f4ae72e0)

---

### ğŸ”¹ Lab 4: Common MUX Pitfalls âš ï¸

âŒ Wrong version (non-blocking in comb. logic, bad sensitivity list):

```verilog
always @(sel) begin
  if (sel) y <= i1;
  else     y <= i0;
end
```

âœ… Correct version:

```verilog
always @(*) begin
  if (sel) y = i1;
  else     y = i0;
end
```

#### ğŸ Lab4 Output

![Image](https://github.com/user-attachments/assets/2ea0cfca-8b52-403c-b7bc-f883fe712137)

---

### ğŸ”¹ Lab 5: GLS of the Faulty MUX

âš ï¸ Expect **warnings/mismatches** ğŸš¨.

#### ğŸ”¥ Lab5 Output

![Image](https://github.com/user-attachments/assets/f2550174-9800-4171-bb5a-e18e34be3e44)

---

### ğŸ”¹ Lab 6: Blocking Assignment Order Issue ğŸ”„

âŒ Wrong order:

```verilog
d = x & c;
x = a | b;
```

âœ… Fix:

```verilog
x = a | b;
d = x & c;
```

#### ğŸ­ Lab6 Output

![Image](https://github.com/user-attachments/assets/7f9408c0-d216-43d7-8f1b-ee49d66ebc62)

---

### ğŸ”¹ Lab 7: Synthesizing the Corrected Module

ğŸ› ï¸ Run synthesis â†’ check gate netlist ğŸ—ï¸.

#### ğŸŒˆ Lab7 Output

![Image](https://github.com/user-attachments/assets/2b4e163d-2318-4410-8e59-37ad6449b578)

---

## âœ… Key Takeaways

* âš¡ GLS = verifies post-synthesis correctness.
* ğŸ§¼ Keep RTL clean & synthesizable âœ¨.
* âœï¸ Use **blocking** for combinational, ğŸ“Œ **non-blocking** for sequential.
* ğŸ§ª Labs show pitfalls ğŸš§ + best practices ğŸŒŸ.

```

ğŸ‘‰ Do you want me to also **add emoji banners** (like `--- ğŸŒŸ ---`) between sections for extra style, or keep it clean with just the headers?
```
