// Seed: 3078604639
module module_0;
  wire id_1;
  wire id_2;
  module_2(
      id_2, id_1, id_1, id_2
  );
endmodule
module module_1;
  assign id_1 = id_1;
  module_0();
  wire id_2;
  wire id_3;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_5;
  module_3(
      id_4, id_5, id_5, id_4, id_1, id_3
  );
  wire id_6;
  assign id_3 = 1;
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_7, module_3;
endmodule
