Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Jun 02 16:38:20 2017
| Host         : DESKTOP-LMRPJQ5 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file TOP_control_sets_placed.rpt
| Design       : TOP
| Device       : xc7a35ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    13 |
| Unused register locations in slices containing registers |    42 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             104 |           34 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               8 |            4 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              54 |           15 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------------+------------------+----------------+
|                 Clock Signal                |                            Enable Signal                           |                           Set/Reset Signal                           | Slice Load Count | Bel Load Count |
+---------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------------+------------------+----------------+
|  my_VGA/my_draw_background/b_reg[3]/G0      |                                                                    |                                                                      |                1 |              1 |
|  my_VGA/my_vga_timing/rgb_out_reg[11]_0     |                                                                    | my_VGA/my_vga_timing/rgb_out_reg[7]                                  |                1 |              2 |
|  clk_50MHz                                  | my_PS2/my_PS2_Controller/PS2_Command_Out/cur_bit0                  | my_PS2/my_PS2_Controller/PS2_Command_Out/cur_bit                     |                1 |              4 |
|  clk_50MHz                                  |                                                                    |                                                                      |                3 |              5 |
|  my_clk_wiz/inst/clk40MHz                   |                                                                    | my_VGA/my_draw_background/SR[0]                                      |                3 |              6 |
|  my_clk_divider_2Hz/CLK                     |                                                                    |                                                                      |                2 |              7 |
|  my_clk_wiz/inst/clk100MHz_clk_wiz_0_en_clk |                                                                    |                                                                      |                1 |              8 |
|  my_clk_wiz/inst/clk40MHz_clk_wiz_0_en_clk  |                                                                    |                                                                      |                1 |              8 |
|  clk_50MHz                                  | my_PS2/my_PS2_Controller/PS2_Command_Out/command_initiate_counter0 | my_PS2/my_PS2_Controller/PS2_Command_Out/command_initiate_counter    |                4 |             13 |
|  clk_50MHz                                  | my_PS2/my_PS2_Controller/PS2_Command_Out/sel                       | my_PS2/my_PS2_Controller/PS2_Command_Out/transfer_counter[1]_i_1_n_0 |                5 |             17 |
|  clk_50MHz                                  | my_PS2/my_PS2_Controller/PS2_Command_Out/waiting_counter0          | my_PS2/my_PS2_Controller/PS2_Command_Out/waiting_counter             |                5 |             20 |
|  my_clk_wiz/inst/clk100MHz                  |                                                                    |                                                                      |                7 |             28 |
|  my_clk_wiz/inst/clk40MHz                   |                                                                    |                                                                      |               20 |             49 |
+---------------------------------------------+--------------------------------------------------------------------+----------------------------------------------------------------------+------------------+----------------+


