 Timing Path to A_reg[31]/D 
  
 Path Start Point : f8_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : A_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                     Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                                    Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A                  CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z                  CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                                    Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A                       CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z                       CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_f8_reg/CK                        CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_f8_reg/GCK                       CLKGATETST_X8 Rise  0.1250 0.0280 0.0060 1.30901  1.42116  2.73017           1       100      FA   K        | 
|    CTS_L4_c_tid1_8/A                         CLKBUF_X3     Rise  0.1250 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid1_8/Z                         CLKBUF_X3     Rise  0.2020 0.0770 0.0520 32.9477  30.3889  63.3366           32      100      F    K        | 
| Data Path:                                                                                                                                               | 
|    f8_reg[0]/CK                              DFF_X1        Rise  0.2040 0.0020 0.0520          0.949653                                    F             | 
|    f8_reg[0]/Q                               DFF_X1        Fall  0.3160 0.1120 0.0180 2.20989  11.5641  13.774            7       100      F             | 
|    i_0_0/f8[0]                                             Fall  0.3160 0.0000                                                                           | 
|    i_0_0/i_60/A3                             OR3_X1        Fall  0.3160 0.0000 0.0180          0.895841                                                  | 
|    i_0_0/i_60/ZN                             OR3_X1        Fall  0.4080 0.0920 0.0170 0.578824 4.27641  4.85524           3       100                    | 
|    i_0_0/i_1/A1                              AND2_X1       Fall  0.4080 0.0000 0.0170          0.874832                                                  | 
|    i_0_0/i_1/ZN                              AND2_X1       Fall  0.4440 0.0360 0.0080 0.427921 3.3296   3.75752           2       100                    | 
|    i_0_0/p_0[2]                                            Fall  0.4440 0.0000                                                                           | 
|    subtractor/b[2]                                         Fall  0.4440 0.0000                                                                           | 
|    subtractor/genblk1_2_fulladder_f1/y                     Fall  0.4440 0.0000                                                                           | 
|    subtractor/genblk1_2_fulladder_f1/i_0_0/B XOR2_X1       Fall  0.4440 0.0000 0.0080          2.41145                                                   | 
|    subtractor/genblk1_2_fulladder_f1/i_0_0/Z XOR2_X1       Fall  0.5070 0.0630 0.0180 0.657917 5.8097   6.46762           3       100                    | 
|    subtractor/genblk1_2_fulladder_f1/sum                   Fall  0.5070 0.0000                                                                           | 
|    subtractor/genblk2_1_f3/x                               Fall  0.5070 0.0000                                                                           | 
|    subtractor/genblk2_1_f3/i_0_1/B2          OAI21_X1      Fall  0.5070 0.0000 0.0180          1.55833                                                   | 
|    subtractor/genblk2_1_f3/i_0_1/ZN          OAI21_X1      Rise  0.5440 0.0370 0.0200 0.340197 1.6642   2.0044            1       100                    | 
|    subtractor/genblk2_1_f3/i_0_0/A2          NAND2_X1      Rise  0.5440 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_1_f3/i_0_0/ZN          NAND2_X1      Fall  0.5710 0.0270 0.0150 1.03022  5.49384  6.52406           3       100                    | 
|    subtractor/genblk2_1_f3/cout                            Fall  0.5710 0.0000                                                                           | 
|    subtractor/genblk2_2_f3/cin                             Fall  0.5710 0.0000                                                                           | 
|    subtractor/genblk2_2_f3/i_0_1/B1          OAI21_X1      Fall  0.5710 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_2_f3/i_0_1/ZN          OAI21_X1      Rise  0.6010 0.0300 0.0200 0.275987 1.6642   1.94019           1       100                    | 
|    subtractor/genblk2_2_f3/i_0_0/A2          NAND2_X1      Rise  0.6010 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_2_f3/i_0_0/ZN          NAND2_X1      Fall  0.6280 0.0270 0.0150 0.884713 5.49384  6.37855           3       100                    | 
|    subtractor/genblk2_2_f3/cout                            Fall  0.6280 0.0000                                                                           | 
|    subtractor/genblk2_3_f3/cin                             Fall  0.6280 0.0000                                                                           | 
|    subtractor/genblk2_3_f3/i_0_1/B1          OAI21_X1      Fall  0.6280 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_3_f3/i_0_1/ZN          OAI21_X1      Rise  0.6580 0.0300 0.0190 0.157216 1.6642   1.82141           1       100                    | 
|    subtractor/genblk2_3_f3/i_0_0/A2          NAND2_X1      Rise  0.6580 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_3_f3/i_0_0/ZN          NAND2_X1      Fall  0.6840 0.0260 0.0140 0.492903 5.49384  5.98674           3       100                    | 
|    subtractor/genblk2_3_f3/cout                            Fall  0.6840 0.0000                                                                           | 
|    subtractor/genblk2_4_f3/cin                             Fall  0.6840 0.0000                                                                           | 
|    subtractor/genblk2_4_f3/i_0_1/B1          OAI21_X1      Fall  0.6840 0.0000 0.0140          1.45983                                                   | 
|    subtractor/genblk2_4_f3/i_0_1/ZN          OAI21_X1      Rise  0.7140 0.0300 0.0190 0.205906 1.6642   1.87011           1       100                    | 
|    subtractor/genblk2_4_f3/i_0_0/A2          NAND2_X1      Rise  0.7140 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_4_f3/i_0_0/ZN          NAND2_X1      Fall  0.7400 0.0260 0.0150 0.848593 5.49384  6.34243           3       100                    | 
|    subtractor/genblk2_4_f3/cout                            Fall  0.7400 0.0000                                                                           | 
|    subtractor/genblk2_5_f3/cin                             Fall  0.7400 0.0000                                                                           | 
|    subtractor/genblk2_5_f3/i_0_1/B1          OAI21_X1      Fall  0.7400 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_5_f3/i_0_1/ZN          OAI21_X1      Rise  0.7700 0.0300 0.0190 0.174943 1.6642   1.83914           1       100                    | 
|    subtractor/genblk2_5_f3/i_0_0/A2          NAND2_X1      Rise  0.7700 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_5_f3/i_0_0/ZN          NAND2_X1      Fall  0.7960 0.0260 0.0140 0.577083 5.49384  6.07092           3       100                    | 
|    subtractor/genblk2_5_f3/cout                            Fall  0.7960 0.0000                                                                           | 
|    subtractor/genblk2_6_f3/cin                             Fall  0.7960 0.0000                                                                           | 
|    subtractor/genblk2_6_f3/i_0_1/B1          OAI21_X1      Fall  0.7960 0.0000 0.0140          1.45983                                                   | 
|    subtractor/genblk2_6_f3/i_0_1/ZN          OAI21_X1      Rise  0.8260 0.0300 0.0190 0.251651 1.6642   1.91585           1       100                    | 
|    subtractor/genblk2_6_f3/i_0_0/A2          NAND2_X1      Rise  0.8260 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_6_f3/i_0_0/ZN          NAND2_X1      Fall  0.8520 0.0260 0.0150 0.71845  5.49384  6.21229           3       100                    | 
|    subtractor/genblk2_6_f3/cout                            Fall  0.8520 0.0000                                                                           | 
|    subtractor/genblk2_7_f3/cin                             Fall  0.8520 0.0000                                                                           | 
|    subtractor/genblk2_7_f3/i_0_1/B1          OAI21_X1      Fall  0.8520 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_7_f3/i_0_1/ZN          OAI21_X1      Rise  0.8830 0.0310 0.0210 0.504565 1.6642   2.16876           1       100                    | 
|    subtractor/genblk2_7_f3/i_0_0/A2          NAND2_X1      Rise  0.8830 0.0000 0.0210          1.6642                                                    | 
|    subtractor/genblk2_7_f3/i_0_0/ZN          NAND2_X1      Fall  0.9090 0.0260 0.0150 0.524364 5.49384  6.0182            3       100                    | 
|    subtractor/genblk2_7_f3/cout                            Fall  0.9090 0.0000                                                                           | 
|    subtractor/genblk2_8_f3/cin                             Fall  0.9090 0.0000                                                                           | 
|    subtractor/genblk2_8_f3/i_0_1/B1          OAI21_X1      Fall  0.9090 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_8_f3/i_0_1/ZN          OAI21_X1      Rise  0.9390 0.0300 0.0190 0.169043 1.6642   1.83324           1       100                    | 
|    subtractor/genblk2_8_f3/i_0_0/A2          NAND2_X1      Rise  0.9390 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_8_f3/i_0_0/ZN          NAND2_X1      Fall  0.9650 0.0260 0.0150 0.691041 5.49384  6.18488           3       100                    | 
|    subtractor/genblk2_8_f3/cout                            Fall  0.9650 0.0000                                                                           | 
|    subtractor/genblk2_9_f3/cin                             Fall  0.9650 0.0000                                                                           | 
|    subtractor/genblk2_9_f3/i_0_1/B1          OAI21_X1      Fall  0.9650 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_9_f3/i_0_1/ZN          OAI21_X1      Rise  0.9950 0.0300 0.0200 0.279884 1.6642   1.94408           1       100                    | 
|    subtractor/genblk2_9_f3/i_0_0/A2          NAND2_X1      Rise  0.9950 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_9_f3/i_0_0/ZN          NAND2_X1      Fall  1.0210 0.0260 0.0150 0.617367 5.49384  6.1112            3       100                    | 
|    subtractor/genblk2_9_f3/cout                            Fall  1.0210 0.0000                                                                           | 
|    subtractor/genblk2_10_f3/cin                            Fall  1.0210 0.0000                                                                           | 
|    subtractor/genblk2_10_f3/i_0_1/B1         OAI21_X1      Fall  1.0210 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_10_f3/i_0_1/ZN         OAI21_X1      Rise  1.0510 0.0300 0.0190 0.256645 1.6642   1.92084           1       100                    | 
|    subtractor/genblk2_10_f3/i_0_0/A2         NAND2_X1      Rise  1.0510 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_10_f3/i_0_0/ZN         NAND2_X1      Fall  1.0770 0.0260 0.0150 0.794255 5.49384  6.28809           3       100                    | 
|    subtractor/genblk2_10_f3/cout                           Fall  1.0770 0.0000                                                                           | 
|    subtractor/genblk2_11_f3/cin                            Fall  1.0770 0.0000                                                                           | 
|    subtractor/genblk2_11_f3/i_0_1/B1         OAI21_X1      Fall  1.0770 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_11_f3/i_0_1/ZN         OAI21_X1      Rise  1.1080 0.0310 0.0200 0.361395 1.6642   2.02559           1       100                    | 
|    subtractor/genblk2_11_f3/i_0_0/A2         NAND2_X1      Rise  1.1080 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_11_f3/i_0_0/ZN         NAND2_X1      Fall  1.1350 0.0270 0.0150 0.816396 5.49384  6.31023           3       100                    | 
|    subtractor/genblk2_11_f3/cout                           Fall  1.1350 0.0000                                                                           | 
|    subtractor/genblk2_12_f3/cin                            Fall  1.1350 0.0000                                                                           | 
|    subtractor/genblk2_12_f3/i_0_1/B1         OAI21_X1      Fall  1.1350 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_12_f3/i_0_1/ZN         OAI21_X1      Rise  1.1650 0.0300 0.0200 0.28111  1.6642   1.94531           1       100                    | 
|    subtractor/genblk2_12_f3/i_0_0/A2         NAND2_X1      Rise  1.1650 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_12_f3/i_0_0/ZN         NAND2_X1      Fall  1.1910 0.0260 0.0150 0.670261 5.49384  6.1641            3       100                    | 
|    subtractor/genblk2_12_f3/cout                           Fall  1.1910 0.0000                                                                           | 
|    subtractor/genblk2_13_f3/cin                            Fall  1.1910 0.0000                                                                           | 
|    subtractor/genblk2_13_f3/i_0_1/B1         OAI21_X1      Fall  1.1910 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_13_f3/i_0_1/ZN         OAI21_X1      Rise  1.2210 0.0300 0.0190 0.259037 1.6642   1.92324           1       100                    | 
|    subtractor/genblk2_13_f3/i_0_0/A2         NAND2_X1      Rise  1.2210 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_13_f3/i_0_0/ZN         NAND2_X1      Fall  1.2470 0.0260 0.0150 0.788949 5.49384  6.28279           3       100                    | 
|    subtractor/genblk2_13_f3/cout                           Fall  1.2470 0.0000                                                                           | 
|    subtractor/genblk2_14_f3/cin                            Fall  1.2470 0.0000                                                                           | 
|    subtractor/genblk2_14_f3/i_0_1/B1         OAI21_X1      Fall  1.2470 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_14_f3/i_0_1/ZN         OAI21_X1      Rise  1.2780 0.0310 0.0200 0.33218  1.6642   1.99638           1       100                    | 
|    subtractor/genblk2_14_f3/i_0_0/A2         NAND2_X1      Rise  1.2780 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_14_f3/i_0_0/ZN         NAND2_X1      Fall  1.3040 0.0260 0.0150 0.67696  5.49384  6.1708            3       100                    | 
|    subtractor/genblk2_14_f3/cout                           Fall  1.3040 0.0000                                                                           | 
|    subtractor/genblk2_15_f3/cin                            Fall  1.3040 0.0000                                                                           | 
|    subtractor/genblk2_15_f3/i_0_1/B1         OAI21_X1      Fall  1.3040 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_15_f3/i_0_1/ZN         OAI21_X1      Rise  1.3340 0.0300 0.0200 0.25928  1.6642   1.92348           1       100                    | 
|    subtractor/genblk2_15_f3/i_0_0/A2         NAND2_X1      Rise  1.3340 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_15_f3/i_0_0/ZN         NAND2_X1      Fall  1.3600 0.0260 0.0150 0.599032 5.49384  6.09287           3       100                    | 
|    subtractor/genblk2_15_f3/cout                           Fall  1.3600 0.0000                                                                           | 
|    subtractor/genblk2_16_f3/cin                            Fall  1.3600 0.0000                                                                           | 
|    subtractor/genblk2_16_f3/i_0_1/B1         OAI21_X1      Fall  1.3600 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_16_f3/i_0_1/ZN         OAI21_X1      Rise  1.3900 0.0300 0.0190 0.255721 1.6642   1.91992           1       100                    | 
|    subtractor/genblk2_16_f3/i_0_0/A2         NAND2_X1      Rise  1.3900 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_16_f3/i_0_0/ZN         NAND2_X1      Fall  1.4160 0.0260 0.0150 0.840724 5.49384  6.33456           3       100                    | 
|    subtractor/genblk2_16_f3/cout                           Fall  1.4160 0.0000                                                                           | 
|    subtractor/genblk2_17_f3/cin                            Fall  1.4160 0.0000                                                                           | 
|    subtractor/genblk2_17_f3/i_0_1/B1         OAI21_X1      Fall  1.4160 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_17_f3/i_0_1/ZN         OAI21_X1      Rise  1.4470 0.0310 0.0200 0.354313 1.6642   2.01851           1       100                    | 
|    subtractor/genblk2_17_f3/i_0_0/A2         NAND2_X1      Rise  1.4470 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_17_f3/i_0_0/ZN         NAND2_X1      Fall  1.4730 0.0260 0.0150 0.638687 5.49384  6.13252           3       100                    | 
|    subtractor/genblk2_17_f3/cout                           Fall  1.4730 0.0000                                                                           | 
|    subtractor/genblk2_18_f3/cin                            Fall  1.4730 0.0000                                                                           | 
|    subtractor/genblk2_18_f3/i_0_1/B1         OAI21_X1      Fall  1.4730 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_18_f3/i_0_1/ZN         OAI21_X1      Rise  1.5030 0.0300 0.0190 0.262199 1.6642   1.9264            1       100                    | 
|    subtractor/genblk2_18_f3/i_0_0/A2         NAND2_X1      Rise  1.5030 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_18_f3/i_0_0/ZN         NAND2_X1      Fall  1.5290 0.0260 0.0150 0.604617 5.49384  6.09845           3       100                    | 
|    subtractor/genblk2_18_f3/cout                           Fall  1.5290 0.0000                                                                           | 
|    subtractor/genblk2_19_f3/cin                            Fall  1.5290 0.0000                                                                           | 
|    subtractor/genblk2_19_f3/i_0_1/B1         OAI21_X1      Fall  1.5290 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_19_f3/i_0_1/ZN         OAI21_X1      Rise  1.5600 0.0310 0.0200 0.319685 1.6642   1.98388           1       100                    | 
|    subtractor/genblk2_19_f3/i_0_0/A2         NAND2_X1      Rise  1.5600 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_19_f3/i_0_0/ZN         NAND2_X1      Fall  1.5870 0.0270 0.0150 0.830675 5.49384  6.32451           3       100                    | 
|    subtractor/genblk2_19_f3/cout                           Fall  1.5870 0.0000                                                                           | 
|    subtractor/genblk2_20_f3/cin                            Fall  1.5870 0.0000                                                                           | 
|    subtractor/genblk2_20_f3/i_0_1/B1         OAI21_X1      Fall  1.5870 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_20_f3/i_0_1/ZN         OAI21_X1      Rise  1.6180 0.0310 0.0200 0.391407 1.6642   2.05561           1       100                    | 
|    subtractor/genblk2_20_f3/i_0_0/A2         NAND2_X1      Rise  1.6180 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_20_f3/i_0_0/ZN         NAND2_X1      Fall  1.6450 0.0270 0.0150 0.792716 5.49384  6.28655           3       100                    | 
|    subtractor/genblk2_20_f3/cout                           Fall  1.6450 0.0000                                                                           | 
|    subtractor/genblk2_21_f3/cin                            Fall  1.6450 0.0000                                                                           | 
|    subtractor/genblk2_21_f3/i_0_1/B1         OAI21_X1      Fall  1.6450 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_21_f3/i_0_1/ZN         OAI21_X1      Rise  1.6760 0.0310 0.0200 0.371783 1.6642   2.03598           1       100                    | 
|    subtractor/genblk2_21_f3/i_0_0/A2         NAND2_X1      Rise  1.6760 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_21_f3/i_0_0/ZN         NAND2_X1      Fall  1.7020 0.0260 0.0150 0.758619 5.49384  6.25246           3       100                    | 
|    subtractor/genblk2_21_f3/cout                           Fall  1.7020 0.0000                                                                           | 
|    subtractor/genblk2_22_f3/cin                            Fall  1.7020 0.0000                                                                           | 
|    subtractor/genblk2_22_f3/i_0_1/B1         OAI21_X1      Fall  1.7020 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_22_f3/i_0_1/ZN         OAI21_X1      Rise  1.7330 0.0310 0.0200 0.318703 1.6642   1.9829            1       100                    | 
|    subtractor/genblk2_22_f3/i_0_0/A2         NAND2_X1      Rise  1.7330 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_22_f3/i_0_0/ZN         NAND2_X1      Fall  1.7600 0.0270 0.0150 0.91387  5.49384  6.40771           3       100                    | 
|    subtractor/genblk2_22_f3/cout                           Fall  1.7600 0.0000                                                                           | 
|    subtractor/genblk2_23_f3/cin                            Fall  1.7600 0.0000                                                                           | 
|    subtractor/genblk2_23_f3/i_0_1/B1         OAI21_X1      Fall  1.7600 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_23_f3/i_0_1/ZN         OAI21_X1      Rise  1.7900 0.0300 0.0190 0.217759 1.6642   1.88196           1       100                    | 
|    subtractor/genblk2_23_f3/i_0_0/A2         NAND2_X1      Rise  1.7900 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_23_f3/i_0_0/ZN         NAND2_X1      Fall  1.8170 0.0270 0.0150 0.991968 5.49384  6.4858            3       100                    | 
|    subtractor/genblk2_23_f3/cout                           Fall  1.8170 0.0000                                                                           | 
|    subtractor/genblk2_24_f3/cin                            Fall  1.8170 0.0000                                                                           | 
|    subtractor/genblk2_24_f3/i_0_1/B1         OAI21_X1      Fall  1.8170 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_24_f3/i_0_1/ZN         OAI21_X1      Rise  1.8480 0.0310 0.0200 0.395681 1.6642   2.05988           1       100                    | 
|    subtractor/genblk2_24_f3/i_0_0/A2         NAND2_X1      Rise  1.8480 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_24_f3/i_0_0/ZN         NAND2_X1      Fall  1.8750 0.0270 0.0150 0.76524  5.49384  6.25908           3       100                    | 
|    subtractor/genblk2_24_f3/cout                           Fall  1.8750 0.0000                                                                           | 
|    subtractor/genblk2_25_f3/cin                            Fall  1.8750 0.0000                                                                           | 
|    subtractor/genblk2_25_f3/i_0_1/B1         OAI21_X1      Fall  1.8750 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_25_f3/i_0_1/ZN         OAI21_X1      Rise  1.9050 0.0300 0.0200 0.278117 1.6642   1.94232           1       100                    | 
|    subtractor/genblk2_25_f3/i_0_0/A2         NAND2_X1      Rise  1.9050 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_25_f3/i_0_0/ZN         NAND2_X1      Fall  1.9310 0.0260 0.0150 0.583389 5.49384  6.07723           3       100                    | 
|    subtractor/genblk2_25_f3/cout                           Fall  1.9310 0.0000                                                                           | 
|    subtractor/genblk2_26_f3/cin                            Fall  1.9310 0.0000                                                                           | 
|    subtractor/genblk2_26_f3/i_0_1/B1         OAI21_X1      Fall  1.9310 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_26_f3/i_0_1/ZN         OAI21_X1      Rise  1.9620 0.0310 0.0200 0.33738  1.6642   2.00158           1       100                    | 
|    subtractor/genblk2_26_f3/i_0_0/A2         NAND2_X1      Rise  1.9620 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_26_f3/i_0_0/ZN         NAND2_X1      Fall  1.9880 0.0260 0.0150 0.755185 5.49384  6.24902           3       100                    | 
|    subtractor/genblk2_26_f3/cout                           Fall  1.9880 0.0000                                                                           | 
|    subtractor/genblk2_27_f3/cin                            Fall  1.9880 0.0000                                                                           | 
|    subtractor/genblk2_27_f3/i_0_1/B1         OAI21_X1      Fall  1.9880 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_27_f3/i_0_1/ZN         OAI21_X1      Rise  2.0180 0.0300 0.0200 0.275061 1.6642   1.93926           1       100                    | 
|    subtractor/genblk2_27_f3/i_0_0/A2         NAND2_X1      Rise  2.0180 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_27_f3/i_0_0/ZN         NAND2_X1      Fall  2.0450 0.0270 0.0150 0.855513 5.49384  6.34935           3       100                    | 
|    subtractor/genblk2_27_f3/cout                           Fall  2.0450 0.0000                                                                           | 
|    subtractor/genblk2_28_f3/cin                            Fall  2.0450 0.0000                                                                           | 
|    subtractor/genblk2_28_f3/i_0_1/B1         OAI21_X1      Fall  2.0450 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_28_f3/i_0_1/ZN         OAI21_X1      Rise  2.0750 0.0300 0.0200 0.300302 1.6642   1.9645            1       100                    | 
|    subtractor/genblk2_28_f3/i_0_0/A2         NAND2_X1      Rise  2.0750 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_28_f3/i_0_0/ZN         NAND2_X1      Fall  2.1020 0.0270 0.0150 0.813214 5.49384  6.30705           3       100                    | 
|    subtractor/genblk2_28_f3/cout                           Fall  2.1020 0.0000                                                                           | 
|    subtractor/genblk2_29_f3/cin                            Fall  2.1020 0.0000                                                                           | 
|    subtractor/genblk2_29_f3/i_0_1/B1         OAI21_X1      Fall  2.1020 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_29_f3/i_0_1/ZN         OAI21_X1      Rise  2.1330 0.0310 0.0200 0.39517  1.6642   2.05937           1       100                    | 
|    subtractor/genblk2_29_f3/i_0_0/A2         NAND2_X1      Rise  2.1330 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_29_f3/i_0_0/ZN         NAND2_X1      Fall  2.1520 0.0190 0.0090 0.171431 2.57361  2.74504           1       100                    | 
|    subtractor/genblk2_29_f3/cout                           Fall  2.1520 0.0000                                                                           | 
|    subtractor/genblk2_30_f3/cin                            Fall  2.1520 0.0000                                                                           | 
|    subtractor/genblk2_30_f3/i_0_0/B          XNOR2_X1      Fall  2.1520 0.0000 0.0090          2.36817                                                   | 
|    subtractor/genblk2_30_f3/i_0_0/ZN         XNOR2_X1      Fall  2.1920 0.0400 0.0120 0.364522 2.23275  2.59728           1       100                    | 
|    subtractor/genblk2_30_f3/i_0_1/A          XNOR2_X1      Fall  2.1920 0.0000 0.0120          2.12585                                                   | 
|    subtractor/genblk2_30_f3/i_0_1/ZN         XNOR2_X1      Fall  2.2310 0.0390 0.0110 0.295266 1.62303  1.9183            1       100                    | 
|    subtractor/genblk2_30_f3/sum                            Fall  2.2310 0.0000                                                                           | 
|    subtractor/sum[31]                                      Fall  2.2310 0.0000                                                                           | 
|    i_0_1_78/B2                               AOI22_X1      Fall  2.2310 0.0000 0.0110          1.52031                                                   | 
|    i_0_1_78/ZN                               AOI22_X1      Rise  2.2890 0.0580 0.0380 0.601754 3.36443  3.96618           2       100                    | 
|    i_0_1_77/A                                INV_X1        Rise  2.2890 0.0000 0.0380          1.70023                                                   | 
|    i_0_1_77/ZN                               INV_X1        Fall  2.2970 0.0080 0.0090 0.151802 0.944775 1.09658           1       100                    | 
|    A_reg[31]_enable_mux_0/B                  MUX2_X1       Fall  2.2970 0.0000 0.0090          0.899702                                                  | 
|    A_reg[31]_enable_mux_0/Z                  MUX2_X1       Fall  2.3550 0.0580 0.0100 0.360686 1.14029  1.50098           1       100                    | 
|    A_reg[31]/D                               DFF_X1        Fall  2.3550 0.0000 0.0100          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[31]/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000  0.0000 0.0000             2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1               Rise  0.0000  0.0000                                                                                       | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2 Rise  0.0000  0.0000 0.0000                      1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2 Rise  0.0410  0.0410 0.0230             1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0               Rise  0.0410  0.0000                                                                                       | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2 Rise  0.0410  0.0000 0.0230                      1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2 Rise  0.0920  0.0510 0.0240             3.24858  15.1074  18.356            3       100      F    K        | 
|    CTS_L3_c_tid1_113/A      CLKBUF_X1 Rise  0.0920  0.0000 0.0240                      0.77983                                     F             | 
|    CTS_L3_c_tid1_113/Z      CLKBUF_X1 Rise  0.1380  0.0460 0.0170             3.49828  2.56932  6.0676            3       100      F    K        | 
|    A_reg[31]/CK             DFF_X1    Rise  0.1360 -0.0020 0.0170    -0.0020           0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1360 4.1360 | 
| library setup check                      | -0.0350 4.1010 | 
| data required time                       |  4.1010        | 
|                                          |                | 
| data required time                       |  4.1010        | 
| data arrival time                        | -2.3550        | 
| pessimism                                |  0.0040        | 
|                                          |                | 
| slack                                    |  1.7500        | 
-------------------------------------------------------------


 Timing Path to A_reg[30]/D 
  
 Path Start Point : f8_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : A_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                     Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                                    Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A                  CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z                  CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                                    Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A                       CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z                       CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_f8_reg/CK                        CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_f8_reg/GCK                       CLKGATETST_X8 Rise  0.1250 0.0280 0.0060 1.30901  1.42116  2.73017           1       100      FA   K        | 
|    CTS_L4_c_tid1_8/A                         CLKBUF_X3     Rise  0.1250 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid1_8/Z                         CLKBUF_X3     Rise  0.2020 0.0770 0.0520 32.9477  30.3889  63.3366           32      100      F    K        | 
| Data Path:                                                                                                                                               | 
|    f8_reg[0]/CK                              DFF_X1        Rise  0.2040 0.0020 0.0520          0.949653                                    F             | 
|    f8_reg[0]/Q                               DFF_X1        Fall  0.3160 0.1120 0.0180 2.20989  11.5641  13.774            7       100      F             | 
|    i_0_0/f8[0]                                             Fall  0.3160 0.0000                                                                           | 
|    i_0_0/i_60/A3                             OR3_X1        Fall  0.3160 0.0000 0.0180          0.895841                                                  | 
|    i_0_0/i_60/ZN                             OR3_X1        Fall  0.4080 0.0920 0.0170 0.578824 4.27641  4.85524           3       100                    | 
|    i_0_0/i_1/A1                              AND2_X1       Fall  0.4080 0.0000 0.0170          0.874832                                                  | 
|    i_0_0/i_1/ZN                              AND2_X1       Fall  0.4440 0.0360 0.0080 0.427921 3.3296   3.75752           2       100                    | 
|    i_0_0/p_0[2]                                            Fall  0.4440 0.0000                                                                           | 
|    subtractor/b[2]                                         Fall  0.4440 0.0000                                                                           | 
|    subtractor/genblk1_2_fulladder_f1/y                     Fall  0.4440 0.0000                                                                           | 
|    subtractor/genblk1_2_fulladder_f1/i_0_0/B XOR2_X1       Fall  0.4440 0.0000 0.0080          2.41145                                                   | 
|    subtractor/genblk1_2_fulladder_f1/i_0_0/Z XOR2_X1       Fall  0.5070 0.0630 0.0180 0.657917 5.8097   6.46762           3       100                    | 
|    subtractor/genblk1_2_fulladder_f1/sum                   Fall  0.5070 0.0000                                                                           | 
|    subtractor/genblk2_1_f3/x                               Fall  0.5070 0.0000                                                                           | 
|    subtractor/genblk2_1_f3/i_0_1/B2          OAI21_X1      Fall  0.5070 0.0000 0.0180          1.55833                                                   | 
|    subtractor/genblk2_1_f3/i_0_1/ZN          OAI21_X1      Rise  0.5440 0.0370 0.0200 0.340197 1.6642   2.0044            1       100                    | 
|    subtractor/genblk2_1_f3/i_0_0/A2          NAND2_X1      Rise  0.5440 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_1_f3/i_0_0/ZN          NAND2_X1      Fall  0.5710 0.0270 0.0150 1.03022  5.49384  6.52406           3       100                    | 
|    subtractor/genblk2_1_f3/cout                            Fall  0.5710 0.0000                                                                           | 
|    subtractor/genblk2_2_f3/cin                             Fall  0.5710 0.0000                                                                           | 
|    subtractor/genblk2_2_f3/i_0_1/B1          OAI21_X1      Fall  0.5710 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_2_f3/i_0_1/ZN          OAI21_X1      Rise  0.6010 0.0300 0.0200 0.275987 1.6642   1.94019           1       100                    | 
|    subtractor/genblk2_2_f3/i_0_0/A2          NAND2_X1      Rise  0.6010 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_2_f3/i_0_0/ZN          NAND2_X1      Fall  0.6280 0.0270 0.0150 0.884713 5.49384  6.37855           3       100                    | 
|    subtractor/genblk2_2_f3/cout                            Fall  0.6280 0.0000                                                                           | 
|    subtractor/genblk2_3_f3/cin                             Fall  0.6280 0.0000                                                                           | 
|    subtractor/genblk2_3_f3/i_0_1/B1          OAI21_X1      Fall  0.6280 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_3_f3/i_0_1/ZN          OAI21_X1      Rise  0.6580 0.0300 0.0190 0.157216 1.6642   1.82141           1       100                    | 
|    subtractor/genblk2_3_f3/i_0_0/A2          NAND2_X1      Rise  0.6580 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_3_f3/i_0_0/ZN          NAND2_X1      Fall  0.6840 0.0260 0.0140 0.492903 5.49384  5.98674           3       100                    | 
|    subtractor/genblk2_3_f3/cout                            Fall  0.6840 0.0000                                                                           | 
|    subtractor/genblk2_4_f3/cin                             Fall  0.6840 0.0000                                                                           | 
|    subtractor/genblk2_4_f3/i_0_1/B1          OAI21_X1      Fall  0.6840 0.0000 0.0140          1.45983                                                   | 
|    subtractor/genblk2_4_f3/i_0_1/ZN          OAI21_X1      Rise  0.7140 0.0300 0.0190 0.205906 1.6642   1.87011           1       100                    | 
|    subtractor/genblk2_4_f3/i_0_0/A2          NAND2_X1      Rise  0.7140 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_4_f3/i_0_0/ZN          NAND2_X1      Fall  0.7400 0.0260 0.0150 0.848593 5.49384  6.34243           3       100                    | 
|    subtractor/genblk2_4_f3/cout                            Fall  0.7400 0.0000                                                                           | 
|    subtractor/genblk2_5_f3/cin                             Fall  0.7400 0.0000                                                                           | 
|    subtractor/genblk2_5_f3/i_0_1/B1          OAI21_X1      Fall  0.7400 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_5_f3/i_0_1/ZN          OAI21_X1      Rise  0.7700 0.0300 0.0190 0.174943 1.6642   1.83914           1       100                    | 
|    subtractor/genblk2_5_f3/i_0_0/A2          NAND2_X1      Rise  0.7700 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_5_f3/i_0_0/ZN          NAND2_X1      Fall  0.7960 0.0260 0.0140 0.577083 5.49384  6.07092           3       100                    | 
|    subtractor/genblk2_5_f3/cout                            Fall  0.7960 0.0000                                                                           | 
|    subtractor/genblk2_6_f3/cin                             Fall  0.7960 0.0000                                                                           | 
|    subtractor/genblk2_6_f3/i_0_1/B1          OAI21_X1      Fall  0.7960 0.0000 0.0140          1.45983                                                   | 
|    subtractor/genblk2_6_f3/i_0_1/ZN          OAI21_X1      Rise  0.8260 0.0300 0.0190 0.251651 1.6642   1.91585           1       100                    | 
|    subtractor/genblk2_6_f3/i_0_0/A2          NAND2_X1      Rise  0.8260 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_6_f3/i_0_0/ZN          NAND2_X1      Fall  0.8520 0.0260 0.0150 0.71845  5.49384  6.21229           3       100                    | 
|    subtractor/genblk2_6_f3/cout                            Fall  0.8520 0.0000                                                                           | 
|    subtractor/genblk2_7_f3/cin                             Fall  0.8520 0.0000                                                                           | 
|    subtractor/genblk2_7_f3/i_0_1/B1          OAI21_X1      Fall  0.8520 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_7_f3/i_0_1/ZN          OAI21_X1      Rise  0.8830 0.0310 0.0210 0.504565 1.6642   2.16876           1       100                    | 
|    subtractor/genblk2_7_f3/i_0_0/A2          NAND2_X1      Rise  0.8830 0.0000 0.0210          1.6642                                                    | 
|    subtractor/genblk2_7_f3/i_0_0/ZN          NAND2_X1      Fall  0.9090 0.0260 0.0150 0.524364 5.49384  6.0182            3       100                    | 
|    subtractor/genblk2_7_f3/cout                            Fall  0.9090 0.0000                                                                           | 
|    subtractor/genblk2_8_f3/cin                             Fall  0.9090 0.0000                                                                           | 
|    subtractor/genblk2_8_f3/i_0_1/B1          OAI21_X1      Fall  0.9090 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_8_f3/i_0_1/ZN          OAI21_X1      Rise  0.9390 0.0300 0.0190 0.169043 1.6642   1.83324           1       100                    | 
|    subtractor/genblk2_8_f3/i_0_0/A2          NAND2_X1      Rise  0.9390 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_8_f3/i_0_0/ZN          NAND2_X1      Fall  0.9650 0.0260 0.0150 0.691041 5.49384  6.18488           3       100                    | 
|    subtractor/genblk2_8_f3/cout                            Fall  0.9650 0.0000                                                                           | 
|    subtractor/genblk2_9_f3/cin                             Fall  0.9650 0.0000                                                                           | 
|    subtractor/genblk2_9_f3/i_0_1/B1          OAI21_X1      Fall  0.9650 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_9_f3/i_0_1/ZN          OAI21_X1      Rise  0.9950 0.0300 0.0200 0.279884 1.6642   1.94408           1       100                    | 
|    subtractor/genblk2_9_f3/i_0_0/A2          NAND2_X1      Rise  0.9950 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_9_f3/i_0_0/ZN          NAND2_X1      Fall  1.0210 0.0260 0.0150 0.617367 5.49384  6.1112            3       100                    | 
|    subtractor/genblk2_9_f3/cout                            Fall  1.0210 0.0000                                                                           | 
|    subtractor/genblk2_10_f3/cin                            Fall  1.0210 0.0000                                                                           | 
|    subtractor/genblk2_10_f3/i_0_1/B1         OAI21_X1      Fall  1.0210 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_10_f3/i_0_1/ZN         OAI21_X1      Rise  1.0510 0.0300 0.0190 0.256645 1.6642   1.92084           1       100                    | 
|    subtractor/genblk2_10_f3/i_0_0/A2         NAND2_X1      Rise  1.0510 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_10_f3/i_0_0/ZN         NAND2_X1      Fall  1.0770 0.0260 0.0150 0.794255 5.49384  6.28809           3       100                    | 
|    subtractor/genblk2_10_f3/cout                           Fall  1.0770 0.0000                                                                           | 
|    subtractor/genblk2_11_f3/cin                            Fall  1.0770 0.0000                                                                           | 
|    subtractor/genblk2_11_f3/i_0_1/B1         OAI21_X1      Fall  1.0770 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_11_f3/i_0_1/ZN         OAI21_X1      Rise  1.1080 0.0310 0.0200 0.361395 1.6642   2.02559           1       100                    | 
|    subtractor/genblk2_11_f3/i_0_0/A2         NAND2_X1      Rise  1.1080 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_11_f3/i_0_0/ZN         NAND2_X1      Fall  1.1350 0.0270 0.0150 0.816396 5.49384  6.31023           3       100                    | 
|    subtractor/genblk2_11_f3/cout                           Fall  1.1350 0.0000                                                                           | 
|    subtractor/genblk2_12_f3/cin                            Fall  1.1350 0.0000                                                                           | 
|    subtractor/genblk2_12_f3/i_0_1/B1         OAI21_X1      Fall  1.1350 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_12_f3/i_0_1/ZN         OAI21_X1      Rise  1.1650 0.0300 0.0200 0.28111  1.6642   1.94531           1       100                    | 
|    subtractor/genblk2_12_f3/i_0_0/A2         NAND2_X1      Rise  1.1650 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_12_f3/i_0_0/ZN         NAND2_X1      Fall  1.1910 0.0260 0.0150 0.670261 5.49384  6.1641            3       100                    | 
|    subtractor/genblk2_12_f3/cout                           Fall  1.1910 0.0000                                                                           | 
|    subtractor/genblk2_13_f3/cin                            Fall  1.1910 0.0000                                                                           | 
|    subtractor/genblk2_13_f3/i_0_1/B1         OAI21_X1      Fall  1.1910 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_13_f3/i_0_1/ZN         OAI21_X1      Rise  1.2210 0.0300 0.0190 0.259037 1.6642   1.92324           1       100                    | 
|    subtractor/genblk2_13_f3/i_0_0/A2         NAND2_X1      Rise  1.2210 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_13_f3/i_0_0/ZN         NAND2_X1      Fall  1.2470 0.0260 0.0150 0.788949 5.49384  6.28279           3       100                    | 
|    subtractor/genblk2_13_f3/cout                           Fall  1.2470 0.0000                                                                           | 
|    subtractor/genblk2_14_f3/cin                            Fall  1.2470 0.0000                                                                           | 
|    subtractor/genblk2_14_f3/i_0_1/B1         OAI21_X1      Fall  1.2470 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_14_f3/i_0_1/ZN         OAI21_X1      Rise  1.2780 0.0310 0.0200 0.33218  1.6642   1.99638           1       100                    | 
|    subtractor/genblk2_14_f3/i_0_0/A2         NAND2_X1      Rise  1.2780 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_14_f3/i_0_0/ZN         NAND2_X1      Fall  1.3040 0.0260 0.0150 0.67696  5.49384  6.1708            3       100                    | 
|    subtractor/genblk2_14_f3/cout                           Fall  1.3040 0.0000                                                                           | 
|    subtractor/genblk2_15_f3/cin                            Fall  1.3040 0.0000                                                                           | 
|    subtractor/genblk2_15_f3/i_0_1/B1         OAI21_X1      Fall  1.3040 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_15_f3/i_0_1/ZN         OAI21_X1      Rise  1.3340 0.0300 0.0200 0.25928  1.6642   1.92348           1       100                    | 
|    subtractor/genblk2_15_f3/i_0_0/A2         NAND2_X1      Rise  1.3340 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_15_f3/i_0_0/ZN         NAND2_X1      Fall  1.3600 0.0260 0.0150 0.599032 5.49384  6.09287           3       100                    | 
|    subtractor/genblk2_15_f3/cout                           Fall  1.3600 0.0000                                                                           | 
|    subtractor/genblk2_16_f3/cin                            Fall  1.3600 0.0000                                                                           | 
|    subtractor/genblk2_16_f3/i_0_1/B1         OAI21_X1      Fall  1.3600 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_16_f3/i_0_1/ZN         OAI21_X1      Rise  1.3900 0.0300 0.0190 0.255721 1.6642   1.91992           1       100                    | 
|    subtractor/genblk2_16_f3/i_0_0/A2         NAND2_X1      Rise  1.3900 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_16_f3/i_0_0/ZN         NAND2_X1      Fall  1.4160 0.0260 0.0150 0.840724 5.49384  6.33456           3       100                    | 
|    subtractor/genblk2_16_f3/cout                           Fall  1.4160 0.0000                                                                           | 
|    subtractor/genblk2_17_f3/cin                            Fall  1.4160 0.0000                                                                           | 
|    subtractor/genblk2_17_f3/i_0_1/B1         OAI21_X1      Fall  1.4160 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_17_f3/i_0_1/ZN         OAI21_X1      Rise  1.4470 0.0310 0.0200 0.354313 1.6642   2.01851           1       100                    | 
|    subtractor/genblk2_17_f3/i_0_0/A2         NAND2_X1      Rise  1.4470 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_17_f3/i_0_0/ZN         NAND2_X1      Fall  1.4730 0.0260 0.0150 0.638687 5.49384  6.13252           3       100                    | 
|    subtractor/genblk2_17_f3/cout                           Fall  1.4730 0.0000                                                                           | 
|    subtractor/genblk2_18_f3/cin                            Fall  1.4730 0.0000                                                                           | 
|    subtractor/genblk2_18_f3/i_0_1/B1         OAI21_X1      Fall  1.4730 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_18_f3/i_0_1/ZN         OAI21_X1      Rise  1.5030 0.0300 0.0190 0.262199 1.6642   1.9264            1       100                    | 
|    subtractor/genblk2_18_f3/i_0_0/A2         NAND2_X1      Rise  1.5030 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_18_f3/i_0_0/ZN         NAND2_X1      Fall  1.5290 0.0260 0.0150 0.604617 5.49384  6.09845           3       100                    | 
|    subtractor/genblk2_18_f3/cout                           Fall  1.5290 0.0000                                                                           | 
|    subtractor/genblk2_19_f3/cin                            Fall  1.5290 0.0000                                                                           | 
|    subtractor/genblk2_19_f3/i_0_1/B1         OAI21_X1      Fall  1.5290 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_19_f3/i_0_1/ZN         OAI21_X1      Rise  1.5600 0.0310 0.0200 0.319685 1.6642   1.98388           1       100                    | 
|    subtractor/genblk2_19_f3/i_0_0/A2         NAND2_X1      Rise  1.5600 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_19_f3/i_0_0/ZN         NAND2_X1      Fall  1.5870 0.0270 0.0150 0.830675 5.49384  6.32451           3       100                    | 
|    subtractor/genblk2_19_f3/cout                           Fall  1.5870 0.0000                                                                           | 
|    subtractor/genblk2_20_f3/cin                            Fall  1.5870 0.0000                                                                           | 
|    subtractor/genblk2_20_f3/i_0_1/B1         OAI21_X1      Fall  1.5870 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_20_f3/i_0_1/ZN         OAI21_X1      Rise  1.6180 0.0310 0.0200 0.391407 1.6642   2.05561           1       100                    | 
|    subtractor/genblk2_20_f3/i_0_0/A2         NAND2_X1      Rise  1.6180 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_20_f3/i_0_0/ZN         NAND2_X1      Fall  1.6450 0.0270 0.0150 0.792716 5.49384  6.28655           3       100                    | 
|    subtractor/genblk2_20_f3/cout                           Fall  1.6450 0.0000                                                                           | 
|    subtractor/genblk2_21_f3/cin                            Fall  1.6450 0.0000                                                                           | 
|    subtractor/genblk2_21_f3/i_0_1/B1         OAI21_X1      Fall  1.6450 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_21_f3/i_0_1/ZN         OAI21_X1      Rise  1.6760 0.0310 0.0200 0.371783 1.6642   2.03598           1       100                    | 
|    subtractor/genblk2_21_f3/i_0_0/A2         NAND2_X1      Rise  1.6760 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_21_f3/i_0_0/ZN         NAND2_X1      Fall  1.7020 0.0260 0.0150 0.758619 5.49384  6.25246           3       100                    | 
|    subtractor/genblk2_21_f3/cout                           Fall  1.7020 0.0000                                                                           | 
|    subtractor/genblk2_22_f3/cin                            Fall  1.7020 0.0000                                                                           | 
|    subtractor/genblk2_22_f3/i_0_1/B1         OAI21_X1      Fall  1.7020 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_22_f3/i_0_1/ZN         OAI21_X1      Rise  1.7330 0.0310 0.0200 0.318703 1.6642   1.9829            1       100                    | 
|    subtractor/genblk2_22_f3/i_0_0/A2         NAND2_X1      Rise  1.7330 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_22_f3/i_0_0/ZN         NAND2_X1      Fall  1.7600 0.0270 0.0150 0.91387  5.49384  6.40771           3       100                    | 
|    subtractor/genblk2_22_f3/cout                           Fall  1.7600 0.0000                                                                           | 
|    subtractor/genblk2_23_f3/cin                            Fall  1.7600 0.0000                                                                           | 
|    subtractor/genblk2_23_f3/i_0_1/B1         OAI21_X1      Fall  1.7600 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_23_f3/i_0_1/ZN         OAI21_X1      Rise  1.7900 0.0300 0.0190 0.217759 1.6642   1.88196           1       100                    | 
|    subtractor/genblk2_23_f3/i_0_0/A2         NAND2_X1      Rise  1.7900 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_23_f3/i_0_0/ZN         NAND2_X1      Fall  1.8170 0.0270 0.0150 0.991968 5.49384  6.4858            3       100                    | 
|    subtractor/genblk2_23_f3/cout                           Fall  1.8170 0.0000                                                                           | 
|    subtractor/genblk2_24_f3/cin                            Fall  1.8170 0.0000                                                                           | 
|    subtractor/genblk2_24_f3/i_0_1/B1         OAI21_X1      Fall  1.8170 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_24_f3/i_0_1/ZN         OAI21_X1      Rise  1.8480 0.0310 0.0200 0.395681 1.6642   2.05988           1       100                    | 
|    subtractor/genblk2_24_f3/i_0_0/A2         NAND2_X1      Rise  1.8480 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_24_f3/i_0_0/ZN         NAND2_X1      Fall  1.8750 0.0270 0.0150 0.76524  5.49384  6.25908           3       100                    | 
|    subtractor/genblk2_24_f3/cout                           Fall  1.8750 0.0000                                                                           | 
|    subtractor/genblk2_25_f3/cin                            Fall  1.8750 0.0000                                                                           | 
|    subtractor/genblk2_25_f3/i_0_1/B1         OAI21_X1      Fall  1.8750 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_25_f3/i_0_1/ZN         OAI21_X1      Rise  1.9050 0.0300 0.0200 0.278117 1.6642   1.94232           1       100                    | 
|    subtractor/genblk2_25_f3/i_0_0/A2         NAND2_X1      Rise  1.9050 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_25_f3/i_0_0/ZN         NAND2_X1      Fall  1.9310 0.0260 0.0150 0.583389 5.49384  6.07723           3       100                    | 
|    subtractor/genblk2_25_f3/cout                           Fall  1.9310 0.0000                                                                           | 
|    subtractor/genblk2_26_f3/cin                            Fall  1.9310 0.0000                                                                           | 
|    subtractor/genblk2_26_f3/i_0_1/B1         OAI21_X1      Fall  1.9310 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_26_f3/i_0_1/ZN         OAI21_X1      Rise  1.9620 0.0310 0.0200 0.33738  1.6642   2.00158           1       100                    | 
|    subtractor/genblk2_26_f3/i_0_0/A2         NAND2_X1      Rise  1.9620 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_26_f3/i_0_0/ZN         NAND2_X1      Fall  1.9880 0.0260 0.0150 0.755185 5.49384  6.24902           3       100                    | 
|    subtractor/genblk2_26_f3/cout                           Fall  1.9880 0.0000                                                                           | 
|    subtractor/genblk2_27_f3/cin                            Fall  1.9880 0.0000                                                                           | 
|    subtractor/genblk2_27_f3/i_0_1/B1         OAI21_X1      Fall  1.9880 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_27_f3/i_0_1/ZN         OAI21_X1      Rise  2.0180 0.0300 0.0200 0.275061 1.6642   1.93926           1       100                    | 
|    subtractor/genblk2_27_f3/i_0_0/A2         NAND2_X1      Rise  2.0180 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_27_f3/i_0_0/ZN         NAND2_X1      Fall  2.0450 0.0270 0.0150 0.855513 5.49384  6.34935           3       100                    | 
|    subtractor/genblk2_27_f3/cout                           Fall  2.0450 0.0000                                                                           | 
|    subtractor/genblk2_28_f3/cin                            Fall  2.0450 0.0000                                                                           | 
|    subtractor/genblk2_28_f3/i_0_1/B1         OAI21_X1      Fall  2.0450 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_28_f3/i_0_1/ZN         OAI21_X1      Rise  2.0750 0.0300 0.0200 0.300302 1.6642   1.9645            1       100                    | 
|    subtractor/genblk2_28_f3/i_0_0/A2         NAND2_X1      Rise  2.0750 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_28_f3/i_0_0/ZN         NAND2_X1      Fall  2.1020 0.0270 0.0150 0.813214 5.49384  6.30705           3       100                    | 
|    subtractor/genblk2_28_f3/cout                           Fall  2.1020 0.0000                                                                           | 
|    subtractor/genblk2_29_f3/cin                            Fall  2.1020 0.0000                                                                           | 
|    subtractor/genblk2_29_f3/i_0_1/B1         OAI21_X1      Fall  2.1020 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_29_f3/i_0_1/ZN         OAI21_X1      Rise  2.1330 0.0310 0.0200 0.39517  1.6642   2.05937           1       100                    | 
|    subtractor/genblk2_29_f3/i_0_0/A2         NAND2_X1      Rise  2.1330 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_29_f3/i_0_0/ZN         NAND2_X1      Fall  2.1520 0.0190 0.0090 0.171431 2.57361  2.74504           1       100                    | 
|    subtractor/genblk2_29_f3/cout                           Fall  2.1520 0.0000                                                                           | 
|    subtractor/genblk2_30_f3/cin                            Fall  2.1520 0.0000                                                                           | 
|    subtractor/genblk2_30_f3/i_0_0/B          XNOR2_X1      Fall  2.1520 0.0000 0.0090          2.36817                                                   | 
|    subtractor/genblk2_30_f3/i_0_0/ZN         XNOR2_X1      Fall  2.1920 0.0400 0.0120 0.364522 2.23275  2.59728           1       100                    | 
|    subtractor/genblk2_30_f3/i_0_1/A          XNOR2_X1      Fall  2.1920 0.0000 0.0120          2.12585                                                   | 
|    subtractor/genblk2_30_f3/i_0_1/ZN         XNOR2_X1      Fall  2.2310 0.0390 0.0110 0.295266 1.62303  1.9183            1       100                    | 
|    subtractor/genblk2_30_f3/sum                            Fall  2.2310 0.0000                                                                           | 
|    subtractor/sum[31]                                      Fall  2.2310 0.0000                                                                           | 
|    i_0_1_78/B2                               AOI22_X1      Fall  2.2310 0.0000 0.0110          1.52031                                                   | 
|    i_0_1_78/ZN                               AOI22_X1      Rise  2.2890 0.0580 0.0380 0.601754 3.36443  3.96618           2       100                    | 
|    i_0_1_75/A2                               NAND2_X1      Rise  2.2890 0.0000 0.0380          1.6642                                                    | 
|    i_0_1_75/ZN                               NAND2_X1      Fall  2.3060 0.0170 0.0100 0.253296 1.14029  1.39359           1       100                    | 
|    A_reg[30]/D                               DFF_X1        Fall  2.3060 0.0000 0.0100          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[30]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_9/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_9/Z        CLKBUF_X3     Rise  0.1910 0.0690 0.0450 26.5487  27.4061  53.9548           32      100      F    K        | 
|    A_reg[30]/CK             DFF_X1        Rise  0.1920 0.0010 0.0450          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1920 4.1920 | 
| library setup check                      | -0.0260 4.1660 | 
| data required time                       |  4.1660        | 
|                                          |                | 
| data required time                       |  4.1660        | 
| data arrival time                        | -2.3060        | 
| pessimism                                |  0.0040        | 
|                                          |                | 
| slack                                    |  1.8640        | 
-------------------------------------------------------------


 Timing Path to A_reg[29]/D 
  
 Path Start Point : f8_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : A_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                     Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                                    Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A                  CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z                  CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                                    Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A                       CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z                       CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_f8_reg/CK                        CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_f8_reg/GCK                       CLKGATETST_X8 Rise  0.1250 0.0280 0.0060 1.30901  1.42116  2.73017           1       100      FA   K        | 
|    CTS_L4_c_tid1_8/A                         CLKBUF_X3     Rise  0.1250 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid1_8/Z                         CLKBUF_X3     Rise  0.2020 0.0770 0.0520 32.9477  30.3889  63.3366           32      100      F    K        | 
| Data Path:                                                                                                                                               | 
|    f8_reg[0]/CK                              DFF_X1        Rise  0.2040 0.0020 0.0520          0.949653                                    F             | 
|    f8_reg[0]/Q                               DFF_X1        Fall  0.3160 0.1120 0.0180 2.20989  11.5641  13.774            7       100      F             | 
|    i_0_0/f8[0]                                             Fall  0.3160 0.0000                                                                           | 
|    i_0_0/i_60/A3                             OR3_X1        Fall  0.3160 0.0000 0.0180          0.895841                                                  | 
|    i_0_0/i_60/ZN                             OR3_X1        Fall  0.4080 0.0920 0.0170 0.578824 4.27641  4.85524           3       100                    | 
|    i_0_0/i_1/A1                              AND2_X1       Fall  0.4080 0.0000 0.0170          0.874832                                                  | 
|    i_0_0/i_1/ZN                              AND2_X1       Fall  0.4440 0.0360 0.0080 0.427921 3.3296   3.75752           2       100                    | 
|    i_0_0/p_0[2]                                            Fall  0.4440 0.0000                                                                           | 
|    subtractor/b[2]                                         Fall  0.4440 0.0000                                                                           | 
|    subtractor/genblk1_2_fulladder_f1/y                     Fall  0.4440 0.0000                                                                           | 
|    subtractor/genblk1_2_fulladder_f1/i_0_0/B XOR2_X1       Fall  0.4440 0.0000 0.0080          2.41145                                                   | 
|    subtractor/genblk1_2_fulladder_f1/i_0_0/Z XOR2_X1       Fall  0.5070 0.0630 0.0180 0.657917 5.8097   6.46762           3       100                    | 
|    subtractor/genblk1_2_fulladder_f1/sum                   Fall  0.5070 0.0000                                                                           | 
|    subtractor/genblk2_1_f3/x                               Fall  0.5070 0.0000                                                                           | 
|    subtractor/genblk2_1_f3/i_0_1/B2          OAI21_X1      Fall  0.5070 0.0000 0.0180          1.55833                                                   | 
|    subtractor/genblk2_1_f3/i_0_1/ZN          OAI21_X1      Rise  0.5440 0.0370 0.0200 0.340197 1.6642   2.0044            1       100                    | 
|    subtractor/genblk2_1_f3/i_0_0/A2          NAND2_X1      Rise  0.5440 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_1_f3/i_0_0/ZN          NAND2_X1      Fall  0.5710 0.0270 0.0150 1.03022  5.49384  6.52406           3       100                    | 
|    subtractor/genblk2_1_f3/cout                            Fall  0.5710 0.0000                                                                           | 
|    subtractor/genblk2_2_f3/cin                             Fall  0.5710 0.0000                                                                           | 
|    subtractor/genblk2_2_f3/i_0_1/B1          OAI21_X1      Fall  0.5710 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_2_f3/i_0_1/ZN          OAI21_X1      Rise  0.6010 0.0300 0.0200 0.275987 1.6642   1.94019           1       100                    | 
|    subtractor/genblk2_2_f3/i_0_0/A2          NAND2_X1      Rise  0.6010 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_2_f3/i_0_0/ZN          NAND2_X1      Fall  0.6280 0.0270 0.0150 0.884713 5.49384  6.37855           3       100                    | 
|    subtractor/genblk2_2_f3/cout                            Fall  0.6280 0.0000                                                                           | 
|    subtractor/genblk2_3_f3/cin                             Fall  0.6280 0.0000                                                                           | 
|    subtractor/genblk2_3_f3/i_0_1/B1          OAI21_X1      Fall  0.6280 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_3_f3/i_0_1/ZN          OAI21_X1      Rise  0.6580 0.0300 0.0190 0.157216 1.6642   1.82141           1       100                    | 
|    subtractor/genblk2_3_f3/i_0_0/A2          NAND2_X1      Rise  0.6580 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_3_f3/i_0_0/ZN          NAND2_X1      Fall  0.6840 0.0260 0.0140 0.492903 5.49384  5.98674           3       100                    | 
|    subtractor/genblk2_3_f3/cout                            Fall  0.6840 0.0000                                                                           | 
|    subtractor/genblk2_4_f3/cin                             Fall  0.6840 0.0000                                                                           | 
|    subtractor/genblk2_4_f3/i_0_1/B1          OAI21_X1      Fall  0.6840 0.0000 0.0140          1.45983                                                   | 
|    subtractor/genblk2_4_f3/i_0_1/ZN          OAI21_X1      Rise  0.7140 0.0300 0.0190 0.205906 1.6642   1.87011           1       100                    | 
|    subtractor/genblk2_4_f3/i_0_0/A2          NAND2_X1      Rise  0.7140 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_4_f3/i_0_0/ZN          NAND2_X1      Fall  0.7400 0.0260 0.0150 0.848593 5.49384  6.34243           3       100                    | 
|    subtractor/genblk2_4_f3/cout                            Fall  0.7400 0.0000                                                                           | 
|    subtractor/genblk2_5_f3/cin                             Fall  0.7400 0.0000                                                                           | 
|    subtractor/genblk2_5_f3/i_0_1/B1          OAI21_X1      Fall  0.7400 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_5_f3/i_0_1/ZN          OAI21_X1      Rise  0.7700 0.0300 0.0190 0.174943 1.6642   1.83914           1       100                    | 
|    subtractor/genblk2_5_f3/i_0_0/A2          NAND2_X1      Rise  0.7700 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_5_f3/i_0_0/ZN          NAND2_X1      Fall  0.7960 0.0260 0.0140 0.577083 5.49384  6.07092           3       100                    | 
|    subtractor/genblk2_5_f3/cout                            Fall  0.7960 0.0000                                                                           | 
|    subtractor/genblk2_6_f3/cin                             Fall  0.7960 0.0000                                                                           | 
|    subtractor/genblk2_6_f3/i_0_1/B1          OAI21_X1      Fall  0.7960 0.0000 0.0140          1.45983                                                   | 
|    subtractor/genblk2_6_f3/i_0_1/ZN          OAI21_X1      Rise  0.8260 0.0300 0.0190 0.251651 1.6642   1.91585           1       100                    | 
|    subtractor/genblk2_6_f3/i_0_0/A2          NAND2_X1      Rise  0.8260 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_6_f3/i_0_0/ZN          NAND2_X1      Fall  0.8520 0.0260 0.0150 0.71845  5.49384  6.21229           3       100                    | 
|    subtractor/genblk2_6_f3/cout                            Fall  0.8520 0.0000                                                                           | 
|    subtractor/genblk2_7_f3/cin                             Fall  0.8520 0.0000                                                                           | 
|    subtractor/genblk2_7_f3/i_0_1/B1          OAI21_X1      Fall  0.8520 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_7_f3/i_0_1/ZN          OAI21_X1      Rise  0.8830 0.0310 0.0210 0.504565 1.6642   2.16876           1       100                    | 
|    subtractor/genblk2_7_f3/i_0_0/A2          NAND2_X1      Rise  0.8830 0.0000 0.0210          1.6642                                                    | 
|    subtractor/genblk2_7_f3/i_0_0/ZN          NAND2_X1      Fall  0.9090 0.0260 0.0150 0.524364 5.49384  6.0182            3       100                    | 
|    subtractor/genblk2_7_f3/cout                            Fall  0.9090 0.0000                                                                           | 
|    subtractor/genblk2_8_f3/cin                             Fall  0.9090 0.0000                                                                           | 
|    subtractor/genblk2_8_f3/i_0_1/B1          OAI21_X1      Fall  0.9090 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_8_f3/i_0_1/ZN          OAI21_X1      Rise  0.9390 0.0300 0.0190 0.169043 1.6642   1.83324           1       100                    | 
|    subtractor/genblk2_8_f3/i_0_0/A2          NAND2_X1      Rise  0.9390 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_8_f3/i_0_0/ZN          NAND2_X1      Fall  0.9650 0.0260 0.0150 0.691041 5.49384  6.18488           3       100                    | 
|    subtractor/genblk2_8_f3/cout                            Fall  0.9650 0.0000                                                                           | 
|    subtractor/genblk2_9_f3/cin                             Fall  0.9650 0.0000                                                                           | 
|    subtractor/genblk2_9_f3/i_0_1/B1          OAI21_X1      Fall  0.9650 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_9_f3/i_0_1/ZN          OAI21_X1      Rise  0.9950 0.0300 0.0200 0.279884 1.6642   1.94408           1       100                    | 
|    subtractor/genblk2_9_f3/i_0_0/A2          NAND2_X1      Rise  0.9950 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_9_f3/i_0_0/ZN          NAND2_X1      Fall  1.0210 0.0260 0.0150 0.617367 5.49384  6.1112            3       100                    | 
|    subtractor/genblk2_9_f3/cout                            Fall  1.0210 0.0000                                                                           | 
|    subtractor/genblk2_10_f3/cin                            Fall  1.0210 0.0000                                                                           | 
|    subtractor/genblk2_10_f3/i_0_1/B1         OAI21_X1      Fall  1.0210 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_10_f3/i_0_1/ZN         OAI21_X1      Rise  1.0510 0.0300 0.0190 0.256645 1.6642   1.92084           1       100                    | 
|    subtractor/genblk2_10_f3/i_0_0/A2         NAND2_X1      Rise  1.0510 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_10_f3/i_0_0/ZN         NAND2_X1      Fall  1.0770 0.0260 0.0150 0.794255 5.49384  6.28809           3       100                    | 
|    subtractor/genblk2_10_f3/cout                           Fall  1.0770 0.0000                                                                           | 
|    subtractor/genblk2_11_f3/cin                            Fall  1.0770 0.0000                                                                           | 
|    subtractor/genblk2_11_f3/i_0_1/B1         OAI21_X1      Fall  1.0770 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_11_f3/i_0_1/ZN         OAI21_X1      Rise  1.1080 0.0310 0.0200 0.361395 1.6642   2.02559           1       100                    | 
|    subtractor/genblk2_11_f3/i_0_0/A2         NAND2_X1      Rise  1.1080 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_11_f3/i_0_0/ZN         NAND2_X1      Fall  1.1350 0.0270 0.0150 0.816396 5.49384  6.31023           3       100                    | 
|    subtractor/genblk2_11_f3/cout                           Fall  1.1350 0.0000                                                                           | 
|    subtractor/genblk2_12_f3/cin                            Fall  1.1350 0.0000                                                                           | 
|    subtractor/genblk2_12_f3/i_0_1/B1         OAI21_X1      Fall  1.1350 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_12_f3/i_0_1/ZN         OAI21_X1      Rise  1.1650 0.0300 0.0200 0.28111  1.6642   1.94531           1       100                    | 
|    subtractor/genblk2_12_f3/i_0_0/A2         NAND2_X1      Rise  1.1650 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_12_f3/i_0_0/ZN         NAND2_X1      Fall  1.1910 0.0260 0.0150 0.670261 5.49384  6.1641            3       100                    | 
|    subtractor/genblk2_12_f3/cout                           Fall  1.1910 0.0000                                                                           | 
|    subtractor/genblk2_13_f3/cin                            Fall  1.1910 0.0000                                                                           | 
|    subtractor/genblk2_13_f3/i_0_1/B1         OAI21_X1      Fall  1.1910 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_13_f3/i_0_1/ZN         OAI21_X1      Rise  1.2210 0.0300 0.0190 0.259037 1.6642   1.92324           1       100                    | 
|    subtractor/genblk2_13_f3/i_0_0/A2         NAND2_X1      Rise  1.2210 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_13_f3/i_0_0/ZN         NAND2_X1      Fall  1.2470 0.0260 0.0150 0.788949 5.49384  6.28279           3       100                    | 
|    subtractor/genblk2_13_f3/cout                           Fall  1.2470 0.0000                                                                           | 
|    subtractor/genblk2_14_f3/cin                            Fall  1.2470 0.0000                                                                           | 
|    subtractor/genblk2_14_f3/i_0_1/B1         OAI21_X1      Fall  1.2470 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_14_f3/i_0_1/ZN         OAI21_X1      Rise  1.2780 0.0310 0.0200 0.33218  1.6642   1.99638           1       100                    | 
|    subtractor/genblk2_14_f3/i_0_0/A2         NAND2_X1      Rise  1.2780 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_14_f3/i_0_0/ZN         NAND2_X1      Fall  1.3040 0.0260 0.0150 0.67696  5.49384  6.1708            3       100                    | 
|    subtractor/genblk2_14_f3/cout                           Fall  1.3040 0.0000                                                                           | 
|    subtractor/genblk2_15_f3/cin                            Fall  1.3040 0.0000                                                                           | 
|    subtractor/genblk2_15_f3/i_0_1/B1         OAI21_X1      Fall  1.3040 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_15_f3/i_0_1/ZN         OAI21_X1      Rise  1.3340 0.0300 0.0200 0.25928  1.6642   1.92348           1       100                    | 
|    subtractor/genblk2_15_f3/i_0_0/A2         NAND2_X1      Rise  1.3340 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_15_f3/i_0_0/ZN         NAND2_X1      Fall  1.3600 0.0260 0.0150 0.599032 5.49384  6.09287           3       100                    | 
|    subtractor/genblk2_15_f3/cout                           Fall  1.3600 0.0000                                                                           | 
|    subtractor/genblk2_16_f3/cin                            Fall  1.3600 0.0000                                                                           | 
|    subtractor/genblk2_16_f3/i_0_1/B1         OAI21_X1      Fall  1.3600 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_16_f3/i_0_1/ZN         OAI21_X1      Rise  1.3900 0.0300 0.0190 0.255721 1.6642   1.91992           1       100                    | 
|    subtractor/genblk2_16_f3/i_0_0/A2         NAND2_X1      Rise  1.3900 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_16_f3/i_0_0/ZN         NAND2_X1      Fall  1.4160 0.0260 0.0150 0.840724 5.49384  6.33456           3       100                    | 
|    subtractor/genblk2_16_f3/cout                           Fall  1.4160 0.0000                                                                           | 
|    subtractor/genblk2_17_f3/cin                            Fall  1.4160 0.0000                                                                           | 
|    subtractor/genblk2_17_f3/i_0_1/B1         OAI21_X1      Fall  1.4160 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_17_f3/i_0_1/ZN         OAI21_X1      Rise  1.4470 0.0310 0.0200 0.354313 1.6642   2.01851           1       100                    | 
|    subtractor/genblk2_17_f3/i_0_0/A2         NAND2_X1      Rise  1.4470 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_17_f3/i_0_0/ZN         NAND2_X1      Fall  1.4730 0.0260 0.0150 0.638687 5.49384  6.13252           3       100                    | 
|    subtractor/genblk2_17_f3/cout                           Fall  1.4730 0.0000                                                                           | 
|    subtractor/genblk2_18_f3/cin                            Fall  1.4730 0.0000                                                                           | 
|    subtractor/genblk2_18_f3/i_0_1/B1         OAI21_X1      Fall  1.4730 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_18_f3/i_0_1/ZN         OAI21_X1      Rise  1.5030 0.0300 0.0190 0.262199 1.6642   1.9264            1       100                    | 
|    subtractor/genblk2_18_f3/i_0_0/A2         NAND2_X1      Rise  1.5030 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_18_f3/i_0_0/ZN         NAND2_X1      Fall  1.5290 0.0260 0.0150 0.604617 5.49384  6.09845           3       100                    | 
|    subtractor/genblk2_18_f3/cout                           Fall  1.5290 0.0000                                                                           | 
|    subtractor/genblk2_19_f3/cin                            Fall  1.5290 0.0000                                                                           | 
|    subtractor/genblk2_19_f3/i_0_1/B1         OAI21_X1      Fall  1.5290 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_19_f3/i_0_1/ZN         OAI21_X1      Rise  1.5600 0.0310 0.0200 0.319685 1.6642   1.98388           1       100                    | 
|    subtractor/genblk2_19_f3/i_0_0/A2         NAND2_X1      Rise  1.5600 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_19_f3/i_0_0/ZN         NAND2_X1      Fall  1.5870 0.0270 0.0150 0.830675 5.49384  6.32451           3       100                    | 
|    subtractor/genblk2_19_f3/cout                           Fall  1.5870 0.0000                                                                           | 
|    subtractor/genblk2_20_f3/cin                            Fall  1.5870 0.0000                                                                           | 
|    subtractor/genblk2_20_f3/i_0_1/B1         OAI21_X1      Fall  1.5870 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_20_f3/i_0_1/ZN         OAI21_X1      Rise  1.6180 0.0310 0.0200 0.391407 1.6642   2.05561           1       100                    | 
|    subtractor/genblk2_20_f3/i_0_0/A2         NAND2_X1      Rise  1.6180 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_20_f3/i_0_0/ZN         NAND2_X1      Fall  1.6450 0.0270 0.0150 0.792716 5.49384  6.28655           3       100                    | 
|    subtractor/genblk2_20_f3/cout                           Fall  1.6450 0.0000                                                                           | 
|    subtractor/genblk2_21_f3/cin                            Fall  1.6450 0.0000                                                                           | 
|    subtractor/genblk2_21_f3/i_0_1/B1         OAI21_X1      Fall  1.6450 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_21_f3/i_0_1/ZN         OAI21_X1      Rise  1.6760 0.0310 0.0200 0.371783 1.6642   2.03598           1       100                    | 
|    subtractor/genblk2_21_f3/i_0_0/A2         NAND2_X1      Rise  1.6760 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_21_f3/i_0_0/ZN         NAND2_X1      Fall  1.7020 0.0260 0.0150 0.758619 5.49384  6.25246           3       100                    | 
|    subtractor/genblk2_21_f3/cout                           Fall  1.7020 0.0000                                                                           | 
|    subtractor/genblk2_22_f3/cin                            Fall  1.7020 0.0000                                                                           | 
|    subtractor/genblk2_22_f3/i_0_1/B1         OAI21_X1      Fall  1.7020 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_22_f3/i_0_1/ZN         OAI21_X1      Rise  1.7330 0.0310 0.0200 0.318703 1.6642   1.9829            1       100                    | 
|    subtractor/genblk2_22_f3/i_0_0/A2         NAND2_X1      Rise  1.7330 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_22_f3/i_0_0/ZN         NAND2_X1      Fall  1.7600 0.0270 0.0150 0.91387  5.49384  6.40771           3       100                    | 
|    subtractor/genblk2_22_f3/cout                           Fall  1.7600 0.0000                                                                           | 
|    subtractor/genblk2_23_f3/cin                            Fall  1.7600 0.0000                                                                           | 
|    subtractor/genblk2_23_f3/i_0_1/B1         OAI21_X1      Fall  1.7600 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_23_f3/i_0_1/ZN         OAI21_X1      Rise  1.7900 0.0300 0.0190 0.217759 1.6642   1.88196           1       100                    | 
|    subtractor/genblk2_23_f3/i_0_0/A2         NAND2_X1      Rise  1.7900 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_23_f3/i_0_0/ZN         NAND2_X1      Fall  1.8170 0.0270 0.0150 0.991968 5.49384  6.4858            3       100                    | 
|    subtractor/genblk2_23_f3/cout                           Fall  1.8170 0.0000                                                                           | 
|    subtractor/genblk2_24_f3/cin                            Fall  1.8170 0.0000                                                                           | 
|    subtractor/genblk2_24_f3/i_0_1/B1         OAI21_X1      Fall  1.8170 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_24_f3/i_0_1/ZN         OAI21_X1      Rise  1.8480 0.0310 0.0200 0.395681 1.6642   2.05988           1       100                    | 
|    subtractor/genblk2_24_f3/i_0_0/A2         NAND2_X1      Rise  1.8480 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_24_f3/i_0_0/ZN         NAND2_X1      Fall  1.8750 0.0270 0.0150 0.76524  5.49384  6.25908           3       100                    | 
|    subtractor/genblk2_24_f3/cout                           Fall  1.8750 0.0000                                                                           | 
|    subtractor/genblk2_25_f3/cin                            Fall  1.8750 0.0000                                                                           | 
|    subtractor/genblk2_25_f3/i_0_1/B1         OAI21_X1      Fall  1.8750 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_25_f3/i_0_1/ZN         OAI21_X1      Rise  1.9050 0.0300 0.0200 0.278117 1.6642   1.94232           1       100                    | 
|    subtractor/genblk2_25_f3/i_0_0/A2         NAND2_X1      Rise  1.9050 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_25_f3/i_0_0/ZN         NAND2_X1      Fall  1.9310 0.0260 0.0150 0.583389 5.49384  6.07723           3       100                    | 
|    subtractor/genblk2_25_f3/cout                           Fall  1.9310 0.0000                                                                           | 
|    subtractor/genblk2_26_f3/cin                            Fall  1.9310 0.0000                                                                           | 
|    subtractor/genblk2_26_f3/i_0_1/B1         OAI21_X1      Fall  1.9310 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_26_f3/i_0_1/ZN         OAI21_X1      Rise  1.9620 0.0310 0.0200 0.33738  1.6642   2.00158           1       100                    | 
|    subtractor/genblk2_26_f3/i_0_0/A2         NAND2_X1      Rise  1.9620 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_26_f3/i_0_0/ZN         NAND2_X1      Fall  1.9880 0.0260 0.0150 0.755185 5.49384  6.24902           3       100                    | 
|    subtractor/genblk2_26_f3/cout                           Fall  1.9880 0.0000                                                                           | 
|    subtractor/genblk2_27_f3/cin                            Fall  1.9880 0.0000                                                                           | 
|    subtractor/genblk2_27_f3/i_0_1/B1         OAI21_X1      Fall  1.9880 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_27_f3/i_0_1/ZN         OAI21_X1      Rise  2.0180 0.0300 0.0200 0.275061 1.6642   1.93926           1       100                    | 
|    subtractor/genblk2_27_f3/i_0_0/A2         NAND2_X1      Rise  2.0180 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_27_f3/i_0_0/ZN         NAND2_X1      Fall  2.0450 0.0270 0.0150 0.855513 5.49384  6.34935           3       100                    | 
|    subtractor/genblk2_27_f3/cout                           Fall  2.0450 0.0000                                                                           | 
|    subtractor/genblk2_28_f3/cin                            Fall  2.0450 0.0000                                                                           | 
|    subtractor/genblk2_28_f3/i_0_1/B1         OAI21_X1      Fall  2.0450 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_28_f3/i_0_1/ZN         OAI21_X1      Rise  2.0750 0.0300 0.0200 0.300302 1.6642   1.9645            1       100                    | 
|    subtractor/genblk2_28_f3/i_0_0/A2         NAND2_X1      Rise  2.0750 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_28_f3/i_0_0/ZN         NAND2_X1      Fall  2.1020 0.0270 0.0150 0.813214 5.49384  6.30705           3       100                    | 
|    subtractor/genblk2_28_f3/cout                           Fall  2.1020 0.0000                                                                           | 
|    subtractor/genblk2_29_f3/cin                            Fall  2.1020 0.0000                                                                           | 
|    subtractor/genblk2_29_f3/i_0_3/A          XNOR2_X1      Fall  2.1020 0.0000 0.0150          2.12585                                                   | 
|    subtractor/genblk2_29_f3/i_0_3/ZN         XNOR2_X1      Fall  2.1450 0.0430 0.0180 0.317165 2.57361  2.89077           1       100                    | 
|    subtractor/genblk2_29_f3/i_0_2/B          XNOR2_X1      Fall  2.1450 0.0000 0.0180          2.36817                                                   | 
|    subtractor/genblk2_29_f3/i_0_2/ZN         XNOR2_X1      Fall  2.1890 0.0440 0.0120 0.593759 1.57913  2.17289           1       100                    | 
|    subtractor/genblk2_29_f3/sum                            Fall  2.1890 0.0000                                                                           | 
|    subtractor/sum[30]                                      Fall  2.1890 0.0000                                                                           | 
|    i_0_1_74/B1                               AOI222_X1     Fall  2.1890 0.0000 0.0120          1.47422                                                   | 
|    i_0_1_74/ZN                               AOI222_X1     Rise  2.2690 0.0800 0.0520 0.409097 1.70023  2.10933           1       100                    | 
|    i_0_1_73/A                                INV_X1        Rise  2.2690 0.0000 0.0520          1.70023                                                   | 
|    i_0_1_73/ZN                               INV_X1        Fall  2.2780 0.0090 0.0120 0.28013  1.14029  1.42042           1       100                    | 
|    A_reg[29]/D                               DFF_X1        Fall  2.2780 0.0000 0.0120          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[29]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_9/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_9/Z        CLKBUF_X3     Rise  0.1910 0.0690 0.0450 26.5487  27.4061  53.9548           32      100      F    K        | 
|    A_reg[29]/CK             DFF_X1        Rise  0.1930 0.0020 0.0450          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1930 4.1930 | 
| library setup check                      | -0.0270 4.1660 | 
| data required time                       |  4.1660        | 
|                                          |                | 
| data required time                       |  4.1660        | 
| data arrival time                        | -2.2780        | 
| pessimism                                |  0.0040        | 
|                                          |                | 
| slack                                    |  1.8920        | 
-------------------------------------------------------------


 Timing Path to A_reg[28]/D 
  
 Path Start Point : f8_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : A_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                     Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                                    Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A                  CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z                  CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                                    Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A                       CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z                       CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_f8_reg/CK                        CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_f8_reg/GCK                       CLKGATETST_X8 Rise  0.1250 0.0280 0.0060 1.30901  1.42116  2.73017           1       100      FA   K        | 
|    CTS_L4_c_tid1_8/A                         CLKBUF_X3     Rise  0.1250 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid1_8/Z                         CLKBUF_X3     Rise  0.2020 0.0770 0.0520 32.9477  30.3889  63.3366           32      100      F    K        | 
| Data Path:                                                                                                                                               | 
|    f8_reg[0]/CK                              DFF_X1        Rise  0.2040 0.0020 0.0520          0.949653                                    F             | 
|    f8_reg[0]/Q                               DFF_X1        Fall  0.3160 0.1120 0.0180 2.20989  11.5641  13.774            7       100      F             | 
|    i_0_0/f8[0]                                             Fall  0.3160 0.0000                                                                           | 
|    i_0_0/i_60/A3                             OR3_X1        Fall  0.3160 0.0000 0.0180          0.895841                                                  | 
|    i_0_0/i_60/ZN                             OR3_X1        Fall  0.4080 0.0920 0.0170 0.578824 4.27641  4.85524           3       100                    | 
|    i_0_0/i_1/A1                              AND2_X1       Fall  0.4080 0.0000 0.0170          0.874832                                                  | 
|    i_0_0/i_1/ZN                              AND2_X1       Fall  0.4440 0.0360 0.0080 0.427921 3.3296   3.75752           2       100                    | 
|    i_0_0/p_0[2]                                            Fall  0.4440 0.0000                                                                           | 
|    subtractor/b[2]                                         Fall  0.4440 0.0000                                                                           | 
|    subtractor/genblk1_2_fulladder_f1/y                     Fall  0.4440 0.0000                                                                           | 
|    subtractor/genblk1_2_fulladder_f1/i_0_0/B XOR2_X1       Fall  0.4440 0.0000 0.0080          2.41145                                                   | 
|    subtractor/genblk1_2_fulladder_f1/i_0_0/Z XOR2_X1       Fall  0.5070 0.0630 0.0180 0.657917 5.8097   6.46762           3       100                    | 
|    subtractor/genblk1_2_fulladder_f1/sum                   Fall  0.5070 0.0000                                                                           | 
|    subtractor/genblk2_1_f3/x                               Fall  0.5070 0.0000                                                                           | 
|    subtractor/genblk2_1_f3/i_0_1/B2          OAI21_X1      Fall  0.5070 0.0000 0.0180          1.55833                                                   | 
|    subtractor/genblk2_1_f3/i_0_1/ZN          OAI21_X1      Rise  0.5440 0.0370 0.0200 0.340197 1.6642   2.0044            1       100                    | 
|    subtractor/genblk2_1_f3/i_0_0/A2          NAND2_X1      Rise  0.5440 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_1_f3/i_0_0/ZN          NAND2_X1      Fall  0.5710 0.0270 0.0150 1.03022  5.49384  6.52406           3       100                    | 
|    subtractor/genblk2_1_f3/cout                            Fall  0.5710 0.0000                                                                           | 
|    subtractor/genblk2_2_f3/cin                             Fall  0.5710 0.0000                                                                           | 
|    subtractor/genblk2_2_f3/i_0_1/B1          OAI21_X1      Fall  0.5710 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_2_f3/i_0_1/ZN          OAI21_X1      Rise  0.6010 0.0300 0.0200 0.275987 1.6642   1.94019           1       100                    | 
|    subtractor/genblk2_2_f3/i_0_0/A2          NAND2_X1      Rise  0.6010 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_2_f3/i_0_0/ZN          NAND2_X1      Fall  0.6280 0.0270 0.0150 0.884713 5.49384  6.37855           3       100                    | 
|    subtractor/genblk2_2_f3/cout                            Fall  0.6280 0.0000                                                                           | 
|    subtractor/genblk2_3_f3/cin                             Fall  0.6280 0.0000                                                                           | 
|    subtractor/genblk2_3_f3/i_0_1/B1          OAI21_X1      Fall  0.6280 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_3_f3/i_0_1/ZN          OAI21_X1      Rise  0.6580 0.0300 0.0190 0.157216 1.6642   1.82141           1       100                    | 
|    subtractor/genblk2_3_f3/i_0_0/A2          NAND2_X1      Rise  0.6580 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_3_f3/i_0_0/ZN          NAND2_X1      Fall  0.6840 0.0260 0.0140 0.492903 5.49384  5.98674           3       100                    | 
|    subtractor/genblk2_3_f3/cout                            Fall  0.6840 0.0000                                                                           | 
|    subtractor/genblk2_4_f3/cin                             Fall  0.6840 0.0000                                                                           | 
|    subtractor/genblk2_4_f3/i_0_1/B1          OAI21_X1      Fall  0.6840 0.0000 0.0140          1.45983                                                   | 
|    subtractor/genblk2_4_f3/i_0_1/ZN          OAI21_X1      Rise  0.7140 0.0300 0.0190 0.205906 1.6642   1.87011           1       100                    | 
|    subtractor/genblk2_4_f3/i_0_0/A2          NAND2_X1      Rise  0.7140 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_4_f3/i_0_0/ZN          NAND2_X1      Fall  0.7400 0.0260 0.0150 0.848593 5.49384  6.34243           3       100                    | 
|    subtractor/genblk2_4_f3/cout                            Fall  0.7400 0.0000                                                                           | 
|    subtractor/genblk2_5_f3/cin                             Fall  0.7400 0.0000                                                                           | 
|    subtractor/genblk2_5_f3/i_0_1/B1          OAI21_X1      Fall  0.7400 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_5_f3/i_0_1/ZN          OAI21_X1      Rise  0.7700 0.0300 0.0190 0.174943 1.6642   1.83914           1       100                    | 
|    subtractor/genblk2_5_f3/i_0_0/A2          NAND2_X1      Rise  0.7700 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_5_f3/i_0_0/ZN          NAND2_X1      Fall  0.7960 0.0260 0.0140 0.577083 5.49384  6.07092           3       100                    | 
|    subtractor/genblk2_5_f3/cout                            Fall  0.7960 0.0000                                                                           | 
|    subtractor/genblk2_6_f3/cin                             Fall  0.7960 0.0000                                                                           | 
|    subtractor/genblk2_6_f3/i_0_1/B1          OAI21_X1      Fall  0.7960 0.0000 0.0140          1.45983                                                   | 
|    subtractor/genblk2_6_f3/i_0_1/ZN          OAI21_X1      Rise  0.8260 0.0300 0.0190 0.251651 1.6642   1.91585           1       100                    | 
|    subtractor/genblk2_6_f3/i_0_0/A2          NAND2_X1      Rise  0.8260 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_6_f3/i_0_0/ZN          NAND2_X1      Fall  0.8520 0.0260 0.0150 0.71845  5.49384  6.21229           3       100                    | 
|    subtractor/genblk2_6_f3/cout                            Fall  0.8520 0.0000                                                                           | 
|    subtractor/genblk2_7_f3/cin                             Fall  0.8520 0.0000                                                                           | 
|    subtractor/genblk2_7_f3/i_0_1/B1          OAI21_X1      Fall  0.8520 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_7_f3/i_0_1/ZN          OAI21_X1      Rise  0.8830 0.0310 0.0210 0.504565 1.6642   2.16876           1       100                    | 
|    subtractor/genblk2_7_f3/i_0_0/A2          NAND2_X1      Rise  0.8830 0.0000 0.0210          1.6642                                                    | 
|    subtractor/genblk2_7_f3/i_0_0/ZN          NAND2_X1      Fall  0.9090 0.0260 0.0150 0.524364 5.49384  6.0182            3       100                    | 
|    subtractor/genblk2_7_f3/cout                            Fall  0.9090 0.0000                                                                           | 
|    subtractor/genblk2_8_f3/cin                             Fall  0.9090 0.0000                                                                           | 
|    subtractor/genblk2_8_f3/i_0_1/B1          OAI21_X1      Fall  0.9090 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_8_f3/i_0_1/ZN          OAI21_X1      Rise  0.9390 0.0300 0.0190 0.169043 1.6642   1.83324           1       100                    | 
|    subtractor/genblk2_8_f3/i_0_0/A2          NAND2_X1      Rise  0.9390 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_8_f3/i_0_0/ZN          NAND2_X1      Fall  0.9650 0.0260 0.0150 0.691041 5.49384  6.18488           3       100                    | 
|    subtractor/genblk2_8_f3/cout                            Fall  0.9650 0.0000                                                                           | 
|    subtractor/genblk2_9_f3/cin                             Fall  0.9650 0.0000                                                                           | 
|    subtractor/genblk2_9_f3/i_0_1/B1          OAI21_X1      Fall  0.9650 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_9_f3/i_0_1/ZN          OAI21_X1      Rise  0.9950 0.0300 0.0200 0.279884 1.6642   1.94408           1       100                    | 
|    subtractor/genblk2_9_f3/i_0_0/A2          NAND2_X1      Rise  0.9950 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_9_f3/i_0_0/ZN          NAND2_X1      Fall  1.0210 0.0260 0.0150 0.617367 5.49384  6.1112            3       100                    | 
|    subtractor/genblk2_9_f3/cout                            Fall  1.0210 0.0000                                                                           | 
|    subtractor/genblk2_10_f3/cin                            Fall  1.0210 0.0000                                                                           | 
|    subtractor/genblk2_10_f3/i_0_1/B1         OAI21_X1      Fall  1.0210 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_10_f3/i_0_1/ZN         OAI21_X1      Rise  1.0510 0.0300 0.0190 0.256645 1.6642   1.92084           1       100                    | 
|    subtractor/genblk2_10_f3/i_0_0/A2         NAND2_X1      Rise  1.0510 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_10_f3/i_0_0/ZN         NAND2_X1      Fall  1.0770 0.0260 0.0150 0.794255 5.49384  6.28809           3       100                    | 
|    subtractor/genblk2_10_f3/cout                           Fall  1.0770 0.0000                                                                           | 
|    subtractor/genblk2_11_f3/cin                            Fall  1.0770 0.0000                                                                           | 
|    subtractor/genblk2_11_f3/i_0_1/B1         OAI21_X1      Fall  1.0770 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_11_f3/i_0_1/ZN         OAI21_X1      Rise  1.1080 0.0310 0.0200 0.361395 1.6642   2.02559           1       100                    | 
|    subtractor/genblk2_11_f3/i_0_0/A2         NAND2_X1      Rise  1.1080 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_11_f3/i_0_0/ZN         NAND2_X1      Fall  1.1350 0.0270 0.0150 0.816396 5.49384  6.31023           3       100                    | 
|    subtractor/genblk2_11_f3/cout                           Fall  1.1350 0.0000                                                                           | 
|    subtractor/genblk2_12_f3/cin                            Fall  1.1350 0.0000                                                                           | 
|    subtractor/genblk2_12_f3/i_0_1/B1         OAI21_X1      Fall  1.1350 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_12_f3/i_0_1/ZN         OAI21_X1      Rise  1.1650 0.0300 0.0200 0.28111  1.6642   1.94531           1       100                    | 
|    subtractor/genblk2_12_f3/i_0_0/A2         NAND2_X1      Rise  1.1650 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_12_f3/i_0_0/ZN         NAND2_X1      Fall  1.1910 0.0260 0.0150 0.670261 5.49384  6.1641            3       100                    | 
|    subtractor/genblk2_12_f3/cout                           Fall  1.1910 0.0000                                                                           | 
|    subtractor/genblk2_13_f3/cin                            Fall  1.1910 0.0000                                                                           | 
|    subtractor/genblk2_13_f3/i_0_1/B1         OAI21_X1      Fall  1.1910 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_13_f3/i_0_1/ZN         OAI21_X1      Rise  1.2210 0.0300 0.0190 0.259037 1.6642   1.92324           1       100                    | 
|    subtractor/genblk2_13_f3/i_0_0/A2         NAND2_X1      Rise  1.2210 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_13_f3/i_0_0/ZN         NAND2_X1      Fall  1.2470 0.0260 0.0150 0.788949 5.49384  6.28279           3       100                    | 
|    subtractor/genblk2_13_f3/cout                           Fall  1.2470 0.0000                                                                           | 
|    subtractor/genblk2_14_f3/cin                            Fall  1.2470 0.0000                                                                           | 
|    subtractor/genblk2_14_f3/i_0_1/B1         OAI21_X1      Fall  1.2470 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_14_f3/i_0_1/ZN         OAI21_X1      Rise  1.2780 0.0310 0.0200 0.33218  1.6642   1.99638           1       100                    | 
|    subtractor/genblk2_14_f3/i_0_0/A2         NAND2_X1      Rise  1.2780 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_14_f3/i_0_0/ZN         NAND2_X1      Fall  1.3040 0.0260 0.0150 0.67696  5.49384  6.1708            3       100                    | 
|    subtractor/genblk2_14_f3/cout                           Fall  1.3040 0.0000                                                                           | 
|    subtractor/genblk2_15_f3/cin                            Fall  1.3040 0.0000                                                                           | 
|    subtractor/genblk2_15_f3/i_0_1/B1         OAI21_X1      Fall  1.3040 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_15_f3/i_0_1/ZN         OAI21_X1      Rise  1.3340 0.0300 0.0200 0.25928  1.6642   1.92348           1       100                    | 
|    subtractor/genblk2_15_f3/i_0_0/A2         NAND2_X1      Rise  1.3340 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_15_f3/i_0_0/ZN         NAND2_X1      Fall  1.3600 0.0260 0.0150 0.599032 5.49384  6.09287           3       100                    | 
|    subtractor/genblk2_15_f3/cout                           Fall  1.3600 0.0000                                                                           | 
|    subtractor/genblk2_16_f3/cin                            Fall  1.3600 0.0000                                                                           | 
|    subtractor/genblk2_16_f3/i_0_1/B1         OAI21_X1      Fall  1.3600 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_16_f3/i_0_1/ZN         OAI21_X1      Rise  1.3900 0.0300 0.0190 0.255721 1.6642   1.91992           1       100                    | 
|    subtractor/genblk2_16_f3/i_0_0/A2         NAND2_X1      Rise  1.3900 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_16_f3/i_0_0/ZN         NAND2_X1      Fall  1.4160 0.0260 0.0150 0.840724 5.49384  6.33456           3       100                    | 
|    subtractor/genblk2_16_f3/cout                           Fall  1.4160 0.0000                                                                           | 
|    subtractor/genblk2_17_f3/cin                            Fall  1.4160 0.0000                                                                           | 
|    subtractor/genblk2_17_f3/i_0_1/B1         OAI21_X1      Fall  1.4160 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_17_f3/i_0_1/ZN         OAI21_X1      Rise  1.4470 0.0310 0.0200 0.354313 1.6642   2.01851           1       100                    | 
|    subtractor/genblk2_17_f3/i_0_0/A2         NAND2_X1      Rise  1.4470 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_17_f3/i_0_0/ZN         NAND2_X1      Fall  1.4730 0.0260 0.0150 0.638687 5.49384  6.13252           3       100                    | 
|    subtractor/genblk2_17_f3/cout                           Fall  1.4730 0.0000                                                                           | 
|    subtractor/genblk2_18_f3/cin                            Fall  1.4730 0.0000                                                                           | 
|    subtractor/genblk2_18_f3/i_0_1/B1         OAI21_X1      Fall  1.4730 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_18_f3/i_0_1/ZN         OAI21_X1      Rise  1.5030 0.0300 0.0190 0.262199 1.6642   1.9264            1       100                    | 
|    subtractor/genblk2_18_f3/i_0_0/A2         NAND2_X1      Rise  1.5030 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_18_f3/i_0_0/ZN         NAND2_X1      Fall  1.5290 0.0260 0.0150 0.604617 5.49384  6.09845           3       100                    | 
|    subtractor/genblk2_18_f3/cout                           Fall  1.5290 0.0000                                                                           | 
|    subtractor/genblk2_19_f3/cin                            Fall  1.5290 0.0000                                                                           | 
|    subtractor/genblk2_19_f3/i_0_1/B1         OAI21_X1      Fall  1.5290 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_19_f3/i_0_1/ZN         OAI21_X1      Rise  1.5600 0.0310 0.0200 0.319685 1.6642   1.98388           1       100                    | 
|    subtractor/genblk2_19_f3/i_0_0/A2         NAND2_X1      Rise  1.5600 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_19_f3/i_0_0/ZN         NAND2_X1      Fall  1.5870 0.0270 0.0150 0.830675 5.49384  6.32451           3       100                    | 
|    subtractor/genblk2_19_f3/cout                           Fall  1.5870 0.0000                                                                           | 
|    subtractor/genblk2_20_f3/cin                            Fall  1.5870 0.0000                                                                           | 
|    subtractor/genblk2_20_f3/i_0_1/B1         OAI21_X1      Fall  1.5870 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_20_f3/i_0_1/ZN         OAI21_X1      Rise  1.6180 0.0310 0.0200 0.391407 1.6642   2.05561           1       100                    | 
|    subtractor/genblk2_20_f3/i_0_0/A2         NAND2_X1      Rise  1.6180 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_20_f3/i_0_0/ZN         NAND2_X1      Fall  1.6450 0.0270 0.0150 0.792716 5.49384  6.28655           3       100                    | 
|    subtractor/genblk2_20_f3/cout                           Fall  1.6450 0.0000                                                                           | 
|    subtractor/genblk2_21_f3/cin                            Fall  1.6450 0.0000                                                                           | 
|    subtractor/genblk2_21_f3/i_0_1/B1         OAI21_X1      Fall  1.6450 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_21_f3/i_0_1/ZN         OAI21_X1      Rise  1.6760 0.0310 0.0200 0.371783 1.6642   2.03598           1       100                    | 
|    subtractor/genblk2_21_f3/i_0_0/A2         NAND2_X1      Rise  1.6760 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_21_f3/i_0_0/ZN         NAND2_X1      Fall  1.7020 0.0260 0.0150 0.758619 5.49384  6.25246           3       100                    | 
|    subtractor/genblk2_21_f3/cout                           Fall  1.7020 0.0000                                                                           | 
|    subtractor/genblk2_22_f3/cin                            Fall  1.7020 0.0000                                                                           | 
|    subtractor/genblk2_22_f3/i_0_1/B1         OAI21_X1      Fall  1.7020 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_22_f3/i_0_1/ZN         OAI21_X1      Rise  1.7330 0.0310 0.0200 0.318703 1.6642   1.9829            1       100                    | 
|    subtractor/genblk2_22_f3/i_0_0/A2         NAND2_X1      Rise  1.7330 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_22_f3/i_0_0/ZN         NAND2_X1      Fall  1.7600 0.0270 0.0150 0.91387  5.49384  6.40771           3       100                    | 
|    subtractor/genblk2_22_f3/cout                           Fall  1.7600 0.0000                                                                           | 
|    subtractor/genblk2_23_f3/cin                            Fall  1.7600 0.0000                                                                           | 
|    subtractor/genblk2_23_f3/i_0_1/B1         OAI21_X1      Fall  1.7600 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_23_f3/i_0_1/ZN         OAI21_X1      Rise  1.7900 0.0300 0.0190 0.217759 1.6642   1.88196           1       100                    | 
|    subtractor/genblk2_23_f3/i_0_0/A2         NAND2_X1      Rise  1.7900 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_23_f3/i_0_0/ZN         NAND2_X1      Fall  1.8170 0.0270 0.0150 0.991968 5.49384  6.4858            3       100                    | 
|    subtractor/genblk2_23_f3/cout                           Fall  1.8170 0.0000                                                                           | 
|    subtractor/genblk2_24_f3/cin                            Fall  1.8170 0.0000                                                                           | 
|    subtractor/genblk2_24_f3/i_0_1/B1         OAI21_X1      Fall  1.8170 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_24_f3/i_0_1/ZN         OAI21_X1      Rise  1.8480 0.0310 0.0200 0.395681 1.6642   2.05988           1       100                    | 
|    subtractor/genblk2_24_f3/i_0_0/A2         NAND2_X1      Rise  1.8480 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_24_f3/i_0_0/ZN         NAND2_X1      Fall  1.8750 0.0270 0.0150 0.76524  5.49384  6.25908           3       100                    | 
|    subtractor/genblk2_24_f3/cout                           Fall  1.8750 0.0000                                                                           | 
|    subtractor/genblk2_25_f3/cin                            Fall  1.8750 0.0000                                                                           | 
|    subtractor/genblk2_25_f3/i_0_1/B1         OAI21_X1      Fall  1.8750 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_25_f3/i_0_1/ZN         OAI21_X1      Rise  1.9050 0.0300 0.0200 0.278117 1.6642   1.94232           1       100                    | 
|    subtractor/genblk2_25_f3/i_0_0/A2         NAND2_X1      Rise  1.9050 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_25_f3/i_0_0/ZN         NAND2_X1      Fall  1.9310 0.0260 0.0150 0.583389 5.49384  6.07723           3       100                    | 
|    subtractor/genblk2_25_f3/cout                           Fall  1.9310 0.0000                                                                           | 
|    subtractor/genblk2_26_f3/cin                            Fall  1.9310 0.0000                                                                           | 
|    subtractor/genblk2_26_f3/i_0_1/B1         OAI21_X1      Fall  1.9310 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_26_f3/i_0_1/ZN         OAI21_X1      Rise  1.9620 0.0310 0.0200 0.33738  1.6642   2.00158           1       100                    | 
|    subtractor/genblk2_26_f3/i_0_0/A2         NAND2_X1      Rise  1.9620 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_26_f3/i_0_0/ZN         NAND2_X1      Fall  1.9880 0.0260 0.0150 0.755185 5.49384  6.24902           3       100                    | 
|    subtractor/genblk2_26_f3/cout                           Fall  1.9880 0.0000                                                                           | 
|    subtractor/genblk2_27_f3/cin                            Fall  1.9880 0.0000                                                                           | 
|    subtractor/genblk2_27_f3/i_0_1/B1         OAI21_X1      Fall  1.9880 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_27_f3/i_0_1/ZN         OAI21_X1      Rise  2.0180 0.0300 0.0200 0.275061 1.6642   1.93926           1       100                    | 
|    subtractor/genblk2_27_f3/i_0_0/A2         NAND2_X1      Rise  2.0180 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_27_f3/i_0_0/ZN         NAND2_X1      Fall  2.0450 0.0270 0.0150 0.855513 5.49384  6.34935           3       100                    | 
|    subtractor/genblk2_27_f3/cout                           Fall  2.0450 0.0000                                                                           | 
|    subtractor/genblk2_28_f3/cin                            Fall  2.0450 0.0000                                                                           | 
|    subtractor/genblk2_28_f3/i_0_3/A          XNOR2_X1      Fall  2.0450 0.0000 0.0150          2.12585                                                   | 
|    subtractor/genblk2_28_f3/i_0_3/ZN         XNOR2_X1      Fall  2.0880 0.0430 0.0180 0.319415 2.57361  2.89302           1       100                    | 
|    subtractor/genblk2_28_f3/i_0_2/B          XNOR2_X1      Fall  2.0880 0.0000 0.0180          2.36817                                                   | 
|    subtractor/genblk2_28_f3/i_0_2/ZN         XNOR2_X1      Fall  2.1310 0.0430 0.0120 0.413666 1.57913  1.9928            1       100                    | 
|    subtractor/genblk2_28_f3/sum                            Fall  2.1310 0.0000                                                                           | 
|    subtractor/sum[29]                                      Fall  2.1310 0.0000                                                                           | 
|    i_0_1_72/B1                               AOI222_X1     Fall  2.1310 0.0000 0.0120          1.47422                                                   | 
|    i_0_1_72/ZN                               AOI222_X1     Rise  2.2130 0.0820 0.0540 0.711702 1.70023  2.41193           1       100                    | 
|    i_0_1_71/A                                INV_X1        Rise  2.2130 0.0000 0.0540          1.70023                                                   | 
|    i_0_1_71/ZN                               INV_X1        Fall  2.2210 0.0080 0.0120 0.211757 1.14029  1.35205           1       100                    | 
|    A_reg[28]/D                               DFF_X1        Fall  2.2210 0.0000 0.0120          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[28]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_9/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_9/Z        CLKBUF_X3     Rise  0.1910 0.0690 0.0450 26.5487  27.4061  53.9548           32      100      F    K        | 
|    A_reg[28]/CK             DFF_X1        Rise  0.1930 0.0020 0.0450          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1930 4.1930 | 
| library setup check                      | -0.0270 4.1660 | 
| data required time                       |  4.1660        | 
|                                          |                | 
| data required time                       |  4.1660        | 
| data arrival time                        | -2.2210        | 
| pessimism                                |  0.0040        | 
|                                          |                | 
| slack                                    |  1.9490        | 
-------------------------------------------------------------


 Timing Path to A_reg[27]/D 
  
 Path Start Point : f8_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : A_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                     Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                                    Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A                  CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z                  CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                                    Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A                       CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z                       CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_f8_reg/CK                        CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_f8_reg/GCK                       CLKGATETST_X8 Rise  0.1250 0.0280 0.0060 1.30901  1.42116  2.73017           1       100      FA   K        | 
|    CTS_L4_c_tid1_8/A                         CLKBUF_X3     Rise  0.1250 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid1_8/Z                         CLKBUF_X3     Rise  0.2020 0.0770 0.0520 32.9477  30.3889  63.3366           32      100      F    K        | 
| Data Path:                                                                                                                                               | 
|    f8_reg[0]/CK                              DFF_X1        Rise  0.2040 0.0020 0.0520          0.949653                                    F             | 
|    f8_reg[0]/Q                               DFF_X1        Fall  0.3160 0.1120 0.0180 2.20989  11.5641  13.774            7       100      F             | 
|    i_0_0/f8[0]                                             Fall  0.3160 0.0000                                                                           | 
|    i_0_0/i_60/A3                             OR3_X1        Fall  0.3160 0.0000 0.0180          0.895841                                                  | 
|    i_0_0/i_60/ZN                             OR3_X1        Fall  0.4080 0.0920 0.0170 0.578824 4.27641  4.85524           3       100                    | 
|    i_0_0/i_1/A1                              AND2_X1       Fall  0.4080 0.0000 0.0170          0.874832                                                  | 
|    i_0_0/i_1/ZN                              AND2_X1       Fall  0.4440 0.0360 0.0080 0.427921 3.3296   3.75752           2       100                    | 
|    i_0_0/p_0[2]                                            Fall  0.4440 0.0000                                                                           | 
|    subtractor/b[2]                                         Fall  0.4440 0.0000                                                                           | 
|    subtractor/genblk1_2_fulladder_f1/y                     Fall  0.4440 0.0000                                                                           | 
|    subtractor/genblk1_2_fulladder_f1/i_0_0/B XOR2_X1       Fall  0.4440 0.0000 0.0080          2.41145                                                   | 
|    subtractor/genblk1_2_fulladder_f1/i_0_0/Z XOR2_X1       Fall  0.5070 0.0630 0.0180 0.657917 5.8097   6.46762           3       100                    | 
|    subtractor/genblk1_2_fulladder_f1/sum                   Fall  0.5070 0.0000                                                                           | 
|    subtractor/genblk2_1_f3/x                               Fall  0.5070 0.0000                                                                           | 
|    subtractor/genblk2_1_f3/i_0_1/B2          OAI21_X1      Fall  0.5070 0.0000 0.0180          1.55833                                                   | 
|    subtractor/genblk2_1_f3/i_0_1/ZN          OAI21_X1      Rise  0.5440 0.0370 0.0200 0.340197 1.6642   2.0044            1       100                    | 
|    subtractor/genblk2_1_f3/i_0_0/A2          NAND2_X1      Rise  0.5440 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_1_f3/i_0_0/ZN          NAND2_X1      Fall  0.5710 0.0270 0.0150 1.03022  5.49384  6.52406           3       100                    | 
|    subtractor/genblk2_1_f3/cout                            Fall  0.5710 0.0000                                                                           | 
|    subtractor/genblk2_2_f3/cin                             Fall  0.5710 0.0000                                                                           | 
|    subtractor/genblk2_2_f3/i_0_1/B1          OAI21_X1      Fall  0.5710 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_2_f3/i_0_1/ZN          OAI21_X1      Rise  0.6010 0.0300 0.0200 0.275987 1.6642   1.94019           1       100                    | 
|    subtractor/genblk2_2_f3/i_0_0/A2          NAND2_X1      Rise  0.6010 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_2_f3/i_0_0/ZN          NAND2_X1      Fall  0.6280 0.0270 0.0150 0.884713 5.49384  6.37855           3       100                    | 
|    subtractor/genblk2_2_f3/cout                            Fall  0.6280 0.0000                                                                           | 
|    subtractor/genblk2_3_f3/cin                             Fall  0.6280 0.0000                                                                           | 
|    subtractor/genblk2_3_f3/i_0_1/B1          OAI21_X1      Fall  0.6280 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_3_f3/i_0_1/ZN          OAI21_X1      Rise  0.6580 0.0300 0.0190 0.157216 1.6642   1.82141           1       100                    | 
|    subtractor/genblk2_3_f3/i_0_0/A2          NAND2_X1      Rise  0.6580 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_3_f3/i_0_0/ZN          NAND2_X1      Fall  0.6840 0.0260 0.0140 0.492903 5.49384  5.98674           3       100                    | 
|    subtractor/genblk2_3_f3/cout                            Fall  0.6840 0.0000                                                                           | 
|    subtractor/genblk2_4_f3/cin                             Fall  0.6840 0.0000                                                                           | 
|    subtractor/genblk2_4_f3/i_0_1/B1          OAI21_X1      Fall  0.6840 0.0000 0.0140          1.45983                                                   | 
|    subtractor/genblk2_4_f3/i_0_1/ZN          OAI21_X1      Rise  0.7140 0.0300 0.0190 0.205906 1.6642   1.87011           1       100                    | 
|    subtractor/genblk2_4_f3/i_0_0/A2          NAND2_X1      Rise  0.7140 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_4_f3/i_0_0/ZN          NAND2_X1      Fall  0.7400 0.0260 0.0150 0.848593 5.49384  6.34243           3       100                    | 
|    subtractor/genblk2_4_f3/cout                            Fall  0.7400 0.0000                                                                           | 
|    subtractor/genblk2_5_f3/cin                             Fall  0.7400 0.0000                                                                           | 
|    subtractor/genblk2_5_f3/i_0_1/B1          OAI21_X1      Fall  0.7400 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_5_f3/i_0_1/ZN          OAI21_X1      Rise  0.7700 0.0300 0.0190 0.174943 1.6642   1.83914           1       100                    | 
|    subtractor/genblk2_5_f3/i_0_0/A2          NAND2_X1      Rise  0.7700 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_5_f3/i_0_0/ZN          NAND2_X1      Fall  0.7960 0.0260 0.0140 0.577083 5.49384  6.07092           3       100                    | 
|    subtractor/genblk2_5_f3/cout                            Fall  0.7960 0.0000                                                                           | 
|    subtractor/genblk2_6_f3/cin                             Fall  0.7960 0.0000                                                                           | 
|    subtractor/genblk2_6_f3/i_0_1/B1          OAI21_X1      Fall  0.7960 0.0000 0.0140          1.45983                                                   | 
|    subtractor/genblk2_6_f3/i_0_1/ZN          OAI21_X1      Rise  0.8260 0.0300 0.0190 0.251651 1.6642   1.91585           1       100                    | 
|    subtractor/genblk2_6_f3/i_0_0/A2          NAND2_X1      Rise  0.8260 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_6_f3/i_0_0/ZN          NAND2_X1      Fall  0.8520 0.0260 0.0150 0.71845  5.49384  6.21229           3       100                    | 
|    subtractor/genblk2_6_f3/cout                            Fall  0.8520 0.0000                                                                           | 
|    subtractor/genblk2_7_f3/cin                             Fall  0.8520 0.0000                                                                           | 
|    subtractor/genblk2_7_f3/i_0_1/B1          OAI21_X1      Fall  0.8520 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_7_f3/i_0_1/ZN          OAI21_X1      Rise  0.8830 0.0310 0.0210 0.504565 1.6642   2.16876           1       100                    | 
|    subtractor/genblk2_7_f3/i_0_0/A2          NAND2_X1      Rise  0.8830 0.0000 0.0210          1.6642                                                    | 
|    subtractor/genblk2_7_f3/i_0_0/ZN          NAND2_X1      Fall  0.9090 0.0260 0.0150 0.524364 5.49384  6.0182            3       100                    | 
|    subtractor/genblk2_7_f3/cout                            Fall  0.9090 0.0000                                                                           | 
|    subtractor/genblk2_8_f3/cin                             Fall  0.9090 0.0000                                                                           | 
|    subtractor/genblk2_8_f3/i_0_1/B1          OAI21_X1      Fall  0.9090 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_8_f3/i_0_1/ZN          OAI21_X1      Rise  0.9390 0.0300 0.0190 0.169043 1.6642   1.83324           1       100                    | 
|    subtractor/genblk2_8_f3/i_0_0/A2          NAND2_X1      Rise  0.9390 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_8_f3/i_0_0/ZN          NAND2_X1      Fall  0.9650 0.0260 0.0150 0.691041 5.49384  6.18488           3       100                    | 
|    subtractor/genblk2_8_f3/cout                            Fall  0.9650 0.0000                                                                           | 
|    subtractor/genblk2_9_f3/cin                             Fall  0.9650 0.0000                                                                           | 
|    subtractor/genblk2_9_f3/i_0_1/B1          OAI21_X1      Fall  0.9650 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_9_f3/i_0_1/ZN          OAI21_X1      Rise  0.9950 0.0300 0.0200 0.279884 1.6642   1.94408           1       100                    | 
|    subtractor/genblk2_9_f3/i_0_0/A2          NAND2_X1      Rise  0.9950 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_9_f3/i_0_0/ZN          NAND2_X1      Fall  1.0210 0.0260 0.0150 0.617367 5.49384  6.1112            3       100                    | 
|    subtractor/genblk2_9_f3/cout                            Fall  1.0210 0.0000                                                                           | 
|    subtractor/genblk2_10_f3/cin                            Fall  1.0210 0.0000                                                                           | 
|    subtractor/genblk2_10_f3/i_0_1/B1         OAI21_X1      Fall  1.0210 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_10_f3/i_0_1/ZN         OAI21_X1      Rise  1.0510 0.0300 0.0190 0.256645 1.6642   1.92084           1       100                    | 
|    subtractor/genblk2_10_f3/i_0_0/A2         NAND2_X1      Rise  1.0510 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_10_f3/i_0_0/ZN         NAND2_X1      Fall  1.0770 0.0260 0.0150 0.794255 5.49384  6.28809           3       100                    | 
|    subtractor/genblk2_10_f3/cout                           Fall  1.0770 0.0000                                                                           | 
|    subtractor/genblk2_11_f3/cin                            Fall  1.0770 0.0000                                                                           | 
|    subtractor/genblk2_11_f3/i_0_1/B1         OAI21_X1      Fall  1.0770 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_11_f3/i_0_1/ZN         OAI21_X1      Rise  1.1080 0.0310 0.0200 0.361395 1.6642   2.02559           1       100                    | 
|    subtractor/genblk2_11_f3/i_0_0/A2         NAND2_X1      Rise  1.1080 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_11_f3/i_0_0/ZN         NAND2_X1      Fall  1.1350 0.0270 0.0150 0.816396 5.49384  6.31023           3       100                    | 
|    subtractor/genblk2_11_f3/cout                           Fall  1.1350 0.0000                                                                           | 
|    subtractor/genblk2_12_f3/cin                            Fall  1.1350 0.0000                                                                           | 
|    subtractor/genblk2_12_f3/i_0_1/B1         OAI21_X1      Fall  1.1350 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_12_f3/i_0_1/ZN         OAI21_X1      Rise  1.1650 0.0300 0.0200 0.28111  1.6642   1.94531           1       100                    | 
|    subtractor/genblk2_12_f3/i_0_0/A2         NAND2_X1      Rise  1.1650 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_12_f3/i_0_0/ZN         NAND2_X1      Fall  1.1910 0.0260 0.0150 0.670261 5.49384  6.1641            3       100                    | 
|    subtractor/genblk2_12_f3/cout                           Fall  1.1910 0.0000                                                                           | 
|    subtractor/genblk2_13_f3/cin                            Fall  1.1910 0.0000                                                                           | 
|    subtractor/genblk2_13_f3/i_0_1/B1         OAI21_X1      Fall  1.1910 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_13_f3/i_0_1/ZN         OAI21_X1      Rise  1.2210 0.0300 0.0190 0.259037 1.6642   1.92324           1       100                    | 
|    subtractor/genblk2_13_f3/i_0_0/A2         NAND2_X1      Rise  1.2210 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_13_f3/i_0_0/ZN         NAND2_X1      Fall  1.2470 0.0260 0.0150 0.788949 5.49384  6.28279           3       100                    | 
|    subtractor/genblk2_13_f3/cout                           Fall  1.2470 0.0000                                                                           | 
|    subtractor/genblk2_14_f3/cin                            Fall  1.2470 0.0000                                                                           | 
|    subtractor/genblk2_14_f3/i_0_1/B1         OAI21_X1      Fall  1.2470 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_14_f3/i_0_1/ZN         OAI21_X1      Rise  1.2780 0.0310 0.0200 0.33218  1.6642   1.99638           1       100                    | 
|    subtractor/genblk2_14_f3/i_0_0/A2         NAND2_X1      Rise  1.2780 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_14_f3/i_0_0/ZN         NAND2_X1      Fall  1.3040 0.0260 0.0150 0.67696  5.49384  6.1708            3       100                    | 
|    subtractor/genblk2_14_f3/cout                           Fall  1.3040 0.0000                                                                           | 
|    subtractor/genblk2_15_f3/cin                            Fall  1.3040 0.0000                                                                           | 
|    subtractor/genblk2_15_f3/i_0_1/B1         OAI21_X1      Fall  1.3040 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_15_f3/i_0_1/ZN         OAI21_X1      Rise  1.3340 0.0300 0.0200 0.25928  1.6642   1.92348           1       100                    | 
|    subtractor/genblk2_15_f3/i_0_0/A2         NAND2_X1      Rise  1.3340 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_15_f3/i_0_0/ZN         NAND2_X1      Fall  1.3600 0.0260 0.0150 0.599032 5.49384  6.09287           3       100                    | 
|    subtractor/genblk2_15_f3/cout                           Fall  1.3600 0.0000                                                                           | 
|    subtractor/genblk2_16_f3/cin                            Fall  1.3600 0.0000                                                                           | 
|    subtractor/genblk2_16_f3/i_0_1/B1         OAI21_X1      Fall  1.3600 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_16_f3/i_0_1/ZN         OAI21_X1      Rise  1.3900 0.0300 0.0190 0.255721 1.6642   1.91992           1       100                    | 
|    subtractor/genblk2_16_f3/i_0_0/A2         NAND2_X1      Rise  1.3900 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_16_f3/i_0_0/ZN         NAND2_X1      Fall  1.4160 0.0260 0.0150 0.840724 5.49384  6.33456           3       100                    | 
|    subtractor/genblk2_16_f3/cout                           Fall  1.4160 0.0000                                                                           | 
|    subtractor/genblk2_17_f3/cin                            Fall  1.4160 0.0000                                                                           | 
|    subtractor/genblk2_17_f3/i_0_1/B1         OAI21_X1      Fall  1.4160 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_17_f3/i_0_1/ZN         OAI21_X1      Rise  1.4470 0.0310 0.0200 0.354313 1.6642   2.01851           1       100                    | 
|    subtractor/genblk2_17_f3/i_0_0/A2         NAND2_X1      Rise  1.4470 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_17_f3/i_0_0/ZN         NAND2_X1      Fall  1.4730 0.0260 0.0150 0.638687 5.49384  6.13252           3       100                    | 
|    subtractor/genblk2_17_f3/cout                           Fall  1.4730 0.0000                                                                           | 
|    subtractor/genblk2_18_f3/cin                            Fall  1.4730 0.0000                                                                           | 
|    subtractor/genblk2_18_f3/i_0_1/B1         OAI21_X1      Fall  1.4730 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_18_f3/i_0_1/ZN         OAI21_X1      Rise  1.5030 0.0300 0.0190 0.262199 1.6642   1.9264            1       100                    | 
|    subtractor/genblk2_18_f3/i_0_0/A2         NAND2_X1      Rise  1.5030 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_18_f3/i_0_0/ZN         NAND2_X1      Fall  1.5290 0.0260 0.0150 0.604617 5.49384  6.09845           3       100                    | 
|    subtractor/genblk2_18_f3/cout                           Fall  1.5290 0.0000                                                                           | 
|    subtractor/genblk2_19_f3/cin                            Fall  1.5290 0.0000                                                                           | 
|    subtractor/genblk2_19_f3/i_0_1/B1         OAI21_X1      Fall  1.5290 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_19_f3/i_0_1/ZN         OAI21_X1      Rise  1.5600 0.0310 0.0200 0.319685 1.6642   1.98388           1       100                    | 
|    subtractor/genblk2_19_f3/i_0_0/A2         NAND2_X1      Rise  1.5600 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_19_f3/i_0_0/ZN         NAND2_X1      Fall  1.5870 0.0270 0.0150 0.830675 5.49384  6.32451           3       100                    | 
|    subtractor/genblk2_19_f3/cout                           Fall  1.5870 0.0000                                                                           | 
|    subtractor/genblk2_20_f3/cin                            Fall  1.5870 0.0000                                                                           | 
|    subtractor/genblk2_20_f3/i_0_1/B1         OAI21_X1      Fall  1.5870 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_20_f3/i_0_1/ZN         OAI21_X1      Rise  1.6180 0.0310 0.0200 0.391407 1.6642   2.05561           1       100                    | 
|    subtractor/genblk2_20_f3/i_0_0/A2         NAND2_X1      Rise  1.6180 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_20_f3/i_0_0/ZN         NAND2_X1      Fall  1.6450 0.0270 0.0150 0.792716 5.49384  6.28655           3       100                    | 
|    subtractor/genblk2_20_f3/cout                           Fall  1.6450 0.0000                                                                           | 
|    subtractor/genblk2_21_f3/cin                            Fall  1.6450 0.0000                                                                           | 
|    subtractor/genblk2_21_f3/i_0_1/B1         OAI21_X1      Fall  1.6450 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_21_f3/i_0_1/ZN         OAI21_X1      Rise  1.6760 0.0310 0.0200 0.371783 1.6642   2.03598           1       100                    | 
|    subtractor/genblk2_21_f3/i_0_0/A2         NAND2_X1      Rise  1.6760 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_21_f3/i_0_0/ZN         NAND2_X1      Fall  1.7020 0.0260 0.0150 0.758619 5.49384  6.25246           3       100                    | 
|    subtractor/genblk2_21_f3/cout                           Fall  1.7020 0.0000                                                                           | 
|    subtractor/genblk2_22_f3/cin                            Fall  1.7020 0.0000                                                                           | 
|    subtractor/genblk2_22_f3/i_0_1/B1         OAI21_X1      Fall  1.7020 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_22_f3/i_0_1/ZN         OAI21_X1      Rise  1.7330 0.0310 0.0200 0.318703 1.6642   1.9829            1       100                    | 
|    subtractor/genblk2_22_f3/i_0_0/A2         NAND2_X1      Rise  1.7330 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_22_f3/i_0_0/ZN         NAND2_X1      Fall  1.7600 0.0270 0.0150 0.91387  5.49384  6.40771           3       100                    | 
|    subtractor/genblk2_22_f3/cout                           Fall  1.7600 0.0000                                                                           | 
|    subtractor/genblk2_23_f3/cin                            Fall  1.7600 0.0000                                                                           | 
|    subtractor/genblk2_23_f3/i_0_1/B1         OAI21_X1      Fall  1.7600 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_23_f3/i_0_1/ZN         OAI21_X1      Rise  1.7900 0.0300 0.0190 0.217759 1.6642   1.88196           1       100                    | 
|    subtractor/genblk2_23_f3/i_0_0/A2         NAND2_X1      Rise  1.7900 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_23_f3/i_0_0/ZN         NAND2_X1      Fall  1.8170 0.0270 0.0150 0.991968 5.49384  6.4858            3       100                    | 
|    subtractor/genblk2_23_f3/cout                           Fall  1.8170 0.0000                                                                           | 
|    subtractor/genblk2_24_f3/cin                            Fall  1.8170 0.0000                                                                           | 
|    subtractor/genblk2_24_f3/i_0_1/B1         OAI21_X1      Fall  1.8170 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_24_f3/i_0_1/ZN         OAI21_X1      Rise  1.8480 0.0310 0.0200 0.395681 1.6642   2.05988           1       100                    | 
|    subtractor/genblk2_24_f3/i_0_0/A2         NAND2_X1      Rise  1.8480 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_24_f3/i_0_0/ZN         NAND2_X1      Fall  1.8750 0.0270 0.0150 0.76524  5.49384  6.25908           3       100                    | 
|    subtractor/genblk2_24_f3/cout                           Fall  1.8750 0.0000                                                                           | 
|    subtractor/genblk2_25_f3/cin                            Fall  1.8750 0.0000                                                                           | 
|    subtractor/genblk2_25_f3/i_0_1/B1         OAI21_X1      Fall  1.8750 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_25_f3/i_0_1/ZN         OAI21_X1      Rise  1.9050 0.0300 0.0200 0.278117 1.6642   1.94232           1       100                    | 
|    subtractor/genblk2_25_f3/i_0_0/A2         NAND2_X1      Rise  1.9050 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_25_f3/i_0_0/ZN         NAND2_X1      Fall  1.9310 0.0260 0.0150 0.583389 5.49384  6.07723           3       100                    | 
|    subtractor/genblk2_25_f3/cout                           Fall  1.9310 0.0000                                                                           | 
|    subtractor/genblk2_26_f3/cin                            Fall  1.9310 0.0000                                                                           | 
|    subtractor/genblk2_26_f3/i_0_1/B1         OAI21_X1      Fall  1.9310 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_26_f3/i_0_1/ZN         OAI21_X1      Rise  1.9620 0.0310 0.0200 0.33738  1.6642   2.00158           1       100                    | 
|    subtractor/genblk2_26_f3/i_0_0/A2         NAND2_X1      Rise  1.9620 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_26_f3/i_0_0/ZN         NAND2_X1      Fall  1.9880 0.0260 0.0150 0.755185 5.49384  6.24902           3       100                    | 
|    subtractor/genblk2_26_f3/cout                           Fall  1.9880 0.0000                                                                           | 
|    subtractor/genblk2_27_f3/cin                            Fall  1.9880 0.0000                                                                           | 
|    subtractor/genblk2_27_f3/i_0_3/A          XNOR2_X1      Fall  1.9880 0.0000 0.0150          2.12585                                                   | 
|    subtractor/genblk2_27_f3/i_0_3/ZN         XNOR2_X1      Fall  2.0310 0.0430 0.0180 0.266432 2.57361  2.84004           1       100                    | 
|    subtractor/genblk2_27_f3/i_0_2/B          XNOR2_X1      Fall  2.0310 0.0000 0.0180          2.36817                                                   | 
|    subtractor/genblk2_27_f3/i_0_2/ZN         XNOR2_X1      Fall  2.0740 0.0430 0.0120 0.234805 1.57913  1.81394           1       100                    | 
|    subtractor/genblk2_27_f3/sum                            Fall  2.0740 0.0000                                                                           | 
|    subtractor/sum[28]                                      Fall  2.0740 0.0000                                                                           | 
|    i_0_1_70/B1                               AOI222_X1     Fall  2.0740 0.0000 0.0120          1.47422                                                   | 
|    i_0_1_70/ZN                               AOI222_X1     Rise  2.1530 0.0790 0.0520 0.293707 1.70023  1.99394           1       100                    | 
|    i_0_1_69/A                                INV_X1        Rise  2.1530 0.0000 0.0520          1.70023                                                   | 
|    i_0_1_69/ZN                               INV_X1        Fall  2.1610 0.0080 0.0110 0.224844 1.14029  1.36513           1       100                    | 
|    A_reg[27]/D                               DFF_X1        Fall  2.1610 0.0000 0.0110          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[27]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_9/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_9/Z        CLKBUF_X3     Rise  0.1910 0.0690 0.0450 26.5487  27.4061  53.9548           32      100      F    K        | 
|    A_reg[27]/CK             DFF_X1        Rise  0.1930 0.0020 0.0450          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1930 4.1930 | 
| library setup check                      | -0.0260 4.1670 | 
| data required time                       |  4.1670        | 
|                                          |                | 
| data required time                       |  4.1670        | 
| data arrival time                        | -2.1610        | 
| pessimism                                |  0.0040        | 
|                                          |                | 
| slack                                    |  2.0100        | 
-------------------------------------------------------------


 Timing Path to A_reg[26]/D 
  
 Path Start Point : f8_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : A_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                     Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                                    Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A                  CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z                  CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                                    Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A                       CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z                       CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_f8_reg/CK                        CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_f8_reg/GCK                       CLKGATETST_X8 Rise  0.1250 0.0280 0.0060 1.30901  1.42116  2.73017           1       100      FA   K        | 
|    CTS_L4_c_tid1_8/A                         CLKBUF_X3     Rise  0.1250 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid1_8/Z                         CLKBUF_X3     Rise  0.2020 0.0770 0.0520 32.9477  30.3889  63.3366           32      100      F    K        | 
| Data Path:                                                                                                                                               | 
|    f8_reg[0]/CK                              DFF_X1        Rise  0.2040 0.0020 0.0520          0.949653                                    F             | 
|    f8_reg[0]/Q                               DFF_X1        Fall  0.3160 0.1120 0.0180 2.20989  11.5641  13.774            7       100      F             | 
|    i_0_0/f8[0]                                             Fall  0.3160 0.0000                                                                           | 
|    i_0_0/i_60/A3                             OR3_X1        Fall  0.3160 0.0000 0.0180          0.895841                                                  | 
|    i_0_0/i_60/ZN                             OR3_X1        Fall  0.4080 0.0920 0.0170 0.578824 4.27641  4.85524           3       100                    | 
|    i_0_0/i_1/A1                              AND2_X1       Fall  0.4080 0.0000 0.0170          0.874832                                                  | 
|    i_0_0/i_1/ZN                              AND2_X1       Fall  0.4440 0.0360 0.0080 0.427921 3.3296   3.75752           2       100                    | 
|    i_0_0/p_0[2]                                            Fall  0.4440 0.0000                                                                           | 
|    subtractor/b[2]                                         Fall  0.4440 0.0000                                                                           | 
|    subtractor/genblk1_2_fulladder_f1/y                     Fall  0.4440 0.0000                                                                           | 
|    subtractor/genblk1_2_fulladder_f1/i_0_0/B XOR2_X1       Fall  0.4440 0.0000 0.0080          2.41145                                                   | 
|    subtractor/genblk1_2_fulladder_f1/i_0_0/Z XOR2_X1       Fall  0.5070 0.0630 0.0180 0.657917 5.8097   6.46762           3       100                    | 
|    subtractor/genblk1_2_fulladder_f1/sum                   Fall  0.5070 0.0000                                                                           | 
|    subtractor/genblk2_1_f3/x                               Fall  0.5070 0.0000                                                                           | 
|    subtractor/genblk2_1_f3/i_0_1/B2          OAI21_X1      Fall  0.5070 0.0000 0.0180          1.55833                                                   | 
|    subtractor/genblk2_1_f3/i_0_1/ZN          OAI21_X1      Rise  0.5440 0.0370 0.0200 0.340197 1.6642   2.0044            1       100                    | 
|    subtractor/genblk2_1_f3/i_0_0/A2          NAND2_X1      Rise  0.5440 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_1_f3/i_0_0/ZN          NAND2_X1      Fall  0.5710 0.0270 0.0150 1.03022  5.49384  6.52406           3       100                    | 
|    subtractor/genblk2_1_f3/cout                            Fall  0.5710 0.0000                                                                           | 
|    subtractor/genblk2_2_f3/cin                             Fall  0.5710 0.0000                                                                           | 
|    subtractor/genblk2_2_f3/i_0_1/B1          OAI21_X1      Fall  0.5710 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_2_f3/i_0_1/ZN          OAI21_X1      Rise  0.6010 0.0300 0.0200 0.275987 1.6642   1.94019           1       100                    | 
|    subtractor/genblk2_2_f3/i_0_0/A2          NAND2_X1      Rise  0.6010 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_2_f3/i_0_0/ZN          NAND2_X1      Fall  0.6280 0.0270 0.0150 0.884713 5.49384  6.37855           3       100                    | 
|    subtractor/genblk2_2_f3/cout                            Fall  0.6280 0.0000                                                                           | 
|    subtractor/genblk2_3_f3/cin                             Fall  0.6280 0.0000                                                                           | 
|    subtractor/genblk2_3_f3/i_0_1/B1          OAI21_X1      Fall  0.6280 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_3_f3/i_0_1/ZN          OAI21_X1      Rise  0.6580 0.0300 0.0190 0.157216 1.6642   1.82141           1       100                    | 
|    subtractor/genblk2_3_f3/i_0_0/A2          NAND2_X1      Rise  0.6580 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_3_f3/i_0_0/ZN          NAND2_X1      Fall  0.6840 0.0260 0.0140 0.492903 5.49384  5.98674           3       100                    | 
|    subtractor/genblk2_3_f3/cout                            Fall  0.6840 0.0000                                                                           | 
|    subtractor/genblk2_4_f3/cin                             Fall  0.6840 0.0000                                                                           | 
|    subtractor/genblk2_4_f3/i_0_1/B1          OAI21_X1      Fall  0.6840 0.0000 0.0140          1.45983                                                   | 
|    subtractor/genblk2_4_f3/i_0_1/ZN          OAI21_X1      Rise  0.7140 0.0300 0.0190 0.205906 1.6642   1.87011           1       100                    | 
|    subtractor/genblk2_4_f3/i_0_0/A2          NAND2_X1      Rise  0.7140 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_4_f3/i_0_0/ZN          NAND2_X1      Fall  0.7400 0.0260 0.0150 0.848593 5.49384  6.34243           3       100                    | 
|    subtractor/genblk2_4_f3/cout                            Fall  0.7400 0.0000                                                                           | 
|    subtractor/genblk2_5_f3/cin                             Fall  0.7400 0.0000                                                                           | 
|    subtractor/genblk2_5_f3/i_0_1/B1          OAI21_X1      Fall  0.7400 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_5_f3/i_0_1/ZN          OAI21_X1      Rise  0.7700 0.0300 0.0190 0.174943 1.6642   1.83914           1       100                    | 
|    subtractor/genblk2_5_f3/i_0_0/A2          NAND2_X1      Rise  0.7700 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_5_f3/i_0_0/ZN          NAND2_X1      Fall  0.7960 0.0260 0.0140 0.577083 5.49384  6.07092           3       100                    | 
|    subtractor/genblk2_5_f3/cout                            Fall  0.7960 0.0000                                                                           | 
|    subtractor/genblk2_6_f3/cin                             Fall  0.7960 0.0000                                                                           | 
|    subtractor/genblk2_6_f3/i_0_1/B1          OAI21_X1      Fall  0.7960 0.0000 0.0140          1.45983                                                   | 
|    subtractor/genblk2_6_f3/i_0_1/ZN          OAI21_X1      Rise  0.8260 0.0300 0.0190 0.251651 1.6642   1.91585           1       100                    | 
|    subtractor/genblk2_6_f3/i_0_0/A2          NAND2_X1      Rise  0.8260 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_6_f3/i_0_0/ZN          NAND2_X1      Fall  0.8520 0.0260 0.0150 0.71845  5.49384  6.21229           3       100                    | 
|    subtractor/genblk2_6_f3/cout                            Fall  0.8520 0.0000                                                                           | 
|    subtractor/genblk2_7_f3/cin                             Fall  0.8520 0.0000                                                                           | 
|    subtractor/genblk2_7_f3/i_0_1/B1          OAI21_X1      Fall  0.8520 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_7_f3/i_0_1/ZN          OAI21_X1      Rise  0.8830 0.0310 0.0210 0.504565 1.6642   2.16876           1       100                    | 
|    subtractor/genblk2_7_f3/i_0_0/A2          NAND2_X1      Rise  0.8830 0.0000 0.0210          1.6642                                                    | 
|    subtractor/genblk2_7_f3/i_0_0/ZN          NAND2_X1      Fall  0.9090 0.0260 0.0150 0.524364 5.49384  6.0182            3       100                    | 
|    subtractor/genblk2_7_f3/cout                            Fall  0.9090 0.0000                                                                           | 
|    subtractor/genblk2_8_f3/cin                             Fall  0.9090 0.0000                                                                           | 
|    subtractor/genblk2_8_f3/i_0_1/B1          OAI21_X1      Fall  0.9090 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_8_f3/i_0_1/ZN          OAI21_X1      Rise  0.9390 0.0300 0.0190 0.169043 1.6642   1.83324           1       100                    | 
|    subtractor/genblk2_8_f3/i_0_0/A2          NAND2_X1      Rise  0.9390 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_8_f3/i_0_0/ZN          NAND2_X1      Fall  0.9650 0.0260 0.0150 0.691041 5.49384  6.18488           3       100                    | 
|    subtractor/genblk2_8_f3/cout                            Fall  0.9650 0.0000                                                                           | 
|    subtractor/genblk2_9_f3/cin                             Fall  0.9650 0.0000                                                                           | 
|    subtractor/genblk2_9_f3/i_0_1/B1          OAI21_X1      Fall  0.9650 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_9_f3/i_0_1/ZN          OAI21_X1      Rise  0.9950 0.0300 0.0200 0.279884 1.6642   1.94408           1       100                    | 
|    subtractor/genblk2_9_f3/i_0_0/A2          NAND2_X1      Rise  0.9950 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_9_f3/i_0_0/ZN          NAND2_X1      Fall  1.0210 0.0260 0.0150 0.617367 5.49384  6.1112            3       100                    | 
|    subtractor/genblk2_9_f3/cout                            Fall  1.0210 0.0000                                                                           | 
|    subtractor/genblk2_10_f3/cin                            Fall  1.0210 0.0000                                                                           | 
|    subtractor/genblk2_10_f3/i_0_1/B1         OAI21_X1      Fall  1.0210 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_10_f3/i_0_1/ZN         OAI21_X1      Rise  1.0510 0.0300 0.0190 0.256645 1.6642   1.92084           1       100                    | 
|    subtractor/genblk2_10_f3/i_0_0/A2         NAND2_X1      Rise  1.0510 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_10_f3/i_0_0/ZN         NAND2_X1      Fall  1.0770 0.0260 0.0150 0.794255 5.49384  6.28809           3       100                    | 
|    subtractor/genblk2_10_f3/cout                           Fall  1.0770 0.0000                                                                           | 
|    subtractor/genblk2_11_f3/cin                            Fall  1.0770 0.0000                                                                           | 
|    subtractor/genblk2_11_f3/i_0_1/B1         OAI21_X1      Fall  1.0770 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_11_f3/i_0_1/ZN         OAI21_X1      Rise  1.1080 0.0310 0.0200 0.361395 1.6642   2.02559           1       100                    | 
|    subtractor/genblk2_11_f3/i_0_0/A2         NAND2_X1      Rise  1.1080 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_11_f3/i_0_0/ZN         NAND2_X1      Fall  1.1350 0.0270 0.0150 0.816396 5.49384  6.31023           3       100                    | 
|    subtractor/genblk2_11_f3/cout                           Fall  1.1350 0.0000                                                                           | 
|    subtractor/genblk2_12_f3/cin                            Fall  1.1350 0.0000                                                                           | 
|    subtractor/genblk2_12_f3/i_0_1/B1         OAI21_X1      Fall  1.1350 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_12_f3/i_0_1/ZN         OAI21_X1      Rise  1.1650 0.0300 0.0200 0.28111  1.6642   1.94531           1       100                    | 
|    subtractor/genblk2_12_f3/i_0_0/A2         NAND2_X1      Rise  1.1650 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_12_f3/i_0_0/ZN         NAND2_X1      Fall  1.1910 0.0260 0.0150 0.670261 5.49384  6.1641            3       100                    | 
|    subtractor/genblk2_12_f3/cout                           Fall  1.1910 0.0000                                                                           | 
|    subtractor/genblk2_13_f3/cin                            Fall  1.1910 0.0000                                                                           | 
|    subtractor/genblk2_13_f3/i_0_1/B1         OAI21_X1      Fall  1.1910 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_13_f3/i_0_1/ZN         OAI21_X1      Rise  1.2210 0.0300 0.0190 0.259037 1.6642   1.92324           1       100                    | 
|    subtractor/genblk2_13_f3/i_0_0/A2         NAND2_X1      Rise  1.2210 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_13_f3/i_0_0/ZN         NAND2_X1      Fall  1.2470 0.0260 0.0150 0.788949 5.49384  6.28279           3       100                    | 
|    subtractor/genblk2_13_f3/cout                           Fall  1.2470 0.0000                                                                           | 
|    subtractor/genblk2_14_f3/cin                            Fall  1.2470 0.0000                                                                           | 
|    subtractor/genblk2_14_f3/i_0_1/B1         OAI21_X1      Fall  1.2470 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_14_f3/i_0_1/ZN         OAI21_X1      Rise  1.2780 0.0310 0.0200 0.33218  1.6642   1.99638           1       100                    | 
|    subtractor/genblk2_14_f3/i_0_0/A2         NAND2_X1      Rise  1.2780 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_14_f3/i_0_0/ZN         NAND2_X1      Fall  1.3040 0.0260 0.0150 0.67696  5.49384  6.1708            3       100                    | 
|    subtractor/genblk2_14_f3/cout                           Fall  1.3040 0.0000                                                                           | 
|    subtractor/genblk2_15_f3/cin                            Fall  1.3040 0.0000                                                                           | 
|    subtractor/genblk2_15_f3/i_0_1/B1         OAI21_X1      Fall  1.3040 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_15_f3/i_0_1/ZN         OAI21_X1      Rise  1.3340 0.0300 0.0200 0.25928  1.6642   1.92348           1       100                    | 
|    subtractor/genblk2_15_f3/i_0_0/A2         NAND2_X1      Rise  1.3340 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_15_f3/i_0_0/ZN         NAND2_X1      Fall  1.3600 0.0260 0.0150 0.599032 5.49384  6.09287           3       100                    | 
|    subtractor/genblk2_15_f3/cout                           Fall  1.3600 0.0000                                                                           | 
|    subtractor/genblk2_16_f3/cin                            Fall  1.3600 0.0000                                                                           | 
|    subtractor/genblk2_16_f3/i_0_1/B1         OAI21_X1      Fall  1.3600 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_16_f3/i_0_1/ZN         OAI21_X1      Rise  1.3900 0.0300 0.0190 0.255721 1.6642   1.91992           1       100                    | 
|    subtractor/genblk2_16_f3/i_0_0/A2         NAND2_X1      Rise  1.3900 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_16_f3/i_0_0/ZN         NAND2_X1      Fall  1.4160 0.0260 0.0150 0.840724 5.49384  6.33456           3       100                    | 
|    subtractor/genblk2_16_f3/cout                           Fall  1.4160 0.0000                                                                           | 
|    subtractor/genblk2_17_f3/cin                            Fall  1.4160 0.0000                                                                           | 
|    subtractor/genblk2_17_f3/i_0_1/B1         OAI21_X1      Fall  1.4160 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_17_f3/i_0_1/ZN         OAI21_X1      Rise  1.4470 0.0310 0.0200 0.354313 1.6642   2.01851           1       100                    | 
|    subtractor/genblk2_17_f3/i_0_0/A2         NAND2_X1      Rise  1.4470 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_17_f3/i_0_0/ZN         NAND2_X1      Fall  1.4730 0.0260 0.0150 0.638687 5.49384  6.13252           3       100                    | 
|    subtractor/genblk2_17_f3/cout                           Fall  1.4730 0.0000                                                                           | 
|    subtractor/genblk2_18_f3/cin                            Fall  1.4730 0.0000                                                                           | 
|    subtractor/genblk2_18_f3/i_0_1/B1         OAI21_X1      Fall  1.4730 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_18_f3/i_0_1/ZN         OAI21_X1      Rise  1.5030 0.0300 0.0190 0.262199 1.6642   1.9264            1       100                    | 
|    subtractor/genblk2_18_f3/i_0_0/A2         NAND2_X1      Rise  1.5030 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_18_f3/i_0_0/ZN         NAND2_X1      Fall  1.5290 0.0260 0.0150 0.604617 5.49384  6.09845           3       100                    | 
|    subtractor/genblk2_18_f3/cout                           Fall  1.5290 0.0000                                                                           | 
|    subtractor/genblk2_19_f3/cin                            Fall  1.5290 0.0000                                                                           | 
|    subtractor/genblk2_19_f3/i_0_1/B1         OAI21_X1      Fall  1.5290 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_19_f3/i_0_1/ZN         OAI21_X1      Rise  1.5600 0.0310 0.0200 0.319685 1.6642   1.98388           1       100                    | 
|    subtractor/genblk2_19_f3/i_0_0/A2         NAND2_X1      Rise  1.5600 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_19_f3/i_0_0/ZN         NAND2_X1      Fall  1.5870 0.0270 0.0150 0.830675 5.49384  6.32451           3       100                    | 
|    subtractor/genblk2_19_f3/cout                           Fall  1.5870 0.0000                                                                           | 
|    subtractor/genblk2_20_f3/cin                            Fall  1.5870 0.0000                                                                           | 
|    subtractor/genblk2_20_f3/i_0_1/B1         OAI21_X1      Fall  1.5870 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_20_f3/i_0_1/ZN         OAI21_X1      Rise  1.6180 0.0310 0.0200 0.391407 1.6642   2.05561           1       100                    | 
|    subtractor/genblk2_20_f3/i_0_0/A2         NAND2_X1      Rise  1.6180 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_20_f3/i_0_0/ZN         NAND2_X1      Fall  1.6450 0.0270 0.0150 0.792716 5.49384  6.28655           3       100                    | 
|    subtractor/genblk2_20_f3/cout                           Fall  1.6450 0.0000                                                                           | 
|    subtractor/genblk2_21_f3/cin                            Fall  1.6450 0.0000                                                                           | 
|    subtractor/genblk2_21_f3/i_0_1/B1         OAI21_X1      Fall  1.6450 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_21_f3/i_0_1/ZN         OAI21_X1      Rise  1.6760 0.0310 0.0200 0.371783 1.6642   2.03598           1       100                    | 
|    subtractor/genblk2_21_f3/i_0_0/A2         NAND2_X1      Rise  1.6760 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_21_f3/i_0_0/ZN         NAND2_X1      Fall  1.7020 0.0260 0.0150 0.758619 5.49384  6.25246           3       100                    | 
|    subtractor/genblk2_21_f3/cout                           Fall  1.7020 0.0000                                                                           | 
|    subtractor/genblk2_22_f3/cin                            Fall  1.7020 0.0000                                                                           | 
|    subtractor/genblk2_22_f3/i_0_1/B1         OAI21_X1      Fall  1.7020 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_22_f3/i_0_1/ZN         OAI21_X1      Rise  1.7330 0.0310 0.0200 0.318703 1.6642   1.9829            1       100                    | 
|    subtractor/genblk2_22_f3/i_0_0/A2         NAND2_X1      Rise  1.7330 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_22_f3/i_0_0/ZN         NAND2_X1      Fall  1.7600 0.0270 0.0150 0.91387  5.49384  6.40771           3       100                    | 
|    subtractor/genblk2_22_f3/cout                           Fall  1.7600 0.0000                                                                           | 
|    subtractor/genblk2_23_f3/cin                            Fall  1.7600 0.0000                                                                           | 
|    subtractor/genblk2_23_f3/i_0_1/B1         OAI21_X1      Fall  1.7600 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_23_f3/i_0_1/ZN         OAI21_X1      Rise  1.7900 0.0300 0.0190 0.217759 1.6642   1.88196           1       100                    | 
|    subtractor/genblk2_23_f3/i_0_0/A2         NAND2_X1      Rise  1.7900 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_23_f3/i_0_0/ZN         NAND2_X1      Fall  1.8170 0.0270 0.0150 0.991968 5.49384  6.4858            3       100                    | 
|    subtractor/genblk2_23_f3/cout                           Fall  1.8170 0.0000                                                                           | 
|    subtractor/genblk2_24_f3/cin                            Fall  1.8170 0.0000                                                                           | 
|    subtractor/genblk2_24_f3/i_0_1/B1         OAI21_X1      Fall  1.8170 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_24_f3/i_0_1/ZN         OAI21_X1      Rise  1.8480 0.0310 0.0200 0.395681 1.6642   2.05988           1       100                    | 
|    subtractor/genblk2_24_f3/i_0_0/A2         NAND2_X1      Rise  1.8480 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_24_f3/i_0_0/ZN         NAND2_X1      Fall  1.8750 0.0270 0.0150 0.76524  5.49384  6.25908           3       100                    | 
|    subtractor/genblk2_24_f3/cout                           Fall  1.8750 0.0000                                                                           | 
|    subtractor/genblk2_25_f3/cin                            Fall  1.8750 0.0000                                                                           | 
|    subtractor/genblk2_25_f3/i_0_1/B1         OAI21_X1      Fall  1.8750 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_25_f3/i_0_1/ZN         OAI21_X1      Rise  1.9050 0.0300 0.0200 0.278117 1.6642   1.94232           1       100                    | 
|    subtractor/genblk2_25_f3/i_0_0/A2         NAND2_X1      Rise  1.9050 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_25_f3/i_0_0/ZN         NAND2_X1      Fall  1.9310 0.0260 0.0150 0.583389 5.49384  6.07723           3       100                    | 
|    subtractor/genblk2_25_f3/cout                           Fall  1.9310 0.0000                                                                           | 
|    subtractor/genblk2_26_f3/cin                            Fall  1.9310 0.0000                                                                           | 
|    subtractor/genblk2_26_f3/i_0_3/A          XNOR2_X1      Fall  1.9310 0.0000 0.0150          2.12585                                                   | 
|    subtractor/genblk2_26_f3/i_0_3/ZN         XNOR2_X1      Fall  1.9740 0.0430 0.0180 0.214814 2.57361  2.78842           1       100                    | 
|    subtractor/genblk2_26_f3/i_0_2/B          XNOR2_X1      Fall  1.9740 0.0000 0.0180          2.36817                                                   | 
|    subtractor/genblk2_26_f3/i_0_2/ZN         XNOR2_X1      Fall  2.0170 0.0430 0.0120 0.316288 1.57913  1.89542           1       100                    | 
|    subtractor/genblk2_26_f3/sum                            Fall  2.0170 0.0000                                                                           | 
|    subtractor/sum[27]                                      Fall  2.0170 0.0000                                                                           | 
|    i_0_1_68/B1                               AOI222_X1     Fall  2.0170 0.0000 0.0120          1.47422                                                   | 
|    i_0_1_68/ZN                               AOI222_X1     Rise  2.0950 0.0780 0.0510 0.231252 1.70023  1.93148           1       100                    | 
|    i_0_1_67/A                                INV_X1        Rise  2.0950 0.0000 0.0510          1.70023                                                   | 
|    i_0_1_67/ZN                               INV_X1        Fall  2.1040 0.0090 0.0110 0.287338 1.14029  1.42763           1       100                    | 
|    A_reg[26]/D                               DFF_X1        Fall  2.1040 0.0000 0.0110          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[26]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_9/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_9/Z        CLKBUF_X3     Rise  0.1910 0.0690 0.0450 26.5487  27.4061  53.9548           32      100      F    K        | 
|    A_reg[26]/CK             DFF_X1        Rise  0.1930 0.0020 0.0450          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1930 4.1930 | 
| library setup check                      | -0.0260 4.1670 | 
| data required time                       |  4.1670        | 
|                                          |                | 
| data required time                       |  4.1670        | 
| data arrival time                        | -2.1040        | 
| pessimism                                |  0.0040        | 
|                                          |                | 
| slack                                    |  2.0670        | 
-------------------------------------------------------------


 Timing Path to A_reg[25]/D 
  
 Path Start Point : f8_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : A_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                     Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                                    Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A                  CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z                  CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                                    Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A                       CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z                       CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_f8_reg/CK                        CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_f8_reg/GCK                       CLKGATETST_X8 Rise  0.1250 0.0280 0.0060 1.30901  1.42116  2.73017           1       100      FA   K        | 
|    CTS_L4_c_tid1_8/A                         CLKBUF_X3     Rise  0.1250 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid1_8/Z                         CLKBUF_X3     Rise  0.2020 0.0770 0.0520 32.9477  30.3889  63.3366           32      100      F    K        | 
| Data Path:                                                                                                                                               | 
|    f8_reg[0]/CK                              DFF_X1        Rise  0.2040 0.0020 0.0520          0.949653                                    F             | 
|    f8_reg[0]/Q                               DFF_X1        Fall  0.3160 0.1120 0.0180 2.20989  11.5641  13.774            7       100      F             | 
|    i_0_0/f8[0]                                             Fall  0.3160 0.0000                                                                           | 
|    i_0_0/i_60/A3                             OR3_X1        Fall  0.3160 0.0000 0.0180          0.895841                                                  | 
|    i_0_0/i_60/ZN                             OR3_X1        Fall  0.4080 0.0920 0.0170 0.578824 4.27641  4.85524           3       100                    | 
|    i_0_0/i_1/A1                              AND2_X1       Fall  0.4080 0.0000 0.0170          0.874832                                                  | 
|    i_0_0/i_1/ZN                              AND2_X1       Fall  0.4440 0.0360 0.0080 0.427921 3.3296   3.75752           2       100                    | 
|    i_0_0/p_0[2]                                            Fall  0.4440 0.0000                                                                           | 
|    subtractor/b[2]                                         Fall  0.4440 0.0000                                                                           | 
|    subtractor/genblk1_2_fulladder_f1/y                     Fall  0.4440 0.0000                                                                           | 
|    subtractor/genblk1_2_fulladder_f1/i_0_0/B XOR2_X1       Fall  0.4440 0.0000 0.0080          2.41145                                                   | 
|    subtractor/genblk1_2_fulladder_f1/i_0_0/Z XOR2_X1       Fall  0.5070 0.0630 0.0180 0.657917 5.8097   6.46762           3       100                    | 
|    subtractor/genblk1_2_fulladder_f1/sum                   Fall  0.5070 0.0000                                                                           | 
|    subtractor/genblk2_1_f3/x                               Fall  0.5070 0.0000                                                                           | 
|    subtractor/genblk2_1_f3/i_0_1/B2          OAI21_X1      Fall  0.5070 0.0000 0.0180          1.55833                                                   | 
|    subtractor/genblk2_1_f3/i_0_1/ZN          OAI21_X1      Rise  0.5440 0.0370 0.0200 0.340197 1.6642   2.0044            1       100                    | 
|    subtractor/genblk2_1_f3/i_0_0/A2          NAND2_X1      Rise  0.5440 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_1_f3/i_0_0/ZN          NAND2_X1      Fall  0.5710 0.0270 0.0150 1.03022  5.49384  6.52406           3       100                    | 
|    subtractor/genblk2_1_f3/cout                            Fall  0.5710 0.0000                                                                           | 
|    subtractor/genblk2_2_f3/cin                             Fall  0.5710 0.0000                                                                           | 
|    subtractor/genblk2_2_f3/i_0_1/B1          OAI21_X1      Fall  0.5710 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_2_f3/i_0_1/ZN          OAI21_X1      Rise  0.6010 0.0300 0.0200 0.275987 1.6642   1.94019           1       100                    | 
|    subtractor/genblk2_2_f3/i_0_0/A2          NAND2_X1      Rise  0.6010 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_2_f3/i_0_0/ZN          NAND2_X1      Fall  0.6280 0.0270 0.0150 0.884713 5.49384  6.37855           3       100                    | 
|    subtractor/genblk2_2_f3/cout                            Fall  0.6280 0.0000                                                                           | 
|    subtractor/genblk2_3_f3/cin                             Fall  0.6280 0.0000                                                                           | 
|    subtractor/genblk2_3_f3/i_0_1/B1          OAI21_X1      Fall  0.6280 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_3_f3/i_0_1/ZN          OAI21_X1      Rise  0.6580 0.0300 0.0190 0.157216 1.6642   1.82141           1       100                    | 
|    subtractor/genblk2_3_f3/i_0_0/A2          NAND2_X1      Rise  0.6580 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_3_f3/i_0_0/ZN          NAND2_X1      Fall  0.6840 0.0260 0.0140 0.492903 5.49384  5.98674           3       100                    | 
|    subtractor/genblk2_3_f3/cout                            Fall  0.6840 0.0000                                                                           | 
|    subtractor/genblk2_4_f3/cin                             Fall  0.6840 0.0000                                                                           | 
|    subtractor/genblk2_4_f3/i_0_1/B1          OAI21_X1      Fall  0.6840 0.0000 0.0140          1.45983                                                   | 
|    subtractor/genblk2_4_f3/i_0_1/ZN          OAI21_X1      Rise  0.7140 0.0300 0.0190 0.205906 1.6642   1.87011           1       100                    | 
|    subtractor/genblk2_4_f3/i_0_0/A2          NAND2_X1      Rise  0.7140 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_4_f3/i_0_0/ZN          NAND2_X1      Fall  0.7400 0.0260 0.0150 0.848593 5.49384  6.34243           3       100                    | 
|    subtractor/genblk2_4_f3/cout                            Fall  0.7400 0.0000                                                                           | 
|    subtractor/genblk2_5_f3/cin                             Fall  0.7400 0.0000                                                                           | 
|    subtractor/genblk2_5_f3/i_0_1/B1          OAI21_X1      Fall  0.7400 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_5_f3/i_0_1/ZN          OAI21_X1      Rise  0.7700 0.0300 0.0190 0.174943 1.6642   1.83914           1       100                    | 
|    subtractor/genblk2_5_f3/i_0_0/A2          NAND2_X1      Rise  0.7700 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_5_f3/i_0_0/ZN          NAND2_X1      Fall  0.7960 0.0260 0.0140 0.577083 5.49384  6.07092           3       100                    | 
|    subtractor/genblk2_5_f3/cout                            Fall  0.7960 0.0000                                                                           | 
|    subtractor/genblk2_6_f3/cin                             Fall  0.7960 0.0000                                                                           | 
|    subtractor/genblk2_6_f3/i_0_1/B1          OAI21_X1      Fall  0.7960 0.0000 0.0140          1.45983                                                   | 
|    subtractor/genblk2_6_f3/i_0_1/ZN          OAI21_X1      Rise  0.8260 0.0300 0.0190 0.251651 1.6642   1.91585           1       100                    | 
|    subtractor/genblk2_6_f3/i_0_0/A2          NAND2_X1      Rise  0.8260 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_6_f3/i_0_0/ZN          NAND2_X1      Fall  0.8520 0.0260 0.0150 0.71845  5.49384  6.21229           3       100                    | 
|    subtractor/genblk2_6_f3/cout                            Fall  0.8520 0.0000                                                                           | 
|    subtractor/genblk2_7_f3/cin                             Fall  0.8520 0.0000                                                                           | 
|    subtractor/genblk2_7_f3/i_0_1/B1          OAI21_X1      Fall  0.8520 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_7_f3/i_0_1/ZN          OAI21_X1      Rise  0.8830 0.0310 0.0210 0.504565 1.6642   2.16876           1       100                    | 
|    subtractor/genblk2_7_f3/i_0_0/A2          NAND2_X1      Rise  0.8830 0.0000 0.0210          1.6642                                                    | 
|    subtractor/genblk2_7_f3/i_0_0/ZN          NAND2_X1      Fall  0.9090 0.0260 0.0150 0.524364 5.49384  6.0182            3       100                    | 
|    subtractor/genblk2_7_f3/cout                            Fall  0.9090 0.0000                                                                           | 
|    subtractor/genblk2_8_f3/cin                             Fall  0.9090 0.0000                                                                           | 
|    subtractor/genblk2_8_f3/i_0_1/B1          OAI21_X1      Fall  0.9090 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_8_f3/i_0_1/ZN          OAI21_X1      Rise  0.9390 0.0300 0.0190 0.169043 1.6642   1.83324           1       100                    | 
|    subtractor/genblk2_8_f3/i_0_0/A2          NAND2_X1      Rise  0.9390 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_8_f3/i_0_0/ZN          NAND2_X1      Fall  0.9650 0.0260 0.0150 0.691041 5.49384  6.18488           3       100                    | 
|    subtractor/genblk2_8_f3/cout                            Fall  0.9650 0.0000                                                                           | 
|    subtractor/genblk2_9_f3/cin                             Fall  0.9650 0.0000                                                                           | 
|    subtractor/genblk2_9_f3/i_0_1/B1          OAI21_X1      Fall  0.9650 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_9_f3/i_0_1/ZN          OAI21_X1      Rise  0.9950 0.0300 0.0200 0.279884 1.6642   1.94408           1       100                    | 
|    subtractor/genblk2_9_f3/i_0_0/A2          NAND2_X1      Rise  0.9950 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_9_f3/i_0_0/ZN          NAND2_X1      Fall  1.0210 0.0260 0.0150 0.617367 5.49384  6.1112            3       100                    | 
|    subtractor/genblk2_9_f3/cout                            Fall  1.0210 0.0000                                                                           | 
|    subtractor/genblk2_10_f3/cin                            Fall  1.0210 0.0000                                                                           | 
|    subtractor/genblk2_10_f3/i_0_1/B1         OAI21_X1      Fall  1.0210 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_10_f3/i_0_1/ZN         OAI21_X1      Rise  1.0510 0.0300 0.0190 0.256645 1.6642   1.92084           1       100                    | 
|    subtractor/genblk2_10_f3/i_0_0/A2         NAND2_X1      Rise  1.0510 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_10_f3/i_0_0/ZN         NAND2_X1      Fall  1.0770 0.0260 0.0150 0.794255 5.49384  6.28809           3       100                    | 
|    subtractor/genblk2_10_f3/cout                           Fall  1.0770 0.0000                                                                           | 
|    subtractor/genblk2_11_f3/cin                            Fall  1.0770 0.0000                                                                           | 
|    subtractor/genblk2_11_f3/i_0_1/B1         OAI21_X1      Fall  1.0770 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_11_f3/i_0_1/ZN         OAI21_X1      Rise  1.1080 0.0310 0.0200 0.361395 1.6642   2.02559           1       100                    | 
|    subtractor/genblk2_11_f3/i_0_0/A2         NAND2_X1      Rise  1.1080 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_11_f3/i_0_0/ZN         NAND2_X1      Fall  1.1350 0.0270 0.0150 0.816396 5.49384  6.31023           3       100                    | 
|    subtractor/genblk2_11_f3/cout                           Fall  1.1350 0.0000                                                                           | 
|    subtractor/genblk2_12_f3/cin                            Fall  1.1350 0.0000                                                                           | 
|    subtractor/genblk2_12_f3/i_0_1/B1         OAI21_X1      Fall  1.1350 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_12_f3/i_0_1/ZN         OAI21_X1      Rise  1.1650 0.0300 0.0200 0.28111  1.6642   1.94531           1       100                    | 
|    subtractor/genblk2_12_f3/i_0_0/A2         NAND2_X1      Rise  1.1650 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_12_f3/i_0_0/ZN         NAND2_X1      Fall  1.1910 0.0260 0.0150 0.670261 5.49384  6.1641            3       100                    | 
|    subtractor/genblk2_12_f3/cout                           Fall  1.1910 0.0000                                                                           | 
|    subtractor/genblk2_13_f3/cin                            Fall  1.1910 0.0000                                                                           | 
|    subtractor/genblk2_13_f3/i_0_1/B1         OAI21_X1      Fall  1.1910 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_13_f3/i_0_1/ZN         OAI21_X1      Rise  1.2210 0.0300 0.0190 0.259037 1.6642   1.92324           1       100                    | 
|    subtractor/genblk2_13_f3/i_0_0/A2         NAND2_X1      Rise  1.2210 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_13_f3/i_0_0/ZN         NAND2_X1      Fall  1.2470 0.0260 0.0150 0.788949 5.49384  6.28279           3       100                    | 
|    subtractor/genblk2_13_f3/cout                           Fall  1.2470 0.0000                                                                           | 
|    subtractor/genblk2_14_f3/cin                            Fall  1.2470 0.0000                                                                           | 
|    subtractor/genblk2_14_f3/i_0_1/B1         OAI21_X1      Fall  1.2470 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_14_f3/i_0_1/ZN         OAI21_X1      Rise  1.2780 0.0310 0.0200 0.33218  1.6642   1.99638           1       100                    | 
|    subtractor/genblk2_14_f3/i_0_0/A2         NAND2_X1      Rise  1.2780 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_14_f3/i_0_0/ZN         NAND2_X1      Fall  1.3040 0.0260 0.0150 0.67696  5.49384  6.1708            3       100                    | 
|    subtractor/genblk2_14_f3/cout                           Fall  1.3040 0.0000                                                                           | 
|    subtractor/genblk2_15_f3/cin                            Fall  1.3040 0.0000                                                                           | 
|    subtractor/genblk2_15_f3/i_0_1/B1         OAI21_X1      Fall  1.3040 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_15_f3/i_0_1/ZN         OAI21_X1      Rise  1.3340 0.0300 0.0200 0.25928  1.6642   1.92348           1       100                    | 
|    subtractor/genblk2_15_f3/i_0_0/A2         NAND2_X1      Rise  1.3340 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_15_f3/i_0_0/ZN         NAND2_X1      Fall  1.3600 0.0260 0.0150 0.599032 5.49384  6.09287           3       100                    | 
|    subtractor/genblk2_15_f3/cout                           Fall  1.3600 0.0000                                                                           | 
|    subtractor/genblk2_16_f3/cin                            Fall  1.3600 0.0000                                                                           | 
|    subtractor/genblk2_16_f3/i_0_1/B1         OAI21_X1      Fall  1.3600 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_16_f3/i_0_1/ZN         OAI21_X1      Rise  1.3900 0.0300 0.0190 0.255721 1.6642   1.91992           1       100                    | 
|    subtractor/genblk2_16_f3/i_0_0/A2         NAND2_X1      Rise  1.3900 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_16_f3/i_0_0/ZN         NAND2_X1      Fall  1.4160 0.0260 0.0150 0.840724 5.49384  6.33456           3       100                    | 
|    subtractor/genblk2_16_f3/cout                           Fall  1.4160 0.0000                                                                           | 
|    subtractor/genblk2_17_f3/cin                            Fall  1.4160 0.0000                                                                           | 
|    subtractor/genblk2_17_f3/i_0_1/B1         OAI21_X1      Fall  1.4160 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_17_f3/i_0_1/ZN         OAI21_X1      Rise  1.4470 0.0310 0.0200 0.354313 1.6642   2.01851           1       100                    | 
|    subtractor/genblk2_17_f3/i_0_0/A2         NAND2_X1      Rise  1.4470 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_17_f3/i_0_0/ZN         NAND2_X1      Fall  1.4730 0.0260 0.0150 0.638687 5.49384  6.13252           3       100                    | 
|    subtractor/genblk2_17_f3/cout                           Fall  1.4730 0.0000                                                                           | 
|    subtractor/genblk2_18_f3/cin                            Fall  1.4730 0.0000                                                                           | 
|    subtractor/genblk2_18_f3/i_0_1/B1         OAI21_X1      Fall  1.4730 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_18_f3/i_0_1/ZN         OAI21_X1      Rise  1.5030 0.0300 0.0190 0.262199 1.6642   1.9264            1       100                    | 
|    subtractor/genblk2_18_f3/i_0_0/A2         NAND2_X1      Rise  1.5030 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_18_f3/i_0_0/ZN         NAND2_X1      Fall  1.5290 0.0260 0.0150 0.604617 5.49384  6.09845           3       100                    | 
|    subtractor/genblk2_18_f3/cout                           Fall  1.5290 0.0000                                                                           | 
|    subtractor/genblk2_19_f3/cin                            Fall  1.5290 0.0000                                                                           | 
|    subtractor/genblk2_19_f3/i_0_1/B1         OAI21_X1      Fall  1.5290 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_19_f3/i_0_1/ZN         OAI21_X1      Rise  1.5600 0.0310 0.0200 0.319685 1.6642   1.98388           1       100                    | 
|    subtractor/genblk2_19_f3/i_0_0/A2         NAND2_X1      Rise  1.5600 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_19_f3/i_0_0/ZN         NAND2_X1      Fall  1.5870 0.0270 0.0150 0.830675 5.49384  6.32451           3       100                    | 
|    subtractor/genblk2_19_f3/cout                           Fall  1.5870 0.0000                                                                           | 
|    subtractor/genblk2_20_f3/cin                            Fall  1.5870 0.0000                                                                           | 
|    subtractor/genblk2_20_f3/i_0_1/B1         OAI21_X1      Fall  1.5870 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_20_f3/i_0_1/ZN         OAI21_X1      Rise  1.6180 0.0310 0.0200 0.391407 1.6642   2.05561           1       100                    | 
|    subtractor/genblk2_20_f3/i_0_0/A2         NAND2_X1      Rise  1.6180 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_20_f3/i_0_0/ZN         NAND2_X1      Fall  1.6450 0.0270 0.0150 0.792716 5.49384  6.28655           3       100                    | 
|    subtractor/genblk2_20_f3/cout                           Fall  1.6450 0.0000                                                                           | 
|    subtractor/genblk2_21_f3/cin                            Fall  1.6450 0.0000                                                                           | 
|    subtractor/genblk2_21_f3/i_0_1/B1         OAI21_X1      Fall  1.6450 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_21_f3/i_0_1/ZN         OAI21_X1      Rise  1.6760 0.0310 0.0200 0.371783 1.6642   2.03598           1       100                    | 
|    subtractor/genblk2_21_f3/i_0_0/A2         NAND2_X1      Rise  1.6760 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_21_f3/i_0_0/ZN         NAND2_X1      Fall  1.7020 0.0260 0.0150 0.758619 5.49384  6.25246           3       100                    | 
|    subtractor/genblk2_21_f3/cout                           Fall  1.7020 0.0000                                                                           | 
|    subtractor/genblk2_22_f3/cin                            Fall  1.7020 0.0000                                                                           | 
|    subtractor/genblk2_22_f3/i_0_1/B1         OAI21_X1      Fall  1.7020 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_22_f3/i_0_1/ZN         OAI21_X1      Rise  1.7330 0.0310 0.0200 0.318703 1.6642   1.9829            1       100                    | 
|    subtractor/genblk2_22_f3/i_0_0/A2         NAND2_X1      Rise  1.7330 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_22_f3/i_0_0/ZN         NAND2_X1      Fall  1.7600 0.0270 0.0150 0.91387  5.49384  6.40771           3       100                    | 
|    subtractor/genblk2_22_f3/cout                           Fall  1.7600 0.0000                                                                           | 
|    subtractor/genblk2_23_f3/cin                            Fall  1.7600 0.0000                                                                           | 
|    subtractor/genblk2_23_f3/i_0_1/B1         OAI21_X1      Fall  1.7600 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_23_f3/i_0_1/ZN         OAI21_X1      Rise  1.7900 0.0300 0.0190 0.217759 1.6642   1.88196           1       100                    | 
|    subtractor/genblk2_23_f3/i_0_0/A2         NAND2_X1      Rise  1.7900 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_23_f3/i_0_0/ZN         NAND2_X1      Fall  1.8170 0.0270 0.0150 0.991968 5.49384  6.4858            3       100                    | 
|    subtractor/genblk2_23_f3/cout                           Fall  1.8170 0.0000                                                                           | 
|    subtractor/genblk2_24_f3/cin                            Fall  1.8170 0.0000                                                                           | 
|    subtractor/genblk2_24_f3/i_0_1/B1         OAI21_X1      Fall  1.8170 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_24_f3/i_0_1/ZN         OAI21_X1      Rise  1.8480 0.0310 0.0200 0.395681 1.6642   2.05988           1       100                    | 
|    subtractor/genblk2_24_f3/i_0_0/A2         NAND2_X1      Rise  1.8480 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_24_f3/i_0_0/ZN         NAND2_X1      Fall  1.8750 0.0270 0.0150 0.76524  5.49384  6.25908           3       100                    | 
|    subtractor/genblk2_24_f3/cout                           Fall  1.8750 0.0000                                                                           | 
|    subtractor/genblk2_25_f3/cin                            Fall  1.8750 0.0000                                                                           | 
|    subtractor/genblk2_25_f3/i_0_3/A          XNOR2_X1      Fall  1.8750 0.0000 0.0150          2.12585                                                   | 
|    subtractor/genblk2_25_f3/i_0_3/ZN         XNOR2_X1      Fall  1.9180 0.0430 0.0180 0.288033 2.57361  2.86164           1       100                    | 
|    subtractor/genblk2_25_f3/i_0_2/B          XNOR2_X1      Fall  1.9180 0.0000 0.0180          2.36817                                                   | 
|    subtractor/genblk2_25_f3/i_0_2/ZN         XNOR2_X1      Fall  1.9610 0.0430 0.0120 0.302772 1.57913  1.8819            1       100                    | 
|    subtractor/genblk2_25_f3/sum                            Fall  1.9610 0.0000                                                                           | 
|    subtractor/sum[26]                                      Fall  1.9610 0.0000                                                                           | 
|    i_0_1_66/B1                               AOI222_X1     Fall  1.9610 0.0000 0.0120          1.47422                                                   | 
|    i_0_1_66/ZN                               AOI222_X1     Rise  2.0400 0.0790 0.0520 0.339377 1.70023  2.03961           1       100                    | 
|    i_0_1_65/A                                INV_X1        Rise  2.0400 0.0000 0.0520          1.70023                                                   | 
|    i_0_1_65/ZN                               INV_X1        Fall  2.0480 0.0080 0.0110 0.251974 1.14029  1.39226           1       100                    | 
|    A_reg[25]/D                               DFF_X1        Fall  2.0480 0.0000 0.0110          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[25]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_9/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_9/Z        CLKBUF_X3     Rise  0.1910 0.0690 0.0450 26.5487  27.4061  53.9548           32      100      F    K        | 
|    A_reg[25]/CK             DFF_X1        Rise  0.1920 0.0010 0.0450          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1920 4.1920 | 
| library setup check                      | -0.0260 4.1660 | 
| data required time                       |  4.1660        | 
|                                          |                | 
| data required time                       |  4.1660        | 
| data arrival time                        | -2.0480        | 
| pessimism                                |  0.0040        | 
|                                          |                | 
| slack                                    |  2.1220        | 
-------------------------------------------------------------


 Timing Path to A_reg[24]/D 
  
 Path Start Point : f8_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : A_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                     Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                                    Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A                  CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z                  CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                                    Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A                       CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z                       CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_f8_reg/CK                        CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_f8_reg/GCK                       CLKGATETST_X8 Rise  0.1250 0.0280 0.0060 1.30901  1.42116  2.73017           1       100      FA   K        | 
|    CTS_L4_c_tid1_8/A                         CLKBUF_X3     Rise  0.1250 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid1_8/Z                         CLKBUF_X3     Rise  0.2020 0.0770 0.0520 32.9477  30.3889  63.3366           32      100      F    K        | 
| Data Path:                                                                                                                                               | 
|    f8_reg[0]/CK                              DFF_X1        Rise  0.2040 0.0020 0.0520          0.949653                                    F             | 
|    f8_reg[0]/Q                               DFF_X1        Fall  0.3160 0.1120 0.0180 2.20989  11.5641  13.774            7       100      F             | 
|    i_0_0/f8[0]                                             Fall  0.3160 0.0000                                                                           | 
|    i_0_0/i_60/A3                             OR3_X1        Fall  0.3160 0.0000 0.0180          0.895841                                                  | 
|    i_0_0/i_60/ZN                             OR3_X1        Fall  0.4080 0.0920 0.0170 0.578824 4.27641  4.85524           3       100                    | 
|    i_0_0/i_1/A1                              AND2_X1       Fall  0.4080 0.0000 0.0170          0.874832                                                  | 
|    i_0_0/i_1/ZN                              AND2_X1       Fall  0.4440 0.0360 0.0080 0.427921 3.3296   3.75752           2       100                    | 
|    i_0_0/p_0[2]                                            Fall  0.4440 0.0000                                                                           | 
|    subtractor/b[2]                                         Fall  0.4440 0.0000                                                                           | 
|    subtractor/genblk1_2_fulladder_f1/y                     Fall  0.4440 0.0000                                                                           | 
|    subtractor/genblk1_2_fulladder_f1/i_0_0/B XOR2_X1       Fall  0.4440 0.0000 0.0080          2.41145                                                   | 
|    subtractor/genblk1_2_fulladder_f1/i_0_0/Z XOR2_X1       Fall  0.5070 0.0630 0.0180 0.657917 5.8097   6.46762           3       100                    | 
|    subtractor/genblk1_2_fulladder_f1/sum                   Fall  0.5070 0.0000                                                                           | 
|    subtractor/genblk2_1_f3/x                               Fall  0.5070 0.0000                                                                           | 
|    subtractor/genblk2_1_f3/i_0_1/B2          OAI21_X1      Fall  0.5070 0.0000 0.0180          1.55833                                                   | 
|    subtractor/genblk2_1_f3/i_0_1/ZN          OAI21_X1      Rise  0.5440 0.0370 0.0200 0.340197 1.6642   2.0044            1       100                    | 
|    subtractor/genblk2_1_f3/i_0_0/A2          NAND2_X1      Rise  0.5440 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_1_f3/i_0_0/ZN          NAND2_X1      Fall  0.5710 0.0270 0.0150 1.03022  5.49384  6.52406           3       100                    | 
|    subtractor/genblk2_1_f3/cout                            Fall  0.5710 0.0000                                                                           | 
|    subtractor/genblk2_2_f3/cin                             Fall  0.5710 0.0000                                                                           | 
|    subtractor/genblk2_2_f3/i_0_1/B1          OAI21_X1      Fall  0.5710 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_2_f3/i_0_1/ZN          OAI21_X1      Rise  0.6010 0.0300 0.0200 0.275987 1.6642   1.94019           1       100                    | 
|    subtractor/genblk2_2_f3/i_0_0/A2          NAND2_X1      Rise  0.6010 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_2_f3/i_0_0/ZN          NAND2_X1      Fall  0.6280 0.0270 0.0150 0.884713 5.49384  6.37855           3       100                    | 
|    subtractor/genblk2_2_f3/cout                            Fall  0.6280 0.0000                                                                           | 
|    subtractor/genblk2_3_f3/cin                             Fall  0.6280 0.0000                                                                           | 
|    subtractor/genblk2_3_f3/i_0_1/B1          OAI21_X1      Fall  0.6280 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_3_f3/i_0_1/ZN          OAI21_X1      Rise  0.6580 0.0300 0.0190 0.157216 1.6642   1.82141           1       100                    | 
|    subtractor/genblk2_3_f3/i_0_0/A2          NAND2_X1      Rise  0.6580 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_3_f3/i_0_0/ZN          NAND2_X1      Fall  0.6840 0.0260 0.0140 0.492903 5.49384  5.98674           3       100                    | 
|    subtractor/genblk2_3_f3/cout                            Fall  0.6840 0.0000                                                                           | 
|    subtractor/genblk2_4_f3/cin                             Fall  0.6840 0.0000                                                                           | 
|    subtractor/genblk2_4_f3/i_0_1/B1          OAI21_X1      Fall  0.6840 0.0000 0.0140          1.45983                                                   | 
|    subtractor/genblk2_4_f3/i_0_1/ZN          OAI21_X1      Rise  0.7140 0.0300 0.0190 0.205906 1.6642   1.87011           1       100                    | 
|    subtractor/genblk2_4_f3/i_0_0/A2          NAND2_X1      Rise  0.7140 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_4_f3/i_0_0/ZN          NAND2_X1      Fall  0.7400 0.0260 0.0150 0.848593 5.49384  6.34243           3       100                    | 
|    subtractor/genblk2_4_f3/cout                            Fall  0.7400 0.0000                                                                           | 
|    subtractor/genblk2_5_f3/cin                             Fall  0.7400 0.0000                                                                           | 
|    subtractor/genblk2_5_f3/i_0_1/B1          OAI21_X1      Fall  0.7400 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_5_f3/i_0_1/ZN          OAI21_X1      Rise  0.7700 0.0300 0.0190 0.174943 1.6642   1.83914           1       100                    | 
|    subtractor/genblk2_5_f3/i_0_0/A2          NAND2_X1      Rise  0.7700 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_5_f3/i_0_0/ZN          NAND2_X1      Fall  0.7960 0.0260 0.0140 0.577083 5.49384  6.07092           3       100                    | 
|    subtractor/genblk2_5_f3/cout                            Fall  0.7960 0.0000                                                                           | 
|    subtractor/genblk2_6_f3/cin                             Fall  0.7960 0.0000                                                                           | 
|    subtractor/genblk2_6_f3/i_0_1/B1          OAI21_X1      Fall  0.7960 0.0000 0.0140          1.45983                                                   | 
|    subtractor/genblk2_6_f3/i_0_1/ZN          OAI21_X1      Rise  0.8260 0.0300 0.0190 0.251651 1.6642   1.91585           1       100                    | 
|    subtractor/genblk2_6_f3/i_0_0/A2          NAND2_X1      Rise  0.8260 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_6_f3/i_0_0/ZN          NAND2_X1      Fall  0.8520 0.0260 0.0150 0.71845  5.49384  6.21229           3       100                    | 
|    subtractor/genblk2_6_f3/cout                            Fall  0.8520 0.0000                                                                           | 
|    subtractor/genblk2_7_f3/cin                             Fall  0.8520 0.0000                                                                           | 
|    subtractor/genblk2_7_f3/i_0_1/B1          OAI21_X1      Fall  0.8520 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_7_f3/i_0_1/ZN          OAI21_X1      Rise  0.8830 0.0310 0.0210 0.504565 1.6642   2.16876           1       100                    | 
|    subtractor/genblk2_7_f3/i_0_0/A2          NAND2_X1      Rise  0.8830 0.0000 0.0210          1.6642                                                    | 
|    subtractor/genblk2_7_f3/i_0_0/ZN          NAND2_X1      Fall  0.9090 0.0260 0.0150 0.524364 5.49384  6.0182            3       100                    | 
|    subtractor/genblk2_7_f3/cout                            Fall  0.9090 0.0000                                                                           | 
|    subtractor/genblk2_8_f3/cin                             Fall  0.9090 0.0000                                                                           | 
|    subtractor/genblk2_8_f3/i_0_1/B1          OAI21_X1      Fall  0.9090 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_8_f3/i_0_1/ZN          OAI21_X1      Rise  0.9390 0.0300 0.0190 0.169043 1.6642   1.83324           1       100                    | 
|    subtractor/genblk2_8_f3/i_0_0/A2          NAND2_X1      Rise  0.9390 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_8_f3/i_0_0/ZN          NAND2_X1      Fall  0.9650 0.0260 0.0150 0.691041 5.49384  6.18488           3       100                    | 
|    subtractor/genblk2_8_f3/cout                            Fall  0.9650 0.0000                                                                           | 
|    subtractor/genblk2_9_f3/cin                             Fall  0.9650 0.0000                                                                           | 
|    subtractor/genblk2_9_f3/i_0_1/B1          OAI21_X1      Fall  0.9650 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_9_f3/i_0_1/ZN          OAI21_X1      Rise  0.9950 0.0300 0.0200 0.279884 1.6642   1.94408           1       100                    | 
|    subtractor/genblk2_9_f3/i_0_0/A2          NAND2_X1      Rise  0.9950 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_9_f3/i_0_0/ZN          NAND2_X1      Fall  1.0210 0.0260 0.0150 0.617367 5.49384  6.1112            3       100                    | 
|    subtractor/genblk2_9_f3/cout                            Fall  1.0210 0.0000                                                                           | 
|    subtractor/genblk2_10_f3/cin                            Fall  1.0210 0.0000                                                                           | 
|    subtractor/genblk2_10_f3/i_0_1/B1         OAI21_X1      Fall  1.0210 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_10_f3/i_0_1/ZN         OAI21_X1      Rise  1.0510 0.0300 0.0190 0.256645 1.6642   1.92084           1       100                    | 
|    subtractor/genblk2_10_f3/i_0_0/A2         NAND2_X1      Rise  1.0510 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_10_f3/i_0_0/ZN         NAND2_X1      Fall  1.0770 0.0260 0.0150 0.794255 5.49384  6.28809           3       100                    | 
|    subtractor/genblk2_10_f3/cout                           Fall  1.0770 0.0000                                                                           | 
|    subtractor/genblk2_11_f3/cin                            Fall  1.0770 0.0000                                                                           | 
|    subtractor/genblk2_11_f3/i_0_1/B1         OAI21_X1      Fall  1.0770 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_11_f3/i_0_1/ZN         OAI21_X1      Rise  1.1080 0.0310 0.0200 0.361395 1.6642   2.02559           1       100                    | 
|    subtractor/genblk2_11_f3/i_0_0/A2         NAND2_X1      Rise  1.1080 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_11_f3/i_0_0/ZN         NAND2_X1      Fall  1.1350 0.0270 0.0150 0.816396 5.49384  6.31023           3       100                    | 
|    subtractor/genblk2_11_f3/cout                           Fall  1.1350 0.0000                                                                           | 
|    subtractor/genblk2_12_f3/cin                            Fall  1.1350 0.0000                                                                           | 
|    subtractor/genblk2_12_f3/i_0_1/B1         OAI21_X1      Fall  1.1350 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_12_f3/i_0_1/ZN         OAI21_X1      Rise  1.1650 0.0300 0.0200 0.28111  1.6642   1.94531           1       100                    | 
|    subtractor/genblk2_12_f3/i_0_0/A2         NAND2_X1      Rise  1.1650 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_12_f3/i_0_0/ZN         NAND2_X1      Fall  1.1910 0.0260 0.0150 0.670261 5.49384  6.1641            3       100                    | 
|    subtractor/genblk2_12_f3/cout                           Fall  1.1910 0.0000                                                                           | 
|    subtractor/genblk2_13_f3/cin                            Fall  1.1910 0.0000                                                                           | 
|    subtractor/genblk2_13_f3/i_0_1/B1         OAI21_X1      Fall  1.1910 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_13_f3/i_0_1/ZN         OAI21_X1      Rise  1.2210 0.0300 0.0190 0.259037 1.6642   1.92324           1       100                    | 
|    subtractor/genblk2_13_f3/i_0_0/A2         NAND2_X1      Rise  1.2210 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_13_f3/i_0_0/ZN         NAND2_X1      Fall  1.2470 0.0260 0.0150 0.788949 5.49384  6.28279           3       100                    | 
|    subtractor/genblk2_13_f3/cout                           Fall  1.2470 0.0000                                                                           | 
|    subtractor/genblk2_14_f3/cin                            Fall  1.2470 0.0000                                                                           | 
|    subtractor/genblk2_14_f3/i_0_1/B1         OAI21_X1      Fall  1.2470 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_14_f3/i_0_1/ZN         OAI21_X1      Rise  1.2780 0.0310 0.0200 0.33218  1.6642   1.99638           1       100                    | 
|    subtractor/genblk2_14_f3/i_0_0/A2         NAND2_X1      Rise  1.2780 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_14_f3/i_0_0/ZN         NAND2_X1      Fall  1.3040 0.0260 0.0150 0.67696  5.49384  6.1708            3       100                    | 
|    subtractor/genblk2_14_f3/cout                           Fall  1.3040 0.0000                                                                           | 
|    subtractor/genblk2_15_f3/cin                            Fall  1.3040 0.0000                                                                           | 
|    subtractor/genblk2_15_f3/i_0_1/B1         OAI21_X1      Fall  1.3040 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_15_f3/i_0_1/ZN         OAI21_X1      Rise  1.3340 0.0300 0.0200 0.25928  1.6642   1.92348           1       100                    | 
|    subtractor/genblk2_15_f3/i_0_0/A2         NAND2_X1      Rise  1.3340 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_15_f3/i_0_0/ZN         NAND2_X1      Fall  1.3600 0.0260 0.0150 0.599032 5.49384  6.09287           3       100                    | 
|    subtractor/genblk2_15_f3/cout                           Fall  1.3600 0.0000                                                                           | 
|    subtractor/genblk2_16_f3/cin                            Fall  1.3600 0.0000                                                                           | 
|    subtractor/genblk2_16_f3/i_0_1/B1         OAI21_X1      Fall  1.3600 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_16_f3/i_0_1/ZN         OAI21_X1      Rise  1.3900 0.0300 0.0190 0.255721 1.6642   1.91992           1       100                    | 
|    subtractor/genblk2_16_f3/i_0_0/A2         NAND2_X1      Rise  1.3900 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_16_f3/i_0_0/ZN         NAND2_X1      Fall  1.4160 0.0260 0.0150 0.840724 5.49384  6.33456           3       100                    | 
|    subtractor/genblk2_16_f3/cout                           Fall  1.4160 0.0000                                                                           | 
|    subtractor/genblk2_17_f3/cin                            Fall  1.4160 0.0000                                                                           | 
|    subtractor/genblk2_17_f3/i_0_1/B1         OAI21_X1      Fall  1.4160 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_17_f3/i_0_1/ZN         OAI21_X1      Rise  1.4470 0.0310 0.0200 0.354313 1.6642   2.01851           1       100                    | 
|    subtractor/genblk2_17_f3/i_0_0/A2         NAND2_X1      Rise  1.4470 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_17_f3/i_0_0/ZN         NAND2_X1      Fall  1.4730 0.0260 0.0150 0.638687 5.49384  6.13252           3       100                    | 
|    subtractor/genblk2_17_f3/cout                           Fall  1.4730 0.0000                                                                           | 
|    subtractor/genblk2_18_f3/cin                            Fall  1.4730 0.0000                                                                           | 
|    subtractor/genblk2_18_f3/i_0_1/B1         OAI21_X1      Fall  1.4730 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_18_f3/i_0_1/ZN         OAI21_X1      Rise  1.5030 0.0300 0.0190 0.262199 1.6642   1.9264            1       100                    | 
|    subtractor/genblk2_18_f3/i_0_0/A2         NAND2_X1      Rise  1.5030 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_18_f3/i_0_0/ZN         NAND2_X1      Fall  1.5290 0.0260 0.0150 0.604617 5.49384  6.09845           3       100                    | 
|    subtractor/genblk2_18_f3/cout                           Fall  1.5290 0.0000                                                                           | 
|    subtractor/genblk2_19_f3/cin                            Fall  1.5290 0.0000                                                                           | 
|    subtractor/genblk2_19_f3/i_0_1/B1         OAI21_X1      Fall  1.5290 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_19_f3/i_0_1/ZN         OAI21_X1      Rise  1.5600 0.0310 0.0200 0.319685 1.6642   1.98388           1       100                    | 
|    subtractor/genblk2_19_f3/i_0_0/A2         NAND2_X1      Rise  1.5600 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_19_f3/i_0_0/ZN         NAND2_X1      Fall  1.5870 0.0270 0.0150 0.830675 5.49384  6.32451           3       100                    | 
|    subtractor/genblk2_19_f3/cout                           Fall  1.5870 0.0000                                                                           | 
|    subtractor/genblk2_20_f3/cin                            Fall  1.5870 0.0000                                                                           | 
|    subtractor/genblk2_20_f3/i_0_1/B1         OAI21_X1      Fall  1.5870 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_20_f3/i_0_1/ZN         OAI21_X1      Rise  1.6180 0.0310 0.0200 0.391407 1.6642   2.05561           1       100                    | 
|    subtractor/genblk2_20_f3/i_0_0/A2         NAND2_X1      Rise  1.6180 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_20_f3/i_0_0/ZN         NAND2_X1      Fall  1.6450 0.0270 0.0150 0.792716 5.49384  6.28655           3       100                    | 
|    subtractor/genblk2_20_f3/cout                           Fall  1.6450 0.0000                                                                           | 
|    subtractor/genblk2_21_f3/cin                            Fall  1.6450 0.0000                                                                           | 
|    subtractor/genblk2_21_f3/i_0_1/B1         OAI21_X1      Fall  1.6450 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_21_f3/i_0_1/ZN         OAI21_X1      Rise  1.6760 0.0310 0.0200 0.371783 1.6642   2.03598           1       100                    | 
|    subtractor/genblk2_21_f3/i_0_0/A2         NAND2_X1      Rise  1.6760 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_21_f3/i_0_0/ZN         NAND2_X1      Fall  1.7020 0.0260 0.0150 0.758619 5.49384  6.25246           3       100                    | 
|    subtractor/genblk2_21_f3/cout                           Fall  1.7020 0.0000                                                                           | 
|    subtractor/genblk2_22_f3/cin                            Fall  1.7020 0.0000                                                                           | 
|    subtractor/genblk2_22_f3/i_0_1/B1         OAI21_X1      Fall  1.7020 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_22_f3/i_0_1/ZN         OAI21_X1      Rise  1.7330 0.0310 0.0200 0.318703 1.6642   1.9829            1       100                    | 
|    subtractor/genblk2_22_f3/i_0_0/A2         NAND2_X1      Rise  1.7330 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_22_f3/i_0_0/ZN         NAND2_X1      Fall  1.7600 0.0270 0.0150 0.91387  5.49384  6.40771           3       100                    | 
|    subtractor/genblk2_22_f3/cout                           Fall  1.7600 0.0000                                                                           | 
|    subtractor/genblk2_23_f3/cin                            Fall  1.7600 0.0000                                                                           | 
|    subtractor/genblk2_23_f3/i_0_1/B1         OAI21_X1      Fall  1.7600 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_23_f3/i_0_1/ZN         OAI21_X1      Rise  1.7900 0.0300 0.0190 0.217759 1.6642   1.88196           1       100                    | 
|    subtractor/genblk2_23_f3/i_0_0/A2         NAND2_X1      Rise  1.7900 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_23_f3/i_0_0/ZN         NAND2_X1      Fall  1.8170 0.0270 0.0150 0.991968 5.49384  6.4858            3       100                    | 
|    subtractor/genblk2_23_f3/cout                           Fall  1.8170 0.0000                                                                           | 
|    subtractor/genblk2_24_f3/cin                            Fall  1.8170 0.0000                                                                           | 
|    subtractor/genblk2_24_f3/i_0_3/A          XNOR2_X1      Fall  1.8170 0.0000 0.0150          2.12585                                                   | 
|    subtractor/genblk2_24_f3/i_0_3/ZN         XNOR2_X1      Fall  1.8600 0.0430 0.0180 0.330705 2.57361  2.90431           1       100                    | 
|    subtractor/genblk2_24_f3/i_0_2/B          XNOR2_X1      Fall  1.8600 0.0000 0.0180          2.36817                                                   | 
|    subtractor/genblk2_24_f3/i_0_2/ZN         XNOR2_X1      Fall  1.9040 0.0440 0.0120 0.461633 1.57913  2.04076           1       100                    | 
|    subtractor/genblk2_24_f3/sum                            Fall  1.9040 0.0000                                                                           | 
|    subtractor/sum[25]                                      Fall  1.9040 0.0000                                                                           | 
|    i_0_1_64/B1                               AOI222_X1     Fall  1.9040 0.0000 0.0120          1.47422                                                   | 
|    i_0_1_64/ZN                               AOI222_X1     Rise  1.9870 0.0830 0.0560 0.884301 1.70023  2.58453           1       100                    | 
|    i_0_1_63/A                                INV_X1        Rise  1.9870 0.0000 0.0560          1.70023                                                   | 
|    i_0_1_63/ZN                               INV_X1        Fall  1.9950 0.0080 0.0120 0.293203 1.14029  1.43349           1       100                    | 
|    A_reg[24]/D                               DFF_X1        Fall  1.9950 0.0000 0.0120          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[24]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_9/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_9/Z        CLKBUF_X3     Rise  0.1910 0.0690 0.0450 26.5487  27.4061  53.9548           32      100      F    K        | 
|    A_reg[24]/CK             DFF_X1        Rise  0.1920 0.0010 0.0450          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1920 4.1920 | 
| library setup check                      | -0.0270 4.1650 | 
| data required time                       |  4.1650        | 
|                                          |                | 
| data required time                       |  4.1650        | 
| data arrival time                        | -1.9950        | 
| pessimism                                |  0.0040        | 
|                                          |                | 
| slack                                    |  2.1740        | 
-------------------------------------------------------------


 Timing Path to A_reg[23]/D 
  
 Path Start Point : f8_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : A_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                     Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                                    Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A                  CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z                  CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                                    Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A                       CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z                       CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_f8_reg/CK                        CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_f8_reg/GCK                       CLKGATETST_X8 Rise  0.1250 0.0280 0.0060 1.30901  1.42116  2.73017           1       100      FA   K        | 
|    CTS_L4_c_tid1_8/A                         CLKBUF_X3     Rise  0.1250 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid1_8/Z                         CLKBUF_X3     Rise  0.2020 0.0770 0.0520 32.9477  30.3889  63.3366           32      100      F    K        | 
| Data Path:                                                                                                                                               | 
|    f8_reg[0]/CK                              DFF_X1        Rise  0.2040 0.0020 0.0520          0.949653                                    F             | 
|    f8_reg[0]/Q                               DFF_X1        Fall  0.3160 0.1120 0.0180 2.20989  11.5641  13.774            7       100      F             | 
|    i_0_0/f8[0]                                             Fall  0.3160 0.0000                                                                           | 
|    i_0_0/i_60/A3                             OR3_X1        Fall  0.3160 0.0000 0.0180          0.895841                                                  | 
|    i_0_0/i_60/ZN                             OR3_X1        Fall  0.4080 0.0920 0.0170 0.578824 4.27641  4.85524           3       100                    | 
|    i_0_0/i_1/A1                              AND2_X1       Fall  0.4080 0.0000 0.0170          0.874832                                                  | 
|    i_0_0/i_1/ZN                              AND2_X1       Fall  0.4440 0.0360 0.0080 0.427921 3.3296   3.75752           2       100                    | 
|    i_0_0/p_0[2]                                            Fall  0.4440 0.0000                                                                           | 
|    subtractor/b[2]                                         Fall  0.4440 0.0000                                                                           | 
|    subtractor/genblk1_2_fulladder_f1/y                     Fall  0.4440 0.0000                                                                           | 
|    subtractor/genblk1_2_fulladder_f1/i_0_0/B XOR2_X1       Fall  0.4440 0.0000 0.0080          2.41145                                                   | 
|    subtractor/genblk1_2_fulladder_f1/i_0_0/Z XOR2_X1       Fall  0.5070 0.0630 0.0180 0.657917 5.8097   6.46762           3       100                    | 
|    subtractor/genblk1_2_fulladder_f1/sum                   Fall  0.5070 0.0000                                                                           | 
|    subtractor/genblk2_1_f3/x                               Fall  0.5070 0.0000                                                                           | 
|    subtractor/genblk2_1_f3/i_0_1/B2          OAI21_X1      Fall  0.5070 0.0000 0.0180          1.55833                                                   | 
|    subtractor/genblk2_1_f3/i_0_1/ZN          OAI21_X1      Rise  0.5440 0.0370 0.0200 0.340197 1.6642   2.0044            1       100                    | 
|    subtractor/genblk2_1_f3/i_0_0/A2          NAND2_X1      Rise  0.5440 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_1_f3/i_0_0/ZN          NAND2_X1      Fall  0.5710 0.0270 0.0150 1.03022  5.49384  6.52406           3       100                    | 
|    subtractor/genblk2_1_f3/cout                            Fall  0.5710 0.0000                                                                           | 
|    subtractor/genblk2_2_f3/cin                             Fall  0.5710 0.0000                                                                           | 
|    subtractor/genblk2_2_f3/i_0_1/B1          OAI21_X1      Fall  0.5710 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_2_f3/i_0_1/ZN          OAI21_X1      Rise  0.6010 0.0300 0.0200 0.275987 1.6642   1.94019           1       100                    | 
|    subtractor/genblk2_2_f3/i_0_0/A2          NAND2_X1      Rise  0.6010 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_2_f3/i_0_0/ZN          NAND2_X1      Fall  0.6280 0.0270 0.0150 0.884713 5.49384  6.37855           3       100                    | 
|    subtractor/genblk2_2_f3/cout                            Fall  0.6280 0.0000                                                                           | 
|    subtractor/genblk2_3_f3/cin                             Fall  0.6280 0.0000                                                                           | 
|    subtractor/genblk2_3_f3/i_0_1/B1          OAI21_X1      Fall  0.6280 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_3_f3/i_0_1/ZN          OAI21_X1      Rise  0.6580 0.0300 0.0190 0.157216 1.6642   1.82141           1       100                    | 
|    subtractor/genblk2_3_f3/i_0_0/A2          NAND2_X1      Rise  0.6580 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_3_f3/i_0_0/ZN          NAND2_X1      Fall  0.6840 0.0260 0.0140 0.492903 5.49384  5.98674           3       100                    | 
|    subtractor/genblk2_3_f3/cout                            Fall  0.6840 0.0000                                                                           | 
|    subtractor/genblk2_4_f3/cin                             Fall  0.6840 0.0000                                                                           | 
|    subtractor/genblk2_4_f3/i_0_1/B1          OAI21_X1      Fall  0.6840 0.0000 0.0140          1.45983                                                   | 
|    subtractor/genblk2_4_f3/i_0_1/ZN          OAI21_X1      Rise  0.7140 0.0300 0.0190 0.205906 1.6642   1.87011           1       100                    | 
|    subtractor/genblk2_4_f3/i_0_0/A2          NAND2_X1      Rise  0.7140 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_4_f3/i_0_0/ZN          NAND2_X1      Fall  0.7400 0.0260 0.0150 0.848593 5.49384  6.34243           3       100                    | 
|    subtractor/genblk2_4_f3/cout                            Fall  0.7400 0.0000                                                                           | 
|    subtractor/genblk2_5_f3/cin                             Fall  0.7400 0.0000                                                                           | 
|    subtractor/genblk2_5_f3/i_0_1/B1          OAI21_X1      Fall  0.7400 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_5_f3/i_0_1/ZN          OAI21_X1      Rise  0.7700 0.0300 0.0190 0.174943 1.6642   1.83914           1       100                    | 
|    subtractor/genblk2_5_f3/i_0_0/A2          NAND2_X1      Rise  0.7700 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_5_f3/i_0_0/ZN          NAND2_X1      Fall  0.7960 0.0260 0.0140 0.577083 5.49384  6.07092           3       100                    | 
|    subtractor/genblk2_5_f3/cout                            Fall  0.7960 0.0000                                                                           | 
|    subtractor/genblk2_6_f3/cin                             Fall  0.7960 0.0000                                                                           | 
|    subtractor/genblk2_6_f3/i_0_1/B1          OAI21_X1      Fall  0.7960 0.0000 0.0140          1.45983                                                   | 
|    subtractor/genblk2_6_f3/i_0_1/ZN          OAI21_X1      Rise  0.8260 0.0300 0.0190 0.251651 1.6642   1.91585           1       100                    | 
|    subtractor/genblk2_6_f3/i_0_0/A2          NAND2_X1      Rise  0.8260 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_6_f3/i_0_0/ZN          NAND2_X1      Fall  0.8520 0.0260 0.0150 0.71845  5.49384  6.21229           3       100                    | 
|    subtractor/genblk2_6_f3/cout                            Fall  0.8520 0.0000                                                                           | 
|    subtractor/genblk2_7_f3/cin                             Fall  0.8520 0.0000                                                                           | 
|    subtractor/genblk2_7_f3/i_0_1/B1          OAI21_X1      Fall  0.8520 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_7_f3/i_0_1/ZN          OAI21_X1      Rise  0.8830 0.0310 0.0210 0.504565 1.6642   2.16876           1       100                    | 
|    subtractor/genblk2_7_f3/i_0_0/A2          NAND2_X1      Rise  0.8830 0.0000 0.0210          1.6642                                                    | 
|    subtractor/genblk2_7_f3/i_0_0/ZN          NAND2_X1      Fall  0.9090 0.0260 0.0150 0.524364 5.49384  6.0182            3       100                    | 
|    subtractor/genblk2_7_f3/cout                            Fall  0.9090 0.0000                                                                           | 
|    subtractor/genblk2_8_f3/cin                             Fall  0.9090 0.0000                                                                           | 
|    subtractor/genblk2_8_f3/i_0_1/B1          OAI21_X1      Fall  0.9090 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_8_f3/i_0_1/ZN          OAI21_X1      Rise  0.9390 0.0300 0.0190 0.169043 1.6642   1.83324           1       100                    | 
|    subtractor/genblk2_8_f3/i_0_0/A2          NAND2_X1      Rise  0.9390 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_8_f3/i_0_0/ZN          NAND2_X1      Fall  0.9650 0.0260 0.0150 0.691041 5.49384  6.18488           3       100                    | 
|    subtractor/genblk2_8_f3/cout                            Fall  0.9650 0.0000                                                                           | 
|    subtractor/genblk2_9_f3/cin                             Fall  0.9650 0.0000                                                                           | 
|    subtractor/genblk2_9_f3/i_0_1/B1          OAI21_X1      Fall  0.9650 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_9_f3/i_0_1/ZN          OAI21_X1      Rise  0.9950 0.0300 0.0200 0.279884 1.6642   1.94408           1       100                    | 
|    subtractor/genblk2_9_f3/i_0_0/A2          NAND2_X1      Rise  0.9950 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_9_f3/i_0_0/ZN          NAND2_X1      Fall  1.0210 0.0260 0.0150 0.617367 5.49384  6.1112            3       100                    | 
|    subtractor/genblk2_9_f3/cout                            Fall  1.0210 0.0000                                                                           | 
|    subtractor/genblk2_10_f3/cin                            Fall  1.0210 0.0000                                                                           | 
|    subtractor/genblk2_10_f3/i_0_1/B1         OAI21_X1      Fall  1.0210 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_10_f3/i_0_1/ZN         OAI21_X1      Rise  1.0510 0.0300 0.0190 0.256645 1.6642   1.92084           1       100                    | 
|    subtractor/genblk2_10_f3/i_0_0/A2         NAND2_X1      Rise  1.0510 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_10_f3/i_0_0/ZN         NAND2_X1      Fall  1.0770 0.0260 0.0150 0.794255 5.49384  6.28809           3       100                    | 
|    subtractor/genblk2_10_f3/cout                           Fall  1.0770 0.0000                                                                           | 
|    subtractor/genblk2_11_f3/cin                            Fall  1.0770 0.0000                                                                           | 
|    subtractor/genblk2_11_f3/i_0_1/B1         OAI21_X1      Fall  1.0770 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_11_f3/i_0_1/ZN         OAI21_X1      Rise  1.1080 0.0310 0.0200 0.361395 1.6642   2.02559           1       100                    | 
|    subtractor/genblk2_11_f3/i_0_0/A2         NAND2_X1      Rise  1.1080 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_11_f3/i_0_0/ZN         NAND2_X1      Fall  1.1350 0.0270 0.0150 0.816396 5.49384  6.31023           3       100                    | 
|    subtractor/genblk2_11_f3/cout                           Fall  1.1350 0.0000                                                                           | 
|    subtractor/genblk2_12_f3/cin                            Fall  1.1350 0.0000                                                                           | 
|    subtractor/genblk2_12_f3/i_0_1/B1         OAI21_X1      Fall  1.1350 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_12_f3/i_0_1/ZN         OAI21_X1      Rise  1.1650 0.0300 0.0200 0.28111  1.6642   1.94531           1       100                    | 
|    subtractor/genblk2_12_f3/i_0_0/A2         NAND2_X1      Rise  1.1650 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_12_f3/i_0_0/ZN         NAND2_X1      Fall  1.1910 0.0260 0.0150 0.670261 5.49384  6.1641            3       100                    | 
|    subtractor/genblk2_12_f3/cout                           Fall  1.1910 0.0000                                                                           | 
|    subtractor/genblk2_13_f3/cin                            Fall  1.1910 0.0000                                                                           | 
|    subtractor/genblk2_13_f3/i_0_1/B1         OAI21_X1      Fall  1.1910 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_13_f3/i_0_1/ZN         OAI21_X1      Rise  1.2210 0.0300 0.0190 0.259037 1.6642   1.92324           1       100                    | 
|    subtractor/genblk2_13_f3/i_0_0/A2         NAND2_X1      Rise  1.2210 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_13_f3/i_0_0/ZN         NAND2_X1      Fall  1.2470 0.0260 0.0150 0.788949 5.49384  6.28279           3       100                    | 
|    subtractor/genblk2_13_f3/cout                           Fall  1.2470 0.0000                                                                           | 
|    subtractor/genblk2_14_f3/cin                            Fall  1.2470 0.0000                                                                           | 
|    subtractor/genblk2_14_f3/i_0_1/B1         OAI21_X1      Fall  1.2470 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_14_f3/i_0_1/ZN         OAI21_X1      Rise  1.2780 0.0310 0.0200 0.33218  1.6642   1.99638           1       100                    | 
|    subtractor/genblk2_14_f3/i_0_0/A2         NAND2_X1      Rise  1.2780 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_14_f3/i_0_0/ZN         NAND2_X1      Fall  1.3040 0.0260 0.0150 0.67696  5.49384  6.1708            3       100                    | 
|    subtractor/genblk2_14_f3/cout                           Fall  1.3040 0.0000                                                                           | 
|    subtractor/genblk2_15_f3/cin                            Fall  1.3040 0.0000                                                                           | 
|    subtractor/genblk2_15_f3/i_0_1/B1         OAI21_X1      Fall  1.3040 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_15_f3/i_0_1/ZN         OAI21_X1      Rise  1.3340 0.0300 0.0200 0.25928  1.6642   1.92348           1       100                    | 
|    subtractor/genblk2_15_f3/i_0_0/A2         NAND2_X1      Rise  1.3340 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_15_f3/i_0_0/ZN         NAND2_X1      Fall  1.3600 0.0260 0.0150 0.599032 5.49384  6.09287           3       100                    | 
|    subtractor/genblk2_15_f3/cout                           Fall  1.3600 0.0000                                                                           | 
|    subtractor/genblk2_16_f3/cin                            Fall  1.3600 0.0000                                                                           | 
|    subtractor/genblk2_16_f3/i_0_1/B1         OAI21_X1      Fall  1.3600 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_16_f3/i_0_1/ZN         OAI21_X1      Rise  1.3900 0.0300 0.0190 0.255721 1.6642   1.91992           1       100                    | 
|    subtractor/genblk2_16_f3/i_0_0/A2         NAND2_X1      Rise  1.3900 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_16_f3/i_0_0/ZN         NAND2_X1      Fall  1.4160 0.0260 0.0150 0.840724 5.49384  6.33456           3       100                    | 
|    subtractor/genblk2_16_f3/cout                           Fall  1.4160 0.0000                                                                           | 
|    subtractor/genblk2_17_f3/cin                            Fall  1.4160 0.0000                                                                           | 
|    subtractor/genblk2_17_f3/i_0_1/B1         OAI21_X1      Fall  1.4160 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_17_f3/i_0_1/ZN         OAI21_X1      Rise  1.4470 0.0310 0.0200 0.354313 1.6642   2.01851           1       100                    | 
|    subtractor/genblk2_17_f3/i_0_0/A2         NAND2_X1      Rise  1.4470 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_17_f3/i_0_0/ZN         NAND2_X1      Fall  1.4730 0.0260 0.0150 0.638687 5.49384  6.13252           3       100                    | 
|    subtractor/genblk2_17_f3/cout                           Fall  1.4730 0.0000                                                                           | 
|    subtractor/genblk2_18_f3/cin                            Fall  1.4730 0.0000                                                                           | 
|    subtractor/genblk2_18_f3/i_0_1/B1         OAI21_X1      Fall  1.4730 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_18_f3/i_0_1/ZN         OAI21_X1      Rise  1.5030 0.0300 0.0190 0.262199 1.6642   1.9264            1       100                    | 
|    subtractor/genblk2_18_f3/i_0_0/A2         NAND2_X1      Rise  1.5030 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_18_f3/i_0_0/ZN         NAND2_X1      Fall  1.5290 0.0260 0.0150 0.604617 5.49384  6.09845           3       100                    | 
|    subtractor/genblk2_18_f3/cout                           Fall  1.5290 0.0000                                                                           | 
|    subtractor/genblk2_19_f3/cin                            Fall  1.5290 0.0000                                                                           | 
|    subtractor/genblk2_19_f3/i_0_1/B1         OAI21_X1      Fall  1.5290 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_19_f3/i_0_1/ZN         OAI21_X1      Rise  1.5600 0.0310 0.0200 0.319685 1.6642   1.98388           1       100                    | 
|    subtractor/genblk2_19_f3/i_0_0/A2         NAND2_X1      Rise  1.5600 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_19_f3/i_0_0/ZN         NAND2_X1      Fall  1.5870 0.0270 0.0150 0.830675 5.49384  6.32451           3       100                    | 
|    subtractor/genblk2_19_f3/cout                           Fall  1.5870 0.0000                                                                           | 
|    subtractor/genblk2_20_f3/cin                            Fall  1.5870 0.0000                                                                           | 
|    subtractor/genblk2_20_f3/i_0_1/B1         OAI21_X1      Fall  1.5870 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_20_f3/i_0_1/ZN         OAI21_X1      Rise  1.6180 0.0310 0.0200 0.391407 1.6642   2.05561           1       100                    | 
|    subtractor/genblk2_20_f3/i_0_0/A2         NAND2_X1      Rise  1.6180 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_20_f3/i_0_0/ZN         NAND2_X1      Fall  1.6450 0.0270 0.0150 0.792716 5.49384  6.28655           3       100                    | 
|    subtractor/genblk2_20_f3/cout                           Fall  1.6450 0.0000                                                                           | 
|    subtractor/genblk2_21_f3/cin                            Fall  1.6450 0.0000                                                                           | 
|    subtractor/genblk2_21_f3/i_0_1/B1         OAI21_X1      Fall  1.6450 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_21_f3/i_0_1/ZN         OAI21_X1      Rise  1.6760 0.0310 0.0200 0.371783 1.6642   2.03598           1       100                    | 
|    subtractor/genblk2_21_f3/i_0_0/A2         NAND2_X1      Rise  1.6760 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_21_f3/i_0_0/ZN         NAND2_X1      Fall  1.7020 0.0260 0.0150 0.758619 5.49384  6.25246           3       100                    | 
|    subtractor/genblk2_21_f3/cout                           Fall  1.7020 0.0000                                                                           | 
|    subtractor/genblk2_22_f3/cin                            Fall  1.7020 0.0000                                                                           | 
|    subtractor/genblk2_22_f3/i_0_1/B1         OAI21_X1      Fall  1.7020 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_22_f3/i_0_1/ZN         OAI21_X1      Rise  1.7330 0.0310 0.0200 0.318703 1.6642   1.9829            1       100                    | 
|    subtractor/genblk2_22_f3/i_0_0/A2         NAND2_X1      Rise  1.7330 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_22_f3/i_0_0/ZN         NAND2_X1      Fall  1.7600 0.0270 0.0150 0.91387  5.49384  6.40771           3       100                    | 
|    subtractor/genblk2_22_f3/cout                           Fall  1.7600 0.0000                                                                           | 
|    subtractor/genblk2_23_f3/cin                            Fall  1.7600 0.0000                                                                           | 
|    subtractor/genblk2_23_f3/i_0_3/A          XNOR2_X1      Fall  1.7600 0.0000 0.0150          2.12585                                                   | 
|    subtractor/genblk2_23_f3/i_0_3/ZN         XNOR2_X1      Fall  1.8030 0.0430 0.0180 0.278156 2.57361  2.85176           1       100                    | 
|    subtractor/genblk2_23_f3/i_0_2/B          XNOR2_X1      Fall  1.8030 0.0000 0.0180          2.36817                                                   | 
|    subtractor/genblk2_23_f3/i_0_2/ZN         XNOR2_X1      Fall  1.8460 0.0430 0.0120 0.38147  1.57913  1.9606            1       100                    | 
|    subtractor/genblk2_23_f3/sum                            Fall  1.8460 0.0000                                                                           | 
|    subtractor/sum[24]                                      Fall  1.8460 0.0000                                                                           | 
|    i_0_1_62/B1                               AOI222_X1     Fall  1.8460 0.0000 0.0120          1.47422                                                   | 
|    i_0_1_62/ZN                               AOI222_X1     Rise  1.9270 0.0810 0.0540 0.637039 1.70023  2.33727           1       100                    | 
|    i_0_1_61/A                                INV_X1        Rise  1.9270 0.0000 0.0540          1.70023                                                   | 
|    i_0_1_61/ZN                               INV_X1        Fall  1.9360 0.0090 0.0120 0.316067 1.14029  1.45636           1       100                    | 
|    A_reg[23]/D                               DFF_X1        Fall  1.9360 0.0000 0.0120          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[23]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_9/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_9/Z        CLKBUF_X3     Rise  0.1910 0.0690 0.0450 26.5487  27.4061  53.9548           32      100      F    K        | 
|    A_reg[23]/CK             DFF_X1        Rise  0.1910 0.0000 0.0450          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1910 4.1910 | 
| library setup check                      | -0.0270 4.1640 | 
| data required time                       |  4.1640        | 
|                                          |                | 
| data required time                       |  4.1640        | 
| data arrival time                        | -1.9360        | 
| pessimism                                |  0.0040        | 
|                                          |                | 
| slack                                    |  2.2320        | 
-------------------------------------------------------------


 Timing Path to A_reg[22]/D 
  
 Path Start Point : f8_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : A_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                     Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                                    Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A                  CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z                  CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                                    Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A                       CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z                       CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_f8_reg/CK                        CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_f8_reg/GCK                       CLKGATETST_X8 Rise  0.1250 0.0280 0.0060 1.30901  1.42116  2.73017           1       100      FA   K        | 
|    CTS_L4_c_tid1_8/A                         CLKBUF_X3     Rise  0.1250 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid1_8/Z                         CLKBUF_X3     Rise  0.2020 0.0770 0.0520 32.9477  30.3889  63.3366           32      100      F    K        | 
| Data Path:                                                                                                                                               | 
|    f8_reg[0]/CK                              DFF_X1        Rise  0.2040 0.0020 0.0520          0.949653                                    F             | 
|    f8_reg[0]/Q                               DFF_X1        Fall  0.3160 0.1120 0.0180 2.20989  11.5641  13.774            7       100      F             | 
|    i_0_0/f8[0]                                             Fall  0.3160 0.0000                                                                           | 
|    i_0_0/i_60/A3                             OR3_X1        Fall  0.3160 0.0000 0.0180          0.895841                                                  | 
|    i_0_0/i_60/ZN                             OR3_X1        Fall  0.4080 0.0920 0.0170 0.578824 4.27641  4.85524           3       100                    | 
|    i_0_0/i_1/A1                              AND2_X1       Fall  0.4080 0.0000 0.0170          0.874832                                                  | 
|    i_0_0/i_1/ZN                              AND2_X1       Fall  0.4440 0.0360 0.0080 0.427921 3.3296   3.75752           2       100                    | 
|    i_0_0/p_0[2]                                            Fall  0.4440 0.0000                                                                           | 
|    subtractor/b[2]                                         Fall  0.4440 0.0000                                                                           | 
|    subtractor/genblk1_2_fulladder_f1/y                     Fall  0.4440 0.0000                                                                           | 
|    subtractor/genblk1_2_fulladder_f1/i_0_0/B XOR2_X1       Fall  0.4440 0.0000 0.0080          2.41145                                                   | 
|    subtractor/genblk1_2_fulladder_f1/i_0_0/Z XOR2_X1       Fall  0.5070 0.0630 0.0180 0.657917 5.8097   6.46762           3       100                    | 
|    subtractor/genblk1_2_fulladder_f1/sum                   Fall  0.5070 0.0000                                                                           | 
|    subtractor/genblk2_1_f3/x                               Fall  0.5070 0.0000                                                                           | 
|    subtractor/genblk2_1_f3/i_0_1/B2          OAI21_X1      Fall  0.5070 0.0000 0.0180          1.55833                                                   | 
|    subtractor/genblk2_1_f3/i_0_1/ZN          OAI21_X1      Rise  0.5440 0.0370 0.0200 0.340197 1.6642   2.0044            1       100                    | 
|    subtractor/genblk2_1_f3/i_0_0/A2          NAND2_X1      Rise  0.5440 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_1_f3/i_0_0/ZN          NAND2_X1      Fall  0.5710 0.0270 0.0150 1.03022  5.49384  6.52406           3       100                    | 
|    subtractor/genblk2_1_f3/cout                            Fall  0.5710 0.0000                                                                           | 
|    subtractor/genblk2_2_f3/cin                             Fall  0.5710 0.0000                                                                           | 
|    subtractor/genblk2_2_f3/i_0_1/B1          OAI21_X1      Fall  0.5710 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_2_f3/i_0_1/ZN          OAI21_X1      Rise  0.6010 0.0300 0.0200 0.275987 1.6642   1.94019           1       100                    | 
|    subtractor/genblk2_2_f3/i_0_0/A2          NAND2_X1      Rise  0.6010 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_2_f3/i_0_0/ZN          NAND2_X1      Fall  0.6280 0.0270 0.0150 0.884713 5.49384  6.37855           3       100                    | 
|    subtractor/genblk2_2_f3/cout                            Fall  0.6280 0.0000                                                                           | 
|    subtractor/genblk2_3_f3/cin                             Fall  0.6280 0.0000                                                                           | 
|    subtractor/genblk2_3_f3/i_0_1/B1          OAI21_X1      Fall  0.6280 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_3_f3/i_0_1/ZN          OAI21_X1      Rise  0.6580 0.0300 0.0190 0.157216 1.6642   1.82141           1       100                    | 
|    subtractor/genblk2_3_f3/i_0_0/A2          NAND2_X1      Rise  0.6580 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_3_f3/i_0_0/ZN          NAND2_X1      Fall  0.6840 0.0260 0.0140 0.492903 5.49384  5.98674           3       100                    | 
|    subtractor/genblk2_3_f3/cout                            Fall  0.6840 0.0000                                                                           | 
|    subtractor/genblk2_4_f3/cin                             Fall  0.6840 0.0000                                                                           | 
|    subtractor/genblk2_4_f3/i_0_1/B1          OAI21_X1      Fall  0.6840 0.0000 0.0140          1.45983                                                   | 
|    subtractor/genblk2_4_f3/i_0_1/ZN          OAI21_X1      Rise  0.7140 0.0300 0.0190 0.205906 1.6642   1.87011           1       100                    | 
|    subtractor/genblk2_4_f3/i_0_0/A2          NAND2_X1      Rise  0.7140 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_4_f3/i_0_0/ZN          NAND2_X1      Fall  0.7400 0.0260 0.0150 0.848593 5.49384  6.34243           3       100                    | 
|    subtractor/genblk2_4_f3/cout                            Fall  0.7400 0.0000                                                                           | 
|    subtractor/genblk2_5_f3/cin                             Fall  0.7400 0.0000                                                                           | 
|    subtractor/genblk2_5_f3/i_0_1/B1          OAI21_X1      Fall  0.7400 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_5_f3/i_0_1/ZN          OAI21_X1      Rise  0.7700 0.0300 0.0190 0.174943 1.6642   1.83914           1       100                    | 
|    subtractor/genblk2_5_f3/i_0_0/A2          NAND2_X1      Rise  0.7700 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_5_f3/i_0_0/ZN          NAND2_X1      Fall  0.7960 0.0260 0.0140 0.577083 5.49384  6.07092           3       100                    | 
|    subtractor/genblk2_5_f3/cout                            Fall  0.7960 0.0000                                                                           | 
|    subtractor/genblk2_6_f3/cin                             Fall  0.7960 0.0000                                                                           | 
|    subtractor/genblk2_6_f3/i_0_1/B1          OAI21_X1      Fall  0.7960 0.0000 0.0140          1.45983                                                   | 
|    subtractor/genblk2_6_f3/i_0_1/ZN          OAI21_X1      Rise  0.8260 0.0300 0.0190 0.251651 1.6642   1.91585           1       100                    | 
|    subtractor/genblk2_6_f3/i_0_0/A2          NAND2_X1      Rise  0.8260 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_6_f3/i_0_0/ZN          NAND2_X1      Fall  0.8520 0.0260 0.0150 0.71845  5.49384  6.21229           3       100                    | 
|    subtractor/genblk2_6_f3/cout                            Fall  0.8520 0.0000                                                                           | 
|    subtractor/genblk2_7_f3/cin                             Fall  0.8520 0.0000                                                                           | 
|    subtractor/genblk2_7_f3/i_0_1/B1          OAI21_X1      Fall  0.8520 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_7_f3/i_0_1/ZN          OAI21_X1      Rise  0.8830 0.0310 0.0210 0.504565 1.6642   2.16876           1       100                    | 
|    subtractor/genblk2_7_f3/i_0_0/A2          NAND2_X1      Rise  0.8830 0.0000 0.0210          1.6642                                                    | 
|    subtractor/genblk2_7_f3/i_0_0/ZN          NAND2_X1      Fall  0.9090 0.0260 0.0150 0.524364 5.49384  6.0182            3       100                    | 
|    subtractor/genblk2_7_f3/cout                            Fall  0.9090 0.0000                                                                           | 
|    subtractor/genblk2_8_f3/cin                             Fall  0.9090 0.0000                                                                           | 
|    subtractor/genblk2_8_f3/i_0_1/B1          OAI21_X1      Fall  0.9090 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_8_f3/i_0_1/ZN          OAI21_X1      Rise  0.9390 0.0300 0.0190 0.169043 1.6642   1.83324           1       100                    | 
|    subtractor/genblk2_8_f3/i_0_0/A2          NAND2_X1      Rise  0.9390 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_8_f3/i_0_0/ZN          NAND2_X1      Fall  0.9650 0.0260 0.0150 0.691041 5.49384  6.18488           3       100                    | 
|    subtractor/genblk2_8_f3/cout                            Fall  0.9650 0.0000                                                                           | 
|    subtractor/genblk2_9_f3/cin                             Fall  0.9650 0.0000                                                                           | 
|    subtractor/genblk2_9_f3/i_0_1/B1          OAI21_X1      Fall  0.9650 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_9_f3/i_0_1/ZN          OAI21_X1      Rise  0.9950 0.0300 0.0200 0.279884 1.6642   1.94408           1       100                    | 
|    subtractor/genblk2_9_f3/i_0_0/A2          NAND2_X1      Rise  0.9950 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_9_f3/i_0_0/ZN          NAND2_X1      Fall  1.0210 0.0260 0.0150 0.617367 5.49384  6.1112            3       100                    | 
|    subtractor/genblk2_9_f3/cout                            Fall  1.0210 0.0000                                                                           | 
|    subtractor/genblk2_10_f3/cin                            Fall  1.0210 0.0000                                                                           | 
|    subtractor/genblk2_10_f3/i_0_1/B1         OAI21_X1      Fall  1.0210 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_10_f3/i_0_1/ZN         OAI21_X1      Rise  1.0510 0.0300 0.0190 0.256645 1.6642   1.92084           1       100                    | 
|    subtractor/genblk2_10_f3/i_0_0/A2         NAND2_X1      Rise  1.0510 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_10_f3/i_0_0/ZN         NAND2_X1      Fall  1.0770 0.0260 0.0150 0.794255 5.49384  6.28809           3       100                    | 
|    subtractor/genblk2_10_f3/cout                           Fall  1.0770 0.0000                                                                           | 
|    subtractor/genblk2_11_f3/cin                            Fall  1.0770 0.0000                                                                           | 
|    subtractor/genblk2_11_f3/i_0_1/B1         OAI21_X1      Fall  1.0770 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_11_f3/i_0_1/ZN         OAI21_X1      Rise  1.1080 0.0310 0.0200 0.361395 1.6642   2.02559           1       100                    | 
|    subtractor/genblk2_11_f3/i_0_0/A2         NAND2_X1      Rise  1.1080 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_11_f3/i_0_0/ZN         NAND2_X1      Fall  1.1350 0.0270 0.0150 0.816396 5.49384  6.31023           3       100                    | 
|    subtractor/genblk2_11_f3/cout                           Fall  1.1350 0.0000                                                                           | 
|    subtractor/genblk2_12_f3/cin                            Fall  1.1350 0.0000                                                                           | 
|    subtractor/genblk2_12_f3/i_0_1/B1         OAI21_X1      Fall  1.1350 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_12_f3/i_0_1/ZN         OAI21_X1      Rise  1.1650 0.0300 0.0200 0.28111  1.6642   1.94531           1       100                    | 
|    subtractor/genblk2_12_f3/i_0_0/A2         NAND2_X1      Rise  1.1650 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_12_f3/i_0_0/ZN         NAND2_X1      Fall  1.1910 0.0260 0.0150 0.670261 5.49384  6.1641            3       100                    | 
|    subtractor/genblk2_12_f3/cout                           Fall  1.1910 0.0000                                                                           | 
|    subtractor/genblk2_13_f3/cin                            Fall  1.1910 0.0000                                                                           | 
|    subtractor/genblk2_13_f3/i_0_1/B1         OAI21_X1      Fall  1.1910 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_13_f3/i_0_1/ZN         OAI21_X1      Rise  1.2210 0.0300 0.0190 0.259037 1.6642   1.92324           1       100                    | 
|    subtractor/genblk2_13_f3/i_0_0/A2         NAND2_X1      Rise  1.2210 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_13_f3/i_0_0/ZN         NAND2_X1      Fall  1.2470 0.0260 0.0150 0.788949 5.49384  6.28279           3       100                    | 
|    subtractor/genblk2_13_f3/cout                           Fall  1.2470 0.0000                                                                           | 
|    subtractor/genblk2_14_f3/cin                            Fall  1.2470 0.0000                                                                           | 
|    subtractor/genblk2_14_f3/i_0_1/B1         OAI21_X1      Fall  1.2470 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_14_f3/i_0_1/ZN         OAI21_X1      Rise  1.2780 0.0310 0.0200 0.33218  1.6642   1.99638           1       100                    | 
|    subtractor/genblk2_14_f3/i_0_0/A2         NAND2_X1      Rise  1.2780 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_14_f3/i_0_0/ZN         NAND2_X1      Fall  1.3040 0.0260 0.0150 0.67696  5.49384  6.1708            3       100                    | 
|    subtractor/genblk2_14_f3/cout                           Fall  1.3040 0.0000                                                                           | 
|    subtractor/genblk2_15_f3/cin                            Fall  1.3040 0.0000                                                                           | 
|    subtractor/genblk2_15_f3/i_0_1/B1         OAI21_X1      Fall  1.3040 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_15_f3/i_0_1/ZN         OAI21_X1      Rise  1.3340 0.0300 0.0200 0.25928  1.6642   1.92348           1       100                    | 
|    subtractor/genblk2_15_f3/i_0_0/A2         NAND2_X1      Rise  1.3340 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_15_f3/i_0_0/ZN         NAND2_X1      Fall  1.3600 0.0260 0.0150 0.599032 5.49384  6.09287           3       100                    | 
|    subtractor/genblk2_15_f3/cout                           Fall  1.3600 0.0000                                                                           | 
|    subtractor/genblk2_16_f3/cin                            Fall  1.3600 0.0000                                                                           | 
|    subtractor/genblk2_16_f3/i_0_1/B1         OAI21_X1      Fall  1.3600 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_16_f3/i_0_1/ZN         OAI21_X1      Rise  1.3900 0.0300 0.0190 0.255721 1.6642   1.91992           1       100                    | 
|    subtractor/genblk2_16_f3/i_0_0/A2         NAND2_X1      Rise  1.3900 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_16_f3/i_0_0/ZN         NAND2_X1      Fall  1.4160 0.0260 0.0150 0.840724 5.49384  6.33456           3       100                    | 
|    subtractor/genblk2_16_f3/cout                           Fall  1.4160 0.0000                                                                           | 
|    subtractor/genblk2_17_f3/cin                            Fall  1.4160 0.0000                                                                           | 
|    subtractor/genblk2_17_f3/i_0_1/B1         OAI21_X1      Fall  1.4160 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_17_f3/i_0_1/ZN         OAI21_X1      Rise  1.4470 0.0310 0.0200 0.354313 1.6642   2.01851           1       100                    | 
|    subtractor/genblk2_17_f3/i_0_0/A2         NAND2_X1      Rise  1.4470 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_17_f3/i_0_0/ZN         NAND2_X1      Fall  1.4730 0.0260 0.0150 0.638687 5.49384  6.13252           3       100                    | 
|    subtractor/genblk2_17_f3/cout                           Fall  1.4730 0.0000                                                                           | 
|    subtractor/genblk2_18_f3/cin                            Fall  1.4730 0.0000                                                                           | 
|    subtractor/genblk2_18_f3/i_0_1/B1         OAI21_X1      Fall  1.4730 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_18_f3/i_0_1/ZN         OAI21_X1      Rise  1.5030 0.0300 0.0190 0.262199 1.6642   1.9264            1       100                    | 
|    subtractor/genblk2_18_f3/i_0_0/A2         NAND2_X1      Rise  1.5030 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_18_f3/i_0_0/ZN         NAND2_X1      Fall  1.5290 0.0260 0.0150 0.604617 5.49384  6.09845           3       100                    | 
|    subtractor/genblk2_18_f3/cout                           Fall  1.5290 0.0000                                                                           | 
|    subtractor/genblk2_19_f3/cin                            Fall  1.5290 0.0000                                                                           | 
|    subtractor/genblk2_19_f3/i_0_1/B1         OAI21_X1      Fall  1.5290 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_19_f3/i_0_1/ZN         OAI21_X1      Rise  1.5600 0.0310 0.0200 0.319685 1.6642   1.98388           1       100                    | 
|    subtractor/genblk2_19_f3/i_0_0/A2         NAND2_X1      Rise  1.5600 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_19_f3/i_0_0/ZN         NAND2_X1      Fall  1.5870 0.0270 0.0150 0.830675 5.49384  6.32451           3       100                    | 
|    subtractor/genblk2_19_f3/cout                           Fall  1.5870 0.0000                                                                           | 
|    subtractor/genblk2_20_f3/cin                            Fall  1.5870 0.0000                                                                           | 
|    subtractor/genblk2_20_f3/i_0_1/B1         OAI21_X1      Fall  1.5870 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_20_f3/i_0_1/ZN         OAI21_X1      Rise  1.6180 0.0310 0.0200 0.391407 1.6642   2.05561           1       100                    | 
|    subtractor/genblk2_20_f3/i_0_0/A2         NAND2_X1      Rise  1.6180 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_20_f3/i_0_0/ZN         NAND2_X1      Fall  1.6450 0.0270 0.0150 0.792716 5.49384  6.28655           3       100                    | 
|    subtractor/genblk2_20_f3/cout                           Fall  1.6450 0.0000                                                                           | 
|    subtractor/genblk2_21_f3/cin                            Fall  1.6450 0.0000                                                                           | 
|    subtractor/genblk2_21_f3/i_0_1/B1         OAI21_X1      Fall  1.6450 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_21_f3/i_0_1/ZN         OAI21_X1      Rise  1.6760 0.0310 0.0200 0.371783 1.6642   2.03598           1       100                    | 
|    subtractor/genblk2_21_f3/i_0_0/A2         NAND2_X1      Rise  1.6760 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_21_f3/i_0_0/ZN         NAND2_X1      Fall  1.7020 0.0260 0.0150 0.758619 5.49384  6.25246           3       100                    | 
|    subtractor/genblk2_21_f3/cout                           Fall  1.7020 0.0000                                                                           | 
|    subtractor/genblk2_22_f3/cin                            Fall  1.7020 0.0000                                                                           | 
|    subtractor/genblk2_22_f3/i_0_3/A          XNOR2_X1      Fall  1.7020 0.0000 0.0150          2.12585                                                   | 
|    subtractor/genblk2_22_f3/i_0_3/ZN         XNOR2_X1      Fall  1.7450 0.0430 0.0180 0.35518  2.57361  2.92879           1       100                    | 
|    subtractor/genblk2_22_f3/i_0_2/B          XNOR2_X1      Fall  1.7450 0.0000 0.0180          2.36817                                                   | 
|    subtractor/genblk2_22_f3/i_0_2/ZN         XNOR2_X1      Fall  1.7880 0.0430 0.0120 0.139414 1.57913  1.71854           1       100                    | 
|    subtractor/genblk2_22_f3/sum                            Fall  1.7880 0.0000                                                                           | 
|    subtractor/sum[23]                                      Fall  1.7880 0.0000                                                                           | 
|    i_0_1_60/B1                               AOI222_X1     Fall  1.7880 0.0000 0.0120          1.47422                                                   | 
|    i_0_1_60/ZN                               AOI222_X1     Rise  1.8700 0.0820 0.0540 0.716921 1.70023  2.41715           1       100                    | 
|    i_0_1_59/A                                INV_X1        Rise  1.8700 0.0000 0.0540          1.70023                                                   | 
|    i_0_1_59/ZN                               INV_X1        Fall  1.8790 0.0090 0.0120 0.355974 1.14029  1.49626           1       100                    | 
|    A_reg[22]/D                               DFF_X1        Fall  1.8790 0.0000 0.0120          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[22]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_9/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_9/Z        CLKBUF_X3     Rise  0.1910 0.0690 0.0450 26.5487  27.4061  53.9548           32      100      F    K        | 
|    A_reg[22]/CK             DFF_X1        Rise  0.1920 0.0010 0.0450          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1920 4.1920 | 
| library setup check                      | -0.0270 4.1650 | 
| data required time                       |  4.1650        | 
|                                          |                | 
| data required time                       |  4.1650        | 
| data arrival time                        | -1.8790        | 
| pessimism                                |  0.0040        | 
|                                          |                | 
| slack                                    |  2.2900        | 
-------------------------------------------------------------


 Timing Path to A_reg[21]/D 
  
 Path Start Point : f8_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : A_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                     Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                                    Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A                  CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z                  CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                                    Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A                       CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z                       CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_f8_reg/CK                        CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_f8_reg/GCK                       CLKGATETST_X8 Rise  0.1250 0.0280 0.0060 1.30901  1.42116  2.73017           1       100      FA   K        | 
|    CTS_L4_c_tid1_8/A                         CLKBUF_X3     Rise  0.1250 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid1_8/Z                         CLKBUF_X3     Rise  0.2020 0.0770 0.0520 32.9477  30.3889  63.3366           32      100      F    K        | 
| Data Path:                                                                                                                                               | 
|    f8_reg[0]/CK                              DFF_X1        Rise  0.2040 0.0020 0.0520          0.949653                                    F             | 
|    f8_reg[0]/Q                               DFF_X1        Fall  0.3160 0.1120 0.0180 2.20989  11.5641  13.774            7       100      F             | 
|    i_0_0/f8[0]                                             Fall  0.3160 0.0000                                                                           | 
|    i_0_0/i_60/A3                             OR3_X1        Fall  0.3160 0.0000 0.0180          0.895841                                                  | 
|    i_0_0/i_60/ZN                             OR3_X1        Fall  0.4080 0.0920 0.0170 0.578824 4.27641  4.85524           3       100                    | 
|    i_0_0/i_1/A1                              AND2_X1       Fall  0.4080 0.0000 0.0170          0.874832                                                  | 
|    i_0_0/i_1/ZN                              AND2_X1       Fall  0.4440 0.0360 0.0080 0.427921 3.3296   3.75752           2       100                    | 
|    i_0_0/p_0[2]                                            Fall  0.4440 0.0000                                                                           | 
|    subtractor/b[2]                                         Fall  0.4440 0.0000                                                                           | 
|    subtractor/genblk1_2_fulladder_f1/y                     Fall  0.4440 0.0000                                                                           | 
|    subtractor/genblk1_2_fulladder_f1/i_0_0/B XOR2_X1       Fall  0.4440 0.0000 0.0080          2.41145                                                   | 
|    subtractor/genblk1_2_fulladder_f1/i_0_0/Z XOR2_X1       Fall  0.5070 0.0630 0.0180 0.657917 5.8097   6.46762           3       100                    | 
|    subtractor/genblk1_2_fulladder_f1/sum                   Fall  0.5070 0.0000                                                                           | 
|    subtractor/genblk2_1_f3/x                               Fall  0.5070 0.0000                                                                           | 
|    subtractor/genblk2_1_f3/i_0_1/B2          OAI21_X1      Fall  0.5070 0.0000 0.0180          1.55833                                                   | 
|    subtractor/genblk2_1_f3/i_0_1/ZN          OAI21_X1      Rise  0.5440 0.0370 0.0200 0.340197 1.6642   2.0044            1       100                    | 
|    subtractor/genblk2_1_f3/i_0_0/A2          NAND2_X1      Rise  0.5440 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_1_f3/i_0_0/ZN          NAND2_X1      Fall  0.5710 0.0270 0.0150 1.03022  5.49384  6.52406           3       100                    | 
|    subtractor/genblk2_1_f3/cout                            Fall  0.5710 0.0000                                                                           | 
|    subtractor/genblk2_2_f3/cin                             Fall  0.5710 0.0000                                                                           | 
|    subtractor/genblk2_2_f3/i_0_1/B1          OAI21_X1      Fall  0.5710 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_2_f3/i_0_1/ZN          OAI21_X1      Rise  0.6010 0.0300 0.0200 0.275987 1.6642   1.94019           1       100                    | 
|    subtractor/genblk2_2_f3/i_0_0/A2          NAND2_X1      Rise  0.6010 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_2_f3/i_0_0/ZN          NAND2_X1      Fall  0.6280 0.0270 0.0150 0.884713 5.49384  6.37855           3       100                    | 
|    subtractor/genblk2_2_f3/cout                            Fall  0.6280 0.0000                                                                           | 
|    subtractor/genblk2_3_f3/cin                             Fall  0.6280 0.0000                                                                           | 
|    subtractor/genblk2_3_f3/i_0_1/B1          OAI21_X1      Fall  0.6280 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_3_f3/i_0_1/ZN          OAI21_X1      Rise  0.6580 0.0300 0.0190 0.157216 1.6642   1.82141           1       100                    | 
|    subtractor/genblk2_3_f3/i_0_0/A2          NAND2_X1      Rise  0.6580 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_3_f3/i_0_0/ZN          NAND2_X1      Fall  0.6840 0.0260 0.0140 0.492903 5.49384  5.98674           3       100                    | 
|    subtractor/genblk2_3_f3/cout                            Fall  0.6840 0.0000                                                                           | 
|    subtractor/genblk2_4_f3/cin                             Fall  0.6840 0.0000                                                                           | 
|    subtractor/genblk2_4_f3/i_0_1/B1          OAI21_X1      Fall  0.6840 0.0000 0.0140          1.45983                                                   | 
|    subtractor/genblk2_4_f3/i_0_1/ZN          OAI21_X1      Rise  0.7140 0.0300 0.0190 0.205906 1.6642   1.87011           1       100                    | 
|    subtractor/genblk2_4_f3/i_0_0/A2          NAND2_X1      Rise  0.7140 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_4_f3/i_0_0/ZN          NAND2_X1      Fall  0.7400 0.0260 0.0150 0.848593 5.49384  6.34243           3       100                    | 
|    subtractor/genblk2_4_f3/cout                            Fall  0.7400 0.0000                                                                           | 
|    subtractor/genblk2_5_f3/cin                             Fall  0.7400 0.0000                                                                           | 
|    subtractor/genblk2_5_f3/i_0_1/B1          OAI21_X1      Fall  0.7400 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_5_f3/i_0_1/ZN          OAI21_X1      Rise  0.7700 0.0300 0.0190 0.174943 1.6642   1.83914           1       100                    | 
|    subtractor/genblk2_5_f3/i_0_0/A2          NAND2_X1      Rise  0.7700 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_5_f3/i_0_0/ZN          NAND2_X1      Fall  0.7960 0.0260 0.0140 0.577083 5.49384  6.07092           3       100                    | 
|    subtractor/genblk2_5_f3/cout                            Fall  0.7960 0.0000                                                                           | 
|    subtractor/genblk2_6_f3/cin                             Fall  0.7960 0.0000                                                                           | 
|    subtractor/genblk2_6_f3/i_0_1/B1          OAI21_X1      Fall  0.7960 0.0000 0.0140          1.45983                                                   | 
|    subtractor/genblk2_6_f3/i_0_1/ZN          OAI21_X1      Rise  0.8260 0.0300 0.0190 0.251651 1.6642   1.91585           1       100                    | 
|    subtractor/genblk2_6_f3/i_0_0/A2          NAND2_X1      Rise  0.8260 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_6_f3/i_0_0/ZN          NAND2_X1      Fall  0.8520 0.0260 0.0150 0.71845  5.49384  6.21229           3       100                    | 
|    subtractor/genblk2_6_f3/cout                            Fall  0.8520 0.0000                                                                           | 
|    subtractor/genblk2_7_f3/cin                             Fall  0.8520 0.0000                                                                           | 
|    subtractor/genblk2_7_f3/i_0_1/B1          OAI21_X1      Fall  0.8520 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_7_f3/i_0_1/ZN          OAI21_X1      Rise  0.8830 0.0310 0.0210 0.504565 1.6642   2.16876           1       100                    | 
|    subtractor/genblk2_7_f3/i_0_0/A2          NAND2_X1      Rise  0.8830 0.0000 0.0210          1.6642                                                    | 
|    subtractor/genblk2_7_f3/i_0_0/ZN          NAND2_X1      Fall  0.9090 0.0260 0.0150 0.524364 5.49384  6.0182            3       100                    | 
|    subtractor/genblk2_7_f3/cout                            Fall  0.9090 0.0000                                                                           | 
|    subtractor/genblk2_8_f3/cin                             Fall  0.9090 0.0000                                                                           | 
|    subtractor/genblk2_8_f3/i_0_1/B1          OAI21_X1      Fall  0.9090 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_8_f3/i_0_1/ZN          OAI21_X1      Rise  0.9390 0.0300 0.0190 0.169043 1.6642   1.83324           1       100                    | 
|    subtractor/genblk2_8_f3/i_0_0/A2          NAND2_X1      Rise  0.9390 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_8_f3/i_0_0/ZN          NAND2_X1      Fall  0.9650 0.0260 0.0150 0.691041 5.49384  6.18488           3       100                    | 
|    subtractor/genblk2_8_f3/cout                            Fall  0.9650 0.0000                                                                           | 
|    subtractor/genblk2_9_f3/cin                             Fall  0.9650 0.0000                                                                           | 
|    subtractor/genblk2_9_f3/i_0_1/B1          OAI21_X1      Fall  0.9650 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_9_f3/i_0_1/ZN          OAI21_X1      Rise  0.9950 0.0300 0.0200 0.279884 1.6642   1.94408           1       100                    | 
|    subtractor/genblk2_9_f3/i_0_0/A2          NAND2_X1      Rise  0.9950 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_9_f3/i_0_0/ZN          NAND2_X1      Fall  1.0210 0.0260 0.0150 0.617367 5.49384  6.1112            3       100                    | 
|    subtractor/genblk2_9_f3/cout                            Fall  1.0210 0.0000                                                                           | 
|    subtractor/genblk2_10_f3/cin                            Fall  1.0210 0.0000                                                                           | 
|    subtractor/genblk2_10_f3/i_0_1/B1         OAI21_X1      Fall  1.0210 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_10_f3/i_0_1/ZN         OAI21_X1      Rise  1.0510 0.0300 0.0190 0.256645 1.6642   1.92084           1       100                    | 
|    subtractor/genblk2_10_f3/i_0_0/A2         NAND2_X1      Rise  1.0510 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_10_f3/i_0_0/ZN         NAND2_X1      Fall  1.0770 0.0260 0.0150 0.794255 5.49384  6.28809           3       100                    | 
|    subtractor/genblk2_10_f3/cout                           Fall  1.0770 0.0000                                                                           | 
|    subtractor/genblk2_11_f3/cin                            Fall  1.0770 0.0000                                                                           | 
|    subtractor/genblk2_11_f3/i_0_1/B1         OAI21_X1      Fall  1.0770 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_11_f3/i_0_1/ZN         OAI21_X1      Rise  1.1080 0.0310 0.0200 0.361395 1.6642   2.02559           1       100                    | 
|    subtractor/genblk2_11_f3/i_0_0/A2         NAND2_X1      Rise  1.1080 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_11_f3/i_0_0/ZN         NAND2_X1      Fall  1.1350 0.0270 0.0150 0.816396 5.49384  6.31023           3       100                    | 
|    subtractor/genblk2_11_f3/cout                           Fall  1.1350 0.0000                                                                           | 
|    subtractor/genblk2_12_f3/cin                            Fall  1.1350 0.0000                                                                           | 
|    subtractor/genblk2_12_f3/i_0_1/B1         OAI21_X1      Fall  1.1350 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_12_f3/i_0_1/ZN         OAI21_X1      Rise  1.1650 0.0300 0.0200 0.28111  1.6642   1.94531           1       100                    | 
|    subtractor/genblk2_12_f3/i_0_0/A2         NAND2_X1      Rise  1.1650 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_12_f3/i_0_0/ZN         NAND2_X1      Fall  1.1910 0.0260 0.0150 0.670261 5.49384  6.1641            3       100                    | 
|    subtractor/genblk2_12_f3/cout                           Fall  1.1910 0.0000                                                                           | 
|    subtractor/genblk2_13_f3/cin                            Fall  1.1910 0.0000                                                                           | 
|    subtractor/genblk2_13_f3/i_0_1/B1         OAI21_X1      Fall  1.1910 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_13_f3/i_0_1/ZN         OAI21_X1      Rise  1.2210 0.0300 0.0190 0.259037 1.6642   1.92324           1       100                    | 
|    subtractor/genblk2_13_f3/i_0_0/A2         NAND2_X1      Rise  1.2210 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_13_f3/i_0_0/ZN         NAND2_X1      Fall  1.2470 0.0260 0.0150 0.788949 5.49384  6.28279           3       100                    | 
|    subtractor/genblk2_13_f3/cout                           Fall  1.2470 0.0000                                                                           | 
|    subtractor/genblk2_14_f3/cin                            Fall  1.2470 0.0000                                                                           | 
|    subtractor/genblk2_14_f3/i_0_1/B1         OAI21_X1      Fall  1.2470 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_14_f3/i_0_1/ZN         OAI21_X1      Rise  1.2780 0.0310 0.0200 0.33218  1.6642   1.99638           1       100                    | 
|    subtractor/genblk2_14_f3/i_0_0/A2         NAND2_X1      Rise  1.2780 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_14_f3/i_0_0/ZN         NAND2_X1      Fall  1.3040 0.0260 0.0150 0.67696  5.49384  6.1708            3       100                    | 
|    subtractor/genblk2_14_f3/cout                           Fall  1.3040 0.0000                                                                           | 
|    subtractor/genblk2_15_f3/cin                            Fall  1.3040 0.0000                                                                           | 
|    subtractor/genblk2_15_f3/i_0_1/B1         OAI21_X1      Fall  1.3040 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_15_f3/i_0_1/ZN         OAI21_X1      Rise  1.3340 0.0300 0.0200 0.25928  1.6642   1.92348           1       100                    | 
|    subtractor/genblk2_15_f3/i_0_0/A2         NAND2_X1      Rise  1.3340 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_15_f3/i_0_0/ZN         NAND2_X1      Fall  1.3600 0.0260 0.0150 0.599032 5.49384  6.09287           3       100                    | 
|    subtractor/genblk2_15_f3/cout                           Fall  1.3600 0.0000                                                                           | 
|    subtractor/genblk2_16_f3/cin                            Fall  1.3600 0.0000                                                                           | 
|    subtractor/genblk2_16_f3/i_0_1/B1         OAI21_X1      Fall  1.3600 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_16_f3/i_0_1/ZN         OAI21_X1      Rise  1.3900 0.0300 0.0190 0.255721 1.6642   1.91992           1       100                    | 
|    subtractor/genblk2_16_f3/i_0_0/A2         NAND2_X1      Rise  1.3900 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_16_f3/i_0_0/ZN         NAND2_X1      Fall  1.4160 0.0260 0.0150 0.840724 5.49384  6.33456           3       100                    | 
|    subtractor/genblk2_16_f3/cout                           Fall  1.4160 0.0000                                                                           | 
|    subtractor/genblk2_17_f3/cin                            Fall  1.4160 0.0000                                                                           | 
|    subtractor/genblk2_17_f3/i_0_1/B1         OAI21_X1      Fall  1.4160 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_17_f3/i_0_1/ZN         OAI21_X1      Rise  1.4470 0.0310 0.0200 0.354313 1.6642   2.01851           1       100                    | 
|    subtractor/genblk2_17_f3/i_0_0/A2         NAND2_X1      Rise  1.4470 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_17_f3/i_0_0/ZN         NAND2_X1      Fall  1.4730 0.0260 0.0150 0.638687 5.49384  6.13252           3       100                    | 
|    subtractor/genblk2_17_f3/cout                           Fall  1.4730 0.0000                                                                           | 
|    subtractor/genblk2_18_f3/cin                            Fall  1.4730 0.0000                                                                           | 
|    subtractor/genblk2_18_f3/i_0_1/B1         OAI21_X1      Fall  1.4730 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_18_f3/i_0_1/ZN         OAI21_X1      Rise  1.5030 0.0300 0.0190 0.262199 1.6642   1.9264            1       100                    | 
|    subtractor/genblk2_18_f3/i_0_0/A2         NAND2_X1      Rise  1.5030 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_18_f3/i_0_0/ZN         NAND2_X1      Fall  1.5290 0.0260 0.0150 0.604617 5.49384  6.09845           3       100                    | 
|    subtractor/genblk2_18_f3/cout                           Fall  1.5290 0.0000                                                                           | 
|    subtractor/genblk2_19_f3/cin                            Fall  1.5290 0.0000                                                                           | 
|    subtractor/genblk2_19_f3/i_0_1/B1         OAI21_X1      Fall  1.5290 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_19_f3/i_0_1/ZN         OAI21_X1      Rise  1.5600 0.0310 0.0200 0.319685 1.6642   1.98388           1       100                    | 
|    subtractor/genblk2_19_f3/i_0_0/A2         NAND2_X1      Rise  1.5600 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_19_f3/i_0_0/ZN         NAND2_X1      Fall  1.5870 0.0270 0.0150 0.830675 5.49384  6.32451           3       100                    | 
|    subtractor/genblk2_19_f3/cout                           Fall  1.5870 0.0000                                                                           | 
|    subtractor/genblk2_20_f3/cin                            Fall  1.5870 0.0000                                                                           | 
|    subtractor/genblk2_20_f3/i_0_1/B1         OAI21_X1      Fall  1.5870 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_20_f3/i_0_1/ZN         OAI21_X1      Rise  1.6180 0.0310 0.0200 0.391407 1.6642   2.05561           1       100                    | 
|    subtractor/genblk2_20_f3/i_0_0/A2         NAND2_X1      Rise  1.6180 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_20_f3/i_0_0/ZN         NAND2_X1      Fall  1.6450 0.0270 0.0150 0.792716 5.49384  6.28655           3       100                    | 
|    subtractor/genblk2_20_f3/cout                           Fall  1.6450 0.0000                                                                           | 
|    subtractor/genblk2_21_f3/cin                            Fall  1.6450 0.0000                                                                           | 
|    subtractor/genblk2_21_f3/i_0_3/A          XNOR2_X1      Fall  1.6450 0.0000 0.0150          2.12585                                                   | 
|    subtractor/genblk2_21_f3/i_0_3/ZN         XNOR2_X1      Fall  1.6890 0.0440 0.0180 0.583511 2.57361  3.15712           1       100                    | 
|    subtractor/genblk2_21_f3/i_0_2/B          XNOR2_X1      Fall  1.6890 0.0000 0.0180          2.36817                                                   | 
|    subtractor/genblk2_21_f3/i_0_2/ZN         XNOR2_X1      Fall  1.7330 0.0440 0.0130 0.629634 1.57913  2.20876           1       100                    | 
|    subtractor/genblk2_21_f3/sum                            Fall  1.7330 0.0000                                                                           | 
|    subtractor/sum[22]                                      Fall  1.7330 0.0000                                                                           | 
|    i_0_1_58/B1                               AOI222_X1     Fall  1.7330 0.0000 0.0130          1.47422                                                   | 
|    i_0_1_58/ZN                               AOI222_X1     Rise  1.8140 0.0810 0.0530 0.486778 1.70023  2.18701           1       100                    | 
|    i_0_1_57/A                                INV_X1        Rise  1.8140 0.0000 0.0530          1.70023                                                   | 
|    i_0_1_57/ZN                               INV_X1        Fall  1.8230 0.0090 0.0120 0.42048  1.14029  1.56077           1       100                    | 
|    A_reg[21]/D                               DFF_X1        Fall  1.8230 0.0000 0.0120          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[21]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_9/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_9/Z        CLKBUF_X3     Rise  0.1910 0.0690 0.0450 26.5487  27.4061  53.9548           32      100      F    K        | 
|    A_reg[21]/CK             DFF_X1        Rise  0.1920 0.0010 0.0450          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1920 4.1920 | 
| library setup check                      | -0.0270 4.1650 | 
| data required time                       |  4.1650        | 
|                                          |                | 
| data required time                       |  4.1650        | 
| data arrival time                        | -1.8230        | 
| pessimism                                |  0.0040        | 
|                                          |                | 
| slack                                    |  2.3460        | 
-------------------------------------------------------------


 Timing Path to A_reg[20]/D 
  
 Path Start Point : f8_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : A_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                     Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                                    Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A                  CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z                  CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                                    Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A                       CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z                       CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_f8_reg/CK                        CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_f8_reg/GCK                       CLKGATETST_X8 Rise  0.1250 0.0280 0.0060 1.30901  1.42116  2.73017           1       100      FA   K        | 
|    CTS_L4_c_tid1_8/A                         CLKBUF_X3     Rise  0.1250 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid1_8/Z                         CLKBUF_X3     Rise  0.2020 0.0770 0.0520 32.9477  30.3889  63.3366           32      100      F    K        | 
| Data Path:                                                                                                                                               | 
|    f8_reg[0]/CK                              DFF_X1        Rise  0.2040 0.0020 0.0520          0.949653                                    F             | 
|    f8_reg[0]/Q                               DFF_X1        Fall  0.3160 0.1120 0.0180 2.20989  11.5641  13.774            7       100      F             | 
|    i_0_0/f8[0]                                             Fall  0.3160 0.0000                                                                           | 
|    i_0_0/i_60/A3                             OR3_X1        Fall  0.3160 0.0000 0.0180          0.895841                                                  | 
|    i_0_0/i_60/ZN                             OR3_X1        Fall  0.4080 0.0920 0.0170 0.578824 4.27641  4.85524           3       100                    | 
|    i_0_0/i_1/A1                              AND2_X1       Fall  0.4080 0.0000 0.0170          0.874832                                                  | 
|    i_0_0/i_1/ZN                              AND2_X1       Fall  0.4440 0.0360 0.0080 0.427921 3.3296   3.75752           2       100                    | 
|    i_0_0/p_0[2]                                            Fall  0.4440 0.0000                                                                           | 
|    subtractor/b[2]                                         Fall  0.4440 0.0000                                                                           | 
|    subtractor/genblk1_2_fulladder_f1/y                     Fall  0.4440 0.0000                                                                           | 
|    subtractor/genblk1_2_fulladder_f1/i_0_0/B XOR2_X1       Fall  0.4440 0.0000 0.0080          2.41145                                                   | 
|    subtractor/genblk1_2_fulladder_f1/i_0_0/Z XOR2_X1       Fall  0.5070 0.0630 0.0180 0.657917 5.8097   6.46762           3       100                    | 
|    subtractor/genblk1_2_fulladder_f1/sum                   Fall  0.5070 0.0000                                                                           | 
|    subtractor/genblk2_1_f3/x                               Fall  0.5070 0.0000                                                                           | 
|    subtractor/genblk2_1_f3/i_0_1/B2          OAI21_X1      Fall  0.5070 0.0000 0.0180          1.55833                                                   | 
|    subtractor/genblk2_1_f3/i_0_1/ZN          OAI21_X1      Rise  0.5440 0.0370 0.0200 0.340197 1.6642   2.0044            1       100                    | 
|    subtractor/genblk2_1_f3/i_0_0/A2          NAND2_X1      Rise  0.5440 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_1_f3/i_0_0/ZN          NAND2_X1      Fall  0.5710 0.0270 0.0150 1.03022  5.49384  6.52406           3       100                    | 
|    subtractor/genblk2_1_f3/cout                            Fall  0.5710 0.0000                                                                           | 
|    subtractor/genblk2_2_f3/cin                             Fall  0.5710 0.0000                                                                           | 
|    subtractor/genblk2_2_f3/i_0_1/B1          OAI21_X1      Fall  0.5710 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_2_f3/i_0_1/ZN          OAI21_X1      Rise  0.6010 0.0300 0.0200 0.275987 1.6642   1.94019           1       100                    | 
|    subtractor/genblk2_2_f3/i_0_0/A2          NAND2_X1      Rise  0.6010 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_2_f3/i_0_0/ZN          NAND2_X1      Fall  0.6280 0.0270 0.0150 0.884713 5.49384  6.37855           3       100                    | 
|    subtractor/genblk2_2_f3/cout                            Fall  0.6280 0.0000                                                                           | 
|    subtractor/genblk2_3_f3/cin                             Fall  0.6280 0.0000                                                                           | 
|    subtractor/genblk2_3_f3/i_0_1/B1          OAI21_X1      Fall  0.6280 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_3_f3/i_0_1/ZN          OAI21_X1      Rise  0.6580 0.0300 0.0190 0.157216 1.6642   1.82141           1       100                    | 
|    subtractor/genblk2_3_f3/i_0_0/A2          NAND2_X1      Rise  0.6580 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_3_f3/i_0_0/ZN          NAND2_X1      Fall  0.6840 0.0260 0.0140 0.492903 5.49384  5.98674           3       100                    | 
|    subtractor/genblk2_3_f3/cout                            Fall  0.6840 0.0000                                                                           | 
|    subtractor/genblk2_4_f3/cin                             Fall  0.6840 0.0000                                                                           | 
|    subtractor/genblk2_4_f3/i_0_1/B1          OAI21_X1      Fall  0.6840 0.0000 0.0140          1.45983                                                   | 
|    subtractor/genblk2_4_f3/i_0_1/ZN          OAI21_X1      Rise  0.7140 0.0300 0.0190 0.205906 1.6642   1.87011           1       100                    | 
|    subtractor/genblk2_4_f3/i_0_0/A2          NAND2_X1      Rise  0.7140 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_4_f3/i_0_0/ZN          NAND2_X1      Fall  0.7400 0.0260 0.0150 0.848593 5.49384  6.34243           3       100                    | 
|    subtractor/genblk2_4_f3/cout                            Fall  0.7400 0.0000                                                                           | 
|    subtractor/genblk2_5_f3/cin                             Fall  0.7400 0.0000                                                                           | 
|    subtractor/genblk2_5_f3/i_0_1/B1          OAI21_X1      Fall  0.7400 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_5_f3/i_0_1/ZN          OAI21_X1      Rise  0.7700 0.0300 0.0190 0.174943 1.6642   1.83914           1       100                    | 
|    subtractor/genblk2_5_f3/i_0_0/A2          NAND2_X1      Rise  0.7700 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_5_f3/i_0_0/ZN          NAND2_X1      Fall  0.7960 0.0260 0.0140 0.577083 5.49384  6.07092           3       100                    | 
|    subtractor/genblk2_5_f3/cout                            Fall  0.7960 0.0000                                                                           | 
|    subtractor/genblk2_6_f3/cin                             Fall  0.7960 0.0000                                                                           | 
|    subtractor/genblk2_6_f3/i_0_1/B1          OAI21_X1      Fall  0.7960 0.0000 0.0140          1.45983                                                   | 
|    subtractor/genblk2_6_f3/i_0_1/ZN          OAI21_X1      Rise  0.8260 0.0300 0.0190 0.251651 1.6642   1.91585           1       100                    | 
|    subtractor/genblk2_6_f3/i_0_0/A2          NAND2_X1      Rise  0.8260 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_6_f3/i_0_0/ZN          NAND2_X1      Fall  0.8520 0.0260 0.0150 0.71845  5.49384  6.21229           3       100                    | 
|    subtractor/genblk2_6_f3/cout                            Fall  0.8520 0.0000                                                                           | 
|    subtractor/genblk2_7_f3/cin                             Fall  0.8520 0.0000                                                                           | 
|    subtractor/genblk2_7_f3/i_0_1/B1          OAI21_X1      Fall  0.8520 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_7_f3/i_0_1/ZN          OAI21_X1      Rise  0.8830 0.0310 0.0210 0.504565 1.6642   2.16876           1       100                    | 
|    subtractor/genblk2_7_f3/i_0_0/A2          NAND2_X1      Rise  0.8830 0.0000 0.0210          1.6642                                                    | 
|    subtractor/genblk2_7_f3/i_0_0/ZN          NAND2_X1      Fall  0.9090 0.0260 0.0150 0.524364 5.49384  6.0182            3       100                    | 
|    subtractor/genblk2_7_f3/cout                            Fall  0.9090 0.0000                                                                           | 
|    subtractor/genblk2_8_f3/cin                             Fall  0.9090 0.0000                                                                           | 
|    subtractor/genblk2_8_f3/i_0_1/B1          OAI21_X1      Fall  0.9090 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_8_f3/i_0_1/ZN          OAI21_X1      Rise  0.9390 0.0300 0.0190 0.169043 1.6642   1.83324           1       100                    | 
|    subtractor/genblk2_8_f3/i_0_0/A2          NAND2_X1      Rise  0.9390 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_8_f3/i_0_0/ZN          NAND2_X1      Fall  0.9650 0.0260 0.0150 0.691041 5.49384  6.18488           3       100                    | 
|    subtractor/genblk2_8_f3/cout                            Fall  0.9650 0.0000                                                                           | 
|    subtractor/genblk2_9_f3/cin                             Fall  0.9650 0.0000                                                                           | 
|    subtractor/genblk2_9_f3/i_0_1/B1          OAI21_X1      Fall  0.9650 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_9_f3/i_0_1/ZN          OAI21_X1      Rise  0.9950 0.0300 0.0200 0.279884 1.6642   1.94408           1       100                    | 
|    subtractor/genblk2_9_f3/i_0_0/A2          NAND2_X1      Rise  0.9950 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_9_f3/i_0_0/ZN          NAND2_X1      Fall  1.0210 0.0260 0.0150 0.617367 5.49384  6.1112            3       100                    | 
|    subtractor/genblk2_9_f3/cout                            Fall  1.0210 0.0000                                                                           | 
|    subtractor/genblk2_10_f3/cin                            Fall  1.0210 0.0000                                                                           | 
|    subtractor/genblk2_10_f3/i_0_1/B1         OAI21_X1      Fall  1.0210 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_10_f3/i_0_1/ZN         OAI21_X1      Rise  1.0510 0.0300 0.0190 0.256645 1.6642   1.92084           1       100                    | 
|    subtractor/genblk2_10_f3/i_0_0/A2         NAND2_X1      Rise  1.0510 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_10_f3/i_0_0/ZN         NAND2_X1      Fall  1.0770 0.0260 0.0150 0.794255 5.49384  6.28809           3       100                    | 
|    subtractor/genblk2_10_f3/cout                           Fall  1.0770 0.0000                                                                           | 
|    subtractor/genblk2_11_f3/cin                            Fall  1.0770 0.0000                                                                           | 
|    subtractor/genblk2_11_f3/i_0_1/B1         OAI21_X1      Fall  1.0770 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_11_f3/i_0_1/ZN         OAI21_X1      Rise  1.1080 0.0310 0.0200 0.361395 1.6642   2.02559           1       100                    | 
|    subtractor/genblk2_11_f3/i_0_0/A2         NAND2_X1      Rise  1.1080 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_11_f3/i_0_0/ZN         NAND2_X1      Fall  1.1350 0.0270 0.0150 0.816396 5.49384  6.31023           3       100                    | 
|    subtractor/genblk2_11_f3/cout                           Fall  1.1350 0.0000                                                                           | 
|    subtractor/genblk2_12_f3/cin                            Fall  1.1350 0.0000                                                                           | 
|    subtractor/genblk2_12_f3/i_0_1/B1         OAI21_X1      Fall  1.1350 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_12_f3/i_0_1/ZN         OAI21_X1      Rise  1.1650 0.0300 0.0200 0.28111  1.6642   1.94531           1       100                    | 
|    subtractor/genblk2_12_f3/i_0_0/A2         NAND2_X1      Rise  1.1650 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_12_f3/i_0_0/ZN         NAND2_X1      Fall  1.1910 0.0260 0.0150 0.670261 5.49384  6.1641            3       100                    | 
|    subtractor/genblk2_12_f3/cout                           Fall  1.1910 0.0000                                                                           | 
|    subtractor/genblk2_13_f3/cin                            Fall  1.1910 0.0000                                                                           | 
|    subtractor/genblk2_13_f3/i_0_1/B1         OAI21_X1      Fall  1.1910 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_13_f3/i_0_1/ZN         OAI21_X1      Rise  1.2210 0.0300 0.0190 0.259037 1.6642   1.92324           1       100                    | 
|    subtractor/genblk2_13_f3/i_0_0/A2         NAND2_X1      Rise  1.2210 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_13_f3/i_0_0/ZN         NAND2_X1      Fall  1.2470 0.0260 0.0150 0.788949 5.49384  6.28279           3       100                    | 
|    subtractor/genblk2_13_f3/cout                           Fall  1.2470 0.0000                                                                           | 
|    subtractor/genblk2_14_f3/cin                            Fall  1.2470 0.0000                                                                           | 
|    subtractor/genblk2_14_f3/i_0_1/B1         OAI21_X1      Fall  1.2470 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_14_f3/i_0_1/ZN         OAI21_X1      Rise  1.2780 0.0310 0.0200 0.33218  1.6642   1.99638           1       100                    | 
|    subtractor/genblk2_14_f3/i_0_0/A2         NAND2_X1      Rise  1.2780 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_14_f3/i_0_0/ZN         NAND2_X1      Fall  1.3040 0.0260 0.0150 0.67696  5.49384  6.1708            3       100                    | 
|    subtractor/genblk2_14_f3/cout                           Fall  1.3040 0.0000                                                                           | 
|    subtractor/genblk2_15_f3/cin                            Fall  1.3040 0.0000                                                                           | 
|    subtractor/genblk2_15_f3/i_0_1/B1         OAI21_X1      Fall  1.3040 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_15_f3/i_0_1/ZN         OAI21_X1      Rise  1.3340 0.0300 0.0200 0.25928  1.6642   1.92348           1       100                    | 
|    subtractor/genblk2_15_f3/i_0_0/A2         NAND2_X1      Rise  1.3340 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_15_f3/i_0_0/ZN         NAND2_X1      Fall  1.3600 0.0260 0.0150 0.599032 5.49384  6.09287           3       100                    | 
|    subtractor/genblk2_15_f3/cout                           Fall  1.3600 0.0000                                                                           | 
|    subtractor/genblk2_16_f3/cin                            Fall  1.3600 0.0000                                                                           | 
|    subtractor/genblk2_16_f3/i_0_1/B1         OAI21_X1      Fall  1.3600 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_16_f3/i_0_1/ZN         OAI21_X1      Rise  1.3900 0.0300 0.0190 0.255721 1.6642   1.91992           1       100                    | 
|    subtractor/genblk2_16_f3/i_0_0/A2         NAND2_X1      Rise  1.3900 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_16_f3/i_0_0/ZN         NAND2_X1      Fall  1.4160 0.0260 0.0150 0.840724 5.49384  6.33456           3       100                    | 
|    subtractor/genblk2_16_f3/cout                           Fall  1.4160 0.0000                                                                           | 
|    subtractor/genblk2_17_f3/cin                            Fall  1.4160 0.0000                                                                           | 
|    subtractor/genblk2_17_f3/i_0_1/B1         OAI21_X1      Fall  1.4160 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_17_f3/i_0_1/ZN         OAI21_X1      Rise  1.4470 0.0310 0.0200 0.354313 1.6642   2.01851           1       100                    | 
|    subtractor/genblk2_17_f3/i_0_0/A2         NAND2_X1      Rise  1.4470 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_17_f3/i_0_0/ZN         NAND2_X1      Fall  1.4730 0.0260 0.0150 0.638687 5.49384  6.13252           3       100                    | 
|    subtractor/genblk2_17_f3/cout                           Fall  1.4730 0.0000                                                                           | 
|    subtractor/genblk2_18_f3/cin                            Fall  1.4730 0.0000                                                                           | 
|    subtractor/genblk2_18_f3/i_0_1/B1         OAI21_X1      Fall  1.4730 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_18_f3/i_0_1/ZN         OAI21_X1      Rise  1.5030 0.0300 0.0190 0.262199 1.6642   1.9264            1       100                    | 
|    subtractor/genblk2_18_f3/i_0_0/A2         NAND2_X1      Rise  1.5030 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_18_f3/i_0_0/ZN         NAND2_X1      Fall  1.5290 0.0260 0.0150 0.604617 5.49384  6.09845           3       100                    | 
|    subtractor/genblk2_18_f3/cout                           Fall  1.5290 0.0000                                                                           | 
|    subtractor/genblk2_19_f3/cin                            Fall  1.5290 0.0000                                                                           | 
|    subtractor/genblk2_19_f3/i_0_1/B1         OAI21_X1      Fall  1.5290 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_19_f3/i_0_1/ZN         OAI21_X1      Rise  1.5600 0.0310 0.0200 0.319685 1.6642   1.98388           1       100                    | 
|    subtractor/genblk2_19_f3/i_0_0/A2         NAND2_X1      Rise  1.5600 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_19_f3/i_0_0/ZN         NAND2_X1      Fall  1.5870 0.0270 0.0150 0.830675 5.49384  6.32451           3       100                    | 
|    subtractor/genblk2_19_f3/cout                           Fall  1.5870 0.0000                                                                           | 
|    subtractor/genblk2_20_f3/cin                            Fall  1.5870 0.0000                                                                           | 
|    subtractor/genblk2_20_f3/i_0_3/A          XNOR2_X1      Fall  1.5870 0.0000 0.0150          2.12585                                                   | 
|    subtractor/genblk2_20_f3/i_0_3/ZN         XNOR2_X1      Fall  1.6300 0.0430 0.0180 0.407418 2.57361  2.98103           1       100                    | 
|    subtractor/genblk2_20_f3/i_0_2/B          XNOR2_X1      Fall  1.6300 0.0000 0.0180          2.36817                                                   | 
|    subtractor/genblk2_20_f3/i_0_2/ZN         XNOR2_X1      Fall  1.6730 0.0430 0.0120 0.365689 1.57913  1.94482           1       100                    | 
|    subtractor/genblk2_20_f3/sum                            Fall  1.6730 0.0000                                                                           | 
|    subtractor/sum[21]                                      Fall  1.6730 0.0000                                                                           | 
|    i_0_1_56/B1                               AOI222_X1     Fall  1.6730 0.0000 0.0120          1.47422                                                   | 
|    i_0_1_56/ZN                               AOI222_X1     Rise  1.7530 0.0800 0.0520 0.408725 1.70023  2.10896           1       100                    | 
|    i_0_1_55/A                                INV_X1        Rise  1.7530 0.0000 0.0520          1.70023                                                   | 
|    i_0_1_55/ZN                               INV_X1        Fall  1.7620 0.0090 0.0120 0.372826 1.14029  1.51312           1       100                    | 
|    A_reg[20]/D                               DFF_X1        Fall  1.7620 0.0000 0.0120          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[20]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_9/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_9/Z        CLKBUF_X3     Rise  0.1910 0.0690 0.0450 26.5487  27.4061  53.9548           32      100      F    K        | 
|    A_reg[20]/CK             DFF_X1        Rise  0.1920 0.0010 0.0450          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1920 4.1920 | 
| library setup check                      | -0.0270 4.1650 | 
| data required time                       |  4.1650        | 
|                                          |                | 
| data required time                       |  4.1650        | 
| data arrival time                        | -1.7620        | 
| pessimism                                |  0.0040        | 
|                                          |                | 
| slack                                    |  2.4070        | 
-------------------------------------------------------------


 Timing Path to A_reg[19]/D 
  
 Path Start Point : f8_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : A_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                     Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                                    Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A                  CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z                  CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                                    Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A                       CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z                       CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_f8_reg/CK                        CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_f8_reg/GCK                       CLKGATETST_X8 Rise  0.1250 0.0280 0.0060 1.30901  1.42116  2.73017           1       100      FA   K        | 
|    CTS_L4_c_tid1_8/A                         CLKBUF_X3     Rise  0.1250 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid1_8/Z                         CLKBUF_X3     Rise  0.2020 0.0770 0.0520 32.9477  30.3889  63.3366           32      100      F    K        | 
| Data Path:                                                                                                                                               | 
|    f8_reg[0]/CK                              DFF_X1        Rise  0.2040 0.0020 0.0520          0.949653                                    F             | 
|    f8_reg[0]/Q                               DFF_X1        Fall  0.3160 0.1120 0.0180 2.20989  11.5641  13.774            7       100      F             | 
|    i_0_0/f8[0]                                             Fall  0.3160 0.0000                                                                           | 
|    i_0_0/i_60/A3                             OR3_X1        Fall  0.3160 0.0000 0.0180          0.895841                                                  | 
|    i_0_0/i_60/ZN                             OR3_X1        Fall  0.4080 0.0920 0.0170 0.578824 4.27641  4.85524           3       100                    | 
|    i_0_0/i_1/A1                              AND2_X1       Fall  0.4080 0.0000 0.0170          0.874832                                                  | 
|    i_0_0/i_1/ZN                              AND2_X1       Fall  0.4440 0.0360 0.0080 0.427921 3.3296   3.75752           2       100                    | 
|    i_0_0/p_0[2]                                            Fall  0.4440 0.0000                                                                           | 
|    subtractor/b[2]                                         Fall  0.4440 0.0000                                                                           | 
|    subtractor/genblk1_2_fulladder_f1/y                     Fall  0.4440 0.0000                                                                           | 
|    subtractor/genblk1_2_fulladder_f1/i_0_0/B XOR2_X1       Fall  0.4440 0.0000 0.0080          2.41145                                                   | 
|    subtractor/genblk1_2_fulladder_f1/i_0_0/Z XOR2_X1       Fall  0.5070 0.0630 0.0180 0.657917 5.8097   6.46762           3       100                    | 
|    subtractor/genblk1_2_fulladder_f1/sum                   Fall  0.5070 0.0000                                                                           | 
|    subtractor/genblk2_1_f3/x                               Fall  0.5070 0.0000                                                                           | 
|    subtractor/genblk2_1_f3/i_0_1/B2          OAI21_X1      Fall  0.5070 0.0000 0.0180          1.55833                                                   | 
|    subtractor/genblk2_1_f3/i_0_1/ZN          OAI21_X1      Rise  0.5440 0.0370 0.0200 0.340197 1.6642   2.0044            1       100                    | 
|    subtractor/genblk2_1_f3/i_0_0/A2          NAND2_X1      Rise  0.5440 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_1_f3/i_0_0/ZN          NAND2_X1      Fall  0.5710 0.0270 0.0150 1.03022  5.49384  6.52406           3       100                    | 
|    subtractor/genblk2_1_f3/cout                            Fall  0.5710 0.0000                                                                           | 
|    subtractor/genblk2_2_f3/cin                             Fall  0.5710 0.0000                                                                           | 
|    subtractor/genblk2_2_f3/i_0_1/B1          OAI21_X1      Fall  0.5710 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_2_f3/i_0_1/ZN          OAI21_X1      Rise  0.6010 0.0300 0.0200 0.275987 1.6642   1.94019           1       100                    | 
|    subtractor/genblk2_2_f3/i_0_0/A2          NAND2_X1      Rise  0.6010 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_2_f3/i_0_0/ZN          NAND2_X1      Fall  0.6280 0.0270 0.0150 0.884713 5.49384  6.37855           3       100                    | 
|    subtractor/genblk2_2_f3/cout                            Fall  0.6280 0.0000                                                                           | 
|    subtractor/genblk2_3_f3/cin                             Fall  0.6280 0.0000                                                                           | 
|    subtractor/genblk2_3_f3/i_0_1/B1          OAI21_X1      Fall  0.6280 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_3_f3/i_0_1/ZN          OAI21_X1      Rise  0.6580 0.0300 0.0190 0.157216 1.6642   1.82141           1       100                    | 
|    subtractor/genblk2_3_f3/i_0_0/A2          NAND2_X1      Rise  0.6580 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_3_f3/i_0_0/ZN          NAND2_X1      Fall  0.6840 0.0260 0.0140 0.492903 5.49384  5.98674           3       100                    | 
|    subtractor/genblk2_3_f3/cout                            Fall  0.6840 0.0000                                                                           | 
|    subtractor/genblk2_4_f3/cin                             Fall  0.6840 0.0000                                                                           | 
|    subtractor/genblk2_4_f3/i_0_1/B1          OAI21_X1      Fall  0.6840 0.0000 0.0140          1.45983                                                   | 
|    subtractor/genblk2_4_f3/i_0_1/ZN          OAI21_X1      Rise  0.7140 0.0300 0.0190 0.205906 1.6642   1.87011           1       100                    | 
|    subtractor/genblk2_4_f3/i_0_0/A2          NAND2_X1      Rise  0.7140 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_4_f3/i_0_0/ZN          NAND2_X1      Fall  0.7400 0.0260 0.0150 0.848593 5.49384  6.34243           3       100                    | 
|    subtractor/genblk2_4_f3/cout                            Fall  0.7400 0.0000                                                                           | 
|    subtractor/genblk2_5_f3/cin                             Fall  0.7400 0.0000                                                                           | 
|    subtractor/genblk2_5_f3/i_0_1/B1          OAI21_X1      Fall  0.7400 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_5_f3/i_0_1/ZN          OAI21_X1      Rise  0.7700 0.0300 0.0190 0.174943 1.6642   1.83914           1       100                    | 
|    subtractor/genblk2_5_f3/i_0_0/A2          NAND2_X1      Rise  0.7700 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_5_f3/i_0_0/ZN          NAND2_X1      Fall  0.7960 0.0260 0.0140 0.577083 5.49384  6.07092           3       100                    | 
|    subtractor/genblk2_5_f3/cout                            Fall  0.7960 0.0000                                                                           | 
|    subtractor/genblk2_6_f3/cin                             Fall  0.7960 0.0000                                                                           | 
|    subtractor/genblk2_6_f3/i_0_1/B1          OAI21_X1      Fall  0.7960 0.0000 0.0140          1.45983                                                   | 
|    subtractor/genblk2_6_f3/i_0_1/ZN          OAI21_X1      Rise  0.8260 0.0300 0.0190 0.251651 1.6642   1.91585           1       100                    | 
|    subtractor/genblk2_6_f3/i_0_0/A2          NAND2_X1      Rise  0.8260 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_6_f3/i_0_0/ZN          NAND2_X1      Fall  0.8520 0.0260 0.0150 0.71845  5.49384  6.21229           3       100                    | 
|    subtractor/genblk2_6_f3/cout                            Fall  0.8520 0.0000                                                                           | 
|    subtractor/genblk2_7_f3/cin                             Fall  0.8520 0.0000                                                                           | 
|    subtractor/genblk2_7_f3/i_0_1/B1          OAI21_X1      Fall  0.8520 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_7_f3/i_0_1/ZN          OAI21_X1      Rise  0.8830 0.0310 0.0210 0.504565 1.6642   2.16876           1       100                    | 
|    subtractor/genblk2_7_f3/i_0_0/A2          NAND2_X1      Rise  0.8830 0.0000 0.0210          1.6642                                                    | 
|    subtractor/genblk2_7_f3/i_0_0/ZN          NAND2_X1      Fall  0.9090 0.0260 0.0150 0.524364 5.49384  6.0182            3       100                    | 
|    subtractor/genblk2_7_f3/cout                            Fall  0.9090 0.0000                                                                           | 
|    subtractor/genblk2_8_f3/cin                             Fall  0.9090 0.0000                                                                           | 
|    subtractor/genblk2_8_f3/i_0_1/B1          OAI21_X1      Fall  0.9090 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_8_f3/i_0_1/ZN          OAI21_X1      Rise  0.9390 0.0300 0.0190 0.169043 1.6642   1.83324           1       100                    | 
|    subtractor/genblk2_8_f3/i_0_0/A2          NAND2_X1      Rise  0.9390 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_8_f3/i_0_0/ZN          NAND2_X1      Fall  0.9650 0.0260 0.0150 0.691041 5.49384  6.18488           3       100                    | 
|    subtractor/genblk2_8_f3/cout                            Fall  0.9650 0.0000                                                                           | 
|    subtractor/genblk2_9_f3/cin                             Fall  0.9650 0.0000                                                                           | 
|    subtractor/genblk2_9_f3/i_0_1/B1          OAI21_X1      Fall  0.9650 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_9_f3/i_0_1/ZN          OAI21_X1      Rise  0.9950 0.0300 0.0200 0.279884 1.6642   1.94408           1       100                    | 
|    subtractor/genblk2_9_f3/i_0_0/A2          NAND2_X1      Rise  0.9950 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_9_f3/i_0_0/ZN          NAND2_X1      Fall  1.0210 0.0260 0.0150 0.617367 5.49384  6.1112            3       100                    | 
|    subtractor/genblk2_9_f3/cout                            Fall  1.0210 0.0000                                                                           | 
|    subtractor/genblk2_10_f3/cin                            Fall  1.0210 0.0000                                                                           | 
|    subtractor/genblk2_10_f3/i_0_1/B1         OAI21_X1      Fall  1.0210 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_10_f3/i_0_1/ZN         OAI21_X1      Rise  1.0510 0.0300 0.0190 0.256645 1.6642   1.92084           1       100                    | 
|    subtractor/genblk2_10_f3/i_0_0/A2         NAND2_X1      Rise  1.0510 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_10_f3/i_0_0/ZN         NAND2_X1      Fall  1.0770 0.0260 0.0150 0.794255 5.49384  6.28809           3       100                    | 
|    subtractor/genblk2_10_f3/cout                           Fall  1.0770 0.0000                                                                           | 
|    subtractor/genblk2_11_f3/cin                            Fall  1.0770 0.0000                                                                           | 
|    subtractor/genblk2_11_f3/i_0_1/B1         OAI21_X1      Fall  1.0770 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_11_f3/i_0_1/ZN         OAI21_X1      Rise  1.1080 0.0310 0.0200 0.361395 1.6642   2.02559           1       100                    | 
|    subtractor/genblk2_11_f3/i_0_0/A2         NAND2_X1      Rise  1.1080 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_11_f3/i_0_0/ZN         NAND2_X1      Fall  1.1350 0.0270 0.0150 0.816396 5.49384  6.31023           3       100                    | 
|    subtractor/genblk2_11_f3/cout                           Fall  1.1350 0.0000                                                                           | 
|    subtractor/genblk2_12_f3/cin                            Fall  1.1350 0.0000                                                                           | 
|    subtractor/genblk2_12_f3/i_0_1/B1         OAI21_X1      Fall  1.1350 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_12_f3/i_0_1/ZN         OAI21_X1      Rise  1.1650 0.0300 0.0200 0.28111  1.6642   1.94531           1       100                    | 
|    subtractor/genblk2_12_f3/i_0_0/A2         NAND2_X1      Rise  1.1650 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_12_f3/i_0_0/ZN         NAND2_X1      Fall  1.1910 0.0260 0.0150 0.670261 5.49384  6.1641            3       100                    | 
|    subtractor/genblk2_12_f3/cout                           Fall  1.1910 0.0000                                                                           | 
|    subtractor/genblk2_13_f3/cin                            Fall  1.1910 0.0000                                                                           | 
|    subtractor/genblk2_13_f3/i_0_1/B1         OAI21_X1      Fall  1.1910 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_13_f3/i_0_1/ZN         OAI21_X1      Rise  1.2210 0.0300 0.0190 0.259037 1.6642   1.92324           1       100                    | 
|    subtractor/genblk2_13_f3/i_0_0/A2         NAND2_X1      Rise  1.2210 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_13_f3/i_0_0/ZN         NAND2_X1      Fall  1.2470 0.0260 0.0150 0.788949 5.49384  6.28279           3       100                    | 
|    subtractor/genblk2_13_f3/cout                           Fall  1.2470 0.0000                                                                           | 
|    subtractor/genblk2_14_f3/cin                            Fall  1.2470 0.0000                                                                           | 
|    subtractor/genblk2_14_f3/i_0_1/B1         OAI21_X1      Fall  1.2470 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_14_f3/i_0_1/ZN         OAI21_X1      Rise  1.2780 0.0310 0.0200 0.33218  1.6642   1.99638           1       100                    | 
|    subtractor/genblk2_14_f3/i_0_0/A2         NAND2_X1      Rise  1.2780 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_14_f3/i_0_0/ZN         NAND2_X1      Fall  1.3040 0.0260 0.0150 0.67696  5.49384  6.1708            3       100                    | 
|    subtractor/genblk2_14_f3/cout                           Fall  1.3040 0.0000                                                                           | 
|    subtractor/genblk2_15_f3/cin                            Fall  1.3040 0.0000                                                                           | 
|    subtractor/genblk2_15_f3/i_0_1/B1         OAI21_X1      Fall  1.3040 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_15_f3/i_0_1/ZN         OAI21_X1      Rise  1.3340 0.0300 0.0200 0.25928  1.6642   1.92348           1       100                    | 
|    subtractor/genblk2_15_f3/i_0_0/A2         NAND2_X1      Rise  1.3340 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_15_f3/i_0_0/ZN         NAND2_X1      Fall  1.3600 0.0260 0.0150 0.599032 5.49384  6.09287           3       100                    | 
|    subtractor/genblk2_15_f3/cout                           Fall  1.3600 0.0000                                                                           | 
|    subtractor/genblk2_16_f3/cin                            Fall  1.3600 0.0000                                                                           | 
|    subtractor/genblk2_16_f3/i_0_1/B1         OAI21_X1      Fall  1.3600 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_16_f3/i_0_1/ZN         OAI21_X1      Rise  1.3900 0.0300 0.0190 0.255721 1.6642   1.91992           1       100                    | 
|    subtractor/genblk2_16_f3/i_0_0/A2         NAND2_X1      Rise  1.3900 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_16_f3/i_0_0/ZN         NAND2_X1      Fall  1.4160 0.0260 0.0150 0.840724 5.49384  6.33456           3       100                    | 
|    subtractor/genblk2_16_f3/cout                           Fall  1.4160 0.0000                                                                           | 
|    subtractor/genblk2_17_f3/cin                            Fall  1.4160 0.0000                                                                           | 
|    subtractor/genblk2_17_f3/i_0_1/B1         OAI21_X1      Fall  1.4160 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_17_f3/i_0_1/ZN         OAI21_X1      Rise  1.4470 0.0310 0.0200 0.354313 1.6642   2.01851           1       100                    | 
|    subtractor/genblk2_17_f3/i_0_0/A2         NAND2_X1      Rise  1.4470 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_17_f3/i_0_0/ZN         NAND2_X1      Fall  1.4730 0.0260 0.0150 0.638687 5.49384  6.13252           3       100                    | 
|    subtractor/genblk2_17_f3/cout                           Fall  1.4730 0.0000                                                                           | 
|    subtractor/genblk2_18_f3/cin                            Fall  1.4730 0.0000                                                                           | 
|    subtractor/genblk2_18_f3/i_0_1/B1         OAI21_X1      Fall  1.4730 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_18_f3/i_0_1/ZN         OAI21_X1      Rise  1.5030 0.0300 0.0190 0.262199 1.6642   1.9264            1       100                    | 
|    subtractor/genblk2_18_f3/i_0_0/A2         NAND2_X1      Rise  1.5030 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_18_f3/i_0_0/ZN         NAND2_X1      Fall  1.5290 0.0260 0.0150 0.604617 5.49384  6.09845           3       100                    | 
|    subtractor/genblk2_18_f3/cout                           Fall  1.5290 0.0000                                                                           | 
|    subtractor/genblk2_19_f3/cin                            Fall  1.5290 0.0000                                                                           | 
|    subtractor/genblk2_19_f3/i_0_3/A          XNOR2_X1      Fall  1.5290 0.0000 0.0150          2.12585                                                   | 
|    subtractor/genblk2_19_f3/i_0_3/ZN         XNOR2_X1      Fall  1.5720 0.0430 0.0180 0.379246 2.57361  2.95285           1       100                    | 
|    subtractor/genblk2_19_f3/i_0_2/B          XNOR2_X1      Fall  1.5720 0.0000 0.0180          2.36817                                                   | 
|    subtractor/genblk2_19_f3/i_0_2/ZN         XNOR2_X1      Fall  1.6150 0.0430 0.0120 0.354661 1.57913  1.93379           1       100                    | 
|    subtractor/genblk2_19_f3/sum                            Fall  1.6150 0.0000                                                                           | 
|    subtractor/sum[20]                                      Fall  1.6150 0.0000                                                                           | 
|    i_0_1_54/B1                               AOI222_X1     Fall  1.6150 0.0000 0.0120          1.47422                                                   | 
|    i_0_1_54/ZN                               AOI222_X1     Rise  1.6940 0.0790 0.0520 0.355943 1.70023  2.05617           1       100                    | 
|    i_0_1_53/A                                INV_X1        Rise  1.6940 0.0000 0.0520          1.70023                                                   | 
|    i_0_1_53/ZN                               INV_X1        Fall  1.7030 0.0090 0.0120 0.448779 1.14029  1.58907           1       100                    | 
|    A_reg[19]/D                               DFF_X1        Fall  1.7030 0.0000 0.0120          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[19]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_9/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_9/Z        CLKBUF_X3     Rise  0.1910 0.0690 0.0450 26.5487  27.4061  53.9548           32      100      F    K        | 
|    A_reg[19]/CK             DFF_X1        Rise  0.1920 0.0010 0.0450          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1920 4.1920 | 
| library setup check                      | -0.0270 4.1650 | 
| data required time                       |  4.1650        | 
|                                          |                | 
| data required time                       |  4.1650        | 
| data arrival time                        | -1.7030        | 
| pessimism                                |  0.0040        | 
|                                          |                | 
| slack                                    |  2.4660        | 
-------------------------------------------------------------


 Timing Path to A_reg[18]/D 
  
 Path Start Point : f8_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : A_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                     Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                                    Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A                  CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z                  CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                                    Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A                       CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z                       CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_f8_reg/CK                        CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_f8_reg/GCK                       CLKGATETST_X8 Rise  0.1250 0.0280 0.0060 1.30901  1.42116  2.73017           1       100      FA   K        | 
|    CTS_L4_c_tid1_8/A                         CLKBUF_X3     Rise  0.1250 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid1_8/Z                         CLKBUF_X3     Rise  0.2020 0.0770 0.0520 32.9477  30.3889  63.3366           32      100      F    K        | 
| Data Path:                                                                                                                                               | 
|    f8_reg[0]/CK                              DFF_X1        Rise  0.2040 0.0020 0.0520          0.949653                                    F             | 
|    f8_reg[0]/Q                               DFF_X1        Fall  0.3160 0.1120 0.0180 2.20989  11.5641  13.774            7       100      F             | 
|    i_0_0/f8[0]                                             Fall  0.3160 0.0000                                                                           | 
|    i_0_0/i_60/A3                             OR3_X1        Fall  0.3160 0.0000 0.0180          0.895841                                                  | 
|    i_0_0/i_60/ZN                             OR3_X1        Fall  0.4080 0.0920 0.0170 0.578824 4.27641  4.85524           3       100                    | 
|    i_0_0/i_1/A1                              AND2_X1       Fall  0.4080 0.0000 0.0170          0.874832                                                  | 
|    i_0_0/i_1/ZN                              AND2_X1       Fall  0.4440 0.0360 0.0080 0.427921 3.3296   3.75752           2       100                    | 
|    i_0_0/p_0[2]                                            Fall  0.4440 0.0000                                                                           | 
|    subtractor/b[2]                                         Fall  0.4440 0.0000                                                                           | 
|    subtractor/genblk1_2_fulladder_f1/y                     Fall  0.4440 0.0000                                                                           | 
|    subtractor/genblk1_2_fulladder_f1/i_0_0/B XOR2_X1       Fall  0.4440 0.0000 0.0080          2.41145                                                   | 
|    subtractor/genblk1_2_fulladder_f1/i_0_0/Z XOR2_X1       Fall  0.5070 0.0630 0.0180 0.657917 5.8097   6.46762           3       100                    | 
|    subtractor/genblk1_2_fulladder_f1/sum                   Fall  0.5070 0.0000                                                                           | 
|    subtractor/genblk2_1_f3/x                               Fall  0.5070 0.0000                                                                           | 
|    subtractor/genblk2_1_f3/i_0_1/B2          OAI21_X1      Fall  0.5070 0.0000 0.0180          1.55833                                                   | 
|    subtractor/genblk2_1_f3/i_0_1/ZN          OAI21_X1      Rise  0.5440 0.0370 0.0200 0.340197 1.6642   2.0044            1       100                    | 
|    subtractor/genblk2_1_f3/i_0_0/A2          NAND2_X1      Rise  0.5440 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_1_f3/i_0_0/ZN          NAND2_X1      Fall  0.5710 0.0270 0.0150 1.03022  5.49384  6.52406           3       100                    | 
|    subtractor/genblk2_1_f3/cout                            Fall  0.5710 0.0000                                                                           | 
|    subtractor/genblk2_2_f3/cin                             Fall  0.5710 0.0000                                                                           | 
|    subtractor/genblk2_2_f3/i_0_1/B1          OAI21_X1      Fall  0.5710 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_2_f3/i_0_1/ZN          OAI21_X1      Rise  0.6010 0.0300 0.0200 0.275987 1.6642   1.94019           1       100                    | 
|    subtractor/genblk2_2_f3/i_0_0/A2          NAND2_X1      Rise  0.6010 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_2_f3/i_0_0/ZN          NAND2_X1      Fall  0.6280 0.0270 0.0150 0.884713 5.49384  6.37855           3       100                    | 
|    subtractor/genblk2_2_f3/cout                            Fall  0.6280 0.0000                                                                           | 
|    subtractor/genblk2_3_f3/cin                             Fall  0.6280 0.0000                                                                           | 
|    subtractor/genblk2_3_f3/i_0_1/B1          OAI21_X1      Fall  0.6280 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_3_f3/i_0_1/ZN          OAI21_X1      Rise  0.6580 0.0300 0.0190 0.157216 1.6642   1.82141           1       100                    | 
|    subtractor/genblk2_3_f3/i_0_0/A2          NAND2_X1      Rise  0.6580 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_3_f3/i_0_0/ZN          NAND2_X1      Fall  0.6840 0.0260 0.0140 0.492903 5.49384  5.98674           3       100                    | 
|    subtractor/genblk2_3_f3/cout                            Fall  0.6840 0.0000                                                                           | 
|    subtractor/genblk2_4_f3/cin                             Fall  0.6840 0.0000                                                                           | 
|    subtractor/genblk2_4_f3/i_0_1/B1          OAI21_X1      Fall  0.6840 0.0000 0.0140          1.45983                                                   | 
|    subtractor/genblk2_4_f3/i_0_1/ZN          OAI21_X1      Rise  0.7140 0.0300 0.0190 0.205906 1.6642   1.87011           1       100                    | 
|    subtractor/genblk2_4_f3/i_0_0/A2          NAND2_X1      Rise  0.7140 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_4_f3/i_0_0/ZN          NAND2_X1      Fall  0.7400 0.0260 0.0150 0.848593 5.49384  6.34243           3       100                    | 
|    subtractor/genblk2_4_f3/cout                            Fall  0.7400 0.0000                                                                           | 
|    subtractor/genblk2_5_f3/cin                             Fall  0.7400 0.0000                                                                           | 
|    subtractor/genblk2_5_f3/i_0_1/B1          OAI21_X1      Fall  0.7400 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_5_f3/i_0_1/ZN          OAI21_X1      Rise  0.7700 0.0300 0.0190 0.174943 1.6642   1.83914           1       100                    | 
|    subtractor/genblk2_5_f3/i_0_0/A2          NAND2_X1      Rise  0.7700 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_5_f3/i_0_0/ZN          NAND2_X1      Fall  0.7960 0.0260 0.0140 0.577083 5.49384  6.07092           3       100                    | 
|    subtractor/genblk2_5_f3/cout                            Fall  0.7960 0.0000                                                                           | 
|    subtractor/genblk2_6_f3/cin                             Fall  0.7960 0.0000                                                                           | 
|    subtractor/genblk2_6_f3/i_0_1/B1          OAI21_X1      Fall  0.7960 0.0000 0.0140          1.45983                                                   | 
|    subtractor/genblk2_6_f3/i_0_1/ZN          OAI21_X1      Rise  0.8260 0.0300 0.0190 0.251651 1.6642   1.91585           1       100                    | 
|    subtractor/genblk2_6_f3/i_0_0/A2          NAND2_X1      Rise  0.8260 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_6_f3/i_0_0/ZN          NAND2_X1      Fall  0.8520 0.0260 0.0150 0.71845  5.49384  6.21229           3       100                    | 
|    subtractor/genblk2_6_f3/cout                            Fall  0.8520 0.0000                                                                           | 
|    subtractor/genblk2_7_f3/cin                             Fall  0.8520 0.0000                                                                           | 
|    subtractor/genblk2_7_f3/i_0_1/B1          OAI21_X1      Fall  0.8520 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_7_f3/i_0_1/ZN          OAI21_X1      Rise  0.8830 0.0310 0.0210 0.504565 1.6642   2.16876           1       100                    | 
|    subtractor/genblk2_7_f3/i_0_0/A2          NAND2_X1      Rise  0.8830 0.0000 0.0210          1.6642                                                    | 
|    subtractor/genblk2_7_f3/i_0_0/ZN          NAND2_X1      Fall  0.9090 0.0260 0.0150 0.524364 5.49384  6.0182            3       100                    | 
|    subtractor/genblk2_7_f3/cout                            Fall  0.9090 0.0000                                                                           | 
|    subtractor/genblk2_8_f3/cin                             Fall  0.9090 0.0000                                                                           | 
|    subtractor/genblk2_8_f3/i_0_1/B1          OAI21_X1      Fall  0.9090 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_8_f3/i_0_1/ZN          OAI21_X1      Rise  0.9390 0.0300 0.0190 0.169043 1.6642   1.83324           1       100                    | 
|    subtractor/genblk2_8_f3/i_0_0/A2          NAND2_X1      Rise  0.9390 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_8_f3/i_0_0/ZN          NAND2_X1      Fall  0.9650 0.0260 0.0150 0.691041 5.49384  6.18488           3       100                    | 
|    subtractor/genblk2_8_f3/cout                            Fall  0.9650 0.0000                                                                           | 
|    subtractor/genblk2_9_f3/cin                             Fall  0.9650 0.0000                                                                           | 
|    subtractor/genblk2_9_f3/i_0_1/B1          OAI21_X1      Fall  0.9650 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_9_f3/i_0_1/ZN          OAI21_X1      Rise  0.9950 0.0300 0.0200 0.279884 1.6642   1.94408           1       100                    | 
|    subtractor/genblk2_9_f3/i_0_0/A2          NAND2_X1      Rise  0.9950 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_9_f3/i_0_0/ZN          NAND2_X1      Fall  1.0210 0.0260 0.0150 0.617367 5.49384  6.1112            3       100                    | 
|    subtractor/genblk2_9_f3/cout                            Fall  1.0210 0.0000                                                                           | 
|    subtractor/genblk2_10_f3/cin                            Fall  1.0210 0.0000                                                                           | 
|    subtractor/genblk2_10_f3/i_0_1/B1         OAI21_X1      Fall  1.0210 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_10_f3/i_0_1/ZN         OAI21_X1      Rise  1.0510 0.0300 0.0190 0.256645 1.6642   1.92084           1       100                    | 
|    subtractor/genblk2_10_f3/i_0_0/A2         NAND2_X1      Rise  1.0510 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_10_f3/i_0_0/ZN         NAND2_X1      Fall  1.0770 0.0260 0.0150 0.794255 5.49384  6.28809           3       100                    | 
|    subtractor/genblk2_10_f3/cout                           Fall  1.0770 0.0000                                                                           | 
|    subtractor/genblk2_11_f3/cin                            Fall  1.0770 0.0000                                                                           | 
|    subtractor/genblk2_11_f3/i_0_1/B1         OAI21_X1      Fall  1.0770 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_11_f3/i_0_1/ZN         OAI21_X1      Rise  1.1080 0.0310 0.0200 0.361395 1.6642   2.02559           1       100                    | 
|    subtractor/genblk2_11_f3/i_0_0/A2         NAND2_X1      Rise  1.1080 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_11_f3/i_0_0/ZN         NAND2_X1      Fall  1.1350 0.0270 0.0150 0.816396 5.49384  6.31023           3       100                    | 
|    subtractor/genblk2_11_f3/cout                           Fall  1.1350 0.0000                                                                           | 
|    subtractor/genblk2_12_f3/cin                            Fall  1.1350 0.0000                                                                           | 
|    subtractor/genblk2_12_f3/i_0_1/B1         OAI21_X1      Fall  1.1350 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_12_f3/i_0_1/ZN         OAI21_X1      Rise  1.1650 0.0300 0.0200 0.28111  1.6642   1.94531           1       100                    | 
|    subtractor/genblk2_12_f3/i_0_0/A2         NAND2_X1      Rise  1.1650 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_12_f3/i_0_0/ZN         NAND2_X1      Fall  1.1910 0.0260 0.0150 0.670261 5.49384  6.1641            3       100                    | 
|    subtractor/genblk2_12_f3/cout                           Fall  1.1910 0.0000                                                                           | 
|    subtractor/genblk2_13_f3/cin                            Fall  1.1910 0.0000                                                                           | 
|    subtractor/genblk2_13_f3/i_0_1/B1         OAI21_X1      Fall  1.1910 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_13_f3/i_0_1/ZN         OAI21_X1      Rise  1.2210 0.0300 0.0190 0.259037 1.6642   1.92324           1       100                    | 
|    subtractor/genblk2_13_f3/i_0_0/A2         NAND2_X1      Rise  1.2210 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_13_f3/i_0_0/ZN         NAND2_X1      Fall  1.2470 0.0260 0.0150 0.788949 5.49384  6.28279           3       100                    | 
|    subtractor/genblk2_13_f3/cout                           Fall  1.2470 0.0000                                                                           | 
|    subtractor/genblk2_14_f3/cin                            Fall  1.2470 0.0000                                                                           | 
|    subtractor/genblk2_14_f3/i_0_1/B1         OAI21_X1      Fall  1.2470 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_14_f3/i_0_1/ZN         OAI21_X1      Rise  1.2780 0.0310 0.0200 0.33218  1.6642   1.99638           1       100                    | 
|    subtractor/genblk2_14_f3/i_0_0/A2         NAND2_X1      Rise  1.2780 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_14_f3/i_0_0/ZN         NAND2_X1      Fall  1.3040 0.0260 0.0150 0.67696  5.49384  6.1708            3       100                    | 
|    subtractor/genblk2_14_f3/cout                           Fall  1.3040 0.0000                                                                           | 
|    subtractor/genblk2_15_f3/cin                            Fall  1.3040 0.0000                                                                           | 
|    subtractor/genblk2_15_f3/i_0_1/B1         OAI21_X1      Fall  1.3040 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_15_f3/i_0_1/ZN         OAI21_X1      Rise  1.3340 0.0300 0.0200 0.25928  1.6642   1.92348           1       100                    | 
|    subtractor/genblk2_15_f3/i_0_0/A2         NAND2_X1      Rise  1.3340 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_15_f3/i_0_0/ZN         NAND2_X1      Fall  1.3600 0.0260 0.0150 0.599032 5.49384  6.09287           3       100                    | 
|    subtractor/genblk2_15_f3/cout                           Fall  1.3600 0.0000                                                                           | 
|    subtractor/genblk2_16_f3/cin                            Fall  1.3600 0.0000                                                                           | 
|    subtractor/genblk2_16_f3/i_0_1/B1         OAI21_X1      Fall  1.3600 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_16_f3/i_0_1/ZN         OAI21_X1      Rise  1.3900 0.0300 0.0190 0.255721 1.6642   1.91992           1       100                    | 
|    subtractor/genblk2_16_f3/i_0_0/A2         NAND2_X1      Rise  1.3900 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_16_f3/i_0_0/ZN         NAND2_X1      Fall  1.4160 0.0260 0.0150 0.840724 5.49384  6.33456           3       100                    | 
|    subtractor/genblk2_16_f3/cout                           Fall  1.4160 0.0000                                                                           | 
|    subtractor/genblk2_17_f3/cin                            Fall  1.4160 0.0000                                                                           | 
|    subtractor/genblk2_17_f3/i_0_1/B1         OAI21_X1      Fall  1.4160 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_17_f3/i_0_1/ZN         OAI21_X1      Rise  1.4470 0.0310 0.0200 0.354313 1.6642   2.01851           1       100                    | 
|    subtractor/genblk2_17_f3/i_0_0/A2         NAND2_X1      Rise  1.4470 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_17_f3/i_0_0/ZN         NAND2_X1      Fall  1.4730 0.0260 0.0150 0.638687 5.49384  6.13252           3       100                    | 
|    subtractor/genblk2_17_f3/cout                           Fall  1.4730 0.0000                                                                           | 
|    subtractor/genblk2_18_f3/cin                            Fall  1.4730 0.0000                                                                           | 
|    subtractor/genblk2_18_f3/i_0_3/A          XNOR2_X1      Fall  1.4730 0.0000 0.0150          2.12585                                                   | 
|    subtractor/genblk2_18_f3/i_0_3/ZN         XNOR2_X1      Fall  1.5160 0.0430 0.0170 0.190103 2.57361  2.76371           1       100                    | 
|    subtractor/genblk2_18_f3/i_0_2/B          XNOR2_X1      Fall  1.5160 0.0000 0.0170          2.36817                                                   | 
|    subtractor/genblk2_18_f3/i_0_2/ZN         XNOR2_X1      Fall  1.5590 0.0430 0.0120 0.257048 1.57913  1.83618           1       100                    | 
|    subtractor/genblk2_18_f3/sum                            Fall  1.5590 0.0000                                                                           | 
|    subtractor/sum[19]                                      Fall  1.5590 0.0000                                                                           | 
|    i_0_1_52/B1                               AOI222_X1     Fall  1.5590 0.0000 0.0120          1.47422                                                   | 
|    i_0_1_52/ZN                               AOI222_X1     Rise  1.6400 0.0810 0.0540 0.574816 1.70023  2.27505           1       100                    | 
|    i_0_1_51/A                                INV_X1        Rise  1.6400 0.0000 0.0540          1.70023                                                   | 
|    i_0_1_51/ZN                               INV_X1        Fall  1.6480 0.0080 0.0120 0.253943 1.14029  1.39423           1       100                    | 
|    A_reg[18]/D                               DFF_X1        Fall  1.6480 0.0000 0.0120          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[18]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_9/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_9/Z        CLKBUF_X3     Rise  0.1910 0.0690 0.0450 26.5487  27.4061  53.9548           32      100      F    K        | 
|    A_reg[18]/CK             DFF_X1        Rise  0.1930 0.0020 0.0450          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1930 4.1930 | 
| library setup check                      | -0.0270 4.1660 | 
| data required time                       |  4.1660        | 
|                                          |                | 
| data required time                       |  4.1660        | 
| data arrival time                        | -1.6480        | 
| pessimism                                |  0.0040        | 
|                                          |                | 
| slack                                    |  2.5220        | 
-------------------------------------------------------------


 Timing Path to A_reg[17]/D 
  
 Path Start Point : f8_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : A_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                     Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                                    Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A                  CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z                  CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                                    Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A                       CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z                       CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_f8_reg/CK                        CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_f8_reg/GCK                       CLKGATETST_X8 Rise  0.1250 0.0280 0.0060 1.30901  1.42116  2.73017           1       100      FA   K        | 
|    CTS_L4_c_tid1_8/A                         CLKBUF_X3     Rise  0.1250 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid1_8/Z                         CLKBUF_X3     Rise  0.2020 0.0770 0.0520 32.9477  30.3889  63.3366           32      100      F    K        | 
| Data Path:                                                                                                                                               | 
|    f8_reg[0]/CK                              DFF_X1        Rise  0.2040 0.0020 0.0520          0.949653                                    F             | 
|    f8_reg[0]/Q                               DFF_X1        Fall  0.3160 0.1120 0.0180 2.20989  11.5641  13.774            7       100      F             | 
|    i_0_0/f8[0]                                             Fall  0.3160 0.0000                                                                           | 
|    i_0_0/i_60/A3                             OR3_X1        Fall  0.3160 0.0000 0.0180          0.895841                                                  | 
|    i_0_0/i_60/ZN                             OR3_X1        Fall  0.4080 0.0920 0.0170 0.578824 4.27641  4.85524           3       100                    | 
|    i_0_0/i_1/A1                              AND2_X1       Fall  0.4080 0.0000 0.0170          0.874832                                                  | 
|    i_0_0/i_1/ZN                              AND2_X1       Fall  0.4440 0.0360 0.0080 0.427921 3.3296   3.75752           2       100                    | 
|    i_0_0/p_0[2]                                            Fall  0.4440 0.0000                                                                           | 
|    subtractor/b[2]                                         Fall  0.4440 0.0000                                                                           | 
|    subtractor/genblk1_2_fulladder_f1/y                     Fall  0.4440 0.0000                                                                           | 
|    subtractor/genblk1_2_fulladder_f1/i_0_0/B XOR2_X1       Fall  0.4440 0.0000 0.0080          2.41145                                                   | 
|    subtractor/genblk1_2_fulladder_f1/i_0_0/Z XOR2_X1       Fall  0.5070 0.0630 0.0180 0.657917 5.8097   6.46762           3       100                    | 
|    subtractor/genblk1_2_fulladder_f1/sum                   Fall  0.5070 0.0000                                                                           | 
|    subtractor/genblk2_1_f3/x                               Fall  0.5070 0.0000                                                                           | 
|    subtractor/genblk2_1_f3/i_0_1/B2          OAI21_X1      Fall  0.5070 0.0000 0.0180          1.55833                                                   | 
|    subtractor/genblk2_1_f3/i_0_1/ZN          OAI21_X1      Rise  0.5440 0.0370 0.0200 0.340197 1.6642   2.0044            1       100                    | 
|    subtractor/genblk2_1_f3/i_0_0/A2          NAND2_X1      Rise  0.5440 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_1_f3/i_0_0/ZN          NAND2_X1      Fall  0.5710 0.0270 0.0150 1.03022  5.49384  6.52406           3       100                    | 
|    subtractor/genblk2_1_f3/cout                            Fall  0.5710 0.0000                                                                           | 
|    subtractor/genblk2_2_f3/cin                             Fall  0.5710 0.0000                                                                           | 
|    subtractor/genblk2_2_f3/i_0_1/B1          OAI21_X1      Fall  0.5710 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_2_f3/i_0_1/ZN          OAI21_X1      Rise  0.6010 0.0300 0.0200 0.275987 1.6642   1.94019           1       100                    | 
|    subtractor/genblk2_2_f3/i_0_0/A2          NAND2_X1      Rise  0.6010 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_2_f3/i_0_0/ZN          NAND2_X1      Fall  0.6280 0.0270 0.0150 0.884713 5.49384  6.37855           3       100                    | 
|    subtractor/genblk2_2_f3/cout                            Fall  0.6280 0.0000                                                                           | 
|    subtractor/genblk2_3_f3/cin                             Fall  0.6280 0.0000                                                                           | 
|    subtractor/genblk2_3_f3/i_0_1/B1          OAI21_X1      Fall  0.6280 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_3_f3/i_0_1/ZN          OAI21_X1      Rise  0.6580 0.0300 0.0190 0.157216 1.6642   1.82141           1       100                    | 
|    subtractor/genblk2_3_f3/i_0_0/A2          NAND2_X1      Rise  0.6580 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_3_f3/i_0_0/ZN          NAND2_X1      Fall  0.6840 0.0260 0.0140 0.492903 5.49384  5.98674           3       100                    | 
|    subtractor/genblk2_3_f3/cout                            Fall  0.6840 0.0000                                                                           | 
|    subtractor/genblk2_4_f3/cin                             Fall  0.6840 0.0000                                                                           | 
|    subtractor/genblk2_4_f3/i_0_1/B1          OAI21_X1      Fall  0.6840 0.0000 0.0140          1.45983                                                   | 
|    subtractor/genblk2_4_f3/i_0_1/ZN          OAI21_X1      Rise  0.7140 0.0300 0.0190 0.205906 1.6642   1.87011           1       100                    | 
|    subtractor/genblk2_4_f3/i_0_0/A2          NAND2_X1      Rise  0.7140 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_4_f3/i_0_0/ZN          NAND2_X1      Fall  0.7400 0.0260 0.0150 0.848593 5.49384  6.34243           3       100                    | 
|    subtractor/genblk2_4_f3/cout                            Fall  0.7400 0.0000                                                                           | 
|    subtractor/genblk2_5_f3/cin                             Fall  0.7400 0.0000                                                                           | 
|    subtractor/genblk2_5_f3/i_0_1/B1          OAI21_X1      Fall  0.7400 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_5_f3/i_0_1/ZN          OAI21_X1      Rise  0.7700 0.0300 0.0190 0.174943 1.6642   1.83914           1       100                    | 
|    subtractor/genblk2_5_f3/i_0_0/A2          NAND2_X1      Rise  0.7700 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_5_f3/i_0_0/ZN          NAND2_X1      Fall  0.7960 0.0260 0.0140 0.577083 5.49384  6.07092           3       100                    | 
|    subtractor/genblk2_5_f3/cout                            Fall  0.7960 0.0000                                                                           | 
|    subtractor/genblk2_6_f3/cin                             Fall  0.7960 0.0000                                                                           | 
|    subtractor/genblk2_6_f3/i_0_1/B1          OAI21_X1      Fall  0.7960 0.0000 0.0140          1.45983                                                   | 
|    subtractor/genblk2_6_f3/i_0_1/ZN          OAI21_X1      Rise  0.8260 0.0300 0.0190 0.251651 1.6642   1.91585           1       100                    | 
|    subtractor/genblk2_6_f3/i_0_0/A2          NAND2_X1      Rise  0.8260 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_6_f3/i_0_0/ZN          NAND2_X1      Fall  0.8520 0.0260 0.0150 0.71845  5.49384  6.21229           3       100                    | 
|    subtractor/genblk2_6_f3/cout                            Fall  0.8520 0.0000                                                                           | 
|    subtractor/genblk2_7_f3/cin                             Fall  0.8520 0.0000                                                                           | 
|    subtractor/genblk2_7_f3/i_0_1/B1          OAI21_X1      Fall  0.8520 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_7_f3/i_0_1/ZN          OAI21_X1      Rise  0.8830 0.0310 0.0210 0.504565 1.6642   2.16876           1       100                    | 
|    subtractor/genblk2_7_f3/i_0_0/A2          NAND2_X1      Rise  0.8830 0.0000 0.0210          1.6642                                                    | 
|    subtractor/genblk2_7_f3/i_0_0/ZN          NAND2_X1      Fall  0.9090 0.0260 0.0150 0.524364 5.49384  6.0182            3       100                    | 
|    subtractor/genblk2_7_f3/cout                            Fall  0.9090 0.0000                                                                           | 
|    subtractor/genblk2_8_f3/cin                             Fall  0.9090 0.0000                                                                           | 
|    subtractor/genblk2_8_f3/i_0_1/B1          OAI21_X1      Fall  0.9090 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_8_f3/i_0_1/ZN          OAI21_X1      Rise  0.9390 0.0300 0.0190 0.169043 1.6642   1.83324           1       100                    | 
|    subtractor/genblk2_8_f3/i_0_0/A2          NAND2_X1      Rise  0.9390 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_8_f3/i_0_0/ZN          NAND2_X1      Fall  0.9650 0.0260 0.0150 0.691041 5.49384  6.18488           3       100                    | 
|    subtractor/genblk2_8_f3/cout                            Fall  0.9650 0.0000                                                                           | 
|    subtractor/genblk2_9_f3/cin                             Fall  0.9650 0.0000                                                                           | 
|    subtractor/genblk2_9_f3/i_0_1/B1          OAI21_X1      Fall  0.9650 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_9_f3/i_0_1/ZN          OAI21_X1      Rise  0.9950 0.0300 0.0200 0.279884 1.6642   1.94408           1       100                    | 
|    subtractor/genblk2_9_f3/i_0_0/A2          NAND2_X1      Rise  0.9950 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_9_f3/i_0_0/ZN          NAND2_X1      Fall  1.0210 0.0260 0.0150 0.617367 5.49384  6.1112            3       100                    | 
|    subtractor/genblk2_9_f3/cout                            Fall  1.0210 0.0000                                                                           | 
|    subtractor/genblk2_10_f3/cin                            Fall  1.0210 0.0000                                                                           | 
|    subtractor/genblk2_10_f3/i_0_1/B1         OAI21_X1      Fall  1.0210 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_10_f3/i_0_1/ZN         OAI21_X1      Rise  1.0510 0.0300 0.0190 0.256645 1.6642   1.92084           1       100                    | 
|    subtractor/genblk2_10_f3/i_0_0/A2         NAND2_X1      Rise  1.0510 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_10_f3/i_0_0/ZN         NAND2_X1      Fall  1.0770 0.0260 0.0150 0.794255 5.49384  6.28809           3       100                    | 
|    subtractor/genblk2_10_f3/cout                           Fall  1.0770 0.0000                                                                           | 
|    subtractor/genblk2_11_f3/cin                            Fall  1.0770 0.0000                                                                           | 
|    subtractor/genblk2_11_f3/i_0_1/B1         OAI21_X1      Fall  1.0770 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_11_f3/i_0_1/ZN         OAI21_X1      Rise  1.1080 0.0310 0.0200 0.361395 1.6642   2.02559           1       100                    | 
|    subtractor/genblk2_11_f3/i_0_0/A2         NAND2_X1      Rise  1.1080 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_11_f3/i_0_0/ZN         NAND2_X1      Fall  1.1350 0.0270 0.0150 0.816396 5.49384  6.31023           3       100                    | 
|    subtractor/genblk2_11_f3/cout                           Fall  1.1350 0.0000                                                                           | 
|    subtractor/genblk2_12_f3/cin                            Fall  1.1350 0.0000                                                                           | 
|    subtractor/genblk2_12_f3/i_0_1/B1         OAI21_X1      Fall  1.1350 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_12_f3/i_0_1/ZN         OAI21_X1      Rise  1.1650 0.0300 0.0200 0.28111  1.6642   1.94531           1       100                    | 
|    subtractor/genblk2_12_f3/i_0_0/A2         NAND2_X1      Rise  1.1650 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_12_f3/i_0_0/ZN         NAND2_X1      Fall  1.1910 0.0260 0.0150 0.670261 5.49384  6.1641            3       100                    | 
|    subtractor/genblk2_12_f3/cout                           Fall  1.1910 0.0000                                                                           | 
|    subtractor/genblk2_13_f3/cin                            Fall  1.1910 0.0000                                                                           | 
|    subtractor/genblk2_13_f3/i_0_1/B1         OAI21_X1      Fall  1.1910 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_13_f3/i_0_1/ZN         OAI21_X1      Rise  1.2210 0.0300 0.0190 0.259037 1.6642   1.92324           1       100                    | 
|    subtractor/genblk2_13_f3/i_0_0/A2         NAND2_X1      Rise  1.2210 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_13_f3/i_0_0/ZN         NAND2_X1      Fall  1.2470 0.0260 0.0150 0.788949 5.49384  6.28279           3       100                    | 
|    subtractor/genblk2_13_f3/cout                           Fall  1.2470 0.0000                                                                           | 
|    subtractor/genblk2_14_f3/cin                            Fall  1.2470 0.0000                                                                           | 
|    subtractor/genblk2_14_f3/i_0_1/B1         OAI21_X1      Fall  1.2470 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_14_f3/i_0_1/ZN         OAI21_X1      Rise  1.2780 0.0310 0.0200 0.33218  1.6642   1.99638           1       100                    | 
|    subtractor/genblk2_14_f3/i_0_0/A2         NAND2_X1      Rise  1.2780 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_14_f3/i_0_0/ZN         NAND2_X1      Fall  1.3040 0.0260 0.0150 0.67696  5.49384  6.1708            3       100                    | 
|    subtractor/genblk2_14_f3/cout                           Fall  1.3040 0.0000                                                                           | 
|    subtractor/genblk2_15_f3/cin                            Fall  1.3040 0.0000                                                                           | 
|    subtractor/genblk2_15_f3/i_0_1/B1         OAI21_X1      Fall  1.3040 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_15_f3/i_0_1/ZN         OAI21_X1      Rise  1.3340 0.0300 0.0200 0.25928  1.6642   1.92348           1       100                    | 
|    subtractor/genblk2_15_f3/i_0_0/A2         NAND2_X1      Rise  1.3340 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_15_f3/i_0_0/ZN         NAND2_X1      Fall  1.3600 0.0260 0.0150 0.599032 5.49384  6.09287           3       100                    | 
|    subtractor/genblk2_15_f3/cout                           Fall  1.3600 0.0000                                                                           | 
|    subtractor/genblk2_16_f3/cin                            Fall  1.3600 0.0000                                                                           | 
|    subtractor/genblk2_16_f3/i_0_1/B1         OAI21_X1      Fall  1.3600 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_16_f3/i_0_1/ZN         OAI21_X1      Rise  1.3900 0.0300 0.0190 0.255721 1.6642   1.91992           1       100                    | 
|    subtractor/genblk2_16_f3/i_0_0/A2         NAND2_X1      Rise  1.3900 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_16_f3/i_0_0/ZN         NAND2_X1      Fall  1.4160 0.0260 0.0150 0.840724 5.49384  6.33456           3       100                    | 
|    subtractor/genblk2_16_f3/cout                           Fall  1.4160 0.0000                                                                           | 
|    subtractor/genblk2_17_f3/cin                            Fall  1.4160 0.0000                                                                           | 
|    subtractor/genblk2_17_f3/i_0_3/A          XNOR2_X1      Fall  1.4160 0.0000 0.0150          2.12585                                                   | 
|    subtractor/genblk2_17_f3/i_0_3/ZN         XNOR2_X1      Fall  1.4590 0.0430 0.0180 0.516359 2.57361  3.08997           1       100                    | 
|    subtractor/genblk2_17_f3/i_0_2/B          XNOR2_X1      Fall  1.4590 0.0000 0.0180          2.36817                                                   | 
|    subtractor/genblk2_17_f3/i_0_2/ZN         XNOR2_X1      Fall  1.5020 0.0430 0.0120 0.294827 1.57913  1.87396           1       100                    | 
|    subtractor/genblk2_17_f3/sum                            Fall  1.5020 0.0000                                                                           | 
|    subtractor/sum[18]                                      Fall  1.5020 0.0000                                                                           | 
|    i_0_1_50/B1                               AOI222_X1     Fall  1.5020 0.0000 0.0120          1.47422                                                   | 
|    i_0_1_50/ZN                               AOI222_X1     Rise  1.5820 0.0800 0.0520 0.409441 1.70023  2.10967           1       100                    | 
|    i_0_1_49/A                                INV_X1        Rise  1.5820 0.0000 0.0520          1.70023                                                   | 
|    i_0_1_49/ZN                               INV_X1        Fall  1.5910 0.0090 0.0120 0.288249 1.14029  1.42854           1       100                    | 
|    A_reg[17]/D                               DFF_X1        Fall  1.5910 0.0000 0.0120          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[17]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_9/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_9/Z        CLKBUF_X3     Rise  0.1910 0.0690 0.0450 26.5487  27.4061  53.9548           32      100      F    K        | 
|    A_reg[17]/CK             DFF_X1        Rise  0.1930 0.0020 0.0450          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1930 4.1930 | 
| library setup check                      | -0.0270 4.1660 | 
| data required time                       |  4.1660        | 
|                                          |                | 
| data required time                       |  4.1660        | 
| data arrival time                        | -1.5910        | 
| pessimism                                |  0.0040        | 
|                                          |                | 
| slack                                    |  2.5790        | 
-------------------------------------------------------------


 Timing Path to A_reg[16]/D 
  
 Path Start Point : f8_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : A_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                     Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                                    Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A                  CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z                  CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                                    Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A                       CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z                       CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_f8_reg/CK                        CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_f8_reg/GCK                       CLKGATETST_X8 Rise  0.1250 0.0280 0.0060 1.30901  1.42116  2.73017           1       100      FA   K        | 
|    CTS_L4_c_tid1_8/A                         CLKBUF_X3     Rise  0.1250 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid1_8/Z                         CLKBUF_X3     Rise  0.2020 0.0770 0.0520 32.9477  30.3889  63.3366           32      100      F    K        | 
| Data Path:                                                                                                                                               | 
|    f8_reg[0]/CK                              DFF_X1        Rise  0.2040 0.0020 0.0520          0.949653                                    F             | 
|    f8_reg[0]/Q                               DFF_X1        Fall  0.3160 0.1120 0.0180 2.20989  11.5641  13.774            7       100      F             | 
|    i_0_0/f8[0]                                             Fall  0.3160 0.0000                                                                           | 
|    i_0_0/i_60/A3                             OR3_X1        Fall  0.3160 0.0000 0.0180          0.895841                                                  | 
|    i_0_0/i_60/ZN                             OR3_X1        Fall  0.4080 0.0920 0.0170 0.578824 4.27641  4.85524           3       100                    | 
|    i_0_0/i_1/A1                              AND2_X1       Fall  0.4080 0.0000 0.0170          0.874832                                                  | 
|    i_0_0/i_1/ZN                              AND2_X1       Fall  0.4440 0.0360 0.0080 0.427921 3.3296   3.75752           2       100                    | 
|    i_0_0/p_0[2]                                            Fall  0.4440 0.0000                                                                           | 
|    subtractor/b[2]                                         Fall  0.4440 0.0000                                                                           | 
|    subtractor/genblk1_2_fulladder_f1/y                     Fall  0.4440 0.0000                                                                           | 
|    subtractor/genblk1_2_fulladder_f1/i_0_0/B XOR2_X1       Fall  0.4440 0.0000 0.0080          2.41145                                                   | 
|    subtractor/genblk1_2_fulladder_f1/i_0_0/Z XOR2_X1       Fall  0.5070 0.0630 0.0180 0.657917 5.8097   6.46762           3       100                    | 
|    subtractor/genblk1_2_fulladder_f1/sum                   Fall  0.5070 0.0000                                                                           | 
|    subtractor/genblk2_1_f3/x                               Fall  0.5070 0.0000                                                                           | 
|    subtractor/genblk2_1_f3/i_0_1/B2          OAI21_X1      Fall  0.5070 0.0000 0.0180          1.55833                                                   | 
|    subtractor/genblk2_1_f3/i_0_1/ZN          OAI21_X1      Rise  0.5440 0.0370 0.0200 0.340197 1.6642   2.0044            1       100                    | 
|    subtractor/genblk2_1_f3/i_0_0/A2          NAND2_X1      Rise  0.5440 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_1_f3/i_0_0/ZN          NAND2_X1      Fall  0.5710 0.0270 0.0150 1.03022  5.49384  6.52406           3       100                    | 
|    subtractor/genblk2_1_f3/cout                            Fall  0.5710 0.0000                                                                           | 
|    subtractor/genblk2_2_f3/cin                             Fall  0.5710 0.0000                                                                           | 
|    subtractor/genblk2_2_f3/i_0_1/B1          OAI21_X1      Fall  0.5710 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_2_f3/i_0_1/ZN          OAI21_X1      Rise  0.6010 0.0300 0.0200 0.275987 1.6642   1.94019           1       100                    | 
|    subtractor/genblk2_2_f3/i_0_0/A2          NAND2_X1      Rise  0.6010 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_2_f3/i_0_0/ZN          NAND2_X1      Fall  0.6280 0.0270 0.0150 0.884713 5.49384  6.37855           3       100                    | 
|    subtractor/genblk2_2_f3/cout                            Fall  0.6280 0.0000                                                                           | 
|    subtractor/genblk2_3_f3/cin                             Fall  0.6280 0.0000                                                                           | 
|    subtractor/genblk2_3_f3/i_0_1/B1          OAI21_X1      Fall  0.6280 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_3_f3/i_0_1/ZN          OAI21_X1      Rise  0.6580 0.0300 0.0190 0.157216 1.6642   1.82141           1       100                    | 
|    subtractor/genblk2_3_f3/i_0_0/A2          NAND2_X1      Rise  0.6580 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_3_f3/i_0_0/ZN          NAND2_X1      Fall  0.6840 0.0260 0.0140 0.492903 5.49384  5.98674           3       100                    | 
|    subtractor/genblk2_3_f3/cout                            Fall  0.6840 0.0000                                                                           | 
|    subtractor/genblk2_4_f3/cin                             Fall  0.6840 0.0000                                                                           | 
|    subtractor/genblk2_4_f3/i_0_1/B1          OAI21_X1      Fall  0.6840 0.0000 0.0140          1.45983                                                   | 
|    subtractor/genblk2_4_f3/i_0_1/ZN          OAI21_X1      Rise  0.7140 0.0300 0.0190 0.205906 1.6642   1.87011           1       100                    | 
|    subtractor/genblk2_4_f3/i_0_0/A2          NAND2_X1      Rise  0.7140 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_4_f3/i_0_0/ZN          NAND2_X1      Fall  0.7400 0.0260 0.0150 0.848593 5.49384  6.34243           3       100                    | 
|    subtractor/genblk2_4_f3/cout                            Fall  0.7400 0.0000                                                                           | 
|    subtractor/genblk2_5_f3/cin                             Fall  0.7400 0.0000                                                                           | 
|    subtractor/genblk2_5_f3/i_0_1/B1          OAI21_X1      Fall  0.7400 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_5_f3/i_0_1/ZN          OAI21_X1      Rise  0.7700 0.0300 0.0190 0.174943 1.6642   1.83914           1       100                    | 
|    subtractor/genblk2_5_f3/i_0_0/A2          NAND2_X1      Rise  0.7700 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_5_f3/i_0_0/ZN          NAND2_X1      Fall  0.7960 0.0260 0.0140 0.577083 5.49384  6.07092           3       100                    | 
|    subtractor/genblk2_5_f3/cout                            Fall  0.7960 0.0000                                                                           | 
|    subtractor/genblk2_6_f3/cin                             Fall  0.7960 0.0000                                                                           | 
|    subtractor/genblk2_6_f3/i_0_1/B1          OAI21_X1      Fall  0.7960 0.0000 0.0140          1.45983                                                   | 
|    subtractor/genblk2_6_f3/i_0_1/ZN          OAI21_X1      Rise  0.8260 0.0300 0.0190 0.251651 1.6642   1.91585           1       100                    | 
|    subtractor/genblk2_6_f3/i_0_0/A2          NAND2_X1      Rise  0.8260 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_6_f3/i_0_0/ZN          NAND2_X1      Fall  0.8520 0.0260 0.0150 0.71845  5.49384  6.21229           3       100                    | 
|    subtractor/genblk2_6_f3/cout                            Fall  0.8520 0.0000                                                                           | 
|    subtractor/genblk2_7_f3/cin                             Fall  0.8520 0.0000                                                                           | 
|    subtractor/genblk2_7_f3/i_0_1/B1          OAI21_X1      Fall  0.8520 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_7_f3/i_0_1/ZN          OAI21_X1      Rise  0.8830 0.0310 0.0210 0.504565 1.6642   2.16876           1       100                    | 
|    subtractor/genblk2_7_f3/i_0_0/A2          NAND2_X1      Rise  0.8830 0.0000 0.0210          1.6642                                                    | 
|    subtractor/genblk2_7_f3/i_0_0/ZN          NAND2_X1      Fall  0.9090 0.0260 0.0150 0.524364 5.49384  6.0182            3       100                    | 
|    subtractor/genblk2_7_f3/cout                            Fall  0.9090 0.0000                                                                           | 
|    subtractor/genblk2_8_f3/cin                             Fall  0.9090 0.0000                                                                           | 
|    subtractor/genblk2_8_f3/i_0_1/B1          OAI21_X1      Fall  0.9090 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_8_f3/i_0_1/ZN          OAI21_X1      Rise  0.9390 0.0300 0.0190 0.169043 1.6642   1.83324           1       100                    | 
|    subtractor/genblk2_8_f3/i_0_0/A2          NAND2_X1      Rise  0.9390 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_8_f3/i_0_0/ZN          NAND2_X1      Fall  0.9650 0.0260 0.0150 0.691041 5.49384  6.18488           3       100                    | 
|    subtractor/genblk2_8_f3/cout                            Fall  0.9650 0.0000                                                                           | 
|    subtractor/genblk2_9_f3/cin                             Fall  0.9650 0.0000                                                                           | 
|    subtractor/genblk2_9_f3/i_0_1/B1          OAI21_X1      Fall  0.9650 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_9_f3/i_0_1/ZN          OAI21_X1      Rise  0.9950 0.0300 0.0200 0.279884 1.6642   1.94408           1       100                    | 
|    subtractor/genblk2_9_f3/i_0_0/A2          NAND2_X1      Rise  0.9950 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_9_f3/i_0_0/ZN          NAND2_X1      Fall  1.0210 0.0260 0.0150 0.617367 5.49384  6.1112            3       100                    | 
|    subtractor/genblk2_9_f3/cout                            Fall  1.0210 0.0000                                                                           | 
|    subtractor/genblk2_10_f3/cin                            Fall  1.0210 0.0000                                                                           | 
|    subtractor/genblk2_10_f3/i_0_1/B1         OAI21_X1      Fall  1.0210 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_10_f3/i_0_1/ZN         OAI21_X1      Rise  1.0510 0.0300 0.0190 0.256645 1.6642   1.92084           1       100                    | 
|    subtractor/genblk2_10_f3/i_0_0/A2         NAND2_X1      Rise  1.0510 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_10_f3/i_0_0/ZN         NAND2_X1      Fall  1.0770 0.0260 0.0150 0.794255 5.49384  6.28809           3       100                    | 
|    subtractor/genblk2_10_f3/cout                           Fall  1.0770 0.0000                                                                           | 
|    subtractor/genblk2_11_f3/cin                            Fall  1.0770 0.0000                                                                           | 
|    subtractor/genblk2_11_f3/i_0_1/B1         OAI21_X1      Fall  1.0770 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_11_f3/i_0_1/ZN         OAI21_X1      Rise  1.1080 0.0310 0.0200 0.361395 1.6642   2.02559           1       100                    | 
|    subtractor/genblk2_11_f3/i_0_0/A2         NAND2_X1      Rise  1.1080 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_11_f3/i_0_0/ZN         NAND2_X1      Fall  1.1350 0.0270 0.0150 0.816396 5.49384  6.31023           3       100                    | 
|    subtractor/genblk2_11_f3/cout                           Fall  1.1350 0.0000                                                                           | 
|    subtractor/genblk2_12_f3/cin                            Fall  1.1350 0.0000                                                                           | 
|    subtractor/genblk2_12_f3/i_0_1/B1         OAI21_X1      Fall  1.1350 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_12_f3/i_0_1/ZN         OAI21_X1      Rise  1.1650 0.0300 0.0200 0.28111  1.6642   1.94531           1       100                    | 
|    subtractor/genblk2_12_f3/i_0_0/A2         NAND2_X1      Rise  1.1650 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_12_f3/i_0_0/ZN         NAND2_X1      Fall  1.1910 0.0260 0.0150 0.670261 5.49384  6.1641            3       100                    | 
|    subtractor/genblk2_12_f3/cout                           Fall  1.1910 0.0000                                                                           | 
|    subtractor/genblk2_13_f3/cin                            Fall  1.1910 0.0000                                                                           | 
|    subtractor/genblk2_13_f3/i_0_1/B1         OAI21_X1      Fall  1.1910 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_13_f3/i_0_1/ZN         OAI21_X1      Rise  1.2210 0.0300 0.0190 0.259037 1.6642   1.92324           1       100                    | 
|    subtractor/genblk2_13_f3/i_0_0/A2         NAND2_X1      Rise  1.2210 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_13_f3/i_0_0/ZN         NAND2_X1      Fall  1.2470 0.0260 0.0150 0.788949 5.49384  6.28279           3       100                    | 
|    subtractor/genblk2_13_f3/cout                           Fall  1.2470 0.0000                                                                           | 
|    subtractor/genblk2_14_f3/cin                            Fall  1.2470 0.0000                                                                           | 
|    subtractor/genblk2_14_f3/i_0_1/B1         OAI21_X1      Fall  1.2470 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_14_f3/i_0_1/ZN         OAI21_X1      Rise  1.2780 0.0310 0.0200 0.33218  1.6642   1.99638           1       100                    | 
|    subtractor/genblk2_14_f3/i_0_0/A2         NAND2_X1      Rise  1.2780 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_14_f3/i_0_0/ZN         NAND2_X1      Fall  1.3040 0.0260 0.0150 0.67696  5.49384  6.1708            3       100                    | 
|    subtractor/genblk2_14_f3/cout                           Fall  1.3040 0.0000                                                                           | 
|    subtractor/genblk2_15_f3/cin                            Fall  1.3040 0.0000                                                                           | 
|    subtractor/genblk2_15_f3/i_0_1/B1         OAI21_X1      Fall  1.3040 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_15_f3/i_0_1/ZN         OAI21_X1      Rise  1.3340 0.0300 0.0200 0.25928  1.6642   1.92348           1       100                    | 
|    subtractor/genblk2_15_f3/i_0_0/A2         NAND2_X1      Rise  1.3340 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_15_f3/i_0_0/ZN         NAND2_X1      Fall  1.3600 0.0260 0.0150 0.599032 5.49384  6.09287           3       100                    | 
|    subtractor/genblk2_15_f3/cout                           Fall  1.3600 0.0000                                                                           | 
|    subtractor/genblk2_16_f3/cin                            Fall  1.3600 0.0000                                                                           | 
|    subtractor/genblk2_16_f3/i_0_3/A          XNOR2_X1      Fall  1.3600 0.0000 0.0150          2.12585                                                   | 
|    subtractor/genblk2_16_f3/i_0_3/ZN         XNOR2_X1      Fall  1.4030 0.0430 0.0180 0.313498 2.57361  2.88711           1       100                    | 
|    subtractor/genblk2_16_f3/i_0_2/B          XNOR2_X1      Fall  1.4030 0.0000 0.0180          2.36817                                                   | 
|    subtractor/genblk2_16_f3/i_0_2/ZN         XNOR2_X1      Fall  1.4460 0.0430 0.0120 0.248993 1.57913  1.82812           1       100                    | 
|    subtractor/genblk2_16_f3/sum                            Fall  1.4460 0.0000                                                                           | 
|    subtractor/sum[17]                                      Fall  1.4460 0.0000                                                                           | 
|    i_0_1_48/B1                               AOI222_X1     Fall  1.4460 0.0000 0.0120          1.47422                                                   | 
|    i_0_1_48/ZN                               AOI222_X1     Rise  1.5250 0.0790 0.0520 0.354705 1.70023  2.05494           1       100                    | 
|    i_0_1_47/A                                INV_X1        Rise  1.5250 0.0000 0.0520          1.70023                                                   | 
|    i_0_1_47/ZN                               INV_X1        Fall  1.5340 0.0090 0.0120 0.303112 1.14029  1.4434            1       100                    | 
|    A_reg[16]/D                               DFF_X1        Fall  1.5340 0.0000 0.0120          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[16]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_9/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_9/Z        CLKBUF_X3     Rise  0.1910 0.0690 0.0450 26.5487  27.4061  53.9548           32      100      F    K        | 
|    A_reg[16]/CK             DFF_X1        Rise  0.1930 0.0020 0.0450          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1930 4.1930 | 
| library setup check                      | -0.0270 4.1660 | 
| data required time                       |  4.1660        | 
|                                          |                | 
| data required time                       |  4.1660        | 
| data arrival time                        | -1.5340        | 
| pessimism                                |  0.0040        | 
|                                          |                | 
| slack                                    |  2.6360        | 
-------------------------------------------------------------


 Timing Path to A_reg[15]/D 
  
 Path Start Point : f8_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : A_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                     Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                                    Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A                  CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z                  CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                                    Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A                       CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z                       CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_f8_reg/CK                        CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_f8_reg/GCK                       CLKGATETST_X8 Rise  0.1250 0.0280 0.0060 1.30901  1.42116  2.73017           1       100      FA   K        | 
|    CTS_L4_c_tid1_8/A                         CLKBUF_X3     Rise  0.1250 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid1_8/Z                         CLKBUF_X3     Rise  0.2020 0.0770 0.0520 32.9477  30.3889  63.3366           32      100      F    K        | 
| Data Path:                                                                                                                                               | 
|    f8_reg[0]/CK                              DFF_X1        Rise  0.2040 0.0020 0.0520          0.949653                                    F             | 
|    f8_reg[0]/Q                               DFF_X1        Fall  0.3160 0.1120 0.0180 2.20989  11.5641  13.774            7       100      F             | 
|    i_0_0/f8[0]                                             Fall  0.3160 0.0000                                                                           | 
|    i_0_0/i_60/A3                             OR3_X1        Fall  0.3160 0.0000 0.0180          0.895841                                                  | 
|    i_0_0/i_60/ZN                             OR3_X1        Fall  0.4080 0.0920 0.0170 0.578824 4.27641  4.85524           3       100                    | 
|    i_0_0/i_1/A1                              AND2_X1       Fall  0.4080 0.0000 0.0170          0.874832                                                  | 
|    i_0_0/i_1/ZN                              AND2_X1       Fall  0.4440 0.0360 0.0080 0.427921 3.3296   3.75752           2       100                    | 
|    i_0_0/p_0[2]                                            Fall  0.4440 0.0000                                                                           | 
|    subtractor/b[2]                                         Fall  0.4440 0.0000                                                                           | 
|    subtractor/genblk1_2_fulladder_f1/y                     Fall  0.4440 0.0000                                                                           | 
|    subtractor/genblk1_2_fulladder_f1/i_0_0/B XOR2_X1       Fall  0.4440 0.0000 0.0080          2.41145                                                   | 
|    subtractor/genblk1_2_fulladder_f1/i_0_0/Z XOR2_X1       Fall  0.5070 0.0630 0.0180 0.657917 5.8097   6.46762           3       100                    | 
|    subtractor/genblk1_2_fulladder_f1/sum                   Fall  0.5070 0.0000                                                                           | 
|    subtractor/genblk2_1_f3/x                               Fall  0.5070 0.0000                                                                           | 
|    subtractor/genblk2_1_f3/i_0_1/B2          OAI21_X1      Fall  0.5070 0.0000 0.0180          1.55833                                                   | 
|    subtractor/genblk2_1_f3/i_0_1/ZN          OAI21_X1      Rise  0.5440 0.0370 0.0200 0.340197 1.6642   2.0044            1       100                    | 
|    subtractor/genblk2_1_f3/i_0_0/A2          NAND2_X1      Rise  0.5440 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_1_f3/i_0_0/ZN          NAND2_X1      Fall  0.5710 0.0270 0.0150 1.03022  5.49384  6.52406           3       100                    | 
|    subtractor/genblk2_1_f3/cout                            Fall  0.5710 0.0000                                                                           | 
|    subtractor/genblk2_2_f3/cin                             Fall  0.5710 0.0000                                                                           | 
|    subtractor/genblk2_2_f3/i_0_1/B1          OAI21_X1      Fall  0.5710 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_2_f3/i_0_1/ZN          OAI21_X1      Rise  0.6010 0.0300 0.0200 0.275987 1.6642   1.94019           1       100                    | 
|    subtractor/genblk2_2_f3/i_0_0/A2          NAND2_X1      Rise  0.6010 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_2_f3/i_0_0/ZN          NAND2_X1      Fall  0.6280 0.0270 0.0150 0.884713 5.49384  6.37855           3       100                    | 
|    subtractor/genblk2_2_f3/cout                            Fall  0.6280 0.0000                                                                           | 
|    subtractor/genblk2_3_f3/cin                             Fall  0.6280 0.0000                                                                           | 
|    subtractor/genblk2_3_f3/i_0_1/B1          OAI21_X1      Fall  0.6280 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_3_f3/i_0_1/ZN          OAI21_X1      Rise  0.6580 0.0300 0.0190 0.157216 1.6642   1.82141           1       100                    | 
|    subtractor/genblk2_3_f3/i_0_0/A2          NAND2_X1      Rise  0.6580 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_3_f3/i_0_0/ZN          NAND2_X1      Fall  0.6840 0.0260 0.0140 0.492903 5.49384  5.98674           3       100                    | 
|    subtractor/genblk2_3_f3/cout                            Fall  0.6840 0.0000                                                                           | 
|    subtractor/genblk2_4_f3/cin                             Fall  0.6840 0.0000                                                                           | 
|    subtractor/genblk2_4_f3/i_0_1/B1          OAI21_X1      Fall  0.6840 0.0000 0.0140          1.45983                                                   | 
|    subtractor/genblk2_4_f3/i_0_1/ZN          OAI21_X1      Rise  0.7140 0.0300 0.0190 0.205906 1.6642   1.87011           1       100                    | 
|    subtractor/genblk2_4_f3/i_0_0/A2          NAND2_X1      Rise  0.7140 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_4_f3/i_0_0/ZN          NAND2_X1      Fall  0.7400 0.0260 0.0150 0.848593 5.49384  6.34243           3       100                    | 
|    subtractor/genblk2_4_f3/cout                            Fall  0.7400 0.0000                                                                           | 
|    subtractor/genblk2_5_f3/cin                             Fall  0.7400 0.0000                                                                           | 
|    subtractor/genblk2_5_f3/i_0_1/B1          OAI21_X1      Fall  0.7400 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_5_f3/i_0_1/ZN          OAI21_X1      Rise  0.7700 0.0300 0.0190 0.174943 1.6642   1.83914           1       100                    | 
|    subtractor/genblk2_5_f3/i_0_0/A2          NAND2_X1      Rise  0.7700 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_5_f3/i_0_0/ZN          NAND2_X1      Fall  0.7960 0.0260 0.0140 0.577083 5.49384  6.07092           3       100                    | 
|    subtractor/genblk2_5_f3/cout                            Fall  0.7960 0.0000                                                                           | 
|    subtractor/genblk2_6_f3/cin                             Fall  0.7960 0.0000                                                                           | 
|    subtractor/genblk2_6_f3/i_0_1/B1          OAI21_X1      Fall  0.7960 0.0000 0.0140          1.45983                                                   | 
|    subtractor/genblk2_6_f3/i_0_1/ZN          OAI21_X1      Rise  0.8260 0.0300 0.0190 0.251651 1.6642   1.91585           1       100                    | 
|    subtractor/genblk2_6_f3/i_0_0/A2          NAND2_X1      Rise  0.8260 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_6_f3/i_0_0/ZN          NAND2_X1      Fall  0.8520 0.0260 0.0150 0.71845  5.49384  6.21229           3       100                    | 
|    subtractor/genblk2_6_f3/cout                            Fall  0.8520 0.0000                                                                           | 
|    subtractor/genblk2_7_f3/cin                             Fall  0.8520 0.0000                                                                           | 
|    subtractor/genblk2_7_f3/i_0_1/B1          OAI21_X1      Fall  0.8520 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_7_f3/i_0_1/ZN          OAI21_X1      Rise  0.8830 0.0310 0.0210 0.504565 1.6642   2.16876           1       100                    | 
|    subtractor/genblk2_7_f3/i_0_0/A2          NAND2_X1      Rise  0.8830 0.0000 0.0210          1.6642                                                    | 
|    subtractor/genblk2_7_f3/i_0_0/ZN          NAND2_X1      Fall  0.9090 0.0260 0.0150 0.524364 5.49384  6.0182            3       100                    | 
|    subtractor/genblk2_7_f3/cout                            Fall  0.9090 0.0000                                                                           | 
|    subtractor/genblk2_8_f3/cin                             Fall  0.9090 0.0000                                                                           | 
|    subtractor/genblk2_8_f3/i_0_1/B1          OAI21_X1      Fall  0.9090 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_8_f3/i_0_1/ZN          OAI21_X1      Rise  0.9390 0.0300 0.0190 0.169043 1.6642   1.83324           1       100                    | 
|    subtractor/genblk2_8_f3/i_0_0/A2          NAND2_X1      Rise  0.9390 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_8_f3/i_0_0/ZN          NAND2_X1      Fall  0.9650 0.0260 0.0150 0.691041 5.49384  6.18488           3       100                    | 
|    subtractor/genblk2_8_f3/cout                            Fall  0.9650 0.0000                                                                           | 
|    subtractor/genblk2_9_f3/cin                             Fall  0.9650 0.0000                                                                           | 
|    subtractor/genblk2_9_f3/i_0_1/B1          OAI21_X1      Fall  0.9650 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_9_f3/i_0_1/ZN          OAI21_X1      Rise  0.9950 0.0300 0.0200 0.279884 1.6642   1.94408           1       100                    | 
|    subtractor/genblk2_9_f3/i_0_0/A2          NAND2_X1      Rise  0.9950 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_9_f3/i_0_0/ZN          NAND2_X1      Fall  1.0210 0.0260 0.0150 0.617367 5.49384  6.1112            3       100                    | 
|    subtractor/genblk2_9_f3/cout                            Fall  1.0210 0.0000                                                                           | 
|    subtractor/genblk2_10_f3/cin                            Fall  1.0210 0.0000                                                                           | 
|    subtractor/genblk2_10_f3/i_0_1/B1         OAI21_X1      Fall  1.0210 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_10_f3/i_0_1/ZN         OAI21_X1      Rise  1.0510 0.0300 0.0190 0.256645 1.6642   1.92084           1       100                    | 
|    subtractor/genblk2_10_f3/i_0_0/A2         NAND2_X1      Rise  1.0510 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_10_f3/i_0_0/ZN         NAND2_X1      Fall  1.0770 0.0260 0.0150 0.794255 5.49384  6.28809           3       100                    | 
|    subtractor/genblk2_10_f3/cout                           Fall  1.0770 0.0000                                                                           | 
|    subtractor/genblk2_11_f3/cin                            Fall  1.0770 0.0000                                                                           | 
|    subtractor/genblk2_11_f3/i_0_1/B1         OAI21_X1      Fall  1.0770 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_11_f3/i_0_1/ZN         OAI21_X1      Rise  1.1080 0.0310 0.0200 0.361395 1.6642   2.02559           1       100                    | 
|    subtractor/genblk2_11_f3/i_0_0/A2         NAND2_X1      Rise  1.1080 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_11_f3/i_0_0/ZN         NAND2_X1      Fall  1.1350 0.0270 0.0150 0.816396 5.49384  6.31023           3       100                    | 
|    subtractor/genblk2_11_f3/cout                           Fall  1.1350 0.0000                                                                           | 
|    subtractor/genblk2_12_f3/cin                            Fall  1.1350 0.0000                                                                           | 
|    subtractor/genblk2_12_f3/i_0_1/B1         OAI21_X1      Fall  1.1350 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_12_f3/i_0_1/ZN         OAI21_X1      Rise  1.1650 0.0300 0.0200 0.28111  1.6642   1.94531           1       100                    | 
|    subtractor/genblk2_12_f3/i_0_0/A2         NAND2_X1      Rise  1.1650 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_12_f3/i_0_0/ZN         NAND2_X1      Fall  1.1910 0.0260 0.0150 0.670261 5.49384  6.1641            3       100                    | 
|    subtractor/genblk2_12_f3/cout                           Fall  1.1910 0.0000                                                                           | 
|    subtractor/genblk2_13_f3/cin                            Fall  1.1910 0.0000                                                                           | 
|    subtractor/genblk2_13_f3/i_0_1/B1         OAI21_X1      Fall  1.1910 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_13_f3/i_0_1/ZN         OAI21_X1      Rise  1.2210 0.0300 0.0190 0.259037 1.6642   1.92324           1       100                    | 
|    subtractor/genblk2_13_f3/i_0_0/A2         NAND2_X1      Rise  1.2210 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_13_f3/i_0_0/ZN         NAND2_X1      Fall  1.2470 0.0260 0.0150 0.788949 5.49384  6.28279           3       100                    | 
|    subtractor/genblk2_13_f3/cout                           Fall  1.2470 0.0000                                                                           | 
|    subtractor/genblk2_14_f3/cin                            Fall  1.2470 0.0000                                                                           | 
|    subtractor/genblk2_14_f3/i_0_1/B1         OAI21_X1      Fall  1.2470 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_14_f3/i_0_1/ZN         OAI21_X1      Rise  1.2780 0.0310 0.0200 0.33218  1.6642   1.99638           1       100                    | 
|    subtractor/genblk2_14_f3/i_0_0/A2         NAND2_X1      Rise  1.2780 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_14_f3/i_0_0/ZN         NAND2_X1      Fall  1.3040 0.0260 0.0150 0.67696  5.49384  6.1708            3       100                    | 
|    subtractor/genblk2_14_f3/cout                           Fall  1.3040 0.0000                                                                           | 
|    subtractor/genblk2_15_f3/cin                            Fall  1.3040 0.0000                                                                           | 
|    subtractor/genblk2_15_f3/i_0_3/A          XNOR2_X1      Fall  1.3040 0.0000 0.0150          2.12585                                                   | 
|    subtractor/genblk2_15_f3/i_0_3/ZN         XNOR2_X1      Fall  1.3470 0.0430 0.0180 0.309281 2.57361  2.88289           1       100                    | 
|    subtractor/genblk2_15_f3/i_0_2/B          XNOR2_X1      Fall  1.3470 0.0000 0.0180          2.36817                                                   | 
|    subtractor/genblk2_15_f3/i_0_2/ZN         XNOR2_X1      Fall  1.3910 0.0440 0.0120 0.612047 1.57913  2.19118           1       100                    | 
|    subtractor/genblk2_15_f3/sum                            Fall  1.3910 0.0000                                                                           | 
|    subtractor/sum[16]                                      Fall  1.3910 0.0000                                                                           | 
|    i_0_1_46/B1                               AOI222_X1     Fall  1.3910 0.0000 0.0120          1.47422                                                   | 
|    i_0_1_46/ZN                               AOI222_X1     Rise  1.4720 0.0810 0.0540 0.626104 1.70023  2.32633           1       100                    | 
|    i_0_1_45/A                                INV_X1        Rise  1.4720 0.0000 0.0540          1.70023                                                   | 
|    i_0_1_45/ZN                               INV_X1        Fall  1.4800 0.0080 0.0120 0.173928 1.14029  1.31422           1       100                    | 
|    A_reg[15]/D                               DFF_X1        Fall  1.4800 0.0000 0.0120          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[15]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_9/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_9/Z        CLKBUF_X3     Rise  0.1910 0.0690 0.0450 26.5487  27.4061  53.9548           32      100      F    K        | 
|    A_reg[15]/CK             DFF_X1        Rise  0.1930 0.0020 0.0450          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1930 4.1930 | 
| library setup check                      | -0.0270 4.1660 | 
| data required time                       |  4.1660        | 
|                                          |                | 
| data required time                       |  4.1660        | 
| data arrival time                        | -1.4800        | 
| pessimism                                |  0.0040        | 
|                                          |                | 
| slack                                    |  2.6900        | 
-------------------------------------------------------------


 Timing Path to A_reg[14]/D 
  
 Path Start Point : f8_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : A_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                     Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                                    Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A                  CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z                  CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                                    Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A                       CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z                       CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_f8_reg/CK                        CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_f8_reg/GCK                       CLKGATETST_X8 Rise  0.1250 0.0280 0.0060 1.30901  1.42116  2.73017           1       100      FA   K        | 
|    CTS_L4_c_tid1_8/A                         CLKBUF_X3     Rise  0.1250 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid1_8/Z                         CLKBUF_X3     Rise  0.2020 0.0770 0.0520 32.9477  30.3889  63.3366           32      100      F    K        | 
| Data Path:                                                                                                                                               | 
|    f8_reg[0]/CK                              DFF_X1        Rise  0.2040 0.0020 0.0520          0.949653                                    F             | 
|    f8_reg[0]/Q                               DFF_X1        Fall  0.3160 0.1120 0.0180 2.20989  11.5641  13.774            7       100      F             | 
|    i_0_0/f8[0]                                             Fall  0.3160 0.0000                                                                           | 
|    i_0_0/i_60/A3                             OR3_X1        Fall  0.3160 0.0000 0.0180          0.895841                                                  | 
|    i_0_0/i_60/ZN                             OR3_X1        Fall  0.4080 0.0920 0.0170 0.578824 4.27641  4.85524           3       100                    | 
|    i_0_0/i_1/A1                              AND2_X1       Fall  0.4080 0.0000 0.0170          0.874832                                                  | 
|    i_0_0/i_1/ZN                              AND2_X1       Fall  0.4440 0.0360 0.0080 0.427921 3.3296   3.75752           2       100                    | 
|    i_0_0/p_0[2]                                            Fall  0.4440 0.0000                                                                           | 
|    subtractor/b[2]                                         Fall  0.4440 0.0000                                                                           | 
|    subtractor/genblk1_2_fulladder_f1/y                     Fall  0.4440 0.0000                                                                           | 
|    subtractor/genblk1_2_fulladder_f1/i_0_0/B XOR2_X1       Fall  0.4440 0.0000 0.0080          2.41145                                                   | 
|    subtractor/genblk1_2_fulladder_f1/i_0_0/Z XOR2_X1       Fall  0.5070 0.0630 0.0180 0.657917 5.8097   6.46762           3       100                    | 
|    subtractor/genblk1_2_fulladder_f1/sum                   Fall  0.5070 0.0000                                                                           | 
|    subtractor/genblk2_1_f3/x                               Fall  0.5070 0.0000                                                                           | 
|    subtractor/genblk2_1_f3/i_0_1/B2          OAI21_X1      Fall  0.5070 0.0000 0.0180          1.55833                                                   | 
|    subtractor/genblk2_1_f3/i_0_1/ZN          OAI21_X1      Rise  0.5440 0.0370 0.0200 0.340197 1.6642   2.0044            1       100                    | 
|    subtractor/genblk2_1_f3/i_0_0/A2          NAND2_X1      Rise  0.5440 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_1_f3/i_0_0/ZN          NAND2_X1      Fall  0.5710 0.0270 0.0150 1.03022  5.49384  6.52406           3       100                    | 
|    subtractor/genblk2_1_f3/cout                            Fall  0.5710 0.0000                                                                           | 
|    subtractor/genblk2_2_f3/cin                             Fall  0.5710 0.0000                                                                           | 
|    subtractor/genblk2_2_f3/i_0_1/B1          OAI21_X1      Fall  0.5710 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_2_f3/i_0_1/ZN          OAI21_X1      Rise  0.6010 0.0300 0.0200 0.275987 1.6642   1.94019           1       100                    | 
|    subtractor/genblk2_2_f3/i_0_0/A2          NAND2_X1      Rise  0.6010 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_2_f3/i_0_0/ZN          NAND2_X1      Fall  0.6280 0.0270 0.0150 0.884713 5.49384  6.37855           3       100                    | 
|    subtractor/genblk2_2_f3/cout                            Fall  0.6280 0.0000                                                                           | 
|    subtractor/genblk2_3_f3/cin                             Fall  0.6280 0.0000                                                                           | 
|    subtractor/genblk2_3_f3/i_0_1/B1          OAI21_X1      Fall  0.6280 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_3_f3/i_0_1/ZN          OAI21_X1      Rise  0.6580 0.0300 0.0190 0.157216 1.6642   1.82141           1       100                    | 
|    subtractor/genblk2_3_f3/i_0_0/A2          NAND2_X1      Rise  0.6580 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_3_f3/i_0_0/ZN          NAND2_X1      Fall  0.6840 0.0260 0.0140 0.492903 5.49384  5.98674           3       100                    | 
|    subtractor/genblk2_3_f3/cout                            Fall  0.6840 0.0000                                                                           | 
|    subtractor/genblk2_4_f3/cin                             Fall  0.6840 0.0000                                                                           | 
|    subtractor/genblk2_4_f3/i_0_1/B1          OAI21_X1      Fall  0.6840 0.0000 0.0140          1.45983                                                   | 
|    subtractor/genblk2_4_f3/i_0_1/ZN          OAI21_X1      Rise  0.7140 0.0300 0.0190 0.205906 1.6642   1.87011           1       100                    | 
|    subtractor/genblk2_4_f3/i_0_0/A2          NAND2_X1      Rise  0.7140 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_4_f3/i_0_0/ZN          NAND2_X1      Fall  0.7400 0.0260 0.0150 0.848593 5.49384  6.34243           3       100                    | 
|    subtractor/genblk2_4_f3/cout                            Fall  0.7400 0.0000                                                                           | 
|    subtractor/genblk2_5_f3/cin                             Fall  0.7400 0.0000                                                                           | 
|    subtractor/genblk2_5_f3/i_0_1/B1          OAI21_X1      Fall  0.7400 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_5_f3/i_0_1/ZN          OAI21_X1      Rise  0.7700 0.0300 0.0190 0.174943 1.6642   1.83914           1       100                    | 
|    subtractor/genblk2_5_f3/i_0_0/A2          NAND2_X1      Rise  0.7700 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_5_f3/i_0_0/ZN          NAND2_X1      Fall  0.7960 0.0260 0.0140 0.577083 5.49384  6.07092           3       100                    | 
|    subtractor/genblk2_5_f3/cout                            Fall  0.7960 0.0000                                                                           | 
|    subtractor/genblk2_6_f3/cin                             Fall  0.7960 0.0000                                                                           | 
|    subtractor/genblk2_6_f3/i_0_1/B1          OAI21_X1      Fall  0.7960 0.0000 0.0140          1.45983                                                   | 
|    subtractor/genblk2_6_f3/i_0_1/ZN          OAI21_X1      Rise  0.8260 0.0300 0.0190 0.251651 1.6642   1.91585           1       100                    | 
|    subtractor/genblk2_6_f3/i_0_0/A2          NAND2_X1      Rise  0.8260 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_6_f3/i_0_0/ZN          NAND2_X1      Fall  0.8520 0.0260 0.0150 0.71845  5.49384  6.21229           3       100                    | 
|    subtractor/genblk2_6_f3/cout                            Fall  0.8520 0.0000                                                                           | 
|    subtractor/genblk2_7_f3/cin                             Fall  0.8520 0.0000                                                                           | 
|    subtractor/genblk2_7_f3/i_0_1/B1          OAI21_X1      Fall  0.8520 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_7_f3/i_0_1/ZN          OAI21_X1      Rise  0.8830 0.0310 0.0210 0.504565 1.6642   2.16876           1       100                    | 
|    subtractor/genblk2_7_f3/i_0_0/A2          NAND2_X1      Rise  0.8830 0.0000 0.0210          1.6642                                                    | 
|    subtractor/genblk2_7_f3/i_0_0/ZN          NAND2_X1      Fall  0.9090 0.0260 0.0150 0.524364 5.49384  6.0182            3       100                    | 
|    subtractor/genblk2_7_f3/cout                            Fall  0.9090 0.0000                                                                           | 
|    subtractor/genblk2_8_f3/cin                             Fall  0.9090 0.0000                                                                           | 
|    subtractor/genblk2_8_f3/i_0_1/B1          OAI21_X1      Fall  0.9090 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_8_f3/i_0_1/ZN          OAI21_X1      Rise  0.9390 0.0300 0.0190 0.169043 1.6642   1.83324           1       100                    | 
|    subtractor/genblk2_8_f3/i_0_0/A2          NAND2_X1      Rise  0.9390 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_8_f3/i_0_0/ZN          NAND2_X1      Fall  0.9650 0.0260 0.0150 0.691041 5.49384  6.18488           3       100                    | 
|    subtractor/genblk2_8_f3/cout                            Fall  0.9650 0.0000                                                                           | 
|    subtractor/genblk2_9_f3/cin                             Fall  0.9650 0.0000                                                                           | 
|    subtractor/genblk2_9_f3/i_0_1/B1          OAI21_X1      Fall  0.9650 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_9_f3/i_0_1/ZN          OAI21_X1      Rise  0.9950 0.0300 0.0200 0.279884 1.6642   1.94408           1       100                    | 
|    subtractor/genblk2_9_f3/i_0_0/A2          NAND2_X1      Rise  0.9950 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_9_f3/i_0_0/ZN          NAND2_X1      Fall  1.0210 0.0260 0.0150 0.617367 5.49384  6.1112            3       100                    | 
|    subtractor/genblk2_9_f3/cout                            Fall  1.0210 0.0000                                                                           | 
|    subtractor/genblk2_10_f3/cin                            Fall  1.0210 0.0000                                                                           | 
|    subtractor/genblk2_10_f3/i_0_1/B1         OAI21_X1      Fall  1.0210 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_10_f3/i_0_1/ZN         OAI21_X1      Rise  1.0510 0.0300 0.0190 0.256645 1.6642   1.92084           1       100                    | 
|    subtractor/genblk2_10_f3/i_0_0/A2         NAND2_X1      Rise  1.0510 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_10_f3/i_0_0/ZN         NAND2_X1      Fall  1.0770 0.0260 0.0150 0.794255 5.49384  6.28809           3       100                    | 
|    subtractor/genblk2_10_f3/cout                           Fall  1.0770 0.0000                                                                           | 
|    subtractor/genblk2_11_f3/cin                            Fall  1.0770 0.0000                                                                           | 
|    subtractor/genblk2_11_f3/i_0_1/B1         OAI21_X1      Fall  1.0770 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_11_f3/i_0_1/ZN         OAI21_X1      Rise  1.1080 0.0310 0.0200 0.361395 1.6642   2.02559           1       100                    | 
|    subtractor/genblk2_11_f3/i_0_0/A2         NAND2_X1      Rise  1.1080 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_11_f3/i_0_0/ZN         NAND2_X1      Fall  1.1350 0.0270 0.0150 0.816396 5.49384  6.31023           3       100                    | 
|    subtractor/genblk2_11_f3/cout                           Fall  1.1350 0.0000                                                                           | 
|    subtractor/genblk2_12_f3/cin                            Fall  1.1350 0.0000                                                                           | 
|    subtractor/genblk2_12_f3/i_0_1/B1         OAI21_X1      Fall  1.1350 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_12_f3/i_0_1/ZN         OAI21_X1      Rise  1.1650 0.0300 0.0200 0.28111  1.6642   1.94531           1       100                    | 
|    subtractor/genblk2_12_f3/i_0_0/A2         NAND2_X1      Rise  1.1650 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_12_f3/i_0_0/ZN         NAND2_X1      Fall  1.1910 0.0260 0.0150 0.670261 5.49384  6.1641            3       100                    | 
|    subtractor/genblk2_12_f3/cout                           Fall  1.1910 0.0000                                                                           | 
|    subtractor/genblk2_13_f3/cin                            Fall  1.1910 0.0000                                                                           | 
|    subtractor/genblk2_13_f3/i_0_1/B1         OAI21_X1      Fall  1.1910 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_13_f3/i_0_1/ZN         OAI21_X1      Rise  1.2210 0.0300 0.0190 0.259037 1.6642   1.92324           1       100                    | 
|    subtractor/genblk2_13_f3/i_0_0/A2         NAND2_X1      Rise  1.2210 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_13_f3/i_0_0/ZN         NAND2_X1      Fall  1.2470 0.0260 0.0150 0.788949 5.49384  6.28279           3       100                    | 
|    subtractor/genblk2_13_f3/cout                           Fall  1.2470 0.0000                                                                           | 
|    subtractor/genblk2_14_f3/cin                            Fall  1.2470 0.0000                                                                           | 
|    subtractor/genblk2_14_f3/i_0_3/A          XNOR2_X1      Fall  1.2470 0.0000 0.0150          2.12585                                                   | 
|    subtractor/genblk2_14_f3/i_0_3/ZN         XNOR2_X1      Fall  1.2900 0.0430 0.0180 0.364712 2.57361  2.93832           1       100                    | 
|    subtractor/genblk2_14_f3/i_0_2/B          XNOR2_X1      Fall  1.2900 0.0000 0.0180          2.36817                                                   | 
|    subtractor/genblk2_14_f3/i_0_2/ZN         XNOR2_X1      Fall  1.3330 0.0430 0.0120 0.296121 1.57913  1.87525           1       100                    | 
|    subtractor/genblk2_14_f3/sum                            Fall  1.3330 0.0000                                                                           | 
|    subtractor/sum[15]                                      Fall  1.3330 0.0000                                                                           | 
|    i_0_1_44/B1                               AOI222_X1     Fall  1.3330 0.0000 0.0120          1.47422                                                   | 
|    i_0_1_44/ZN                               AOI222_X1     Rise  1.4140 0.0810 0.0540 0.607137 1.70023  2.30737           1       100                    | 
|    i_0_1_43/A                                INV_X1        Rise  1.4140 0.0000 0.0540          1.70023                                                   | 
|    i_0_1_43/ZN                               INV_X1        Fall  1.4230 0.0090 0.0120 0.334977 1.14029  1.47527           1       100                    | 
|    A_reg[14]/D                               DFF_X1        Fall  1.4230 0.0000 0.0120          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[14]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_9/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_9/Z        CLKBUF_X3     Rise  0.1910 0.0690 0.0450 26.5487  27.4061  53.9548           32      100      F    K        | 
|    A_reg[14]/CK             DFF_X1        Rise  0.1930 0.0020 0.0450          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1930 4.1930 | 
| library setup check                      | -0.0270 4.1660 | 
| data required time                       |  4.1660        | 
|                                          |                | 
| data required time                       |  4.1660        | 
| data arrival time                        | -1.4230        | 
| pessimism                                |  0.0040        | 
|                                          |                | 
| slack                                    |  2.7470        | 
-------------------------------------------------------------


 Timing Path to A_reg[13]/D 
  
 Path Start Point : f8_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : A_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                     Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                                    Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A                  CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z                  CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                                    Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A                       CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z                       CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_f8_reg/CK                        CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_f8_reg/GCK                       CLKGATETST_X8 Rise  0.1250 0.0280 0.0060 1.30901  1.42116  2.73017           1       100      FA   K        | 
|    CTS_L4_c_tid1_8/A                         CLKBUF_X3     Rise  0.1250 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid1_8/Z                         CLKBUF_X3     Rise  0.2020 0.0770 0.0520 32.9477  30.3889  63.3366           32      100      F    K        | 
| Data Path:                                                                                                                                               | 
|    f8_reg[0]/CK                              DFF_X1        Rise  0.2040 0.0020 0.0520          0.949653                                    F             | 
|    f8_reg[0]/Q                               DFF_X1        Fall  0.3160 0.1120 0.0180 2.20989  11.5641  13.774            7       100      F             | 
|    i_0_0/f8[0]                                             Fall  0.3160 0.0000                                                                           | 
|    i_0_0/i_60/A3                             OR3_X1        Fall  0.3160 0.0000 0.0180          0.895841                                                  | 
|    i_0_0/i_60/ZN                             OR3_X1        Fall  0.4080 0.0920 0.0170 0.578824 4.27641  4.85524           3       100                    | 
|    i_0_0/i_1/A1                              AND2_X1       Fall  0.4080 0.0000 0.0170          0.874832                                                  | 
|    i_0_0/i_1/ZN                              AND2_X1       Fall  0.4440 0.0360 0.0080 0.427921 3.3296   3.75752           2       100                    | 
|    i_0_0/p_0[2]                                            Fall  0.4440 0.0000                                                                           | 
|    subtractor/b[2]                                         Fall  0.4440 0.0000                                                                           | 
|    subtractor/genblk1_2_fulladder_f1/y                     Fall  0.4440 0.0000                                                                           | 
|    subtractor/genblk1_2_fulladder_f1/i_0_0/B XOR2_X1       Fall  0.4440 0.0000 0.0080          2.41145                                                   | 
|    subtractor/genblk1_2_fulladder_f1/i_0_0/Z XOR2_X1       Fall  0.5070 0.0630 0.0180 0.657917 5.8097   6.46762           3       100                    | 
|    subtractor/genblk1_2_fulladder_f1/sum                   Fall  0.5070 0.0000                                                                           | 
|    subtractor/genblk2_1_f3/x                               Fall  0.5070 0.0000                                                                           | 
|    subtractor/genblk2_1_f3/i_0_1/B2          OAI21_X1      Fall  0.5070 0.0000 0.0180          1.55833                                                   | 
|    subtractor/genblk2_1_f3/i_0_1/ZN          OAI21_X1      Rise  0.5440 0.0370 0.0200 0.340197 1.6642   2.0044            1       100                    | 
|    subtractor/genblk2_1_f3/i_0_0/A2          NAND2_X1      Rise  0.5440 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_1_f3/i_0_0/ZN          NAND2_X1      Fall  0.5710 0.0270 0.0150 1.03022  5.49384  6.52406           3       100                    | 
|    subtractor/genblk2_1_f3/cout                            Fall  0.5710 0.0000                                                                           | 
|    subtractor/genblk2_2_f3/cin                             Fall  0.5710 0.0000                                                                           | 
|    subtractor/genblk2_2_f3/i_0_1/B1          OAI21_X1      Fall  0.5710 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_2_f3/i_0_1/ZN          OAI21_X1      Rise  0.6010 0.0300 0.0200 0.275987 1.6642   1.94019           1       100                    | 
|    subtractor/genblk2_2_f3/i_0_0/A2          NAND2_X1      Rise  0.6010 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_2_f3/i_0_0/ZN          NAND2_X1      Fall  0.6280 0.0270 0.0150 0.884713 5.49384  6.37855           3       100                    | 
|    subtractor/genblk2_2_f3/cout                            Fall  0.6280 0.0000                                                                           | 
|    subtractor/genblk2_3_f3/cin                             Fall  0.6280 0.0000                                                                           | 
|    subtractor/genblk2_3_f3/i_0_1/B1          OAI21_X1      Fall  0.6280 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_3_f3/i_0_1/ZN          OAI21_X1      Rise  0.6580 0.0300 0.0190 0.157216 1.6642   1.82141           1       100                    | 
|    subtractor/genblk2_3_f3/i_0_0/A2          NAND2_X1      Rise  0.6580 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_3_f3/i_0_0/ZN          NAND2_X1      Fall  0.6840 0.0260 0.0140 0.492903 5.49384  5.98674           3       100                    | 
|    subtractor/genblk2_3_f3/cout                            Fall  0.6840 0.0000                                                                           | 
|    subtractor/genblk2_4_f3/cin                             Fall  0.6840 0.0000                                                                           | 
|    subtractor/genblk2_4_f3/i_0_1/B1          OAI21_X1      Fall  0.6840 0.0000 0.0140          1.45983                                                   | 
|    subtractor/genblk2_4_f3/i_0_1/ZN          OAI21_X1      Rise  0.7140 0.0300 0.0190 0.205906 1.6642   1.87011           1       100                    | 
|    subtractor/genblk2_4_f3/i_0_0/A2          NAND2_X1      Rise  0.7140 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_4_f3/i_0_0/ZN          NAND2_X1      Fall  0.7400 0.0260 0.0150 0.848593 5.49384  6.34243           3       100                    | 
|    subtractor/genblk2_4_f3/cout                            Fall  0.7400 0.0000                                                                           | 
|    subtractor/genblk2_5_f3/cin                             Fall  0.7400 0.0000                                                                           | 
|    subtractor/genblk2_5_f3/i_0_1/B1          OAI21_X1      Fall  0.7400 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_5_f3/i_0_1/ZN          OAI21_X1      Rise  0.7700 0.0300 0.0190 0.174943 1.6642   1.83914           1       100                    | 
|    subtractor/genblk2_5_f3/i_0_0/A2          NAND2_X1      Rise  0.7700 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_5_f3/i_0_0/ZN          NAND2_X1      Fall  0.7960 0.0260 0.0140 0.577083 5.49384  6.07092           3       100                    | 
|    subtractor/genblk2_5_f3/cout                            Fall  0.7960 0.0000                                                                           | 
|    subtractor/genblk2_6_f3/cin                             Fall  0.7960 0.0000                                                                           | 
|    subtractor/genblk2_6_f3/i_0_1/B1          OAI21_X1      Fall  0.7960 0.0000 0.0140          1.45983                                                   | 
|    subtractor/genblk2_6_f3/i_0_1/ZN          OAI21_X1      Rise  0.8260 0.0300 0.0190 0.251651 1.6642   1.91585           1       100                    | 
|    subtractor/genblk2_6_f3/i_0_0/A2          NAND2_X1      Rise  0.8260 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_6_f3/i_0_0/ZN          NAND2_X1      Fall  0.8520 0.0260 0.0150 0.71845  5.49384  6.21229           3       100                    | 
|    subtractor/genblk2_6_f3/cout                            Fall  0.8520 0.0000                                                                           | 
|    subtractor/genblk2_7_f3/cin                             Fall  0.8520 0.0000                                                                           | 
|    subtractor/genblk2_7_f3/i_0_1/B1          OAI21_X1      Fall  0.8520 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_7_f3/i_0_1/ZN          OAI21_X1      Rise  0.8830 0.0310 0.0210 0.504565 1.6642   2.16876           1       100                    | 
|    subtractor/genblk2_7_f3/i_0_0/A2          NAND2_X1      Rise  0.8830 0.0000 0.0210          1.6642                                                    | 
|    subtractor/genblk2_7_f3/i_0_0/ZN          NAND2_X1      Fall  0.9090 0.0260 0.0150 0.524364 5.49384  6.0182            3       100                    | 
|    subtractor/genblk2_7_f3/cout                            Fall  0.9090 0.0000                                                                           | 
|    subtractor/genblk2_8_f3/cin                             Fall  0.9090 0.0000                                                                           | 
|    subtractor/genblk2_8_f3/i_0_1/B1          OAI21_X1      Fall  0.9090 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_8_f3/i_0_1/ZN          OAI21_X1      Rise  0.9390 0.0300 0.0190 0.169043 1.6642   1.83324           1       100                    | 
|    subtractor/genblk2_8_f3/i_0_0/A2          NAND2_X1      Rise  0.9390 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_8_f3/i_0_0/ZN          NAND2_X1      Fall  0.9650 0.0260 0.0150 0.691041 5.49384  6.18488           3       100                    | 
|    subtractor/genblk2_8_f3/cout                            Fall  0.9650 0.0000                                                                           | 
|    subtractor/genblk2_9_f3/cin                             Fall  0.9650 0.0000                                                                           | 
|    subtractor/genblk2_9_f3/i_0_1/B1          OAI21_X1      Fall  0.9650 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_9_f3/i_0_1/ZN          OAI21_X1      Rise  0.9950 0.0300 0.0200 0.279884 1.6642   1.94408           1       100                    | 
|    subtractor/genblk2_9_f3/i_0_0/A2          NAND2_X1      Rise  0.9950 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_9_f3/i_0_0/ZN          NAND2_X1      Fall  1.0210 0.0260 0.0150 0.617367 5.49384  6.1112            3       100                    | 
|    subtractor/genblk2_9_f3/cout                            Fall  1.0210 0.0000                                                                           | 
|    subtractor/genblk2_10_f3/cin                            Fall  1.0210 0.0000                                                                           | 
|    subtractor/genblk2_10_f3/i_0_1/B1         OAI21_X1      Fall  1.0210 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_10_f3/i_0_1/ZN         OAI21_X1      Rise  1.0510 0.0300 0.0190 0.256645 1.6642   1.92084           1       100                    | 
|    subtractor/genblk2_10_f3/i_0_0/A2         NAND2_X1      Rise  1.0510 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_10_f3/i_0_0/ZN         NAND2_X1      Fall  1.0770 0.0260 0.0150 0.794255 5.49384  6.28809           3       100                    | 
|    subtractor/genblk2_10_f3/cout                           Fall  1.0770 0.0000                                                                           | 
|    subtractor/genblk2_11_f3/cin                            Fall  1.0770 0.0000                                                                           | 
|    subtractor/genblk2_11_f3/i_0_1/B1         OAI21_X1      Fall  1.0770 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_11_f3/i_0_1/ZN         OAI21_X1      Rise  1.1080 0.0310 0.0200 0.361395 1.6642   2.02559           1       100                    | 
|    subtractor/genblk2_11_f3/i_0_0/A2         NAND2_X1      Rise  1.1080 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_11_f3/i_0_0/ZN         NAND2_X1      Fall  1.1350 0.0270 0.0150 0.816396 5.49384  6.31023           3       100                    | 
|    subtractor/genblk2_11_f3/cout                           Fall  1.1350 0.0000                                                                           | 
|    subtractor/genblk2_12_f3/cin                            Fall  1.1350 0.0000                                                                           | 
|    subtractor/genblk2_12_f3/i_0_1/B1         OAI21_X1      Fall  1.1350 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_12_f3/i_0_1/ZN         OAI21_X1      Rise  1.1650 0.0300 0.0200 0.28111  1.6642   1.94531           1       100                    | 
|    subtractor/genblk2_12_f3/i_0_0/A2         NAND2_X1      Rise  1.1650 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_12_f3/i_0_0/ZN         NAND2_X1      Fall  1.1910 0.0260 0.0150 0.670261 5.49384  6.1641            3       100                    | 
|    subtractor/genblk2_12_f3/cout                           Fall  1.1910 0.0000                                                                           | 
|    subtractor/genblk2_13_f3/cin                            Fall  1.1910 0.0000                                                                           | 
|    subtractor/genblk2_13_f3/i_0_3/A          XNOR2_X1      Fall  1.1910 0.0000 0.0150          2.12585                                                   | 
|    subtractor/genblk2_13_f3/i_0_3/ZN         XNOR2_X1      Fall  1.2340 0.0430 0.0170 0.198195 2.57361  2.7718            1       100                    | 
|    subtractor/genblk2_13_f3/i_0_2/B          XNOR2_X1      Fall  1.2340 0.0000 0.0170          2.36817                                                   | 
|    subtractor/genblk2_13_f3/i_0_2/ZN         XNOR2_X1      Fall  1.2770 0.0430 0.0120 0.532269 1.57913  2.1114            1       100                    | 
|    subtractor/genblk2_13_f3/sum                            Fall  1.2770 0.0000                                                                           | 
|    subtractor/sum[14]                                      Fall  1.2770 0.0000                                                                           | 
|    i_0_1_42/B1                               AOI222_X1     Fall  1.2770 0.0000 0.0120          1.47422                                                   | 
|    i_0_1_42/ZN                               AOI222_X1     Rise  1.3560 0.0790 0.0520 0.37819  1.70023  2.07842           1       100                    | 
|    i_0_1_41/A                                INV_X1        Rise  1.3560 0.0000 0.0520          1.70023                                                   | 
|    i_0_1_41/ZN                               INV_X1        Fall  1.3640 0.0080 0.0110 0.126003 1.14029  1.26629           1       100                    | 
|    A_reg[13]/D                               DFF_X1        Fall  1.3640 0.0000 0.0110          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[13]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_9/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_9/Z        CLKBUF_X3     Rise  0.1910 0.0690 0.0450 26.5487  27.4061  53.9548           32      100      F    K        | 
|    A_reg[13]/CK             DFF_X1        Rise  0.1920 0.0010 0.0450          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1920 4.1920 | 
| library setup check                      | -0.0260 4.1660 | 
| data required time                       |  4.1660        | 
|                                          |                | 
| data required time                       |  4.1660        | 
| data arrival time                        | -1.3640        | 
| pessimism                                |  0.0040        | 
|                                          |                | 
| slack                                    |  2.8060        | 
-------------------------------------------------------------


 Timing Path to A_reg[12]/D 
  
 Path Start Point : f8_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : A_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                     Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                                    Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A                  CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z                  CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                                    Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A                       CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z                       CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_f8_reg/CK                        CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_f8_reg/GCK                       CLKGATETST_X8 Rise  0.1250 0.0280 0.0060 1.30901  1.42116  2.73017           1       100      FA   K        | 
|    CTS_L4_c_tid1_8/A                         CLKBUF_X3     Rise  0.1250 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid1_8/Z                         CLKBUF_X3     Rise  0.2020 0.0770 0.0520 32.9477  30.3889  63.3366           32      100      F    K        | 
| Data Path:                                                                                                                                               | 
|    f8_reg[0]/CK                              DFF_X1        Rise  0.2040 0.0020 0.0520          0.949653                                    F             | 
|    f8_reg[0]/Q                               DFF_X1        Fall  0.3160 0.1120 0.0180 2.20989  11.5641  13.774            7       100      F             | 
|    i_0_0/f8[0]                                             Fall  0.3160 0.0000                                                                           | 
|    i_0_0/i_60/A3                             OR3_X1        Fall  0.3160 0.0000 0.0180          0.895841                                                  | 
|    i_0_0/i_60/ZN                             OR3_X1        Fall  0.4080 0.0920 0.0170 0.578824 4.27641  4.85524           3       100                    | 
|    i_0_0/i_1/A1                              AND2_X1       Fall  0.4080 0.0000 0.0170          0.874832                                                  | 
|    i_0_0/i_1/ZN                              AND2_X1       Fall  0.4440 0.0360 0.0080 0.427921 3.3296   3.75752           2       100                    | 
|    i_0_0/p_0[2]                                            Fall  0.4440 0.0000                                                                           | 
|    subtractor/b[2]                                         Fall  0.4440 0.0000                                                                           | 
|    subtractor/genblk1_2_fulladder_f1/y                     Fall  0.4440 0.0000                                                                           | 
|    subtractor/genblk1_2_fulladder_f1/i_0_0/B XOR2_X1       Fall  0.4440 0.0000 0.0080          2.41145                                                   | 
|    subtractor/genblk1_2_fulladder_f1/i_0_0/Z XOR2_X1       Fall  0.5070 0.0630 0.0180 0.657917 5.8097   6.46762           3       100                    | 
|    subtractor/genblk1_2_fulladder_f1/sum                   Fall  0.5070 0.0000                                                                           | 
|    subtractor/genblk2_1_f3/x                               Fall  0.5070 0.0000                                                                           | 
|    subtractor/genblk2_1_f3/i_0_1/B2          OAI21_X1      Fall  0.5070 0.0000 0.0180          1.55833                                                   | 
|    subtractor/genblk2_1_f3/i_0_1/ZN          OAI21_X1      Rise  0.5440 0.0370 0.0200 0.340197 1.6642   2.0044            1       100                    | 
|    subtractor/genblk2_1_f3/i_0_0/A2          NAND2_X1      Rise  0.5440 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_1_f3/i_0_0/ZN          NAND2_X1      Fall  0.5710 0.0270 0.0150 1.03022  5.49384  6.52406           3       100                    | 
|    subtractor/genblk2_1_f3/cout                            Fall  0.5710 0.0000                                                                           | 
|    subtractor/genblk2_2_f3/cin                             Fall  0.5710 0.0000                                                                           | 
|    subtractor/genblk2_2_f3/i_0_1/B1          OAI21_X1      Fall  0.5710 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_2_f3/i_0_1/ZN          OAI21_X1      Rise  0.6010 0.0300 0.0200 0.275987 1.6642   1.94019           1       100                    | 
|    subtractor/genblk2_2_f3/i_0_0/A2          NAND2_X1      Rise  0.6010 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_2_f3/i_0_0/ZN          NAND2_X1      Fall  0.6280 0.0270 0.0150 0.884713 5.49384  6.37855           3       100                    | 
|    subtractor/genblk2_2_f3/cout                            Fall  0.6280 0.0000                                                                           | 
|    subtractor/genblk2_3_f3/cin                             Fall  0.6280 0.0000                                                                           | 
|    subtractor/genblk2_3_f3/i_0_1/B1          OAI21_X1      Fall  0.6280 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_3_f3/i_0_1/ZN          OAI21_X1      Rise  0.6580 0.0300 0.0190 0.157216 1.6642   1.82141           1       100                    | 
|    subtractor/genblk2_3_f3/i_0_0/A2          NAND2_X1      Rise  0.6580 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_3_f3/i_0_0/ZN          NAND2_X1      Fall  0.6840 0.0260 0.0140 0.492903 5.49384  5.98674           3       100                    | 
|    subtractor/genblk2_3_f3/cout                            Fall  0.6840 0.0000                                                                           | 
|    subtractor/genblk2_4_f3/cin                             Fall  0.6840 0.0000                                                                           | 
|    subtractor/genblk2_4_f3/i_0_1/B1          OAI21_X1      Fall  0.6840 0.0000 0.0140          1.45983                                                   | 
|    subtractor/genblk2_4_f3/i_0_1/ZN          OAI21_X1      Rise  0.7140 0.0300 0.0190 0.205906 1.6642   1.87011           1       100                    | 
|    subtractor/genblk2_4_f3/i_0_0/A2          NAND2_X1      Rise  0.7140 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_4_f3/i_0_0/ZN          NAND2_X1      Fall  0.7400 0.0260 0.0150 0.848593 5.49384  6.34243           3       100                    | 
|    subtractor/genblk2_4_f3/cout                            Fall  0.7400 0.0000                                                                           | 
|    subtractor/genblk2_5_f3/cin                             Fall  0.7400 0.0000                                                                           | 
|    subtractor/genblk2_5_f3/i_0_1/B1          OAI21_X1      Fall  0.7400 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_5_f3/i_0_1/ZN          OAI21_X1      Rise  0.7700 0.0300 0.0190 0.174943 1.6642   1.83914           1       100                    | 
|    subtractor/genblk2_5_f3/i_0_0/A2          NAND2_X1      Rise  0.7700 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_5_f3/i_0_0/ZN          NAND2_X1      Fall  0.7960 0.0260 0.0140 0.577083 5.49384  6.07092           3       100                    | 
|    subtractor/genblk2_5_f3/cout                            Fall  0.7960 0.0000                                                                           | 
|    subtractor/genblk2_6_f3/cin                             Fall  0.7960 0.0000                                                                           | 
|    subtractor/genblk2_6_f3/i_0_1/B1          OAI21_X1      Fall  0.7960 0.0000 0.0140          1.45983                                                   | 
|    subtractor/genblk2_6_f3/i_0_1/ZN          OAI21_X1      Rise  0.8260 0.0300 0.0190 0.251651 1.6642   1.91585           1       100                    | 
|    subtractor/genblk2_6_f3/i_0_0/A2          NAND2_X1      Rise  0.8260 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_6_f3/i_0_0/ZN          NAND2_X1      Fall  0.8520 0.0260 0.0150 0.71845  5.49384  6.21229           3       100                    | 
|    subtractor/genblk2_6_f3/cout                            Fall  0.8520 0.0000                                                                           | 
|    subtractor/genblk2_7_f3/cin                             Fall  0.8520 0.0000                                                                           | 
|    subtractor/genblk2_7_f3/i_0_1/B1          OAI21_X1      Fall  0.8520 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_7_f3/i_0_1/ZN          OAI21_X1      Rise  0.8830 0.0310 0.0210 0.504565 1.6642   2.16876           1       100                    | 
|    subtractor/genblk2_7_f3/i_0_0/A2          NAND2_X1      Rise  0.8830 0.0000 0.0210          1.6642                                                    | 
|    subtractor/genblk2_7_f3/i_0_0/ZN          NAND2_X1      Fall  0.9090 0.0260 0.0150 0.524364 5.49384  6.0182            3       100                    | 
|    subtractor/genblk2_7_f3/cout                            Fall  0.9090 0.0000                                                                           | 
|    subtractor/genblk2_8_f3/cin                             Fall  0.9090 0.0000                                                                           | 
|    subtractor/genblk2_8_f3/i_0_1/B1          OAI21_X1      Fall  0.9090 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_8_f3/i_0_1/ZN          OAI21_X1      Rise  0.9390 0.0300 0.0190 0.169043 1.6642   1.83324           1       100                    | 
|    subtractor/genblk2_8_f3/i_0_0/A2          NAND2_X1      Rise  0.9390 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_8_f3/i_0_0/ZN          NAND2_X1      Fall  0.9650 0.0260 0.0150 0.691041 5.49384  6.18488           3       100                    | 
|    subtractor/genblk2_8_f3/cout                            Fall  0.9650 0.0000                                                                           | 
|    subtractor/genblk2_9_f3/cin                             Fall  0.9650 0.0000                                                                           | 
|    subtractor/genblk2_9_f3/i_0_1/B1          OAI21_X1      Fall  0.9650 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_9_f3/i_0_1/ZN          OAI21_X1      Rise  0.9950 0.0300 0.0200 0.279884 1.6642   1.94408           1       100                    | 
|    subtractor/genblk2_9_f3/i_0_0/A2          NAND2_X1      Rise  0.9950 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_9_f3/i_0_0/ZN          NAND2_X1      Fall  1.0210 0.0260 0.0150 0.617367 5.49384  6.1112            3       100                    | 
|    subtractor/genblk2_9_f3/cout                            Fall  1.0210 0.0000                                                                           | 
|    subtractor/genblk2_10_f3/cin                            Fall  1.0210 0.0000                                                                           | 
|    subtractor/genblk2_10_f3/i_0_1/B1         OAI21_X1      Fall  1.0210 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_10_f3/i_0_1/ZN         OAI21_X1      Rise  1.0510 0.0300 0.0190 0.256645 1.6642   1.92084           1       100                    | 
|    subtractor/genblk2_10_f3/i_0_0/A2         NAND2_X1      Rise  1.0510 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_10_f3/i_0_0/ZN         NAND2_X1      Fall  1.0770 0.0260 0.0150 0.794255 5.49384  6.28809           3       100                    | 
|    subtractor/genblk2_10_f3/cout                           Fall  1.0770 0.0000                                                                           | 
|    subtractor/genblk2_11_f3/cin                            Fall  1.0770 0.0000                                                                           | 
|    subtractor/genblk2_11_f3/i_0_1/B1         OAI21_X1      Fall  1.0770 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_11_f3/i_0_1/ZN         OAI21_X1      Rise  1.1080 0.0310 0.0200 0.361395 1.6642   2.02559           1       100                    | 
|    subtractor/genblk2_11_f3/i_0_0/A2         NAND2_X1      Rise  1.1080 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_11_f3/i_0_0/ZN         NAND2_X1      Fall  1.1350 0.0270 0.0150 0.816396 5.49384  6.31023           3       100                    | 
|    subtractor/genblk2_11_f3/cout                           Fall  1.1350 0.0000                                                                           | 
|    subtractor/genblk2_12_f3/cin                            Fall  1.1350 0.0000                                                                           | 
|    subtractor/genblk2_12_f3/i_0_3/A          XNOR2_X1      Fall  1.1350 0.0000 0.0150          2.12585                                                   | 
|    subtractor/genblk2_12_f3/i_0_3/ZN         XNOR2_X1      Fall  1.1780 0.0430 0.0180 0.444342 2.57361  3.01795           1       100                    | 
|    subtractor/genblk2_12_f3/i_0_2/B          XNOR2_X1      Fall  1.1780 0.0000 0.0180          2.36817                                                   | 
|    subtractor/genblk2_12_f3/i_0_2/ZN         XNOR2_X1      Fall  1.2210 0.0430 0.0120 0.358298 1.57913  1.93743           1       100                    | 
|    subtractor/genblk2_12_f3/sum                            Fall  1.2210 0.0000                                                                           | 
|    subtractor/sum[13]                                      Fall  1.2210 0.0000                                                                           | 
|    i_0_1_40/B1                               AOI222_X1     Fall  1.2210 0.0000 0.0120          1.47422                                                   | 
|    i_0_1_40/ZN                               AOI222_X1     Rise  1.3000 0.0790 0.0520 0.40346  1.70023  2.10369           1       100                    | 
|    i_0_1_39/A                                INV_X1        Rise  1.3000 0.0000 0.0520          1.70023                                                   | 
|    i_0_1_39/ZN                               INV_X1        Fall  1.3080 0.0080 0.0110 0.242658 1.14029  1.38295           1       100                    | 
|    A_reg[12]/D                               DFF_X1        Fall  1.3080 0.0000 0.0110          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[12]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_9/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_9/Z        CLKBUF_X3     Rise  0.1910 0.0690 0.0450 26.5487  27.4061  53.9548           32      100      F    K        | 
|    A_reg[12]/CK             DFF_X1        Rise  0.1920 0.0010 0.0450          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1920 4.1920 | 
| library setup check                      | -0.0260 4.1660 | 
| data required time                       |  4.1660        | 
|                                          |                | 
| data required time                       |  4.1660        | 
| data arrival time                        | -1.3080        | 
| pessimism                                |  0.0040        | 
|                                          |                | 
| slack                                    |  2.8620        | 
-------------------------------------------------------------


 Timing Path to A_reg[11]/D 
  
 Path Start Point : f8_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : A_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                     Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                                    Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A                  CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z                  CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                                    Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A                       CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z                       CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_f8_reg/CK                        CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_f8_reg/GCK                       CLKGATETST_X8 Rise  0.1250 0.0280 0.0060 1.30901  1.42116  2.73017           1       100      FA   K        | 
|    CTS_L4_c_tid1_8/A                         CLKBUF_X3     Rise  0.1250 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid1_8/Z                         CLKBUF_X3     Rise  0.2020 0.0770 0.0520 32.9477  30.3889  63.3366           32      100      F    K        | 
| Data Path:                                                                                                                                               | 
|    f8_reg[0]/CK                              DFF_X1        Rise  0.2040 0.0020 0.0520          0.949653                                    F             | 
|    f8_reg[0]/Q                               DFF_X1        Fall  0.3160 0.1120 0.0180 2.20989  11.5641  13.774            7       100      F             | 
|    i_0_0/f8[0]                                             Fall  0.3160 0.0000                                                                           | 
|    i_0_0/i_60/A3                             OR3_X1        Fall  0.3160 0.0000 0.0180          0.895841                                                  | 
|    i_0_0/i_60/ZN                             OR3_X1        Fall  0.4080 0.0920 0.0170 0.578824 4.27641  4.85524           3       100                    | 
|    i_0_0/i_1/A1                              AND2_X1       Fall  0.4080 0.0000 0.0170          0.874832                                                  | 
|    i_0_0/i_1/ZN                              AND2_X1       Fall  0.4440 0.0360 0.0080 0.427921 3.3296   3.75752           2       100                    | 
|    i_0_0/p_0[2]                                            Fall  0.4440 0.0000                                                                           | 
|    subtractor/b[2]                                         Fall  0.4440 0.0000                                                                           | 
|    subtractor/genblk1_2_fulladder_f1/y                     Fall  0.4440 0.0000                                                                           | 
|    subtractor/genblk1_2_fulladder_f1/i_0_0/B XOR2_X1       Fall  0.4440 0.0000 0.0080          2.41145                                                   | 
|    subtractor/genblk1_2_fulladder_f1/i_0_0/Z XOR2_X1       Fall  0.5070 0.0630 0.0180 0.657917 5.8097   6.46762           3       100                    | 
|    subtractor/genblk1_2_fulladder_f1/sum                   Fall  0.5070 0.0000                                                                           | 
|    subtractor/genblk2_1_f3/x                               Fall  0.5070 0.0000                                                                           | 
|    subtractor/genblk2_1_f3/i_0_1/B2          OAI21_X1      Fall  0.5070 0.0000 0.0180          1.55833                                                   | 
|    subtractor/genblk2_1_f3/i_0_1/ZN          OAI21_X1      Rise  0.5440 0.0370 0.0200 0.340197 1.6642   2.0044            1       100                    | 
|    subtractor/genblk2_1_f3/i_0_0/A2          NAND2_X1      Rise  0.5440 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_1_f3/i_0_0/ZN          NAND2_X1      Fall  0.5710 0.0270 0.0150 1.03022  5.49384  6.52406           3       100                    | 
|    subtractor/genblk2_1_f3/cout                            Fall  0.5710 0.0000                                                                           | 
|    subtractor/genblk2_2_f3/cin                             Fall  0.5710 0.0000                                                                           | 
|    subtractor/genblk2_2_f3/i_0_1/B1          OAI21_X1      Fall  0.5710 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_2_f3/i_0_1/ZN          OAI21_X1      Rise  0.6010 0.0300 0.0200 0.275987 1.6642   1.94019           1       100                    | 
|    subtractor/genblk2_2_f3/i_0_0/A2          NAND2_X1      Rise  0.6010 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_2_f3/i_0_0/ZN          NAND2_X1      Fall  0.6280 0.0270 0.0150 0.884713 5.49384  6.37855           3       100                    | 
|    subtractor/genblk2_2_f3/cout                            Fall  0.6280 0.0000                                                                           | 
|    subtractor/genblk2_3_f3/cin                             Fall  0.6280 0.0000                                                                           | 
|    subtractor/genblk2_3_f3/i_0_1/B1          OAI21_X1      Fall  0.6280 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_3_f3/i_0_1/ZN          OAI21_X1      Rise  0.6580 0.0300 0.0190 0.157216 1.6642   1.82141           1       100                    | 
|    subtractor/genblk2_3_f3/i_0_0/A2          NAND2_X1      Rise  0.6580 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_3_f3/i_0_0/ZN          NAND2_X1      Fall  0.6840 0.0260 0.0140 0.492903 5.49384  5.98674           3       100                    | 
|    subtractor/genblk2_3_f3/cout                            Fall  0.6840 0.0000                                                                           | 
|    subtractor/genblk2_4_f3/cin                             Fall  0.6840 0.0000                                                                           | 
|    subtractor/genblk2_4_f3/i_0_1/B1          OAI21_X1      Fall  0.6840 0.0000 0.0140          1.45983                                                   | 
|    subtractor/genblk2_4_f3/i_0_1/ZN          OAI21_X1      Rise  0.7140 0.0300 0.0190 0.205906 1.6642   1.87011           1       100                    | 
|    subtractor/genblk2_4_f3/i_0_0/A2          NAND2_X1      Rise  0.7140 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_4_f3/i_0_0/ZN          NAND2_X1      Fall  0.7400 0.0260 0.0150 0.848593 5.49384  6.34243           3       100                    | 
|    subtractor/genblk2_4_f3/cout                            Fall  0.7400 0.0000                                                                           | 
|    subtractor/genblk2_5_f3/cin                             Fall  0.7400 0.0000                                                                           | 
|    subtractor/genblk2_5_f3/i_0_1/B1          OAI21_X1      Fall  0.7400 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_5_f3/i_0_1/ZN          OAI21_X1      Rise  0.7700 0.0300 0.0190 0.174943 1.6642   1.83914           1       100                    | 
|    subtractor/genblk2_5_f3/i_0_0/A2          NAND2_X1      Rise  0.7700 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_5_f3/i_0_0/ZN          NAND2_X1      Fall  0.7960 0.0260 0.0140 0.577083 5.49384  6.07092           3       100                    | 
|    subtractor/genblk2_5_f3/cout                            Fall  0.7960 0.0000                                                                           | 
|    subtractor/genblk2_6_f3/cin                             Fall  0.7960 0.0000                                                                           | 
|    subtractor/genblk2_6_f3/i_0_1/B1          OAI21_X1      Fall  0.7960 0.0000 0.0140          1.45983                                                   | 
|    subtractor/genblk2_6_f3/i_0_1/ZN          OAI21_X1      Rise  0.8260 0.0300 0.0190 0.251651 1.6642   1.91585           1       100                    | 
|    subtractor/genblk2_6_f3/i_0_0/A2          NAND2_X1      Rise  0.8260 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_6_f3/i_0_0/ZN          NAND2_X1      Fall  0.8520 0.0260 0.0150 0.71845  5.49384  6.21229           3       100                    | 
|    subtractor/genblk2_6_f3/cout                            Fall  0.8520 0.0000                                                                           | 
|    subtractor/genblk2_7_f3/cin                             Fall  0.8520 0.0000                                                                           | 
|    subtractor/genblk2_7_f3/i_0_1/B1          OAI21_X1      Fall  0.8520 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_7_f3/i_0_1/ZN          OAI21_X1      Rise  0.8830 0.0310 0.0210 0.504565 1.6642   2.16876           1       100                    | 
|    subtractor/genblk2_7_f3/i_0_0/A2          NAND2_X1      Rise  0.8830 0.0000 0.0210          1.6642                                                    | 
|    subtractor/genblk2_7_f3/i_0_0/ZN          NAND2_X1      Fall  0.9090 0.0260 0.0150 0.524364 5.49384  6.0182            3       100                    | 
|    subtractor/genblk2_7_f3/cout                            Fall  0.9090 0.0000                                                                           | 
|    subtractor/genblk2_8_f3/cin                             Fall  0.9090 0.0000                                                                           | 
|    subtractor/genblk2_8_f3/i_0_1/B1          OAI21_X1      Fall  0.9090 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_8_f3/i_0_1/ZN          OAI21_X1      Rise  0.9390 0.0300 0.0190 0.169043 1.6642   1.83324           1       100                    | 
|    subtractor/genblk2_8_f3/i_0_0/A2          NAND2_X1      Rise  0.9390 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_8_f3/i_0_0/ZN          NAND2_X1      Fall  0.9650 0.0260 0.0150 0.691041 5.49384  6.18488           3       100                    | 
|    subtractor/genblk2_8_f3/cout                            Fall  0.9650 0.0000                                                                           | 
|    subtractor/genblk2_9_f3/cin                             Fall  0.9650 0.0000                                                                           | 
|    subtractor/genblk2_9_f3/i_0_1/B1          OAI21_X1      Fall  0.9650 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_9_f3/i_0_1/ZN          OAI21_X1      Rise  0.9950 0.0300 0.0200 0.279884 1.6642   1.94408           1       100                    | 
|    subtractor/genblk2_9_f3/i_0_0/A2          NAND2_X1      Rise  0.9950 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_9_f3/i_0_0/ZN          NAND2_X1      Fall  1.0210 0.0260 0.0150 0.617367 5.49384  6.1112            3       100                    | 
|    subtractor/genblk2_9_f3/cout                            Fall  1.0210 0.0000                                                                           | 
|    subtractor/genblk2_10_f3/cin                            Fall  1.0210 0.0000                                                                           | 
|    subtractor/genblk2_10_f3/i_0_1/B1         OAI21_X1      Fall  1.0210 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_10_f3/i_0_1/ZN         OAI21_X1      Rise  1.0510 0.0300 0.0190 0.256645 1.6642   1.92084           1       100                    | 
|    subtractor/genblk2_10_f3/i_0_0/A2         NAND2_X1      Rise  1.0510 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_10_f3/i_0_0/ZN         NAND2_X1      Fall  1.0770 0.0260 0.0150 0.794255 5.49384  6.28809           3       100                    | 
|    subtractor/genblk2_10_f3/cout                           Fall  1.0770 0.0000                                                                           | 
|    subtractor/genblk2_11_f3/cin                            Fall  1.0770 0.0000                                                                           | 
|    subtractor/genblk2_11_f3/i_0_3/A          XNOR2_X1      Fall  1.0770 0.0000 0.0150          2.12585                                                   | 
|    subtractor/genblk2_11_f3/i_0_3/ZN         XNOR2_X1      Fall  1.1200 0.0430 0.0180 0.269628 2.57361  2.84324           1       100                    | 
|    subtractor/genblk2_11_f3/i_0_2/B          XNOR2_X1      Fall  1.1200 0.0000 0.0180          2.36817                                                   | 
|    subtractor/genblk2_11_f3/i_0_2/ZN         XNOR2_X1      Fall  1.1640 0.0440 0.0120 0.559044 1.57913  2.13817           1       100                    | 
|    subtractor/genblk2_11_f3/sum                            Fall  1.1640 0.0000                                                                           | 
|    subtractor/sum[12]                                      Fall  1.1640 0.0000                                                                           | 
|    i_0_1_38/B1                               AOI222_X1     Fall  1.1640 0.0000 0.0120          1.47422                                                   | 
|    i_0_1_38/ZN                               AOI222_X1     Rise  1.2420 0.0780 0.0520 0.27413  1.70023  1.97436           1       100                    | 
|    i_0_1_37/A                                INV_X1        Rise  1.2420 0.0000 0.0520          1.70023                                                   | 
|    i_0_1_37/ZN                               INV_X1        Fall  1.2510 0.0090 0.0120 0.297339 1.14029  1.43763           1       100                    | 
|    A_reg[11]/D                               DFF_X1        Fall  1.2510 0.0000 0.0120          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[11]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_9/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_9/Z        CLKBUF_X3     Rise  0.1910 0.0690 0.0450 26.5487  27.4061  53.9548           32      100      F    K        | 
|    A_reg[11]/CK             DFF_X1        Rise  0.1930 0.0020 0.0450          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1930 4.1930 | 
| library setup check                      | -0.0270 4.1660 | 
| data required time                       |  4.1660        | 
|                                          |                | 
| data required time                       |  4.1660        | 
| data arrival time                        | -1.2510        | 
| pessimism                                |  0.0040        | 
|                                          |                | 
| slack                                    |  2.9190        | 
-------------------------------------------------------------


 Timing Path to A_reg[10]/D 
  
 Path Start Point : f8_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : A_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                     Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                                    Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A                  CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z                  CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                                    Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A                       CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z                       CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_f8_reg/CK                        CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_f8_reg/GCK                       CLKGATETST_X8 Rise  0.1250 0.0280 0.0060 1.30901  1.42116  2.73017           1       100      FA   K        | 
|    CTS_L4_c_tid1_8/A                         CLKBUF_X3     Rise  0.1250 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid1_8/Z                         CLKBUF_X3     Rise  0.2020 0.0770 0.0520 32.9477  30.3889  63.3366           32      100      F    K        | 
| Data Path:                                                                                                                                               | 
|    f8_reg[0]/CK                              DFF_X1        Rise  0.2040 0.0020 0.0520          0.949653                                    F             | 
|    f8_reg[0]/Q                               DFF_X1        Fall  0.3160 0.1120 0.0180 2.20989  11.5641  13.774            7       100      F             | 
|    i_0_0/f8[0]                                             Fall  0.3160 0.0000                                                                           | 
|    i_0_0/i_60/A3                             OR3_X1        Fall  0.3160 0.0000 0.0180          0.895841                                                  | 
|    i_0_0/i_60/ZN                             OR3_X1        Fall  0.4080 0.0920 0.0170 0.578824 4.27641  4.85524           3       100                    | 
|    i_0_0/i_1/A1                              AND2_X1       Fall  0.4080 0.0000 0.0170          0.874832                                                  | 
|    i_0_0/i_1/ZN                              AND2_X1       Fall  0.4440 0.0360 0.0080 0.427921 3.3296   3.75752           2       100                    | 
|    i_0_0/p_0[2]                                            Fall  0.4440 0.0000                                                                           | 
|    subtractor/b[2]                                         Fall  0.4440 0.0000                                                                           | 
|    subtractor/genblk1_2_fulladder_f1/y                     Fall  0.4440 0.0000                                                                           | 
|    subtractor/genblk1_2_fulladder_f1/i_0_0/B XOR2_X1       Fall  0.4440 0.0000 0.0080          2.41145                                                   | 
|    subtractor/genblk1_2_fulladder_f1/i_0_0/Z XOR2_X1       Fall  0.5070 0.0630 0.0180 0.657917 5.8097   6.46762           3       100                    | 
|    subtractor/genblk1_2_fulladder_f1/sum                   Fall  0.5070 0.0000                                                                           | 
|    subtractor/genblk2_1_f3/x                               Fall  0.5070 0.0000                                                                           | 
|    subtractor/genblk2_1_f3/i_0_1/B2          OAI21_X1      Fall  0.5070 0.0000 0.0180          1.55833                                                   | 
|    subtractor/genblk2_1_f3/i_0_1/ZN          OAI21_X1      Rise  0.5440 0.0370 0.0200 0.340197 1.6642   2.0044            1       100                    | 
|    subtractor/genblk2_1_f3/i_0_0/A2          NAND2_X1      Rise  0.5440 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_1_f3/i_0_0/ZN          NAND2_X1      Fall  0.5710 0.0270 0.0150 1.03022  5.49384  6.52406           3       100                    | 
|    subtractor/genblk2_1_f3/cout                            Fall  0.5710 0.0000                                                                           | 
|    subtractor/genblk2_2_f3/cin                             Fall  0.5710 0.0000                                                                           | 
|    subtractor/genblk2_2_f3/i_0_1/B1          OAI21_X1      Fall  0.5710 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_2_f3/i_0_1/ZN          OAI21_X1      Rise  0.6010 0.0300 0.0200 0.275987 1.6642   1.94019           1       100                    | 
|    subtractor/genblk2_2_f3/i_0_0/A2          NAND2_X1      Rise  0.6010 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_2_f3/i_0_0/ZN          NAND2_X1      Fall  0.6280 0.0270 0.0150 0.884713 5.49384  6.37855           3       100                    | 
|    subtractor/genblk2_2_f3/cout                            Fall  0.6280 0.0000                                                                           | 
|    subtractor/genblk2_3_f3/cin                             Fall  0.6280 0.0000                                                                           | 
|    subtractor/genblk2_3_f3/i_0_1/B1          OAI21_X1      Fall  0.6280 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_3_f3/i_0_1/ZN          OAI21_X1      Rise  0.6580 0.0300 0.0190 0.157216 1.6642   1.82141           1       100                    | 
|    subtractor/genblk2_3_f3/i_0_0/A2          NAND2_X1      Rise  0.6580 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_3_f3/i_0_0/ZN          NAND2_X1      Fall  0.6840 0.0260 0.0140 0.492903 5.49384  5.98674           3       100                    | 
|    subtractor/genblk2_3_f3/cout                            Fall  0.6840 0.0000                                                                           | 
|    subtractor/genblk2_4_f3/cin                             Fall  0.6840 0.0000                                                                           | 
|    subtractor/genblk2_4_f3/i_0_1/B1          OAI21_X1      Fall  0.6840 0.0000 0.0140          1.45983                                                   | 
|    subtractor/genblk2_4_f3/i_0_1/ZN          OAI21_X1      Rise  0.7140 0.0300 0.0190 0.205906 1.6642   1.87011           1       100                    | 
|    subtractor/genblk2_4_f3/i_0_0/A2          NAND2_X1      Rise  0.7140 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_4_f3/i_0_0/ZN          NAND2_X1      Fall  0.7400 0.0260 0.0150 0.848593 5.49384  6.34243           3       100                    | 
|    subtractor/genblk2_4_f3/cout                            Fall  0.7400 0.0000                                                                           | 
|    subtractor/genblk2_5_f3/cin                             Fall  0.7400 0.0000                                                                           | 
|    subtractor/genblk2_5_f3/i_0_1/B1          OAI21_X1      Fall  0.7400 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_5_f3/i_0_1/ZN          OAI21_X1      Rise  0.7700 0.0300 0.0190 0.174943 1.6642   1.83914           1       100                    | 
|    subtractor/genblk2_5_f3/i_0_0/A2          NAND2_X1      Rise  0.7700 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_5_f3/i_0_0/ZN          NAND2_X1      Fall  0.7960 0.0260 0.0140 0.577083 5.49384  6.07092           3       100                    | 
|    subtractor/genblk2_5_f3/cout                            Fall  0.7960 0.0000                                                                           | 
|    subtractor/genblk2_6_f3/cin                             Fall  0.7960 0.0000                                                                           | 
|    subtractor/genblk2_6_f3/i_0_1/B1          OAI21_X1      Fall  0.7960 0.0000 0.0140          1.45983                                                   | 
|    subtractor/genblk2_6_f3/i_0_1/ZN          OAI21_X1      Rise  0.8260 0.0300 0.0190 0.251651 1.6642   1.91585           1       100                    | 
|    subtractor/genblk2_6_f3/i_0_0/A2          NAND2_X1      Rise  0.8260 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_6_f3/i_0_0/ZN          NAND2_X1      Fall  0.8520 0.0260 0.0150 0.71845  5.49384  6.21229           3       100                    | 
|    subtractor/genblk2_6_f3/cout                            Fall  0.8520 0.0000                                                                           | 
|    subtractor/genblk2_7_f3/cin                             Fall  0.8520 0.0000                                                                           | 
|    subtractor/genblk2_7_f3/i_0_1/B1          OAI21_X1      Fall  0.8520 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_7_f3/i_0_1/ZN          OAI21_X1      Rise  0.8830 0.0310 0.0210 0.504565 1.6642   2.16876           1       100                    | 
|    subtractor/genblk2_7_f3/i_0_0/A2          NAND2_X1      Rise  0.8830 0.0000 0.0210          1.6642                                                    | 
|    subtractor/genblk2_7_f3/i_0_0/ZN          NAND2_X1      Fall  0.9090 0.0260 0.0150 0.524364 5.49384  6.0182            3       100                    | 
|    subtractor/genblk2_7_f3/cout                            Fall  0.9090 0.0000                                                                           | 
|    subtractor/genblk2_8_f3/cin                             Fall  0.9090 0.0000                                                                           | 
|    subtractor/genblk2_8_f3/i_0_1/B1          OAI21_X1      Fall  0.9090 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_8_f3/i_0_1/ZN          OAI21_X1      Rise  0.9390 0.0300 0.0190 0.169043 1.6642   1.83324           1       100                    | 
|    subtractor/genblk2_8_f3/i_0_0/A2          NAND2_X1      Rise  0.9390 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_8_f3/i_0_0/ZN          NAND2_X1      Fall  0.9650 0.0260 0.0150 0.691041 5.49384  6.18488           3       100                    | 
|    subtractor/genblk2_8_f3/cout                            Fall  0.9650 0.0000                                                                           | 
|    subtractor/genblk2_9_f3/cin                             Fall  0.9650 0.0000                                                                           | 
|    subtractor/genblk2_9_f3/i_0_1/B1          OAI21_X1      Fall  0.9650 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_9_f3/i_0_1/ZN          OAI21_X1      Rise  0.9950 0.0300 0.0200 0.279884 1.6642   1.94408           1       100                    | 
|    subtractor/genblk2_9_f3/i_0_0/A2          NAND2_X1      Rise  0.9950 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_9_f3/i_0_0/ZN          NAND2_X1      Fall  1.0210 0.0260 0.0150 0.617367 5.49384  6.1112            3       100                    | 
|    subtractor/genblk2_9_f3/cout                            Fall  1.0210 0.0000                                                                           | 
|    subtractor/genblk2_10_f3/cin                            Fall  1.0210 0.0000                                                                           | 
|    subtractor/genblk2_10_f3/i_0_3/A          XNOR2_X1      Fall  1.0210 0.0000 0.0150          2.12585                                                   | 
|    subtractor/genblk2_10_f3/i_0_3/ZN         XNOR2_X1      Fall  1.0640 0.0430 0.0180 0.359272 2.57361  2.93288           1       100                    | 
|    subtractor/genblk2_10_f3/i_0_2/B          XNOR2_X1      Fall  1.0640 0.0000 0.0180          2.36817                                                   | 
|    subtractor/genblk2_10_f3/i_0_2/ZN         XNOR2_X1      Fall  1.1080 0.0440 0.0120 0.477368 1.57913  2.0565            1       100                    | 
|    subtractor/genblk2_10_f3/sum                            Fall  1.1080 0.0000                                                                           | 
|    subtractor/sum[11]                                      Fall  1.1080 0.0000                                                                           | 
|    i_0_1_36/B1                               AOI222_X1     Fall  1.1080 0.0000 0.0120          1.47422                                                   | 
|    i_0_1_36/ZN                               AOI222_X1     Rise  1.1930 0.0850 0.0570 1.04099  1.70023  2.74122           1       100                    | 
|    i_0_1_35/A                                INV_X1        Rise  1.1930 0.0000 0.0570          1.70023                                                   | 
|    i_0_1_35/ZN                               INV_X1        Fall  1.2020 0.0090 0.0120 0.374306 1.14029  1.5146            1       100                    | 
|    A_reg[10]/D                               DFF_X1        Fall  1.2020 0.0000 0.0120          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[10]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.1940 0.0720 0.0490 25.519   32.5447  58.0637           38      100      F    K        | 
|    A_reg[10]/CK             DFF_X1        Rise  0.1960 0.0020 0.0490          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1960 4.1960 | 
| library setup check                      | -0.0260 4.1700 | 
| data required time                       |  4.1700        | 
|                                          |                | 
| data required time                       |  4.1700        | 
| data arrival time                        | -1.2020        | 
| pessimism                                |  0.0040        | 
|                                          |                | 
| slack                                    |  2.9720        | 
-------------------------------------------------------------


 Timing Path to A_reg[9]/D 
  
 Path Start Point : f8_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : A_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                     Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                                    Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A                  CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z                  CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                                    Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A                       CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z                       CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_f8_reg/CK                        CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_f8_reg/GCK                       CLKGATETST_X8 Rise  0.1250 0.0280 0.0060 1.30901  1.42116  2.73017           1       100      FA   K        | 
|    CTS_L4_c_tid1_8/A                         CLKBUF_X3     Rise  0.1250 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid1_8/Z                         CLKBUF_X3     Rise  0.2020 0.0770 0.0520 32.9477  30.3889  63.3366           32      100      F    K        | 
| Data Path:                                                                                                                                               | 
|    f8_reg[0]/CK                              DFF_X1        Rise  0.2040 0.0020 0.0520          0.949653                                    F             | 
|    f8_reg[0]/Q                               DFF_X1        Fall  0.3160 0.1120 0.0180 2.20989  11.5641  13.774            7       100      F             | 
|    i_0_0/f8[0]                                             Fall  0.3160 0.0000                                                                           | 
|    i_0_0/i_60/A3                             OR3_X1        Fall  0.3160 0.0000 0.0180          0.895841                                                  | 
|    i_0_0/i_60/ZN                             OR3_X1        Fall  0.4080 0.0920 0.0170 0.578824 4.27641  4.85524           3       100                    | 
|    i_0_0/i_1/A1                              AND2_X1       Fall  0.4080 0.0000 0.0170          0.874832                                                  | 
|    i_0_0/i_1/ZN                              AND2_X1       Fall  0.4440 0.0360 0.0080 0.427921 3.3296   3.75752           2       100                    | 
|    i_0_0/p_0[2]                                            Fall  0.4440 0.0000                                                                           | 
|    subtractor/b[2]                                         Fall  0.4440 0.0000                                                                           | 
|    subtractor/genblk1_2_fulladder_f1/y                     Fall  0.4440 0.0000                                                                           | 
|    subtractor/genblk1_2_fulladder_f1/i_0_0/B XOR2_X1       Fall  0.4440 0.0000 0.0080          2.41145                                                   | 
|    subtractor/genblk1_2_fulladder_f1/i_0_0/Z XOR2_X1       Fall  0.5070 0.0630 0.0180 0.657917 5.8097   6.46762           3       100                    | 
|    subtractor/genblk1_2_fulladder_f1/sum                   Fall  0.5070 0.0000                                                                           | 
|    subtractor/genblk2_1_f3/x                               Fall  0.5070 0.0000                                                                           | 
|    subtractor/genblk2_1_f3/i_0_1/B2          OAI21_X1      Fall  0.5070 0.0000 0.0180          1.55833                                                   | 
|    subtractor/genblk2_1_f3/i_0_1/ZN          OAI21_X1      Rise  0.5440 0.0370 0.0200 0.340197 1.6642   2.0044            1       100                    | 
|    subtractor/genblk2_1_f3/i_0_0/A2          NAND2_X1      Rise  0.5440 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_1_f3/i_0_0/ZN          NAND2_X1      Fall  0.5710 0.0270 0.0150 1.03022  5.49384  6.52406           3       100                    | 
|    subtractor/genblk2_1_f3/cout                            Fall  0.5710 0.0000                                                                           | 
|    subtractor/genblk2_2_f3/cin                             Fall  0.5710 0.0000                                                                           | 
|    subtractor/genblk2_2_f3/i_0_1/B1          OAI21_X1      Fall  0.5710 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_2_f3/i_0_1/ZN          OAI21_X1      Rise  0.6010 0.0300 0.0200 0.275987 1.6642   1.94019           1       100                    | 
|    subtractor/genblk2_2_f3/i_0_0/A2          NAND2_X1      Rise  0.6010 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_2_f3/i_0_0/ZN          NAND2_X1      Fall  0.6280 0.0270 0.0150 0.884713 5.49384  6.37855           3       100                    | 
|    subtractor/genblk2_2_f3/cout                            Fall  0.6280 0.0000                                                                           | 
|    subtractor/genblk2_3_f3/cin                             Fall  0.6280 0.0000                                                                           | 
|    subtractor/genblk2_3_f3/i_0_1/B1          OAI21_X1      Fall  0.6280 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_3_f3/i_0_1/ZN          OAI21_X1      Rise  0.6580 0.0300 0.0190 0.157216 1.6642   1.82141           1       100                    | 
|    subtractor/genblk2_3_f3/i_0_0/A2          NAND2_X1      Rise  0.6580 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_3_f3/i_0_0/ZN          NAND2_X1      Fall  0.6840 0.0260 0.0140 0.492903 5.49384  5.98674           3       100                    | 
|    subtractor/genblk2_3_f3/cout                            Fall  0.6840 0.0000                                                                           | 
|    subtractor/genblk2_4_f3/cin                             Fall  0.6840 0.0000                                                                           | 
|    subtractor/genblk2_4_f3/i_0_1/B1          OAI21_X1      Fall  0.6840 0.0000 0.0140          1.45983                                                   | 
|    subtractor/genblk2_4_f3/i_0_1/ZN          OAI21_X1      Rise  0.7140 0.0300 0.0190 0.205906 1.6642   1.87011           1       100                    | 
|    subtractor/genblk2_4_f3/i_0_0/A2          NAND2_X1      Rise  0.7140 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_4_f3/i_0_0/ZN          NAND2_X1      Fall  0.7400 0.0260 0.0150 0.848593 5.49384  6.34243           3       100                    | 
|    subtractor/genblk2_4_f3/cout                            Fall  0.7400 0.0000                                                                           | 
|    subtractor/genblk2_5_f3/cin                             Fall  0.7400 0.0000                                                                           | 
|    subtractor/genblk2_5_f3/i_0_1/B1          OAI21_X1      Fall  0.7400 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_5_f3/i_0_1/ZN          OAI21_X1      Rise  0.7700 0.0300 0.0190 0.174943 1.6642   1.83914           1       100                    | 
|    subtractor/genblk2_5_f3/i_0_0/A2          NAND2_X1      Rise  0.7700 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_5_f3/i_0_0/ZN          NAND2_X1      Fall  0.7960 0.0260 0.0140 0.577083 5.49384  6.07092           3       100                    | 
|    subtractor/genblk2_5_f3/cout                            Fall  0.7960 0.0000                                                                           | 
|    subtractor/genblk2_6_f3/cin                             Fall  0.7960 0.0000                                                                           | 
|    subtractor/genblk2_6_f3/i_0_1/B1          OAI21_X1      Fall  0.7960 0.0000 0.0140          1.45983                                                   | 
|    subtractor/genblk2_6_f3/i_0_1/ZN          OAI21_X1      Rise  0.8260 0.0300 0.0190 0.251651 1.6642   1.91585           1       100                    | 
|    subtractor/genblk2_6_f3/i_0_0/A2          NAND2_X1      Rise  0.8260 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_6_f3/i_0_0/ZN          NAND2_X1      Fall  0.8520 0.0260 0.0150 0.71845  5.49384  6.21229           3       100                    | 
|    subtractor/genblk2_6_f3/cout                            Fall  0.8520 0.0000                                                                           | 
|    subtractor/genblk2_7_f3/cin                             Fall  0.8520 0.0000                                                                           | 
|    subtractor/genblk2_7_f3/i_0_1/B1          OAI21_X1      Fall  0.8520 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_7_f3/i_0_1/ZN          OAI21_X1      Rise  0.8830 0.0310 0.0210 0.504565 1.6642   2.16876           1       100                    | 
|    subtractor/genblk2_7_f3/i_0_0/A2          NAND2_X1      Rise  0.8830 0.0000 0.0210          1.6642                                                    | 
|    subtractor/genblk2_7_f3/i_0_0/ZN          NAND2_X1      Fall  0.9090 0.0260 0.0150 0.524364 5.49384  6.0182            3       100                    | 
|    subtractor/genblk2_7_f3/cout                            Fall  0.9090 0.0000                                                                           | 
|    subtractor/genblk2_8_f3/cin                             Fall  0.9090 0.0000                                                                           | 
|    subtractor/genblk2_8_f3/i_0_1/B1          OAI21_X1      Fall  0.9090 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_8_f3/i_0_1/ZN          OAI21_X1      Rise  0.9390 0.0300 0.0190 0.169043 1.6642   1.83324           1       100                    | 
|    subtractor/genblk2_8_f3/i_0_0/A2          NAND2_X1      Rise  0.9390 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_8_f3/i_0_0/ZN          NAND2_X1      Fall  0.9650 0.0260 0.0150 0.691041 5.49384  6.18488           3       100                    | 
|    subtractor/genblk2_8_f3/cout                            Fall  0.9650 0.0000                                                                           | 
|    subtractor/genblk2_9_f3/cin                             Fall  0.9650 0.0000                                                                           | 
|    subtractor/genblk2_9_f3/i_0_3/A           XNOR2_X1      Fall  0.9650 0.0000 0.0150          2.12585                                                   | 
|    subtractor/genblk2_9_f3/i_0_3/ZN          XNOR2_X1      Fall  1.0080 0.0430 0.0170 0.132149 2.57361  2.70576           1       100                    | 
|    subtractor/genblk2_9_f3/i_0_2/B           XNOR2_X1      Fall  1.0080 0.0000 0.0170          2.36817                                                   | 
|    subtractor/genblk2_9_f3/i_0_2/ZN          XNOR2_X1      Fall  1.0510 0.0430 0.0120 0.253822 1.57913  1.83295           1       100                    | 
|    subtractor/genblk2_9_f3/sum                             Fall  1.0510 0.0000                                                                           | 
|    subtractor/sum[10]                                      Fall  1.0510 0.0000                                                                           | 
|    i_0_1_34/B1                               AOI222_X1     Fall  1.0510 0.0000 0.0120          1.47422                                                   | 
|    i_0_1_34/ZN                               AOI222_X1     Rise  1.1290 0.0780 0.0510 0.253238 1.70023  1.95347           1       100                    | 
|    i_0_1_33/A                                INV_X1        Rise  1.1290 0.0000 0.0510          1.70023                                                   | 
|    i_0_1_33/ZN                               INV_X1        Fall  1.1370 0.0080 0.0110 0.224272 1.14029  1.36456           1       100                    | 
|    A_reg[9]/D                                DFF_X1        Fall  1.1370 0.0000 0.0110          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[9]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_9/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_9/Z        CLKBUF_X3     Rise  0.1910 0.0690 0.0450 26.5487  27.4061  53.9548           32      100      F    K        | 
|    A_reg[9]/CK              DFF_X1        Rise  0.1930 0.0020 0.0450          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1930 4.1930 | 
| library setup check                      | -0.0260 4.1670 | 
| data required time                       |  4.1670        | 
|                                          |                | 
| data required time                       |  4.1670        | 
| data arrival time                        | -1.1370        | 
| pessimism                                |  0.0040        | 
|                                          |                | 
| slack                                    |  3.0340        | 
-------------------------------------------------------------


 Timing Path to A_reg[8]/D 
  
 Path Start Point : f8_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : A_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                     Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                                    Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A                  CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z                  CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                                    Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A                       CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z                       CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_f8_reg/CK                        CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_f8_reg/GCK                       CLKGATETST_X8 Rise  0.1250 0.0280 0.0060 1.30901  1.42116  2.73017           1       100      FA   K        | 
|    CTS_L4_c_tid1_8/A                         CLKBUF_X3     Rise  0.1250 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid1_8/Z                         CLKBUF_X3     Rise  0.2020 0.0770 0.0520 32.9477  30.3889  63.3366           32      100      F    K        | 
| Data Path:                                                                                                                                               | 
|    f8_reg[0]/CK                              DFF_X1        Rise  0.2040 0.0020 0.0520          0.949653                                    F             | 
|    f8_reg[0]/Q                               DFF_X1        Fall  0.3160 0.1120 0.0180 2.20989  11.5641  13.774            7       100      F             | 
|    i_0_0/f8[0]                                             Fall  0.3160 0.0000                                                                           | 
|    i_0_0/i_60/A3                             OR3_X1        Fall  0.3160 0.0000 0.0180          0.895841                                                  | 
|    i_0_0/i_60/ZN                             OR3_X1        Fall  0.4080 0.0920 0.0170 0.578824 4.27641  4.85524           3       100                    | 
|    i_0_0/i_1/A1                              AND2_X1       Fall  0.4080 0.0000 0.0170          0.874832                                                  | 
|    i_0_0/i_1/ZN                              AND2_X1       Fall  0.4440 0.0360 0.0080 0.427921 3.3296   3.75752           2       100                    | 
|    i_0_0/p_0[2]                                            Fall  0.4440 0.0000                                                                           | 
|    subtractor/b[2]                                         Fall  0.4440 0.0000                                                                           | 
|    subtractor/genblk1_2_fulladder_f1/y                     Fall  0.4440 0.0000                                                                           | 
|    subtractor/genblk1_2_fulladder_f1/i_0_0/B XOR2_X1       Fall  0.4440 0.0000 0.0080          2.41145                                                   | 
|    subtractor/genblk1_2_fulladder_f1/i_0_0/Z XOR2_X1       Fall  0.5070 0.0630 0.0180 0.657917 5.8097   6.46762           3       100                    | 
|    subtractor/genblk1_2_fulladder_f1/sum                   Fall  0.5070 0.0000                                                                           | 
|    subtractor/genblk2_1_f3/x                               Fall  0.5070 0.0000                                                                           | 
|    subtractor/genblk2_1_f3/i_0_1/B2          OAI21_X1      Fall  0.5070 0.0000 0.0180          1.55833                                                   | 
|    subtractor/genblk2_1_f3/i_0_1/ZN          OAI21_X1      Rise  0.5440 0.0370 0.0200 0.340197 1.6642   2.0044            1       100                    | 
|    subtractor/genblk2_1_f3/i_0_0/A2          NAND2_X1      Rise  0.5440 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_1_f3/i_0_0/ZN          NAND2_X1      Fall  0.5710 0.0270 0.0150 1.03022  5.49384  6.52406           3       100                    | 
|    subtractor/genblk2_1_f3/cout                            Fall  0.5710 0.0000                                                                           | 
|    subtractor/genblk2_2_f3/cin                             Fall  0.5710 0.0000                                                                           | 
|    subtractor/genblk2_2_f3/i_0_1/B1          OAI21_X1      Fall  0.5710 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_2_f3/i_0_1/ZN          OAI21_X1      Rise  0.6010 0.0300 0.0200 0.275987 1.6642   1.94019           1       100                    | 
|    subtractor/genblk2_2_f3/i_0_0/A2          NAND2_X1      Rise  0.6010 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_2_f3/i_0_0/ZN          NAND2_X1      Fall  0.6280 0.0270 0.0150 0.884713 5.49384  6.37855           3       100                    | 
|    subtractor/genblk2_2_f3/cout                            Fall  0.6280 0.0000                                                                           | 
|    subtractor/genblk2_3_f3/cin                             Fall  0.6280 0.0000                                                                           | 
|    subtractor/genblk2_3_f3/i_0_1/B1          OAI21_X1      Fall  0.6280 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_3_f3/i_0_1/ZN          OAI21_X1      Rise  0.6580 0.0300 0.0190 0.157216 1.6642   1.82141           1       100                    | 
|    subtractor/genblk2_3_f3/i_0_0/A2          NAND2_X1      Rise  0.6580 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_3_f3/i_0_0/ZN          NAND2_X1      Fall  0.6840 0.0260 0.0140 0.492903 5.49384  5.98674           3       100                    | 
|    subtractor/genblk2_3_f3/cout                            Fall  0.6840 0.0000                                                                           | 
|    subtractor/genblk2_4_f3/cin                             Fall  0.6840 0.0000                                                                           | 
|    subtractor/genblk2_4_f3/i_0_1/B1          OAI21_X1      Fall  0.6840 0.0000 0.0140          1.45983                                                   | 
|    subtractor/genblk2_4_f3/i_0_1/ZN          OAI21_X1      Rise  0.7140 0.0300 0.0190 0.205906 1.6642   1.87011           1       100                    | 
|    subtractor/genblk2_4_f3/i_0_0/A2          NAND2_X1      Rise  0.7140 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_4_f3/i_0_0/ZN          NAND2_X1      Fall  0.7400 0.0260 0.0150 0.848593 5.49384  6.34243           3       100                    | 
|    subtractor/genblk2_4_f3/cout                            Fall  0.7400 0.0000                                                                           | 
|    subtractor/genblk2_5_f3/cin                             Fall  0.7400 0.0000                                                                           | 
|    subtractor/genblk2_5_f3/i_0_1/B1          OAI21_X1      Fall  0.7400 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_5_f3/i_0_1/ZN          OAI21_X1      Rise  0.7700 0.0300 0.0190 0.174943 1.6642   1.83914           1       100                    | 
|    subtractor/genblk2_5_f3/i_0_0/A2          NAND2_X1      Rise  0.7700 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_5_f3/i_0_0/ZN          NAND2_X1      Fall  0.7960 0.0260 0.0140 0.577083 5.49384  6.07092           3       100                    | 
|    subtractor/genblk2_5_f3/cout                            Fall  0.7960 0.0000                                                                           | 
|    subtractor/genblk2_6_f3/cin                             Fall  0.7960 0.0000                                                                           | 
|    subtractor/genblk2_6_f3/i_0_1/B1          OAI21_X1      Fall  0.7960 0.0000 0.0140          1.45983                                                   | 
|    subtractor/genblk2_6_f3/i_0_1/ZN          OAI21_X1      Rise  0.8260 0.0300 0.0190 0.251651 1.6642   1.91585           1       100                    | 
|    subtractor/genblk2_6_f3/i_0_0/A2          NAND2_X1      Rise  0.8260 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_6_f3/i_0_0/ZN          NAND2_X1      Fall  0.8520 0.0260 0.0150 0.71845  5.49384  6.21229           3       100                    | 
|    subtractor/genblk2_6_f3/cout                            Fall  0.8520 0.0000                                                                           | 
|    subtractor/genblk2_7_f3/cin                             Fall  0.8520 0.0000                                                                           | 
|    subtractor/genblk2_7_f3/i_0_1/B1          OAI21_X1      Fall  0.8520 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_7_f3/i_0_1/ZN          OAI21_X1      Rise  0.8830 0.0310 0.0210 0.504565 1.6642   2.16876           1       100                    | 
|    subtractor/genblk2_7_f3/i_0_0/A2          NAND2_X1      Rise  0.8830 0.0000 0.0210          1.6642                                                    | 
|    subtractor/genblk2_7_f3/i_0_0/ZN          NAND2_X1      Fall  0.9090 0.0260 0.0150 0.524364 5.49384  6.0182            3       100                    | 
|    subtractor/genblk2_7_f3/cout                            Fall  0.9090 0.0000                                                                           | 
|    subtractor/genblk2_8_f3/cin                             Fall  0.9090 0.0000                                                                           | 
|    subtractor/genblk2_8_f3/i_0_3/A           XNOR2_X1      Fall  0.9090 0.0000 0.0150          2.12585                                                   | 
|    subtractor/genblk2_8_f3/i_0_3/ZN          XNOR2_X1      Fall  0.9520 0.0430 0.0180 0.219689 2.57361  2.7933            1       100                    | 
|    subtractor/genblk2_8_f3/i_0_2/B           XNOR2_X1      Fall  0.9520 0.0000 0.0180          2.36817                                                   | 
|    subtractor/genblk2_8_f3/i_0_2/ZN          XNOR2_X1      Fall  0.9950 0.0430 0.0120 0.403863 1.57913  1.98299           1       100                    | 
|    subtractor/genblk2_8_f3/sum                             Fall  0.9950 0.0000                                                                           | 
|    subtractor/sum[9]                                       Fall  0.9950 0.0000                                                                           | 
|    i_0_1_32/B1                               AOI222_X1     Fall  0.9950 0.0000 0.0120          1.47422                                                   | 
|    i_0_1_32/ZN                               AOI222_X1     Rise  1.0740 0.0790 0.0520 0.37975  1.70023  2.07998           1       100                    | 
|    i_0_1_31/A                                INV_X1        Rise  1.0740 0.0000 0.0520          1.70023                                                   | 
|    i_0_1_31/ZN                               INV_X1        Fall  1.0830 0.0090 0.0120 0.302509 1.14029  1.4428            1       100                    | 
|    A_reg[8]/D                                DFF_X1        Fall  1.0830 0.0000 0.0120          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[8]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.1940 0.0720 0.0490 25.519   32.5447  58.0637           38      100      F    K        | 
|    A_reg[8]/CK              DFF_X1        Rise  0.1960 0.0020 0.0490          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1960 4.1960 | 
| library setup check                      | -0.0260 4.1700 | 
| data required time                       |  4.1700        | 
|                                          |                | 
| data required time                       |  4.1700        | 
| data arrival time                        | -1.0830        | 
| pessimism                                |  0.0040        | 
|                                          |                | 
| slack                                    |  3.0910        | 
-------------------------------------------------------------


 Timing Path to A_reg[7]/D 
  
 Path Start Point : f8_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : A_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                     Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                                    Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A                  CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z                  CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                                    Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A                       CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z                       CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_f8_reg/CK                        CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_f8_reg/GCK                       CLKGATETST_X8 Rise  0.1250 0.0280 0.0060 1.30901  1.42116  2.73017           1       100      FA   K        | 
|    CTS_L4_c_tid1_8/A                         CLKBUF_X3     Rise  0.1250 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid1_8/Z                         CLKBUF_X3     Rise  0.2020 0.0770 0.0520 32.9477  30.3889  63.3366           32      100      F    K        | 
| Data Path:                                                                                                                                               | 
|    f8_reg[0]/CK                              DFF_X1        Rise  0.2040 0.0020 0.0520          0.949653                                    F             | 
|    f8_reg[0]/Q                               DFF_X1        Fall  0.3160 0.1120 0.0180 2.20989  11.5641  13.774            7       100      F             | 
|    i_0_0/f8[0]                                             Fall  0.3160 0.0000                                                                           | 
|    i_0_0/i_60/A3                             OR3_X1        Fall  0.3160 0.0000 0.0180          0.895841                                                  | 
|    i_0_0/i_60/ZN                             OR3_X1        Fall  0.4080 0.0920 0.0170 0.578824 4.27641  4.85524           3       100                    | 
|    i_0_0/i_1/A1                              AND2_X1       Fall  0.4080 0.0000 0.0170          0.874832                                                  | 
|    i_0_0/i_1/ZN                              AND2_X1       Fall  0.4440 0.0360 0.0080 0.427921 3.3296   3.75752           2       100                    | 
|    i_0_0/p_0[2]                                            Fall  0.4440 0.0000                                                                           | 
|    subtractor/b[2]                                         Fall  0.4440 0.0000                                                                           | 
|    subtractor/genblk1_2_fulladder_f1/y                     Fall  0.4440 0.0000                                                                           | 
|    subtractor/genblk1_2_fulladder_f1/i_0_0/B XOR2_X1       Fall  0.4440 0.0000 0.0080          2.41145                                                   | 
|    subtractor/genblk1_2_fulladder_f1/i_0_0/Z XOR2_X1       Fall  0.5070 0.0630 0.0180 0.657917 5.8097   6.46762           3       100                    | 
|    subtractor/genblk1_2_fulladder_f1/sum                   Fall  0.5070 0.0000                                                                           | 
|    subtractor/genblk2_1_f3/x                               Fall  0.5070 0.0000                                                                           | 
|    subtractor/genblk2_1_f3/i_0_1/B2          OAI21_X1      Fall  0.5070 0.0000 0.0180          1.55833                                                   | 
|    subtractor/genblk2_1_f3/i_0_1/ZN          OAI21_X1      Rise  0.5440 0.0370 0.0200 0.340197 1.6642   2.0044            1       100                    | 
|    subtractor/genblk2_1_f3/i_0_0/A2          NAND2_X1      Rise  0.5440 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_1_f3/i_0_0/ZN          NAND2_X1      Fall  0.5710 0.0270 0.0150 1.03022  5.49384  6.52406           3       100                    | 
|    subtractor/genblk2_1_f3/cout                            Fall  0.5710 0.0000                                                                           | 
|    subtractor/genblk2_2_f3/cin                             Fall  0.5710 0.0000                                                                           | 
|    subtractor/genblk2_2_f3/i_0_1/B1          OAI21_X1      Fall  0.5710 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_2_f3/i_0_1/ZN          OAI21_X1      Rise  0.6010 0.0300 0.0200 0.275987 1.6642   1.94019           1       100                    | 
|    subtractor/genblk2_2_f3/i_0_0/A2          NAND2_X1      Rise  0.6010 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_2_f3/i_0_0/ZN          NAND2_X1      Fall  0.6280 0.0270 0.0150 0.884713 5.49384  6.37855           3       100                    | 
|    subtractor/genblk2_2_f3/cout                            Fall  0.6280 0.0000                                                                           | 
|    subtractor/genblk2_3_f3/cin                             Fall  0.6280 0.0000                                                                           | 
|    subtractor/genblk2_3_f3/i_0_1/B1          OAI21_X1      Fall  0.6280 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_3_f3/i_0_1/ZN          OAI21_X1      Rise  0.6580 0.0300 0.0190 0.157216 1.6642   1.82141           1       100                    | 
|    subtractor/genblk2_3_f3/i_0_0/A2          NAND2_X1      Rise  0.6580 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_3_f3/i_0_0/ZN          NAND2_X1      Fall  0.6840 0.0260 0.0140 0.492903 5.49384  5.98674           3       100                    | 
|    subtractor/genblk2_3_f3/cout                            Fall  0.6840 0.0000                                                                           | 
|    subtractor/genblk2_4_f3/cin                             Fall  0.6840 0.0000                                                                           | 
|    subtractor/genblk2_4_f3/i_0_1/B1          OAI21_X1      Fall  0.6840 0.0000 0.0140          1.45983                                                   | 
|    subtractor/genblk2_4_f3/i_0_1/ZN          OAI21_X1      Rise  0.7140 0.0300 0.0190 0.205906 1.6642   1.87011           1       100                    | 
|    subtractor/genblk2_4_f3/i_0_0/A2          NAND2_X1      Rise  0.7140 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_4_f3/i_0_0/ZN          NAND2_X1      Fall  0.7400 0.0260 0.0150 0.848593 5.49384  6.34243           3       100                    | 
|    subtractor/genblk2_4_f3/cout                            Fall  0.7400 0.0000                                                                           | 
|    subtractor/genblk2_5_f3/cin                             Fall  0.7400 0.0000                                                                           | 
|    subtractor/genblk2_5_f3/i_0_1/B1          OAI21_X1      Fall  0.7400 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_5_f3/i_0_1/ZN          OAI21_X1      Rise  0.7700 0.0300 0.0190 0.174943 1.6642   1.83914           1       100                    | 
|    subtractor/genblk2_5_f3/i_0_0/A2          NAND2_X1      Rise  0.7700 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_5_f3/i_0_0/ZN          NAND2_X1      Fall  0.7960 0.0260 0.0140 0.577083 5.49384  6.07092           3       100                    | 
|    subtractor/genblk2_5_f3/cout                            Fall  0.7960 0.0000                                                                           | 
|    subtractor/genblk2_6_f3/cin                             Fall  0.7960 0.0000                                                                           | 
|    subtractor/genblk2_6_f3/i_0_1/B1          OAI21_X1      Fall  0.7960 0.0000 0.0140          1.45983                                                   | 
|    subtractor/genblk2_6_f3/i_0_1/ZN          OAI21_X1      Rise  0.8260 0.0300 0.0190 0.251651 1.6642   1.91585           1       100                    | 
|    subtractor/genblk2_6_f3/i_0_0/A2          NAND2_X1      Rise  0.8260 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_6_f3/i_0_0/ZN          NAND2_X1      Fall  0.8520 0.0260 0.0150 0.71845  5.49384  6.21229           3       100                    | 
|    subtractor/genblk2_6_f3/cout                            Fall  0.8520 0.0000                                                                           | 
|    subtractor/genblk2_7_f3/cin                             Fall  0.8520 0.0000                                                                           | 
|    subtractor/genblk2_7_f3/i_0_3/A           XNOR2_X1      Fall  0.8520 0.0000 0.0150          2.12585                                                   | 
|    subtractor/genblk2_7_f3/i_0_3/ZN          XNOR2_X1      Fall  0.8950 0.0430 0.0180 0.339319 2.57361  2.91293           1       100                    | 
|    subtractor/genblk2_7_f3/i_0_2/B           XNOR2_X1      Fall  0.8950 0.0000 0.0180          2.36817                                                   | 
|    subtractor/genblk2_7_f3/i_0_2/ZN          XNOR2_X1      Fall  0.9380 0.0430 0.0120 0.296367 1.57913  1.8755            1       100                    | 
|    subtractor/genblk2_7_f3/sum                             Fall  0.9380 0.0000                                                                           | 
|    subtractor/sum[8]                                       Fall  0.9380 0.0000                                                                           | 
|    i_0_1_30/B1                               AOI222_X1     Fall  0.9380 0.0000 0.0120          1.47422                                                   | 
|    i_0_1_30/ZN                               AOI222_X1     Rise  1.0190 0.0810 0.0530 0.56157  1.70023  2.2618            1       100                    | 
|    i_0_1_29/A                                INV_X1        Rise  1.0190 0.0000 0.0530          1.70023                                                   | 
|    i_0_1_29/ZN                               INV_X1        Fall  1.0290 0.0100 0.0120 0.596806 1.14029  1.7371            1       100                    | 
|    A_reg[7]/D                                DFF_X1        Fall  1.0290 0.0000 0.0120          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[7]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.1940 0.0720 0.0490 25.519   32.5447  58.0637           38      100      F    K        | 
|    A_reg[7]/CK              DFF_X1        Rise  0.1960 0.0020 0.0490          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1960 4.1960 | 
| library setup check                      | -0.0260 4.1700 | 
| data required time                       |  4.1700        | 
|                                          |                | 
| data required time                       |  4.1700        | 
| data arrival time                        | -1.0290        | 
| pessimism                                |  0.0040        | 
|                                          |                | 
| slack                                    |  3.1450        | 
-------------------------------------------------------------


 Timing Path to A_reg[6]/D 
  
 Path Start Point : f8_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : A_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                          Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                     Rise  0.0000 0.0000 0.0000             2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                                    Rise  0.0000 0.0000                                                                                       | 
|    inst1/CTS_L1_c_tid1_47/A                  CLKBUF_X2     Rise  0.0000 0.0000 0.0000                      1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z                  CLKBUF_X2     Rise  0.0430 0.0430 0.0250             1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                                    Rise  0.0430 0.0000                                                                                       | 
|    CTS_L2_c_tid1_119/A                       CLKBUF_X2     Rise  0.0430 0.0000 0.0250                      1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z                       CLKBUF_X2     Rise  0.0960 0.0530 0.0260             3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_f8_reg/CK                        CLKGATETST_X8 Rise  0.0970 0.0010 0.0260                      7.95918                                     FA            | 
|    clk_gate_f8_reg/GCK                       CLKGATETST_X8 Rise  0.1250 0.0280 0.0060             1.30901  1.42116  2.73017           1       100      FA   K        | 
|    CTS_L4_c_tid1_8/A                         CLKBUF_X3     Rise  0.1250 0.0000 0.0060                      1.42116                                     F             | 
|    CTS_L4_c_tid1_8/Z                         CLKBUF_X3     Rise  0.2020 0.0770 0.0520             32.9477  30.3889  63.3366           32      100      F    K        | 
| Data Path:                                                                                                                                                           | 
|    f8_reg[0]/CK                              DFF_X1        Rise  0.2040 0.0020 0.0520                      0.949653                                    F             | 
|    f8_reg[0]/Q                               DFF_X1        Fall  0.3160 0.1120 0.0180             2.20989  11.5641  13.774            7       100      F             | 
|    i_0_0/f8[0]                                             Fall  0.3160 0.0000                                                                                       | 
|    i_0_0/i_60/A3                             OR3_X1        Fall  0.3160 0.0000 0.0180                      0.895841                                                  | 
|    i_0_0/i_60/ZN                             OR3_X1        Fall  0.4080 0.0920 0.0170             0.578824 4.27641  4.85524           3       100                    | 
|    i_0_0/i_1/A1                              AND2_X1       Fall  0.4080 0.0000 0.0170                      0.874832                                                  | 
|    i_0_0/i_1/ZN                              AND2_X1       Fall  0.4440 0.0360 0.0080             0.427921 3.3296   3.75752           2       100                    | 
|    i_0_0/p_0[2]                                            Fall  0.4440 0.0000                                                                                       | 
|    subtractor/b[2]                                         Fall  0.4440 0.0000                                                                                       | 
|    subtractor/genblk1_2_fulladder_f1/y                     Fall  0.4440 0.0000                                                                                       | 
|    subtractor/genblk1_2_fulladder_f1/i_0_0/B XOR2_X1       Fall  0.4440 0.0000 0.0080                      2.41145                                                   | 
|    subtractor/genblk1_2_fulladder_f1/i_0_0/Z XOR2_X1       Fall  0.5070 0.0630 0.0180             0.657917 5.8097   6.46762           3       100                    | 
|    subtractor/genblk1_2_fulladder_f1/sum                   Fall  0.5070 0.0000                                                                                       | 
|    subtractor/genblk2_1_f3/x                               Fall  0.5070 0.0000                                                                                       | 
|    subtractor/genblk2_1_f3/i_0_1/B2          OAI21_X1      Fall  0.5070 0.0000 0.0180                      1.55833                                                   | 
|    subtractor/genblk2_1_f3/i_0_1/ZN          OAI21_X1      Rise  0.5440 0.0370 0.0200             0.340197 1.6642   2.0044            1       100                    | 
|    subtractor/genblk2_1_f3/i_0_0/A2          NAND2_X1      Rise  0.5440 0.0000 0.0200                      1.6642                                                    | 
|    subtractor/genblk2_1_f3/i_0_0/ZN          NAND2_X1      Fall  0.5710 0.0270 0.0150             1.03022  5.49384  6.52406           3       100                    | 
|    subtractor/genblk2_1_f3/cout                            Fall  0.5710 0.0000                                                                                       | 
|    subtractor/genblk2_2_f3/cin                             Fall  0.5710 0.0000                                                                                       | 
|    subtractor/genblk2_2_f3/i_0_1/B1          OAI21_X1      Fall  0.5710 0.0000 0.0150                      1.45983                                                   | 
|    subtractor/genblk2_2_f3/i_0_1/ZN          OAI21_X1      Rise  0.6010 0.0300 0.0200             0.275987 1.6642   1.94019           1       100                    | 
|    subtractor/genblk2_2_f3/i_0_0/A2          NAND2_X1      Rise  0.6010 0.0000 0.0200                      1.6642                                                    | 
|    subtractor/genblk2_2_f3/i_0_0/ZN          NAND2_X1      Fall  0.6280 0.0270 0.0150             0.884713 5.49384  6.37855           3       100                    | 
|    subtractor/genblk2_2_f3/cout                            Fall  0.6280 0.0000                                                                                       | 
|    subtractor/genblk2_3_f3/cin                             Fall  0.6280 0.0000                                                                                       | 
|    subtractor/genblk2_3_f3/i_0_1/B1          OAI21_X1      Fall  0.6280 0.0000 0.0150                      1.45983                                                   | 
|    subtractor/genblk2_3_f3/i_0_1/ZN          OAI21_X1      Rise  0.6580 0.0300 0.0190             0.157216 1.6642   1.82141           1       100                    | 
|    subtractor/genblk2_3_f3/i_0_0/A2          NAND2_X1      Rise  0.6580 0.0000 0.0190                      1.6642                                                    | 
|    subtractor/genblk2_3_f3/i_0_0/ZN          NAND2_X1      Fall  0.6840 0.0260 0.0140             0.492903 5.49384  5.98674           3       100                    | 
|    subtractor/genblk2_3_f3/cout                            Fall  0.6840 0.0000                                                                                       | 
|    subtractor/genblk2_4_f3/cin                             Fall  0.6840 0.0000                                                                                       | 
|    subtractor/genblk2_4_f3/i_0_1/B1          OAI21_X1      Fall  0.6840 0.0000 0.0140                      1.45983                                                   | 
|    subtractor/genblk2_4_f3/i_0_1/ZN          OAI21_X1      Rise  0.7140 0.0300 0.0190             0.205906 1.6642   1.87011           1       100                    | 
|    subtractor/genblk2_4_f3/i_0_0/A2          NAND2_X1      Rise  0.7140 0.0000 0.0190                      1.6642                                                    | 
|    subtractor/genblk2_4_f3/i_0_0/ZN          NAND2_X1      Fall  0.7400 0.0260 0.0150             0.848593 5.49384  6.34243           3       100                    | 
|    subtractor/genblk2_4_f3/cout                            Fall  0.7400 0.0000                                                                                       | 
|    subtractor/genblk2_5_f3/cin                             Fall  0.7400 0.0000                                                                                       | 
|    subtractor/genblk2_5_f3/i_0_1/B1          OAI21_X1      Fall  0.7400 0.0000 0.0150                      1.45983                                                   | 
|    subtractor/genblk2_5_f3/i_0_1/ZN          OAI21_X1      Rise  0.7700 0.0300 0.0190             0.174943 1.6642   1.83914           1       100                    | 
|    subtractor/genblk2_5_f3/i_0_0/A2          NAND2_X1      Rise  0.7700 0.0000 0.0190                      1.6642                                                    | 
|    subtractor/genblk2_5_f3/i_0_0/ZN          NAND2_X1      Fall  0.7960 0.0260 0.0140             0.577083 5.49384  6.07092           3       100                    | 
|    subtractor/genblk2_5_f3/cout                            Fall  0.7960 0.0000                                                                                       | 
|    subtractor/genblk2_6_f3/cin                             Fall  0.7960 0.0000                                                                                       | 
|    subtractor/genblk2_6_f3/i_0_3/A           XNOR2_X1      Fall  0.7960 0.0000 0.0140                      2.12585                                                   | 
|    subtractor/genblk2_6_f3/i_0_3/ZN          XNOR2_X1      Fall  0.8390 0.0430 0.0180             0.424922 2.57361  2.99853           1       100                    | 
|    subtractor/genblk2_6_f3/i_0_2/B           XNOR2_X1      Fall  0.8390 0.0000 0.0180                      2.36817                                                   | 
|    subtractor/genblk2_6_f3/i_0_2/ZN          XNOR2_X1      Fall  0.8820 0.0430 0.0120             0.308358 1.57913  1.88749           1       100                    | 
|    subtractor/genblk2_6_f3/sum                             Fall  0.8820 0.0000                                                                                       | 
|    subtractor/sum[7]                                       Fall  0.8820 0.0000                                                                                       | 
|    i_0_1_28/B1                               AOI222_X1     Fall  0.8820 0.0000 0.0120                      1.47422                                                   | 
|    i_0_1_28/ZN                               AOI222_X1     Rise  0.9640 0.0820 0.0550             0.726772 1.70023  2.427             1       100                    | 
|    i_0_1_27/A                                INV_X1        Rise  0.9690 0.0050 0.0550    0.0050            1.70023                                                   | 
|    i_0_1_27/ZN                               INV_X1        Fall  0.9770 0.0080 0.0120             0.215129 1.14029  1.35542           1       100                    | 
|    A_reg[6]/D                                DFF_X1        Fall  0.9770 0.0000 0.0120                      1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[6]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.1940 0.0720 0.0490 25.519   32.5447  58.0637           38      100      F    K        | 
|    A_reg[6]/CK              DFF_X1        Rise  0.1960 0.0020 0.0490          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1960 4.1960 | 
| library setup check                      | -0.0260 4.1700 | 
| data required time                       |  4.1700        | 
|                                          |                | 
| data required time                       |  4.1700        | 
| data arrival time                        | -0.9770        | 
| pessimism                                |  0.0040        | 
|                                          |                | 
| slack                                    |  3.1970        | 
-------------------------------------------------------------


 Timing Path to A_reg[5]/D 
  
 Path Start Point : f8_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : A_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                     Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                                    Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A                  CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z                  CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                                    Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A                       CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z                       CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_f8_reg/CK                        CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_f8_reg/GCK                       CLKGATETST_X8 Rise  0.1250 0.0280 0.0060 1.30901  1.42116  2.73017           1       100      FA   K        | 
|    CTS_L4_c_tid1_8/A                         CLKBUF_X3     Rise  0.1250 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid1_8/Z                         CLKBUF_X3     Rise  0.2020 0.0770 0.0520 32.9477  30.3889  63.3366           32      100      F    K        | 
| Data Path:                                                                                                                                               | 
|    f8_reg[0]/CK                              DFF_X1        Rise  0.2040 0.0020 0.0520          0.949653                                    F             | 
|    f8_reg[0]/Q                               DFF_X1        Fall  0.3160 0.1120 0.0180 2.20989  11.5641  13.774            7       100      F             | 
|    i_0_0/f8[0]                                             Fall  0.3160 0.0000                                                                           | 
|    i_0_0/i_60/A3                             OR3_X1        Fall  0.3160 0.0000 0.0180          0.895841                                                  | 
|    i_0_0/i_60/ZN                             OR3_X1        Fall  0.4080 0.0920 0.0170 0.578824 4.27641  4.85524           3       100                    | 
|    i_0_0/i_1/A1                              AND2_X1       Fall  0.4080 0.0000 0.0170          0.874832                                                  | 
|    i_0_0/i_1/ZN                              AND2_X1       Fall  0.4440 0.0360 0.0080 0.427921 3.3296   3.75752           2       100                    | 
|    i_0_0/p_0[2]                                            Fall  0.4440 0.0000                                                                           | 
|    subtractor/b[2]                                         Fall  0.4440 0.0000                                                                           | 
|    subtractor/genblk1_2_fulladder_f1/y                     Fall  0.4440 0.0000                                                                           | 
|    subtractor/genblk1_2_fulladder_f1/i_0_0/B XOR2_X1       Fall  0.4440 0.0000 0.0080          2.41145                                                   | 
|    subtractor/genblk1_2_fulladder_f1/i_0_0/Z XOR2_X1       Fall  0.5070 0.0630 0.0180 0.657917 5.8097   6.46762           3       100                    | 
|    subtractor/genblk1_2_fulladder_f1/sum                   Fall  0.5070 0.0000                                                                           | 
|    subtractor/genblk2_1_f3/x                               Fall  0.5070 0.0000                                                                           | 
|    subtractor/genblk2_1_f3/i_0_1/B2          OAI21_X1      Fall  0.5070 0.0000 0.0180          1.55833                                                   | 
|    subtractor/genblk2_1_f3/i_0_1/ZN          OAI21_X1      Rise  0.5440 0.0370 0.0200 0.340197 1.6642   2.0044            1       100                    | 
|    subtractor/genblk2_1_f3/i_0_0/A2          NAND2_X1      Rise  0.5440 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_1_f3/i_0_0/ZN          NAND2_X1      Fall  0.5710 0.0270 0.0150 1.03022  5.49384  6.52406           3       100                    | 
|    subtractor/genblk2_1_f3/cout                            Fall  0.5710 0.0000                                                                           | 
|    subtractor/genblk2_2_f3/cin                             Fall  0.5710 0.0000                                                                           | 
|    subtractor/genblk2_2_f3/i_0_1/B1          OAI21_X1      Fall  0.5710 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_2_f3/i_0_1/ZN          OAI21_X1      Rise  0.6010 0.0300 0.0200 0.275987 1.6642   1.94019           1       100                    | 
|    subtractor/genblk2_2_f3/i_0_0/A2          NAND2_X1      Rise  0.6010 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_2_f3/i_0_0/ZN          NAND2_X1      Fall  0.6280 0.0270 0.0150 0.884713 5.49384  6.37855           3       100                    | 
|    subtractor/genblk2_2_f3/cout                            Fall  0.6280 0.0000                                                                           | 
|    subtractor/genblk2_3_f3/cin                             Fall  0.6280 0.0000                                                                           | 
|    subtractor/genblk2_3_f3/i_0_1/B1          OAI21_X1      Fall  0.6280 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_3_f3/i_0_1/ZN          OAI21_X1      Rise  0.6580 0.0300 0.0190 0.157216 1.6642   1.82141           1       100                    | 
|    subtractor/genblk2_3_f3/i_0_0/A2          NAND2_X1      Rise  0.6580 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_3_f3/i_0_0/ZN          NAND2_X1      Fall  0.6840 0.0260 0.0140 0.492903 5.49384  5.98674           3       100                    | 
|    subtractor/genblk2_3_f3/cout                            Fall  0.6840 0.0000                                                                           | 
|    subtractor/genblk2_4_f3/cin                             Fall  0.6840 0.0000                                                                           | 
|    subtractor/genblk2_4_f3/i_0_1/B1          OAI21_X1      Fall  0.6840 0.0000 0.0140          1.45983                                                   | 
|    subtractor/genblk2_4_f3/i_0_1/ZN          OAI21_X1      Rise  0.7140 0.0300 0.0190 0.205906 1.6642   1.87011           1       100                    | 
|    subtractor/genblk2_4_f3/i_0_0/A2          NAND2_X1      Rise  0.7140 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_4_f3/i_0_0/ZN          NAND2_X1      Fall  0.7400 0.0260 0.0150 0.848593 5.49384  6.34243           3       100                    | 
|    subtractor/genblk2_4_f3/cout                            Fall  0.7400 0.0000                                                                           | 
|    subtractor/genblk2_5_f3/cin                             Fall  0.7400 0.0000                                                                           | 
|    subtractor/genblk2_5_f3/i_0_3/A           XNOR2_X1      Fall  0.7400 0.0000 0.0150          2.12585                                                   | 
|    subtractor/genblk2_5_f3/i_0_3/ZN          XNOR2_X1      Fall  0.7830 0.0430 0.0180 0.399417 2.57361  2.97303           1       100                    | 
|    subtractor/genblk2_5_f3/i_0_2/B           XNOR2_X1      Fall  0.7830 0.0000 0.0180          2.36817                                                   | 
|    subtractor/genblk2_5_f3/i_0_2/ZN          XNOR2_X1      Fall  0.8260 0.0430 0.0120 0.401562 1.57913  1.98069           1       100                    | 
|    subtractor/genblk2_5_f3/sum                             Fall  0.8260 0.0000                                                                           | 
|    subtractor/sum[6]                                       Fall  0.8260 0.0000                                                                           | 
|    i_0_1_26/B1                               AOI222_X1     Fall  0.8260 0.0000 0.0120          1.47422                                                   | 
|    i_0_1_26/ZN                               AOI222_X1     Rise  0.9040 0.0780 0.0510 0.215448 1.70023  1.91568           1       100                    | 
|    i_0_1_25/A                                INV_X1        Rise  0.9040 0.0000 0.0510          1.70023                                                   | 
|    i_0_1_25/ZN                               INV_X1        Fall  0.9140 0.0100 0.0120 0.61013  1.14029  1.75042           1       100                    | 
|    A_reg[5]/D                                DFF_X1        Fall  0.9140 0.0000 0.0120          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[5]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.1940 0.0720 0.0490 25.519   32.5447  58.0637           38      100      F    K        | 
|    A_reg[5]/CK              DFF_X1        Rise  0.1960 0.0020 0.0490          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1960 4.1960 | 
| library setup check                      | -0.0260 4.1700 | 
| data required time                       |  4.1700        | 
|                                          |                | 
| data required time                       |  4.1700        | 
| data arrival time                        | -0.9140        | 
| pessimism                                |  0.0040        | 
|                                          |                | 
| slack                                    |  3.2600        | 
-------------------------------------------------------------


 Timing Path to A_reg[4]/D 
  
 Path Start Point : f8_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : A_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                     Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                                    Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A                  CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z                  CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                                    Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A                       CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z                       CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_f8_reg/CK                        CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_f8_reg/GCK                       CLKGATETST_X8 Rise  0.1250 0.0280 0.0060 1.30901  1.42116  2.73017           1       100      FA   K        | 
|    CTS_L4_c_tid1_8/A                         CLKBUF_X3     Rise  0.1250 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid1_8/Z                         CLKBUF_X3     Rise  0.2020 0.0770 0.0520 32.9477  30.3889  63.3366           32      100      F    K        | 
| Data Path:                                                                                                                                               | 
|    f8_reg[0]/CK                              DFF_X1        Rise  0.2040 0.0020 0.0520          0.949653                                    F             | 
|    f8_reg[0]/Q                               DFF_X1        Fall  0.3160 0.1120 0.0180 2.20989  11.5641  13.774            7       100      F             | 
|    i_0_0/f8[0]                                             Fall  0.3160 0.0000                                                                           | 
|    i_0_0/i_60/A3                             OR3_X1        Fall  0.3160 0.0000 0.0180          0.895841                                                  | 
|    i_0_0/i_60/ZN                             OR3_X1        Fall  0.4080 0.0920 0.0170 0.578824 4.27641  4.85524           3       100                    | 
|    i_0_0/i_1/A1                              AND2_X1       Fall  0.4080 0.0000 0.0170          0.874832                                                  | 
|    i_0_0/i_1/ZN                              AND2_X1       Fall  0.4440 0.0360 0.0080 0.427921 3.3296   3.75752           2       100                    | 
|    i_0_0/p_0[2]                                            Fall  0.4440 0.0000                                                                           | 
|    subtractor/b[2]                                         Fall  0.4440 0.0000                                                                           | 
|    subtractor/genblk1_2_fulladder_f1/y                     Fall  0.4440 0.0000                                                                           | 
|    subtractor/genblk1_2_fulladder_f1/i_0_0/B XOR2_X1       Fall  0.4440 0.0000 0.0080          2.41145                                                   | 
|    subtractor/genblk1_2_fulladder_f1/i_0_0/Z XOR2_X1       Fall  0.5070 0.0630 0.0180 0.657917 5.8097   6.46762           3       100                    | 
|    subtractor/genblk1_2_fulladder_f1/sum                   Fall  0.5070 0.0000                                                                           | 
|    subtractor/genblk2_1_f3/x                               Fall  0.5070 0.0000                                                                           | 
|    subtractor/genblk2_1_f3/i_0_1/B2          OAI21_X1      Fall  0.5070 0.0000 0.0180          1.55833                                                   | 
|    subtractor/genblk2_1_f3/i_0_1/ZN          OAI21_X1      Rise  0.5440 0.0370 0.0200 0.340197 1.6642   2.0044            1       100                    | 
|    subtractor/genblk2_1_f3/i_0_0/A2          NAND2_X1      Rise  0.5440 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_1_f3/i_0_0/ZN          NAND2_X1      Fall  0.5710 0.0270 0.0150 1.03022  5.49384  6.52406           3       100                    | 
|    subtractor/genblk2_1_f3/cout                            Fall  0.5710 0.0000                                                                           | 
|    subtractor/genblk2_2_f3/cin                             Fall  0.5710 0.0000                                                                           | 
|    subtractor/genblk2_2_f3/i_0_1/B1          OAI21_X1      Fall  0.5710 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_2_f3/i_0_1/ZN          OAI21_X1      Rise  0.6010 0.0300 0.0200 0.275987 1.6642   1.94019           1       100                    | 
|    subtractor/genblk2_2_f3/i_0_0/A2          NAND2_X1      Rise  0.6010 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_2_f3/i_0_0/ZN          NAND2_X1      Fall  0.6280 0.0270 0.0150 0.884713 5.49384  6.37855           3       100                    | 
|    subtractor/genblk2_2_f3/cout                            Fall  0.6280 0.0000                                                                           | 
|    subtractor/genblk2_3_f3/cin                             Fall  0.6280 0.0000                                                                           | 
|    subtractor/genblk2_3_f3/i_0_1/B1          OAI21_X1      Fall  0.6280 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_3_f3/i_0_1/ZN          OAI21_X1      Rise  0.6580 0.0300 0.0190 0.157216 1.6642   1.82141           1       100                    | 
|    subtractor/genblk2_3_f3/i_0_0/A2          NAND2_X1      Rise  0.6580 0.0000 0.0190          1.6642                                                    | 
|    subtractor/genblk2_3_f3/i_0_0/ZN          NAND2_X1      Fall  0.6840 0.0260 0.0140 0.492903 5.49384  5.98674           3       100                    | 
|    subtractor/genblk2_3_f3/cout                            Fall  0.6840 0.0000                                                                           | 
|    subtractor/genblk2_4_f3/cin                             Fall  0.6840 0.0000                                                                           | 
|    subtractor/genblk2_4_f3/i_0_3/A           XNOR2_X1      Fall  0.6840 0.0000 0.0140          2.12585                                                   | 
|    subtractor/genblk2_4_f3/i_0_3/ZN          XNOR2_X1      Fall  0.7260 0.0420 0.0180 0.224512 2.57361  2.79812           1       100                    | 
|    subtractor/genblk2_4_f3/i_0_2/B           XNOR2_X1      Fall  0.7260 0.0000 0.0180          2.36817                                                   | 
|    subtractor/genblk2_4_f3/i_0_2/ZN          XNOR2_X1      Fall  0.7700 0.0440 0.0120 0.503654 1.57913  2.08278           1       100                    | 
|    subtractor/genblk2_4_f3/sum                             Fall  0.7700 0.0000                                                                           | 
|    subtractor/sum[5]                                       Fall  0.7700 0.0000                                                                           | 
|    i_0_1_24/B1                               AOI222_X1     Fall  0.7700 0.0000 0.0120          1.47422                                                   | 
|    i_0_1_24/ZN                               AOI222_X1     Rise  0.8510 0.0810 0.0530 0.537425 1.70023  2.23766           1       100                    | 
|    i_0_1_23/A                                INV_X1        Rise  0.8510 0.0000 0.0530          1.70023                                                   | 
|    i_0_1_23/ZN                               INV_X1        Fall  0.8600 0.0090 0.0120 0.416498 1.14029  1.55679           1       100                    | 
|    A_reg[4]/D                                DFF_X1        Fall  0.8600 0.0000 0.0120          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[4]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.1940 0.0720 0.0490 25.519   32.5447  58.0637           38      100      F    K        | 
|    A_reg[4]/CK              DFF_X1        Rise  0.1960 0.0020 0.0490          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1960 4.1960 | 
| library setup check                      | -0.0260 4.1700 | 
| data required time                       |  4.1700        | 
|                                          |                | 
| data required time                       |  4.1700        | 
| data arrival time                        | -0.8600        | 
| pessimism                                |  0.0040        | 
|                                          |                | 
| slack                                    |  3.3140        | 
-------------------------------------------------------------


 Timing Path to A_reg[3]/D 
  
 Path Start Point : f8_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : A_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                     Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                                    Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A                  CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z                  CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                                    Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A                       CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z                       CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_f8_reg/CK                        CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_f8_reg/GCK                       CLKGATETST_X8 Rise  0.1250 0.0280 0.0060 1.30901  1.42116  2.73017           1       100      FA   K        | 
|    CTS_L4_c_tid1_8/A                         CLKBUF_X3     Rise  0.1250 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid1_8/Z                         CLKBUF_X3     Rise  0.2020 0.0770 0.0520 32.9477  30.3889  63.3366           32      100      F    K        | 
| Data Path:                                                                                                                                               | 
|    f8_reg[0]/CK                              DFF_X1        Rise  0.2040 0.0020 0.0520          0.949653                                    F             | 
|    f8_reg[0]/Q                               DFF_X1        Fall  0.3160 0.1120 0.0180 2.20989  11.5641  13.774            7       100      F             | 
|    i_0_0/f8[0]                                             Fall  0.3160 0.0000                                                                           | 
|    i_0_0/i_60/A3                             OR3_X1        Fall  0.3160 0.0000 0.0180          0.895841                                                  | 
|    i_0_0/i_60/ZN                             OR3_X1        Fall  0.4080 0.0920 0.0170 0.578824 4.27641  4.85524           3       100                    | 
|    i_0_0/i_1/A1                              AND2_X1       Fall  0.4080 0.0000 0.0170          0.874832                                                  | 
|    i_0_0/i_1/ZN                              AND2_X1       Fall  0.4440 0.0360 0.0080 0.427921 3.3296   3.75752           2       100                    | 
|    i_0_0/p_0[2]                                            Fall  0.4440 0.0000                                                                           | 
|    subtractor/b[2]                                         Fall  0.4440 0.0000                                                                           | 
|    subtractor/genblk1_2_fulladder_f1/y                     Fall  0.4440 0.0000                                                                           | 
|    subtractor/genblk1_2_fulladder_f1/i_0_0/B XOR2_X1       Fall  0.4440 0.0000 0.0080          2.41145                                                   | 
|    subtractor/genblk1_2_fulladder_f1/i_0_0/Z XOR2_X1       Fall  0.5070 0.0630 0.0180 0.657917 5.8097   6.46762           3       100                    | 
|    subtractor/genblk1_2_fulladder_f1/sum                   Fall  0.5070 0.0000                                                                           | 
|    subtractor/genblk2_1_f3/x                               Fall  0.5070 0.0000                                                                           | 
|    subtractor/genblk2_1_f3/i_0_1/B2          OAI21_X1      Fall  0.5070 0.0000 0.0180          1.55833                                                   | 
|    subtractor/genblk2_1_f3/i_0_1/ZN          OAI21_X1      Rise  0.5440 0.0370 0.0200 0.340197 1.6642   2.0044            1       100                    | 
|    subtractor/genblk2_1_f3/i_0_0/A2          NAND2_X1      Rise  0.5440 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_1_f3/i_0_0/ZN          NAND2_X1      Fall  0.5710 0.0270 0.0150 1.03022  5.49384  6.52406           3       100                    | 
|    subtractor/genblk2_1_f3/cout                            Fall  0.5710 0.0000                                                                           | 
|    subtractor/genblk2_2_f3/cin                             Fall  0.5710 0.0000                                                                           | 
|    subtractor/genblk2_2_f3/i_0_1/B1          OAI21_X1      Fall  0.5710 0.0000 0.0150          1.45983                                                   | 
|    subtractor/genblk2_2_f3/i_0_1/ZN          OAI21_X1      Rise  0.6010 0.0300 0.0200 0.275987 1.6642   1.94019           1       100                    | 
|    subtractor/genblk2_2_f3/i_0_0/A2          NAND2_X1      Rise  0.6010 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_2_f3/i_0_0/ZN          NAND2_X1      Fall  0.6280 0.0270 0.0150 0.884713 5.49384  6.37855           3       100                    | 
|    subtractor/genblk2_2_f3/cout                            Fall  0.6280 0.0000                                                                           | 
|    subtractor/genblk2_3_f3/cin                             Fall  0.6280 0.0000                                                                           | 
|    subtractor/genblk2_3_f3/i_0_3/A           XNOR2_X1      Fall  0.6280 0.0000 0.0150          2.12585                                                   | 
|    subtractor/genblk2_3_f3/i_0_3/ZN          XNOR2_X1      Fall  0.6710 0.0430 0.0170 0.221966 2.57361  2.79557           1       100                    | 
|    subtractor/genblk2_3_f3/i_0_2/B           XNOR2_X1      Fall  0.6710 0.0000 0.0170          2.36817                                                   | 
|    subtractor/genblk2_3_f3/i_0_2/ZN          XNOR2_X1      Fall  0.7140 0.0430 0.0120 0.293447 1.57913  1.87258           1       100                    | 
|    subtractor/genblk2_3_f3/sum                             Fall  0.7140 0.0000                                                                           | 
|    subtractor/sum[4]                                       Fall  0.7140 0.0000                                                                           | 
|    i_0_1_22/B1                               AOI222_X1     Fall  0.7140 0.0000 0.0120          1.47422                                                   | 
|    i_0_1_22/ZN                               AOI222_X1     Rise  0.7930 0.0790 0.0520 0.314951 1.70023  2.01518           1       100                    | 
|    i_0_1_21/A                                INV_X1        Rise  0.7930 0.0000 0.0520          1.70023                                                   | 
|    i_0_1_21/ZN                               INV_X1        Fall  0.8020 0.0090 0.0120 0.298954 1.14029  1.43924           1       100                    | 
|    A_reg[3]/D                                DFF_X1        Fall  0.8020 0.0000 0.0120          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[3]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.1940 0.0720 0.0490 25.519   32.5447  58.0637           38      100      F    K        | 
|    A_reg[3]/CK              DFF_X1        Rise  0.1960 0.0020 0.0490          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1960 4.1960 | 
| library setup check                      | -0.0260 4.1700 | 
| data required time                       |  4.1700        | 
|                                          |                | 
| data required time                       |  4.1700        | 
| data arrival time                        | -0.8020        | 
| pessimism                                |  0.0040        | 
|                                          |                | 
| slack                                    |  3.3720        | 
-------------------------------------------------------------


 Timing Path to A_reg[2]/D 
  
 Path Start Point : f8_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : A_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                     Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                                    Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A                  CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z                  CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                                    Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A                       CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z                       CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_f8_reg/CK                        CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_f8_reg/GCK                       CLKGATETST_X8 Rise  0.1250 0.0280 0.0060 1.30901  1.42116  2.73017           1       100      FA   K        | 
|    CTS_L4_c_tid1_8/A                         CLKBUF_X3     Rise  0.1250 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid1_8/Z                         CLKBUF_X3     Rise  0.2020 0.0770 0.0520 32.9477  30.3889  63.3366           32      100      F    K        | 
| Data Path:                                                                                                                                               | 
|    f8_reg[0]/CK                              DFF_X1        Rise  0.2040 0.0020 0.0520          0.949653                                    F             | 
|    f8_reg[0]/Q                               DFF_X1        Fall  0.3160 0.1120 0.0180 2.20989  11.5641  13.774            7       100      F             | 
|    i_0_0/f8[0]                                             Fall  0.3160 0.0000                                                                           | 
|    i_0_0/i_60/A3                             OR3_X1        Fall  0.3160 0.0000 0.0180          0.895841                                                  | 
|    i_0_0/i_60/ZN                             OR3_X1        Fall  0.4080 0.0920 0.0170 0.578824 4.27641  4.85524           3       100                    | 
|    i_0_0/i_1/A1                              AND2_X1       Fall  0.4080 0.0000 0.0170          0.874832                                                  | 
|    i_0_0/i_1/ZN                              AND2_X1       Fall  0.4440 0.0360 0.0080 0.427921 3.3296   3.75752           2       100                    | 
|    i_0_0/p_0[2]                                            Fall  0.4440 0.0000                                                                           | 
|    subtractor/b[2]                                         Fall  0.4440 0.0000                                                                           | 
|    subtractor/genblk1_2_fulladder_f1/y                     Fall  0.4440 0.0000                                                                           | 
|    subtractor/genblk1_2_fulladder_f1/i_0_0/B XOR2_X1       Fall  0.4440 0.0000 0.0080          2.41145                                                   | 
|    subtractor/genblk1_2_fulladder_f1/i_0_0/Z XOR2_X1       Fall  0.5070 0.0630 0.0180 0.657917 5.8097   6.46762           3       100                    | 
|    subtractor/genblk1_2_fulladder_f1/sum                   Fall  0.5070 0.0000                                                                           | 
|    subtractor/genblk2_1_f3/x                               Fall  0.5070 0.0000                                                                           | 
|    subtractor/genblk2_1_f3/i_0_1/B2          OAI21_X1      Fall  0.5070 0.0000 0.0180          1.55833                                                   | 
|    subtractor/genblk2_1_f3/i_0_1/ZN          OAI21_X1      Rise  0.5440 0.0370 0.0200 0.340197 1.6642   2.0044            1       100                    | 
|    subtractor/genblk2_1_f3/i_0_0/A2          NAND2_X1      Rise  0.5440 0.0000 0.0200          1.6642                                                    | 
|    subtractor/genblk2_1_f3/i_0_0/ZN          NAND2_X1      Fall  0.5710 0.0270 0.0150 1.03022  5.49384  6.52406           3       100                    | 
|    subtractor/genblk2_1_f3/cout                            Fall  0.5710 0.0000                                                                           | 
|    subtractor/genblk2_2_f3/cin                             Fall  0.5710 0.0000                                                                           | 
|    subtractor/genblk2_2_f3/i_0_3/A           XNOR2_X1      Fall  0.5710 0.0000 0.0150          2.12585                                                   | 
|    subtractor/genblk2_2_f3/i_0_3/ZN          XNOR2_X1      Fall  0.6140 0.0430 0.0180 0.320179 2.57361  2.89379           1       100                    | 
|    subtractor/genblk2_2_f3/i_0_2/B           XNOR2_X1      Fall  0.6140 0.0000 0.0180          2.36817                                                   | 
|    subtractor/genblk2_2_f3/i_0_2/ZN          XNOR2_X1      Fall  0.6570 0.0430 0.0120 0.290113 1.57913  1.86924           1       100                    | 
|    subtractor/genblk2_2_f3/sum                             Fall  0.6570 0.0000                                                                           | 
|    subtractor/sum[3]                                       Fall  0.6570 0.0000                                                                           | 
|    i_0_1_20/B1                               AOI222_X1     Fall  0.6570 0.0000 0.0120          1.47422                                                   | 
|    i_0_1_20/ZN                               AOI222_X1     Rise  0.7360 0.0790 0.0520 0.308648 1.70023  2.00888           1       100                    | 
|    i_0_1_19/A                                INV_X1        Rise  0.7360 0.0000 0.0520          1.70023                                                   | 
|    i_0_1_19/ZN                               INV_X1        Fall  0.7440 0.0080 0.0120 0.271152 1.14029  1.41144           1       100                    | 
|    A_reg[2]/D                                DFF_X1        Fall  0.7440 0.0000 0.0120          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[2]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.1940 0.0720 0.0490 25.519   32.5447  58.0637           38      100      F    K        | 
|    A_reg[2]/CK              DFF_X1        Rise  0.1960 0.0020 0.0490          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1960 4.1960 | 
| library setup check                      | -0.0260 4.1700 | 
| data required time                       |  4.1700        | 
|                                          |                | 
| data required time                       |  4.1700        | 
| data arrival time                        | -0.7440        | 
| pessimism                                |  0.0040        | 
|                                          |                | 
| slack                                    |  3.4300        | 
-------------------------------------------------------------


 Timing Path to A_reg[1]/D 
  
 Path Start Point : f8_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : A_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                          Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                                     Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                                    Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A                  CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z                  CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                                    Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A                       CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z                       CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_f8_reg/CK                        CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_f8_reg/GCK                       CLKGATETST_X8 Rise  0.1250 0.0280 0.0060 1.30901  1.42116  2.73017           1       100      FA   K        | 
|    CTS_L4_c_tid1_8/A                         CLKBUF_X3     Rise  0.1250 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid1_8/Z                         CLKBUF_X3     Rise  0.2020 0.0770 0.0520 32.9477  30.3889  63.3366           32      100      F    K        | 
| Data Path:                                                                                                                                               | 
|    f8_reg[0]/CK                              DFF_X1        Rise  0.2040 0.0020 0.0520          0.949653                                    F             | 
|    f8_reg[0]/Q                               DFF_X1        Fall  0.3160 0.1120 0.0180 2.20989  11.5641  13.774            7       100      F             | 
|    i_0_0/f8[0]                                             Fall  0.3160 0.0000                                                                           | 
|    i_0_0/i_60/A3                             OR3_X1        Fall  0.3160 0.0000 0.0180          0.895841                                                  | 
|    i_0_0/i_60/ZN                             OR3_X1        Fall  0.4080 0.0920 0.0170 0.578824 4.27641  4.85524           3       100                    | 
|    i_0_0/i_1/A1                              AND2_X1       Fall  0.4080 0.0000 0.0170          0.874832                                                  | 
|    i_0_0/i_1/ZN                              AND2_X1       Fall  0.4440 0.0360 0.0080 0.427921 3.3296   3.75752           2       100                    | 
|    i_0_0/p_0[2]                                            Fall  0.4440 0.0000                                                                           | 
|    subtractor/b[2]                                         Fall  0.4440 0.0000                                                                           | 
|    subtractor/genblk1_2_fulladder_f1/y                     Fall  0.4440 0.0000                                                                           | 
|    subtractor/genblk1_2_fulladder_f1/i_0_0/B XOR2_X1       Fall  0.4440 0.0000 0.0080          2.41145                                                   | 
|    subtractor/genblk1_2_fulladder_f1/i_0_0/Z XOR2_X1       Fall  0.5070 0.0630 0.0180 0.657917 5.8097   6.46762           3       100                    | 
|    subtractor/genblk1_2_fulladder_f1/sum                   Fall  0.5070 0.0000                                                                           | 
|    subtractor/genblk2_1_f3/x                               Fall  0.5070 0.0000                                                                           | 
|    subtractor/genblk2_1_f3/i_0_3/B           XNOR2_X1      Fall  0.5070 0.0000 0.0180          2.36817                                                   | 
|    subtractor/genblk2_1_f3/i_0_3/ZN          XNOR2_X1      Fall  0.5530 0.0460 0.0180 0.446271 2.57361  3.01988           1       100                    | 
|    subtractor/genblk2_1_f3/i_0_2/B           XNOR2_X1      Fall  0.5530 0.0000 0.0180          2.36817                                                   | 
|    subtractor/genblk2_1_f3/i_0_2/ZN          XNOR2_X1      Fall  0.5960 0.0430 0.0120 0.361776 1.57913  1.94091           1       100                    | 
|    subtractor/genblk2_1_f3/sum                             Fall  0.5960 0.0000                                                                           | 
|    subtractor/sum[2]                                       Fall  0.5960 0.0000                                                                           | 
|    i_0_1_18/B1                               AOI222_X1     Fall  0.5960 0.0000 0.0120          1.47422                                                   | 
|    i_0_1_18/ZN                               AOI222_X1     Rise  0.6760 0.0800 0.0520 0.40704  1.70023  2.10727           1       100                    | 
|    i_0_1_17/A                                INV_X1        Rise  0.6760 0.0000 0.0520          1.70023                                                   | 
|    i_0_1_17/ZN                               INV_X1        Fall  0.6840 0.0080 0.0110 0.257746 1.14029  1.39804           1       100                    | 
|    A_reg[1]/D                                DFF_X1        Fall  0.6840 0.0000 0.0110          1.06234                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[1]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.1940 0.0720 0.0490 25.519   32.5447  58.0637           38      100      F    K        | 
|    A_reg[1]/CK              DFF_X1        Rise  0.1960 0.0020 0.0490          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1960 4.1960 | 
| library setup check                      | -0.0260 4.1700 | 
| data required time                       |  4.1700        | 
|                                          |                | 
| data required time                       |  4.1700        | 
| data arrival time                        | -0.6840        | 
| pessimism                                |  0.0040        | 
|                                          |                | 
| slack                                    |  3.4900        | 
-------------------------------------------------------------


 Timing Path to clk_gate_A_reg__0/E 
  
 Path Start Point : count_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : clk_gate_A_reg__0 (CLKGATETST_X8) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **clock_gating** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1260 0.0290 0.0060 3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1260 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.2010 0.0750 0.0510 25.5189  36.0868  61.6058           38      100      F    K        | 
| Data Path:                                                                                                                              | 
|    count_reg[0]/CK          DFF_X1        Rise  0.2030 0.0020 0.0510          0.949653                                    F             | 
|    count_reg[0]/Q           DFF_X1        Rise  0.3220 0.1190 0.0270 1.42757  9.16326  10.5908           6       100      F             | 
|    i_0_1_122/A2             NOR2_X1       Rise  0.3220 0.0000 0.0270          1.65135                                                   | 
|    i_0_1_122/ZN             NOR2_X1       Fall  0.3360 0.0140 0.0100 0.582564 1.6642   2.24676           1       100                    | 
|    i_0_1_121/A2             NAND2_X1      Fall  0.3360 0.0000 0.0100          1.50228                                                   | 
|    i_0_1_121/ZN             NAND2_X1      Rise  0.3540 0.0180 0.0100 0.31582  1.7368   2.05262           1       100                    | 
|    i_0_1_120/A1             NOR4_X1       Rise  0.3540 0.0000 0.0100          1.7368                                                    | 
|    i_0_1_120/ZN             NOR4_X1       Fall  0.3680 0.0140 0.0110 0.698613 4.18797  4.88659           3       100                    | 
|    i_0_1_119/A1             NAND2_X1      Fall  0.3680 0.0000 0.0110          1.5292                                                    | 
|    i_0_1_119/ZN             NAND2_X1      Rise  0.3830 0.0150 0.0100 0.561948 0.901507 1.46345           1       100                    | 
|    clk_gate_A_reg__0/E      CLKGATETST_X8 Rise  0.3830 0.0000 0.0100          0.901507                                    FA            | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to clk_gate_A_reg__0/CK 


------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817 3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                          | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                    F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464 17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                          | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                    F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074 18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                    FA            | 
------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.0930 4.0930 | 
| library setup check                      | -0.1990 3.8940 | 
| data required time                       |  3.8940        | 
|                                          |                | 
| data required time                       |  3.8940        | 
| data arrival time                        | -0.3830        | 
| pessimism                                |  0.0040        | 
|                                          |                | 
| slack                                    |  3.5150        | 
-------------------------------------------------------------


 Timing Path to write_en2_reg/D 
  
 Path Start Point : count_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : write_en2_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                       Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A     CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z     CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                       Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A          CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z          CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK         CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK        CLKGATETST_X8 Rise  0.1260 0.0290 0.0060 3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A            CLKBUF_X3     Rise  0.1260 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z            CLKBUF_X3     Rise  0.2010 0.0750 0.0510 25.5189  36.0868  61.6058           38      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    count_reg[0]/CK              DFF_X1        Rise  0.2030 0.0020 0.0510          0.949653                                    F             | 
|    count_reg[0]/Q               DFF_X1        Fall  0.3100 0.1070 0.0150 1.42757  9.16326  10.5908           6       100      F             | 
|    i_0_1_122/A2                 NOR2_X1       Fall  0.3100 0.0000 0.0150          1.56385                                                   | 
|    i_0_1_122/ZN                 NOR2_X1       Rise  0.3430 0.0330 0.0180 0.582564 1.6642   2.24676           1       100                    | 
|    i_0_1_121/A2                 NAND2_X1      Rise  0.3430 0.0000 0.0180          1.6642                                                    | 
|    i_0_1_121/ZN                 NAND2_X1      Fall  0.3600 0.0170 0.0080 0.31582  1.7368   2.05262           1       100                    | 
|    i_0_1_120/A1                 NOR4_X1       Fall  0.3600 0.0000 0.0080          1.34349                                                   | 
|    i_0_1_120/ZN                 NOR4_X1       Rise  0.4400 0.0800 0.0730 0.698613 4.18797  4.88659           3       100                    | 
|    i_0_1_14/A2                  OR2_X1        Rise  0.4400 0.0000 0.0730          0.941939                                                  | 
|    i_0_1_14/ZN                  OR2_X1        Rise  0.4780 0.0380 0.0100 0.146608 1.91994  2.06655           1       100                    | 
|    write_en2_reg_enable_mux_0/S MUX2_X1       Rise  0.4780 0.0000 0.0100          1.91994                                                   | 
|    write_en2_reg_enable_mux_0/Z MUX2_X1       Fall  0.5350 0.0570 0.0100 0.230537 1.14029  1.37083           1       100                    | 
|    write_en2_reg/D              DFF_X1        Fall  0.5350 0.0000 0.0100          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to write_en2_reg/CK 


----------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000  0.0000 0.0000             2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1               Rise  0.0000  0.0000                                                                                       | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2 Rise  0.0000  0.0000 0.0000                      1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2 Rise  0.0410  0.0410 0.0230             1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0               Rise  0.0410  0.0000                                                                                       | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2 Rise  0.0410  0.0000 0.0230                      1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2 Rise  0.0920  0.0510 0.0240             3.24858  15.1074  18.356            3       100      F    K        | 
|    CTS_L3_c_tid1_113/A      CLKBUF_X1 Rise  0.0920  0.0000 0.0240                      0.77983                                     F             | 
|    CTS_L3_c_tid1_113/Z      CLKBUF_X1 Rise  0.1380  0.0460 0.0170             3.49828  2.56932  6.0676            3       100      F    K        | 
|    write_en2_reg/CK         DFF_X1    Rise  0.1360 -0.0020 0.0170    -0.0020           0.949653                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1360 4.1360 | 
| library setup check                      | -0.0350 4.1010 | 
| data required time                       |  4.1010        | 
|                                          |                | 
| data required time                       |  4.1010        | 
| data arrival time                        | -0.5350        | 
| pessimism                                |  0.0040        | 
|                                          |                | 
| slack                                    |  3.5700        | 
-------------------------------------------------------------


 Timing Path to A_reg[0]/D 
  
 Path Start Point : l8_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : A_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1260 0.0290 0.0060 3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_9/A        CLKBUF_X3     Rise  0.1260 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_9/Z        CLKBUF_X3     Rise  0.1980 0.0720 0.0480 26.5487  30.3889  56.9376           32      100      F    K        | 
| Data Path:                                                                                                                              | 
|    l8_reg[0]/CK             DFF_X1        Rise  0.2000 0.0020 0.0480          0.949653                                    F             | 
|    l8_reg[0]/Q              DFF_X1        Fall  0.2970 0.0970 0.0080 0.730076 2.84052  3.5706            2       100      F             | 
|    i_0_1_124/A              INV_X1        Fall  0.2970 0.0000 0.0080          1.54936                                                   | 
|    i_0_1_124/ZN             INV_X1        Rise  0.3260 0.0290 0.0220 0.954112 7.65106  8.60518           4       100                    | 
|    i_0_1_113/A1             NOR3_X1       Rise  0.3260 0.0000 0.0220          1.76357                                                   | 
|    i_0_1_113/ZN             NOR3_X1       Fall  0.3370 0.0110 0.0080 0.276802 1.40591  1.68272           1       100                    | 
|    drc_ipo_c3/A             CLKBUF_X2     Fall  0.3370 0.0000 0.0080          1.23817                                                   | 
|    drc_ipo_c3/Z             CLKBUF_X2     Fall  0.4590 0.1220 0.0870 22.7374  51.8258  74.5632           32      100                    | 
|    i_0_1_16/B2              AOI222_X1     Fall  0.4600 0.0010 0.0870          1.45057                                                   | 
|    i_0_1_16/ZN              AOI222_X1     Rise  0.5760 0.1160 0.0530 0.53625  1.70023  2.23648           1       100                    | 
|    i_0_1_15/A               INV_X1        Rise  0.5760 0.0000 0.0530          1.70023                                                   | 
|    i_0_1_15/ZN              INV_X1        Fall  0.5840 0.0080 0.0120 0.269295 1.14029  1.40958           1       100                    | 
|    A_reg[0]/D               DFF_X1        Fall  0.5840 0.0000 0.0120          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to A_reg[0]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.1940 0.0720 0.0490 25.519   32.5447  58.0637           38      100      F    K        | 
|    A_reg[0]/CK              DFF_X1        Rise  0.1960 0.0020 0.0490          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1960 4.1960 | 
| library setup check                      | -0.0260 4.1700 | 
| data required time                       |  4.1700        | 
|                                          |                | 
| data required time                       |  4.1700        | 
| data arrival time                        | -0.5840        | 
| pessimism                                |  0.0040        | 
|                                          |                | 
| slack                                    |  3.5900        | 
-------------------------------------------------------------


 Timing Path to inst2/clk_gate_my_reg_reg/E 
  
 Path Start Point : write_en2_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : inst2/clk_gate_my_reg_reg (CLKGATETST_X8) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **clock_gating** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                      Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A    CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z    CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                      Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A         CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z         CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    CTS_L3_c_tid1_113/A         CLKBUF_X1     Rise  0.0960 0.0000 0.0260          0.77983                                     F             | 
|    CTS_L3_c_tid1_113/Z         CLKBUF_X1     Rise  0.1440 0.0480 0.0180 3.49828  2.84896  6.34724           3       100      F    K        | 
| Data Path:                                                                                                                                 | 
|    write_en2_reg/CK            DFF_X1        Rise  0.1460 0.0020 0.0180          0.949653                                    F             | 
|    write_en2_reg/Q             DFF_X1        Rise  0.2410 0.0950 0.0110 1.05306  1.84793  2.90099           2       100      F             | 
|    inst2/write_en                            Rise  0.2410 0.0000                                                                           | 
|    inst2/clk_gate_my_reg_reg/E CLKGATETST_X8 Rise  0.2410 0.0000 0.0110          0.901507                                    FA            | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inst2/clk_gate_my_reg_reg/CK 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.0000 2.48867  1.23817 3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                       Rise  0.0000 0.0000                                                                          | 
|    inst1/CTS_L1_c_tid1_47/A     CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                    F             | 
|    inst1/CTS_L1_c_tid1_47/Z     CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464 17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                       Rise  0.0410 0.0000                                                                          | 
|    inst2/clk_CTS_1_PP_0                       Rise  0.0410 0.0000                                                                          | 
|    inst2/clk_gate_my_reg_reg/CK CLKGATETST_X8 Rise  0.0410 0.0000 0.0230          7.95918                                    FA            | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.0410 4.0410 | 
| library setup check                      | -0.2000 3.8410 | 
| data required time                       |  3.8410        | 
|                                          |                | 
| data required time                       |  3.8410        | 
| data arrival time                        | -0.2410        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  3.6020        | 
-------------------------------------------------------------


 Timing Path to inst1/clk_gate_my_reg2_reg/E 
  
 Path Start Point : write_en_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : inst1/clk_gate_my_reg2_reg (CLKGATETST_X8) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **clock_gating** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                       Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A     CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z     CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                       Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A          CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z          CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    CTS_L3_c_tid1_113/A          CLKBUF_X1     Rise  0.0960 0.0000 0.0260          0.77983                                     F             | 
|    CTS_L3_c_tid1_113/Z          CLKBUF_X1     Rise  0.1440 0.0480 0.0180 3.49828  2.84896  6.34724           3       100      F    K        | 
| Data Path:                                                                                                                                  | 
|    write_en_reg/CK              DFF_X1        Rise  0.1460 0.0020 0.0180          0.949653                                    F             | 
|    write_en_reg/Q               DFF_X1        Rise  0.2380 0.0920 0.0080 0.302906 0.901507 1.20441           1       100      F             | 
|    inst1/write_en                             Rise  0.2380 0.0000                                                                           | 
|    inst1/clk_gate_my_reg2_reg/E CLKGATETST_X8 Rise  0.2380 0.0000 0.0080          0.901507                                    FA            | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inst1/clk_gate_my_reg2_reg/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.0000 2.48867  1.23817 3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                        Rise  0.0000 0.0000                                                                          | 
|    inst1/CTS_L1_c_tid1_47/A      CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                    F             | 
|    inst1/CTS_L1_c_tid1_47/Z      CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464 17.1549           3       100      F    K        | 
|    inst1/clk_gate_my_reg2_reg/CK CLKGATETST_X8 Rise  0.0410 0.0000 0.0230          7.95918                                    FA            | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.0410 4.0410 | 
| library setup check                      | -0.1990 3.8420 | 
| data required time                       |  3.8420        | 
|                                          |                | 
| data required time                       |  3.8420        | 
| data arrival time                        | -0.2380        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  3.6060        | 
-------------------------------------------------------------


 Timing Path to l8_reg[31]/D 
  
 Path Start Point : l8_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : l8_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1260 0.0290 0.0060 3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_9/A        CLKBUF_X3     Rise  0.1260 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_9/Z        CLKBUF_X3     Rise  0.1980 0.0720 0.0480 26.5487  30.3889  56.9376           32      100      F    K        | 
| Data Path:                                                                                                                              | 
|    l8_reg[0]/CK             DFF_X1        Rise  0.2000 0.0020 0.0480          0.949653                                    F             | 
|    l8_reg[0]/Q              DFF_X1        Fall  0.2970 0.0970 0.0080 0.730076 2.84052  3.5706            2       100      F             | 
|    i_0_1_124/A              INV_X1        Fall  0.2970 0.0000 0.0080          1.54936                                                   | 
|    i_0_1_124/ZN             INV_X1        Rise  0.3260 0.0290 0.0220 0.954112 7.65106  8.60518           4       100                    | 
|    i_0_1_113/A1             NOR3_X1       Rise  0.3260 0.0000 0.0220          1.76357                                                   | 
|    i_0_1_113/ZN             NOR3_X1       Fall  0.3370 0.0110 0.0080 0.276802 1.40591  1.68272           1       100                    | 
|    drc_ipo_c3/A             CLKBUF_X2     Fall  0.3370 0.0000 0.0080          1.23817                                                   | 
|    drc_ipo_c3/Z             CLKBUF_X2     Fall  0.4590 0.1220 0.0870 22.7374  51.8258  74.5632           32      100                    | 
|    i_0_1_111/B1             AOI22_X1      Fall  0.4600 0.0010 0.0870          1.55298                                                   | 
|    i_0_1_111/ZN             AOI22_X1      Rise  0.5290 0.0690 0.0300 0.346254 1.6642   2.01045           1       100                    | 
|    i_0_1_110/A2             NAND2_X1      Rise  0.5290 0.0000 0.0300          1.6642                                                    | 
|    i_0_1_110/ZN             NAND2_X1      Fall  0.5470 0.0180 0.0100 0.600749 1.14029  1.74104           1       100                    | 
|    l8_reg[31]/D             DFF_X1        Fall  0.5470 0.0000 0.0100          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to l8_reg[31]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.1940 0.0720 0.0490 25.519   32.5447  58.0637           38      100      F    K        | 
|    l8_reg[31]/CK            DFF_X1        Rise  0.1950 0.0010 0.0490          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1950 4.1950 | 
| library setup check                      | -0.0260 4.1690 | 
| data required time                       |  4.1690        | 
|                                          |                | 
| data required time                       |  4.1690        | 
| data arrival time                        | -0.5470        | 
| pessimism                                |  0.0040        | 
|                                          |                | 
| slack                                    |  3.6260        | 
-------------------------------------------------------------


 Timing Path to count_reg[5]/D 
  
 Path Start Point : count_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : count_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1260 0.0290 0.0060 3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1260 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.2010 0.0750 0.0510 25.5189  36.0868  61.6058           38      100      F    K        | 
| Data Path:                                                                                                                              | 
|    count_reg[0]/CK          DFF_X1        Rise  0.2030 0.0020 0.0510          0.949653                                    F             | 
|    count_reg[0]/Q           DFF_X1        Rise  0.3220 0.1190 0.0270 1.42757  9.16326  10.5908           6       100      F             | 
|    i_0_1_13/A3              AND3_X1       Rise  0.3220 0.0000 0.0270          0.964824                                                  | 
|    i_0_1_13/ZN              AND3_X1       Rise  0.3780 0.0560 0.0170 0.625433 4.21036  4.8358            3       100                    | 
|    i_0_1_12/A2              AND2_X1       Rise  0.3780 0.0000 0.0170          0.97463                                                   | 
|    i_0_1_12/ZN              AND2_X1       Rise  0.4210 0.0430 0.0150 0.722591 4.26099  4.98359           3       100                    | 
|    i_0_1_11/A2              AND2_X1       Rise  0.4210 0.0000 0.0150          0.97463                                                   | 
|    i_0_1_11/ZN              AND2_X1       Rise  0.4630 0.0420 0.0150 0.597358 4.28808  4.88544           2       100                    | 
|    i_0_1_10/B               XNOR2_X1      Rise  0.4630 0.0000 0.0150          2.57361                                                   | 
|    i_0_1_10/ZN              XNOR2_X1      Rise  0.5040 0.0410 0.0200 0.435433 1.65135  2.08678           1       100                    | 
|    i_0_1_9/A2               NOR2_X1       Rise  0.5040 0.0000 0.0200          1.65135                                                   | 
|    i_0_1_9/ZN               NOR2_X1       Fall  0.5160 0.0120 0.0070 0.370807 1.14029  1.5111            1       100                    | 
|    count_reg[5]/D           DFF_X1        Fall  0.5160 0.0000 0.0070          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to count_reg[5]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_9/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_9/Z        CLKBUF_X3     Rise  0.1910 0.0690 0.0450 26.5487  27.4061  53.9548           32      100      F    K        | 
|    count_reg[5]/CK          DFF_X1        Rise  0.1920 0.0010 0.0450          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1920 4.1920 | 
| library setup check                      | -0.0250 4.1670 | 
| data required time                       |  4.1670        | 
|                                          |                | 
| data required time                       |  4.1670        | 
| data arrival time                        | -0.5160        | 
| pessimism                                |  0.0040        | 
|                                          |                | 
| slack                                    |  3.6550        | 
-------------------------------------------------------------


 Timing Path to count_reg[4]/D 
  
 Path Start Point : count_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : count_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1260 0.0290 0.0060 3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1260 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.2010 0.0750 0.0510 25.5189  36.0868  61.6058           38      100      F    K        | 
| Data Path:                                                                                                                              | 
|    count_reg[0]/CK          DFF_X1        Rise  0.2030 0.0020 0.0510          0.949653                                    F             | 
|    count_reg[0]/Q           DFF_X1        Rise  0.3220 0.1190 0.0270 1.42757  9.16326  10.5908           6       100      F             | 
|    i_0_1_13/A3              AND3_X1       Rise  0.3220 0.0000 0.0270          0.964824                                                  | 
|    i_0_1_13/ZN              AND3_X1       Rise  0.3780 0.0560 0.0170 0.625433 4.21036  4.8358            3       100                    | 
|    i_0_1_12/A2              AND2_X1       Rise  0.3780 0.0000 0.0170          0.97463                                                   | 
|    i_0_1_12/ZN              AND2_X1       Rise  0.4210 0.0430 0.0150 0.722591 4.26099  4.98359           3       100                    | 
|    i_0_1_11/A2              AND2_X1       Rise  0.4210 0.0000 0.0150          0.97463                                                   | 
|    i_0_1_11/ZN              AND2_X1       Rise  0.4630 0.0420 0.0150 0.597358 4.28808  4.88544           2       100                    | 
|    i_0_1_7/A1               NOR2_X1       Rise  0.4630 0.0000 0.0150          1.71447                                                   | 
|    i_0_1_7/ZN               NOR2_X1       Fall  0.4720 0.0090 0.0070 0.397314 1.14029  1.5376            1       100                    | 
|    count_reg[4]/D           DFF_X1        Fall  0.4720 0.0000 0.0070          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to count_reg[4]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_9/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_9/Z        CLKBUF_X3     Rise  0.1910 0.0690 0.0450 26.5487  27.4061  53.9548           32      100      F    K        | 
|    count_reg[4]/CK          DFF_X1        Rise  0.1930 0.0020 0.0450          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1930 4.1930 | 
| library setup check                      | -0.0250 4.1680 | 
| data required time                       |  4.1680        | 
|                                          |                | 
| data required time                       |  4.1680        | 
| data arrival time                        | -0.4720        | 
| pessimism                                |  0.0040        | 
|                                          |                | 
| slack                                    |  3.7000        | 
-------------------------------------------------------------


 Timing Path to count_reg[3]/D 
  
 Path Start Point : count_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : count_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1260 0.0290 0.0060 3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1260 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.2010 0.0750 0.0510 25.5189  36.0868  61.6058           38      100      F    K        | 
| Data Path:                                                                                                                              | 
|    count_reg[0]/CK          DFF_X1        Rise  0.2030 0.0020 0.0510          0.949653                                    F             | 
|    count_reg[0]/Q           DFF_X1        Rise  0.3220 0.1190 0.0270 1.42757  9.16326  10.5908           6       100      F             | 
|    i_0_1_13/A3              AND3_X1       Rise  0.3220 0.0000 0.0270          0.964824                                                  | 
|    i_0_1_13/ZN              AND3_X1       Rise  0.3780 0.0560 0.0170 0.625433 4.21036  4.8358            3       100                    | 
|    i_0_1_12/A2              AND2_X1       Rise  0.3780 0.0000 0.0170          0.97463                                                   | 
|    i_0_1_12/ZN              AND2_X1       Rise  0.4210 0.0430 0.0150 0.722591 4.26099  4.98359           3       100                    | 
|    i_0_1_5/A1               NOR2_X1       Rise  0.4210 0.0000 0.0150          1.71447                                                   | 
|    i_0_1_5/ZN               NOR2_X1       Fall  0.4300 0.0090 0.0070 0.361829 1.14029  1.50212           1       100                    | 
|    count_reg[3]/D           DFF_X1        Fall  0.4300 0.0000 0.0070          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to count_reg[3]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.1940 0.0720 0.0490 25.519   32.5447  58.0637           38      100      F    K        | 
|    count_reg[3]/CK          DFF_X1        Rise  0.1960 0.0020 0.0490          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1960 4.1960 | 
| library setup check                      | -0.0240 4.1720 | 
| data required time                       |  4.1720        | 
|                                          |                | 
| data required time                       |  4.1720        | 
| data arrival time                        | -0.4300        | 
| pessimism                                |  0.0040        | 
|                                          |                | 
| slack                                    |  3.7460        | 
-------------------------------------------------------------


 Timing Path to count_reg[2]/D 
  
 Path Start Point : count_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : count_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1260 0.0290 0.0060 3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1260 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.2010 0.0750 0.0510 25.5189  36.0868  61.6058           38      100      F    K        | 
| Data Path:                                                                                                                              | 
|    count_reg[0]/CK          DFF_X1        Rise  0.2030 0.0020 0.0510          0.949653                                    F             | 
|    count_reg[0]/Q           DFF_X1        Fall  0.3100 0.1070 0.0150 1.42757  9.16326  10.5908           6       100      F             | 
|    i_0_1_13/A3              AND3_X1       Fall  0.3100 0.0000 0.0150          0.882954                                                  | 
|    i_0_1_13/ZN              AND3_X1       Fall  0.3540 0.0440 0.0100 0.625433 4.21036  4.8358            3       100                    | 
|    i_0_1_3/A2               NOR3_X1       Fall  0.3540 0.0000 0.0100          1.4768                                                    | 
|    i_0_1_3/ZN               NOR3_X1       Rise  0.3970 0.0430 0.0250 0.315065 1.14029  1.45535           1       100                    | 
|    count_reg[2]/D           DFF_X1        Rise  0.3970 0.0000 0.0250          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to count_reg[2]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_9/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_9/Z        CLKBUF_X3     Rise  0.1910 0.0690 0.0450 26.5487  27.4061  53.9548           32      100      F    K        | 
|    count_reg[2]/CK          DFF_X1        Rise  0.1920 0.0010 0.0450          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1920 4.1920 | 
| library setup check                      | -0.0300 4.1620 | 
| data required time                       |  4.1620        | 
|                                          |                | 
| data required time                       |  4.1620        | 
| data arrival time                        | -0.3970        | 
| pessimism                                |  0.0040        | 
|                                          |                | 
| slack                                    |  3.7690        | 
-------------------------------------------------------------


 Timing Path to count_reg[1]/D 
  
 Path Start Point : count_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : count_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1260 0.0290 0.0060 3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1260 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.2010 0.0750 0.0510 25.5189  36.0868  61.6058           38      100      F    K        | 
| Data Path:                                                                                                                              | 
|    count_reg[0]/CK          DFF_X1        Rise  0.2030 0.0020 0.0510          0.949653                                    F             | 
|    count_reg[0]/Q           DFF_X1        Rise  0.3220 0.1190 0.0270 1.42757  9.16326  10.5908           6       100      F             | 
|    i_0_1_2/B2               OAI21_X1      Rise  0.3220 0.0000 0.0270          1.57189                                                   | 
|    i_0_1_2/ZN               OAI21_X1      Fall  0.3430 0.0210 0.0120 0.228377 1.62635  1.85473           1       100                    | 
|    i_0_1_1/A                AOI21_X1      Fall  0.3430 0.0000 0.0120          1.53534                                                   | 
|    i_0_1_1/ZN               AOI21_X1      Rise  0.3820 0.0390 0.0200 0.312    1.14029  1.45229           1       100                    | 
|    count_reg[1]/D           DFF_X1        Rise  0.3820 0.0000 0.0200          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to count_reg[1]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_9/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_9/Z        CLKBUF_X3     Rise  0.1910 0.0690 0.0450 26.5487  27.4061  53.9548           32      100      F    K        | 
|    count_reg[1]/CK          DFF_X1        Rise  0.1920 0.0010 0.0450          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1920 4.1920 | 
| library setup check                      | -0.0290 4.1630 | 
| data required time                       |  4.1630        | 
|                                          |                | 
| data required time                       |  4.1630        | 
| data arrival time                        | -0.3820        | 
| pessimism                                |  0.0040        | 
|                                          |                | 
| slack                                    |  3.7850        | 
-------------------------------------------------------------


 Timing Path to l8_reg[7]/D 
  
 Path Start Point : l8_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : l8_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1260 0.0290 0.0060 3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1260 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.2010 0.0750 0.0510 25.5189  36.0868  61.6058           38      100      F    K        | 
| Data Path:                                                                                                                              | 
|    l8_reg[8]/CK             DFF_X1        Rise  0.2030 0.0020 0.0510          0.949653                                    F             | 
|    l8_reg[8]/Q              DFF_X1        Fall  0.3000 0.0970 0.0080 1.21841  2.08671  3.30512           2       100      F             | 
|    i_0_1_86/A               MUX2_X1       Fall  0.3000 0.0000 0.0080          0.907039                                                  | 
|    i_0_1_86/Z               MUX2_X1       Fall  0.3570 0.0570 0.0100 0.534899 1.14029  1.67519           1       100                    | 
|    l8_reg[7]/D              DFF_X1        Fall  0.3570 0.0000 0.0100          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to l8_reg[7]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_9/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_9/Z        CLKBUF_X3     Rise  0.1910 0.0690 0.0450 26.5487  27.4061  53.9548           32      100      F    K        | 
|    l8_reg[7]/CK             DFF_X1        Rise  0.1930 0.0020 0.0450          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1930 4.1930 | 
| library setup check                      | -0.0260 4.1670 | 
| data required time                       |  4.1670        | 
|                                          |                | 
| data required time                       |  4.1670        | 
| data arrival time                        | -0.3570        | 
| pessimism                                |  0.0040        | 
|                                          |                | 
| slack                                    |  3.8140        | 
-------------------------------------------------------------


 Timing Path to l8_reg[0]/D 
  
 Path Start Point : l8_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : l8_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1260 0.0290 0.0060 3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1260 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.2010 0.0750 0.0510 25.5189  36.0868  61.6058           38      100      F    K        | 
| Data Path:                                                                                                                              | 
|    l8_reg[1]/CK             DFF_X1        Rise  0.2030 0.0020 0.0510          0.949653                                    F             | 
|    l8_reg[1]/Q              DFF_X1        Fall  0.2980 0.0950 0.0070 0.332798 2.08671  2.41951           2       100      F             | 
|    i_0_1_79/A               MUX2_X1       Fall  0.2980 0.0000 0.0070          0.907039                                                  | 
|    i_0_1_79/Z               MUX2_X1       Fall  0.3540 0.0560 0.0100 0.250162 1.14029  1.39045           1       100                    | 
|    l8_reg[0]/D              DFF_X1        Fall  0.3540 0.0000 0.0100          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to l8_reg[0]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_9/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_9/Z        CLKBUF_X3     Rise  0.1910 0.0690 0.0450 26.5487  27.4061  53.9548           32      100      F    K        | 
|    l8_reg[0]/CK             DFF_X1        Rise  0.1920 0.0010 0.0450          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1920 4.1920 | 
| library setup check                      | -0.0260 4.1660 | 
| data required time                       |  4.1660        | 
|                                          |                | 
| data required time                       |  4.1660        | 
| data arrival time                        | -0.3540        | 
| pessimism                                |  0.0040        | 
|                                          |                | 
| slack                                    |  3.8160        | 
-------------------------------------------------------------


 Timing Path to l8_reg[25]/D 
  
 Path Start Point : l8_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : l8_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1260 0.0290 0.0060 3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1260 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.2010 0.0750 0.0510 25.5189  36.0868  61.6058           38      100      F    K        | 
| Data Path:                                                                                                                              | 
|    l8_reg[26]/CK            DFF_X1        Rise  0.2030 0.0020 0.0510          0.949653                                    F             | 
|    l8_reg[26]/Q             DFF_X1        Fall  0.3000 0.0970 0.0080 1.24094  2.08671  3.32765           2       100      F             | 
|    i_0_1_104/A              MUX2_X1       Fall  0.3000 0.0000 0.0080          0.907039                                                  | 
|    i_0_1_104/Z              MUX2_X1       Fall  0.3570 0.0570 0.0100 0.274214 1.14029  1.4145            1       100                    | 
|    l8_reg[25]/D             DFF_X1        Fall  0.3570 0.0000 0.0100          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to l8_reg[25]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.1940 0.0720 0.0490 25.519   32.5447  58.0637           38      100      F    K        | 
|    l8_reg[25]/CK            DFF_X1        Rise  0.1960 0.0020 0.0490          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1960 4.1960 | 
| library setup check                      | -0.0260 4.1700 | 
| data required time                       |  4.1700        | 
|                                          |                | 
| data required time                       |  4.1700        | 
| data arrival time                        | -0.3570        | 
| pessimism                                |  0.0040        | 
|                                          |                | 
| slack                                    |  3.8170        | 
-------------------------------------------------------------


 Timing Path to l8_reg[30]/D 
  
 Path Start Point : l8_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : l8_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1260 0.0290 0.0060 3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1260 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.2010 0.0750 0.0510 25.5189  36.0868  61.6058           38      100      F    K        | 
| Data Path:                                                                                                                              | 
|    l8_reg[31]/CK            DFF_X1        Rise  0.2030 0.0020 0.0510          0.949653                                    F             | 
|    l8_reg[31]/Q             DFF_X1        Fall  0.2990 0.0960 0.0080 1.04698  2.08671  3.13369           2       100      F             | 
|    i_0_1_109/A              MUX2_X1       Fall  0.2990 0.0000 0.0080          0.907039                                                  | 
|    i_0_1_109/Z              MUX2_X1       Fall  0.3570 0.0580 0.0100 0.705564 1.14029  1.84585           1       100                    | 
|    l8_reg[30]/D             DFF_X1        Fall  0.3570 0.0000 0.0100          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to l8_reg[30]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.1940 0.0720 0.0490 25.519   32.5447  58.0637           38      100      F    K        | 
|    l8_reg[30]/CK            DFF_X1        Rise  0.1960 0.0020 0.0490          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1960 4.1960 | 
| library setup check                      | -0.0260 4.1700 | 
| data required time                       |  4.1700        | 
|                                          |                | 
| data required time                       |  4.1700        | 
| data arrival time                        | -0.3570        | 
| pessimism                                |  0.0040        | 
|                                          |                | 
| slack                                    |  3.8170        | 
-------------------------------------------------------------


 Timing Path to l8_reg[10]/D 
  
 Path Start Point : l8_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : l8_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1260 0.0290 0.0060 3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1260 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.2010 0.0750 0.0510 25.5189  36.0868  61.6058           38      100      F    K        | 
| Data Path:                                                                                                                              | 
|    l8_reg[11]/CK            DFF_X1        Rise  0.2030 0.0020 0.0510          0.949653                                    F             | 
|    l8_reg[11]/Q             DFF_X1        Fall  0.2990 0.0960 0.0080 0.91722  2.08671  3.00393           2       100      F             | 
|    i_0_1_89/A               MUX2_X1       Fall  0.2990 0.0000 0.0080          0.907039                                                  | 
|    i_0_1_89/Z               MUX2_X1       Fall  0.3560 0.0570 0.0100 0.292655 1.14029  1.43294           1       100                    | 
|    l8_reg[10]/D             DFF_X1        Fall  0.3560 0.0000 0.0100          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to l8_reg[10]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.1940 0.0720 0.0490 25.519   32.5447  58.0637           38      100      F    K        | 
|    l8_reg[10]/CK            DFF_X1        Rise  0.1960 0.0020 0.0490          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1960 4.1960 | 
| library setup check                      | -0.0260 4.1700 | 
| data required time                       |  4.1700        | 
|                                          |                | 
| data required time                       |  4.1700        | 
| data arrival time                        | -0.3560        | 
| pessimism                                |  0.0040        | 
|                                          |                | 
| slack                                    |  3.8180        | 
-------------------------------------------------------------


 Timing Path to l8_reg[12]/D 
  
 Path Start Point : l8_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : l8_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1260 0.0290 0.0060 3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1260 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.2010 0.0750 0.0510 25.5189  36.0868  61.6058           38      100      F    K        | 
| Data Path:                                                                                                                              | 
|    l8_reg[13]/CK            DFF_X1        Rise  0.2030 0.0020 0.0510          0.949653                                    F             | 
|    l8_reg[13]/Q             DFF_X1        Fall  0.2990 0.0960 0.0080 0.704656 2.08671  2.79137           2       100      F             | 
|    i_0_1_91/A               MUX2_X1       Fall  0.2990 0.0000 0.0080          0.907039                                                  | 
|    i_0_1_91/Z               MUX2_X1       Fall  0.3560 0.0570 0.0100 0.326743 1.14029  1.46703           1       100                    | 
|    l8_reg[12]/D             DFF_X1        Fall  0.3560 0.0000 0.0100          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to l8_reg[12]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.1940 0.0720 0.0490 25.519   32.5447  58.0637           38      100      F    K        | 
|    l8_reg[12]/CK            DFF_X1        Rise  0.1960 0.0020 0.0490          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1960 4.1960 | 
| library setup check                      | -0.0260 4.1700 | 
| data required time                       |  4.1700        | 
|                                          |                | 
| data required time                       |  4.1700        | 
| data arrival time                        | -0.3560        | 
| pessimism                                |  0.0040        | 
|                                          |                | 
| slack                                    |  3.8180        | 
-------------------------------------------------------------


 Timing Path to l8_reg[16]/D 
  
 Path Start Point : l8_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : l8_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1260 0.0290 0.0060 3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1260 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.2010 0.0750 0.0510 25.5189  36.0868  61.6058           38      100      F    K        | 
| Data Path:                                                                                                                              | 
|    l8_reg[17]/CK            DFF_X1        Rise  0.2030 0.0020 0.0510          0.949653                                    F             | 
|    l8_reg[17]/Q             DFF_X1        Fall  0.2990 0.0960 0.0080 0.748104 2.08671  2.83481           2       100      F             | 
|    i_0_1_95/A               MUX2_X1       Fall  0.2990 0.0000 0.0080          0.907039                                                  | 
|    i_0_1_95/Z               MUX2_X1       Fall  0.3560 0.0570 0.0100 0.367715 1.14029  1.50801           1       100                    | 
|    l8_reg[16]/D             DFF_X1        Fall  0.3560 0.0000 0.0100          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to l8_reg[16]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.1940 0.0720 0.0490 25.519   32.5447  58.0637           38      100      F    K        | 
|    l8_reg[16]/CK            DFF_X1        Rise  0.1960 0.0020 0.0490          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1960 4.1960 | 
| library setup check                      | -0.0260 4.1700 | 
| data required time                       |  4.1700        | 
|                                          |                | 
| data required time                       |  4.1700        | 
| data arrival time                        | -0.3560        | 
| pessimism                                |  0.0040        | 
|                                          |                | 
| slack                                    |  3.8180        | 
-------------------------------------------------------------


 Timing Path to l8_reg[19]/D 
  
 Path Start Point : l8_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : l8_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1260 0.0290 0.0060 3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1260 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.2010 0.0750 0.0510 25.5189  36.0868  61.6058           38      100      F    K        | 
| Data Path:                                                                                                                              | 
|    l8_reg[20]/CK            DFF_X1        Rise  0.2030 0.0020 0.0510          0.949653                                    F             | 
|    l8_reg[20]/Q             DFF_X1        Fall  0.2990 0.0960 0.0070 0.545647 2.08671  2.63236           2       100      F             | 
|    i_0_1_98/A               MUX2_X1       Fall  0.2990 0.0000 0.0070          0.907039                                                  | 
|    i_0_1_98/Z               MUX2_X1       Fall  0.3560 0.0570 0.0100 0.406499 1.14029  1.54679           1       100                    | 
|    l8_reg[19]/D             DFF_X1        Fall  0.3560 0.0000 0.0100          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to l8_reg[19]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.1940 0.0720 0.0490 25.519   32.5447  58.0637           38      100      F    K        | 
|    l8_reg[19]/CK            DFF_X1        Rise  0.1960 0.0020 0.0490          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1960 4.1960 | 
| library setup check                      | -0.0260 4.1700 | 
| data required time                       |  4.1700        | 
|                                          |                | 
| data required time                       |  4.1700        | 
| data arrival time                        | -0.3560        | 
| pessimism                                |  0.0040        | 
|                                          |                | 
| slack                                    |  3.8180        | 
-------------------------------------------------------------


 Timing Path to l8_reg[21]/D 
  
 Path Start Point : l8_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : l8_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1260 0.0290 0.0060 3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1260 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.2010 0.0750 0.0510 25.5189  36.0868  61.6058           38      100      F    K        | 
| Data Path:                                                                                                                              | 
|    l8_reg[22]/CK            DFF_X1        Rise  0.2030 0.0020 0.0510          0.949653                                    F             | 
|    l8_reg[22]/Q             DFF_X1        Fall  0.2990 0.0960 0.0080 0.785974 2.08671  2.87268           2       100      F             | 
|    i_0_1_100/A              MUX2_X1       Fall  0.2990 0.0000 0.0080          0.907039                                                  | 
|    i_0_1_100/Z              MUX2_X1       Fall  0.3560 0.0570 0.0100 0.444563 1.14029  1.58485           1       100                    | 
|    l8_reg[21]/D             DFF_X1        Fall  0.3560 0.0000 0.0100          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to l8_reg[21]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.1940 0.0720 0.0490 25.519   32.5447  58.0637           38      100      F    K        | 
|    l8_reg[21]/CK            DFF_X1        Rise  0.1960 0.0020 0.0490          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1960 4.1960 | 
| library setup check                      | -0.0260 4.1700 | 
| data required time                       |  4.1700        | 
|                                          |                | 
| data required time                       |  4.1700        | 
| data arrival time                        | -0.3560        | 
| pessimism                                |  0.0040        | 
|                                          |                | 
| slack                                    |  3.8180        | 
-------------------------------------------------------------


 Timing Path to l8_reg[22]/D 
  
 Path Start Point : l8_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : l8_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1260 0.0290 0.0060 3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1260 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.2010 0.0750 0.0510 25.5189  36.0868  61.6058           38      100      F    K        | 
| Data Path:                                                                                                                              | 
|    l8_reg[23]/CK            DFF_X1        Rise  0.2030 0.0020 0.0510          0.949653                                    F             | 
|    l8_reg[23]/Q             DFF_X1        Fall  0.2990 0.0960 0.0080 1.04493  2.08671  3.13164           2       100      F             | 
|    i_0_1_101/A              MUX2_X1       Fall  0.2990 0.0000 0.0080          0.907039                                                  | 
|    i_0_1_101/Z              MUX2_X1       Fall  0.3560 0.0570 0.0100 0.352318 1.14029  1.49261           1       100                    | 
|    l8_reg[22]/D             DFF_X1        Fall  0.3560 0.0000 0.0100          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to l8_reg[22]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.1940 0.0720 0.0490 25.519   32.5447  58.0637           38      100      F    K        | 
|    l8_reg[22]/CK            DFF_X1        Rise  0.1960 0.0020 0.0490          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1960 4.1960 | 
| library setup check                      | -0.0260 4.1700 | 
| data required time                       |  4.1700        | 
|                                          |                | 
| data required time                       |  4.1700        | 
| data arrival time                        | -0.3560        | 
| pessimism                                |  0.0040        | 
|                                          |                | 
| slack                                    |  3.8180        | 
-------------------------------------------------------------


 Timing Path to l8_reg[28]/D 
  
 Path Start Point : l8_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : l8_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1260 0.0290 0.0060 3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1260 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.2010 0.0750 0.0510 25.5189  36.0868  61.6058           38      100      F    K        | 
| Data Path:                                                                                                                              | 
|    l8_reg[29]/CK            DFF_X1        Rise  0.2030 0.0020 0.0510          0.949653                                    F             | 
|    l8_reg[29]/Q             DFF_X1        Fall  0.2990 0.0960 0.0080 0.751875 2.08671  2.83858           2       100      F             | 
|    i_0_1_107/A              MUX2_X1       Fall  0.2990 0.0000 0.0080          0.907039                                                  | 
|    i_0_1_107/Z              MUX2_X1       Fall  0.3560 0.0570 0.0100 0.425193 1.14029  1.56548           1       100                    | 
|    l8_reg[28]/D             DFF_X1        Fall  0.3560 0.0000 0.0100          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to l8_reg[28]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.1940 0.0720 0.0490 25.519   32.5447  58.0637           38      100      F    K        | 
|    l8_reg[28]/CK            DFF_X1        Rise  0.1960 0.0020 0.0490          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1960 4.1960 | 
| library setup check                      | -0.0260 4.1700 | 
| data required time                       |  4.1700        | 
|                                          |                | 
| data required time                       |  4.1700        | 
| data arrival time                        | -0.3560        | 
| pessimism                                |  0.0040        | 
|                                          |                | 
| slack                                    |  3.8180        | 
-------------------------------------------------------------


 Timing Path to l8_reg[27]/D 
  
 Path Start Point : l8_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : l8_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1260 0.0290 0.0060 3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1260 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.2010 0.0750 0.0510 25.5189  36.0868  61.6058           38      100      F    K        | 
| Data Path:                                                                                                                              | 
|    l8_reg[28]/CK            DFF_X1        Rise  0.2030 0.0020 0.0510          0.949653                                    F             | 
|    l8_reg[28]/Q             DFF_X1        Fall  0.2990 0.0960 0.0070 0.640717 2.08671  2.72743           2       100      F             | 
|    i_0_1_106/A              MUX2_X1       Fall  0.2990 0.0000 0.0070          0.907039                                                  | 
|    i_0_1_106/Z              MUX2_X1       Fall  0.3550 0.0560 0.0100 0.179479 1.14029  1.31977           1       100                    | 
|    l8_reg[27]/D             DFF_X1        Fall  0.3550 0.0000 0.0100          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to l8_reg[27]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.1940 0.0720 0.0490 25.519   32.5447  58.0637           38      100      F    K        | 
|    l8_reg[27]/CK            DFF_X1        Rise  0.1950 0.0010 0.0490          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1950 4.1950 | 
| library setup check                      | -0.0260 4.1690 | 
| data required time                       |  4.1690        | 
|                                          |                | 
| data required time                       |  4.1690        | 
| data arrival time                        | -0.3550        | 
| pessimism                                |  0.0040        | 
|                                          |                | 
| slack                                    |  3.8180        | 
-------------------------------------------------------------


 Timing Path to l8_reg[4]/D 
  
 Path Start Point : l8_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : l8_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1260 0.0290 0.0060 3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_9/A        CLKBUF_X3     Rise  0.1260 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_9/Z        CLKBUF_X3     Rise  0.1980 0.0720 0.0480 26.5487  30.3889  56.9376           32      100      F    K        | 
| Data Path:                                                                                                                              | 
|    l8_reg[5]/CK             DFF_X1        Rise  0.2000 0.0020 0.0480          0.949653                                    F             | 
|    l8_reg[5]/Q              DFF_X1        Fall  0.2960 0.0960 0.0080 1.05262  2.08671  3.13933           2       100      F             | 
|    i_0_1_83/A               MUX2_X1       Fall  0.2960 0.0000 0.0080          0.907039                                                  | 
|    i_0_1_83/Z               MUX2_X1       Fall  0.3530 0.0570 0.0100 0.300265 1.14029  1.44055           1       100                    | 
|    l8_reg[4]/D              DFF_X1        Fall  0.3530 0.0000 0.0100          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to l8_reg[4]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_9/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_9/Z        CLKBUF_X3     Rise  0.1910 0.0690 0.0450 26.5487  27.4061  53.9548           32      100      F    K        | 
|    l8_reg[4]/CK             DFF_X1        Rise  0.1930 0.0020 0.0450          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1930 4.1930 | 
| library setup check                      | -0.0260 4.1670 | 
| data required time                       |  4.1670        | 
|                                          |                | 
| data required time                       |  4.1670        | 
| data arrival time                        | -0.3530        | 
| pessimism                                |  0.0040        | 
|                                          |                | 
| slack                                    |  3.8180        | 
-------------------------------------------------------------


 Timing Path to l8_reg[6]/D 
  
 Path Start Point : l8_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : l8_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1260 0.0290 0.0060 3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_9/A        CLKBUF_X3     Rise  0.1260 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_9/Z        CLKBUF_X3     Rise  0.1980 0.0720 0.0480 26.5487  30.3889  56.9376           32      100      F    K        | 
| Data Path:                                                                                                                              | 
|    l8_reg[7]/CK             DFF_X1        Rise  0.2000 0.0020 0.0480          0.949653                                    F             | 
|    l8_reg[7]/Q              DFF_X1        Fall  0.2960 0.0960 0.0080 0.741819 2.08671  2.82853           2       100      F             | 
|    i_0_1_85/A               MUX2_X1       Fall  0.2960 0.0000 0.0080          0.907039                                                  | 
|    i_0_1_85/Z               MUX2_X1       Fall  0.3530 0.0570 0.0100 0.33979  1.14029  1.48008           1       100                    | 
|    l8_reg[6]/D              DFF_X1        Fall  0.3530 0.0000 0.0100          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to l8_reg[6]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_9/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_9/Z        CLKBUF_X3     Rise  0.1910 0.0690 0.0450 26.5487  27.4061  53.9548           32      100      F    K        | 
|    l8_reg[6]/CK             DFF_X1        Rise  0.1930 0.0020 0.0450          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1930 4.1930 | 
| library setup check                      | -0.0260 4.1670 | 
| data required time                       |  4.1670        | 
|                                          |                | 
| data required time                       |  4.1670        | 
| data arrival time                        | -0.3530        | 
| pessimism                                |  0.0040        | 
|                                          |                | 
| slack                                    |  3.8180        | 
-------------------------------------------------------------


 Timing Path to l8_reg[8]/D 
  
 Path Start Point : l8_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : l8_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1260 0.0290 0.0060 3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1260 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.2010 0.0750 0.0510 25.5189  36.0868  61.6058           38      100      F    K        | 
| Data Path:                                                                                                                              | 
|    l8_reg[9]/CK             DFF_X1        Rise  0.2030 0.0020 0.0510          0.949653                                    F             | 
|    l8_reg[9]/Q              DFF_X1        Fall  0.2990 0.0960 0.0070 0.623596 2.08671  2.71031           2       100      F             | 
|    i_0_1_87/A               MUX2_X1       Fall  0.2990 0.0000 0.0070          0.907039                                                  | 
|    i_0_1_87/Z               MUX2_X1       Fall  0.3550 0.0560 0.0100 0.256309 1.14029  1.3966            1       100                    | 
|    l8_reg[8]/D              DFF_X1        Fall  0.3550 0.0000 0.0100          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to l8_reg[8]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.1940 0.0720 0.0490 25.519   32.5447  58.0637           38      100      F    K        | 
|    l8_reg[8]/CK             DFF_X1        Rise  0.1960 0.0020 0.0490          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1960 4.1960 | 
| library setup check                      | -0.0260 4.1700 | 
| data required time                       |  4.1700        | 
|                                          |                | 
| data required time                       |  4.1700        | 
| data arrival time                        | -0.3550        | 
| pessimism                                |  0.0040        | 
|                                          |                | 
| slack                                    |  3.8190        | 
-------------------------------------------------------------


 Timing Path to l8_reg[11]/D 
  
 Path Start Point : l8_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : l8_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1260 0.0290 0.0060 3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1260 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.2010 0.0750 0.0510 25.5189  36.0868  61.6058           38      100      F    K        | 
| Data Path:                                                                                                                              | 
|    l8_reg[12]/CK            DFF_X1        Rise  0.2030 0.0020 0.0510          0.949653                                    F             | 
|    l8_reg[12]/Q             DFF_X1        Fall  0.2990 0.0960 0.0080 0.718182 2.08671  2.80489           2       100      F             | 
|    i_0_1_90/A               MUX2_X1       Fall  0.2990 0.0000 0.0080          0.907039                                                  | 
|    i_0_1_90/Z               MUX2_X1       Fall  0.3550 0.0560 0.0100 0.165495 1.14029  1.30578           1       100                    | 
|    l8_reg[11]/D             DFF_X1        Fall  0.3550 0.0000 0.0100          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to l8_reg[11]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.1940 0.0720 0.0490 25.519   32.5447  58.0637           38      100      F    K        | 
|    l8_reg[11]/CK            DFF_X1        Rise  0.1960 0.0020 0.0490          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1960 4.1960 | 
| library setup check                      | -0.0260 4.1700 | 
| data required time                       |  4.1700        | 
|                                          |                | 
| data required time                       |  4.1700        | 
| data arrival time                        | -0.3550        | 
| pessimism                                |  0.0040        | 
|                                          |                | 
| slack                                    |  3.8190        | 
-------------------------------------------------------------


 Timing Path to l8_reg[13]/D 
  
 Path Start Point : l8_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : l8_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1260 0.0290 0.0060 3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1260 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.2010 0.0750 0.0510 25.5189  36.0868  61.6058           38      100      F    K        | 
| Data Path:                                                                                                                              | 
|    l8_reg[14]/CK            DFF_X1        Rise  0.2030 0.0020 0.0510          0.949653                                    F             | 
|    l8_reg[14]/Q             DFF_X1        Fall  0.2990 0.0960 0.0070 0.573871 2.08671  2.66058           2       100      F             | 
|    i_0_1_92/A               MUX2_X1       Fall  0.2990 0.0000 0.0070          0.907039                                                  | 
|    i_0_1_92/Z               MUX2_X1       Fall  0.3550 0.0560 0.0100 0.332078 1.14029  1.47237           1       100                    | 
|    l8_reg[13]/D             DFF_X1        Fall  0.3550 0.0000 0.0100          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to l8_reg[13]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.1940 0.0720 0.0490 25.519   32.5447  58.0637           38      100      F    K        | 
|    l8_reg[13]/CK            DFF_X1        Rise  0.1960 0.0020 0.0490          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1960 4.1960 | 
| library setup check                      | -0.0260 4.1700 | 
| data required time                       |  4.1700        | 
|                                          |                | 
| data required time                       |  4.1700        | 
| data arrival time                        | -0.3550        | 
| pessimism                                |  0.0040        | 
|                                          |                | 
| slack                                    |  3.8190        | 
-------------------------------------------------------------


 Timing Path to l8_reg[17]/D 
  
 Path Start Point : l8_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : l8_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1260 0.0290 0.0060 3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1260 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.2010 0.0750 0.0510 25.5189  36.0868  61.6058           38      100      F    K        | 
| Data Path:                                                                                                                              | 
|    l8_reg[18]/CK            DFF_X1        Rise  0.2030 0.0020 0.0510          0.949653                                    F             | 
|    l8_reg[18]/Q             DFF_X1        Fall  0.2980 0.0950 0.0070 0.475762 2.08671  2.56247           2       100      F             | 
|    i_0_1_96/A               MUX2_X1       Fall  0.2980 0.0000 0.0070          0.907039                                                  | 
|    i_0_1_96/Z               MUX2_X1       Fall  0.3550 0.0570 0.0100 0.403671 1.14029  1.54396           1       100                    | 
|    l8_reg[17]/D             DFF_X1        Fall  0.3550 0.0000 0.0100          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to l8_reg[17]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.1940 0.0720 0.0490 25.519   32.5447  58.0637           38      100      F    K        | 
|    l8_reg[17]/CK            DFF_X1        Rise  0.1960 0.0020 0.0490          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1960 4.1960 | 
| library setup check                      | -0.0260 4.1700 | 
| data required time                       |  4.1700        | 
|                                          |                | 
| data required time                       |  4.1700        | 
| data arrival time                        | -0.3550        | 
| pessimism                                |  0.0040        | 
|                                          |                | 
| slack                                    |  3.8190        | 
-------------------------------------------------------------


 Timing Path to l8_reg[18]/D 
  
 Path Start Point : l8_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : l8_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1260 0.0290 0.0060 3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1260 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.2010 0.0750 0.0510 25.5189  36.0868  61.6058           38      100      F    K        | 
| Data Path:                                                                                                                              | 
|    l8_reg[19]/CK            DFF_X1        Rise  0.2030 0.0020 0.0510          0.949653                                    F             | 
|    l8_reg[19]/Q             DFF_X1        Fall  0.2990 0.0960 0.0080 0.730328 2.08671  2.81704           2       100      F             | 
|    i_0_1_97/A               MUX2_X1       Fall  0.2990 0.0000 0.0080          0.907039                                                  | 
|    i_0_1_97/Z               MUX2_X1       Fall  0.3550 0.0560 0.0100 0.2611   1.14029  1.40139           1       100                    | 
|    l8_reg[18]/D             DFF_X1        Fall  0.3550 0.0000 0.0100          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to l8_reg[18]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.1940 0.0720 0.0490 25.519   32.5447  58.0637           38      100      F    K        | 
|    l8_reg[18]/CK            DFF_X1        Rise  0.1960 0.0020 0.0490          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1960 4.1960 | 
| library setup check                      | -0.0260 4.1700 | 
| data required time                       |  4.1700        | 
|                                          |                | 
| data required time                       |  4.1700        | 
| data arrival time                        | -0.3550        | 
| pessimism                                |  0.0040        | 
|                                          |                | 
| slack                                    |  3.8190        | 
-------------------------------------------------------------


 Timing Path to l8_reg[20]/D 
  
 Path Start Point : l8_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : l8_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1260 0.0290 0.0060 3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1260 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.2010 0.0750 0.0510 25.5189  36.0868  61.6058           38      100      F    K        | 
| Data Path:                                                                                                                              | 
|    l8_reg[21]/CK            DFF_X1        Rise  0.2030 0.0020 0.0510          0.949653                                    F             | 
|    l8_reg[21]/Q             DFF_X1        Fall  0.2990 0.0960 0.0070 0.515302 2.08671  2.60201           2       100      F             | 
|    i_0_1_99/A               MUX2_X1       Fall  0.2990 0.0000 0.0070          0.907039                                                  | 
|    i_0_1_99/Z               MUX2_X1       Fall  0.3550 0.0560 0.0100 0.177763 1.14029  1.31805           1       100                    | 
|    l8_reg[20]/D             DFF_X1        Fall  0.3550 0.0000 0.0100          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to l8_reg[20]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.1940 0.0720 0.0490 25.519   32.5447  58.0637           38      100      F    K        | 
|    l8_reg[20]/CK            DFF_X1        Rise  0.1960 0.0020 0.0490          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1960 4.1960 | 
| library setup check                      | -0.0260 4.1700 | 
| data required time                       |  4.1700        | 
|                                          |                | 
| data required time                       |  4.1700        | 
| data arrival time                        | -0.3550        | 
| pessimism                                |  0.0040        | 
|                                          |                | 
| slack                                    |  3.8190        | 
-------------------------------------------------------------


 Timing Path to l8_reg[23]/D 
  
 Path Start Point : l8_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : l8_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1260 0.0290 0.0060 3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1260 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.2010 0.0750 0.0510 25.5189  36.0868  61.6058           38      100      F    K        | 
| Data Path:                                                                                                                              | 
|    l8_reg[24]/CK            DFF_X1        Rise  0.2030 0.0020 0.0510          0.949653                                    F             | 
|    l8_reg[24]/Q             DFF_X1        Fall  0.2990 0.0960 0.0080 0.853084 2.08671  2.93979           2       100      F             | 
|    i_0_1_102/A              MUX2_X1       Fall  0.2990 0.0000 0.0080          0.907039                                                  | 
|    i_0_1_102/Z              MUX2_X1       Fall  0.3550 0.0560 0.0100 0.230857 1.14029  1.37115           1       100                    | 
|    l8_reg[23]/D             DFF_X1        Fall  0.3550 0.0000 0.0100          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to l8_reg[23]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.1940 0.0720 0.0490 25.519   32.5447  58.0637           38      100      F    K        | 
|    l8_reg[23]/CK            DFF_X1        Rise  0.1960 0.0020 0.0490          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1960 4.1960 | 
| library setup check                      | -0.0260 4.1700 | 
| data required time                       |  4.1700        | 
|                                          |                | 
| data required time                       |  4.1700        | 
| data arrival time                        | -0.3550        | 
| pessimism                                |  0.0040        | 
|                                          |                | 
| slack                                    |  3.8190        | 
-------------------------------------------------------------


 Timing Path to l8_reg[24]/D 
  
 Path Start Point : l8_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : l8_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1260 0.0290 0.0060 3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1260 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.2010 0.0750 0.0510 25.5189  36.0868  61.6058           38      100      F    K        | 
| Data Path:                                                                                                                              | 
|    l8_reg[25]/CK            DFF_X1        Rise  0.2030 0.0020 0.0510          0.949653                                    F             | 
|    l8_reg[25]/Q             DFF_X1        Fall  0.2990 0.0960 0.0070 0.630256 2.08671  2.71697           2       100      F             | 
|    i_0_1_103/A              MUX2_X1       Fall  0.2990 0.0000 0.0070          0.907039                                                  | 
|    i_0_1_103/Z              MUX2_X1       Fall  0.3550 0.0560 0.0100 0.123701 1.14029  1.26399           1       100                    | 
|    l8_reg[24]/D             DFF_X1        Fall  0.3550 0.0000 0.0100          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to l8_reg[24]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.1940 0.0720 0.0490 25.519   32.5447  58.0637           38      100      F    K        | 
|    l8_reg[24]/CK            DFF_X1        Rise  0.1960 0.0020 0.0490          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1960 4.1960 | 
| library setup check                      | -0.0260 4.1700 | 
| data required time                       |  4.1700        | 
|                                          |                | 
| data required time                       |  4.1700        | 
| data arrival time                        | -0.3550        | 
| pessimism                                |  0.0040        | 
|                                          |                | 
| slack                                    |  3.8190        | 
-------------------------------------------------------------


 Timing Path to l8_reg[26]/D 
  
 Path Start Point : l8_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : l8_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1260 0.0290 0.0060 3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1260 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.2010 0.0750 0.0510 25.5189  36.0868  61.6058           38      100      F    K        | 
| Data Path:                                                                                                                              | 
|    l8_reg[27]/CK            DFF_X1        Rise  0.2030 0.0020 0.0510          0.949653                                    F             | 
|    l8_reg[27]/Q             DFF_X1        Fall  0.2990 0.0960 0.0080 0.711398 2.08671  2.79811           2       100      F             | 
|    i_0_1_105/A              MUX2_X1       Fall  0.2990 0.0000 0.0080          0.907039                                                  | 
|    i_0_1_105/Z              MUX2_X1       Fall  0.3550 0.0560 0.0100 0.207955 1.14029  1.34825           1       100                    | 
|    l8_reg[26]/D             DFF_X1        Fall  0.3550 0.0000 0.0100          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to l8_reg[26]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.1940 0.0720 0.0490 25.519   32.5447  58.0637           38      100      F    K        | 
|    l8_reg[26]/CK            DFF_X1        Rise  0.1960 0.0020 0.0490          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1960 4.1960 | 
| library setup check                      | -0.0260 4.1700 | 
| data required time                       |  4.1700        | 
|                                          |                | 
| data required time                       |  4.1700        | 
| data arrival time                        | -0.3550        | 
| pessimism                                |  0.0040        | 
|                                          |                | 
| slack                                    |  3.8190        | 
-------------------------------------------------------------


 Timing Path to l8_reg[29]/D 
  
 Path Start Point : l8_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : l8_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1260 0.0290 0.0060 3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1260 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.2010 0.0750 0.0510 25.5189  36.0868  61.6058           38      100      F    K        | 
| Data Path:                                                                                                                              | 
|    l8_reg[30]/CK            DFF_X1        Rise  0.2030 0.0020 0.0510          0.949653                                    F             | 
|    l8_reg[30]/Q             DFF_X1        Fall  0.2990 0.0960 0.0070 0.582909 2.08671  2.66962           2       100      F             | 
|    i_0_1_108/A              MUX2_X1       Fall  0.2990 0.0000 0.0070          0.907039                                                  | 
|    i_0_1_108/Z              MUX2_X1       Fall  0.3550 0.0560 0.0100 0.329789 1.14029  1.47008           1       100                    | 
|    l8_reg[29]/D             DFF_X1        Fall  0.3550 0.0000 0.0100          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to l8_reg[29]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.1940 0.0720 0.0490 25.519   32.5447  58.0637           38      100      F    K        | 
|    l8_reg[29]/CK            DFF_X1        Rise  0.1960 0.0020 0.0490          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1960 4.1960 | 
| library setup check                      | -0.0260 4.1700 | 
| data required time                       |  4.1700        | 
|                                          |                | 
| data required time                       |  4.1700        | 
| data arrival time                        | -0.3550        | 
| pessimism                                |  0.0040        | 
|                                          |                | 
| slack                                    |  3.8190        | 
-------------------------------------------------------------


 Timing Path to l8_reg[2]/D 
  
 Path Start Point : l8_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : l8_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1260 0.0290 0.0060 3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_9/A        CLKBUF_X3     Rise  0.1260 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_9/Z        CLKBUF_X3     Rise  0.1980 0.0720 0.0480 26.5487  30.3889  56.9376           32      100      F    K        | 
| Data Path:                                                                                                                              | 
|    l8_reg[3]/CK             DFF_X1        Rise  0.2000 0.0020 0.0480          0.949653                                    F             | 
|    l8_reg[3]/Q              DFF_X1        Fall  0.2960 0.0960 0.0080 0.824471 2.08671  2.91118           2       100      F             | 
|    i_0_1_81/A               MUX2_X1       Fall  0.2960 0.0000 0.0080          0.907039                                                  | 
|    i_0_1_81/Z               MUX2_X1       Fall  0.3520 0.0560 0.0100 0.227233 1.14029  1.36752           1       100                    | 
|    l8_reg[2]/D              DFF_X1        Fall  0.3520 0.0000 0.0100          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to l8_reg[2]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_9/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_9/Z        CLKBUF_X3     Rise  0.1910 0.0690 0.0450 26.5487  27.4061  53.9548           32      100      F    K        | 
|    l8_reg[2]/CK             DFF_X1        Rise  0.1930 0.0020 0.0450          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1930 4.1930 | 
| library setup check                      | -0.0260 4.1670 | 
| data required time                       |  4.1670        | 
|                                          |                | 
| data required time                       |  4.1670        | 
| data arrival time                        | -0.3520        | 
| pessimism                                |  0.0040        | 
|                                          |                | 
| slack                                    |  3.8190        | 
-------------------------------------------------------------


 Timing Path to l8_reg[5]/D 
  
 Path Start Point : l8_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : l8_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1260 0.0290 0.0060 3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_9/A        CLKBUF_X3     Rise  0.1260 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_9/Z        CLKBUF_X3     Rise  0.1980 0.0720 0.0480 26.5487  30.3889  56.9376           32      100      F    K        | 
| Data Path:                                                                                                                              | 
|    l8_reg[6]/CK             DFF_X1        Rise  0.2000 0.0020 0.0480          0.949653                                    F             | 
|    l8_reg[6]/Q              DFF_X1        Fall  0.2950 0.0950 0.0080 0.708081 2.08671  2.79479           2       100      F             | 
|    i_0_1_84/A               MUX2_X1       Fall  0.2950 0.0000 0.0080          0.907039                                                  | 
|    i_0_1_84/Z               MUX2_X1       Fall  0.3520 0.0570 0.0100 0.295456 1.14029  1.43575           1       100                    | 
|    l8_reg[5]/D              DFF_X1        Fall  0.3520 0.0000 0.0100          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to l8_reg[5]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_9/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_9/Z        CLKBUF_X3     Rise  0.1910 0.0690 0.0450 26.5487  27.4061  53.9548           32      100      F    K        | 
|    l8_reg[5]/CK             DFF_X1        Rise  0.1930 0.0020 0.0450          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1930 4.1930 | 
| library setup check                      | -0.0260 4.1670 | 
| data required time                       |  4.1670        | 
|                                          |                | 
| data required time                       |  4.1670        | 
| data arrival time                        | -0.3520        | 
| pessimism                                |  0.0040        | 
|                                          |                | 
| slack                                    |  3.8190        | 
-------------------------------------------------------------


 Timing Path to l8_reg[9]/D 
  
 Path Start Point : l8_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : l8_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1260 0.0290 0.0060 3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1260 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.2010 0.0750 0.0510 25.5189  36.0868  61.6058           38      100      F    K        | 
| Data Path:                                                                                                                              | 
|    l8_reg[10]/CK            DFF_X1        Rise  0.2030 0.0020 0.0510          0.949653                                    F             | 
|    l8_reg[10]/Q             DFF_X1        Fall  0.2980 0.0950 0.0070 0.500123 2.08671  2.58683           2       100      F             | 
|    i_0_1_88/A               MUX2_X1       Fall  0.2980 0.0000 0.0070          0.907039                                                  | 
|    i_0_1_88/Z               MUX2_X1       Fall  0.3540 0.0560 0.0100 0.389746 1.14029  1.53004           1       100                    | 
|    l8_reg[9]/D              DFF_X1        Fall  0.3540 0.0000 0.0100          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to l8_reg[9]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.1940 0.0720 0.0490 25.519   32.5447  58.0637           38      100      F    K        | 
|    l8_reg[9]/CK             DFF_X1        Rise  0.1960 0.0020 0.0490          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1960 4.1960 | 
| library setup check                      | -0.0260 4.1700 | 
| data required time                       |  4.1700        | 
|                                          |                | 
| data required time                       |  4.1700        | 
| data arrival time                        | -0.3540        | 
| pessimism                                |  0.0040        | 
|                                          |                | 
| slack                                    |  3.8200        | 
-------------------------------------------------------------


 Timing Path to l8_reg[14]/D 
  
 Path Start Point : l8_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : l8_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1260 0.0290 0.0060 3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1260 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.2010 0.0750 0.0510 25.5189  36.0868  61.6058           38      100      F    K        | 
| Data Path:                                                                                                                              | 
|    l8_reg[15]/CK            DFF_X1        Rise  0.2030 0.0020 0.0510          0.949653                                    F             | 
|    l8_reg[15]/Q             DFF_X1        Fall  0.2980 0.0950 0.0070 0.452305 2.08671  2.53902           2       100      F             | 
|    i_0_1_93/A               MUX2_X1       Fall  0.2980 0.0000 0.0070          0.907039                                                  | 
|    i_0_1_93/Z               MUX2_X1       Fall  0.3540 0.0560 0.0100 0.325531 1.14029  1.46582           1       100                    | 
|    l8_reg[14]/D             DFF_X1        Fall  0.3540 0.0000 0.0100          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to l8_reg[14]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.1940 0.0720 0.0490 25.519   32.5447  58.0637           38      100      F    K        | 
|    l8_reg[14]/CK            DFF_X1        Rise  0.1960 0.0020 0.0490          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1960 4.1960 | 
| library setup check                      | -0.0260 4.1700 | 
| data required time                       |  4.1700        | 
|                                          |                | 
| data required time                       |  4.1700        | 
| data arrival time                        | -0.3540        | 
| pessimism                                |  0.0040        | 
|                                          |                | 
| slack                                    |  3.8200        | 
-------------------------------------------------------------


 Timing Path to l8_reg[15]/D 
  
 Path Start Point : l8_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : l8_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1260 0.0290 0.0060 3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1260 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.2010 0.0750 0.0510 25.5189  36.0868  61.6058           38      100      F    K        | 
| Data Path:                                                                                                                              | 
|    l8_reg[16]/CK            DFF_X1        Rise  0.2030 0.0020 0.0510          0.949653                                    F             | 
|    l8_reg[16]/Q             DFF_X1        Fall  0.2980 0.0950 0.0070 0.313187 2.08671  2.3999            2       100      F             | 
|    i_0_1_94/A               MUX2_X1       Fall  0.2980 0.0000 0.0070          0.907039                                                  | 
|    i_0_1_94/Z               MUX2_X1       Fall  0.3540 0.0560 0.0100 0.20142  1.14029  1.34171           1       100                    | 
|    l8_reg[15]/D             DFF_X1        Fall  0.3540 0.0000 0.0100          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to l8_reg[15]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.1940 0.0720 0.0490 25.519   32.5447  58.0637           38      100      F    K        | 
|    l8_reg[15]/CK            DFF_X1        Rise  0.1960 0.0020 0.0490          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1960 4.1960 | 
| library setup check                      | -0.0260 4.1700 | 
| data required time                       |  4.1700        | 
|                                          |                | 
| data required time                       |  4.1700        | 
| data arrival time                        | -0.3540        | 
| pessimism                                |  0.0040        | 
|                                          |                | 
| slack                                    |  3.8200        | 
-------------------------------------------------------------


 Timing Path to l8_reg[3]/D 
  
 Path Start Point : l8_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : l8_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1260 0.0290 0.0060 3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_9/A        CLKBUF_X3     Rise  0.1260 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_9/Z        CLKBUF_X3     Rise  0.1980 0.0720 0.0480 26.5487  30.3889  56.9376           32      100      F    K        | 
| Data Path:                                                                                                                              | 
|    l8_reg[4]/CK             DFF_X1        Rise  0.2000 0.0020 0.0480          0.949653                                    F             | 
|    l8_reg[4]/Q              DFF_X1        Fall  0.2950 0.0950 0.0070 0.523959 2.08671  2.61067           2       100      F             | 
|    i_0_1_82/A               MUX2_X1       Fall  0.2950 0.0000 0.0070          0.907039                                                  | 
|    i_0_1_82/Z               MUX2_X1       Fall  0.3510 0.0560 0.0100 0.238247 1.14029  1.37854           1       100                    | 
|    l8_reg[3]/D              DFF_X1        Fall  0.3510 0.0000 0.0100          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to l8_reg[3]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_9/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_9/Z        CLKBUF_X3     Rise  0.1910 0.0690 0.0450 26.5487  27.4061  53.9548           32      100      F    K        | 
|    l8_reg[3]/CK             DFF_X1        Rise  0.1930 0.0020 0.0450          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1930 4.1930 | 
| library setup check                      | -0.0260 4.1670 | 
| data required time                       |  4.1670        | 
|                                          |                | 
| data required time                       |  4.1670        | 
| data arrival time                        | -0.3510        | 
| pessimism                                |  0.0040        | 
|                                          |                | 
| slack                                    |  3.8200        | 
-------------------------------------------------------------


 Timing Path to inst2/my_reg_reg[3]/D 
  
 Path Start Point : A_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : inst2/my_reg_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1260 0.0290 0.0060 3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1260 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.2010 0.0750 0.0510 25.5189  36.0868  61.6058           38      100      F    K        | 
| Data Path:                                                                                                                              | 
|    A_reg[3]/CK              DFF_X1        Rise  0.2030 0.0020 0.0510          0.949653                                    F             | 
|    A_reg[3]/Q               DFF_X1        Rise  0.3250 0.1220 0.0300 2.51104  9.2491   11.7601           6       100      F             | 
|    inst2/write_data[3]                    Rise  0.3250 0.0000                                                                           | 
|    inst2/my_reg_reg[3]/D    DFF_X1        Rise  0.3250 0.0000 0.0300          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inst2/my_reg_reg[3]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.0000             2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                        Rise  0.0000 0.0000                                                                                       | 
|    inst1/CTS_L1_c_tid1_47/A      CLKBUF_X2     Rise  0.0000 0.0000 0.0000                      1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z      CLKBUF_X2     Rise  0.0410 0.0410 0.0230             1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                        Rise  0.0410 0.0000                                                                                       | 
|    inst2/clk_CTS_1_PP_0                        Rise  0.0410 0.0000                                                                                       | 
|    inst2/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0000 0.0230                      7.95918                                     FA            | 
|    inst2/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.0690 0.0280 0.0060             2.69956  1.24879  3.94835           1       100      FA   K        | 
|    inst2/CTS_L3_c_tid1_3/A       CLKBUF_X3     Rise  0.0690 0.0000 0.0060                      1.42116                                     F             | 
|    inst2/CTS_L3_c_tid1_3/Z       CLKBUF_X3     Rise  0.1800 0.1110 0.0880             52.7227  54.8122  107.535           64      100      F    K        | 
|    inst2/my_reg_reg[3]/CK        DFF_X1        Rise  0.1800 0.0000 0.0880    -0.0030           0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1800 4.1800 | 
| library setup check                      | -0.0350 4.1450 | 
| data required time                       |  4.1450        | 
|                                          |                | 
| data required time                       |  4.1450        | 
| data arrival time                        | -0.3250        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  3.8220        | 
-------------------------------------------------------------


 Timing Path to inst2/my_reg_reg[8]/D 
  
 Path Start Point : A_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : inst2/my_reg_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1260 0.0290 0.0060 3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1260 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.2010 0.0750 0.0510 25.5189  36.0868  61.6058           38      100      F    K        | 
| Data Path:                                                                                                                              | 
|    A_reg[8]/CK              DFF_X1        Rise  0.2030 0.0020 0.0510          0.949653                                    F             | 
|    A_reg[8]/Q               DFF_X1        Rise  0.3250 0.1220 0.0300 2.61654  9.2491   11.8656           6       100      F             | 
|    inst2/write_data[8]                    Rise  0.3250 0.0000                                                                           | 
|    inst2/my_reg_reg[8]/D    DFF_X1        Rise  0.3250 0.0000 0.0300          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inst2/my_reg_reg[8]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.0000             2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                        Rise  0.0000 0.0000                                                                                       | 
|    inst1/CTS_L1_c_tid1_47/A      CLKBUF_X2     Rise  0.0000 0.0000 0.0000                      1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z      CLKBUF_X2     Rise  0.0410 0.0410 0.0230             1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                        Rise  0.0410 0.0000                                                                                       | 
|    inst2/clk_CTS_1_PP_0                        Rise  0.0410 0.0000                                                                                       | 
|    inst2/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0000 0.0230                      7.95918                                     FA            | 
|    inst2/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.0690 0.0280 0.0060             2.69956  1.24879  3.94835           1       100      FA   K        | 
|    inst2/CTS_L3_c_tid1_3/A       CLKBUF_X3     Rise  0.0690 0.0000 0.0060                      1.42116                                     F             | 
|    inst2/CTS_L3_c_tid1_3/Z       CLKBUF_X3     Rise  0.1800 0.1110 0.0880             52.7227  54.8122  107.535           64      100      F    K        | 
|    inst2/my_reg_reg[8]/CK        DFF_X1        Rise  0.1800 0.0000 0.0880    -0.0030           0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1800 4.1800 | 
| library setup check                      | -0.0350 4.1450 | 
| data required time                       |  4.1450        | 
|                                          |                | 
| data required time                       |  4.1450        | 
| data arrival time                        | -0.3250        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  3.8220        | 
-------------------------------------------------------------


 Timing Path to l8_reg[1]/D 
  
 Path Start Point : l8_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : l8_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1260 0.0290 0.0060 3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_9/A        CLKBUF_X3     Rise  0.1260 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_9/Z        CLKBUF_X3     Rise  0.1980 0.0720 0.0480 26.5487  30.3889  56.9376           32      100      F    K        | 
| Data Path:                                                                                                                              | 
|    l8_reg[2]/CK             DFF_X1        Rise  0.2000 0.0020 0.0480          0.949653                                    F             | 
|    l8_reg[2]/Q              DFF_X1        Fall  0.2950 0.0950 0.0070 0.687567 2.08671  2.77428           2       100      F             | 
|    i_0_1_80/A               MUX2_X1       Fall  0.2950 0.0000 0.0070          0.907039                                                  | 
|    i_0_1_80/Z               MUX2_X1       Fall  0.3510 0.0560 0.0100 0.338524 1.14029  1.47881           1       100                    | 
|    l8_reg[1]/D              DFF_X1        Fall  0.3510 0.0000 0.0100          1.06234                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to l8_reg[1]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.1940 0.0720 0.0490 25.519   32.5447  58.0637           38      100      F    K        | 
|    l8_reg[1]/CK             DFF_X1        Rise  0.1960 0.0020 0.0490          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1960 4.1960 | 
| library setup check                      | -0.0260 4.1700 | 
| data required time                       |  4.1700        | 
|                                          |                | 
| data required time                       |  4.1700        | 
| data arrival time                        | -0.3510        | 
| pessimism                                |  0.0040        | 
|                                          |                | 
| slack                                    |  3.8230        | 
-------------------------------------------------------------


 Timing Path to inst2/my_reg_reg[4]/D 
  
 Path Start Point : A_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : inst2/my_reg_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1260 0.0290 0.0060 3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1260 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.2010 0.0750 0.0510 25.5189  36.0868  61.6058           38      100      F    K        | 
| Data Path:                                                                                                                              | 
|    A_reg[4]/CK              DFF_X1        Rise  0.2030 0.0020 0.0510          0.949653                                    F             | 
|    A_reg[4]/Q               DFF_X1        Rise  0.3240 0.1210 0.0290 2.19847  9.2491   11.4476           6       100      F             | 
|    inst2/write_data[4]                    Rise  0.3240 0.0000                                                                           | 
|    inst2/my_reg_reg[4]/D    DFF_X1        Rise  0.3240 0.0000 0.0290          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inst2/my_reg_reg[4]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.0000             2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                        Rise  0.0000 0.0000                                                                                       | 
|    inst1/CTS_L1_c_tid1_47/A      CLKBUF_X2     Rise  0.0000 0.0000 0.0000                      1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z      CLKBUF_X2     Rise  0.0410 0.0410 0.0230             1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                        Rise  0.0410 0.0000                                                                                       | 
|    inst2/clk_CTS_1_PP_0                        Rise  0.0410 0.0000                                                                                       | 
|    inst2/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0000 0.0230                      7.95918                                     FA            | 
|    inst2/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.0690 0.0280 0.0060             2.69956  1.24879  3.94835           1       100      FA   K        | 
|    inst2/CTS_L3_c_tid1_3/A       CLKBUF_X3     Rise  0.0690 0.0000 0.0060                      1.42116                                     F             | 
|    inst2/CTS_L3_c_tid1_3/Z       CLKBUF_X3     Rise  0.1800 0.1110 0.0880             52.7227  54.8122  107.535           64      100      F    K        | 
|    inst2/my_reg_reg[4]/CK        DFF_X1        Rise  0.1800 0.0000 0.0880    -0.0030           0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1800 4.1800 | 
| library setup check                      | -0.0350 4.1450 | 
| data required time                       |  4.1450        | 
|                                          |                | 
| data required time                       |  4.1450        | 
| data arrival time                        | -0.3240        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  3.8230        | 
-------------------------------------------------------------


 Timing Path to inst2/my_reg_reg[7]/D 
  
 Path Start Point : A_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : inst2/my_reg_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1260 0.0290 0.0060 3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1260 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.2010 0.0750 0.0510 25.5189  36.0868  61.6058           38      100      F    K        | 
| Data Path:                                                                                                                              | 
|    A_reg[7]/CK              DFF_X1        Rise  0.2030 0.0020 0.0510          0.949653                                    F             | 
|    A_reg[7]/Q               DFF_X1        Rise  0.3240 0.1210 0.0290 2.21053  9.2491   11.4596           6       100      F             | 
|    inst2/write_data[7]                    Rise  0.3240 0.0000                                                                           | 
|    inst2/my_reg_reg[7]/D    DFF_X1        Rise  0.3240 0.0000 0.0290          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inst2/my_reg_reg[7]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.0000             2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                        Rise  0.0000 0.0000                                                                                       | 
|    inst1/CTS_L1_c_tid1_47/A      CLKBUF_X2     Rise  0.0000 0.0000 0.0000                      1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z      CLKBUF_X2     Rise  0.0410 0.0410 0.0230             1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                        Rise  0.0410 0.0000                                                                                       | 
|    inst2/clk_CTS_1_PP_0                        Rise  0.0410 0.0000                                                                                       | 
|    inst2/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0000 0.0230                      7.95918                                     FA            | 
|    inst2/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.0690 0.0280 0.0060             2.69956  1.24879  3.94835           1       100      FA   K        | 
|    inst2/CTS_L3_c_tid1_3/A       CLKBUF_X3     Rise  0.0690 0.0000 0.0060                      1.42116                                     F             | 
|    inst2/CTS_L3_c_tid1_3/Z       CLKBUF_X3     Rise  0.1800 0.1110 0.0880             52.7227  54.8122  107.535           64      100      F    K        | 
|    inst2/my_reg_reg[7]/CK        DFF_X1        Rise  0.1800 0.0000 0.0880    -0.0030           0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1800 4.1800 | 
| library setup check                      | -0.0350 4.1450 | 
| data required time                       |  4.1450        | 
|                                          |                | 
| data required time                       |  4.1450        | 
| data arrival time                        | -0.3240        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  3.8230        | 
-------------------------------------------------------------


 Timing Path to inst2/my_reg_reg[0]/D 
  
 Path Start Point : A_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : inst2/my_reg_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1260 0.0290 0.0060 3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1260 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.2010 0.0750 0.0510 25.5189  36.0868  61.6058           38      100      F    K        | 
| Data Path:                                                                                                                              | 
|    A_reg[0]/CK              DFF_X1        Rise  0.2030 0.0020 0.0510          0.949653                                    F             | 
|    A_reg[0]/Q               DFF_X1        Rise  0.3230 0.1200 0.0280 1.64917  9.24359  10.8928           6       100      F             | 
|    inst2/write_data[0]                    Rise  0.3230 0.0000                                                                           | 
|    inst2/my_reg_reg[0]/D    DFF_X1        Rise  0.3230 0.0000 0.0280          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inst2/my_reg_reg[0]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000  0.0000 0.0000             2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                        Rise  0.0000  0.0000                                                                                       | 
|    inst1/CTS_L1_c_tid1_47/A      CLKBUF_X2     Rise  0.0000  0.0000 0.0000                      1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z      CLKBUF_X2     Rise  0.0410  0.0410 0.0230             1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                        Rise  0.0410  0.0000                                                                                       | 
|    inst2/clk_CTS_1_PP_0                        Rise  0.0410  0.0000                                                                                       | 
|    inst2/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.0410  0.0000 0.0230                      7.95918                                     FA            | 
|    inst2/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.0690  0.0280 0.0060             2.69956  1.24879  3.94835           1       100      FA   K        | 
|    inst2/CTS_L3_c_tid1_3/A       CLKBUF_X3     Rise  0.0690  0.0000 0.0060                      1.42116                                     F             | 
|    inst2/CTS_L3_c_tid1_3/Z       CLKBUF_X3     Rise  0.1800  0.1110 0.0880             52.7227  54.8122  107.535           64      100      F    K        | 
|    inst2/my_reg_reg[0]/CK        DFF_X1        Rise  0.1790 -0.0010 0.0880    -0.0030           0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1790 4.1790 | 
| library setup check                      | -0.0340 4.1450 | 
| data required time                       |  4.1450        | 
|                                          |                | 
| data required time                       |  4.1450        | 
| data arrival time                        | -0.3230        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  3.8240        | 
-------------------------------------------------------------


 Timing Path to inst2/my_reg_reg[2]/D 
  
 Path Start Point : A_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : inst2/my_reg_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1260 0.0290 0.0060 3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1260 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.2010 0.0750 0.0510 25.5189  36.0868  61.6058           38      100      F    K        | 
| Data Path:                                                                                                                              | 
|    A_reg[2]/CK              DFF_X1        Rise  0.2030 0.0020 0.0510          0.949653                                    F             | 
|    A_reg[2]/Q               DFF_X1        Rise  0.3230 0.1200 0.0280 1.76443  9.2491   11.0135           6       100      F             | 
|    inst2/write_data[2]                    Rise  0.3230 0.0000                                                                           | 
|    inst2/my_reg_reg[2]/D    DFF_X1        Rise  0.3230 0.0000 0.0280          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inst2/my_reg_reg[2]/CK 


-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000  0.0000 0.0000             2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                        Rise  0.0000  0.0000                                                                                       | 
|    inst1/CTS_L1_c_tid1_47/A      CLKBUF_X2     Rise  0.0000  0.0000 0.0000                      1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z      CLKBUF_X2     Rise  0.0410  0.0410 0.0230             1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                        Rise  0.0410  0.0000                                                                                       | 
|    inst2/clk_CTS_1_PP_0                        Rise  0.0410  0.0000                                                                                       | 
|    inst2/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.0410  0.0000 0.0230                      7.95918                                     FA            | 
|    inst2/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.0690  0.0280 0.0060             2.69956  1.24879  3.94835           1       100      FA   K        | 
|    inst2/CTS_L3_c_tid1_3/A       CLKBUF_X3     Rise  0.0690  0.0000 0.0060                      1.42116                                     F             | 
|    inst2/CTS_L3_c_tid1_3/Z       CLKBUF_X3     Rise  0.1800  0.1110 0.0880             52.7227  54.8122  107.535           64      100      F    K        | 
|    inst2/my_reg_reg[2]/CK        DFF_X1        Rise  0.1790 -0.0010 0.0880    -0.0030           0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1790 4.1790 | 
| library setup check                      | -0.0340 4.1450 | 
| data required time                       |  4.1450        | 
|                                          |                | 
| data required time                       |  4.1450        | 
| data arrival time                        | -0.3230        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  3.8240        | 
-------------------------------------------------------------


 Timing Path to inst2/my_reg_reg[1]/D 
  
 Path Start Point : A_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : inst2/my_reg_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1260 0.0290 0.0060 3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1260 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.2010 0.0750 0.0510 25.5189  36.0868  61.6058           38      100      F    K        | 
| Data Path:                                                                                                                              | 
|    A_reg[1]/CK              DFF_X1        Rise  0.2030 0.0020 0.0510          0.949653                                    F             | 
|    A_reg[1]/Q               DFF_X1        Rise  0.3230 0.1200 0.0280 1.66453  9.2491   10.9136           6       100      F             | 
|    inst2/write_data[1]                    Rise  0.3230 0.0000                                                                           | 
|    inst2/my_reg_reg[1]/D    DFF_X1        Rise  0.3230 0.0000 0.0280          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inst2/my_reg_reg[1]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.0000             2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                        Rise  0.0000 0.0000                                                                                       | 
|    inst1/CTS_L1_c_tid1_47/A      CLKBUF_X2     Rise  0.0000 0.0000 0.0000                      1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z      CLKBUF_X2     Rise  0.0410 0.0410 0.0230             1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                        Rise  0.0410 0.0000                                                                                       | 
|    inst2/clk_CTS_1_PP_0                        Rise  0.0410 0.0000                                                                                       | 
|    inst2/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0000 0.0230                      7.95918                                     FA            | 
|    inst2/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.0690 0.0280 0.0060             2.69956  1.24879  3.94835           1       100      FA   K        | 
|    inst2/CTS_L3_c_tid1_3/A       CLKBUF_X3     Rise  0.0690 0.0000 0.0060                      1.42116                                     F             | 
|    inst2/CTS_L3_c_tid1_3/Z       CLKBUF_X3     Rise  0.1800 0.1110 0.0880             52.7227  54.8122  107.535           64      100      F    K        | 
|    inst2/my_reg_reg[1]/CK        DFF_X1        Rise  0.1800 0.0000 0.0880    -0.0030           0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1800 4.1800 | 
| library setup check                      | -0.0340 4.1460 | 
| data required time                       |  4.1460        | 
|                                          |                | 
| data required time                       |  4.1460        | 
| data arrival time                        | -0.3230        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  3.8250        | 
-------------------------------------------------------------


 Timing Path to inst2/my_reg_reg[5]/D 
  
 Path Start Point : A_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : inst2/my_reg_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1260 0.0290 0.0060 3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1260 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.2010 0.0750 0.0510 25.5189  36.0868  61.6058           38      100      F    K        | 
| Data Path:                                                                                                                              | 
|    A_reg[5]/CK              DFF_X1        Rise  0.2030 0.0020 0.0510          0.949653                                    F             | 
|    A_reg[5]/Q               DFF_X1        Rise  0.3230 0.1200 0.0280 1.62876  9.2491   10.8779           6       100      F             | 
|    inst2/write_data[5]                    Rise  0.3230 0.0000                                                                           | 
|    inst2/my_reg_reg[5]/D    DFF_X1        Rise  0.3230 0.0000 0.0280          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inst2/my_reg_reg[5]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.0000             2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                        Rise  0.0000 0.0000                                                                                       | 
|    inst1/CTS_L1_c_tid1_47/A      CLKBUF_X2     Rise  0.0000 0.0000 0.0000                      1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z      CLKBUF_X2     Rise  0.0410 0.0410 0.0230             1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                        Rise  0.0410 0.0000                                                                                       | 
|    inst2/clk_CTS_1_PP_0                        Rise  0.0410 0.0000                                                                                       | 
|    inst2/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0000 0.0230                      7.95918                                     FA            | 
|    inst2/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.0690 0.0280 0.0060             2.69956  1.24879  3.94835           1       100      FA   K        | 
|    inst2/CTS_L3_c_tid1_3/A       CLKBUF_X3     Rise  0.0690 0.0000 0.0060                      1.42116                                     F             | 
|    inst2/CTS_L3_c_tid1_3/Z       CLKBUF_X3     Rise  0.1800 0.1110 0.0880             52.7227  54.8122  107.535           64      100      F    K        | 
|    inst2/my_reg_reg[5]/CK        DFF_X1        Rise  0.1800 0.0000 0.0880    -0.0030           0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1800 4.1800 | 
| library setup check                      | -0.0340 4.1460 | 
| data required time                       |  4.1460        | 
|                                          |                | 
| data required time                       |  4.1460        | 
| data arrival time                        | -0.3230        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  3.8250        | 
-------------------------------------------------------------


 Timing Path to inst2/my_reg_reg[6]/D 
  
 Path Start Point : A_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : inst2/my_reg_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1260 0.0290 0.0060 3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1260 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.2010 0.0750 0.0510 25.5189  36.0868  61.6058           38      100      F    K        | 
| Data Path:                                                                                                                              | 
|    A_reg[6]/CK              DFF_X1        Rise  0.2030 0.0020 0.0510          0.949653                                    F             | 
|    A_reg[6]/Q               DFF_X1        Rise  0.3230 0.1200 0.0280 1.87115  9.2491   11.1202           6       100      F             | 
|    inst2/write_data[6]                    Rise  0.3230 0.0000                                                                           | 
|    inst2/my_reg_reg[6]/D    DFF_X1        Rise  0.3230 0.0000 0.0280          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inst2/my_reg_reg[6]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.0000             2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                        Rise  0.0000 0.0000                                                                                       | 
|    inst1/CTS_L1_c_tid1_47/A      CLKBUF_X2     Rise  0.0000 0.0000 0.0000                      1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z      CLKBUF_X2     Rise  0.0410 0.0410 0.0230             1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                        Rise  0.0410 0.0000                                                                                       | 
|    inst2/clk_CTS_1_PP_0                        Rise  0.0410 0.0000                                                                                       | 
|    inst2/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0000 0.0230                      7.95918                                     FA            | 
|    inst2/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.0690 0.0280 0.0060             2.69956  1.24879  3.94835           1       100      FA   K        | 
|    inst2/CTS_L3_c_tid1_3/A       CLKBUF_X3     Rise  0.0690 0.0000 0.0060                      1.42116                                     F             | 
|    inst2/CTS_L3_c_tid1_3/Z       CLKBUF_X3     Rise  0.1800 0.1110 0.0880             52.7227  54.8122  107.535           64      100      F    K        | 
|    inst2/my_reg_reg[6]/CK        DFF_X1        Rise  0.1800 0.0000 0.0880    -0.0030           0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1800 4.1800 | 
| library setup check                      | -0.0340 4.1460 | 
| data required time                       |  4.1460        | 
|                                          |                | 
| data required time                       |  4.1460        | 
| data arrival time                        | -0.3230        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  3.8250        | 
-------------------------------------------------------------


 Timing Path to inst2/my_reg_reg[10]/D 
  
 Path Start Point : A_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : inst2/my_reg_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1260 0.0290 0.0060 3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1260 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.2010 0.0750 0.0510 25.5189  36.0868  61.6058           38      100      F    K        | 
| Data Path:                                                                                                                              | 
|    A_reg[10]/CK             DFF_X1        Rise  0.2030 0.0020 0.0510          0.949653                                    F             | 
|    A_reg[10]/Q              DFF_X1        Rise  0.3230 0.1200 0.0280 1.85481  9.2491   11.1039           6       100      F             | 
|    inst2/write_data[10]                   Rise  0.3230 0.0000                                                                           | 
|    inst2/my_reg_reg[10]/D   DFF_X1        Rise  0.3230 0.0000 0.0280          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inst2/my_reg_reg[10]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.0000             2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                        Rise  0.0000 0.0000                                                                                       | 
|    inst1/CTS_L1_c_tid1_47/A      CLKBUF_X2     Rise  0.0000 0.0000 0.0000                      1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z      CLKBUF_X2     Rise  0.0410 0.0410 0.0230             1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                        Rise  0.0410 0.0000                                                                                       | 
|    inst2/clk_CTS_1_PP_0                        Rise  0.0410 0.0000                                                                                       | 
|    inst2/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0000 0.0230                      7.95918                                     FA            | 
|    inst2/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.0690 0.0280 0.0060             2.69956  1.24879  3.94835           1       100      FA   K        | 
|    inst2/CTS_L3_c_tid1_3/A       CLKBUF_X3     Rise  0.0690 0.0000 0.0060                      1.42116                                     F             | 
|    inst2/CTS_L3_c_tid1_3/Z       CLKBUF_X3     Rise  0.1800 0.1110 0.0880             52.7227  54.8122  107.535           64      100      F    K        | 
|    inst2/my_reg_reg[10]/CK       DFF_X1        Rise  0.1800 0.0000 0.0880    -0.0030           0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1800 4.1800 | 
| library setup check                      | -0.0340 4.1460 | 
| data required time                       |  4.1460        | 
|                                          |                | 
| data required time                       |  4.1460        | 
| data arrival time                        | -0.3230        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  3.8250        | 
-------------------------------------------------------------


 Timing Path to inst2/my_reg_reg[12]/D 
  
 Path Start Point : A_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : inst2/my_reg_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000             2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                                       | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000                      1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250             1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                                       | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250                      1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260             3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0970 0.0010 0.0260                      7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1260 0.0290 0.0060             3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_9/A        CLKBUF_X3     Rise  0.1260 0.0000 0.0060                      1.42116                                     F             | 
|    CTS_L4_c_tid0_9/Z        CLKBUF_X3     Rise  0.1980 0.0720 0.0480             26.5487  30.3889  56.9376           32      100      F    K        | 
| Data Path:                                                                                                                                          | 
|    A_reg[12]/CK             DFF_X1        Rise  0.1990 0.0010 0.0480                      0.949653                                    F             | 
|    A_reg[12]/Q              DFF_X1        Rise  0.3210 0.1220 0.0300             2.70203  9.2491   11.9511           6       100      F             | 
|    inst2/write_data[12]                   Rise  0.3210 0.0000                                                                                       | 
|    inst2/my_reg_reg[12]/D   DFF_X1        Rise  0.3220 0.0010 0.0300    0.0010            1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inst2/my_reg_reg[12]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.0000             2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                        Rise  0.0000 0.0000                                                                                       | 
|    inst1/CTS_L1_c_tid1_47/A      CLKBUF_X2     Rise  0.0000 0.0000 0.0000                      1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z      CLKBUF_X2     Rise  0.0410 0.0410 0.0230             1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                        Rise  0.0410 0.0000                                                                                       | 
|    inst2/clk_CTS_1_PP_0                        Rise  0.0410 0.0000                                                                                       | 
|    inst2/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0000 0.0230                      7.95918                                     FA            | 
|    inst2/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.0690 0.0280 0.0060             2.69956  1.24879  3.94835           1       100      FA   K        | 
|    inst2/CTS_L3_c_tid1_3/A       CLKBUF_X3     Rise  0.0690 0.0000 0.0060                      1.42116                                     F             | 
|    inst2/CTS_L3_c_tid1_3/Z       CLKBUF_X3     Rise  0.1800 0.1110 0.0880             52.7227  54.8122  107.535           64      100      F    K        | 
|    inst2/my_reg_reg[12]/CK       DFF_X1        Rise  0.1800 0.0000 0.0880    -0.0030           0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1800 4.1800 | 
| library setup check                      | -0.0350 4.1450 | 
| data required time                       |  4.1450        | 
|                                          |                | 
| data required time                       |  4.1450        | 
| data arrival time                        | -0.3220        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  3.8250        | 
-------------------------------------------------------------


 Timing Path to inst2/my_reg_reg[9]/D 
  
 Path Start Point : A_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : inst2/my_reg_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1260 0.0290 0.0060 3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_9/A        CLKBUF_X3     Rise  0.1260 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_9/Z        CLKBUF_X3     Rise  0.1980 0.0720 0.0480 26.5487  30.3889  56.9376           32      100      F    K        | 
| Data Path:                                                                                                                              | 
|    A_reg[9]/CK              DFF_X1        Rise  0.2000 0.0020 0.0480          0.949653                                    F             | 
|    A_reg[9]/Q               DFF_X1        Rise  0.3220 0.1220 0.0300 2.74681  9.2491   11.9959           6       100      F             | 
|    inst2/write_data[9]                    Rise  0.3220 0.0000                                                                           | 
|    inst2/my_reg_reg[9]/D    DFF_X1        Rise  0.3220 0.0000 0.0300          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inst2/my_reg_reg[9]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.0000             2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                        Rise  0.0000 0.0000                                                                                       | 
|    inst1/CTS_L1_c_tid1_47/A      CLKBUF_X2     Rise  0.0000 0.0000 0.0000                      1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z      CLKBUF_X2     Rise  0.0410 0.0410 0.0230             1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                        Rise  0.0410 0.0000                                                                                       | 
|    inst2/clk_CTS_1_PP_0                        Rise  0.0410 0.0000                                                                                       | 
|    inst2/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0000 0.0230                      7.95918                                     FA            | 
|    inst2/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.0690 0.0280 0.0060             2.69956  1.24879  3.94835           1       100      FA   K        | 
|    inst2/CTS_L3_c_tid1_3/A       CLKBUF_X3     Rise  0.0690 0.0000 0.0060                      1.42116                                     F             | 
|    inst2/CTS_L3_c_tid1_3/Z       CLKBUF_X3     Rise  0.1800 0.1110 0.0880             52.7227  54.8122  107.535           64      100      F    K        | 
|    inst2/my_reg_reg[9]/CK        DFF_X1        Rise  0.1800 0.0000 0.0880    -0.0030           0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1800 4.1800 | 
| library setup check                      | -0.0350 4.1450 | 
| data required time                       |  4.1450        | 
|                                          |                | 
| data required time                       |  4.1450        | 
| data arrival time                        | -0.3220        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  3.8250        | 
-------------------------------------------------------------


 Timing Path to inst2/my_reg_reg[11]/D 
  
 Path Start Point : A_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : inst2/my_reg_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1260 0.0290 0.0060 3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_9/A        CLKBUF_X3     Rise  0.1260 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_9/Z        CLKBUF_X3     Rise  0.1980 0.0720 0.0480 26.5487  30.3889  56.9376           32      100      F    K        | 
| Data Path:                                                                                                                              | 
|    A_reg[11]/CK             DFF_X1        Rise  0.2000 0.0020 0.0480          0.949653                                    F             | 
|    A_reg[11]/Q              DFF_X1        Rise  0.3210 0.1210 0.0290 2.27552  9.2491   11.5246           6       100      F             | 
|    inst2/write_data[11]                   Rise  0.3210 0.0000                                                                           | 
|    inst2/my_reg_reg[11]/D   DFF_X1        Rise  0.3210 0.0000 0.0290          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inst2/my_reg_reg[11]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.0000             2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                        Rise  0.0000 0.0000                                                                                       | 
|    inst1/CTS_L1_c_tid1_47/A      CLKBUF_X2     Rise  0.0000 0.0000 0.0000                      1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z      CLKBUF_X2     Rise  0.0410 0.0410 0.0230             1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                        Rise  0.0410 0.0000                                                                                       | 
|    inst2/clk_CTS_1_PP_0                        Rise  0.0410 0.0000                                                                                       | 
|    inst2/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0000 0.0230                      7.95918                                     FA            | 
|    inst2/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.0690 0.0280 0.0060             2.69956  1.24879  3.94835           1       100      FA   K        | 
|    inst2/CTS_L3_c_tid1_3/A       CLKBUF_X3     Rise  0.0690 0.0000 0.0060                      1.42116                                     F             | 
|    inst2/CTS_L3_c_tid1_3/Z       CLKBUF_X3     Rise  0.1800 0.1110 0.0880             52.7227  54.8122  107.535           64      100      F    K        | 
|    inst2/my_reg_reg[11]/CK       DFF_X1        Rise  0.1800 0.0000 0.0880    -0.0030           0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1800 4.1800 | 
| library setup check                      | -0.0350 4.1450 | 
| data required time                       |  4.1450        | 
|                                          |                | 
| data required time                       |  4.1450        | 
| data arrival time                        | -0.3210        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  3.8260        | 
-------------------------------------------------------------


 Timing Path to inst2/my_reg_reg[14]/D 
  
 Path Start Point : A_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : inst2/my_reg_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1260 0.0290 0.0060 3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_9/A        CLKBUF_X3     Rise  0.1260 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_9/Z        CLKBUF_X3     Rise  0.1980 0.0720 0.0480 26.5487  30.3889  56.9376           32      100      F    K        | 
| Data Path:                                                                                                                              | 
|    A_reg[14]/CK             DFF_X1        Rise  0.2000 0.0020 0.0480          0.949653                                    F             | 
|    A_reg[14]/Q              DFF_X1        Rise  0.3210 0.1210 0.0290 2.14651  9.2491   11.3956           6       100      F             | 
|    inst2/write_data[14]                   Rise  0.3210 0.0000                                                                           | 
|    inst2/my_reg_reg[14]/D   DFF_X1        Rise  0.3210 0.0000 0.0290          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inst2/my_reg_reg[14]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.0000             2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                        Rise  0.0000 0.0000                                                                                       | 
|    inst1/CTS_L1_c_tid1_47/A      CLKBUF_X2     Rise  0.0000 0.0000 0.0000                      1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z      CLKBUF_X2     Rise  0.0410 0.0410 0.0230             1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                        Rise  0.0410 0.0000                                                                                       | 
|    inst2/clk_CTS_1_PP_0                        Rise  0.0410 0.0000                                                                                       | 
|    inst2/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0000 0.0230                      7.95918                                     FA            | 
|    inst2/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.0690 0.0280 0.0060             2.69956  1.24879  3.94835           1       100      FA   K        | 
|    inst2/CTS_L3_c_tid1_3/A       CLKBUF_X3     Rise  0.0690 0.0000 0.0060                      1.42116                                     F             | 
|    inst2/CTS_L3_c_tid1_3/Z       CLKBUF_X3     Rise  0.1800 0.1110 0.0880             52.7227  54.8122  107.535           64      100      F    K        | 
|    inst2/my_reg_reg[14]/CK       DFF_X1        Rise  0.1800 0.0000 0.0880    -0.0030           0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1800 4.1800 | 
| library setup check                      | -0.0350 4.1450 | 
| data required time                       |  4.1450        | 
|                                          |                | 
| data required time                       |  4.1450        | 
| data arrival time                        | -0.3210        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  3.8260        | 
-------------------------------------------------------------


 Timing Path to inst2/my_reg_reg[15]/D 
  
 Path Start Point : A_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : inst2/my_reg_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1260 0.0290 0.0060 3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_9/A        CLKBUF_X3     Rise  0.1260 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_9/Z        CLKBUF_X3     Rise  0.1980 0.0720 0.0480 26.5487  30.3889  56.9376           32      100      F    K        | 
| Data Path:                                                                                                                              | 
|    A_reg[15]/CK             DFF_X1        Rise  0.2000 0.0020 0.0480          0.949653                                    F             | 
|    A_reg[15]/Q              DFF_X1        Rise  0.3210 0.1210 0.0290 2.41555  9.2491   11.6647           6       100      F             | 
|    inst2/write_data[15]                   Rise  0.3210 0.0000                                                                           | 
|    inst2/my_reg_reg[15]/D   DFF_X1        Rise  0.3210 0.0000 0.0290          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inst2/my_reg_reg[15]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.0000             2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                        Rise  0.0000 0.0000                                                                                       | 
|    inst1/CTS_L1_c_tid1_47/A      CLKBUF_X2     Rise  0.0000 0.0000 0.0000                      1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z      CLKBUF_X2     Rise  0.0410 0.0410 0.0230             1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                        Rise  0.0410 0.0000                                                                                       | 
|    inst2/clk_CTS_1_PP_0                        Rise  0.0410 0.0000                                                                                       | 
|    inst2/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0000 0.0230                      7.95918                                     FA            | 
|    inst2/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.0690 0.0280 0.0060             2.69956  1.24879  3.94835           1       100      FA   K        | 
|    inst2/CTS_L3_c_tid1_3/A       CLKBUF_X3     Rise  0.0690 0.0000 0.0060                      1.42116                                     F             | 
|    inst2/CTS_L3_c_tid1_3/Z       CLKBUF_X3     Rise  0.1800 0.1110 0.0880             52.7227  54.8122  107.535           64      100      F    K        | 
|    inst2/my_reg_reg[15]/CK       DFF_X1        Rise  0.1800 0.0000 0.0880    -0.0030           0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1800 4.1800 | 
| library setup check                      | -0.0350 4.1450 | 
| data required time                       |  4.1450        | 
|                                          |                | 
| data required time                       |  4.1450        | 
| data arrival time                        | -0.3210        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  3.8260        | 
-------------------------------------------------------------


 Timing Path to inst2/my_reg_reg[16]/D 
  
 Path Start Point : A_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : inst2/my_reg_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1260 0.0290 0.0060 3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_9/A        CLKBUF_X3     Rise  0.1260 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_9/Z        CLKBUF_X3     Rise  0.1980 0.0720 0.0480 26.5487  30.3889  56.9376           32      100      F    K        | 
| Data Path:                                                                                                                              | 
|    A_reg[16]/CK             DFF_X1        Rise  0.2000 0.0020 0.0480          0.949653                                    F             | 
|    A_reg[16]/Q              DFF_X1        Rise  0.3210 0.1210 0.0300 2.45186  9.2491   11.701            6       100      F             | 
|    inst2/write_data[16]                   Rise  0.3210 0.0000                                                                           | 
|    inst2/my_reg_reg[16]/D   DFF_X1        Rise  0.3210 0.0000 0.0300          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inst2/my_reg_reg[16]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.0000             2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                        Rise  0.0000 0.0000                                                                                       | 
|    inst1/CTS_L1_c_tid1_47/A      CLKBUF_X2     Rise  0.0000 0.0000 0.0000                      1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z      CLKBUF_X2     Rise  0.0410 0.0410 0.0230             1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                        Rise  0.0410 0.0000                                                                                       | 
|    inst2/clk_CTS_1_PP_0                        Rise  0.0410 0.0000                                                                                       | 
|    inst2/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0000 0.0230                      7.95918                                     FA            | 
|    inst2/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.0690 0.0280 0.0060             2.69956  1.24879  3.94835           1       100      FA   K        | 
|    inst2/CTS_L3_c_tid1_3/A       CLKBUF_X3     Rise  0.0690 0.0000 0.0060                      1.42116                                     F             | 
|    inst2/CTS_L3_c_tid1_3/Z       CLKBUF_X3     Rise  0.1800 0.1110 0.0880             52.7227  54.8122  107.535           64      100      F    K        | 
|    inst2/my_reg_reg[16]/CK       DFF_X1        Rise  0.1810 0.0010 0.0880    -0.0030           0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1810 4.1810 | 
| library setup check                      | -0.0350 4.1460 | 
| data required time                       |  4.1460        | 
|                                          |                | 
| data required time                       |  4.1460        | 
| data arrival time                        | -0.3210        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  3.8270        | 
-------------------------------------------------------------


 Timing Path to q0_reg/D 
  
 Path Start Point : l8_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : q0_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1260 0.0290 0.0060 3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_9/A        CLKBUF_X3     Rise  0.1260 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_9/Z        CLKBUF_X3     Rise  0.1980 0.0720 0.0480 26.5487  30.3889  56.9376           32      100      F    K        | 
| Data Path:                                                                                                                              | 
|    l8_reg[0]/CK             DFF_X1        Rise  0.2000 0.0020 0.0480          0.949653                                    F             | 
|    l8_reg[0]/Q              DFF_X1        Rise  0.3030 0.1030 0.0120 0.730076 2.84052  3.5706            2       100      F             | 
|    i_0_1_124/A              INV_X1        Rise  0.3030 0.0000 0.0120          1.70023                                                   | 
|    i_0_1_124/ZN             INV_X1        Fall  0.3210 0.0180 0.0110 0.954112 7.65106  8.60518           4       100                    | 
|    i_0_1_118/A1             NOR2_X1       Fall  0.3210 0.0000 0.0110          1.41309                                                   | 
|    i_0_1_118/ZN             NOR2_X1       Rise  0.3440 0.0230 0.0140 0.268708 1.14029  1.409             1       100                    | 
|    q0_reg/D                 DFF_X1        Rise  0.3440 0.0000 0.0140          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to q0_reg/CK 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0410 0.0410 0.0230 1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0410 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0410 0.0000 0.0230          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0920 0.0510 0.0240 3.24858  15.1074  18.356            3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0930 0.0010 0.0240          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1220 0.0290 0.0060 3.14585  2.49758  5.64343           2       100      FA   K        | 
|    CTS_L4_c_tid0_7/A        CLKBUF_X3     Rise  0.1220 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_7/Z        CLKBUF_X3     Rise  0.1940 0.0720 0.0490 25.519   32.5447  58.0637           38      100      F    K        | 
|    q0_reg/CK                DFF_X1        Rise  0.1960 0.0020 0.0490          0.949653                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1960 4.1960 | 
| library setup check                      | -0.0280 4.1680 | 
| data required time                       |  4.1680        | 
|                                          |                | 
| data required time                       |  4.1680        | 
| data arrival time                        | -0.3440        | 
| pessimism                                |  0.0040        | 
|                                          |                | 
| slack                                    |  3.8280        | 
-------------------------------------------------------------


 Timing Path to inst2/my_reg_reg[29]/D 
  
 Path Start Point : A_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : inst2/my_reg_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1260 0.0290 0.0060 3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_9/A        CLKBUF_X3     Rise  0.1260 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_9/Z        CLKBUF_X3     Rise  0.1980 0.0720 0.0480 26.5487  30.3889  56.9376           32      100      F    K        | 
| Data Path:                                                                                                                              | 
|    A_reg[29]/CK             DFF_X1        Rise  0.2000 0.0020 0.0480          0.949653                                    F             | 
|    A_reg[29]/Q              DFF_X1        Rise  0.3210 0.1210 0.0290 2.41767  9.2491   11.6668           6       100      F             | 
|    inst2/write_data[29]                   Rise  0.3210 0.0000                                                                           | 
|    inst2/my_reg_reg[29]/D   DFF_X1        Rise  0.3210 0.0000 0.0290          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inst2/my_reg_reg[29]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.0000             2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                        Rise  0.0000 0.0000                                                                                       | 
|    inst1/CTS_L1_c_tid1_47/A      CLKBUF_X2     Rise  0.0000 0.0000 0.0000                      1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z      CLKBUF_X2     Rise  0.0410 0.0410 0.0230             1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                        Rise  0.0410 0.0000                                                                                       | 
|    inst2/clk_CTS_1_PP_0                        Rise  0.0410 0.0000                                                                                       | 
|    inst2/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0000 0.0230                      7.95918                                     FA            | 
|    inst2/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.0690 0.0280 0.0060             2.69956  1.24879  3.94835           1       100      FA   K        | 
|    inst2/CTS_L3_c_tid1_3/A       CLKBUF_X3     Rise  0.0690 0.0000 0.0060                      1.42116                                     F             | 
|    inst2/CTS_L3_c_tid1_3/Z       CLKBUF_X3     Rise  0.1800 0.1110 0.0880             52.7227  54.8122  107.535           64      100      F    K        | 
|    inst2/my_reg_reg[29]/CK       DFF_X1        Rise  0.1820 0.0020 0.0880    -0.0030           0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1820 4.1820 | 
| library setup check                      | -0.0350 4.1470 | 
| data required time                       |  4.1470        | 
|                                          |                | 
| data required time                       |  4.1470        | 
| data arrival time                        | -0.3210        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  3.8280        | 
-------------------------------------------------------------


 Timing Path to inst2/my_reg_reg[13]/D 
  
 Path Start Point : A_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : inst2/my_reg_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1260 0.0290 0.0060 3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_9/A        CLKBUF_X3     Rise  0.1260 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_9/Z        CLKBUF_X3     Rise  0.1980 0.0720 0.0480 26.5487  30.3889  56.9376           32      100      F    K        | 
| Data Path:                                                                                                                              | 
|    A_reg[13]/CK             DFF_X1        Rise  0.2000 0.0020 0.0480          0.949653                                    F             | 
|    A_reg[13]/Q              DFF_X1        Rise  0.3200 0.1200 0.0280 1.93093  9.2491   11.18             6       100      F             | 
|    inst2/write_data[13]                   Rise  0.3200 0.0000                                                                           | 
|    inst2/my_reg_reg[13]/D   DFF_X1        Rise  0.3200 0.0000 0.0280          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inst2/my_reg_reg[13]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.0000             2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                        Rise  0.0000 0.0000                                                                                       | 
|    inst1/CTS_L1_c_tid1_47/A      CLKBUF_X2     Rise  0.0000 0.0000 0.0000                      1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z      CLKBUF_X2     Rise  0.0410 0.0410 0.0230             1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                        Rise  0.0410 0.0000                                                                                       | 
|    inst2/clk_CTS_1_PP_0                        Rise  0.0410 0.0000                                                                                       | 
|    inst2/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0000 0.0230                      7.95918                                     FA            | 
|    inst2/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.0690 0.0280 0.0060             2.69956  1.24879  3.94835           1       100      FA   K        | 
|    inst2/CTS_L3_c_tid1_3/A       CLKBUF_X3     Rise  0.0690 0.0000 0.0060                      1.42116                                     F             | 
|    inst2/CTS_L3_c_tid1_3/Z       CLKBUF_X3     Rise  0.1800 0.1110 0.0880             52.7227  54.8122  107.535           64      100      F    K        | 
|    inst2/my_reg_reg[13]/CK       DFF_X1        Rise  0.1800 0.0000 0.0880    -0.0030           0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1800 4.1800 | 
| library setup check                      | -0.0340 4.1460 | 
| data required time                       |  4.1460        | 
|                                          |                | 
| data required time                       |  4.1460        | 
| data arrival time                        | -0.3200        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  3.8280        | 
-------------------------------------------------------------


 Timing Path to inst2/my_reg_reg[25]/D 
  
 Path Start Point : A_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : inst2/my_reg_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1260 0.0290 0.0060 3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_9/A        CLKBUF_X3     Rise  0.1260 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_9/Z        CLKBUF_X3     Rise  0.1980 0.0720 0.0480 26.5487  30.3889  56.9376           32      100      F    K        | 
| Data Path:                                                                                                                              | 
|    A_reg[25]/CK             DFF_X1        Rise  0.2000 0.0020 0.0480          0.949653                                    F             | 
|    A_reg[25]/Q              DFF_X1        Rise  0.3200 0.1200 0.0280 1.79346  9.2491   11.0426           6       100      F             | 
|    inst2/write_data[25]                   Rise  0.3200 0.0000                                                                           | 
|    inst2/my_reg_reg[25]/D   DFF_X1        Rise  0.3200 0.0000 0.0280          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inst2/my_reg_reg[25]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.0000             2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                        Rise  0.0000 0.0000                                                                                       | 
|    inst1/CTS_L1_c_tid1_47/A      CLKBUF_X2     Rise  0.0000 0.0000 0.0000                      1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z      CLKBUF_X2     Rise  0.0410 0.0410 0.0230             1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                        Rise  0.0410 0.0000                                                                                       | 
|    inst2/clk_CTS_1_PP_0                        Rise  0.0410 0.0000                                                                                       | 
|    inst2/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0000 0.0230                      7.95918                                     FA            | 
|    inst2/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.0690 0.0280 0.0060             2.69956  1.24879  3.94835           1       100      FA   K        | 
|    inst2/CTS_L3_c_tid1_3/A       CLKBUF_X3     Rise  0.0690 0.0000 0.0060                      1.42116                                     F             | 
|    inst2/CTS_L3_c_tid1_3/Z       CLKBUF_X3     Rise  0.1800 0.1110 0.0880             52.7227  54.8122  107.535           64      100      F    K        | 
|    inst2/my_reg_reg[25]/CK       DFF_X1        Rise  0.1800 0.0000 0.0880    -0.0030           0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1800 4.1800 | 
| library setup check                      | -0.0340 4.1460 | 
| data required time                       |  4.1460        | 
|                                          |                | 
| data required time                       |  4.1460        | 
| data arrival time                        | -0.3200        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  3.8280        | 
-------------------------------------------------------------


 Timing Path to inst2/my_reg_reg[26]/D 
  
 Path Start Point : A_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : inst2/my_reg_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1260 0.0290 0.0060 3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_9/A        CLKBUF_X3     Rise  0.1260 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_9/Z        CLKBUF_X3     Rise  0.1980 0.0720 0.0480 26.5487  30.3889  56.9376           32      100      F    K        | 
| Data Path:                                                                                                                              | 
|    A_reg[26]/CK             DFF_X1        Rise  0.2000 0.0020 0.0480          0.949653                                    F             | 
|    A_reg[26]/Q              DFF_X1        Rise  0.3200 0.1200 0.0280 1.70573  9.2491   10.9548           6       100      F             | 
|    inst2/write_data[26]                   Rise  0.3200 0.0000                                                                           | 
|    inst2/my_reg_reg[26]/D   DFF_X1        Rise  0.3200 0.0000 0.0280          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inst2/my_reg_reg[26]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.0000             2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                        Rise  0.0000 0.0000                                                                                       | 
|    inst1/CTS_L1_c_tid1_47/A      CLKBUF_X2     Rise  0.0000 0.0000 0.0000                      1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z      CLKBUF_X2     Rise  0.0410 0.0410 0.0230             1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                        Rise  0.0410 0.0000                                                                                       | 
|    inst2/clk_CTS_1_PP_0                        Rise  0.0410 0.0000                                                                                       | 
|    inst2/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0000 0.0230                      7.95918                                     FA            | 
|    inst2/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.0690 0.0280 0.0060             2.69956  1.24879  3.94835           1       100      FA   K        | 
|    inst2/CTS_L3_c_tid1_3/A       CLKBUF_X3     Rise  0.0690 0.0000 0.0060                      1.42116                                     F             | 
|    inst2/CTS_L3_c_tid1_3/Z       CLKBUF_X3     Rise  0.1800 0.1110 0.0880             52.7227  54.8122  107.535           64      100      F    K        | 
|    inst2/my_reg_reg[26]/CK       DFF_X1        Rise  0.1800 0.0000 0.0880    -0.0030           0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1800 4.1800 | 
| library setup check                      | -0.0340 4.1460 | 
| data required time                       |  4.1460        | 
|                                          |                | 
| data required time                       |  4.1460        | 
| data arrival time                        | -0.3200        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  3.8280        | 
-------------------------------------------------------------


 Timing Path to inst2/my_reg_reg[22]/D 
  
 Path Start Point : A_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : inst2/my_reg_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1260 0.0290 0.0060 3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_9/A        CLKBUF_X3     Rise  0.1260 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_9/Z        CLKBUF_X3     Rise  0.1980 0.0720 0.0480 26.5487  30.3889  56.9376           32      100      F    K        | 
| Data Path:                                                                                                                              | 
|    A_reg[22]/CK             DFF_X1        Rise  0.1990 0.0010 0.0480          0.949653                                    F             | 
|    A_reg[22]/Q              DFF_X1        Rise  0.3190 0.1200 0.0290 2.02282  9.2491   11.2719           6       100      F             | 
|    inst2/write_data[22]                   Rise  0.3190 0.0000                                                                           | 
|    inst2/my_reg_reg[22]/D   DFF_X1        Rise  0.3190 0.0000 0.0290          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inst2/my_reg_reg[22]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.0000             2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                        Rise  0.0000 0.0000                                                                                       | 
|    inst1/CTS_L1_c_tid1_47/A      CLKBUF_X2     Rise  0.0000 0.0000 0.0000                      1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z      CLKBUF_X2     Rise  0.0410 0.0410 0.0230             1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                        Rise  0.0410 0.0000                                                                                       | 
|    inst2/clk_CTS_1_PP_0                        Rise  0.0410 0.0000                                                                                       | 
|    inst2/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0000 0.0230                      7.95918                                     FA            | 
|    inst2/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.0690 0.0280 0.0060             2.69956  1.24879  3.94835           1       100      FA   K        | 
|    inst2/CTS_L3_c_tid1_3/A       CLKBUF_X3     Rise  0.0690 0.0000 0.0060                      1.42116                                     F             | 
|    inst2/CTS_L3_c_tid1_3/Z       CLKBUF_X3     Rise  0.1800 0.1110 0.0880             52.7227  54.8122  107.535           64      100      F    K        | 
|    inst2/my_reg_reg[22]/CK       DFF_X1        Rise  0.1800 0.0000 0.0880    -0.0030           0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1800 4.1800 | 
| library setup check                      | -0.0350 4.1450 | 
| data required time                       |  4.1450        | 
|                                          |                | 
| data required time                       |  4.1450        | 
| data arrival time                        | -0.3190        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  3.8280        | 
-------------------------------------------------------------


 Timing Path to inst2/my_reg_reg[17]/D 
  
 Path Start Point : A_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : inst2/my_reg_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1260 0.0290 0.0060 3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_9/A        CLKBUF_X3     Rise  0.1260 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_9/Z        CLKBUF_X3     Rise  0.1980 0.0720 0.0480 26.5487  30.3889  56.9376           32      100      F    K        | 
| Data Path:                                                                                                                              | 
|    A_reg[17]/CK             DFF_X1        Rise  0.2000 0.0020 0.0480          0.949653                                    F             | 
|    A_reg[17]/Q              DFF_X1        Rise  0.3200 0.1200 0.0280 1.92387  9.2491   11.173            6       100      F             | 
|    inst2/write_data[17]                   Rise  0.3200 0.0000                                                                           | 
|    inst2/my_reg_reg[17]/D   DFF_X1        Rise  0.3200 0.0000 0.0280          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inst2/my_reg_reg[17]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.0000             2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                        Rise  0.0000 0.0000                                                                                       | 
|    inst1/CTS_L1_c_tid1_47/A      CLKBUF_X2     Rise  0.0000 0.0000 0.0000                      1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z      CLKBUF_X2     Rise  0.0410 0.0410 0.0230             1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                        Rise  0.0410 0.0000                                                                                       | 
|    inst2/clk_CTS_1_PP_0                        Rise  0.0410 0.0000                                                                                       | 
|    inst2/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0000 0.0230                      7.95918                                     FA            | 
|    inst2/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.0690 0.0280 0.0060             2.69956  1.24879  3.94835           1       100      FA   K        | 
|    inst2/CTS_L3_c_tid1_3/A       CLKBUF_X3     Rise  0.0690 0.0000 0.0060                      1.42116                                     F             | 
|    inst2/CTS_L3_c_tid1_3/Z       CLKBUF_X3     Rise  0.1800 0.1110 0.0880             52.7227  54.8122  107.535           64      100      F    K        | 
|    inst2/my_reg_reg[17]/CK       DFF_X1        Rise  0.1810 0.0010 0.0880    -0.0030           0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1810 4.1810 | 
| library setup check                      | -0.0340 4.1470 | 
| data required time                       |  4.1470        | 
|                                          |                | 
| data required time                       |  4.1470        | 
| data arrival time                        | -0.3200        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  3.8290        | 
-------------------------------------------------------------


 Timing Path to inst2/my_reg_reg[20]/D 
  
 Path Start Point : A_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : inst2/my_reg_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1260 0.0290 0.0060 3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_9/A        CLKBUF_X3     Rise  0.1260 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_9/Z        CLKBUF_X3     Rise  0.1980 0.0720 0.0480 26.5487  30.3889  56.9376           32      100      F    K        | 
| Data Path:                                                                                                                              | 
|    A_reg[20]/CK             DFF_X1        Rise  0.2000 0.0020 0.0480          0.949653                                    F             | 
|    A_reg[20]/Q              DFF_X1        Rise  0.3200 0.1200 0.0280 1.79751  9.2491   11.0466           6       100      F             | 
|    inst2/write_data[20]                   Rise  0.3200 0.0000                                                                           | 
|    inst2/my_reg_reg[20]/D   DFF_X1        Rise  0.3200 0.0000 0.0280          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inst2/my_reg_reg[20]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.0000             2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                        Rise  0.0000 0.0000                                                                                       | 
|    inst1/CTS_L1_c_tid1_47/A      CLKBUF_X2     Rise  0.0000 0.0000 0.0000                      1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z      CLKBUF_X2     Rise  0.0410 0.0410 0.0230             1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                        Rise  0.0410 0.0000                                                                                       | 
|    inst2/clk_CTS_1_PP_0                        Rise  0.0410 0.0000                                                                                       | 
|    inst2/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0000 0.0230                      7.95918                                     FA            | 
|    inst2/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.0690 0.0280 0.0060             2.69956  1.24879  3.94835           1       100      FA   K        | 
|    inst2/CTS_L3_c_tid1_3/A       CLKBUF_X3     Rise  0.0690 0.0000 0.0060                      1.42116                                     F             | 
|    inst2/CTS_L3_c_tid1_3/Z       CLKBUF_X3     Rise  0.1800 0.1110 0.0880             52.7227  54.8122  107.535           64      100      F    K        | 
|    inst2/my_reg_reg[20]/CK       DFF_X1        Rise  0.1810 0.0010 0.0880    -0.0030           0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1810 4.1810 | 
| library setup check                      | -0.0340 4.1470 | 
| data required time                       |  4.1470        | 
|                                          |                | 
| data required time                       |  4.1470        | 
| data arrival time                        | -0.3200        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  3.8290        | 
-------------------------------------------------------------


 Timing Path to inst2/my_reg_reg[27]/D 
  
 Path Start Point : A_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : inst2/my_reg_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1260 0.0290 0.0060 3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_9/A        CLKBUF_X3     Rise  0.1260 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_9/Z        CLKBUF_X3     Rise  0.1980 0.0720 0.0480 26.5487  30.3889  56.9376           32      100      F    K        | 
| Data Path:                                                                                                                              | 
|    A_reg[27]/CK             DFF_X1        Rise  0.2000 0.0020 0.0480          0.949653                                    F             | 
|    A_reg[27]/Q              DFF_X1        Rise  0.3200 0.1200 0.0290 2.04301  9.2491   11.2921           6       100      F             | 
|    inst2/write_data[27]                   Rise  0.3200 0.0000                                                                           | 
|    inst2/my_reg_reg[27]/D   DFF_X1        Rise  0.3200 0.0000 0.0290          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inst2/my_reg_reg[27]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.0000             2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                        Rise  0.0000 0.0000                                                                                       | 
|    inst1/CTS_L1_c_tid1_47/A      CLKBUF_X2     Rise  0.0000 0.0000 0.0000                      1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z      CLKBUF_X2     Rise  0.0410 0.0410 0.0230             1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                        Rise  0.0410 0.0000                                                                                       | 
|    inst2/clk_CTS_1_PP_0                        Rise  0.0410 0.0000                                                                                       | 
|    inst2/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0000 0.0230                      7.95918                                     FA            | 
|    inst2/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.0690 0.0280 0.0060             2.69956  1.24879  3.94835           1       100      FA   K        | 
|    inst2/CTS_L3_c_tid1_3/A       CLKBUF_X3     Rise  0.0690 0.0000 0.0060                      1.42116                                     F             | 
|    inst2/CTS_L3_c_tid1_3/Z       CLKBUF_X3     Rise  0.1800 0.1110 0.0880             52.7227  54.8122  107.535           64      100      F    K        | 
|    inst2/my_reg_reg[27]/CK       DFF_X1        Rise  0.1820 0.0020 0.0880    -0.0030           0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1820 4.1820 | 
| library setup check                      | -0.0350 4.1470 | 
| data required time                       |  4.1470        | 
|                                          |                | 
| data required time                       |  4.1470        | 
| data arrival time                        | -0.3200        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  3.8290        | 
-------------------------------------------------------------


 Timing Path to inst2/my_reg_reg[24]/D 
  
 Path Start Point : A_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : inst2/my_reg_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1260 0.0290 0.0060 3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_9/A        CLKBUF_X3     Rise  0.1260 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_9/Z        CLKBUF_X3     Rise  0.1980 0.0720 0.0480 26.5487  30.3889  56.9376           32      100      F    K        | 
| Data Path:                                                                                                                              | 
|    A_reg[24]/CK             DFF_X1        Rise  0.1990 0.0010 0.0480          0.949653                                    F             | 
|    A_reg[24]/Q              DFF_X1        Rise  0.3190 0.1200 0.0280 1.95003  9.2491   11.1991           6       100      F             | 
|    inst2/write_data[24]                   Rise  0.3190 0.0000                                                                           | 
|    inst2/my_reg_reg[24]/D   DFF_X1        Rise  0.3190 0.0000 0.0280          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inst2/my_reg_reg[24]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.0000             2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                        Rise  0.0000 0.0000                                                                                       | 
|    inst1/CTS_L1_c_tid1_47/A      CLKBUF_X2     Rise  0.0000 0.0000 0.0000                      1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z      CLKBUF_X2     Rise  0.0410 0.0410 0.0230             1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                        Rise  0.0410 0.0000                                                                                       | 
|    inst2/clk_CTS_1_PP_0                        Rise  0.0410 0.0000                                                                                       | 
|    inst2/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0000 0.0230                      7.95918                                     FA            | 
|    inst2/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.0690 0.0280 0.0060             2.69956  1.24879  3.94835           1       100      FA   K        | 
|    inst2/CTS_L3_c_tid1_3/A       CLKBUF_X3     Rise  0.0690 0.0000 0.0060                      1.42116                                     F             | 
|    inst2/CTS_L3_c_tid1_3/Z       CLKBUF_X3     Rise  0.1800 0.1110 0.0880             52.7227  54.8122  107.535           64      100      F    K        | 
|    inst2/my_reg_reg[24]/CK       DFF_X1        Rise  0.1800 0.0000 0.0880    -0.0030           0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1800 4.1800 | 
| library setup check                      | -0.0340 4.1460 | 
| data required time                       |  4.1460        | 
|                                          |                | 
| data required time                       |  4.1460        | 
| data arrival time                        | -0.3190        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  3.8290        | 
-------------------------------------------------------------


 Timing Path to inst2/my_reg_reg[28]/D 
  
 Path Start Point : A_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : inst2/my_reg_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                    Rise  0.0000 0.0000 0.0000 2.48867  1.40591  3.89459           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                   Rise  0.0000 0.0000                                                                           | 
|    inst1/CTS_L1_c_tid1_47/A CLKBUF_X2     Rise  0.0000 0.0000 0.0000          1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z CLKBUF_X2     Rise  0.0430 0.0430 0.0250 1.50854  17.3243  18.8328           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                   Rise  0.0430 0.0000                                                                           | 
|    CTS_L2_c_tid1_119/A      CLKBUF_X2     Rise  0.0430 0.0000 0.0250          1.40591                                     F             | 
|    CTS_L2_c_tid1_119/Z      CLKBUF_X2     Rise  0.0960 0.0530 0.0260 3.24858  16.6982  19.9468           3       100      F    K        | 
|    clk_gate_A_reg__0/CK     CLKGATETST_X8 Rise  0.0970 0.0010 0.0260          7.95918                                     FA            | 
|    clk_gate_A_reg__0/GCK    CLKGATETST_X8 Rise  0.1260 0.0290 0.0060 3.14585  2.84232  5.98818           2       100      FA   K        | 
|    CTS_L4_c_tid0_9/A        CLKBUF_X3     Rise  0.1260 0.0000 0.0060          1.42116                                     F             | 
|    CTS_L4_c_tid0_9/Z        CLKBUF_X3     Rise  0.1980 0.0720 0.0480 26.5487  30.3889  56.9376           32      100      F    K        | 
| Data Path:                                                                                                                              | 
|    A_reg[28]/CK             DFF_X1        Rise  0.2000 0.0020 0.0480          0.949653                                    F             | 
|    A_reg[28]/Q              DFF_X1        Rise  0.3200 0.1200 0.0280 1.84388  9.2491   11.093            6       100      F             | 
|    inst2/write_data[28]                   Rise  0.3200 0.0000                                                                           | 
|    inst2/my_reg_reg[28]/D   DFF_X1        Rise  0.3200 0.0000 0.0280          1.14029                                     F             | 
-------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to inst2/my_reg_reg[28]/CK 


------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell          Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                         Rise  0.0000 0.0000 0.0000             2.48867  1.23817  3.72684           1       100      c    K        | 
|    inst1/clk_CTS_1_PP_1                        Rise  0.0000 0.0000                                                                                       | 
|    inst1/CTS_L1_c_tid1_47/A      CLKBUF_X2     Rise  0.0000 0.0000 0.0000                      1.40591                                     F             | 
|    inst1/CTS_L1_c_tid1_47/Z      CLKBUF_X2     Rise  0.0410 0.0410 0.0230             1.50854  15.6464  17.1549           3       100      F    K        | 
|    inst1/clk_CTS_1_PP_0                        Rise  0.0410 0.0000                                                                                       | 
|    inst2/clk_CTS_1_PP_0                        Rise  0.0410 0.0000                                                                                       | 
|    inst2/clk_gate_my_reg_reg/CK  CLKGATETST_X8 Rise  0.0410 0.0000 0.0230                      7.95918                                     FA            | 
|    inst2/clk_gate_my_reg_reg/GCK CLKGATETST_X8 Rise  0.0690 0.0280 0.0060             2.69956  1.24879  3.94835           1       100      FA   K        | 
|    inst2/CTS_L3_c_tid1_3/A       CLKBUF_X3     Rise  0.0690 0.0000 0.0060                      1.42116                                     F             | 
|    inst2/CTS_L3_c_tid1_3/Z       CLKBUF_X3     Rise  0.1800 0.1110 0.0880             52.7227  54.8122  107.535           64      100      F    K        | 
|    inst2/my_reg_reg[28]/CK       DFF_X1        Rise  0.1820 0.0020 0.0880    -0.0030           0.949653                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  4.0000 4.0000 | 
| target clock propagated network latency  |  0.1820 4.1820 | 
| library setup check                      | -0.0340 4.1480 | 
| data required time                       |  4.1480        | 
|                                          |                | 
| data required time                       |  4.1480        | 
| data arrival time                        | -0.3200        | 
| pessimism                                |  0.0020        | 
|                                          |                | 
| slack                                    |  3.8300        | 
-------------------------------------------------------------


info UI33: performed report_timing for 1 sec (CPU time: 1 sec; MEM: RSS - 465M, CVMEM - 1836M, PVMEM - 2639M)
