# do seguidor_mealy_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet work rtl_work 
# Copying C:/altera/15.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:/altera/15.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/ANDREA/Desktop/LAB07/EP2/seguidor_mealy.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:07:44 on Nov 09,2020
# vcom -reportprogress 300 -93 -work work C:/Users/ANDREA/Desktop/LAB07/EP2/seguidor_mealy.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity seguidor_mealy
# -- Compiling architecture logic of seguidor_mealy
# End time: 22:07:44 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/ANDREA/Desktop/LAB07/EP2/simulation/modelsim/seguidor_mealy.vht}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:07:44 on Nov 09,2020
# vcom -reportprogress 300 -93 -work work C:/Users/ANDREA/Desktop/LAB07/EP2/simulation/modelsim/seguidor_mealy.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity seguidor_mealy_vhd_tst
# -- Compiling architecture seguidor_mealy_arch of seguidor_mealy_vhd_tst
# End time: 22:07:45 on Nov 09,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  seguidor_mealy_vhd_tst
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" seguidor_mealy_vhd_tst 
# Start time: 22:07:45 on Nov 09,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.seguidor_mealy_vhd_tst(seguidor_mealy_arch)
# Loading work.seguidor_mealy(logic)
# 
# do C:/Users/ANDREA/Desktop/LAB07/EP2/start.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {../../seguidor_mealy.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:07:47 on Nov 09,2020
# vcom -reportprogress 300 -93 -work work ../../seguidor_mealy.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity seguidor_mealy
# -- Compiling architecture logic of seguidor_mealy
# End time: 22:07:47 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {seguidor_mealy.vht}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 22:07:47 on Nov 09,2020
# vcom -reportprogress 300 -93 -work work seguidor_mealy.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity seguidor_mealy_vhd_tst
# -- Compiling architecture seguidor_mealy_arch of seguidor_mealy_vhd_tst
# End time: 22:07:47 on Nov 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  seguidor_mealy_vhd_tst
# End time: 22:07:48 on Nov 09,2020, Elapsed time: 0:00:03
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" seguidor_mealy_vhd_tst 
# Start time: 22:07:48 on Nov 09,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.seguidor_mealy_vhd_tst(seguidor_mealy_arch)
# Loading work.seguidor_mealy(logic)
# 
#add wave *
# do wave.do
# onerror {resume}
# quietly WaveActivateNextPane {} 0
# add wave -noupdate -divider Entradas
# add wave -noupdate /seguidor_mealy_vhd_tst/clk
# add wave -noupdate /seguidor_mealy_vhd_tst/reset_n
# add wave -noupdate /seguidor_mealy_vhd_tst/P
# add wave -noupdate /seguidor_mealy_vhd_tst/L
# add wave -noupdate /seguidor_mealy_vhd_tst/R
# add wave -noupdate -divider Señales
# add wave -noupdate /seguidor_mealy_vhd_tst/i1/estado_presente
# add wave -noupdate /seguidor_mealy_vhd_tst/i1/estado_siguiente
# add wave -noupdate -divider Salidas
# add wave -noupdate /seguidor_mealy_vhd_tst/M1a
# add wave -noupdate /seguidor_mealy_vhd_tst/M2a
# add wave -noupdate /seguidor_mealy_vhd_tst/M2l
# add wave -noupdate /seguidor_mealy_vhd_tst/M2r
# TreeUpdate [SetDefaultTree]
# WaveRestoreCursors {{Cursor 1} {0 ps} 0}
# quietly wave cursor active 1
# configure wave -namecolwidth 150
# configure wave -valuecolwidth 50
# configure wave -justifyvalue left
# configure wave -signalnamewidth 1
# configure wave -snapdistance 10
# configure wave -datasetprefix 0
# configure wave -rowmargin 4
# configure wave -childrowmargin 2
# configure wave -gridoffset 0
# configure wave -gridperiod 1
# configure wave -griddelta 40
# configure wave -timeline 0
# configure wave -timelineunits ps
# update
# WaveRestoreZoom {0 ps} {315 ns}
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 300 ns
# End time: 22:09:04 on Nov 09,2020, Elapsed time: 0:01:16
# Errors: 0, Warnings: 0
