INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PL/Workspace Git Hub/Assignment1-474A/Assignment1.srcs/sources_1/new/SHR.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHR
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PL/Workspace Git Hub/Assignment1-474A/Assignment1.srcs/sources_1/new/SHR_Testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SHR_Testbench
WARNING: [VRFC 10-965] invalid size of integer constant literal [C:/Users/PL/Workspace Git Hub/Assignment1-474A/Assignment1.srcs/sources_1/new/SHR_Testbench.v:34]
WARNING: [VRFC 10-965] invalid size of integer constant literal [C:/Users/PL/Workspace Git Hub/Assignment1-474A/Assignment1.srcs/sources_1/new/SHR_Testbench.v:39]
WARNING: [VRFC 10-965] invalid size of integer constant literal [C:/Users/PL/Workspace Git Hub/Assignment1-474A/Assignment1.srcs/sources_1/new/SHR_Testbench.v:44]
WARNING: [VRFC 10-965] invalid size of integer constant literal [C:/Users/PL/Workspace Git Hub/Assignment1-474A/Assignment1.srcs/sources_1/new/SHR_Testbench.v:49]
WARNING: [VRFC 10-965] invalid size of integer constant literal [C:/Users/PL/Workspace Git Hub/Assignment1-474A/Assignment1.srcs/sources_1/new/SHR_Testbench.v:54]
WARNING: [VRFC 10-965] invalid size of integer constant literal [C:/Users/PL/Workspace Git Hub/Assignment1-474A/Assignment1.srcs/sources_1/new/SHR_Testbench.v:61]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/PL/Workspace Git Hub/Assignment1-474A/Assignment1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
