package linknan.cluster.hub

import chisel3._
import chisel3.util.Cat
import freechips.rocketchip.util.{AsyncBundle, AsyncQueueSource}
import linknan.cluster.core.CoreWrapperIO
import linknan.cluster.hub.interconnect.{ClusterDeviceBundle, ClusterHub}
import org.chipsalliance.cde.config.Parameters
import xijiang.{Node, NodeType}
import zhujiang.ZJRawModule
import linknan.soc.LinkNanParamsKey
import linknan.utils.{BitSynchronizer, SchmittDelayer}
import xs.utils.{ClockGate, ClockManagerWrapper, ResetGen}
import zhujiang.device.socket.IcnSideAsyncModule

class AlwaysOnDomain(node: Node)(implicit p: Parameters) extends ZJRawModule
 with ImplicitReset with ImplicitClock {
  val implicitReset = Wire(AsyncReset())
  val implicitClock = Wire(Clock())
  require(node.nodeType == NodeType.CC)
  require(node.cpuNum == 1)
  private val clusterHub = Module(new ClusterHub(node))
  private val clusterPeriCx = Module(new ClusterPeriBlock(Seq(clusterHub.io.tlm.params), node.cpuNum))

  val io = IO(new Bundle {
    val icn = new ClusterDeviceBundle(node)
    val cpu = Flipped(new CoreWrapperIO(node.copy(nodeType = NodeType.RF)))
  })
  private val resetSync = withClockAndReset(implicitClock, io.icn.socket.resetRx) { ResetGen(dft = Some(io.icn.dft.toResetDftBundle)) }
  private val pll = Module(new ClockManagerWrapper)
  private val coreCg = Module(new ClockGate)
  private val pdc = Module(new IcnSideAsyncModule(node.copy(nodeType = NodeType.RF)))
  private val timerSource = Module(new AsyncQueueSource(UInt(64.W), p(LinkNanParamsKey).coreTimerAsyncParams))
  private val cpuCtl = clusterPeriCx.io.cpu.head
  private val cpuDev = io.cpu

  implicitClock := io.icn.noc_clock
  implicitReset := resetSync

  pdc.io.async <> io.cpu.chi
  clusterPeriCx.io.tls.head <> clusterHub.io.tlm
  clusterHub.io.socket <> io.icn.socket
  clusterHub.io.core <> pdc.io.dev
  clusterHub.io.nodeNid := io.icn.misc.nodeNid
  clusterHub.io.clusterId := io.icn.misc.clusterId
  for((name, txd) <- pdc.io.async.tx.elements) {
    val a = txd.asInstanceOf[AsyncBundle[UInt]]
    val b = io.cpu.chi.rx.elements(name).asInstanceOf[AsyncBundle[UInt]]
    a.safe.foreach(_.sink_reset_n := b.safe.get.sink_reset_n | io.icn.dft.scan_mode)
  }
  for((name, rxd) <- pdc.io.async.rx.elements) {
    val a = rxd.asInstanceOf[AsyncBundle[UInt]]
    val b = io.cpu.chi.tx.elements(name).asInstanceOf[AsyncBundle[UInt]]
    a.safe.foreach(_.source_reset_n := b.safe.get.source_reset_n | io.icn.dft.scan_mode)
  }

  pll.io.cfg := clusterPeriCx.io.cluster.pllCfg
  clusterPeriCx.io.cluster.pllLock := pll.io.lock
  clusterPeriCx.io.cluster.rtc := io.icn.misc.rtc
  pll.io.in_clock := io.icn.cpu_clock
  private val clkEnSync = withClock(pll.io.cpu_clock) { RegNext(cpuCtl.pcsm.clkEn, false.B) }
  coreCg.io.CK := pll.io.cpu_clock
  coreCg.io.TE := io.icn.dft.core.clk_on | io.icn.dft.cgen
  coreCg.io.E := clkEnSync & !io.icn.dft.core.clk_off

  cpuCtl.defaultBootAddr := io.icn.misc.defaultBootAddr
  cpuCtl.defaultEnable := io.icn.misc.defaultEnable

  clusterHub.io.blockSnp := cpuCtl.blockReq
  private val intrPending = Cat(cpuDev.msip, cpuDev.mtip, cpuDev.meip, cpuDev.seip, cpuDev.dbip).orR
  private val reqToOn = RegNext(intrPending) || RegNext(clusterHub.io.snpPending)
  private val reqToOnD = SchmittDelayer(reqToOn, 255)
  cpuDev.clock := coreCg.io.Q
  cpuDev.reset := (resetSync.asBool || cpuCtl.pcsm.reset).asAsyncReset
  cpuDev.pchn <> cpuCtl.pchn
  cpuCtl.pchn.active := Cat(reqToOnD, false.B, false.B) | RegNext(cpuDev.pchn.active)
  cpuDev.pwrEnReq := Mux(io.icn.dft.mode, io.icn.dft.core.pwr_req.getOrElse(false.B), cpuCtl.pcsm.pwrReq)
  cpuCtl.pcsm.pwrResp := cpuDev.pwrEnAck
  io.icn.dft.core.pwr_ack.foreach(_ := cpuDev.pwrEnAck)
  cpuDev.isoEn := Mux(io.icn.dft.mode, io.icn.dft.core.iso_on.getOrElse(false.B), cpuCtl.pcsm.isoEn)
  cpuDev.mhartid := io.icn.misc.clusterId
  cpuDev.reset_vector := cpuCtl.bootAddr
  cpuDev.msip := cpuCtl.msip
  cpuDev.mtip := cpuCtl.mtip
  cpuDev.meip := RegNext(io.icn.misc.meip(0))
  cpuDev.seip := RegNext(io.icn.misc.seip(0))
  cpuDev.dbip := RegNext(io.icn.misc.dbip(0))
  timerSource.io.enq.valid := cpuCtl.timerUpdate.valid
  timerSource.io.enq.bits := cpuCtl.timerUpdate.bits
  cpuDev.timer <> timerSource.io.async
  timerSource.io.async.safe.foreach(_.sink_reset_n := cpuDev.timer.safe.get.sink_reset_n | io.icn.dft.scan_mode)
  private val resetState = withReset(cpuDev.reset) { ResetGen(2, Some(io.icn.dft.toResetDftBundle))}
  io.icn.misc.resetState(0) := resetState.asBool
  cpuDev.dft.from(io.icn.dft)
  cpuDev.ramctl := io.icn.ramctl
  cpuCtl.coreId := cpuDev.mhartid.tail(ciIdBits)
  io.icn.misc.avail(0) := BitSynchronizer(cpuCtl.pcsm.pwrReq)
}
