# SystemVerilogProjects
A collection of random small systemverilog projects I've made throughout my journey of learning the HDL
