#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Oct 23 12:49:17 2020
# Process ID: 9722
# Current directory: /home/moun/Documents/src_file/src/v1
# Command line: vivado /home/moun/Documents/src_file/vivado_proj/
# Log file: /home/moun/Documents/src_file/src/v1/vivado.log
# Journal file: /home/moun/Documents/src_file/src/v1/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/moun/Documents/src_file/vivado_proj/project_3/project_3.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'agu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj agu_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/moun/Documents/src_file/src/v1/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU'
ERROR: [VRFC 10-2908] 'x_in' cannot be used within its own interface list [/home/moun/Documents/src_file/src/v1/ALU.vhd:16]
ERROR: [VRFC 10-2908] 'w_in' cannot be used within its own interface list [/home/moun/Documents/src_file/src/v1/ALU.vhd:17]
ERROR: [VRFC 10-3782] unit 'alu' ignored due to previous errors [/home/moun/Documents/src_file/src/v1/ALU.vhd:6]
INFO: [VRFC 10-3070] VHDL file '/home/moun/Documents/src_file/src/v1/ALU.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'agu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj agu_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/moun/Documents/src_file/src/v1/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU'
ERROR: [VRFC 10-2908] 'x_in' cannot be used within its own interface list [/home/moun/Documents/src_file/src/v1/ALU.vhd:16]
ERROR: [VRFC 10-2908] 'w_in' cannot be used within its own interface list [/home/moun/Documents/src_file/src/v1/ALU.vhd:17]
ERROR: [VRFC 10-3782] unit 'alu' ignored due to previous errors [/home/moun/Documents/src_file/src/v1/ALU.vhd:6]
INFO: [VRFC 10-3070] VHDL file '/home/moun/Documents/src_file/src/v1/ALU.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property file_type {VHDL 2008} [get_files  /home/moun/Documents/src_file/src/v1/ALU.vhd]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'agu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj agu_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/moun/Documents/src_file/src/v1/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU'
ERROR: [VRFC 10-2908] 'x_in' cannot be used within its own interface list [/home/moun/Documents/src_file/src/v1/ALU.vhd:16]
ERROR: [VRFC 10-2908] 'w_in' cannot be used within its own interface list [/home/moun/Documents/src_file/src/v1/ALU.vhd:17]
ERROR: [VRFC 10-3782] unit 'alu' ignored due to previous errors [/home/moun/Documents/src_file/src/v1/ALU.vhd:6]
INFO: [VRFC 10-3070] VHDL file '/home/moun/Documents/src_file/src/v1/ALU.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
set_property file_type {VHDL 2008} [get_files  /home/moun/Documents/src_file/src/v1/AGU.vhd]
set_property file_type {VHDL 2008} [get_files  /home/moun/Documents/src_file/src/v1/dff.vhd]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'agu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj agu_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/moun/Documents/src_file/src/v1/AGU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AGU'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/moun/Documents/src_file/src/v1/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU'
ERROR: [VRFC 10-2908] 'x_in' cannot be used within its own interface list [/home/moun/Documents/src_file/src/v1/ALU.vhd:16]
ERROR: [VRFC 10-2908] 'w_in' cannot be used within its own interface list [/home/moun/Documents/src_file/src/v1/ALU.vhd:17]
ERROR: [VRFC 10-3782] unit 'alu' ignored due to previous errors [/home/moun/Documents/src_file/src/v1/ALU.vhd:6]
INFO: [VRFC 10-3070] VHDL file '/home/moun/Documents/src_file/src/v1/ALU.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'agu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj agu_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/moun/Documents/src_file/src/v1/AGU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AGU'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/moun/Documents/src_file/src/v1/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/moun/Documents/src_file/src/v1/dff.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'dff'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim'
xelab -wto dc8e0e25f35845caaf6fb56cdc12e623 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot agu_tb_behav xil_defaultlib.agu_tb -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto dc8e0e25f35845caaf6fb56cdc12e623 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot agu_tb_behav xil_defaultlib.agu_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value -1 is out of target constraint range 0 to 32767 [/home/moun/Documents/src_file/src/v1/AGU.vhd:189]
ERROR: [VRFC 10-664] expression has 200 elements ; expected 400 [/home/moun/Documents/src_file/tb/agu_tb.vhd:36]
ERROR: [VRFC 10-664] expression has 88 elements ; expected 625 [/home/moun/Documents/src_file/tb/agu_tb.vhd:39]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit agu_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'agu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj agu_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/moun/Documents/src_file/tb/agu_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'agu_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim'
xelab -wto dc8e0e25f35845caaf6fb56cdc12e623 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot agu_tb_behav xil_defaultlib.agu_tb -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto dc8e0e25f35845caaf6fb56cdc12e623 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot agu_tb_behav xil_defaultlib.agu_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value -1 is out of target constraint range 0 to 32767 [/home/moun/Documents/src_file/src/v1/AGU.vhd:189]
ERROR: [VRFC 10-3311] expression has 200 elements ; formal 'w_in' expects 400 [/home/moun/Documents/src_file/tb/agu_tb.vhd:82]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit agu_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'agu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj agu_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/moun/Documents/src_file/src/v1/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/moun/Documents/src_file/tb/agu_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'agu_tb'
ERROR: [VRFC 10-2989] 'weight_width' is not declared [/home/moun/Documents/src_file/tb/agu_tb.vhd:59]
ERROR: [VRFC 10-3782] unit 'behav' ignored due to previous errors [/home/moun/Documents/src_file/tb/agu_tb.vhd:8]
INFO: [VRFC 10-3070] VHDL file '/home/moun/Documents/src_file/tb/agu_tb.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'agu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj agu_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/moun/Documents/src_file/src/v1/ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ALU'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/moun/Documents/src_file/tb/agu_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'agu_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim'
xelab -wto dc8e0e25f35845caaf6fb56cdc12e623 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot agu_tb_behav xil_defaultlib.agu_tb -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto dc8e0e25f35845caaf6fb56cdc12e623 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot agu_tb_behav xil_defaultlib.agu_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value -1 is out of target constraint range 0 to 32767 [/home/moun/Documents/src_file/src/v1/AGU.vhd:189]
ERROR: [VRFC 10-3311] expression has 49 elements ; formal 'w_in' expects 400 [/home/moun/Documents/src_file/tb/agu_tb.vhd:86]
ERROR: [VRFC 10-3311] expression has 88 elements ; formal 'alu_out' expects 49 [/home/moun/Documents/src_file/tb/agu_tb.vhd:89]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit agu_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'agu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj agu_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/moun/Documents/src_file/tb/agu_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'agu_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim'
xelab -wto dc8e0e25f35845caaf6fb56cdc12e623 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot agu_tb_behav xil_defaultlib.agu_tb -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto dc8e0e25f35845caaf6fb56cdc12e623 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot agu_tb_behav xil_defaultlib.agu_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3311] expression has 49 elements ; formal 'agu_out' expects 200 [/home/moun/Documents/src_file/tb/agu_tb.vhd:75]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit agu_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'agu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj agu_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/moun/Documents/src_file/tb/agu_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'agu_tb'
ERROR: [VRFC 10-2989] 'w_in' is not declared [/home/moun/Documents/src_file/tb/agu_tb.vhd:85]
ERROR: [VRFC 10-2989] 'w_in' is not declared [/home/moun/Documents/src_file/tb/agu_tb.vhd:107]
ERROR: [VRFC 10-3782] unit 'behav' ignored due to previous errors [/home/moun/Documents/src_file/tb/agu_tb.vhd:8]
INFO: [VRFC 10-3070] VHDL file '/home/moun/Documents/src_file/tb/agu_tb.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'agu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj agu_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/moun/Documents/src_file/tb/agu_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'agu_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim'
xelab -wto dc8e0e25f35845caaf6fb56cdc12e623 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot agu_tb_behav xil_defaultlib.agu_tb -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto dc8e0e25f35845caaf6fb56cdc12e623 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot agu_tb_behav xil_defaultlib.agu_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value -1 is out of target constraint range 0 to 32767 [/home/moun/Documents/src_file/src/v1/AGU.vhd:189]
ERROR: [VRFC 10-664] expression has 200 elements ; expected 400 [/home/moun/Documents/src_file/tb/agu_tb.vhd:108]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit agu_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'agu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj agu_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/moun/Documents/src_file/tb/agu_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'agu_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim'
xelab -wto dc8e0e25f35845caaf6fb56cdc12e623 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot agu_tb_behav xil_defaultlib.agu_tb -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto dc8e0e25f35845caaf6fb56cdc12e623 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot agu_tb_behav xil_defaultlib.agu_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value -1 is out of target constraint range 0 to 32767 [/home/moun/Documents/src_file/src/v1/AGU.vhd:189]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture str of entity xil_defaultlib.dff [dff_default]
Compiling architecture behav of entity xil_defaultlib.AGU [\AGU(image_size=12,kernel_size=3...]
Compiling architecture behavioral of entity xil_defaultlib.ALU [\ALU(image_size=12,kernel_size=3...]
Compiling architecture behav of entity xil_defaultlib.agu_tb
Built simulation snapshot agu_tb_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim/xsim.dir/agu_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Oct 23 15:54:11 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "agu_tb_behav -key {Behavioral:sim_1:Functional:agu_tb} -tclbatch {agu_tb.tcl} -view {/home/moun/Documents/src_file/vivado_proj/project_3/agu_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config /home/moun/Documents/src_file/vivado_proj/project_3/agu_tb_behav.wcfg
source agu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'agu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 7491.945 ; gain = 145.711 ; free physical = 4980 ; free virtual = 13719
run 100 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'agu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj agu_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/moun/Documents/src_file/tb/agu_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'agu_tb'
ERROR: [VRFC 10-4982] syntax error near 'clk' [/home/moun/Documents/src_file/tb/agu_tb.vhd:110]
ERROR: [VRFC 10-3782] unit 'behav' ignored due to previous errors [/home/moun/Documents/src_file/tb/agu_tb.vhd:8]
INFO: [VRFC 10-3070] VHDL file '/home/moun/Documents/src_file/tb/agu_tb.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'agu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj agu_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/moun/Documents/src_file/tb/agu_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'agu_tb'
ERROR: [VRFC 10-4982] syntax error near 'clk' [/home/moun/Documents/src_file/tb/agu_tb.vhd:110]
ERROR: [VRFC 10-3782] unit 'behav' ignored due to previous errors [/home/moun/Documents/src_file/tb/agu_tb.vhd:8]
INFO: [VRFC 10-3070] VHDL file '/home/moun/Documents/src_file/tb/agu_tb.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'agu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj agu_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/moun/Documents/src_file/tb/agu_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'agu_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim'
xelab -wto dc8e0e25f35845caaf6fb56cdc12e623 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot agu_tb_behav xil_defaultlib.agu_tb -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto dc8e0e25f35845caaf6fb56cdc12e623 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot agu_tb_behav xil_defaultlib.agu_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value -1 is out of target constraint range 0 to 32767 [/home/moun/Documents/src_file/src/v1/AGU.vhd:189]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture str of entity xil_defaultlib.dff [dff_default]
Compiling architecture behav of entity xil_defaultlib.AGU [\AGU(image_size=12,kernel_size=3...]
Compiling architecture behavioral of entity xil_defaultlib.ALU [\ALU(image_size=12,kernel_size=3...]
Compiling architecture behav of entity xil_defaultlib.agu_tb
Built simulation snapshot agu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "agu_tb_behav -key {Behavioral:sim_1:Functional:agu_tb} -tclbatch {agu_tb.tcl} -view {/home/moun/Documents/src_file/vivado_proj/project_3/agu_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config /home/moun/Documents/src_file/vivado_proj/project_3/agu_tb_behav.wcfg
source agu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'agu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 100 us
save_wave_config {/home/moun/Documents/src_file/vivado_proj/project_3/agu_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'agu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj agu_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/moun/Documents/src_file/tb/agu_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'agu_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim'
xelab -wto dc8e0e25f35845caaf6fb56cdc12e623 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot agu_tb_behav xil_defaultlib.agu_tb -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto dc8e0e25f35845caaf6fb56cdc12e623 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot agu_tb_behav xil_defaultlib.agu_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value -1 is out of target constraint range 0 to 32767 [/home/moun/Documents/src_file/src/v1/AGU.vhd:189]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture str of entity xil_defaultlib.dff [dff_default]
Compiling architecture behav of entity xil_defaultlib.AGU [\AGU(image_size=12,kernel_size=3...]
Compiling architecture behavioral of entity xil_defaultlib.ALU [\ALU(image_size=12,kernel_size=3...]
Compiling architecture behav of entity xil_defaultlib.agu_tb
Built simulation snapshot agu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "agu_tb_behav -key {Behavioral:sim_1:Functional:agu_tb} -tclbatch {agu_tb.tcl} -view {/home/moun/Documents/src_file/vivado_proj/project_3/agu_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config /home/moun/Documents/src_file/vivado_proj/project_3/agu_tb_behav.wcfg
source agu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'agu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 100 us
save_wave_config {/home/moun/Documents/src_file/vivado_proj/project_3/agu_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'agu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj agu_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/moun/Documents/src_file/tb/agu_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'agu_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim'
xelab -wto dc8e0e25f35845caaf6fb56cdc12e623 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot agu_tb_behav xil_defaultlib.agu_tb -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto dc8e0e25f35845caaf6fb56cdc12e623 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot agu_tb_behav xil_defaultlib.agu_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value -1 is out of target constraint range 0 to 32767 [/home/moun/Documents/src_file/src/v1/AGU.vhd:189]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture str of entity xil_defaultlib.dff [dff_default]
Compiling architecture behav of entity xil_defaultlib.AGU [\AGU(image_size=12,kernel_size=3...]
Compiling architecture behavioral of entity xil_defaultlib.ALU [\ALU(image_size=12,kernel_size=3...]
Compiling architecture behav of entity xil_defaultlib.agu_tb
Built simulation snapshot agu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "agu_tb_behav -key {Behavioral:sim_1:Functional:agu_tb} -tclbatch {agu_tb.tcl} -view {/home/moun/Documents/src_file/vivado_proj/project_3/agu_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config /home/moun/Documents/src_file/vivado_proj/project_3/agu_tb_behav.wcfg
source agu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'agu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 100 us
save_wave_config {/home/moun/Documents/src_file/vivado_proj/project_3/agu_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'agu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj agu_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/moun/Documents/src_file/tb/agu_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'agu_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim'
xelab -wto dc8e0e25f35845caaf6fb56cdc12e623 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot agu_tb_behav xil_defaultlib.agu_tb -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto dc8e0e25f35845caaf6fb56cdc12e623 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot agu_tb_behav xil_defaultlib.agu_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value -1 is out of target constraint range 0 to 32767 [/home/moun/Documents/src_file/src/v1/AGU.vhd:189]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture str of entity xil_defaultlib.dff [dff_default]
Compiling architecture behav of entity xil_defaultlib.AGU [\AGU(image_size=12,kernel_size=3...]
Compiling architecture behavioral of entity xil_defaultlib.ALU [\ALU(image_size=12,kernel_size=3...]
Compiling architecture behav of entity xil_defaultlib.agu_tb
Built simulation snapshot agu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "agu_tb_behav -key {Behavioral:sim_1:Functional:agu_tb} -tclbatch {agu_tb.tcl} -view {/home/moun/Documents/src_file/vivado_proj/project_3/agu_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config /home/moun/Documents/src_file/vivado_proj/project_3/agu_tb_behav.wcfg
source agu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'agu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 100 us
run 100 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'agu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj agu_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/moun/Documents/src_file/tb/agu_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'agu_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim'
xelab -wto dc8e0e25f35845caaf6fb56cdc12e623 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot agu_tb_behav xil_defaultlib.agu_tb -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto dc8e0e25f35845caaf6fb56cdc12e623 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot agu_tb_behav xil_defaultlib.agu_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value -1 is out of target constraint range 0 to 32767 [/home/moun/Documents/src_file/src/v1/AGU.vhd:189]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture str of entity xil_defaultlib.dff [dff_default]
Compiling architecture behav of entity xil_defaultlib.AGU [\AGU(image_size=12,kernel_size=3...]
Compiling architecture behavioral of entity xil_defaultlib.ALU [\ALU(image_size=12,kernel_size=3...]
Compiling architecture behav of entity xil_defaultlib.agu_tb
Built simulation snapshot agu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "agu_tb_behav -key {Behavioral:sim_1:Functional:agu_tb} -tclbatch {agu_tb.tcl} -view {/home/moun/Documents/src_file/vivado_proj/project_3/agu_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config /home/moun/Documents/src_file/vivado_proj/project_3/agu_tb_behav.wcfg
source agu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'agu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
run 100 us
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/moun/Documents/src_file/src/v1/ALU.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/moun/Documents/src_file/src/v1/AGU.vhd:]
save_wave_config {/home/moun/Documents/src_file/vivado_proj/project_3/agu_tb_behav.wcfg}
set_property -name {xsim.simulate.runtime} -value {100us} -objects [get_filesets sim_1]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'agu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj agu_tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim'
xelab -wto dc8e0e25f35845caaf6fb56cdc12e623 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot agu_tb_behav xil_defaultlib.agu_tb -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto dc8e0e25f35845caaf6fb56cdc12e623 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot agu_tb_behav xil_defaultlib.agu_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value -1 is out of target constraint range 0 to 32767 [/home/moun/Documents/src_file/src/v1/AGU.vhd:189]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "agu_tb_behav -key {Behavioral:sim_1:Functional:agu_tb} -tclbatch {agu_tb.tcl} -view {/home/moun/Documents/src_file/vivado_proj/project_3/agu_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config /home/moun/Documents/src_file/vivado_proj/project_3/agu_tb_behav.wcfg
source agu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'agu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'agu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj agu_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/moun/Documents/src_file/tb/agu_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'agu_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim'
xelab -wto dc8e0e25f35845caaf6fb56cdc12e623 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot agu_tb_behav xil_defaultlib.agu_tb -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto dc8e0e25f35845caaf6fb56cdc12e623 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot agu_tb_behav xil_defaultlib.agu_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value -1 is out of target constraint range 0 to 32767 [/home/moun/Documents/src_file/src/v1/AGU.vhd:189]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture str of entity xil_defaultlib.dff [dff_default]
Compiling architecture behav of entity xil_defaultlib.AGU [\AGU(image_size=12,kernel_size=3...]
Compiling architecture behavioral of entity xil_defaultlib.ALU [\ALU(image_size=12,kernel_size=3...]
Compiling architecture behav of entity xil_defaultlib.agu_tb
Built simulation snapshot agu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "agu_tb_behav -key {Behavioral:sim_1:Functional:agu_tb} -tclbatch {agu_tb.tcl} -view {/home/moun/Documents/src_file/vivado_proj/project_3/agu_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config /home/moun/Documents/src_file/vivado_proj/project_3/agu_tb_behav.wcfg
source agu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'agu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
save_wave_config {/home/moun/Documents/src_file/vivado_proj/project_3/agu_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'agu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj agu_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/moun/Documents/src_file/tb/agu_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'agu_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim'
xelab -wto dc8e0e25f35845caaf6fb56cdc12e623 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot agu_tb_behav xil_defaultlib.agu_tb -log elaborate.log
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab -wto dc8e0e25f35845caaf6fb56cdc12e623 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip -L xpm --snapshot agu_tb_behav xil_defaultlib.agu_tb -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1537] value -1 is out of target constraint range 0 to 32767 [/home/moun/Documents/src_file/src/v1/AGU.vhd:189]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture str of entity xil_defaultlib.dff [dff_default]
Compiling architecture behav of entity xil_defaultlib.AGU [\AGU(image_size=12,kernel_size=3...]
Compiling architecture behavioral of entity xil_defaultlib.ALU [\ALU(image_size=12,kernel_size=3...]
Compiling architecture behav of entity xil_defaultlib.agu_tb
Built simulation snapshot agu_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/moun/Documents/src_file/vivado_proj/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "agu_tb_behav -key {Behavioral:sim_1:Functional:agu_tb} -tclbatch {agu_tb.tcl} -view {/home/moun/Documents/src_file/vivado_proj/project_3/agu_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
open_wave_config /home/moun/Documents/src_file/vivado_proj/project_3/agu_tb_behav.wcfg
source agu_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
INFO: [USF-XSim-96] XSim completed. Design snapshot 'agu_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
save_wave_config {/home/moun/Documents/src_file/vivado_proj/project_3/agu_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
create_project Zybo_Starter_Proj /home/moun/Documents/Vivado/Vivado_Project/Zybo_Starter_Proj -part xc7z010clg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.1/data/ip'.
set_property board_part digilentinc.com:zybo:part0:1.0 [current_project]
set_property target_language VHDL [current_project]
set_property simulator_language VHDL [current_project]
