{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1488951379307 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1488951379307 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 08 00:36:18 2017 " "Processing started: Wed Mar 08 00:36:18 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1488951379307 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1488951379307 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LCDdisplayTest -c LCDdisplayTest " "Command: quartus_map --read_settings_files=on --write_settings_files=off LCDdisplayTest -c LCDdisplayTest" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1488951379307 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1488951380445 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "LCDdisplayTest.v(103) " "Verilog HDL Module Instantiation warning at LCDdisplayTest.v(103): ignored dangling comma in List of Port Connections" {  } { { "LCDdisplayTest.v" "" { Text "F:/2017 Winter/Embedded/Embedded Lab 1/LCDdisplayTest/LCDdisplayTest.v" 103 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1488951380545 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "LCDdisplayTest.v(292) " "Verilog HDL error at LCDdisplayTest.v(292): constant value overflow" {  } { { "LCDdisplayTest.v" "" { Text "F:/2017 Winter/Embedded/Embedded Lab 1/LCDdisplayTest/LCDdisplayTest.v" 292 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Quartus II" 0 -1 1488951380545 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LCDdisplayTest.v(106) " "Verilog HDL information at LCDdisplayTest.v(106): always construct contains both blocking and non-blocking assignments" {  } { { "LCDdisplayTest.v" "" { Text "F:/2017 Winter/Embedded/Embedded Lab 1/LCDdisplayTest/LCDdisplayTest.v" 106 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1488951380545 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "LCDdisplayTest.v(378) " "Verilog HDL information at LCDdisplayTest.v(378): always construct contains both blocking and non-blocking assignments" {  } { { "LCDdisplayTest.v" "" { Text "F:/2017 Winter/Embedded/Embedded Lab 1/LCDdisplayTest/LCDdisplayTest.v" 378 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1488951380545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcddisplaytest.v 2 2 " "Found 2 design units, including 2 entities, in source file lcddisplaytest.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCDdisplayTest " "Found entity 1: LCDdisplayTest" {  } { { "LCDdisplayTest.v" "" { Text "F:/2017 Winter/Embedded/Embedded Lab 1/LCDdisplayTest/LCDdisplayTest.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488951380545 ""} { "Info" "ISGN_ENTITY_NAME" "2 ALU_8bit " "Found entity 2: ALU_8bit" {  } { { "LCDdisplayTest.v" "" { Text "F:/2017 Winter/Embedded/Embedded Lab 1/LCDdisplayTest/LCDdisplayTest.v" 340 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488951380545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488951380545 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ALU_8bit.v " "Can't analyze file -- file ALU_8bit.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1488951380593 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "lcd_data packed LCDdisplayTest.v(23) " "Verilog HDL Port Declaration warning at LCDdisplayTest.v(23): data type declaration for \"lcd_data\" declares packed dimensions but the port declaration declaration does not" {  } { { "LCDdisplayTest.v" "" { Text "F:/2017 Winter/Embedded/Embedded Lab 1/LCDdisplayTest/LCDdisplayTest.v" 23 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1488951380593 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "lcd_data LCDdisplayTest.v(13) " "HDL info at LCDdisplayTest.v(13): see declaration for object \"lcd_data\"" {  } { { "LCDdisplayTest.v" "" { Text "F:/2017 Winter/Embedded/Embedded Lab 1/LCDdisplayTest/LCDdisplayTest.v" 13 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488951380593 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "state packed LCDdisplayTest.v(363) " "Verilog HDL Port Declaration warning at LCDdisplayTest.v(363): data type declaration for \"state\" declares packed dimensions but the port declaration declaration does not" {  } { { "LCDdisplayTest.v" "" { Text "F:/2017 Winter/Embedded/Embedded Lab 1/LCDdisplayTest/LCDdisplayTest.v" 363 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1488951380593 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "state LCDdisplayTest.v(357) " "HDL info at LCDdisplayTest.v(357): see declaration for object \"state\"" {  } { { "LCDdisplayTest.v" "" { Text "F:/2017 Winter/Embedded/Embedded Lab 1/LCDdisplayTest/LCDdisplayTest.v" 357 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488951380593 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LCDdisplayTest " "Elaborating entity \"LCDdisplayTest\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1488951380962 ""}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "datacheck LCDdisplayTest.v(49) " "Verilog HDL warning at LCDdisplayTest.v(49): initial value for variable datacheck should be constant" {  } { { "LCDdisplayTest.v" "" { Text "F:/2017 Winter/Embedded/Embedded Lab 1/LCDdisplayTest/LCDdisplayTest.v" 49 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1488951380962 "|LCDdisplayTest"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 LCDdisplayTest.v(215) " "Verilog HDL assignment warning at LCDdisplayTest.v(215): truncated value with size 32 to match size of target (8)" {  } { { "LCDdisplayTest.v" "" { Text "F:/2017 Winter/Embedded/Embedded Lab 1/LCDdisplayTest/LCDdisplayTest.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1488951381009 "|LCDdisplayTest"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 LCDdisplayTest.v(226) " "Verilog HDL assignment warning at LCDdisplayTest.v(226): truncated value with size 32 to match size of target (8)" {  } { { "LCDdisplayTest.v" "" { Text "F:/2017 Winter/Embedded/Embedded Lab 1/LCDdisplayTest/LCDdisplayTest.v" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1488951381009 "|LCDdisplayTest"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 LCDdisplayTest.v(239) " "Verilog HDL assignment warning at LCDdisplayTest.v(239): truncated value with size 32 to match size of target (8)" {  } { { "LCDdisplayTest.v" "" { Text "F:/2017 Winter/Embedded/Embedded Lab 1/LCDdisplayTest/LCDdisplayTest.v" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1488951381009 "|LCDdisplayTest"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 LCDdisplayTest.v(250) " "Verilog HDL assignment warning at LCDdisplayTest.v(250): truncated value with size 32 to match size of target (8)" {  } { { "LCDdisplayTest.v" "" { Text "F:/2017 Winter/Embedded/Embedded Lab 1/LCDdisplayTest/LCDdisplayTest.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1488951381009 "|LCDdisplayTest"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "display_array.data_a 0 LCDdisplayTest.v(44) " "Net \"display_array.data_a\" at LCDdisplayTest.v(44) has no driver or initial value, using a default initial value '0'" {  } { { "LCDdisplayTest.v" "" { Text "F:/2017 Winter/Embedded/Embedded Lab 1/LCDdisplayTest/LCDdisplayTest.v" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1488951381025 "|LCDdisplayTest"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "display_array.waddr_a 0 LCDdisplayTest.v(44) " "Net \"display_array.waddr_a\" at LCDdisplayTest.v(44) has no driver or initial value, using a default initial value '0'" {  } { { "LCDdisplayTest.v" "" { Text "F:/2017 Winter/Embedded/Embedded Lab 1/LCDdisplayTest/LCDdisplayTest.v" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1488951381025 "|LCDdisplayTest"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "display_array.we_a 0 LCDdisplayTest.v(44) " "Net \"display_array.we_a\" at LCDdisplayTest.v(44) has no driver or initial value, using a default initial value '0'" {  } { { "LCDdisplayTest.v" "" { Text "F:/2017 Winter/Embedded/Embedded Lab 1/LCDdisplayTest/LCDdisplayTest.v" 44 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1488951381025 "|LCDdisplayTest"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_8bit ALU_8bit:u1 " "Elaborating entity \"ALU_8bit\" for hierarchy \"ALU_8bit:u1\"" {  } { { "LCDdisplayTest.v" "u1" { Text "F:/2017 Winter/Embedded/Embedded Lab 1/LCDdisplayTest/LCDdisplayTest.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488951381309 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "display_array " "RAM logic \"display_array\" is uninferred due to inappropriate RAM size" {  } { { "LCDdisplayTest.v" "display_array" { Text "F:/2017 Winter/Embedded/Embedded Lab 1/LCDdisplayTest/LCDdisplayTest.v" 44 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1488951382495 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1488951382495 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "64 55 F:/2017 Winter/Embedded/Embedded Lab 1/LCDdisplayTest/db/LCDdisplayTest.ram0_LCDdisplayTest_71c6ba7d.hdl.mif " "Memory depth (64) in the design file differs from memory depth (55) in the Memory Initialization File \"F:/2017 Winter/Embedded/Embedded Lab 1/LCDdisplayTest/db/LCDdisplayTest.ram0_LCDdisplayTest_71c6ba7d.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1488951382495 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/2017 Winter/Embedded/Embedded Lab 1/LCDdisplayTest/db/LCDdisplayTest.ram0_LCDdisplayTest_71c6ba7d.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/2017 Winter/Embedded/Embedded Lab 1/LCDdisplayTest/db/LCDdisplayTest.ram0_LCDdisplayTest_71c6ba7d.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1488951382495 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU_8bit:u1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU_8bit:u1\|Mod0\"" {  } { { "LCDdisplayTest.v" "Mod0" { Text "F:/2017 Winter/Embedded/Embedded Lab 1/LCDdisplayTest/LCDdisplayTest.v" 430 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488951383562 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU_8bit:u1\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU_8bit:u1\|Div1\"" {  } { { "LCDdisplayTest.v" "Div1" { Text "F:/2017 Winter/Embedded/Embedded Lab 1/LCDdisplayTest/LCDdisplayTest.v" 429 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488951383562 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU_8bit:u1\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU_8bit:u1\|Div0\"" {  } { { "LCDdisplayTest.v" "Div0" { Text "F:/2017 Winter/Embedded/Embedded Lab 1/LCDdisplayTest/LCDdisplayTest.v" 428 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488951383562 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU_8bit:u1\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU_8bit:u1\|Mod1\"" {  } { { "LCDdisplayTest.v" "Mod1" { Text "F:/2017 Winter/Embedded/Embedded Lab 1/LCDdisplayTest/LCDdisplayTest.v" 431 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488951383562 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ALU_8bit:u1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ALU_8bit:u1\|Mult0\"" {  } { { "LCDdisplayTest.v" "Mult0" { Text "F:/2017 Winter/Embedded/Embedded Lab 1/LCDdisplayTest/LCDdisplayTest.v" 427 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488951383562 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1488951383562 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_8bit:u1\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"ALU_8bit:u1\|lpm_divide:Mod0\"" {  } { { "LCDdisplayTest.v" "" { Text "F:/2017 Winter/Embedded/Embedded Lab 1/LCDdisplayTest/LCDdisplayTest.v" 430 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488951384786 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU_8bit:u1\|lpm_divide:Mod0 " "Instantiated megafunction \"ALU_8bit:u1\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488951384786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488951384786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488951384786 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488951384786 ""}  } { { "LCDdisplayTest.v" "" { Text "F:/2017 Winter/Embedded/Embedded Lab 1/LCDdisplayTest/LCDdisplayTest.v" 430 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1488951384786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_q9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_q9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_q9m " "Found entity 1: lpm_divide_q9m" {  } { { "db/lpm_divide_q9m.tdf" "" { Text "F:/2017 Winter/Embedded/Embedded Lab 1/LCDdisplayTest/db/lpm_divide_q9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488951385485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488951385485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "F:/2017 Winter/Embedded/Embedded Lab 1/LCDdisplayTest/db/sign_div_unsign_fkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488951385570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488951385570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i4f " "Found entity 1: alt_u_div_i4f" {  } { { "db/alt_u_div_i4f.tdf" "" { Text "F:/2017 Winter/Embedded/Embedded Lab 1/LCDdisplayTest/db/alt_u_div_i4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488951385686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488951385686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "F:/2017 Winter/Embedded/Embedded Lab 1/LCDdisplayTest/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488951385833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488951385833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "F:/2017 Winter/Embedded/Embedded Lab 1/LCDdisplayTest/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488951385970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488951385970 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_8bit:u1\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"ALU_8bit:u1\|lpm_divide:Div1\"" {  } { { "LCDdisplayTest.v" "" { Text "F:/2017 Winter/Embedded/Embedded Lab 1/LCDdisplayTest/LCDdisplayTest.v" 429 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488951386049 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU_8bit:u1\|lpm_divide:Div1 " "Instantiated megafunction \"ALU_8bit:u1\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488951386049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488951386049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488951386049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488951386049 ""}  } { { "LCDdisplayTest.v" "" { Text "F:/2017 Winter/Embedded/Embedded Lab 1/LCDdisplayTest/LCDdisplayTest.v" 429 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1488951386049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_nhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_nhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_nhm " "Found entity 1: lpm_divide_nhm" {  } { { "db/lpm_divide_nhm.tdf" "" { Text "F:/2017 Winter/Embedded/Embedded Lab 1/LCDdisplayTest/db/lpm_divide_nhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488951386166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488951386166 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU_8bit:u1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ALU_8bit:u1\|lpm_mult:Mult0\"" {  } { { "LCDdisplayTest.v" "" { Text "F:/2017 Winter/Embedded/Embedded Lab 1/LCDdisplayTest/LCDdisplayTest.v" 427 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488951386450 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU_8bit:u1\|lpm_mult:Mult0 " "Instantiated megafunction \"ALU_8bit:u1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488951386450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488951386450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488951386450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488951386450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488951386450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488951386450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488951386450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488951386450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488951386450 ""}  } { { "LCDdisplayTest.v" "" { Text "F:/2017 Winter/Embedded/Embedded Lab 1/LCDdisplayTest/LCDdisplayTest.v" 427 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1488951386450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_aat.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_aat.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_aat " "Found entity 1: mult_aat" {  } { { "db/mult_aat.tdf" "" { Text "F:/2017 Winter/Embedded/Embedded Lab 1/LCDdisplayTest/db/mult_aat.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488951386587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488951386587 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rw GND " "Pin \"rw\" is stuck at GND" {  } { { "LCDdisplayTest.v" "" { Text "F:/2017 Winter/Embedded/Embedded Lab 1/LCDdisplayTest/LCDdisplayTest.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488951389141 "|LCDdisplayTest|rw"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_data\[7\] GND " "Pin \"lcd_data\[7\]\" is stuck at GND" {  } { { "LCDdisplayTest.v" "" { Text "F:/2017 Winter/Embedded/Embedded Lab 1/LCDdisplayTest/LCDdisplayTest.v" 106 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1488951389141 "|LCDdisplayTest|lcd_data[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1488951389141 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1488951389293 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1488951391230 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/2017 Winter/Embedded/Embedded Lab 1/LCDdisplayTest/output_files/LCDdisplayTest.map.smsg " "Generated suppressed messages file F:/2017 Winter/Embedded/Embedded Lab 1/LCDdisplayTest/output_files/LCDdisplayTest.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1488951391668 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1488951394402 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488951394402 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1154 " "Implemented 1154 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1488951395688 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1488951395688 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1118 " "Implemented 1118 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1488951395688 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1488951395688 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1488951395688 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "511 " "Peak virtual memory: 511 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1488951396050 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 08 00:36:36 2017 " "Processing ended: Wed Mar 08 00:36:36 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1488951396050 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1488951396050 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1488951396050 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1488951396050 ""}
