Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.1 (win64) Build 5266912 Sun Dec 15 09:03:24 MST 2024
| Date         : Thu Mar 13 01:17:27 2025
| Host         : PKLT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_my_watch_timing_summary_routed.rpt -pb top_my_watch_timing_summary_routed.pb -rpx top_my_watch_timing_summary_routed.rpx -warn_on_violation
| Design       : top_my_watch
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    19          
TIMING-18  Warning           Missing input or output delay  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (19)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (38)
5. checking no_input_delay (3)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (19)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: U_Stopwatch/U_BTN_Debounce_CLEAR/r_1khz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Stopwatch/U_BTN_Debounce_RUN_STOP/r_1khz_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U_fnd_cntl/U_Clk_Divider/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (38)
-------------------------------------------------
 There are 38 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.927        0.000                      0                  146        0.201        0.000                      0                  146        4.500        0.000                       0                   103  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.927        0.000                      0                  146        0.201        0.000                      0                  146        4.500        0.000                       0                   103  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.927ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.201ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.927ns  (required time - arrival time)
  Source:                 U_Stopwatch/U_DP/U_Count_Msec/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_DP/U_Count_Hour/counter_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.835ns  (logic 1.197ns (31.212%)  route 2.638ns (68.788%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.618     5.139    U_Stopwatch/U_DP/U_Count_Msec/CLK
    SLICE_X62Y24         FDCE                                         r  U_Stopwatch/U_DP/U_Count_Msec/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.419     5.558 f  U_Stopwatch/U_DP/U_Count_Msec/counter_reg_reg[3]/Q
                         net (fo=14, routed)          0.830     6.388    U_Stopwatch/U_DP/U_Count_Msec/stopwatch_msec[3]
    SLICE_X61Y23         LUT4 (Prop_lut4_I2_O)        0.322     6.710 r  U_Stopwatch/U_DP/U_Count_Msec/counter_reg[6]_i_3/O
                         net (fo=3, routed)           0.549     7.259    U_Stopwatch/U_DP/U_Count_Msec/counter_reg[6]_i_3_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I1_O)        0.332     7.591 r  U_Stopwatch/U_DP/U_Count_Msec/counter_reg[5]_i_1__0/O
                         net (fo=8, routed)           0.597     8.188    U_Stopwatch/U_DP/U_Count_Msec/r_tick_100hz_reg[0]
    SLICE_X61Y24         LUT3 (Prop_lut3_I0_O)        0.124     8.312 r  U_Stopwatch/U_DP/U_Count_Msec/counter_reg[5]_i_1__2/O
                         net (fo=6, routed)           0.662     8.974    U_Stopwatch/U_DP/U_Count_Hour/E[0]
    SLICE_X60Y27         FDCE                                         r  U_Stopwatch/U_DP/U_Count_Hour/counter_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.504    14.845    U_Stopwatch/U_DP/U_Count_Hour/CLK
    SLICE_X60Y27         FDCE                                         r  U_Stopwatch/U_DP/U_Count_Hour/counter_reg_reg[2]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X60Y27         FDCE (Setup_fdce_C_CE)      -0.169    14.901    U_Stopwatch/U_DP/U_Count_Hour/counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.901    
                         arrival time                          -8.974    
  -------------------------------------------------------------------
                         slack                                  5.927    

Slack (MET) :             5.927ns  (required time - arrival time)
  Source:                 U_Stopwatch/U_DP/U_Count_Msec/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_DP/U_Count_Hour/counter_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.835ns  (logic 1.197ns (31.212%)  route 2.638ns (68.788%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.618     5.139    U_Stopwatch/U_DP/U_Count_Msec/CLK
    SLICE_X62Y24         FDCE                                         r  U_Stopwatch/U_DP/U_Count_Msec/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.419     5.558 f  U_Stopwatch/U_DP/U_Count_Msec/counter_reg_reg[3]/Q
                         net (fo=14, routed)          0.830     6.388    U_Stopwatch/U_DP/U_Count_Msec/stopwatch_msec[3]
    SLICE_X61Y23         LUT4 (Prop_lut4_I2_O)        0.322     6.710 r  U_Stopwatch/U_DP/U_Count_Msec/counter_reg[6]_i_3/O
                         net (fo=3, routed)           0.549     7.259    U_Stopwatch/U_DP/U_Count_Msec/counter_reg[6]_i_3_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I1_O)        0.332     7.591 r  U_Stopwatch/U_DP/U_Count_Msec/counter_reg[5]_i_1__0/O
                         net (fo=8, routed)           0.597     8.188    U_Stopwatch/U_DP/U_Count_Msec/r_tick_100hz_reg[0]
    SLICE_X61Y24         LUT3 (Prop_lut3_I0_O)        0.124     8.312 r  U_Stopwatch/U_DP/U_Count_Msec/counter_reg[5]_i_1__2/O
                         net (fo=6, routed)           0.662     8.974    U_Stopwatch/U_DP/U_Count_Hour/E[0]
    SLICE_X60Y27         FDCE                                         r  U_Stopwatch/U_DP/U_Count_Hour/counter_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.504    14.845    U_Stopwatch/U_DP/U_Count_Hour/CLK
    SLICE_X60Y27         FDCE                                         r  U_Stopwatch/U_DP/U_Count_Hour/counter_reg_reg[3]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X60Y27         FDCE (Setup_fdce_C_CE)      -0.169    14.901    U_Stopwatch/U_DP/U_Count_Hour/counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.901    
                         arrival time                          -8.974    
  -------------------------------------------------------------------
                         slack                                  5.927    

Slack (MET) :             5.927ns  (required time - arrival time)
  Source:                 U_Stopwatch/U_DP/U_Count_Msec/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_DP/U_Count_Hour/counter_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.835ns  (logic 1.197ns (31.212%)  route 2.638ns (68.788%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.618     5.139    U_Stopwatch/U_DP/U_Count_Msec/CLK
    SLICE_X62Y24         FDCE                                         r  U_Stopwatch/U_DP/U_Count_Msec/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.419     5.558 f  U_Stopwatch/U_DP/U_Count_Msec/counter_reg_reg[3]/Q
                         net (fo=14, routed)          0.830     6.388    U_Stopwatch/U_DP/U_Count_Msec/stopwatch_msec[3]
    SLICE_X61Y23         LUT4 (Prop_lut4_I2_O)        0.322     6.710 r  U_Stopwatch/U_DP/U_Count_Msec/counter_reg[6]_i_3/O
                         net (fo=3, routed)           0.549     7.259    U_Stopwatch/U_DP/U_Count_Msec/counter_reg[6]_i_3_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I1_O)        0.332     7.591 r  U_Stopwatch/U_DP/U_Count_Msec/counter_reg[5]_i_1__0/O
                         net (fo=8, routed)           0.597     8.188    U_Stopwatch/U_DP/U_Count_Msec/r_tick_100hz_reg[0]
    SLICE_X61Y24         LUT3 (Prop_lut3_I0_O)        0.124     8.312 r  U_Stopwatch/U_DP/U_Count_Msec/counter_reg[5]_i_1__2/O
                         net (fo=6, routed)           0.662     8.974    U_Stopwatch/U_DP/U_Count_Hour/E[0]
    SLICE_X60Y27         FDCE                                         r  U_Stopwatch/U_DP/U_Count_Hour/counter_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.504    14.845    U_Stopwatch/U_DP/U_Count_Hour/CLK
    SLICE_X60Y27         FDCE                                         r  U_Stopwatch/U_DP/U_Count_Hour/counter_reg_reg[4]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X60Y27         FDCE (Setup_fdce_C_CE)      -0.169    14.901    U_Stopwatch/U_DP/U_Count_Hour/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.901    
                         arrival time                          -8.974    
  -------------------------------------------------------------------
                         slack                                  5.927    

Slack (MET) :             5.927ns  (required time - arrival time)
  Source:                 U_Stopwatch/U_DP/U_Count_Msec/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_DP/U_Count_Hour/counter_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.835ns  (logic 1.197ns (31.212%)  route 2.638ns (68.788%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.618     5.139    U_Stopwatch/U_DP/U_Count_Msec/CLK
    SLICE_X62Y24         FDCE                                         r  U_Stopwatch/U_DP/U_Count_Msec/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.419     5.558 f  U_Stopwatch/U_DP/U_Count_Msec/counter_reg_reg[3]/Q
                         net (fo=14, routed)          0.830     6.388    U_Stopwatch/U_DP/U_Count_Msec/stopwatch_msec[3]
    SLICE_X61Y23         LUT4 (Prop_lut4_I2_O)        0.322     6.710 r  U_Stopwatch/U_DP/U_Count_Msec/counter_reg[6]_i_3/O
                         net (fo=3, routed)           0.549     7.259    U_Stopwatch/U_DP/U_Count_Msec/counter_reg[6]_i_3_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I1_O)        0.332     7.591 r  U_Stopwatch/U_DP/U_Count_Msec/counter_reg[5]_i_1__0/O
                         net (fo=8, routed)           0.597     8.188    U_Stopwatch/U_DP/U_Count_Msec/r_tick_100hz_reg[0]
    SLICE_X61Y24         LUT3 (Prop_lut3_I0_O)        0.124     8.312 r  U_Stopwatch/U_DP/U_Count_Msec/counter_reg[5]_i_1__2/O
                         net (fo=6, routed)           0.662     8.974    U_Stopwatch/U_DP/U_Count_Hour/E[0]
    SLICE_X60Y27         FDCE                                         r  U_Stopwatch/U_DP/U_Count_Hour/counter_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.504    14.845    U_Stopwatch/U_DP/U_Count_Hour/CLK
    SLICE_X60Y27         FDCE                                         r  U_Stopwatch/U_DP/U_Count_Hour/counter_reg_reg[5]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X60Y27         FDCE (Setup_fdce_C_CE)      -0.169    14.901    U_Stopwatch/U_DP/U_Count_Hour/counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.901    
                         arrival time                          -8.974    
  -------------------------------------------------------------------
                         slack                                  5.927    

Slack (MET) :             5.928ns  (required time - arrival time)
  Source:                 U_Stopwatch/U_DP/U_Count_Msec/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_DP/U_Count_Hour/counter_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.833ns  (logic 1.197ns (31.230%)  route 2.636ns (68.770%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.618     5.139    U_Stopwatch/U_DP/U_Count_Msec/CLK
    SLICE_X62Y24         FDCE                                         r  U_Stopwatch/U_DP/U_Count_Msec/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.419     5.558 f  U_Stopwatch/U_DP/U_Count_Msec/counter_reg_reg[3]/Q
                         net (fo=14, routed)          0.830     6.388    U_Stopwatch/U_DP/U_Count_Msec/stopwatch_msec[3]
    SLICE_X61Y23         LUT4 (Prop_lut4_I2_O)        0.322     6.710 r  U_Stopwatch/U_DP/U_Count_Msec/counter_reg[6]_i_3/O
                         net (fo=3, routed)           0.549     7.259    U_Stopwatch/U_DP/U_Count_Msec/counter_reg[6]_i_3_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I1_O)        0.332     7.591 r  U_Stopwatch/U_DP/U_Count_Msec/counter_reg[5]_i_1__0/O
                         net (fo=8, routed)           0.597     8.188    U_Stopwatch/U_DP/U_Count_Msec/r_tick_100hz_reg[0]
    SLICE_X61Y24         LUT3 (Prop_lut3_I0_O)        0.124     8.312 r  U_Stopwatch/U_DP/U_Count_Msec/counter_reg[5]_i_1__2/O
                         net (fo=6, routed)           0.660     8.972    U_Stopwatch/U_DP/U_Count_Hour/E[0]
    SLICE_X60Y26         FDCE                                         r  U_Stopwatch/U_DP/U_Count_Hour/counter_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.503    14.844    U_Stopwatch/U_DP/U_Count_Hour/CLK
    SLICE_X60Y26         FDCE                                         r  U_Stopwatch/U_DP/U_Count_Hour/counter_reg_reg[1]/C
                         clock pessimism              0.260    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X60Y26         FDCE (Setup_fdce_C_CE)      -0.169    14.900    U_Stopwatch/U_DP/U_Count_Hour/counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.900    
                         arrival time                          -8.972    
  -------------------------------------------------------------------
                         slack                                  5.928    

Slack (MET) :             5.960ns  (required time - arrival time)
  Source:                 U_Stopwatch/U_DP/U_Count_Msec/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_DP/U_Count_Min/counter_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.597ns  (logic 1.223ns (34.000%)  route 2.374ns (66.000%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.618     5.139    U_Stopwatch/U_DP/U_Count_Msec/CLK
    SLICE_X62Y24         FDCE                                         r  U_Stopwatch/U_DP/U_Count_Msec/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.419     5.558 f  U_Stopwatch/U_DP/U_Count_Msec/counter_reg_reg[3]/Q
                         net (fo=14, routed)          0.830     6.388    U_Stopwatch/U_DP/U_Count_Msec/stopwatch_msec[3]
    SLICE_X61Y23         LUT4 (Prop_lut4_I2_O)        0.322     6.710 r  U_Stopwatch/U_DP/U_Count_Msec/counter_reg[6]_i_3/O
                         net (fo=3, routed)           0.549     7.259    U_Stopwatch/U_DP/U_Count_Msec/counter_reg[6]_i_3_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I1_O)        0.332     7.591 r  U_Stopwatch/U_DP/U_Count_Msec/counter_reg[5]_i_1__0/O
                         net (fo=8, routed)           0.597     8.188    U_Stopwatch/U_DP/U_Count_Msec/r_tick_100hz_reg[0]
    SLICE_X61Y24         LUT2 (Prop_lut2_I0_O)        0.150     8.338 r  U_Stopwatch/U_DP/U_Count_Msec/counter_reg[5]_i_1/O
                         net (fo=6, routed)           0.398     8.736    U_Stopwatch/U_DP/U_Count_Min/E[0]
    SLICE_X60Y24         FDCE                                         r  U_Stopwatch/U_DP/U_Count_Min/counter_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.501    14.842    U_Stopwatch/U_DP/U_Count_Min/CLK
    SLICE_X60Y24         FDCE                                         r  U_Stopwatch/U_DP/U_Count_Min/counter_reg_reg[0]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X60Y24         FDCE (Setup_fdce_C_CE)      -0.371    14.696    U_Stopwatch/U_DP/U_Count_Min/counter_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.696    
                         arrival time                          -8.736    
  -------------------------------------------------------------------
                         slack                                  5.960    

Slack (MET) :             5.960ns  (required time - arrival time)
  Source:                 U_Stopwatch/U_DP/U_Count_Msec/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_DP/U_Count_Min/counter_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.597ns  (logic 1.223ns (34.000%)  route 2.374ns (66.000%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.618     5.139    U_Stopwatch/U_DP/U_Count_Msec/CLK
    SLICE_X62Y24         FDCE                                         r  U_Stopwatch/U_DP/U_Count_Msec/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.419     5.558 f  U_Stopwatch/U_DP/U_Count_Msec/counter_reg_reg[3]/Q
                         net (fo=14, routed)          0.830     6.388    U_Stopwatch/U_DP/U_Count_Msec/stopwatch_msec[3]
    SLICE_X61Y23         LUT4 (Prop_lut4_I2_O)        0.322     6.710 r  U_Stopwatch/U_DP/U_Count_Msec/counter_reg[6]_i_3/O
                         net (fo=3, routed)           0.549     7.259    U_Stopwatch/U_DP/U_Count_Msec/counter_reg[6]_i_3_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I1_O)        0.332     7.591 r  U_Stopwatch/U_DP/U_Count_Msec/counter_reg[5]_i_1__0/O
                         net (fo=8, routed)           0.597     8.188    U_Stopwatch/U_DP/U_Count_Msec/r_tick_100hz_reg[0]
    SLICE_X61Y24         LUT2 (Prop_lut2_I0_O)        0.150     8.338 r  U_Stopwatch/U_DP/U_Count_Msec/counter_reg[5]_i_1/O
                         net (fo=6, routed)           0.398     8.736    U_Stopwatch/U_DP/U_Count_Min/E[0]
    SLICE_X60Y24         FDCE                                         r  U_Stopwatch/U_DP/U_Count_Min/counter_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.501    14.842    U_Stopwatch/U_DP/U_Count_Min/CLK
    SLICE_X60Y24         FDCE                                         r  U_Stopwatch/U_DP/U_Count_Min/counter_reg_reg[1]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X60Y24         FDCE (Setup_fdce_C_CE)      -0.371    14.696    U_Stopwatch/U_DP/U_Count_Min/counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.696    
                         arrival time                          -8.736    
  -------------------------------------------------------------------
                         slack                                  5.960    

Slack (MET) :             5.960ns  (required time - arrival time)
  Source:                 U_Stopwatch/U_DP/U_Count_Msec/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_DP/U_Count_Min/counter_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.597ns  (logic 1.223ns (34.000%)  route 2.374ns (66.000%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.618     5.139    U_Stopwatch/U_DP/U_Count_Msec/CLK
    SLICE_X62Y24         FDCE                                         r  U_Stopwatch/U_DP/U_Count_Msec/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.419     5.558 f  U_Stopwatch/U_DP/U_Count_Msec/counter_reg_reg[3]/Q
                         net (fo=14, routed)          0.830     6.388    U_Stopwatch/U_DP/U_Count_Msec/stopwatch_msec[3]
    SLICE_X61Y23         LUT4 (Prop_lut4_I2_O)        0.322     6.710 r  U_Stopwatch/U_DP/U_Count_Msec/counter_reg[6]_i_3/O
                         net (fo=3, routed)           0.549     7.259    U_Stopwatch/U_DP/U_Count_Msec/counter_reg[6]_i_3_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I1_O)        0.332     7.591 r  U_Stopwatch/U_DP/U_Count_Msec/counter_reg[5]_i_1__0/O
                         net (fo=8, routed)           0.597     8.188    U_Stopwatch/U_DP/U_Count_Msec/r_tick_100hz_reg[0]
    SLICE_X61Y24         LUT2 (Prop_lut2_I0_O)        0.150     8.338 r  U_Stopwatch/U_DP/U_Count_Msec/counter_reg[5]_i_1/O
                         net (fo=6, routed)           0.398     8.736    U_Stopwatch/U_DP/U_Count_Min/E[0]
    SLICE_X60Y24         FDCE                                         r  U_Stopwatch/U_DP/U_Count_Min/counter_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.501    14.842    U_Stopwatch/U_DP/U_Count_Min/CLK
    SLICE_X60Y24         FDCE                                         r  U_Stopwatch/U_DP/U_Count_Min/counter_reg_reg[3]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X60Y24         FDCE (Setup_fdce_C_CE)      -0.371    14.696    U_Stopwatch/U_DP/U_Count_Min/counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.696    
                         arrival time                          -8.736    
  -------------------------------------------------------------------
                         slack                                  5.960    

Slack (MET) :             5.960ns  (required time - arrival time)
  Source:                 U_Stopwatch/U_DP/U_Count_Msec/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_DP/U_Count_Min/counter_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.597ns  (logic 1.223ns (34.000%)  route 2.374ns (66.000%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.618     5.139    U_Stopwatch/U_DP/U_Count_Msec/CLK
    SLICE_X62Y24         FDCE                                         r  U_Stopwatch/U_DP/U_Count_Msec/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDCE (Prop_fdce_C_Q)         0.419     5.558 f  U_Stopwatch/U_DP/U_Count_Msec/counter_reg_reg[3]/Q
                         net (fo=14, routed)          0.830     6.388    U_Stopwatch/U_DP/U_Count_Msec/stopwatch_msec[3]
    SLICE_X61Y23         LUT4 (Prop_lut4_I2_O)        0.322     6.710 r  U_Stopwatch/U_DP/U_Count_Msec/counter_reg[6]_i_3/O
                         net (fo=3, routed)           0.549     7.259    U_Stopwatch/U_DP/U_Count_Msec/counter_reg[6]_i_3_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I1_O)        0.332     7.591 r  U_Stopwatch/U_DP/U_Count_Msec/counter_reg[5]_i_1__0/O
                         net (fo=8, routed)           0.597     8.188    U_Stopwatch/U_DP/U_Count_Msec/r_tick_100hz_reg[0]
    SLICE_X61Y24         LUT2 (Prop_lut2_I0_O)        0.150     8.338 r  U_Stopwatch/U_DP/U_Count_Msec/counter_reg[5]_i_1/O
                         net (fo=6, routed)           0.398     8.736    U_Stopwatch/U_DP/U_Count_Min/E[0]
    SLICE_X60Y24         FDCE                                         r  U_Stopwatch/U_DP/U_Count_Min/counter_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.501    14.842    U_Stopwatch/U_DP/U_Count_Min/CLK
    SLICE_X60Y24         FDCE                                         r  U_Stopwatch/U_DP/U_Count_Min/counter_reg_reg[5]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X60Y24         FDCE (Setup_fdce_C_CE)      -0.371    14.696    U_Stopwatch/U_DP/U_Count_Min/counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.696    
                         arrival time                          -8.736    
  -------------------------------------------------------------------
                         slack                                  5.960    

Slack (MET) :             5.962ns  (required time - arrival time)
  Source:                 U_Stopwatch/U_DP/U_Tick_100hz/r_counter_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_DP/U_Tick_100hz/r_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.007ns  (logic 1.087ns (27.127%)  route 2.920ns (72.873%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.626     5.147    U_Stopwatch/U_DP/U_Tick_100hz/CLK
    SLICE_X61Y18         FDCE                                         r  U_Stopwatch/U_DP/U_Tick_100hz/r_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDCE (Prop_fdce_C_Q)         0.419     5.566 f  U_Stopwatch/U_DP/U_Tick_100hz/r_counter_reg[9]/Q
                         net (fo=2, routed)           0.860     6.426    U_Stopwatch/U_DP/U_Tick_100hz/r_counter[9]
    SLICE_X61Y18         LUT4 (Prop_lut4_I0_O)        0.296     6.722 r  U_Stopwatch/U_DP/U_Tick_100hz/r_counter[19]_i_6/O
                         net (fo=1, routed)           0.441     7.164    U_Stopwatch/U_DP/U_Tick_100hz/r_counter[19]_i_6_n_0
    SLICE_X61Y17         LUT5 (Prop_lut5_I4_O)        0.124     7.288 r  U_Stopwatch/U_DP/U_Tick_100hz/r_counter[19]_i_4/O
                         net (fo=1, routed)           0.465     7.753    U_Stopwatch/U_DP/U_Tick_100hz/r_counter[19]_i_4_n_0
    SLICE_X61Y16         LUT6 (Prop_lut6_I5_O)        0.124     7.877 f  U_Stopwatch/U_DP/U_Tick_100hz/r_counter[19]_i_2/O
                         net (fo=20, routed)          1.154     9.030    U_Stopwatch/U_DP/U_Tick_100hz/r_tick_100hz
    SLICE_X61Y20         LUT2 (Prop_lut2_I0_O)        0.124     9.154 r  U_Stopwatch/U_DP/U_Tick_100hz/r_counter[14]_i_1/O
                         net (fo=1, routed)           0.000     9.154    U_Stopwatch/U_DP/U_Tick_100hz/r_counter_0[14]
    SLICE_X61Y20         FDCE                                         r  U_Stopwatch/U_DP/U_Tick_100hz/r_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.507    14.848    U_Stopwatch/U_DP/U_Tick_100hz/CLK
    SLICE_X61Y20         FDCE                                         r  U_Stopwatch/U_DP/U_Tick_100hz/r_counter_reg[14]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X61Y20         FDCE (Setup_fdce_C_D)        0.029    15.116    U_Stopwatch/U_DP/U_Tick_100hz/r_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                          -9.154    
  -------------------------------------------------------------------
                         slack                                  5.962    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 U_Stopwatch/U_DP/U_Count_Msec/counter_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_DP/U_Count_Msec/counter_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.554%)  route 0.149ns (44.446%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.582     1.465    U_Stopwatch/U_DP/U_Count_Msec/CLK
    SLICE_X61Y23         FDCE                                         r  U_Stopwatch/U_DP/U_Count_Msec/counter_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y23         FDCE (Prop_fdce_C_Q)         0.141     1.606 f  U_Stopwatch/U_DP/U_Count_Msec/counter_reg_reg[5]/Q
                         net (fo=14, routed)          0.149     1.755    U_Stopwatch/U_DP/U_Count_Msec/stopwatch_msec[5]
    SLICE_X60Y23         LUT6 (Prop_lut6_I1_O)        0.045     1.800 r  U_Stopwatch/U_DP/U_Count_Msec/counter_reg[6]_i_2/O
                         net (fo=1, routed)           0.000     1.800    U_Stopwatch/U_DP/U_Count_Msec/counter_reg[6]_i_2_n_0
    SLICE_X60Y23         FDCE                                         r  U_Stopwatch/U_DP/U_Count_Msec/counter_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.849     1.976    U_Stopwatch/U_DP/U_Count_Msec/CLK
    SLICE_X60Y23         FDCE                                         r  U_Stopwatch/U_DP/U_Count_Msec/counter_reg_reg[6]/C
                         clock pessimism             -0.498     1.478    
    SLICE_X60Y23         FDCE (Hold_fdce_C_D)         0.121     1.599    U_Stopwatch/U_DP/U_Count_Msec/counter_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 U_Stopwatch/U_DP/U_Count_Min/counter_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_DP/U_Count_Min/counter_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (53.023%)  route 0.165ns (46.977%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.581     1.464    U_Stopwatch/U_DP/U_Count_Min/CLK
    SLICE_X59Y24         FDCE                                         r  U_Stopwatch/U_DP/U_Count_Min/counter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y24         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  U_Stopwatch/U_DP/U_Count_Min/counter_reg_reg[4]/Q
                         net (fo=12, routed)          0.165     1.770    U_Stopwatch/U_DP/U_Count_Min/stopwatch_min[4]
    SLICE_X60Y24         LUT6 (Prop_lut6_I2_O)        0.045     1.815 r  U_Stopwatch/U_DP/U_Count_Min/counter_reg[5]_i_2__2/O
                         net (fo=1, routed)           0.000     1.815    U_Stopwatch/U_DP/U_Count_Min/counter_reg[5]_i_2__2_n_0
    SLICE_X60Y24         FDCE                                         r  U_Stopwatch/U_DP/U_Count_Min/counter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.848     1.975    U_Stopwatch/U_DP/U_Count_Min/CLK
    SLICE_X60Y24         FDCE                                         r  U_Stopwatch/U_DP/U_Count_Min/counter_reg_reg[5]/C
                         clock pessimism             -0.498     1.477    
    SLICE_X60Y24         FDCE (Hold_fdce_C_D)         0.121     1.598    U_Stopwatch/U_DP/U_Count_Min/counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 U_Stopwatch/U_Control_unit/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_Control_unit/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.227ns (70.810%)  route 0.094ns (29.190%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.588     1.471    U_Stopwatch/U_Control_unit/CLK
    SLICE_X58Y17         FDCE                                         r  U_Stopwatch/U_Control_unit/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y17         FDCE (Prop_fdce_C_Q)         0.128     1.599 r  U_Stopwatch/U_Control_unit/FSM_onehot_state_reg[2]/Q
                         net (fo=31, routed)          0.094     1.693    U_Stopwatch/U_Control_unit/w_clear
    SLICE_X58Y17         LUT5 (Prop_lut5_I2_O)        0.099     1.792 r  U_Stopwatch/U_Control_unit/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.792    U_Stopwatch/U_Control_unit/FSM_onehot_state[0]_i_1_n_0
    SLICE_X58Y17         FDPE                                         r  U_Stopwatch/U_Control_unit/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.856     1.983    U_Stopwatch/U_Control_unit/CLK
    SLICE_X58Y17         FDPE                                         r  U_Stopwatch/U_Control_unit/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X58Y17         FDPE (Hold_fdpe_C_D)         0.092     1.563    U_Stopwatch/U_Control_unit/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 U_Stopwatch/U_DP/U_Count_Hour/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_DP/U_Count_Hour/counter_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (58.100%)  route 0.151ns (41.900%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.584     1.467    U_Stopwatch/U_DP/U_Count_Hour/CLK
    SLICE_X60Y27         FDCE                                         r  U_Stopwatch/U_DP/U_Count_Hour/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDCE (Prop_fdce_C_Q)         0.164     1.631 r  U_Stopwatch/U_DP/U_Count_Hour/counter_reg_reg[2]/Q
                         net (fo=9, routed)           0.151     1.782    U_Stopwatch/U_DP/U_Count_Hour/stopwatch_hour[2]
    SLICE_X60Y27         LUT6 (Prop_lut6_I4_O)        0.045     1.827 r  U_Stopwatch/U_DP/U_Count_Hour/counter_reg[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.827    U_Stopwatch/U_DP/U_Count_Hour/counter_reg[3]_i_1__1_n_0
    SLICE_X60Y27         FDCE                                         r  U_Stopwatch/U_DP/U_Count_Hour/counter_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.851     1.978    U_Stopwatch/U_DP/U_Count_Hour/CLK
    SLICE_X60Y27         FDCE                                         r  U_Stopwatch/U_DP/U_Count_Hour/counter_reg_reg[3]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X60Y27         FDCE (Hold_fdce_C_D)         0.120     1.587    U_Stopwatch/U_DP/U_Count_Hour/counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 U_Stopwatch/U_DP/U_Count_Hour/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_DP/U_Count_Hour/counter_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.209ns (56.917%)  route 0.158ns (43.083%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.584     1.467    U_Stopwatch/U_DP/U_Count_Hour/CLK
    SLICE_X60Y27         FDCE                                         r  U_Stopwatch/U_DP/U_Count_Hour/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDCE (Prop_fdce_C_Q)         0.164     1.631 f  U_Stopwatch/U_DP/U_Count_Hour/counter_reg_reg[3]/Q
                         net (fo=9, routed)           0.158     1.789    U_Stopwatch/U_DP/U_Count_Hour/stopwatch_hour[3]
    SLICE_X60Y27         LUT6 (Prop_lut6_I0_O)        0.045     1.834 r  U_Stopwatch/U_DP/U_Count_Hour/counter_reg[2]_i_1__2/O
                         net (fo=1, routed)           0.000     1.834    U_Stopwatch/U_DP/U_Count_Hour/counter_reg[2]_i_1__2_n_0
    SLICE_X60Y27         FDCE                                         r  U_Stopwatch/U_DP/U_Count_Hour/counter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.851     1.978    U_Stopwatch/U_DP/U_Count_Hour/CLK
    SLICE_X60Y27         FDCE                                         r  U_Stopwatch/U_DP/U_Count_Hour/counter_reg_reg[2]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X60Y27         FDCE (Hold_fdce_C_D)         0.121     1.588    U_Stopwatch/U_DP/U_Count_Hour/counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 U_Stopwatch/U_DP/U_Count_Hour/counter_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_DP/U_Count_Hour/counter_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.608%)  route 0.160ns (43.392%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.584     1.467    U_Stopwatch/U_DP/U_Count_Hour/CLK
    SLICE_X60Y27         FDCE                                         r  U_Stopwatch/U_DP/U_Count_Hour/counter_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y27         FDCE (Prop_fdce_C_Q)         0.164     1.631 r  U_Stopwatch/U_DP/U_Count_Hour/counter_reg_reg[3]/Q
                         net (fo=9, routed)           0.160     1.791    U_Stopwatch/U_DP/U_Count_Hour/stopwatch_hour[3]
    SLICE_X60Y27         LUT6 (Prop_lut6_I4_O)        0.045     1.836 r  U_Stopwatch/U_DP/U_Count_Hour/counter_reg[5]_i_2/O
                         net (fo=1, routed)           0.000     1.836    U_Stopwatch/U_DP/U_Count_Hour/counter_reg[5]_i_2_n_0
    SLICE_X60Y27         FDCE                                         r  U_Stopwatch/U_DP/U_Count_Hour/counter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.851     1.978    U_Stopwatch/U_DP/U_Count_Hour/CLK
    SLICE_X60Y27         FDCE                                         r  U_Stopwatch/U_DP/U_Count_Hour/counter_reg_reg[5]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X60Y27         FDCE (Hold_fdce_C_D)         0.121     1.588    U_Stopwatch/U_DP/U_Count_Hour/counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 U_Stopwatch/U_DP/U_Count_Hour/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_DP/U_Count_Hour/counter_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.207ns (51.312%)  route 0.196ns (48.688%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.582     1.465    U_Stopwatch/U_DP/U_Count_Hour/CLK
    SLICE_X60Y26         FDCE                                         r  U_Stopwatch/U_DP/U_Count_Hour/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDCE (Prop_fdce_C_Q)         0.164     1.629 r  U_Stopwatch/U_DP/U_Count_Hour/counter_reg_reg[1]/Q
                         net (fo=6, routed)           0.196     1.826    U_Stopwatch/U_DP/U_Count_Hour/stopwatch_hour[1]
    SLICE_X60Y26         LUT3 (Prop_lut3_I0_O)        0.043     1.869 r  U_Stopwatch/U_DP/U_Count_Hour/counter_reg[1]_i_1__2/O
                         net (fo=1, routed)           0.000     1.869    U_Stopwatch/U_DP/U_Count_Hour/counter_reg[1]_i_1__2_n_0
    SLICE_X60Y26         FDCE                                         r  U_Stopwatch/U_DP/U_Count_Hour/counter_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.849     1.976    U_Stopwatch/U_DP/U_Count_Hour/CLK
    SLICE_X60Y26         FDCE                                         r  U_Stopwatch/U_DP/U_Count_Hour/counter_reg_reg[1]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X60Y26         FDCE (Hold_fdce_C_D)         0.133     1.598    U_Stopwatch/U_DP/U_Count_Hour/counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 U_Stopwatch/U_DP/U_Count_sec/counter_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_DP/U_Count_sec/counter_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.146%)  route 0.185ns (49.854%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.583     1.466    U_Stopwatch/U_DP/U_Count_sec/CLK
    SLICE_X62Y23         FDCE                                         r  U_Stopwatch/U_DP/U_Count_sec/counter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  U_Stopwatch/U_DP/U_Count_sec/counter_reg_reg[4]/Q
                         net (fo=12, routed)          0.185     1.792    U_Stopwatch/U_DP/U_Count_sec/stopwatch_sec[4]
    SLICE_X62Y23         LUT6 (Prop_lut6_I2_O)        0.045     1.837 r  U_Stopwatch/U_DP/U_Count_sec/counter_reg[5]_i_2__1/O
                         net (fo=1, routed)           0.000     1.837    U_Stopwatch/U_DP/U_Count_sec/counter_reg[5]_i_2__1_n_0
    SLICE_X62Y23         FDCE                                         r  U_Stopwatch/U_DP/U_Count_sec/counter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.851     1.978    U_Stopwatch/U_DP/U_Count_sec/CLK
    SLICE_X62Y23         FDCE                                         r  U_Stopwatch/U_DP/U_Count_sec/counter_reg_reg[5]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X62Y23         FDCE (Hold_fdce_C_D)         0.092     1.558    U_Stopwatch/U_DP/U_Count_sec/counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 U_Stopwatch/U_DP/U_Count_Msec/counter_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_DP/U_Count_Msec/counter_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.209ns (54.234%)  route 0.176ns (45.766%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.582     1.465    U_Stopwatch/U_DP/U_Count_Msec/CLK
    SLICE_X60Y23         FDCE                                         r  U_Stopwatch/U_DP/U_Count_Msec/counter_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y23         FDCE (Prop_fdce_C_Q)         0.164     1.629 r  U_Stopwatch/U_DP/U_Count_Msec/counter_reg_reg[4]/Q
                         net (fo=16, routed)          0.176     1.805    U_Stopwatch/U_DP/U_Count_Msec/stopwatch_msec[4]
    SLICE_X61Y23         LUT6 (Prop_lut6_I1_O)        0.045     1.850 r  U_Stopwatch/U_DP/U_Count_Msec/counter_reg[5]_i_1__1/O
                         net (fo=1, routed)           0.000     1.850    U_Stopwatch/U_DP/U_Count_Msec/counter_reg[5]_i_1__1_n_0
    SLICE_X61Y23         FDCE                                         r  U_Stopwatch/U_DP/U_Count_Msec/counter_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.849     1.976    U_Stopwatch/U_DP/U_Count_Msec/CLK
    SLICE_X61Y23         FDCE                                         r  U_Stopwatch/U_DP/U_Count_Msec/counter_reg_reg[5]/C
                         clock pessimism             -0.498     1.478    
    SLICE_X61Y23         FDCE (Hold_fdce_C_D)         0.091     1.569    U_Stopwatch/U_DP/U_Count_Msec/counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 U_Stopwatch/U_DP/U_Count_sec/counter_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Stopwatch/U_DP/U_Count_sec/counter_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.386%)  route 0.191ns (50.614%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.583     1.466    U_Stopwatch/U_DP/U_Count_sec/CLK
    SLICE_X62Y23         FDCE                                         r  U_Stopwatch/U_DP/U_Count_sec/counter_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  U_Stopwatch/U_DP/U_Count_sec/counter_reg_reg[2]/Q
                         net (fo=11, routed)          0.191     1.798    U_Stopwatch/U_DP/U_Count_sec/stopwatch_sec[2]
    SLICE_X62Y23         LUT6 (Prop_lut6_I5_O)        0.045     1.843 r  U_Stopwatch/U_DP/U_Count_sec/counter_reg[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.843    U_Stopwatch/U_DP/U_Count_sec/counter_reg[2]_i_1__0_n_0
    SLICE_X62Y23         FDCE                                         r  U_Stopwatch/U_DP/U_Count_sec/counter_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.851     1.978    U_Stopwatch/U_DP/U_Count_sec/CLK
    SLICE_X62Y23         FDCE                                         r  U_Stopwatch/U_DP/U_Count_sec/counter_reg_reg[2]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X62Y23         FDCE (Hold_fdce_C_D)         0.092     1.558    U_Stopwatch/U_DP/U_Count_sec/counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.285    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y14   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y14   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y14   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y14   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y14   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y14   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y14   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y14   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X54Y12   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y14   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y14   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y14   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y14   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y14   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y14   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y14   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y14   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y14   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y14   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y14   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y14   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y14   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y14   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y14   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y14   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y14   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y14   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y14   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y14   U_Stopwatch/U_BTN_Debounce_CLEAR/counter_reg[13]/C



