<!DOCTYPE html>
<html class="writer-html5" lang="en" data-content_root="../../../../../">
<head>
  <meta charset="utf-8" /><meta name="viewport" content="width=device-width, initial-scale=1" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>TX DMA Calypte &mdash; Open FPGA Modules Docs  documentation</title>
      <link rel="stylesheet" type="text/css" href="../../../../../_static/pygments.css?v=80d5e7a1" />
      <link rel="stylesheet" type="text/css" href="../../../../../_static/css/theme_overrides.css?v=b530091d" />

  
  <!--[if lt IE 9]>
    <script src="../../../../../_static/js/html5shiv.min.js"></script>
  <![endif]-->
  
        <script src="../../../../../_static/jquery.js?v=5d32c60e"></script>
        <script src="../../../../../_static/_sphinx_javascript_frameworks_compat.js?v=2cd50e6c"></script>
        <script src="../../../../../_static/documentation_options.js?v=5929fcd5"></script>
        <script src="../../../../../_static/doctools.js?v=9a2dae69"></script>
        <script src="../../../../../_static/sphinx_highlight.js?v=dc90522c"></script>
    <script src="../../../../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../../../../genindex.html" />
    <link rel="search" title="Search" href="../../../../../search.html" />
    <link rel="next" title="Metadata Extractor" href="comp/metadata_extractor/readme.html" />
    <link rel="prev" title="Software Manager" href="../rx/comp/software_manager/readme.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="../../../../../index.html" class="icon icon-home">
            Open FPGA Modules Docs
          </a>
              <div class="version">
                Git branch: main, <br> Git hash: 0da89bca
              </div>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../../../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Build system:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../../../build/readme.html">Build System</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Components:</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../../../../../base.html">Basic Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../ctrls.html">Controllers &amp; TSU</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../fl.html">FL Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../flu.html">FLU Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../mi.html">MI Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../mfb.html">MFB Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../mvb.html">MVB Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../nic.html">Network Tools</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="../../../../../pcie.html">PCIe Tools</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../../../../pcie/mtc/readme.html">MTC (MI Transaction Controller)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../pcie/ptc/readme.html">PTC (PCIe Transaction Controller)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../pcie/ptc/comp/tag_manager/readme.html">PTC Tag Manager</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../pcie/common/readme.html">PCI_EXT_CAP</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../pcie/logic/byte_count/readme.html">PCIE Byte Count</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../pcie/logic/byte_en_decoder/readme.html">PCIe Byte Enable Decoder</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../pcie/others/hdr_gen/readme.html">PCIE Header parsing/deparsing</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../pcie/convertors/readme.html">PCIE CONVERSION UNITS</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="../../readme.html">DMA Calypte</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="../../readme.html#provided-dma-configurations">Provided DMA configurations</a></li>
<li class="toctree-l3 current"><a class="reference internal" href="../../readme.html#subcomponents">Subcomponents</a><ul class="current">
<li class="toctree-l4"><a class="reference internal" href="../rx/readme.html">RX DMA Calypte</a></li>
<li class="toctree-l4 current"><a class="current reference internal" href="#">TX DMA Calypte</a></li>
</ul>
</li>
</ul>
</li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../debug.html">Debug Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../../ver.html">UVM Verification</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Packages:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../../base/pkg/readme.html">Packages</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../../../../index.html">Open FPGA Modules Docs</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../../../../index.html" class="icon icon-home" aria-label="Home"></a></li>
          <li class="breadcrumb-item"><a href="../../../../../pcie.html">PCIe Tools</a></li>
          <li class="breadcrumb-item"><a href="../../readme.html">DMA Calypte</a></li>
      <li class="breadcrumb-item active">TX DMA Calypte</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../../../../_sources/comp/dma/dma_calypte/comp/tx/readme.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="tx-dma-calypte">
<span id="id1"></span><h1>TX DMA Calypte<a class="headerlink" href="#tx-dma-calypte" title="Link to this heading"></a></h1>
<dl class="vhdl autoentity">
<dt class="sig sig-object vhdl" id="vhdl-entity-tx_dma_calypte">
<span class="k"><span class="pre">ENTITY</span> </span><span class="sig-name descname"><span class="pre">TX_DMA_CALYPTE</span></span><span class="k"> <span class="pre">IS</span></span><a class="headerlink" href="#vhdl-entity-tx_dma_calypte" title="Link to this definition"></a></dt>
<dd><div class="admonition warning">
<p class="admonition-title">Warning</p>
<p>The Completer Completion interface is not supported yet. Calypte Controller
supports only Memory Write PCIe transactions.</p>
</div>
<p>This is the transmitting part of the DMA Calypte core. TX direction behaves
similarly to the RX DMA Calypte. Data buffers are provided in the hardware to
which the data can be stored. The frames are output on the <em>USR_TX_</em> side and
PCI Express transactions are accepted on the <em>PCIE_CQ_</em> side. Output frame
can constist out of multiple PCIe transactions. Each such frame is delimited
by the DMA header which provides the size of the frame as well as the channel
to which the frame is designated and an address of the first byte of the
frame. PCIe transactions can be send on the unsorted series of adresses. The
DMA header then serves as delimiting block where, after its acceptance,
the frame on the output is read continuously from the address of the first
byte. The block scheme of the TX DMA Calypte controller is provided in the
following figure:</p>
<figure class="align-center">
<a class="reference internal image-reference" href="../../../../../_images/tx_calypte_block-tx_dma_calypte_top.svg"><img alt="../../../../../_images/tx_calypte_block-tx_dma_calypte_top.svg" src="../../../../../_images/tx_calypte_block-tx_dma_calypte_top.svg" style="width: 8497.0px; height: 2223.0px;" /></a>
</figure>
<span class="sig-name descname">Generics</span><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Generic</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Default</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even" id="vhdl-gengeneric-tx_dma_calypte-device"><td><p>DEVICE</p></td>
<td><p>string</p></td>
<td><p>“ULTRASCALE”</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-tx_dma_calypte-mi_width"><td><p>MI_WIDTH</p></td>
<td><p>natural</p></td>
<td><p>32</p></td>
<td></td>
</tr>
<tr class="row-even"><td><p>=====</p></td>
<td><p>Output interface to the FPGA user logic</p></td>
<td><p>=====</p></td>
<td><p>=====</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-tx_dma_calypte-usr_tx_mfb_regions"><td><p>USR_TX_MFB_REGIONS</p></td>
<td><p>natural</p></td>
<td><p>1</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-tx_dma_calypte-usr_tx_mfb_region_size"><td><p>USR_TX_MFB_REGION_SIZE</p></td>
<td><p>natural</p></td>
<td><p>4</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-tx_dma_calypte-usr_tx_mfb_block_size"><td><p>USR_TX_MFB_BLOCK_SIZE</p></td>
<td><p>natural</p></td>
<td><p>8</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-tx_dma_calypte-usr_tx_mfb_item_width"><td><p>USR_TX_MFB_ITEM_WIDTH</p></td>
<td><p>natural</p></td>
<td><p>8</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>=====</p></td>
<td><p>Input PCIe interface (Completer Request)</p></td>
<td><p>=====</p></td>
<td><p>=====</p></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-tx_dma_calypte-pcie_cq_mfb_regions"><td><p>PCIE_CQ_MFB_REGIONS</p></td>
<td><p>natural</p></td>
<td><p>1</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-tx_dma_calypte-pcie_cq_mfb_region_size"><td><p>PCIE_CQ_MFB_REGION_SIZE</p></td>
<td><p>natural</p></td>
<td><p>1</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-tx_dma_calypte-pcie_cq_mfb_block_size"><td><p>PCIE_CQ_MFB_BLOCK_SIZE</p></td>
<td><p>natural</p></td>
<td><p>8</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-tx_dma_calypte-pcie_cq_mfb_item_width"><td><p>PCIE_CQ_MFB_ITEM_WIDTH</p></td>
<td><p>natural</p></td>
<td><p>32</p></td>
<td></td>
</tr>
<tr class="row-even"><td><p>=====</p></td>
<td><p>Output PCIe interface (Completer Completion) MFB setting</p></td>
<td><p>=====</p></td>
<td><p>=====</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-tx_dma_calypte-pcie_cc_mfb_regions"><td><p>PCIE_CC_MFB_REGIONS</p></td>
<td><p>natural</p></td>
<td><p>1</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-tx_dma_calypte-pcie_cc_mfb_region_size"><td><p>PCIE_CC_MFB_REGION_SIZE</p></td>
<td><p>natural</p></td>
<td><p>1</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-tx_dma_calypte-pcie_cc_mfb_block_size"><td><p>PCIE_CC_MFB_BLOCK_SIZE</p></td>
<td><p>natural</p></td>
<td><p>8</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-tx_dma_calypte-pcie_cc_mfb_item_width"><td><p>PCIE_CC_MFB_ITEM_WIDTH</p></td>
<td><p>natural</p></td>
<td><p>32</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>=====</p></td>
<td><p>Setting of internal components</p></td>
<td><p>=====</p></td>
<td><p>=====</p></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-tx_dma_calypte-data_pointer_width"><td><p>DATA_POINTER_WIDTH</p></td>
<td><p>natural</p></td>
<td><p>14</p></td>
<td><p>Pointer width for data and hdr buffers. The data pointer points to bytes of the packet.
The header pointer points to the header of a current packet.</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-tx_dma_calypte-dma_hdr_pointer_width"><td><p>DMA_HDR_POINTER_WIDTH</p></td>
<td><p>natural</p></td>
<td><p>11</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-tx_dma_calypte-channels"><td><p>CHANNELS</p></td>
<td><p>natural</p></td>
<td><p>32</p></td>
<td><p>Set the number of DMA channels, each channel has its separate buffer</p></td>
</tr>
<tr class="row-odd"><td><p>=====</p></td>
<td><p>Others</p></td>
<td><p>=====</p></td>
<td><p>=====</p></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-tx_dma_calypte-cntrs_width"><td><p>CNTRS_WIDTH</p></td>
<td><p>natural</p></td>
<td><p>64</p></td>
<td><p>Set the width of counters of packets for each channel which are there to provide some
entry level statistics.</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-tx_dma_calypte-hdr_meta_width"><td><p>HDR_META_WIDTH</p></td>
<td><p>natural</p></td>
<td><p>24</p></td>
<td><p>Width of the metadata in bits which are stored in the DMA header.</p></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-tx_dma_calypte-st_sp_dbg_signal_w"><td><p>ST_SP_DBG_SIGNAL_W</p></td>
<td><p>natural</p></td>
<td><p>4</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-tx_dma_calypte-pkt_size_max"><td><p>PKT_SIZE_MAX</p></td>
<td><p>natural</p></td>
<td><p>2**11</p></td>
<td><p>Size of the largest packets that can be transmitted on the USR_TX_MFB interface.</p></td>
</tr>
</tbody>
</table>
<span class="sig-name descname">Ports</span><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Port</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Mode</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even" id="vhdl-portsignal-tx_dma_calypte-clk"><td><p>CLK</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-tx_dma_calypte-reset"><td><p>RESET</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even"><td><p>=====</p></td>
<td><p>User MFB signals</p></td>
<td><p>=====</p></td>
<td><p>=====</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-tx_dma_calypte-usr_tx_mfb_meta_pkt_size"><td><p>USR_TX_MFB_META_PKT_SIZE</p></td>
<td><p>std_logic_vector(log2(PKT_SIZE_MAX + 1) -1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-tx_dma_calypte-usr_tx_mfb_meta_chan"><td><p>USR_TX_MFB_META_CHAN</p></td>
<td><p>std_logic_vector(log2(CHANNELS) -1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-tx_dma_calypte-usr_tx_mfb_meta_hdr_meta"><td><p>USR_TX_MFB_META_HDR_META</p></td>
<td><p>std_logic_vector(HDR_META_WIDTH -1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-tx_dma_calypte-usr_tx_mfb_data"><td><p>USR_TX_MFB_DATA</p></td>
<td><p>std_logic_vector(USR_TX_MFB_REGIONS*USR_TX_MFB_REGION_SIZE*USR_TX_MFB_BLOCK_SIZE*USR_TX_MFB_ITEM_WIDTH-1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-tx_dma_calypte-usr_tx_mfb_sof"><td><p>USR_TX_MFB_SOF</p></td>
<td><p>std_logic_vector(USR_TX_MFB_REGIONS -1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-tx_dma_calypte-usr_tx_mfb_eof"><td><p>USR_TX_MFB_EOF</p></td>
<td><p>std_logic_vector(USR_TX_MFB_REGIONS -1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-tx_dma_calypte-usr_tx_mfb_sof_pos"><td><p>USR_TX_MFB_SOF_POS</p></td>
<td><p>std_logic_vector(USR_TX_MFB_REGIONS*max(1, log2(USR_TX_MFB_REGION_SIZE)) -1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-tx_dma_calypte-usr_tx_mfb_eof_pos"><td><p>USR_TX_MFB_EOF_POS</p></td>
<td><p>std_logic_vector(USR_TX_MFB_REGIONS*max(1, log2(USR_TX_MFB_REGION_SIZE*USR_TX_MFB_BLOCK_SIZE)) -1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-tx_dma_calypte-usr_tx_mfb_src_rdy"><td><p>USR_TX_MFB_SRC_RDY</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-tx_dma_calypte-usr_tx_mfb_dst_rdy"><td><p>USR_TX_MFB_DST_RDY</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>=====</p></td>
<td><p>PCIe Completer Request MFB interface</p></td>
<td><p>=====</p></td>
<td><p>Accepts PCIe write and read requests</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-tx_dma_calypte-pcie_cq_mfb_data"><td><p>PCIE_CQ_MFB_DATA</p></td>
<td><p>std_logic_vector(PCIE_CQ_MFB_REGIONS*PCIE_CQ_MFB_REGION_SIZE*PCIE_CQ_MFB_BLOCK_SIZE*PCIE_CQ_MFB_ITEM_WIDTH-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-tx_dma_calypte-pcie_cq_mfb_meta"><td><p>PCIE_CQ_MFB_META</p></td>
<td><p>std_logic_vector(PCIE_CQ_META_WIDTH -1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-tx_dma_calypte-pcie_cq_mfb_sof"><td><p>PCIE_CQ_MFB_SOF</p></td>
<td><p>std_logic_vector(PCIE_CQ_MFB_REGIONS -1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-tx_dma_calypte-pcie_cq_mfb_eof"><td><p>PCIE_CQ_MFB_EOF</p></td>
<td><p>std_logic_vector(PCIE_CQ_MFB_REGIONS -1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-tx_dma_calypte-pcie_cq_mfb_sof_pos"><td><p>PCIE_CQ_MFB_SOF_POS</p></td>
<td><p>std_logic_vector(PCIE_CQ_MFB_REGIONS*max(1, log2(PCIE_CQ_MFB_REGION_SIZE)) -1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-tx_dma_calypte-pcie_cq_mfb_eof_pos"><td><p>PCIE_CQ_MFB_EOF_POS</p></td>
<td><p>std_logic_vector(PCIE_CQ_MFB_REGIONS*max(1, log2(PCIE_CQ_MFB_REGION_SIZE*PCIE_CQ_MFB_BLOCK_SIZE)) -1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-tx_dma_calypte-pcie_cq_mfb_src_rdy"><td><p>PCIE_CQ_MFB_SRC_RDY</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-tx_dma_calypte-pcie_cq_mfb_dst_rdy"><td><p>PCIE_CQ_MFB_DST_RDY</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even"><td><p>=====</p></td>
<td><p>PCIe Completer Completion MFB interface</p></td>
<td><p>=====</p></td>
<td><p>Transmits responses to read requests received on the CQ interface</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-tx_dma_calypte-pcie_cc_mfb_data"><td><p>PCIE_CC_MFB_DATA</p></td>
<td><p>std_logic_vector(PCIE_CC_MFB_REGIONS*PCIE_CC_MFB_REGION_SIZE*PCIE_CC_MFB_BLOCK_SIZE*PCIE_CC_MFB_ITEM_WIDTH-1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-tx_dma_calypte-pcie_cc_mfb_meta"><td><p>PCIE_CC_MFB_META</p></td>
<td><p>std_logic_vector(PCIE_CC_META_WIDTH -1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-tx_dma_calypte-pcie_cc_mfb_sof"><td><p>PCIE_CC_MFB_SOF</p></td>
<td><p>std_logic_vector(PCIE_CC_MFB_REGIONS -1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-tx_dma_calypte-pcie_cc_mfb_eof"><td><p>PCIE_CC_MFB_EOF</p></td>
<td><p>std_logic_vector(PCIE_CC_MFB_REGIONS -1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-tx_dma_calypte-pcie_cc_mfb_sof_pos"><td><p>PCIE_CC_MFB_SOF_POS</p></td>
<td><p>std_logic_vector(PCIE_CC_MFB_REGIONS*max(1, log2(PCIE_CC_MFB_REGION_SIZE)) -1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-tx_dma_calypte-pcie_cc_mfb_eof_pos"><td><p>PCIE_CC_MFB_EOF_POS</p></td>
<td><p>std_logic_vector(PCIE_CC_MFB_REGIONS*max(1, log2(PCIE_CC_MFB_REGION_SIZE*PCIE_CC_MFB_BLOCK_SIZE)) -1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-tx_dma_calypte-pcie_cc_mfb_src_rdy"><td><p>PCIE_CC_MFB_SRC_RDY</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-tx_dma_calypte-pcie_cc_mfb_dst_rdy"><td><p>PCIE_CC_MFB_DST_RDY</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>=====</p></td>
<td><p>Debugging signals</p></td>
<td><p>=====</p></td>
<td><p>=====</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-tx_dma_calypte-st_sp_dbg_chan"><td><p>ST_SP_DBG_CHAN</p></td>
<td><p>std_logic_vector(log2(CHANNELS) -1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-tx_dma_calypte-st_sp_dbg_meta"><td><p>ST_SP_DBG_META</p></td>
<td><p>std_logic_vector(ST_SP_DBG_SIGNAL_W -1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even"><td><p>=====</p></td>
<td><p>Control MI bus</p></td>
<td><p>=====</p></td>
<td><p>=====</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-tx_dma_calypte-mi_addr"><td><p>MI_ADDR</p></td>
<td><p>std_logic_vector(MI_WIDTH -1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-tx_dma_calypte-mi_dwr"><td><p>MI_DWR</p></td>
<td><p>std_logic_vector(MI_WIDTH -1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-tx_dma_calypte-mi_be"><td><p>MI_BE</p></td>
<td><p>std_logic_vector(MI_WIDTH/8 -1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-tx_dma_calypte-mi_rd"><td><p>MI_RD</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-tx_dma_calypte-mi_wr"><td><p>MI_WR</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-tx_dma_calypte-mi_drd"><td><p>MI_DRD</p></td>
<td><p>std_logic_vector(MI_WIDTH -1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-tx_dma_calypte-mi_ardy"><td><p>MI_ARDY</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-tx_dma_calypte-mi_drdy"><td><p>MI_DRDY</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td></td>
</tr>
</tbody>
</table>
</dd></dl>

<div class="toctree-wrapper compound">
<p class="caption" role="heading"><span class="caption-text">Specific subcomponents</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="comp/metadata_extractor/readme.html">Metadata Extractor</a></li>
<li class="toctree-l1"><a class="reference internal" href="comp/chan_start_stop_ctrl/readme.html">Channel Start/stop control</a></li>
<li class="toctree-l1"><a class="reference internal" href="comp/packet_dispatcher/readme.html">Packet Dispatcher</a></li>
<li class="toctree-l1"><a class="reference internal" href="comp/pcie_trans_buffer/readme.html">Transaction buffer</a></li>
<li class="toctree-l1"><a class="reference internal" href="comp/software_manager/readme.html">Software Manager</a></li>
</ul>
</div>
<section id="general-subcomponents">
<h2>General subcomponents<a class="headerlink" href="#general-subcomponents" title="Link to this heading"></a></h2>
<ul class="simple">
<li><p><a class="reference internal" href="../../../../mvb_tools/storage/fifox/readme.html#mvb-fifox"><span class="std std-ref">MVB FIFOX</span></a></p></li>
</ul>
<section id="uvm-verification">
<h3>UVM Verification<a class="headerlink" href="#uvm-verification" title="Link to this heading"></a></h3>
<figure class="align-center">
<a class="reference internal image-reference" href="../../../../../_images/uvm_ver1.jpg"><img alt="../../../../../_images/uvm_ver1.jpg" src="../../../../../_images/uvm_ver1.jpg" style="width: 390.59999999999997px; height: 294.59999999999997px;" /></a>
</figure>
</section>
</section>
<section id="verification-plan">
<h2>Verification Plan<a class="headerlink" href="#verification-plan" title="Link to this heading"></a></h2>
<p>TODO:</p>
</section>
<section id="coverage-measure">
<h2>Coverage Measure<a class="headerlink" href="#coverage-measure" title="Link to this heading"></a></h2>
<p>There are five tests in the Multiver script.</p>
<table class="docutils align-default" id="id2">
<caption><span class="caption-text">test configuration</span><a class="headerlink" href="#id2" title="Link to this table"></a></caption>
<colgroup>
<col style="width: 16.7%" />
<col style="width: 16.7%" />
<col style="width: 16.7%" />
<col style="width: 16.7%" />
<col style="width: 16.7%" />
<col style="width: 16.7%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>conf name</p></th>
<th class="head"><p>Regions</p></th>
<th class="head"><p>Max packet size</p></th>
<th class="head"><p>buffer addres width (DATA, HDR)</p></th>
<th class="head"><p>PCIE LEN (MIN, MAX)</p></th>
<th class="head"><p>channels num</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>default</p></td>
<td><p>1(~40Gb/s)</p></td>
<td><p>2^11-1</p></td>
<td><p>14-bit, 11-bit</p></td>
<td><p>1.256</p></td>
<td><p>2</p></td>
</tr>
<tr class="row-odd"><td><p>4_channels</p></td>
<td><p>1(~40Gb/s)</p></td>
<td><p>2^11-1</p></td>
<td><p>14-bit, 11-bit</p></td>
<td><p>1.256</p></td>
<td><p>4</p></td>
</tr>
<tr class="row-even"><td><p>8_channels, min_pcie_frames</p></td>
<td><p>1(~40Gb/s)</p></td>
<td><p>2^11-1</p></td>
<td><p>14-bit, 11-bit</p></td>
<td><p>1.32</p></td>
<td><p>8</p></td>
</tr>
<tr class="row-odd"><td><p>buff_size_small</p></td>
<td><p>1(~40Gb/s)</p></td>
<td><p>2^11-1</p></td>
<td><p>13-bit, 10-bit</p></td>
<td><p>1.256</p></td>
<td><p>2</p></td>
</tr>
<tr class="row-even"><td><p>buff_size_large</p></td>
<td><p>1(~40Gb/s)</p></td>
<td><p>2^11-1</p></td>
<td><p>16-bit, 13-bit</p></td>
<td><p>1.256</p></td>
<td><p>2</p></td>
</tr>
</tbody>
</table>
<table class="docutils align-default" id="id3">
<caption><span class="caption-text">coverage</span><a class="headerlink" href="#id3" title="Link to this table"></a></caption>
<colgroup>
<col style="width: 25.0%" />
<col style="width: 25.0%" />
<col style="width: 25.0%" />
<col style="width: 25.0%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>conf name</p></th>
<th class="head"><p>base</p></th>
<th class="head"><p>full speed</p></th>
<th class="head"><p>merge</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>default</p></td>
<td><p>75.3494%</p></td>
<td><p>74.9002%</p></td>
<td><p>75.5762%</p></td>
</tr>
<tr class="row-odd"><td><p>4_channels</p></td>
<td><p>76.4729%</p></td>
<td><p>76.4729%</p></td>
<td><p>76.4729%</p></td>
</tr>
<tr class="row-even"><td><p>8_channels, min_pcie_frames</p></td>
<td><p>77.6599%</p></td>
<td><p>77.3954%</p></td>
<td><p>77.6599%</p></td>
</tr>
<tr class="row-odd"><td><p>buff_size_small</p></td>
<td><p>76.2113%</p></td>
<td><p>75.7632%</p></td>
<td><p>76.4380%</p></td>
</tr>
<tr class="row-even"><td><p>buff_size_large</p></td>
<td><p>75.3069%</p></td>
<td><p>74.8577%</p></td>
<td><p>755337%</p></td>
</tr>
</tbody>
</table>
<p>Delay is mesured only for the full spead test. This test allways accepts output from DUT (never drops DST RDY). The delay represents how many nanoseconds it takes for a packet to pass through the DMA Calypte.</p>
<table class="docutils align-default" id="id4">
<caption><span class="caption-text">delay</span><a class="headerlink" href="#id4" title="Link to this table"></a></caption>
<colgroup>
<col style="width: 20.0%" />
<col style="width: 20.0%" />
<col style="width: 20.0%" />
<col style="width: 20.0%" />
<col style="width: 20.0%" />
</colgroup>
<thead>
<tr class="row-odd"><th class="head"><p>conf name</p></th>
<th class="head"><p>min</p></th>
<th class="head"><p>max</p></th>
<th class="head"><p>average</p></th>
<th class="head"><p>standard deviation</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>defaulit</p></td>
<td><p>28ns</p></td>
<td><p>500ns</p></td>
<td><p>175ns</p></td>
<td><p>83ns</p></td>
</tr>
<tr class="row-odd"><td><p>4_channels</p></td>
<td><p>28ns</p></td>
<td><p>816ns</p></td>
<td><p>183ns</p></td>
<td><p>97ns</p></td>
</tr>
<tr class="row-even"><td><p>8_channels, min_pcie_frames</p></td>
<td><p>24ns</p></td>
<td><p>944ns</p></td>
<td><p>192ns</p></td>
<td><p>111ns</p></td>
</tr>
<tr class="row-odd"><td><p>buff_size_small</p></td>
<td><p>28ns</p></td>
<td><p>500ns</p></td>
<td><p>175ns</p></td>
<td><p>83ns</p></td>
</tr>
<tr class="row-even"><td><p>buff_size_big</p></td>
<td><p>28ns</p></td>
<td><p>500ns</p></td>
<td><p>175ns</p></td>
<td><p>83ns</p></td>
</tr>
</tbody>
</table>
</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="../rx/comp/software_manager/readme.html" class="btn btn-neutral float-left" title="Software Manager" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="comp/metadata_extractor/readme.html" class="btn btn-neutral float-right" title="Metadata Extractor" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2024, CESNET z.s.p.o..</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>