---
layout: default
title: "1.1ï½œãƒãƒ¼ãƒ‰å¹´è¡¨ã¨ãƒãƒ¼ã‚±ãƒ†ã‚£ãƒ³ã‚°å‘½åã®å·®ç•° / Node Timeline & Marketing Name Differences"
---

---

# ğŸ“ 1.1ï½œãƒãƒ¼ãƒ‰å¹´è¡¨ã¨ãƒãƒ¼ã‚±ãƒ†ã‚£ãƒ³ã‚°å‘½åã®å·®ç•°  
**1.1ï½œNode Timeline & Marketing Name Differences**

## ğŸ“ æ¦‚è¦ / Overview

**JP:**  
åŠå°ä½“æ¥­ç•Œã§ä½¿ã‚ã‚Œã‚‹ã€Œ5nmã€ã€Œ3nmã€ãªã©ã®ãƒãƒ¼ãƒ‰åç§°ã¯ã€ã‹ã¤ã¦ã¯ã‚²ãƒ¼ãƒˆé•·ã‚„é…ç·šãƒ”ãƒƒãƒãªã©ã®ç‰©ç†å¯¸æ³•ã‚’æŒ‡ã—ã¦ã„ã¾ã—ãŸãŒã€2010å¹´ä»£ä»¥é™ã¯**ãƒãƒ¼ã‚±ãƒ†ã‚£ãƒ³ã‚°è‰²ãŒå¼·ã¾ã‚Šã€å¿…ãšã—ã‚‚ç‰©ç†å¯¸æ³•ã‚’åæ˜ ã—ãªã„ãƒ©ãƒ™ãƒ«**ã¨ãªã£ã¦ã„ã¾ã™ã€‚TSMCã‚‚ä¾‹å¤–ã§ã¯ãªãã€å†…éƒ¨ã§ã®æ­£å¼å‘¼ç§°ï¼ˆN5ã€N3ã€N2ãªã©ï¼‰ã¨å¸‚å ´å‘ã‘ã®å‘¼ã³æ–¹ã«å·®ç•°ãŒã‚ã‚Šã¾ã™ã€‚

**EN:**  
In the semiconductor industry, node names such as "5nm" or "3nm" once referred to physical dimensions like gate length or metal pitch. Since the 2010s, these labels have become **marketing-oriented and no longer directly represent physical dimensions**. TSMC is no exceptionâ€”its internal designations (N5, N3, N2, etc.) differ from the marketing names used in public.

---

## ğŸ“… ãƒãƒ¼ãƒ‰å¹´è¡¨ / Node Timeline

| å¹´ / Year | ãƒãƒ¼ã‚±ãƒ†ã‚£ãƒ³ã‚°åç§° / Marketing Name | å†…éƒ¨å‘¼ç§° / Internal Label | ä¸»ãªç‰¹å¾´ / Key Features |
|-----------|------------------------------------|---------------------------|--------------------------|
| 2014 | 20nm | N20 | æœ€å¾Œã®ãƒ—ãƒ¬FinFETãƒãƒ¼ãƒ‰ / Last pre-FinFET node |
| 2015 | 16nm | N16 / N16FF | åˆã®FinFETæ¡ç”¨ / First FinFET adoption |
| 2017 | 10nm | N10 | é«˜å¯†åº¦ãƒ­ã‚¸ãƒƒã‚¯ã ãŒçŸ­å‘½ãƒãƒ¼ãƒ‰ / High-density but short-lived node |
| 2018 | 7nm | N7 / N7+ | DUVå¤šé‡ãƒ‘ã‚¿ï¼‹ä¸€éƒ¨EUV / DUV multi-patterning + partial EUV |
| 2020 | 5nm | N5 / N5P | æœ¬æ ¼EUVå°å…¥ / Full EUV adoption |
| 2022â€“23 | 3nm | N3 / N3E | æ”¹è‰¯FinFETã€EUVå±¤æ•°å¢—åŠ  / Enhanced FinFET, more EUV layers |
| 2025 (äºˆå®š) | 2nm | N2 | GAAãƒŠãƒã‚·ãƒ¼ãƒˆæ§‹é€  / GAA nanosheet structure |
| 2025â€“26 (äºˆå®š) | A16 | A16 | GAAå¼·åŒ–ç‰ˆã€ãƒãƒƒãƒ—ãƒ¬ãƒƒãƒˆå‰æè¨­è¨ˆ / Enhanced GAA, chiplet-ready design |

---

## ğŸ” å‘½åã®å·®ç•° / Naming Differences

**JP:**  
- **å†…éƒ¨å‘¼ç§°ï¼ˆä¾‹ï¼šN5ï¼‰**ã¯ãƒ—ãƒ­ã‚»ã‚¹æŠ€è¡“ä¸–ä»£ã‚’æ˜ç¢ºåŒ–ã™ã‚‹ãŸã‚ã®TSMCç¤¾å†…åŸºæº–ã€‚  
- **ãƒãƒ¼ã‚±ãƒ†ã‚£ãƒ³ã‚°åç§°ï¼ˆä¾‹ï¼š5nmï¼‰**ã¯ä»–ç¤¾ã¨ã®æ¯”è¼ƒã‚„é¡§å®¢å‘ã‘ã‚¢ãƒ”ãƒ¼ãƒ«ç›®çš„ã€‚  
- åŒã˜ã€Œ5nmã€ã§ã‚‚ã€TSMCã¨Samsungã§ã¯å®ŸåŠ¹å¯†åº¦ã‚„é…ç·šå¯¸æ³•ãŒç•°ãªã‚‹ã€‚  

**EN:**  
- **Internal labels** (e.g., N5) are TSMC's in-house standard to define process generations.  
- **Marketing names** (e.g., 5nm) are for competitive positioning and customer communication.  
- The same "5nm" can differ in actual density and metal pitch between TSMC and Samsung.

---

## ğŸ–¼ ãƒãƒ¼ãƒ‰é€²åŒ–å¹´è¡¨ï¼ˆæ¦‚å¿µå›³ï¼‰ / Node Evolution Timeline (Concept)

```mermaid
timeline
    title TSMC Node Evolution
    2014 : 20nm (N20)
    2015 : 16nm FinFET (N16)
    2017 : 10nm (N10)
    2018 : 7nm (N7 / N7+)
    2020 : 5nm (N5 / N5P)
    2022 : 3nm (N3 / N3E)
    2025 : 2nm GAA (N2)
    2025-26 : A16 (Enhanced GAA)
```

---

## ğŸ“ é–¢é€£ãƒªãƒ³ã‚¯ / Related Links

- [TSMCå…¬å¼ãƒ—ãƒ­ã‚»ã‚¹æŠ€è¡“ãƒšãƒ¼ã‚¸ / Official Process Technology Page](https://www.tsmc.com/english/dedicatedFoundry/technology)

---

## ğŸ“… æ›´æ–°å±¥æ­´ / Update History

| æ—¥ä»˜ / Date | å†…å®¹ / Details |
|-------------|----------------|
| 2025-08-11 | åˆç‰ˆä½œæˆï¼ˆè‹±æ—¥ä½µè¨˜ã€å¹´è¡¨ãƒ»å›³è¿½åŠ ï¼‰ / First edition with JP/EN text, timeline table, and diagram |

---

## ğŸ”™ ãƒŠãƒ“ã‚²ãƒ¼ã‚·ãƒ§ãƒ³ / Navigation
- **å‰ç¯€ / Previous:** *ãªã—*ï¼ˆThis is the first sectionï¼‰  
- **æ¬¡ç¯€ / Next:** [1.2ï½œFinFETæŠ€è¡“ã®ç¢ºç«‹ã¨5nmä¸–ä»£ã¾ã§ã®è¨­è¨ˆæ‰‹æ³• / FinFET Establishment & Design up to 5nm](1_2_finfet_to_5nm.md)  
- **ç« ãƒˆãƒƒãƒ— / Chapter Top:** [ç¬¬1ç«  README](../README.md)
