Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Dec 24 23:51:35 2019
| Host         : DESKTOP-OTFGAJI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TopMusicBox_timing_summary_routed.rpt -pb TopMusicBox_timing_summary_routed.pb -rpx TopMusicBox_timing_summary_routed.rpx -warn_on_violation
| Design       : TopMusicBox
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 126 register/latch pins with no clock driven by root clock pin: Mode[0] (HIGH)

 There are 126 register/latch pins with no clock driven by root clock pin: Mode[1] (HIGH)

 There are 126 register/latch pins with no clock driven by root clock pin: N[10] (HIGH)

 There are 126 register/latch pins with no clock driven by root clock pin: N[11] (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: bdt (HIGH)

 There are 126 register/latch pins with no clock driven by root clock pin: but (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: m1/Synth1/O4_reg[0]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: m1/Synth1/O4_reg[10]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: m1/Synth1/O4_reg[11]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: m1/Synth1/O4_reg[1]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: m1/Synth1/O4_reg[2]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: m1/Synth1/O4_reg[3]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: m1/Synth1/O4_reg[4]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: m1/Synth1/O4_reg[5]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: m1/Synth1/O4_reg[6]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: m1/Synth1/O4_reg[7]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: m1/Synth1/O4_reg[8]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: m1/Synth1/O4_reg[9]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: m1/Synth1/O5_reg[0]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: m1/Synth1/O5_reg[10]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: m1/Synth1/O5_reg[11]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: m1/Synth1/O5_reg[1]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: m1/Synth1/O5_reg[2]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: m1/Synth1/O5_reg[3]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: m1/Synth1/O5_reg[4]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: m1/Synth1/O5_reg[5]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: m1/Synth1/O5_reg[6]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: m1/Synth1/O5_reg[7]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: m1/Synth1/O5_reg[8]/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: m1/Synth1/O5_reg[9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: m2/Attack_reg[10]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: m2/Attack_reg[11]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: m2/Attack_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: m2/Attack_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: m2/Attack_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: m2/Attack_reg[15]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: m2/Attack_reg[16]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: m2/Attack_reg[17]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: m2/Attack_reg[18]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: m2/Attack_reg[19]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: m2/Attack_reg[20]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: m2/Attack_reg[21]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: m2/Attack_reg[22]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: m2/Attack_reg[23]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: m2/Attack_reg[24]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: m2/Attack_reg[25]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: m2/Attack_reg[26]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: m2/Attack_reg[27]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: m2/Attack_reg[28]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: m2/Attack_reg[29]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: m2/Attack_reg[2]/L7/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: m2/Attack_reg[30]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: m2/Attack_reg[31]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: m2/Attack_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: m2/Attack_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: m2/Attack_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: m2/Attack_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: m2/Attack_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: m2/Attack_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: m2/Attack_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: m2/Decay_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: m2/Decay_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: m2/Decay_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: m2/Decay_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: m2/Decay_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: m2/Decay_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: m2/Decay_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: m2/Decay_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: m2/Decay_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: m2/Decay_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: m2/Decay_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: m2/Decay_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: m2/Decay_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: m2/Decay_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: m2/Decay_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: m2/Decay_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: m2/Decay_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: m2/Decay_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: m2/Decay_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: m2/Decay_reg[29]/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: m2/Decay_reg[2]/L7/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: m2/Decay_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: m2/Decay_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: m2/Decay_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: m2/Decay_reg[9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: m2/Release_reg[0]/L7/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: m2/Release_reg[10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: m2/Release_reg[11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: m2/Release_reg[12]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: m2/Release_reg[13]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: m2/Release_reg[14]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: m2/Release_reg[15]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: m2/Release_reg[16]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: m2/Release_reg[17]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: m2/Release_reg[18]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: m2/Release_reg[19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: m2/Release_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: m2/Release_reg[20]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: m2/Release_reg[21]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: m2/Release_reg[22]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: m2/Release_reg[23]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: m2/Release_reg[24]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: m2/Release_reg[25]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: m2/Release_reg[26]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: m2/Release_reg[27]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: m2/Release_reg[28]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: m2/Release_reg[29]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: m2/Release_reg[2]/L7/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: m2/Release_reg[30]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: m2/Release_reg[31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: m2/Release_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: m2/Release_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: m2/Release_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: m2/Release_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: m2/Release_reg[7]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: m2/Release_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: m2/Release_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: m2/Sustain_reg[0]/L7/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: m2/Sustain_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: m2/Sustain_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: m2/Sustain_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: m2/Sustain_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: m2/Sustain_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: m2/Sustain_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: m2/Sustain_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: m2/Sustain_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: m2/Sustain_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: m2/Sustain_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: m2/Sustain_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: m2/Sustain_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: m2/Sustain_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: m2/Sustain_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: m2/Sustain_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: m2/Sustain_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: m2/Sustain_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: m2/Sustain_reg[26]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: m2/Sustain_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: m2/Sustain_reg[28]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: m2/Sustain_reg[29]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: m2/Sustain_reg[2]/L7/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: m2/Sustain_reg[30]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: m2/Sustain_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: m2/Sustain_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: m2/Sustain_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: m2/Sustain_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: m2/Sustain_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: m2/Sustain_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: m2/Sustain_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: m2/Sustain_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 330 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 128 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -16.362    -4401.541                    834                 3332        0.053        0.000                      0                 3332        4.500        0.000                       0                   998  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)       Period(ns)      Frequency(MHz)
-----          ------------       ----------      --------------
sys_clock_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock_pin      -16.362    -4401.541                    834                 3332        0.053        0.000                      0                 3332        4.500        0.000                       0                   998  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock_pin
  To Clock:  sys_clock_pin

Setup :          834  Failing Endpoints,  Worst Slack      -16.362ns,  Total Violation    -4401.541ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -16.362ns  (required time - arrival time)
  Source:                 m1/Synth1/Note_C4/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1/Synth1/Note_C4/WaveOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock_pin rise@10.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        26.377ns  (logic 13.562ns (51.416%)  route 12.815ns (48.584%))
  Logic Levels:           34  (CARRY4=14 DSP48E1=2 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=7 LUT6=6)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clock_IBUF_BUFG_inst/O
                         net (fo=997, routed)         1.555     5.076    m1/Synth1/Note_C4/Clock_IBUF_BUFG
    SLICE_X12Y60         FDRE                                         r  m1/Synth1/Note_C4/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  m1/Synth1/Note_C4/i_reg[1]/Q
                         net (fo=12, routed)          1.031     6.625    m1/Synth1/i[1]
    SLICE_X12Y61         LUT6 (Prop_lut6_I1_O)        0.124     6.749 r  m1/Synth1/g0_b3__12/O
                         net (fo=2, routed)           0.611     7.360    m1/Synth1/Note_C4/B[3]
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    11.211 r  m1/Synth1/Note_C4/WaveOut3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.213    m1/Synth1/Note_C4/WaveOut3_n_111
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    12.731 f  m1/Synth1/Note_C4/WaveOut3__0/P[1]
                         net (fo=16, routed)          0.676    13.407    m1/Synth1/Note_C4/WaveOut3__0_n_109
    SLICE_X10Y61         LUT1 (Prop_lut1_I0_O)        0.124    13.531 r  m1/Synth1/Note_C4/WaveOut1_carry__3_i_16__12/O
                         net (fo=1, routed)           0.000    13.531    m1/Synth1/Note_C4/WaveOut1_carry__3_i_16__12_n_5
    SLICE_X10Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.064 r  m1/Synth1/Note_C4/WaveOut1_carry__3_i_10__12/CO[3]
                         net (fo=1, routed)           0.000    14.064    m1/Synth1/Note_C4/WaveOut1_carry__3_i_10__12_n_5
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.303 r  m1/Synth1/Note_C4/WaveOut1_carry__4_i_10__12/O[2]
                         net (fo=15, routed)          0.535    14.839    m1/Synth1/Note_C4/WaveOut1_carry__4_i_10__12_n_10
    SLICE_X8Y62          LUT3 (Prop_lut3_I1_O)        0.301    15.140 r  m1/Synth1/Note_C4/WaveOut1_carry__5_i_12__12/O
                         net (fo=10, routed)          0.841    15.980    m1/Synth1/Note_C4/WaveOut1_carry__5_i_12__12_n_5
    SLICE_X8Y62          LUT6 (Prop_lut6_I3_O)        0.124    16.104 r  m1/Synth1/Note_C4/WaveOut1_carry__5_i_3__12/O
                         net (fo=8, routed)           0.869    16.973    m1/Synth1/Note_C4/WaveOut1_carry__5_i_3__12_n_5
    SLICE_X2Y61          LUT6 (Prop_lut6_I1_O)        0.124    17.097 r  m1/Synth1/Note_C4/WaveOut1_carry__5_i_7__12/O
                         net (fo=1, routed)           0.000    17.097    m1/Synth1/Note_C4/WaveOut1_carry__5_i_7__12_n_5
    SLICE_X2Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.630 r  m1/Synth1/Note_C4/WaveOut1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.630    m1/Synth1/Note_C4/WaveOut1_carry__5_n_5
    SLICE_X2Y62          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.953 r  m1/Synth1/Note_C4/WaveOut1_carry__6/O[1]
                         net (fo=3, routed)           0.476    18.430    m1/Synth1/Note_C4/WaveOut1_carry__6_n_11
    SLICE_X6Y61          LUT6 (Prop_lut6_I1_O)        0.306    18.736 r  m1/Synth1/Note_C4/WaveOut1__301_carry__1_i_4__12/O
                         net (fo=1, routed)           0.941    19.677    m1/Synth1/Note_C4/WaveOut1__301_carry__1_i_4__12_n_5
    SLICE_X3Y61          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    20.233 r  m1/Synth1/Note_C4/WaveOut1__301_carry__1/O[2]
                         net (fo=3, routed)           0.685    20.918    m1/Synth1/Note_C4/WaveOut1__301_carry__1_n_10
    SLICE_X0Y57          LUT3 (Prop_lut3_I1_O)        0.302    21.220 r  m1/Synth1/Note_C4/WaveOut1__399_carry__5_i_9__12/O
                         net (fo=2, routed)           0.616    21.836    m1/Synth1/Note_C4/WaveOut1__399_carry__5_i_9__12_n_5
    SLICE_X0Y59          LUT5 (Prop_lut5_I1_O)        0.124    21.960 r  m1/Synth1/Note_C4/WaveOut1__399_carry__5_i_1__12/O
                         net (fo=2, routed)           0.646    22.606    m1/Synth1/Note_C4/WaveOut1__399_carry__5_i_1__12_n_5
    SLICE_X1Y60          LUT6 (Prop_lut6_I0_O)        0.124    22.730 r  m1/Synth1/Note_C4/WaveOut1__399_carry__5_i_5__12/O
                         net (fo=1, routed)           0.000    22.730    m1/Synth1/Note_C4/WaveOut1__399_carry__5_i_5__12_n_5
    SLICE_X1Y60          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.131 r  m1/Synth1/Note_C4/WaveOut1__399_carry__5/CO[3]
                         net (fo=1, routed)           0.000    23.131    m1/Synth1/Note_C4/WaveOut1__399_carry__5_n_5
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.465 r  m1/Synth1/Note_C4/WaveOut1__399_carry__6/O[1]
                         net (fo=7, routed)           0.714    24.179    m1/Synth1/Note_C4/WaveOut1__399_carry__6_n_11
    SLICE_X1Y68          LUT2 (Prop_lut2_I1_O)        0.303    24.482 r  m1/Synth1/Note_C4/WaveOut1__525_carry__0_i_3__12/O
                         net (fo=1, routed)           0.000    24.482    m1/Synth1/Note_C4/WaveOut1__525_carry__0_i_3__12_n_5
    SLICE_X1Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.032 r  m1/Synth1/Note_C4/WaveOut1__525_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.032    m1/Synth1/Note_C4/WaveOut1__525_carry__0_n_5
    SLICE_X1Y69          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    25.271 r  m1/Synth1/Note_C4/WaveOut1__525_carry__1/O[2]
                         net (fo=3, routed)           0.617    25.889    m1/Synth1/Note_C4/WaveOut1__525_carry__1_n_10
    SLICE_X2Y66          LUT4 (Prop_lut4_I0_O)        0.302    26.191 r  m1/Synth1/Note_C4/WaveOut1__606_carry__1_i_1__12/O
                         net (fo=1, routed)           0.774    26.964    m1/Synth1/Note_C4/WaveOut1__606_carry__1_i_1__12_n_5
    SLICE_X0Y65          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.349 r  m1/Synth1/Note_C4/WaveOut1__606_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.349    m1/Synth1/Note_C4/WaveOut1__606_carry__1_n_5
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.463 r  m1/Synth1/Note_C4/WaveOut1__606_carry__2/CO[3]
                         net (fo=1, routed)           0.000    27.463    m1/Synth1/Note_C4/WaveOut1__606_carry__2_n_5
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.577 r  m1/Synth1/Note_C4/WaveOut1__606_carry__3/CO[3]
                         net (fo=1, routed)           0.000    27.577    m1/Synth1/Note_C4/WaveOut1__606_carry__3_n_5
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.691 r  m1/Synth1/Note_C4/WaveOut1__606_carry__4/CO[3]
                         net (fo=1, routed)           0.000    27.691    m1/Synth1/Note_C4/WaveOut1__606_carry__4_n_5
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.805 r  m1/Synth1/Note_C4/WaveOut1__606_carry__5/CO[3]
                         net (fo=2, routed)           0.621    28.426    m1/Synth1/Note_C4/WaveOut1__606_carry__5_n_5
    SLICE_X0Y70          LUT5 (Prop_lut5_I0_O)        0.124    28.550 r  m1/Synth1/Note_C4/WaveOut[8]_i_2__12/O
                         net (fo=18, routed)          0.478    29.028    m1/Synth1/Note_C4/WaveOut[8]_i_2__12_n_5
    SLICE_X3Y70          LUT6 (Prop_lut6_I4_O)        0.124    29.152 r  m1/Synth1/Note_C4/WaveOut[2]_i_2__12/O
                         net (fo=2, routed)           0.486    29.638    m1/Synth1/Note_C4/WaveOut[2]_i_2__12_n_5
    SLICE_X2Y70          LUT5 (Prop_lut5_I4_O)        0.124    29.762 r  m1/Synth1/Note_C4/WaveOut[3]_i_2__12/O
                         net (fo=2, routed)           0.173    29.935    m1/Synth1/Note_C4/WaveOut[3]_i_2__12_n_5
    SLICE_X2Y70          LUT5 (Prop_lut5_I4_O)        0.124    30.059 r  m1/Synth1/Note_C4/WaveOut[4]_i_2__12/O
                         net (fo=2, routed)           0.417    30.476    m1/Synth1/Note_C4/WaveOut[4]_i_2__12_n_5
    SLICE_X3Y71          LUT5 (Prop_lut5_I4_O)        0.124    30.600 r  m1/Synth1/Note_C4/WaveOut[5]_i_2__12/O
                         net (fo=3, routed)           0.451    31.051    m1/Synth1/Note_C4/WaveOut[5]_i_2__12_n_5
    SLICE_X3Y69          LUT5 (Prop_lut5_I4_O)        0.124    31.175 r  m1/Synth1/Note_C4/WaveOut[6]_i_2__12/O
                         net (fo=1, routed)           0.154    31.329    m1/Synth1/Note_C4/WaveOut[6]_i_2__12_n_5
    SLICE_X3Y69          LUT5 (Prop_lut5_I0_O)        0.124    31.453 r  m1/Synth1/Note_C4/WaveOut[6]_i_1__12/O
                         net (fo=1, routed)           0.000    31.453    m1/Synth1/Note_C4/WaveOut[6]_i_1__12_n_5
    SLICE_X3Y69          FDRE                                         r  m1/Synth1/Note_C4/WaveOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clock_IBUF_BUFG_inst/O
                         net (fo=997, routed)         1.498    14.839    m1/Synth1/Note_C4/Clock_IBUF_BUFG
    SLICE_X3Y69          FDRE                                         r  m1/Synth1/Note_C4/WaveOut_reg[6]/C
                         clock pessimism              0.258    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X3Y69          FDRE (Setup_fdre_C_D)        0.029    15.091    m1/Synth1/Note_C4/WaveOut_reg[6]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                         -31.453    
  -------------------------------------------------------------------
                         slack                                -16.362    

Slack (VIOLATED) :        -16.338ns  (required time - arrival time)
  Source:                 m1/Synth1/Note_Cs4/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1/Synth1/Note_Cs4/WaveOut_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock_pin rise@10.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        26.204ns  (logic 13.236ns (50.512%)  route 12.968ns (49.489%))
  Logic Levels:           32  (CARRY4=14 DSP48E1=2 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=5 LUT6=6)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clock_IBUF_BUFG_inst/O
                         net (fo=997, routed)         1.568     5.089    m1/Synth1/Note_Cs4/Clock_IBUF_BUFG
    SLICE_X9Y41          FDRE                                         r  m1/Synth1/Note_Cs4/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.456     5.545 r  m1/Synth1/Note_Cs4/i_reg[0]/Q
                         net (fo=13, routed)          1.011     6.557    m1/Synth1/Note_Cs4_n_25
    SLICE_X8Y42          LUT6 (Prop_lut6_I0_O)        0.124     6.681 r  m1/Synth1/g0_b6/O
                         net (fo=24, routed)          0.866     7.546    m1/Synth1/Note_Cs4/B[6]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851    11.397 r  m1/Synth1/Note_Cs4/WaveOut3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.399    m1/Synth1/Note_Cs4/WaveOut3_n_111
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    12.917 f  m1/Synth1/Note_Cs4/WaveOut3__0/P[1]
                         net (fo=16, routed)          0.641    13.558    m1/Synth1/Note_Cs4/WaveOut3__0_n_109
    SLICE_X11Y46         LUT1 (Prop_lut1_I0_O)        0.124    13.682 r  m1/Synth1/Note_Cs4/WaveOut1_carry__3_i_16/O
                         net (fo=1, routed)           0.000    13.682    m1/Synth1/Note_Cs4/WaveOut1_carry__3_i_16_n_5
    SLICE_X11Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.232 r  m1/Synth1/Note_Cs4/WaveOut1_carry__3_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.232    m1/Synth1/Note_Cs4/WaveOut1_carry__3_i_10_n_5
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.346 r  m1/Synth1/Note_Cs4/WaveOut1_carry__4_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.346    m1/Synth1/Note_Cs4/WaveOut1_carry__4_i_10_n_5
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.568 r  m1/Synth1/Note_Cs4/WaveOut1_carry__5_i_10/O[0]
                         net (fo=14, routed)          0.658    15.226    m1/Synth1/Note_Cs4/WaveOut3__1[25]
    SLICE_X14Y48         LUT3 (Prop_lut3_I1_O)        0.299    15.525 r  m1/Synth1/Note_Cs4/WaveOut1_carry__5_i_9/O
                         net (fo=11, routed)          0.478    16.003    m1/Synth1/Note_Cs4/WaveOut2__0[25]
    SLICE_X15Y50         LUT6 (Prop_lut6_I1_O)        0.124    16.127 r  m1/Synth1/Note_Cs4/WaveOut1_carry__6_i_3/O
                         net (fo=8, routed)           1.033    17.159    m1/Synth1/Note_Cs4/WaveOut1_carry__6_i_3_n_5
    SLICE_X12Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    17.679 r  m1/Synth1/Note_Cs4/WaveOut1_carry__6/CO[3]
                         net (fo=1, routed)           0.000    17.679    m1/Synth1/Note_Cs4/WaveOut1_carry__6_n_5
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    17.908 r  m1/Synth1/Note_Cs4/WaveOut1_carry__7/CO[2]
                         net (fo=3, routed)           0.772    18.681    m1/Synth1/Note_Cs4/WaveOut1_carry__7_n_6
    SLICE_X15Y52         LUT6 (Prop_lut6_I1_O)        0.310    18.991 r  m1/Synth1/Note_Cs4/WaveOut1__301_carry__2_i_3/O
                         net (fo=1, routed)           0.628    19.618    m1/Synth1/Note_Cs4/WaveOut1__301_carry__2_i_3_n_5
    SLICE_X11Y53         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    20.155 r  m1/Synth1/Note_Cs4/WaveOut1__301_carry__2/O[2]
                         net (fo=3, routed)           0.554    20.709    m1/Synth1/Note_Cs4/WaveOut1__301_carry__2_n_10
    SLICE_X12Y53         LUT3 (Prop_lut3_I1_O)        0.302    21.011 r  m1/Synth1/Note_Cs4/WaveOut1__399_carry__6_i_9/O
                         net (fo=2, routed)           0.599    21.610    m1/Synth1/Note_Cs4/WaveOut1__399_carry__6_i_9_n_5
    SLICE_X12Y57         LUT5 (Prop_lut5_I1_O)        0.124    21.734 r  m1/Synth1/Note_Cs4/WaveOut1__399_carry__6_i_1/O
                         net (fo=2, routed)           0.842    22.577    m1/Synth1/Note_Cs4/WaveOut1__399_carry__6_i_1_n_5
    SLICE_X8Y52          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    22.973 r  m1/Synth1/Note_Cs4/WaveOut1__399_carry__6/CO[3]
                         net (fo=1, routed)           0.000    22.973    m1/Synth1/Note_Cs4/WaveOut1__399_carry__6_n_5
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.296 r  m1/Synth1/Note_Cs4/WaveOut1__399_carry__7/O[1]
                         net (fo=5, routed)           0.589    23.885    m1/Synth1/Note_Cs4/WaveOut1__399_carry__7_n_11
    SLICE_X9Y52          LUT2 (Prop_lut2_I1_O)        0.306    24.191 r  m1/Synth1/Note_Cs4/WaveOut1__525_carry__1_i_3/O
                         net (fo=1, routed)           0.000    24.191    m1/Synth1/Note_Cs4/WaveOut1__525_carry__1_i_3_n_5
    SLICE_X9Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.741 r  m1/Synth1/Note_Cs4/WaveOut1__525_carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.741    m1/Synth1/Note_Cs4/WaveOut1__525_carry__1_n_5
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.855 r  m1/Synth1/Note_Cs4/WaveOut1__525_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.855    m1/Synth1/Note_Cs4/WaveOut1__525_carry__2_n_5
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.189 r  m1/Synth1/Note_Cs4/WaveOut1__525_carry__3/O[1]
                         net (fo=3, routed)           0.655    25.843    m1/Synth1/Note_Cs4/WaveOut1__525_carry__3_n_11
    SLICE_X12Y56         LUT4 (Prop_lut4_I0_O)        0.303    26.146 r  m1/Synth1/Note_Cs4/WaveOut1__606_carry__3_i_2/O
                         net (fo=1, routed)           0.709    26.855    m1/Synth1/Note_Cs4/WaveOut1__606_carry__3_i_2_n_5
    SLICE_X10Y54         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    27.259 r  m1/Synth1/Note_Cs4/WaveOut1__606_carry__3/CO[3]
                         net (fo=1, routed)           0.000    27.259    m1/Synth1/Note_Cs4/WaveOut1__606_carry__3_n_5
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.376 r  m1/Synth1/Note_Cs4/WaveOut1__606_carry__4/CO[3]
                         net (fo=1, routed)           0.000    27.376    m1/Synth1/Note_Cs4/WaveOut1__606_carry__4_n_5
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.493 r  m1/Synth1/Note_Cs4/WaveOut1__606_carry__5/CO[3]
                         net (fo=2, routed)           0.848    28.341    m1/Synth1/Note_Cs4/WaveOut1__606_carry__5_n_5
    SLICE_X12Y59         LUT5 (Prop_lut5_I0_O)        0.124    28.465 r  m1/Synth1/Note_Cs4/WaveOut[8]_i_2/O
                         net (fo=18, routed)          0.633    29.098    m1/Synth1/Note_Cs4/WaveOut[8]_i_2_n_5
    SLICE_X15Y59         LUT6 (Prop_lut6_I4_O)        0.124    29.222 r  m1/Synth1/Note_Cs4/WaveOut[2]_i_2/O
                         net (fo=2, routed)           0.161    29.383    m1/Synth1/Note_Cs4/WaveOut[2]_i_2_n_5
    SLICE_X15Y59         LUT5 (Prop_lut5_I4_O)        0.124    29.507 r  m1/Synth1/Note_Cs4/WaveOut[3]_i_2/O
                         net (fo=2, routed)           0.308    29.815    m1/Synth1/Note_Cs4/WaveOut[3]_i_2_n_5
    SLICE_X12Y59         LUT5 (Prop_lut5_I4_O)        0.124    29.939 r  m1/Synth1/Note_Cs4/WaveOut[4]_i_2/O
                         net (fo=2, routed)           0.172    30.110    m1/Synth1/Note_Cs4/WaveOut[4]_i_2_n_5
    SLICE_X12Y59         LUT5 (Prop_lut5_I4_O)        0.124    30.234 r  m1/Synth1/Note_Cs4/WaveOut[5]_i_2/O
                         net (fo=3, routed)           0.355    30.589    m1/Synth1/Note_Cs4/WaveOut[5]_i_2_n_5
    SLICE_X13Y59         LUT6 (Prop_lut6_I4_O)        0.124    30.713 r  m1/Synth1/Note_Cs4/WaveOut[9]_i_3__9/O
                         net (fo=3, routed)           0.456    31.169    m1/Synth1/Note_Cs4/WaveOut[9]_i_3__9_n_5
    SLICE_X11Y59         LUT6 (Prop_lut6_I1_O)        0.124    31.293 r  m1/Synth1/Note_Cs4/WaveOut[8]_i_1/O
                         net (fo=1, routed)           0.000    31.293    m1/Synth1/Note_Cs4/p_2_in[8]
    SLICE_X11Y59         FDRE                                         r  m1/Synth1/Note_Cs4/WaveOut_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clock_IBUF_BUFG_inst/O
                         net (fo=997, routed)         1.439    14.780    m1/Synth1/Note_Cs4/Clock_IBUF_BUFG
    SLICE_X11Y59         FDRE                                         r  m1/Synth1/Note_Cs4/WaveOut_reg[8]/C
                         clock pessimism              0.180    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X11Y59         FDRE (Setup_fdre_C_D)        0.031    14.955    m1/Synth1/Note_Cs4/WaveOut_reg[8]
  -------------------------------------------------------------------
                         required time                         14.955    
                         arrival time                         -31.293    
  -------------------------------------------------------------------
                         slack                                -16.338    

Slack (VIOLATED) :        -16.323ns  (required time - arrival time)
  Source:                 m1/Synth1/Note_Cs4/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1/Synth1/Note_Cs4/WaveOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock_pin rise@10.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        26.189ns  (logic 13.236ns (50.540%)  route 12.953ns (49.460%))
  Logic Levels:           32  (CARRY4=14 DSP48E1=2 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=7 LUT6=4)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clock_IBUF_BUFG_inst/O
                         net (fo=997, routed)         1.568     5.089    m1/Synth1/Note_Cs4/Clock_IBUF_BUFG
    SLICE_X9Y41          FDRE                                         r  m1/Synth1/Note_Cs4/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.456     5.545 r  m1/Synth1/Note_Cs4/i_reg[0]/Q
                         net (fo=13, routed)          1.011     6.557    m1/Synth1/Note_Cs4_n_25
    SLICE_X8Y42          LUT6 (Prop_lut6_I0_O)        0.124     6.681 r  m1/Synth1/g0_b6/O
                         net (fo=24, routed)          0.866     7.546    m1/Synth1/Note_Cs4/B[6]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851    11.397 r  m1/Synth1/Note_Cs4/WaveOut3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.399    m1/Synth1/Note_Cs4/WaveOut3_n_111
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    12.917 f  m1/Synth1/Note_Cs4/WaveOut3__0/P[1]
                         net (fo=16, routed)          0.641    13.558    m1/Synth1/Note_Cs4/WaveOut3__0_n_109
    SLICE_X11Y46         LUT1 (Prop_lut1_I0_O)        0.124    13.682 r  m1/Synth1/Note_Cs4/WaveOut1_carry__3_i_16/O
                         net (fo=1, routed)           0.000    13.682    m1/Synth1/Note_Cs4/WaveOut1_carry__3_i_16_n_5
    SLICE_X11Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.232 r  m1/Synth1/Note_Cs4/WaveOut1_carry__3_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.232    m1/Synth1/Note_Cs4/WaveOut1_carry__3_i_10_n_5
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.346 r  m1/Synth1/Note_Cs4/WaveOut1_carry__4_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.346    m1/Synth1/Note_Cs4/WaveOut1_carry__4_i_10_n_5
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.568 r  m1/Synth1/Note_Cs4/WaveOut1_carry__5_i_10/O[0]
                         net (fo=14, routed)          0.658    15.226    m1/Synth1/Note_Cs4/WaveOut3__1[25]
    SLICE_X14Y48         LUT3 (Prop_lut3_I1_O)        0.299    15.525 r  m1/Synth1/Note_Cs4/WaveOut1_carry__5_i_9/O
                         net (fo=11, routed)          0.478    16.003    m1/Synth1/Note_Cs4/WaveOut2__0[25]
    SLICE_X15Y50         LUT6 (Prop_lut6_I1_O)        0.124    16.127 r  m1/Synth1/Note_Cs4/WaveOut1_carry__6_i_3/O
                         net (fo=8, routed)           1.033    17.159    m1/Synth1/Note_Cs4/WaveOut1_carry__6_i_3_n_5
    SLICE_X12Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    17.679 r  m1/Synth1/Note_Cs4/WaveOut1_carry__6/CO[3]
                         net (fo=1, routed)           0.000    17.679    m1/Synth1/Note_Cs4/WaveOut1_carry__6_n_5
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    17.908 r  m1/Synth1/Note_Cs4/WaveOut1_carry__7/CO[2]
                         net (fo=3, routed)           0.772    18.681    m1/Synth1/Note_Cs4/WaveOut1_carry__7_n_6
    SLICE_X15Y52         LUT6 (Prop_lut6_I1_O)        0.310    18.991 r  m1/Synth1/Note_Cs4/WaveOut1__301_carry__2_i_3/O
                         net (fo=1, routed)           0.628    19.618    m1/Synth1/Note_Cs4/WaveOut1__301_carry__2_i_3_n_5
    SLICE_X11Y53         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    20.155 r  m1/Synth1/Note_Cs4/WaveOut1__301_carry__2/O[2]
                         net (fo=3, routed)           0.554    20.709    m1/Synth1/Note_Cs4/WaveOut1__301_carry__2_n_10
    SLICE_X12Y53         LUT3 (Prop_lut3_I1_O)        0.302    21.011 r  m1/Synth1/Note_Cs4/WaveOut1__399_carry__6_i_9/O
                         net (fo=2, routed)           0.599    21.610    m1/Synth1/Note_Cs4/WaveOut1__399_carry__6_i_9_n_5
    SLICE_X12Y57         LUT5 (Prop_lut5_I1_O)        0.124    21.734 r  m1/Synth1/Note_Cs4/WaveOut1__399_carry__6_i_1/O
                         net (fo=2, routed)           0.842    22.577    m1/Synth1/Note_Cs4/WaveOut1__399_carry__6_i_1_n_5
    SLICE_X8Y52          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    22.973 r  m1/Synth1/Note_Cs4/WaveOut1__399_carry__6/CO[3]
                         net (fo=1, routed)           0.000    22.973    m1/Synth1/Note_Cs4/WaveOut1__399_carry__6_n_5
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.296 r  m1/Synth1/Note_Cs4/WaveOut1__399_carry__7/O[1]
                         net (fo=5, routed)           0.589    23.885    m1/Synth1/Note_Cs4/WaveOut1__399_carry__7_n_11
    SLICE_X9Y52          LUT2 (Prop_lut2_I1_O)        0.306    24.191 r  m1/Synth1/Note_Cs4/WaveOut1__525_carry__1_i_3/O
                         net (fo=1, routed)           0.000    24.191    m1/Synth1/Note_Cs4/WaveOut1__525_carry__1_i_3_n_5
    SLICE_X9Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.741 r  m1/Synth1/Note_Cs4/WaveOut1__525_carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.741    m1/Synth1/Note_Cs4/WaveOut1__525_carry__1_n_5
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.855 r  m1/Synth1/Note_Cs4/WaveOut1__525_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.855    m1/Synth1/Note_Cs4/WaveOut1__525_carry__2_n_5
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.189 r  m1/Synth1/Note_Cs4/WaveOut1__525_carry__3/O[1]
                         net (fo=3, routed)           0.655    25.843    m1/Synth1/Note_Cs4/WaveOut1__525_carry__3_n_11
    SLICE_X12Y56         LUT4 (Prop_lut4_I0_O)        0.303    26.146 r  m1/Synth1/Note_Cs4/WaveOut1__606_carry__3_i_2/O
                         net (fo=1, routed)           0.709    26.855    m1/Synth1/Note_Cs4/WaveOut1__606_carry__3_i_2_n_5
    SLICE_X10Y54         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    27.259 r  m1/Synth1/Note_Cs4/WaveOut1__606_carry__3/CO[3]
                         net (fo=1, routed)           0.000    27.259    m1/Synth1/Note_Cs4/WaveOut1__606_carry__3_n_5
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.376 r  m1/Synth1/Note_Cs4/WaveOut1__606_carry__4/CO[3]
                         net (fo=1, routed)           0.000    27.376    m1/Synth1/Note_Cs4/WaveOut1__606_carry__4_n_5
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.493 r  m1/Synth1/Note_Cs4/WaveOut1__606_carry__5/CO[3]
                         net (fo=2, routed)           0.848    28.341    m1/Synth1/Note_Cs4/WaveOut1__606_carry__5_n_5
    SLICE_X12Y59         LUT5 (Prop_lut5_I0_O)        0.124    28.465 r  m1/Synth1/Note_Cs4/WaveOut[8]_i_2/O
                         net (fo=18, routed)          0.633    29.098    m1/Synth1/Note_Cs4/WaveOut[8]_i_2_n_5
    SLICE_X15Y59         LUT6 (Prop_lut6_I4_O)        0.124    29.222 r  m1/Synth1/Note_Cs4/WaveOut[2]_i_2/O
                         net (fo=2, routed)           0.161    29.383    m1/Synth1/Note_Cs4/WaveOut[2]_i_2_n_5
    SLICE_X15Y59         LUT5 (Prop_lut5_I4_O)        0.124    29.507 r  m1/Synth1/Note_Cs4/WaveOut[3]_i_2/O
                         net (fo=2, routed)           0.308    29.815    m1/Synth1/Note_Cs4/WaveOut[3]_i_2_n_5
    SLICE_X12Y59         LUT5 (Prop_lut5_I4_O)        0.124    29.939 r  m1/Synth1/Note_Cs4/WaveOut[4]_i_2/O
                         net (fo=2, routed)           0.172    30.110    m1/Synth1/Note_Cs4/WaveOut[4]_i_2_n_5
    SLICE_X12Y59         LUT5 (Prop_lut5_I4_O)        0.124    30.234 r  m1/Synth1/Note_Cs4/WaveOut[5]_i_2/O
                         net (fo=3, routed)           0.312    30.546    m1/Synth1/Note_Cs4/WaveOut[5]_i_2_n_5
    SLICE_X13Y60         LUT5 (Prop_lut5_I4_O)        0.124    30.670 r  m1/Synth1/Note_Cs4/WaveOut[6]_i_2/O
                         net (fo=1, routed)           0.484    31.154    m1/Synth1/Note_Cs4/WaveOut[6]_i_2_n_5
    SLICE_X9Y60          LUT5 (Prop_lut5_I0_O)        0.124    31.278 r  m1/Synth1/Note_Cs4/WaveOut[6]_i_1/O
                         net (fo=1, routed)           0.000    31.278    m1/Synth1/Note_Cs4/p_2_in[6]
    SLICE_X9Y60          FDRE                                         r  m1/Synth1/Note_Cs4/WaveOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clock_IBUF_BUFG_inst/O
                         net (fo=997, routed)         1.438    14.779    m1/Synth1/Note_Cs4/Clock_IBUF_BUFG
    SLICE_X9Y60          FDRE                                         r  m1/Synth1/Note_Cs4/WaveOut_reg[6]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X9Y60          FDRE (Setup_fdre_C_D)        0.032    14.955    m1/Synth1/Note_Cs4/WaveOut_reg[6]
  -------------------------------------------------------------------
                         required time                         14.955    
                         arrival time                         -31.278    
  -------------------------------------------------------------------
                         slack                                -16.323    

Slack (VIOLATED) :        -16.256ns  (required time - arrival time)
  Source:                 m1/Synth1/Note_G5/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1/Synth1/Note_G5/WaveOut_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock_pin rise@10.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        26.257ns  (logic 12.198ns (46.456%)  route 14.059ns (53.544%))
  Logic Levels:           32  (CARRY4=18 DSP48E1=1 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.947ns = ( 14.947 - 10.000 ) 
    Source Clock Delay      (SCD):    5.254ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clock_IBUF_BUFG_inst/O
                         net (fo=997, routed)         1.733     5.254    m1/Synth1/Note_G5/Clock_IBUF_BUFG
    SLICE_X54Y136        FDRE                                         r  m1/Synth1/Note_G5/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y136        FDRE (Prop_fdre_C_Q)         0.518     5.772 r  m1/Synth1/Note_G5/i_reg[1]/Q
                         net (fo=12, routed)          1.033     6.805    m1/Synth1/Note_G5_n_49
    SLICE_X54Y137        LUT6 (Prop_lut6_I1_O)        0.124     6.929 r  m1/Synth1/g0_b6__2__0/O
                         net (fo=24, routed)          0.697     7.626    m1/Synth1/Note_G5/B[6]
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_B[8]_P[0])
                                                      3.656    11.282 f  m1/Synth1/Note_G5/WaveOut3/P[0]
                         net (fo=28, routed)          0.680    11.962    m1/Synth1/Note_G5/WaveOut3_n_110
    SLICE_X54Y134        LUT1 (Prop_lut1_I0_O)        0.124    12.086 r  m1/Synth1/Note_G5/WaveOut1_carry_i_9__15/O
                         net (fo=1, routed)           0.331    12.417    m1/Synth1/Note_G5/WaveOut1_carry_i_9__15_n_5
    SLICE_X55Y133        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.997 r  m1/Synth1/Note_G5/WaveOut1_carry_i_8__15/CO[3]
                         net (fo=1, routed)           0.000    12.997    m1/Synth1/Note_G5/WaveOut1_carry_i_8__15_n_5
    SLICE_X55Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.111 r  m1/Synth1/Note_G5/WaveOut1_carry__0_i_10__15/CO[3]
                         net (fo=1, routed)           0.000    13.111    m1/Synth1/Note_G5/WaveOut1_carry__0_i_10__15_n_5
    SLICE_X55Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.225 r  m1/Synth1/Note_G5/WaveOut1_carry__1_i_10__15/CO[3]
                         net (fo=1, routed)           0.000    13.225    m1/Synth1/Note_G5/WaveOut1_carry__1_i_10__15_n_5
    SLICE_X55Y136        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.559 r  m1/Synth1/Note_G5/WaveOut1_carry__2_i_10__15/O[1]
                         net (fo=15, routed)          1.174    14.734    m1/Synth1/Note_G5/WaveOut1_carry__2_i_10__15_n_11
    SLICE_X56Y139        LUT3 (Prop_lut3_I1_O)        0.331    15.065 r  m1/Synth1/Note_G5/WaveOut1_carry__2_i_11__15/O
                         net (fo=10, routed)          0.922    15.987    m1/Synth1/Note_G5/WaveOut1_carry__2_i_11__15_n_5
    SLICE_X47Y138        LUT6 (Prop_lut6_I3_O)        0.348    16.335 r  m1/Synth1/Note_G5/WaveOut1_carry__3_i_4__15/O
                         net (fo=8, routed)           1.108    17.443    m1/Synth1/Note_G5/WaveOut1_carry__3_i_4__15_n_5
    SLICE_X50Y142        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    17.993 r  m1/Synth1/Note_G5/WaveOut1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.993    m1/Synth1/Note_G5/WaveOut1_carry__3_n_5
    SLICE_X50Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.110 r  m1/Synth1/Note_G5/WaveOut1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    18.110    m1/Synth1/Note_G5/WaveOut1_carry__4_n_5
    SLICE_X50Y144        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.349 r  m1/Synth1/Note_G5/WaveOut1_carry__5/O[2]
                         net (fo=4, routed)           0.823    19.172    m1/Synth1/Note_G5/WaveOut1_carry__5_n_10
    SLICE_X56Y138        LUT6 (Prop_lut6_I3_O)        0.301    19.473 r  m1/Synth1/Note_G5/WaveOut1__301_carry__0_i_4__15/O
                         net (fo=1, routed)           0.478    19.951    m1/Synth1/Note_G5/WaveOut1__301_carry__0_i_4__15_n_5
    SLICE_X54Y139        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    20.501 r  m1/Synth1/Note_G5/WaveOut1__301_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.501    m1/Synth1/Note_G5/WaveOut1__301_carry__0_n_5
    SLICE_X54Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.618 r  m1/Synth1/Note_G5/WaveOut1__301_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.618    m1/Synth1/Note_G5/WaveOut1__301_carry__1_n_5
    SLICE_X54Y141        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.857 r  m1/Synth1/Note_G5/WaveOut1__301_carry__2/O[2]
                         net (fo=3, routed)           0.866    21.723    m1/Synth1/Note_G5/WaveOut1__301_carry__2_n_10
    SLICE_X52Y145        LUT3 (Prop_lut3_I1_O)        0.301    22.024 r  m1/Synth1/Note_G5/WaveOut1__399_carry__6_i_9__15/O
                         net (fo=2, routed)           0.509    22.532    m1/Synth1/Note_G5/WaveOut1__399_carry__6_i_9__15_n_5
    SLICE_X52Y145        LUT5 (Prop_lut5_I1_O)        0.124    22.656 r  m1/Synth1/Note_G5/WaveOut1__399_carry__6_i_1__15/O
                         net (fo=2, routed)           0.923    23.579    m1/Synth1/Note_G5/WaveOut1__399_carry__6_i_1__15_n_5
    SLICE_X51Y141        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    23.964 r  m1/Synth1/Note_G5/WaveOut1__399_carry__6/CO[3]
                         net (fo=1, routed)           0.000    23.964    m1/Synth1/Note_G5/WaveOut1__399_carry__6_n_5
    SLICE_X51Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.078 r  m1/Synth1/Note_G5/WaveOut1__399_carry__7/CO[3]
                         net (fo=1, routed)           0.000    24.078    m1/Synth1/Note_G5/WaveOut1__399_carry__7_n_5
    SLICE_X51Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.412 r  m1/Synth1/Note_G5/WaveOut1__399_carry__8/O[1]
                         net (fo=3, routed)           0.830    25.243    m1/Synth1/Note_G5/WaveOut1__399_carry__8_n_11
    SLICE_X46Y143        LUT2 (Prop_lut2_I1_O)        0.303    25.546 r  m1/Synth1/Note_G5/WaveOut1__525_carry__2_i_3__15/O
                         net (fo=1, routed)           0.000    25.546    m1/Synth1/Note_G5/WaveOut1__525_carry__2_i_3__15_n_5
    SLICE_X46Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.079 r  m1/Synth1/Note_G5/WaveOut1__525_carry__2/CO[3]
                         net (fo=1, routed)           0.000    26.079    m1/Synth1/Note_G5/WaveOut1__525_carry__2_n_5
    SLICE_X46Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.196 r  m1/Synth1/Note_G5/WaveOut1__525_carry__3/CO[3]
                         net (fo=1, routed)           0.000    26.196    m1/Synth1/Note_G5/WaveOut1__525_carry__3_n_5
    SLICE_X46Y145        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.415 r  m1/Synth1/Note_G5/WaveOut1__525_carry__4/O[0]
                         net (fo=3, routed)           0.505    26.919    m1/Synth1/Note_G5/WaveOut1__525_carry__4_n_12
    SLICE_X45Y144        LUT4 (Prop_lut4_I0_O)        0.295    27.214 r  m1/Synth1/Note_G5/WaveOut1__606_carry__4_i_3__15/O
                         net (fo=1, routed)           0.611    27.826    m1/Synth1/Note_G5/WaveOut1__606_carry__4_i_3__15_n_5
    SLICE_X47Y144        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    28.333 r  m1/Synth1/Note_G5/WaveOut1__606_carry__4/CO[3]
                         net (fo=1, routed)           0.000    28.333    m1/Synth1/Note_G5/WaveOut1__606_carry__4_n_5
    SLICE_X47Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.447 r  m1/Synth1/Note_G5/WaveOut1__606_carry__5/CO[3]
                         net (fo=2, routed)           0.614    29.061    m1/Synth1/Note_G5/WaveOut1__606_carry__5_n_5
    SLICE_X45Y145        LUT5 (Prop_lut5_I0_O)        0.124    29.185 r  m1/Synth1/Note_G5/WaveOut[8]_i_2__15/O
                         net (fo=19, routed)          0.603    29.788    m1/Synth1/Note_G5/WaveOut[8]_i_2__15_n_5
    SLICE_X44Y143        LUT4 (Prop_lut4_I2_O)        0.124    29.912 r  m1/Synth1/Note_G5/WaveOut[9]_i_9__1/O
                         net (fo=3, routed)           1.013    30.925    m1/Synth1/Note_G5/WaveOut[9]_i_9__1_n_5
    SLICE_X40Y140        LUT6 (Prop_lut6_I4_O)        0.124    31.049 r  m1/Synth1/Note_G5/WaveOut[9]_i_3__1/O
                         net (fo=3, routed)           0.339    31.388    m1/Synth1/Note_G5/WaveOut[9]_i_3__1_n_5
    SLICE_X38Y140        LUT6 (Prop_lut6_I1_O)        0.124    31.512 r  m1/Synth1/Note_G5/WaveOut[8]_i_1__15/O
                         net (fo=1, routed)           0.000    31.512    m1/Synth1/Note_G5/WaveOut[8]_i_1__15_n_5
    SLICE_X38Y140        FDRE                                         r  m1/Synth1/Note_G5/WaveOut_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clock_IBUF_BUFG_inst/O
                         net (fo=997, routed)         1.606    14.947    m1/Synth1/Note_G5/Clock_IBUF_BUFG
    SLICE_X38Y140        FDRE                                         r  m1/Synth1/Note_G5/WaveOut_reg[8]/C
                         clock pessimism              0.267    15.214    
                         clock uncertainty           -0.035    15.179    
    SLICE_X38Y140        FDRE (Setup_fdre_C_D)        0.077    15.256    m1/Synth1/Note_G5/WaveOut_reg[8]
  -------------------------------------------------------------------
                         required time                         15.256    
                         arrival time                         -31.512    
  -------------------------------------------------------------------
                         slack                                -16.256    

Slack (VIOLATED) :        -16.231ns  (required time - arrival time)
  Source:                 m1/Synth1/Note_C4/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1/Synth1/Note_C4/WaveOut_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock_pin rise@10.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        26.248ns  (logic 13.562ns (51.669%)  route 12.686ns (48.331%))
  Logic Levels:           34  (CARRY4=14 DSP48E1=2 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=6 LUT6=7)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clock_IBUF_BUFG_inst/O
                         net (fo=997, routed)         1.555     5.076    m1/Synth1/Note_C4/Clock_IBUF_BUFG
    SLICE_X12Y60         FDRE                                         r  m1/Synth1/Note_C4/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  m1/Synth1/Note_C4/i_reg[1]/Q
                         net (fo=12, routed)          1.031     6.625    m1/Synth1/i[1]
    SLICE_X12Y61         LUT6 (Prop_lut6_I1_O)        0.124     6.749 r  m1/Synth1/g0_b3__12/O
                         net (fo=2, routed)           0.611     7.360    m1/Synth1/Note_C4/B[3]
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    11.211 r  m1/Synth1/Note_C4/WaveOut3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.213    m1/Synth1/Note_C4/WaveOut3_n_111
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    12.731 f  m1/Synth1/Note_C4/WaveOut3__0/P[1]
                         net (fo=16, routed)          0.676    13.407    m1/Synth1/Note_C4/WaveOut3__0_n_109
    SLICE_X10Y61         LUT1 (Prop_lut1_I0_O)        0.124    13.531 r  m1/Synth1/Note_C4/WaveOut1_carry__3_i_16__12/O
                         net (fo=1, routed)           0.000    13.531    m1/Synth1/Note_C4/WaveOut1_carry__3_i_16__12_n_5
    SLICE_X10Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.064 r  m1/Synth1/Note_C4/WaveOut1_carry__3_i_10__12/CO[3]
                         net (fo=1, routed)           0.000    14.064    m1/Synth1/Note_C4/WaveOut1_carry__3_i_10__12_n_5
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.303 r  m1/Synth1/Note_C4/WaveOut1_carry__4_i_10__12/O[2]
                         net (fo=15, routed)          0.535    14.839    m1/Synth1/Note_C4/WaveOut1_carry__4_i_10__12_n_10
    SLICE_X8Y62          LUT3 (Prop_lut3_I1_O)        0.301    15.140 r  m1/Synth1/Note_C4/WaveOut1_carry__5_i_12__12/O
                         net (fo=10, routed)          0.841    15.980    m1/Synth1/Note_C4/WaveOut1_carry__5_i_12__12_n_5
    SLICE_X8Y62          LUT6 (Prop_lut6_I3_O)        0.124    16.104 r  m1/Synth1/Note_C4/WaveOut1_carry__5_i_3__12/O
                         net (fo=8, routed)           0.869    16.973    m1/Synth1/Note_C4/WaveOut1_carry__5_i_3__12_n_5
    SLICE_X2Y61          LUT6 (Prop_lut6_I1_O)        0.124    17.097 r  m1/Synth1/Note_C4/WaveOut1_carry__5_i_7__12/O
                         net (fo=1, routed)           0.000    17.097    m1/Synth1/Note_C4/WaveOut1_carry__5_i_7__12_n_5
    SLICE_X2Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.630 r  m1/Synth1/Note_C4/WaveOut1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.630    m1/Synth1/Note_C4/WaveOut1_carry__5_n_5
    SLICE_X2Y62          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.953 r  m1/Synth1/Note_C4/WaveOut1_carry__6/O[1]
                         net (fo=3, routed)           0.476    18.430    m1/Synth1/Note_C4/WaveOut1_carry__6_n_11
    SLICE_X6Y61          LUT6 (Prop_lut6_I1_O)        0.306    18.736 r  m1/Synth1/Note_C4/WaveOut1__301_carry__1_i_4__12/O
                         net (fo=1, routed)           0.941    19.677    m1/Synth1/Note_C4/WaveOut1__301_carry__1_i_4__12_n_5
    SLICE_X3Y61          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    20.233 r  m1/Synth1/Note_C4/WaveOut1__301_carry__1/O[2]
                         net (fo=3, routed)           0.685    20.918    m1/Synth1/Note_C4/WaveOut1__301_carry__1_n_10
    SLICE_X0Y57          LUT3 (Prop_lut3_I1_O)        0.302    21.220 r  m1/Synth1/Note_C4/WaveOut1__399_carry__5_i_9__12/O
                         net (fo=2, routed)           0.616    21.836    m1/Synth1/Note_C4/WaveOut1__399_carry__5_i_9__12_n_5
    SLICE_X0Y59          LUT5 (Prop_lut5_I1_O)        0.124    21.960 r  m1/Synth1/Note_C4/WaveOut1__399_carry__5_i_1__12/O
                         net (fo=2, routed)           0.646    22.606    m1/Synth1/Note_C4/WaveOut1__399_carry__5_i_1__12_n_5
    SLICE_X1Y60          LUT6 (Prop_lut6_I0_O)        0.124    22.730 r  m1/Synth1/Note_C4/WaveOut1__399_carry__5_i_5__12/O
                         net (fo=1, routed)           0.000    22.730    m1/Synth1/Note_C4/WaveOut1__399_carry__5_i_5__12_n_5
    SLICE_X1Y60          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.131 r  m1/Synth1/Note_C4/WaveOut1__399_carry__5/CO[3]
                         net (fo=1, routed)           0.000    23.131    m1/Synth1/Note_C4/WaveOut1__399_carry__5_n_5
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.465 r  m1/Synth1/Note_C4/WaveOut1__399_carry__6/O[1]
                         net (fo=7, routed)           0.714    24.179    m1/Synth1/Note_C4/WaveOut1__399_carry__6_n_11
    SLICE_X1Y68          LUT2 (Prop_lut2_I1_O)        0.303    24.482 r  m1/Synth1/Note_C4/WaveOut1__525_carry__0_i_3__12/O
                         net (fo=1, routed)           0.000    24.482    m1/Synth1/Note_C4/WaveOut1__525_carry__0_i_3__12_n_5
    SLICE_X1Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.032 r  m1/Synth1/Note_C4/WaveOut1__525_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.032    m1/Synth1/Note_C4/WaveOut1__525_carry__0_n_5
    SLICE_X1Y69          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    25.271 r  m1/Synth1/Note_C4/WaveOut1__525_carry__1/O[2]
                         net (fo=3, routed)           0.617    25.889    m1/Synth1/Note_C4/WaveOut1__525_carry__1_n_10
    SLICE_X2Y66          LUT4 (Prop_lut4_I0_O)        0.302    26.191 r  m1/Synth1/Note_C4/WaveOut1__606_carry__1_i_1__12/O
                         net (fo=1, routed)           0.774    26.964    m1/Synth1/Note_C4/WaveOut1__606_carry__1_i_1__12_n_5
    SLICE_X0Y65          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.349 r  m1/Synth1/Note_C4/WaveOut1__606_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.349    m1/Synth1/Note_C4/WaveOut1__606_carry__1_n_5
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.463 r  m1/Synth1/Note_C4/WaveOut1__606_carry__2/CO[3]
                         net (fo=1, routed)           0.000    27.463    m1/Synth1/Note_C4/WaveOut1__606_carry__2_n_5
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.577 r  m1/Synth1/Note_C4/WaveOut1__606_carry__3/CO[3]
                         net (fo=1, routed)           0.000    27.577    m1/Synth1/Note_C4/WaveOut1__606_carry__3_n_5
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.691 r  m1/Synth1/Note_C4/WaveOut1__606_carry__4/CO[3]
                         net (fo=1, routed)           0.000    27.691    m1/Synth1/Note_C4/WaveOut1__606_carry__4_n_5
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.805 r  m1/Synth1/Note_C4/WaveOut1__606_carry__5/CO[3]
                         net (fo=2, routed)           0.621    28.426    m1/Synth1/Note_C4/WaveOut1__606_carry__5_n_5
    SLICE_X0Y70          LUT5 (Prop_lut5_I0_O)        0.124    28.550 r  m1/Synth1/Note_C4/WaveOut[8]_i_2__12/O
                         net (fo=18, routed)          0.478    29.028    m1/Synth1/Note_C4/WaveOut[8]_i_2__12_n_5
    SLICE_X3Y70          LUT6 (Prop_lut6_I4_O)        0.124    29.152 r  m1/Synth1/Note_C4/WaveOut[2]_i_2__12/O
                         net (fo=2, routed)           0.486    29.638    m1/Synth1/Note_C4/WaveOut[2]_i_2__12_n_5
    SLICE_X2Y70          LUT5 (Prop_lut5_I4_O)        0.124    29.762 r  m1/Synth1/Note_C4/WaveOut[3]_i_2__12/O
                         net (fo=2, routed)           0.173    29.935    m1/Synth1/Note_C4/WaveOut[3]_i_2__12_n_5
    SLICE_X2Y70          LUT5 (Prop_lut5_I4_O)        0.124    30.059 r  m1/Synth1/Note_C4/WaveOut[4]_i_2__12/O
                         net (fo=2, routed)           0.417    30.476    m1/Synth1/Note_C4/WaveOut[4]_i_2__12_n_5
    SLICE_X3Y71          LUT5 (Prop_lut5_I4_O)        0.124    30.600 r  m1/Synth1/Note_C4/WaveOut[5]_i_2__12/O
                         net (fo=3, routed)           0.161    30.761    m1/Synth1/Note_C4/WaveOut[5]_i_2__12_n_5
    SLICE_X3Y71          LUT6 (Prop_lut6_I4_O)        0.124    30.885 r  m1/Synth1/Note_C4/WaveOut[9]_i_3__22/O
                         net (fo=3, routed)           0.315    31.200    m1/Synth1/Note_C4/WaveOut[9]_i_3__22_n_5
    SLICE_X0Y71          LUT5 (Prop_lut5_I1_O)        0.124    31.324 r  m1/Synth1/Note_C4/WaveOut[9]_i_1__12/O
                         net (fo=1, routed)           0.000    31.324    m1/Synth1/Note_C4/WaveOut[9]_i_1__12_n_5
    SLICE_X0Y71          FDRE                                         r  m1/Synth1/Note_C4/WaveOut_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clock_IBUF_BUFG_inst/O
                         net (fo=997, routed)         1.497    14.838    m1/Synth1/Note_C4/Clock_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  m1/Synth1/Note_C4/WaveOut_reg[9]/C
                         clock pessimism              0.258    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X0Y71          FDRE (Setup_fdre_C_D)        0.032    15.093    m1/Synth1/Note_C4/WaveOut_reg[9]
  -------------------------------------------------------------------
                         required time                         15.093    
                         arrival time                         -31.324    
  -------------------------------------------------------------------
                         slack                                -16.231    

Slack (VIOLATED) :        -16.229ns  (required time - arrival time)
  Source:                 m1/Synth1/Note_C4/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1/Synth1/Note_C4/WaveOut_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock_pin rise@10.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        26.245ns  (logic 13.562ns (51.674%)  route 12.683ns (48.326%))
  Logic Levels:           34  (CARRY4=14 DSP48E1=2 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=5 LUT6=8)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clock_IBUF_BUFG_inst/O
                         net (fo=997, routed)         1.555     5.076    m1/Synth1/Note_C4/Clock_IBUF_BUFG
    SLICE_X12Y60         FDRE                                         r  m1/Synth1/Note_C4/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y60         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  m1/Synth1/Note_C4/i_reg[1]/Q
                         net (fo=12, routed)          1.031     6.625    m1/Synth1/i[1]
    SLICE_X12Y61         LUT6 (Prop_lut6_I1_O)        0.124     6.749 r  m1/Synth1/g0_b3__12/O
                         net (fo=2, routed)           0.611     7.360    m1/Synth1/Note_C4/B[3]
    DSP48_X0Y24          DSP48E1 (Prop_dsp48e1_B[3]_PCOUT[47])
                                                      3.851    11.211 r  m1/Synth1/Note_C4/WaveOut3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.213    m1/Synth1/Note_C4/WaveOut3_n_111
    DSP48_X0Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    12.731 f  m1/Synth1/Note_C4/WaveOut3__0/P[1]
                         net (fo=16, routed)          0.676    13.407    m1/Synth1/Note_C4/WaveOut3__0_n_109
    SLICE_X10Y61         LUT1 (Prop_lut1_I0_O)        0.124    13.531 r  m1/Synth1/Note_C4/WaveOut1_carry__3_i_16__12/O
                         net (fo=1, routed)           0.000    13.531    m1/Synth1/Note_C4/WaveOut1_carry__3_i_16__12_n_5
    SLICE_X10Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.064 r  m1/Synth1/Note_C4/WaveOut1_carry__3_i_10__12/CO[3]
                         net (fo=1, routed)           0.000    14.064    m1/Synth1/Note_C4/WaveOut1_carry__3_i_10__12_n_5
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.303 r  m1/Synth1/Note_C4/WaveOut1_carry__4_i_10__12/O[2]
                         net (fo=15, routed)          0.535    14.839    m1/Synth1/Note_C4/WaveOut1_carry__4_i_10__12_n_10
    SLICE_X8Y62          LUT3 (Prop_lut3_I1_O)        0.301    15.140 r  m1/Synth1/Note_C4/WaveOut1_carry__5_i_12__12/O
                         net (fo=10, routed)          0.841    15.980    m1/Synth1/Note_C4/WaveOut1_carry__5_i_12__12_n_5
    SLICE_X8Y62          LUT6 (Prop_lut6_I3_O)        0.124    16.104 r  m1/Synth1/Note_C4/WaveOut1_carry__5_i_3__12/O
                         net (fo=8, routed)           0.869    16.973    m1/Synth1/Note_C4/WaveOut1_carry__5_i_3__12_n_5
    SLICE_X2Y61          LUT6 (Prop_lut6_I1_O)        0.124    17.097 r  m1/Synth1/Note_C4/WaveOut1_carry__5_i_7__12/O
                         net (fo=1, routed)           0.000    17.097    m1/Synth1/Note_C4/WaveOut1_carry__5_i_7__12_n_5
    SLICE_X2Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.630 r  m1/Synth1/Note_C4/WaveOut1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    17.630    m1/Synth1/Note_C4/WaveOut1_carry__5_n_5
    SLICE_X2Y62          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    17.953 r  m1/Synth1/Note_C4/WaveOut1_carry__6/O[1]
                         net (fo=3, routed)           0.476    18.430    m1/Synth1/Note_C4/WaveOut1_carry__6_n_11
    SLICE_X6Y61          LUT6 (Prop_lut6_I1_O)        0.306    18.736 r  m1/Synth1/Note_C4/WaveOut1__301_carry__1_i_4__12/O
                         net (fo=1, routed)           0.941    19.677    m1/Synth1/Note_C4/WaveOut1__301_carry__1_i_4__12_n_5
    SLICE_X3Y61          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.556    20.233 r  m1/Synth1/Note_C4/WaveOut1__301_carry__1/O[2]
                         net (fo=3, routed)           0.685    20.918    m1/Synth1/Note_C4/WaveOut1__301_carry__1_n_10
    SLICE_X0Y57          LUT3 (Prop_lut3_I1_O)        0.302    21.220 r  m1/Synth1/Note_C4/WaveOut1__399_carry__5_i_9__12/O
                         net (fo=2, routed)           0.616    21.836    m1/Synth1/Note_C4/WaveOut1__399_carry__5_i_9__12_n_5
    SLICE_X0Y59          LUT5 (Prop_lut5_I1_O)        0.124    21.960 r  m1/Synth1/Note_C4/WaveOut1__399_carry__5_i_1__12/O
                         net (fo=2, routed)           0.646    22.606    m1/Synth1/Note_C4/WaveOut1__399_carry__5_i_1__12_n_5
    SLICE_X1Y60          LUT6 (Prop_lut6_I0_O)        0.124    22.730 r  m1/Synth1/Note_C4/WaveOut1__399_carry__5_i_5__12/O
                         net (fo=1, routed)           0.000    22.730    m1/Synth1/Note_C4/WaveOut1__399_carry__5_i_5__12_n_5
    SLICE_X1Y60          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.131 r  m1/Synth1/Note_C4/WaveOut1__399_carry__5/CO[3]
                         net (fo=1, routed)           0.000    23.131    m1/Synth1/Note_C4/WaveOut1__399_carry__5_n_5
    SLICE_X1Y61          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.465 r  m1/Synth1/Note_C4/WaveOut1__399_carry__6/O[1]
                         net (fo=7, routed)           0.714    24.179    m1/Synth1/Note_C4/WaveOut1__399_carry__6_n_11
    SLICE_X1Y68          LUT2 (Prop_lut2_I1_O)        0.303    24.482 r  m1/Synth1/Note_C4/WaveOut1__525_carry__0_i_3__12/O
                         net (fo=1, routed)           0.000    24.482    m1/Synth1/Note_C4/WaveOut1__525_carry__0_i_3__12_n_5
    SLICE_X1Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.032 r  m1/Synth1/Note_C4/WaveOut1__525_carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.032    m1/Synth1/Note_C4/WaveOut1__525_carry__0_n_5
    SLICE_X1Y69          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    25.271 r  m1/Synth1/Note_C4/WaveOut1__525_carry__1/O[2]
                         net (fo=3, routed)           0.617    25.889    m1/Synth1/Note_C4/WaveOut1__525_carry__1_n_10
    SLICE_X2Y66          LUT4 (Prop_lut4_I0_O)        0.302    26.191 r  m1/Synth1/Note_C4/WaveOut1__606_carry__1_i_1__12/O
                         net (fo=1, routed)           0.774    26.964    m1/Synth1/Note_C4/WaveOut1__606_carry__1_i_1__12_n_5
    SLICE_X0Y65          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    27.349 r  m1/Synth1/Note_C4/WaveOut1__606_carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.349    m1/Synth1/Note_C4/WaveOut1__606_carry__1_n_5
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.463 r  m1/Synth1/Note_C4/WaveOut1__606_carry__2/CO[3]
                         net (fo=1, routed)           0.000    27.463    m1/Synth1/Note_C4/WaveOut1__606_carry__2_n_5
    SLICE_X0Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.577 r  m1/Synth1/Note_C4/WaveOut1__606_carry__3/CO[3]
                         net (fo=1, routed)           0.000    27.577    m1/Synth1/Note_C4/WaveOut1__606_carry__3_n_5
    SLICE_X0Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.691 r  m1/Synth1/Note_C4/WaveOut1__606_carry__4/CO[3]
                         net (fo=1, routed)           0.000    27.691    m1/Synth1/Note_C4/WaveOut1__606_carry__4_n_5
    SLICE_X0Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.805 r  m1/Synth1/Note_C4/WaveOut1__606_carry__5/CO[3]
                         net (fo=2, routed)           0.621    28.426    m1/Synth1/Note_C4/WaveOut1__606_carry__5_n_5
    SLICE_X0Y70          LUT5 (Prop_lut5_I0_O)        0.124    28.550 r  m1/Synth1/Note_C4/WaveOut[8]_i_2__12/O
                         net (fo=18, routed)          0.478    29.028    m1/Synth1/Note_C4/WaveOut[8]_i_2__12_n_5
    SLICE_X3Y70          LUT6 (Prop_lut6_I4_O)        0.124    29.152 r  m1/Synth1/Note_C4/WaveOut[2]_i_2__12/O
                         net (fo=2, routed)           0.486    29.638    m1/Synth1/Note_C4/WaveOut[2]_i_2__12_n_5
    SLICE_X2Y70          LUT5 (Prop_lut5_I4_O)        0.124    29.762 r  m1/Synth1/Note_C4/WaveOut[3]_i_2__12/O
                         net (fo=2, routed)           0.173    29.935    m1/Synth1/Note_C4/WaveOut[3]_i_2__12_n_5
    SLICE_X2Y70          LUT5 (Prop_lut5_I4_O)        0.124    30.059 r  m1/Synth1/Note_C4/WaveOut[4]_i_2__12/O
                         net (fo=2, routed)           0.417    30.476    m1/Synth1/Note_C4/WaveOut[4]_i_2__12_n_5
    SLICE_X3Y71          LUT5 (Prop_lut5_I4_O)        0.124    30.600 r  m1/Synth1/Note_C4/WaveOut[5]_i_2__12/O
                         net (fo=3, routed)           0.161    30.761    m1/Synth1/Note_C4/WaveOut[5]_i_2__12_n_5
    SLICE_X3Y71          LUT6 (Prop_lut6_I4_O)        0.124    30.885 r  m1/Synth1/Note_C4/WaveOut[9]_i_3__22/O
                         net (fo=3, routed)           0.312    31.197    m1/Synth1/Note_C4/WaveOut[9]_i_3__22_n_5
    SLICE_X0Y71          LUT6 (Prop_lut6_I1_O)        0.124    31.321 r  m1/Synth1/Note_C4/WaveOut[8]_i_1__12/O
                         net (fo=1, routed)           0.000    31.321    m1/Synth1/Note_C4/WaveOut[8]_i_1__12_n_5
    SLICE_X0Y71          FDRE                                         r  m1/Synth1/Note_C4/WaveOut_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clock_IBUF_BUFG_inst/O
                         net (fo=997, routed)         1.497    14.838    m1/Synth1/Note_C4/Clock_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  m1/Synth1/Note_C4/WaveOut_reg[8]/C
                         clock pessimism              0.258    15.096    
                         clock uncertainty           -0.035    15.061    
    SLICE_X0Y71          FDRE (Setup_fdre_C_D)        0.031    15.092    m1/Synth1/Note_C4/WaveOut_reg[8]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                         -31.321    
  -------------------------------------------------------------------
                         slack                                -16.229    

Slack (VIOLATED) :        -16.199ns  (required time - arrival time)
  Source:                 m1/Synth1/Note_G5/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1/Synth1/Note_G5/WaveOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock_pin rise@10.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        26.202ns  (logic 12.198ns (46.554%)  route 14.004ns (53.446%))
  Logic Levels:           32  (CARRY4=18 DSP48E1=1 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=4 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.254ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clock_IBUF_BUFG_inst/O
                         net (fo=997, routed)         1.733     5.254    m1/Synth1/Note_G5/Clock_IBUF_BUFG
    SLICE_X54Y136        FDRE                                         r  m1/Synth1/Note_G5/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y136        FDRE (Prop_fdre_C_Q)         0.518     5.772 r  m1/Synth1/Note_G5/i_reg[1]/Q
                         net (fo=12, routed)          1.033     6.805    m1/Synth1/Note_G5_n_49
    SLICE_X54Y137        LUT6 (Prop_lut6_I1_O)        0.124     6.929 r  m1/Synth1/g0_b6__2__0/O
                         net (fo=24, routed)          0.697     7.626    m1/Synth1/Note_G5/B[6]
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_B[8]_P[0])
                                                      3.656    11.282 f  m1/Synth1/Note_G5/WaveOut3/P[0]
                         net (fo=28, routed)          0.680    11.962    m1/Synth1/Note_G5/WaveOut3_n_110
    SLICE_X54Y134        LUT1 (Prop_lut1_I0_O)        0.124    12.086 r  m1/Synth1/Note_G5/WaveOut1_carry_i_9__15/O
                         net (fo=1, routed)           0.331    12.417    m1/Synth1/Note_G5/WaveOut1_carry_i_9__15_n_5
    SLICE_X55Y133        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.997 r  m1/Synth1/Note_G5/WaveOut1_carry_i_8__15/CO[3]
                         net (fo=1, routed)           0.000    12.997    m1/Synth1/Note_G5/WaveOut1_carry_i_8__15_n_5
    SLICE_X55Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.111 r  m1/Synth1/Note_G5/WaveOut1_carry__0_i_10__15/CO[3]
                         net (fo=1, routed)           0.000    13.111    m1/Synth1/Note_G5/WaveOut1_carry__0_i_10__15_n_5
    SLICE_X55Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.225 r  m1/Synth1/Note_G5/WaveOut1_carry__1_i_10__15/CO[3]
                         net (fo=1, routed)           0.000    13.225    m1/Synth1/Note_G5/WaveOut1_carry__1_i_10__15_n_5
    SLICE_X55Y136        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.559 r  m1/Synth1/Note_G5/WaveOut1_carry__2_i_10__15/O[1]
                         net (fo=15, routed)          1.174    14.734    m1/Synth1/Note_G5/WaveOut1_carry__2_i_10__15_n_11
    SLICE_X56Y139        LUT3 (Prop_lut3_I1_O)        0.331    15.065 r  m1/Synth1/Note_G5/WaveOut1_carry__2_i_11__15/O
                         net (fo=10, routed)          0.922    15.987    m1/Synth1/Note_G5/WaveOut1_carry__2_i_11__15_n_5
    SLICE_X47Y138        LUT6 (Prop_lut6_I3_O)        0.348    16.335 r  m1/Synth1/Note_G5/WaveOut1_carry__3_i_4__15/O
                         net (fo=8, routed)           1.108    17.443    m1/Synth1/Note_G5/WaveOut1_carry__3_i_4__15_n_5
    SLICE_X50Y142        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    17.993 r  m1/Synth1/Note_G5/WaveOut1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.993    m1/Synth1/Note_G5/WaveOut1_carry__3_n_5
    SLICE_X50Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.110 r  m1/Synth1/Note_G5/WaveOut1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    18.110    m1/Synth1/Note_G5/WaveOut1_carry__4_n_5
    SLICE_X50Y144        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.349 r  m1/Synth1/Note_G5/WaveOut1_carry__5/O[2]
                         net (fo=4, routed)           0.823    19.172    m1/Synth1/Note_G5/WaveOut1_carry__5_n_10
    SLICE_X56Y138        LUT6 (Prop_lut6_I3_O)        0.301    19.473 r  m1/Synth1/Note_G5/WaveOut1__301_carry__0_i_4__15/O
                         net (fo=1, routed)           0.478    19.951    m1/Synth1/Note_G5/WaveOut1__301_carry__0_i_4__15_n_5
    SLICE_X54Y139        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    20.501 r  m1/Synth1/Note_G5/WaveOut1__301_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.501    m1/Synth1/Note_G5/WaveOut1__301_carry__0_n_5
    SLICE_X54Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.618 r  m1/Synth1/Note_G5/WaveOut1__301_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.618    m1/Synth1/Note_G5/WaveOut1__301_carry__1_n_5
    SLICE_X54Y141        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.857 r  m1/Synth1/Note_G5/WaveOut1__301_carry__2/O[2]
                         net (fo=3, routed)           0.866    21.723    m1/Synth1/Note_G5/WaveOut1__301_carry__2_n_10
    SLICE_X52Y145        LUT3 (Prop_lut3_I1_O)        0.301    22.024 r  m1/Synth1/Note_G5/WaveOut1__399_carry__6_i_9__15/O
                         net (fo=2, routed)           0.509    22.532    m1/Synth1/Note_G5/WaveOut1__399_carry__6_i_9__15_n_5
    SLICE_X52Y145        LUT5 (Prop_lut5_I1_O)        0.124    22.656 r  m1/Synth1/Note_G5/WaveOut1__399_carry__6_i_1__15/O
                         net (fo=2, routed)           0.923    23.579    m1/Synth1/Note_G5/WaveOut1__399_carry__6_i_1__15_n_5
    SLICE_X51Y141        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    23.964 r  m1/Synth1/Note_G5/WaveOut1__399_carry__6/CO[3]
                         net (fo=1, routed)           0.000    23.964    m1/Synth1/Note_G5/WaveOut1__399_carry__6_n_5
    SLICE_X51Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.078 r  m1/Synth1/Note_G5/WaveOut1__399_carry__7/CO[3]
                         net (fo=1, routed)           0.000    24.078    m1/Synth1/Note_G5/WaveOut1__399_carry__7_n_5
    SLICE_X51Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.412 r  m1/Synth1/Note_G5/WaveOut1__399_carry__8/O[1]
                         net (fo=3, routed)           0.830    25.243    m1/Synth1/Note_G5/WaveOut1__399_carry__8_n_11
    SLICE_X46Y143        LUT2 (Prop_lut2_I1_O)        0.303    25.546 r  m1/Synth1/Note_G5/WaveOut1__525_carry__2_i_3__15/O
                         net (fo=1, routed)           0.000    25.546    m1/Synth1/Note_G5/WaveOut1__525_carry__2_i_3__15_n_5
    SLICE_X46Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.079 r  m1/Synth1/Note_G5/WaveOut1__525_carry__2/CO[3]
                         net (fo=1, routed)           0.000    26.079    m1/Synth1/Note_G5/WaveOut1__525_carry__2_n_5
    SLICE_X46Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.196 r  m1/Synth1/Note_G5/WaveOut1__525_carry__3/CO[3]
                         net (fo=1, routed)           0.000    26.196    m1/Synth1/Note_G5/WaveOut1__525_carry__3_n_5
    SLICE_X46Y145        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.415 r  m1/Synth1/Note_G5/WaveOut1__525_carry__4/O[0]
                         net (fo=3, routed)           0.505    26.919    m1/Synth1/Note_G5/WaveOut1__525_carry__4_n_12
    SLICE_X45Y144        LUT4 (Prop_lut4_I0_O)        0.295    27.214 r  m1/Synth1/Note_G5/WaveOut1__606_carry__4_i_3__15/O
                         net (fo=1, routed)           0.611    27.826    m1/Synth1/Note_G5/WaveOut1__606_carry__4_i_3__15_n_5
    SLICE_X47Y144        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    28.333 r  m1/Synth1/Note_G5/WaveOut1__606_carry__4/CO[3]
                         net (fo=1, routed)           0.000    28.333    m1/Synth1/Note_G5/WaveOut1__606_carry__4_n_5
    SLICE_X47Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.447 r  m1/Synth1/Note_G5/WaveOut1__606_carry__5/CO[3]
                         net (fo=2, routed)           0.614    29.061    m1/Synth1/Note_G5/WaveOut1__606_carry__5_n_5
    SLICE_X45Y145        LUT5 (Prop_lut5_I0_O)        0.124    29.185 r  m1/Synth1/Note_G5/WaveOut[8]_i_2__15/O
                         net (fo=19, routed)          0.603    29.788    m1/Synth1/Note_G5/WaveOut[8]_i_2__15_n_5
    SLICE_X44Y143        LUT4 (Prop_lut4_I2_O)        0.124    29.912 r  m1/Synth1/Note_G5/WaveOut[9]_i_9__1/O
                         net (fo=3, routed)           0.848    30.760    m1/Synth1/Note_G5/WaveOut[9]_i_9__1_n_5
    SLICE_X42Y142        LUT5 (Prop_lut5_I1_O)        0.124    30.884 r  m1/Synth1/Note_G5/WaveOut[6]_i_2__15/O
                         net (fo=1, routed)           0.448    31.332    m1/Synth1/Note_G5/WaveOut[6]_i_2__15_n_5
    SLICE_X42Y140        LUT5 (Prop_lut5_I0_O)        0.124    31.456 r  m1/Synth1/Note_G5/WaveOut[6]_i_1__15/O
                         net (fo=1, routed)           0.000    31.456    m1/Synth1/Note_G5/WaveOut[6]_i_1__15_n_5
    SLICE_X42Y140        FDRE                                         r  m1/Synth1/Note_G5/WaveOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clock_IBUF_BUFG_inst/O
                         net (fo=997, routed)         1.607    14.948    m1/Synth1/Note_G5/Clock_IBUF_BUFG
    SLICE_X42Y140        FDRE                                         r  m1/Synth1/Note_G5/WaveOut_reg[6]/C
                         clock pessimism              0.267    15.215    
                         clock uncertainty           -0.035    15.180    
    SLICE_X42Y140        FDRE (Setup_fdre_C_D)        0.077    15.257    m1/Synth1/Note_G5/WaveOut_reg[6]
  -------------------------------------------------------------------
                         required time                         15.257    
                         arrival time                         -31.456    
  -------------------------------------------------------------------
                         slack                                -16.199    

Slack (VIOLATED) :        -16.193ns  (required time - arrival time)
  Source:                 m1/Synth1/Note_Cs4/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1/Synth1/Note_Cs4/WaveOut_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock_pin rise@10.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        26.056ns  (logic 13.236ns (50.798%)  route 12.820ns (49.202%))
  Logic Levels:           32  (CARRY4=14 DSP48E1=2 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=6 LUT6=5)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clock_IBUF_BUFG_inst/O
                         net (fo=997, routed)         1.568     5.089    m1/Synth1/Note_Cs4/Clock_IBUF_BUFG
    SLICE_X9Y41          FDRE                                         r  m1/Synth1/Note_Cs4/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.456     5.545 r  m1/Synth1/Note_Cs4/i_reg[0]/Q
                         net (fo=13, routed)          1.011     6.557    m1/Synth1/Note_Cs4_n_25
    SLICE_X8Y42          LUT6 (Prop_lut6_I0_O)        0.124     6.681 r  m1/Synth1/g0_b6/O
                         net (fo=24, routed)          0.866     7.546    m1/Synth1/Note_Cs4/B[6]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851    11.397 r  m1/Synth1/Note_Cs4/WaveOut3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.399    m1/Synth1/Note_Cs4/WaveOut3_n_111
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    12.917 f  m1/Synth1/Note_Cs4/WaveOut3__0/P[1]
                         net (fo=16, routed)          0.641    13.558    m1/Synth1/Note_Cs4/WaveOut3__0_n_109
    SLICE_X11Y46         LUT1 (Prop_lut1_I0_O)        0.124    13.682 r  m1/Synth1/Note_Cs4/WaveOut1_carry__3_i_16/O
                         net (fo=1, routed)           0.000    13.682    m1/Synth1/Note_Cs4/WaveOut1_carry__3_i_16_n_5
    SLICE_X11Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.232 r  m1/Synth1/Note_Cs4/WaveOut1_carry__3_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.232    m1/Synth1/Note_Cs4/WaveOut1_carry__3_i_10_n_5
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.346 r  m1/Synth1/Note_Cs4/WaveOut1_carry__4_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.346    m1/Synth1/Note_Cs4/WaveOut1_carry__4_i_10_n_5
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.568 r  m1/Synth1/Note_Cs4/WaveOut1_carry__5_i_10/O[0]
                         net (fo=14, routed)          0.658    15.226    m1/Synth1/Note_Cs4/WaveOut3__1[25]
    SLICE_X14Y48         LUT3 (Prop_lut3_I1_O)        0.299    15.525 r  m1/Synth1/Note_Cs4/WaveOut1_carry__5_i_9/O
                         net (fo=11, routed)          0.478    16.003    m1/Synth1/Note_Cs4/WaveOut2__0[25]
    SLICE_X15Y50         LUT6 (Prop_lut6_I1_O)        0.124    16.127 r  m1/Synth1/Note_Cs4/WaveOut1_carry__6_i_3/O
                         net (fo=8, routed)           1.033    17.159    m1/Synth1/Note_Cs4/WaveOut1_carry__6_i_3_n_5
    SLICE_X12Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    17.679 r  m1/Synth1/Note_Cs4/WaveOut1_carry__6/CO[3]
                         net (fo=1, routed)           0.000    17.679    m1/Synth1/Note_Cs4/WaveOut1_carry__6_n_5
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    17.908 r  m1/Synth1/Note_Cs4/WaveOut1_carry__7/CO[2]
                         net (fo=3, routed)           0.772    18.681    m1/Synth1/Note_Cs4/WaveOut1_carry__7_n_6
    SLICE_X15Y52         LUT6 (Prop_lut6_I1_O)        0.310    18.991 r  m1/Synth1/Note_Cs4/WaveOut1__301_carry__2_i_3/O
                         net (fo=1, routed)           0.628    19.618    m1/Synth1/Note_Cs4/WaveOut1__301_carry__2_i_3_n_5
    SLICE_X11Y53         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    20.155 r  m1/Synth1/Note_Cs4/WaveOut1__301_carry__2/O[2]
                         net (fo=3, routed)           0.554    20.709    m1/Synth1/Note_Cs4/WaveOut1__301_carry__2_n_10
    SLICE_X12Y53         LUT3 (Prop_lut3_I1_O)        0.302    21.011 r  m1/Synth1/Note_Cs4/WaveOut1__399_carry__6_i_9/O
                         net (fo=2, routed)           0.599    21.610    m1/Synth1/Note_Cs4/WaveOut1__399_carry__6_i_9_n_5
    SLICE_X12Y57         LUT5 (Prop_lut5_I1_O)        0.124    21.734 r  m1/Synth1/Note_Cs4/WaveOut1__399_carry__6_i_1/O
                         net (fo=2, routed)           0.842    22.577    m1/Synth1/Note_Cs4/WaveOut1__399_carry__6_i_1_n_5
    SLICE_X8Y52          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    22.973 r  m1/Synth1/Note_Cs4/WaveOut1__399_carry__6/CO[3]
                         net (fo=1, routed)           0.000    22.973    m1/Synth1/Note_Cs4/WaveOut1__399_carry__6_n_5
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.296 r  m1/Synth1/Note_Cs4/WaveOut1__399_carry__7/O[1]
                         net (fo=5, routed)           0.589    23.885    m1/Synth1/Note_Cs4/WaveOut1__399_carry__7_n_11
    SLICE_X9Y52          LUT2 (Prop_lut2_I1_O)        0.306    24.191 r  m1/Synth1/Note_Cs4/WaveOut1__525_carry__1_i_3/O
                         net (fo=1, routed)           0.000    24.191    m1/Synth1/Note_Cs4/WaveOut1__525_carry__1_i_3_n_5
    SLICE_X9Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.741 r  m1/Synth1/Note_Cs4/WaveOut1__525_carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.741    m1/Synth1/Note_Cs4/WaveOut1__525_carry__1_n_5
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.855 r  m1/Synth1/Note_Cs4/WaveOut1__525_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.855    m1/Synth1/Note_Cs4/WaveOut1__525_carry__2_n_5
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.189 r  m1/Synth1/Note_Cs4/WaveOut1__525_carry__3/O[1]
                         net (fo=3, routed)           0.655    25.843    m1/Synth1/Note_Cs4/WaveOut1__525_carry__3_n_11
    SLICE_X12Y56         LUT4 (Prop_lut4_I0_O)        0.303    26.146 r  m1/Synth1/Note_Cs4/WaveOut1__606_carry__3_i_2/O
                         net (fo=1, routed)           0.709    26.855    m1/Synth1/Note_Cs4/WaveOut1__606_carry__3_i_2_n_5
    SLICE_X10Y54         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    27.259 r  m1/Synth1/Note_Cs4/WaveOut1__606_carry__3/CO[3]
                         net (fo=1, routed)           0.000    27.259    m1/Synth1/Note_Cs4/WaveOut1__606_carry__3_n_5
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.376 r  m1/Synth1/Note_Cs4/WaveOut1__606_carry__4/CO[3]
                         net (fo=1, routed)           0.000    27.376    m1/Synth1/Note_Cs4/WaveOut1__606_carry__4_n_5
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.493 r  m1/Synth1/Note_Cs4/WaveOut1__606_carry__5/CO[3]
                         net (fo=2, routed)           0.848    28.341    m1/Synth1/Note_Cs4/WaveOut1__606_carry__5_n_5
    SLICE_X12Y59         LUT5 (Prop_lut5_I0_O)        0.124    28.465 r  m1/Synth1/Note_Cs4/WaveOut[8]_i_2/O
                         net (fo=18, routed)          0.633    29.098    m1/Synth1/Note_Cs4/WaveOut[8]_i_2_n_5
    SLICE_X15Y59         LUT6 (Prop_lut6_I4_O)        0.124    29.222 r  m1/Synth1/Note_Cs4/WaveOut[2]_i_2/O
                         net (fo=2, routed)           0.161    29.383    m1/Synth1/Note_Cs4/WaveOut[2]_i_2_n_5
    SLICE_X15Y59         LUT5 (Prop_lut5_I4_O)        0.124    29.507 r  m1/Synth1/Note_Cs4/WaveOut[3]_i_2/O
                         net (fo=2, routed)           0.308    29.815    m1/Synth1/Note_Cs4/WaveOut[3]_i_2_n_5
    SLICE_X12Y59         LUT5 (Prop_lut5_I4_O)        0.124    29.939 r  m1/Synth1/Note_Cs4/WaveOut[4]_i_2/O
                         net (fo=2, routed)           0.172    30.110    m1/Synth1/Note_Cs4/WaveOut[4]_i_2_n_5
    SLICE_X12Y59         LUT5 (Prop_lut5_I4_O)        0.124    30.234 r  m1/Synth1/Note_Cs4/WaveOut[5]_i_2/O
                         net (fo=3, routed)           0.355    30.589    m1/Synth1/Note_Cs4/WaveOut[5]_i_2_n_5
    SLICE_X13Y59         LUT6 (Prop_lut6_I4_O)        0.124    30.713 r  m1/Synth1/Note_Cs4/WaveOut[9]_i_3__9/O
                         net (fo=3, routed)           0.308    31.021    m1/Synth1/Note_Cs4/WaveOut[9]_i_3__9_n_5
    SLICE_X15Y59         LUT5 (Prop_lut5_I1_O)        0.124    31.145 r  m1/Synth1/Note_Cs4/WaveOut[9]_i_1/O
                         net (fo=1, routed)           0.000    31.145    m1/Synth1/Note_Cs4/p_2_in[9]
    SLICE_X15Y59         FDRE                                         r  m1/Synth1/Note_Cs4/WaveOut_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clock_IBUF_BUFG_inst/O
                         net (fo=997, routed)         1.438    14.779    m1/Synth1/Note_Cs4/Clock_IBUF_BUFG
    SLICE_X15Y59         FDRE                                         r  m1/Synth1/Note_Cs4/WaveOut_reg[9]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X15Y59         FDRE (Setup_fdre_C_D)        0.029    14.952    m1/Synth1/Note_Cs4/WaveOut_reg[9]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                         -31.145    
  -------------------------------------------------------------------
                         slack                                -16.193    

Slack (VIOLATED) :        -16.149ns  (required time - arrival time)
  Source:                 m1/Synth1/Note_G5/i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1/Synth1/Note_G5/WaveOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock_pin rise@10.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        26.104ns  (logic 12.198ns (46.728%)  route 13.906ns (53.272%))
  Logic Levels:           32  (CARRY4=18 DSP48E1=1 LUT1=1 LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.254ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clock_IBUF_BUFG_inst/O
                         net (fo=997, routed)         1.733     5.254    m1/Synth1/Note_G5/Clock_IBUF_BUFG
    SLICE_X54Y136        FDRE                                         r  m1/Synth1/Note_G5/i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y136        FDRE (Prop_fdre_C_Q)         0.518     5.772 r  m1/Synth1/Note_G5/i_reg[1]/Q
                         net (fo=12, routed)          1.033     6.805    m1/Synth1/Note_G5_n_49
    SLICE_X54Y137        LUT6 (Prop_lut6_I1_O)        0.124     6.929 r  m1/Synth1/g0_b6__2__0/O
                         net (fo=24, routed)          0.697     7.626    m1/Synth1/Note_G5/B[6]
    DSP48_X1Y54          DSP48E1 (Prop_dsp48e1_B[8]_P[0])
                                                      3.656    11.282 f  m1/Synth1/Note_G5/WaveOut3/P[0]
                         net (fo=28, routed)          0.680    11.962    m1/Synth1/Note_G5/WaveOut3_n_110
    SLICE_X54Y134        LUT1 (Prop_lut1_I0_O)        0.124    12.086 r  m1/Synth1/Note_G5/WaveOut1_carry_i_9__15/O
                         net (fo=1, routed)           0.331    12.417    m1/Synth1/Note_G5/WaveOut1_carry_i_9__15_n_5
    SLICE_X55Y133        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    12.997 r  m1/Synth1/Note_G5/WaveOut1_carry_i_8__15/CO[3]
                         net (fo=1, routed)           0.000    12.997    m1/Synth1/Note_G5/WaveOut1_carry_i_8__15_n_5
    SLICE_X55Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.111 r  m1/Synth1/Note_G5/WaveOut1_carry__0_i_10__15/CO[3]
                         net (fo=1, routed)           0.000    13.111    m1/Synth1/Note_G5/WaveOut1_carry__0_i_10__15_n_5
    SLICE_X55Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.225 r  m1/Synth1/Note_G5/WaveOut1_carry__1_i_10__15/CO[3]
                         net (fo=1, routed)           0.000    13.225    m1/Synth1/Note_G5/WaveOut1_carry__1_i_10__15_n_5
    SLICE_X55Y136        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.559 r  m1/Synth1/Note_G5/WaveOut1_carry__2_i_10__15/O[1]
                         net (fo=15, routed)          1.174    14.734    m1/Synth1/Note_G5/WaveOut1_carry__2_i_10__15_n_11
    SLICE_X56Y139        LUT3 (Prop_lut3_I1_O)        0.331    15.065 r  m1/Synth1/Note_G5/WaveOut1_carry__2_i_11__15/O
                         net (fo=10, routed)          0.922    15.987    m1/Synth1/Note_G5/WaveOut1_carry__2_i_11__15_n_5
    SLICE_X47Y138        LUT6 (Prop_lut6_I3_O)        0.348    16.335 r  m1/Synth1/Note_G5/WaveOut1_carry__3_i_4__15/O
                         net (fo=8, routed)           1.108    17.443    m1/Synth1/Note_G5/WaveOut1_carry__3_i_4__15_n_5
    SLICE_X50Y142        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    17.993 r  m1/Synth1/Note_G5/WaveOut1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    17.993    m1/Synth1/Note_G5/WaveOut1_carry__3_n_5
    SLICE_X50Y143        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.110 r  m1/Synth1/Note_G5/WaveOut1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    18.110    m1/Synth1/Note_G5/WaveOut1_carry__4_n_5
    SLICE_X50Y144        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    18.349 r  m1/Synth1/Note_G5/WaveOut1_carry__5/O[2]
                         net (fo=4, routed)           0.823    19.172    m1/Synth1/Note_G5/WaveOut1_carry__5_n_10
    SLICE_X56Y138        LUT6 (Prop_lut6_I3_O)        0.301    19.473 r  m1/Synth1/Note_G5/WaveOut1__301_carry__0_i_4__15/O
                         net (fo=1, routed)           0.478    19.951    m1/Synth1/Note_G5/WaveOut1__301_carry__0_i_4__15_n_5
    SLICE_X54Y139        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    20.501 r  m1/Synth1/Note_G5/WaveOut1__301_carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.501    m1/Synth1/Note_G5/WaveOut1__301_carry__0_n_5
    SLICE_X54Y140        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.618 r  m1/Synth1/Note_G5/WaveOut1__301_carry__1/CO[3]
                         net (fo=1, routed)           0.000    20.618    m1/Synth1/Note_G5/WaveOut1__301_carry__1_n_5
    SLICE_X54Y141        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.857 r  m1/Synth1/Note_G5/WaveOut1__301_carry__2/O[2]
                         net (fo=3, routed)           0.866    21.723    m1/Synth1/Note_G5/WaveOut1__301_carry__2_n_10
    SLICE_X52Y145        LUT3 (Prop_lut3_I1_O)        0.301    22.024 r  m1/Synth1/Note_G5/WaveOut1__399_carry__6_i_9__15/O
                         net (fo=2, routed)           0.509    22.532    m1/Synth1/Note_G5/WaveOut1__399_carry__6_i_9__15_n_5
    SLICE_X52Y145        LUT5 (Prop_lut5_I1_O)        0.124    22.656 r  m1/Synth1/Note_G5/WaveOut1__399_carry__6_i_1__15/O
                         net (fo=2, routed)           0.923    23.579    m1/Synth1/Note_G5/WaveOut1__399_carry__6_i_1__15_n_5
    SLICE_X51Y141        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    23.964 r  m1/Synth1/Note_G5/WaveOut1__399_carry__6/CO[3]
                         net (fo=1, routed)           0.000    23.964    m1/Synth1/Note_G5/WaveOut1__399_carry__6_n_5
    SLICE_X51Y142        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.078 r  m1/Synth1/Note_G5/WaveOut1__399_carry__7/CO[3]
                         net (fo=1, routed)           0.000    24.078    m1/Synth1/Note_G5/WaveOut1__399_carry__7_n_5
    SLICE_X51Y143        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.412 r  m1/Synth1/Note_G5/WaveOut1__399_carry__8/O[1]
                         net (fo=3, routed)           0.830    25.243    m1/Synth1/Note_G5/WaveOut1__399_carry__8_n_11
    SLICE_X46Y143        LUT2 (Prop_lut2_I1_O)        0.303    25.546 r  m1/Synth1/Note_G5/WaveOut1__525_carry__2_i_3__15/O
                         net (fo=1, routed)           0.000    25.546    m1/Synth1/Note_G5/WaveOut1__525_carry__2_i_3__15_n_5
    SLICE_X46Y143        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.079 r  m1/Synth1/Note_G5/WaveOut1__525_carry__2/CO[3]
                         net (fo=1, routed)           0.000    26.079    m1/Synth1/Note_G5/WaveOut1__525_carry__2_n_5
    SLICE_X46Y144        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.196 r  m1/Synth1/Note_G5/WaveOut1__525_carry__3/CO[3]
                         net (fo=1, routed)           0.000    26.196    m1/Synth1/Note_G5/WaveOut1__525_carry__3_n_5
    SLICE_X46Y145        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    26.415 r  m1/Synth1/Note_G5/WaveOut1__525_carry__4/O[0]
                         net (fo=3, routed)           0.505    26.919    m1/Synth1/Note_G5/WaveOut1__525_carry__4_n_12
    SLICE_X45Y144        LUT4 (Prop_lut4_I0_O)        0.295    27.214 r  m1/Synth1/Note_G5/WaveOut1__606_carry__4_i_3__15/O
                         net (fo=1, routed)           0.611    27.826    m1/Synth1/Note_G5/WaveOut1__606_carry__4_i_3__15_n_5
    SLICE_X47Y144        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    28.333 r  m1/Synth1/Note_G5/WaveOut1__606_carry__4/CO[3]
                         net (fo=1, routed)           0.000    28.333    m1/Synth1/Note_G5/WaveOut1__606_carry__4_n_5
    SLICE_X47Y145        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.447 r  m1/Synth1/Note_G5/WaveOut1__606_carry__5/CO[3]
                         net (fo=2, routed)           0.614    29.061    m1/Synth1/Note_G5/WaveOut1__606_carry__5_n_5
    SLICE_X45Y145        LUT5 (Prop_lut5_I0_O)        0.124    29.185 r  m1/Synth1/Note_G5/WaveOut[8]_i_2__15/O
                         net (fo=19, routed)          0.603    29.788    m1/Synth1/Note_G5/WaveOut[8]_i_2__15_n_5
    SLICE_X44Y143        LUT4 (Prop_lut4_I2_O)        0.124    29.912 r  m1/Synth1/Note_G5/WaveOut[9]_i_9__1/O
                         net (fo=3, routed)           1.013    30.925    m1/Synth1/Note_G5/WaveOut[9]_i_9__1_n_5
    SLICE_X40Y140        LUT6 (Prop_lut6_I4_O)        0.124    31.049 r  m1/Synth1/Note_G5/WaveOut[9]_i_3__1/O
                         net (fo=3, routed)           0.185    31.234    m1/Synth1/Note_G5/WaveOut[9]_i_3__1_n_5
    SLICE_X40Y140        LUT5 (Prop_lut5_I0_O)        0.124    31.358 r  m1/Synth1/Note_G5/WaveOut[7]_i_1__15/O
                         net (fo=1, routed)           0.000    31.358    m1/Synth1/Note_G5/WaveOut[7]_i_1__15_n_5
    SLICE_X40Y140        FDRE                                         r  m1/Synth1/Note_G5/WaveOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clock_IBUF_BUFG_inst/O
                         net (fo=997, routed)         1.607    14.948    m1/Synth1/Note_G5/Clock_IBUF_BUFG
    SLICE_X40Y140        FDRE                                         r  m1/Synth1/Note_G5/WaveOut_reg[7]/C
                         clock pessimism              0.267    15.215    
                         clock uncertainty           -0.035    15.180    
    SLICE_X40Y140        FDRE (Setup_fdre_C_D)        0.029    15.209    m1/Synth1/Note_G5/WaveOut_reg[7]
  -------------------------------------------------------------------
                         required time                         15.209    
                         arrival time                         -31.358    
  -------------------------------------------------------------------
                         slack                                -16.149    

Slack (VIOLATED) :        -16.149ns  (required time - arrival time)
  Source:                 m1/Synth1/Note_Cs4/i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1/Synth1/Note_Cs4/WaveOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clock_pin rise@10.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        26.064ns  (logic 13.236ns (50.783%)  route 12.828ns (49.217%))
  Logic Levels:           32  (CARRY4=14 DSP48E1=2 LUT1=1 LUT2=1 LUT3=2 LUT4=1 LUT5=6 LUT6=5)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.089ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  Clock_IBUF_BUFG_inst/O
                         net (fo=997, routed)         1.568     5.089    m1/Synth1/Note_Cs4/Clock_IBUF_BUFG
    SLICE_X9Y41          FDRE                                         r  m1/Synth1/Note_Cs4/i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y41          FDRE (Prop_fdre_C_Q)         0.456     5.545 r  m1/Synth1/Note_Cs4/i_reg[0]/Q
                         net (fo=13, routed)          1.011     6.557    m1/Synth1/Note_Cs4_n_25
    SLICE_X8Y42          LUT6 (Prop_lut6_I0_O)        0.124     6.681 r  m1/Synth1/g0_b6/O
                         net (fo=24, routed)          0.866     7.546    m1/Synth1/Note_Cs4/B[6]
    DSP48_X0Y18          DSP48E1 (Prop_dsp48e1_B[11]_PCOUT[47])
                                                      3.851    11.397 r  m1/Synth1/Note_Cs4/WaveOut3/PCOUT[47]
                         net (fo=1, routed)           0.002    11.399    m1/Synth1/Note_Cs4/WaveOut3_n_111
    DSP48_X0Y19          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518    12.917 f  m1/Synth1/Note_Cs4/WaveOut3__0/P[1]
                         net (fo=16, routed)          0.641    13.558    m1/Synth1/Note_Cs4/WaveOut3__0_n_109
    SLICE_X11Y46         LUT1 (Prop_lut1_I0_O)        0.124    13.682 r  m1/Synth1/Note_Cs4/WaveOut1_carry__3_i_16/O
                         net (fo=1, routed)           0.000    13.682    m1/Synth1/Note_Cs4/WaveOut1_carry__3_i_16_n_5
    SLICE_X11Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.232 r  m1/Synth1/Note_Cs4/WaveOut1_carry__3_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.232    m1/Synth1/Note_Cs4/WaveOut1_carry__3_i_10_n_5
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.346 r  m1/Synth1/Note_Cs4/WaveOut1_carry__4_i_10/CO[3]
                         net (fo=1, routed)           0.000    14.346    m1/Synth1/Note_Cs4/WaveOut1_carry__4_i_10_n_5
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.568 r  m1/Synth1/Note_Cs4/WaveOut1_carry__5_i_10/O[0]
                         net (fo=14, routed)          0.658    15.226    m1/Synth1/Note_Cs4/WaveOut3__1[25]
    SLICE_X14Y48         LUT3 (Prop_lut3_I1_O)        0.299    15.525 r  m1/Synth1/Note_Cs4/WaveOut1_carry__5_i_9/O
                         net (fo=11, routed)          0.478    16.003    m1/Synth1/Note_Cs4/WaveOut2__0[25]
    SLICE_X15Y50         LUT6 (Prop_lut6_I1_O)        0.124    16.127 r  m1/Synth1/Note_Cs4/WaveOut1_carry__6_i_3/O
                         net (fo=8, routed)           1.033    17.159    m1/Synth1/Note_Cs4/WaveOut1_carry__6_i_3_n_5
    SLICE_X12Y51         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    17.679 r  m1/Synth1/Note_Cs4/WaveOut1_carry__6/CO[3]
                         net (fo=1, routed)           0.000    17.679    m1/Synth1/Note_Cs4/WaveOut1_carry__6_n_5
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    17.908 r  m1/Synth1/Note_Cs4/WaveOut1_carry__7/CO[2]
                         net (fo=3, routed)           0.772    18.681    m1/Synth1/Note_Cs4/WaveOut1_carry__7_n_6
    SLICE_X15Y52         LUT6 (Prop_lut6_I1_O)        0.310    18.991 r  m1/Synth1/Note_Cs4/WaveOut1__301_carry__2_i_3/O
                         net (fo=1, routed)           0.628    19.618    m1/Synth1/Note_Cs4/WaveOut1__301_carry__2_i_3_n_5
    SLICE_X11Y53         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.537    20.155 r  m1/Synth1/Note_Cs4/WaveOut1__301_carry__2/O[2]
                         net (fo=3, routed)           0.554    20.709    m1/Synth1/Note_Cs4/WaveOut1__301_carry__2_n_10
    SLICE_X12Y53         LUT3 (Prop_lut3_I1_O)        0.302    21.011 r  m1/Synth1/Note_Cs4/WaveOut1__399_carry__6_i_9/O
                         net (fo=2, routed)           0.599    21.610    m1/Synth1/Note_Cs4/WaveOut1__399_carry__6_i_9_n_5
    SLICE_X12Y57         LUT5 (Prop_lut5_I1_O)        0.124    21.734 r  m1/Synth1/Note_Cs4/WaveOut1__399_carry__6_i_1/O
                         net (fo=2, routed)           0.842    22.577    m1/Synth1/Note_Cs4/WaveOut1__399_carry__6_i_1_n_5
    SLICE_X8Y52          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    22.973 r  m1/Synth1/Note_Cs4/WaveOut1__399_carry__6/CO[3]
                         net (fo=1, routed)           0.000    22.973    m1/Synth1/Note_Cs4/WaveOut1__399_carry__6_n_5
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    23.296 r  m1/Synth1/Note_Cs4/WaveOut1__399_carry__7/O[1]
                         net (fo=5, routed)           0.589    23.885    m1/Synth1/Note_Cs4/WaveOut1__399_carry__7_n_11
    SLICE_X9Y52          LUT2 (Prop_lut2_I1_O)        0.306    24.191 r  m1/Synth1/Note_Cs4/WaveOut1__525_carry__1_i_3/O
                         net (fo=1, routed)           0.000    24.191    m1/Synth1/Note_Cs4/WaveOut1__525_carry__1_i_3_n_5
    SLICE_X9Y52          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    24.741 r  m1/Synth1/Note_Cs4/WaveOut1__525_carry__1/CO[3]
                         net (fo=1, routed)           0.000    24.741    m1/Synth1/Note_Cs4/WaveOut1__525_carry__1_n_5
    SLICE_X9Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.855 r  m1/Synth1/Note_Cs4/WaveOut1__525_carry__2/CO[3]
                         net (fo=1, routed)           0.000    24.855    m1/Synth1/Note_Cs4/WaveOut1__525_carry__2_n_5
    SLICE_X9Y54          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    25.189 r  m1/Synth1/Note_Cs4/WaveOut1__525_carry__3/O[1]
                         net (fo=3, routed)           0.655    25.843    m1/Synth1/Note_Cs4/WaveOut1__525_carry__3_n_11
    SLICE_X12Y56         LUT4 (Prop_lut4_I0_O)        0.303    26.146 r  m1/Synth1/Note_Cs4/WaveOut1__606_carry__3_i_2/O
                         net (fo=1, routed)           0.709    26.855    m1/Synth1/Note_Cs4/WaveOut1__606_carry__3_i_2_n_5
    SLICE_X10Y54         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    27.259 r  m1/Synth1/Note_Cs4/WaveOut1__606_carry__3/CO[3]
                         net (fo=1, routed)           0.000    27.259    m1/Synth1/Note_Cs4/WaveOut1__606_carry__3_n_5
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.376 r  m1/Synth1/Note_Cs4/WaveOut1__606_carry__4/CO[3]
                         net (fo=1, routed)           0.000    27.376    m1/Synth1/Note_Cs4/WaveOut1__606_carry__4_n_5
    SLICE_X10Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.493 r  m1/Synth1/Note_Cs4/WaveOut1__606_carry__5/CO[3]
                         net (fo=2, routed)           0.848    28.341    m1/Synth1/Note_Cs4/WaveOut1__606_carry__5_n_5
    SLICE_X12Y59         LUT5 (Prop_lut5_I0_O)        0.124    28.465 r  m1/Synth1/Note_Cs4/WaveOut[8]_i_2/O
                         net (fo=18, routed)          0.633    29.098    m1/Synth1/Note_Cs4/WaveOut[8]_i_2_n_5
    SLICE_X15Y59         LUT6 (Prop_lut6_I4_O)        0.124    29.222 r  m1/Synth1/Note_Cs4/WaveOut[2]_i_2/O
                         net (fo=2, routed)           0.161    29.383    m1/Synth1/Note_Cs4/WaveOut[2]_i_2_n_5
    SLICE_X15Y59         LUT5 (Prop_lut5_I4_O)        0.124    29.507 r  m1/Synth1/Note_Cs4/WaveOut[3]_i_2/O
                         net (fo=2, routed)           0.308    29.815    m1/Synth1/Note_Cs4/WaveOut[3]_i_2_n_5
    SLICE_X12Y59         LUT5 (Prop_lut5_I4_O)        0.124    29.939 r  m1/Synth1/Note_Cs4/WaveOut[4]_i_2/O
                         net (fo=2, routed)           0.172    30.110    m1/Synth1/Note_Cs4/WaveOut[4]_i_2_n_5
    SLICE_X12Y59         LUT5 (Prop_lut5_I4_O)        0.124    30.234 r  m1/Synth1/Note_Cs4/WaveOut[5]_i_2/O
                         net (fo=3, routed)           0.355    30.589    m1/Synth1/Note_Cs4/WaveOut[5]_i_2_n_5
    SLICE_X13Y59         LUT6 (Prop_lut6_I4_O)        0.124    30.713 r  m1/Synth1/Note_Cs4/WaveOut[9]_i_3__9/O
                         net (fo=3, routed)           0.316    31.029    m1/Synth1/Note_Cs4/WaveOut[9]_i_3__9_n_5
    SLICE_X14Y59         LUT5 (Prop_lut5_I0_O)        0.124    31.153 r  m1/Synth1/Note_Cs4/WaveOut[7]_i_1/O
                         net (fo=1, routed)           0.000    31.153    m1/Synth1/Note_Cs4/p_2_in[7]
    SLICE_X14Y59         FDRE                                         r  m1/Synth1/Note_Cs4/WaveOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  Clock (IN)
                         net (fo=0)                   0.000    10.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  Clock_IBUF_BUFG_inst/O
                         net (fo=997, routed)         1.438    14.779    m1/Synth1/Note_Cs4/Clock_IBUF_BUFG
    SLICE_X14Y59         FDRE                                         r  m1/Synth1/Note_Cs4/WaveOut_reg[7]/C
                         clock pessimism              0.180    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X14Y59         FDRE (Setup_fdre_C_D)        0.081    15.004    m1/Synth1/Note_Cs4/WaveOut_reg[7]
  -------------------------------------------------------------------
                         required time                         15.004    
                         arrival time                         -31.153    
  -------------------------------------------------------------------
                         slack                                -16.149    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 m1/Synth1/Note_F4/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1/Synth1/Note_F4/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock_pin rise@0.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.413ns (76.598%)  route 0.126ns (23.402%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clock_IBUF_BUFG_inst/O
                         net (fo=997, routed)         0.594     1.477    m1/Synth1/Note_F4/Clock_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  m1/Synth1/Note_F4/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  m1/Synth1/Note_F4/counter_reg[6]/Q
                         net (fo=2, routed)           0.125     1.767    m1/Synth1/Note_F4/counter_reg[6]
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.923 r  m1/Synth1/Note_F4/counter_reg[4]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     1.923    m1/Synth1/Note_F4/counter_reg[4]_i_1__4_n_5
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.963 r  m1/Synth1/Note_F4/counter_reg[8]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.963    m1/Synth1/Note_F4/counter_reg[8]_i_1__4_n_5
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.016 r  m1/Synth1/Note_F4/counter_reg[12]_i_1__4/O[0]
                         net (fo=1, routed)           0.000     2.016    m1/Synth1/Note_F4/counter_reg[12]_i_1__4_n_12
    SLICE_X2Y100         FDRE                                         r  m1/Synth1/Note_F4/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clock_IBUF_BUFG_inst/O
                         net (fo=997, routed)         0.951     2.079    m1/Synth1/Note_F4/Clock_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  m1/Synth1/Note_F4/counter_reg[12]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     1.964    m1/Synth1/Note_F4/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 m1/Synth1/Note_F4/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1/Synth1/Note_F4/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock_pin rise@0.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.426ns (77.149%)  route 0.126ns (22.851%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clock_IBUF_BUFG_inst/O
                         net (fo=997, routed)         0.594     1.477    m1/Synth1/Note_F4/Clock_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  m1/Synth1/Note_F4/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  m1/Synth1/Note_F4/counter_reg[6]/Q
                         net (fo=2, routed)           0.125     1.767    m1/Synth1/Note_F4/counter_reg[6]
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.923 r  m1/Synth1/Note_F4/counter_reg[4]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     1.923    m1/Synth1/Note_F4/counter_reg[4]_i_1__4_n_5
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.963 r  m1/Synth1/Note_F4/counter_reg[8]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.963    m1/Synth1/Note_F4/counter_reg[8]_i_1__4_n_5
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.029 r  m1/Synth1/Note_F4/counter_reg[12]_i_1__4/O[2]
                         net (fo=1, routed)           0.000     2.029    m1/Synth1/Note_F4/counter_reg[12]_i_1__4_n_10
    SLICE_X2Y100         FDRE                                         r  m1/Synth1/Note_F4/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clock_IBUF_BUFG_inst/O
                         net (fo=997, routed)         0.951     2.079    m1/Synth1/Note_F4/Clock_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  m1/Synth1/Note_F4/counter_reg[14]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     1.964    m1/Synth1/Note_F4/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 m1/Synth1/Note_F4/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1/Synth1/Note_F4/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock_pin rise@0.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        0.575ns  (logic 0.449ns (78.063%)  route 0.126ns (21.937%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clock_IBUF_BUFG_inst/O
                         net (fo=997, routed)         0.594     1.477    m1/Synth1/Note_F4/Clock_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  m1/Synth1/Note_F4/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  m1/Synth1/Note_F4/counter_reg[6]/Q
                         net (fo=2, routed)           0.125     1.767    m1/Synth1/Note_F4/counter_reg[6]
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.923 r  m1/Synth1/Note_F4/counter_reg[4]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     1.923    m1/Synth1/Note_F4/counter_reg[4]_i_1__4_n_5
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.963 r  m1/Synth1/Note_F4/counter_reg[8]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.963    m1/Synth1/Note_F4/counter_reg[8]_i_1__4_n_5
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.052 r  m1/Synth1/Note_F4/counter_reg[12]_i_1__4/O[1]
                         net (fo=1, routed)           0.000     2.052    m1/Synth1/Note_F4/counter_reg[12]_i_1__4_n_11
    SLICE_X2Y100         FDRE                                         r  m1/Synth1/Note_F4/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clock_IBUF_BUFG_inst/O
                         net (fo=997, routed)         0.951     2.079    m1/Synth1/Note_F4/Clock_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  m1/Synth1/Note_F4/counter_reg[13]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     1.964    m1/Synth1/Note_F4/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 m1/Synth1/Note_F4/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1/Synth1/Note_F4/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock_pin rise@0.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.451ns (78.139%)  route 0.126ns (21.861%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clock_IBUF_BUFG_inst/O
                         net (fo=997, routed)         0.594     1.477    m1/Synth1/Note_F4/Clock_IBUF_BUFG
    SLICE_X2Y98          FDRE                                         r  m1/Synth1/Note_F4/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  m1/Synth1/Note_F4/counter_reg[6]/Q
                         net (fo=2, routed)           0.125     1.767    m1/Synth1/Note_F4/counter_reg[6]
    SLICE_X2Y98          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.923 r  m1/Synth1/Note_F4/counter_reg[4]_i_1__4/CO[3]
                         net (fo=1, routed)           0.000     1.923    m1/Synth1/Note_F4/counter_reg[4]_i_1__4_n_5
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.963 r  m1/Synth1/Note_F4/counter_reg[8]_i_1__4/CO[3]
                         net (fo=1, routed)           0.001     1.963    m1/Synth1/Note_F4/counter_reg[8]_i_1__4_n_5
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.054 r  m1/Synth1/Note_F4/counter_reg[12]_i_1__4/O[3]
                         net (fo=1, routed)           0.000     2.054    m1/Synth1/Note_F4/counter_reg[12]_i_1__4_n_9
    SLICE_X2Y100         FDRE                                         r  m1/Synth1/Note_F4/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clock_IBUF_BUFG_inst/O
                         net (fo=997, routed)         0.951     2.079    m1/Synth1/Note_F4/Clock_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  m1/Synth1/Note_F4/counter_reg[15]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     1.964    m1/Synth1/Note_F4/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 m1/Synth1/Note_Gs4/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1/Synth1/Note_Gs4/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock_pin rise@0.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.392ns (69.884%)  route 0.169ns (30.116%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clock_IBUF_BUFG_inst/O
                         net (fo=997, routed)         0.594     1.477    m1/Synth1/Note_Gs4/Clock_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  m1/Synth1/Note_Gs4/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.618 f  m1/Synth1/Note_Gs4/counter_reg[0]/Q
                         net (fo=3, routed)           0.168     1.786    m1/Synth1/Note_Gs4/counter_reg[0]
    SLICE_X1Y99          LUT1 (Prop_lut1_I0_O)        0.045     1.831 r  m1/Synth1/Note_Gs4/counter[0]_i_3__7/O
                         net (fo=1, routed)           0.000     1.831    m1/Synth1/Note_Gs4/counter[0]_i_3__7_n_5
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.983 r  m1/Synth1/Note_Gs4/counter_reg[0]_i_2__7/CO[3]
                         net (fo=1, routed)           0.001     1.984    m1/Synth1/Note_Gs4/counter_reg[0]_i_2__7_n_5
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.038 r  m1/Synth1/Note_Gs4/counter_reg[4]_i_1__7/O[0]
                         net (fo=1, routed)           0.000     2.038    m1/Synth1/Note_Gs4/counter_reg[4]_i_1__7_n_12
    SLICE_X1Y100         FDRE                                         r  m1/Synth1/Note_Gs4/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clock_IBUF_BUFG_inst/O
                         net (fo=997, routed)         0.951     2.079    m1/Synth1/Note_Gs4/Clock_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  m1/Synth1/Note_Gs4/counter_reg[4]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.935    m1/Synth1/Note_Gs4/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 m1/Synth1/Note_Gs4/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1/Synth1/Note_Gs4/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock_pin rise@0.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.403ns (70.463%)  route 0.169ns (29.537%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clock_IBUF_BUFG_inst/O
                         net (fo=997, routed)         0.594     1.477    m1/Synth1/Note_Gs4/Clock_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  m1/Synth1/Note_Gs4/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.618 f  m1/Synth1/Note_Gs4/counter_reg[0]/Q
                         net (fo=3, routed)           0.168     1.786    m1/Synth1/Note_Gs4/counter_reg[0]
    SLICE_X1Y99          LUT1 (Prop_lut1_I0_O)        0.045     1.831 r  m1/Synth1/Note_Gs4/counter[0]_i_3__7/O
                         net (fo=1, routed)           0.000     1.831    m1/Synth1/Note_Gs4/counter[0]_i_3__7_n_5
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.983 r  m1/Synth1/Note_Gs4/counter_reg[0]_i_2__7/CO[3]
                         net (fo=1, routed)           0.001     1.984    m1/Synth1/Note_Gs4/counter_reg[0]_i_2__7_n_5
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.049 r  m1/Synth1/Note_Gs4/counter_reg[4]_i_1__7/O[2]
                         net (fo=1, routed)           0.000     2.049    m1/Synth1/Note_Gs4/counter_reg[4]_i_1__7_n_10
    SLICE_X1Y100         FDRE                                         r  m1/Synth1/Note_Gs4/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clock_IBUF_BUFG_inst/O
                         net (fo=997, routed)         0.951     2.079    m1/Synth1/Note_Gs4/Clock_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  m1/Synth1/Note_Gs4/counter_reg[6]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.935    m1/Synth1/Note_Gs4/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 m1/Synth1/Note_Gs5/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1/Synth1/Note_Gs5/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock_pin rise@0.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.392ns (68.404%)  route 0.181ns (31.596%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clock_IBUF_BUFG_inst/O
                         net (fo=997, routed)         0.562     1.445    m1/Synth1/Note_Gs5/Clock_IBUF_BUFG
    SLICE_X37Y99         FDRE                                         r  m1/Synth1/Note_Gs5/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  m1/Synth1/Note_Gs5/counter_reg[0]/Q
                         net (fo=3, routed)           0.180     1.767    m1/Synth1/Note_Gs5/counter_reg[0]
    SLICE_X37Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.812 r  m1/Synth1/Note_Gs5/counter[0]_i_3__14/O
                         net (fo=1, routed)           0.000     1.812    m1/Synth1/Note_Gs5/counter[0]_i_3__14_n_5
    SLICE_X37Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.964 r  m1/Synth1/Note_Gs5/counter_reg[0]_i_2__14/CO[3]
                         net (fo=1, routed)           0.001     1.964    m1/Synth1/Note_Gs5/counter_reg[0]_i_2__14_n_5
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.018 r  m1/Synth1/Note_Gs5/counter_reg[4]_i_1__14/O[0]
                         net (fo=1, routed)           0.000     2.018    m1/Synth1/Note_Gs5/counter_reg[4]_i_1__14_n_12
    SLICE_X37Y100        FDRE                                         r  m1/Synth1/Note_Gs5/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clock_IBUF_BUFG_inst/O
                         net (fo=997, routed)         0.917     2.045    m1/Synth1/Note_Gs5/Clock_IBUF_BUFG
    SLICE_X37Y100        FDRE                                         r  m1/Synth1/Note_Gs5/counter_reg[4]/C
                         clock pessimism             -0.249     1.796    
    SLICE_X37Y100        FDRE (Hold_fdre_C_D)         0.105     1.901    m1/Synth1/Note_Gs5/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 m1/Synth1/Note_Gs5/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1/Synth1/Note_Gs5/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock_pin rise@0.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.403ns (68.999%)  route 0.181ns (31.001%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clock_IBUF_BUFG_inst/O
                         net (fo=997, routed)         0.562     1.445    m1/Synth1/Note_Gs5/Clock_IBUF_BUFG
    SLICE_X37Y99         FDRE                                         r  m1/Synth1/Note_Gs5/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDRE (Prop_fdre_C_Q)         0.141     1.586 f  m1/Synth1/Note_Gs5/counter_reg[0]/Q
                         net (fo=3, routed)           0.180     1.767    m1/Synth1/Note_Gs5/counter_reg[0]
    SLICE_X37Y99         LUT1 (Prop_lut1_I0_O)        0.045     1.812 r  m1/Synth1/Note_Gs5/counter[0]_i_3__14/O
                         net (fo=1, routed)           0.000     1.812    m1/Synth1/Note_Gs5/counter[0]_i_3__14_n_5
    SLICE_X37Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.964 r  m1/Synth1/Note_Gs5/counter_reg[0]_i_2__14/CO[3]
                         net (fo=1, routed)           0.001     1.964    m1/Synth1/Note_Gs5/counter_reg[0]_i_2__14_n_5
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.029 r  m1/Synth1/Note_Gs5/counter_reg[4]_i_1__14/O[2]
                         net (fo=1, routed)           0.000     2.029    m1/Synth1/Note_Gs5/counter_reg[4]_i_1__14_n_10
    SLICE_X37Y100        FDRE                                         r  m1/Synth1/Note_Gs5/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clock_IBUF_BUFG_inst/O
                         net (fo=997, routed)         0.917     2.045    m1/Synth1/Note_Gs5/Clock_IBUF_BUFG
    SLICE_X37Y100        FDRE                                         r  m1/Synth1/Note_Gs5/counter_reg[6]/C
                         clock pessimism             -0.249     1.796    
    SLICE_X37Y100        FDRE (Hold_fdre_C_D)         0.105     1.901    m1/Synth1/Note_Gs5/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 m1/Synth1/Note_Gs4/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1/Synth1/Note_Gs4/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock_pin rise@0.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.428ns (71.700%)  route 0.169ns (28.300%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clock_IBUF_BUFG_inst/O
                         net (fo=997, routed)         0.594     1.477    m1/Synth1/Note_Gs4/Clock_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  m1/Synth1/Note_Gs4/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.618 f  m1/Synth1/Note_Gs4/counter_reg[0]/Q
                         net (fo=3, routed)           0.168     1.786    m1/Synth1/Note_Gs4/counter_reg[0]
    SLICE_X1Y99          LUT1 (Prop_lut1_I0_O)        0.045     1.831 r  m1/Synth1/Note_Gs4/counter[0]_i_3__7/O
                         net (fo=1, routed)           0.000     1.831    m1/Synth1/Note_Gs4/counter[0]_i_3__7_n_5
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.983 r  m1/Synth1/Note_Gs4/counter_reg[0]_i_2__7/CO[3]
                         net (fo=1, routed)           0.001     1.984    m1/Synth1/Note_Gs4/counter_reg[0]_i_2__7_n_5
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.074 r  m1/Synth1/Note_Gs4/counter_reg[4]_i_1__7/O[1]
                         net (fo=1, routed)           0.000     2.074    m1/Synth1/Note_Gs4/counter_reg[4]_i_1__7_n_11
    SLICE_X1Y100         FDRE                                         r  m1/Synth1/Note_Gs4/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clock_IBUF_BUFG_inst/O
                         net (fo=997, routed)         0.951     2.079    m1/Synth1/Note_Gs4/Clock_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  m1/Synth1/Note_Gs4/counter_reg[5]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.935    m1/Synth1/Note_Gs4/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 m1/Synth1/Note_Gs4/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m1/Synth1/Note_Gs4/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clock_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clock_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clock_pin rise@0.000ns - sys_clock_pin rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.428ns (71.700%)  route 0.169ns (28.300%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  Clock_IBUF_BUFG_inst/O
                         net (fo=997, routed)         0.594     1.477    m1/Synth1/Note_Gs4/Clock_IBUF_BUFG
    SLICE_X1Y99          FDRE                                         r  m1/Synth1/Note_Gs4/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     1.618 f  m1/Synth1/Note_Gs4/counter_reg[0]/Q
                         net (fo=3, routed)           0.168     1.786    m1/Synth1/Note_Gs4/counter_reg[0]
    SLICE_X1Y99          LUT1 (Prop_lut1_I0_O)        0.045     1.831 r  m1/Synth1/Note_Gs4/counter[0]_i_3__7/O
                         net (fo=1, routed)           0.000     1.831    m1/Synth1/Note_Gs4/counter[0]_i_3__7_n_5
    SLICE_X1Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.983 r  m1/Synth1/Note_Gs4/counter_reg[0]_i_2__7/CO[3]
                         net (fo=1, routed)           0.001     1.984    m1/Synth1/Note_Gs4/counter_reg[0]_i_2__7_n_5
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.074 r  m1/Synth1/Note_Gs4/counter_reg[4]_i_1__7/O[3]
                         net (fo=1, routed)           0.000     2.074    m1/Synth1/Note_Gs4/counter_reg[4]_i_1__7_n_9
    SLICE_X1Y100         FDRE                                         r  m1/Synth1/Note_Gs4/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clock_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  Clock (IN)
                         net (fo=0)                   0.000     0.000    Clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    Clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  Clock_IBUF_BUFG_inst/O
                         net (fo=997, routed)         0.951     2.079    m1/Synth1/Note_Gs4/Clock_IBUF_BUFG
    SLICE_X1Y100         FDRE                                         r  m1/Synth1/Note_Gs4/counter_reg[7]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X1Y100         FDRE (Hold_fdre_C_D)         0.105     1.935    m1/Synth1/Note_Gs4/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clock }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  Clock_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y47    m1/Synth1/Note_A5/WaveOut3__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y25    m1/Synth1/Note_C4/WaveOut3__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y21    m1/Synth1/Note_D5/WaveOut3__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y33    m1/Synth1/Note_F4/WaveOut3__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y55    m1/Synth1/Note_G5/WaveOut3__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y18    m1/Synth1/Note_Cs4/WaveOut3/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y32    m1/Synth1/Note_Ds5/WaveOut3/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y44    m1/Synth1/Note_Gs5/WaveOut3/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y38    m1/Synth1/Note_As5/WaveOut3/CLK
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X39Y115  m1/Synth1/Note_A5/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X39Y115  m1/Synth1/Note_A5/counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X39Y115  m1/Synth1/Note_A5/counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X39Y115  m1/Synth1/Note_A5/counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X34Y115  m1/Synth1/Note_B5/WaveOut_reg[5]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X36Y115  m1/Synth1/Note_B5/WaveOut_reg[6]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X25Y128  m1/Synth1/Note_A4/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X25Y128  m1/Synth1/Note_A4/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X35Y115  m1/Synth1/Note_B5/WaveOut_reg[7]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X35Y115  m1/Synth1/Note_B5/WaveOut_reg[8]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X32Y76   m1/Synth1/Note_Cs5/WaveOut_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X31Y76   m1/Synth1/Note_Cs5/WaveOut_reg[1]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X30Y77   m1/Synth1/Note_Cs5/WaveOut_reg[2]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X30Y77   m1/Synth1/Note_Cs5/WaveOut_reg[2]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X30Y77   m1/Synth1/Note_Cs5/WaveOut_reg[3]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X30Y77   m1/Synth1/Note_Cs5/WaveOut_reg[3]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X32Y75   m1/Synth1/Note_Cs5/WaveOut_reg[7]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X33Y75   m1/Synth1/Note_Cs5/WaveOut_reg[8]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X6Y145   m1/Synth1/Note_E4/WaveOut_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X7Y146   m1/Synth1/Note_E4/WaveOut_reg[1]/C



