[16:34:03.550] <TB0>     INFO: *** Welcome to pxar ***
[16:34:03.550] <TB0>     INFO: *** Today: 2016/06/27
[16:34:03.557] <TB0>     INFO: *** Version: b2a7-dirty
[16:34:03.557] <TB0>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Y-M-NT_FPIXTest-17C-Nebraska-160627-1632_2016-06-27_16h32m_1467063124//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Y-M-NT_FPIXTest-17C-Nebraska-160627-1632_2016-06-27_16h32m_1467063124//000_FPIXTest_p17//dacParameters_C15.dat
[16:34:03.558] <TB0>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Y-M-NT_FPIXTest-17C-Nebraska-160627-1632_2016-06-27_16h32m_1467063124//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Y-M-NT_FPIXTest-17C-Nebraska-160627-1632_2016-06-27_16h32m_1467063124//000_FPIXTest_p17//tbmParameters_C0b.dat
[16:34:03.558] <TB0>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Y-M-NT_FPIXTest-17C-Nebraska-160627-1632_2016-06-27_16h32m_1467063124//000_FPIXTest_p17//defaultMaskFile.dat
[16:34:03.558] <TB0>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Y-M-NT_FPIXTest-17C-Nebraska-160627-1632_2016-06-27_16h32m_1467063124//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Y-M-NT_FPIXTest-17C-Nebraska-160627-1632_2016-06-27_16h32m_1467063124//000_FPIXTest_p17//trimParameters_C15.dat
[16:34:03.634] <TB0>     INFO:         clk: 4
[16:34:03.634] <TB0>     INFO:         ctr: 4
[16:34:03.634] <TB0>     INFO:         sda: 19
[16:34:03.634] <TB0>     INFO:         tin: 9
[16:34:03.634] <TB0>     INFO:         level: 15
[16:34:03.634] <TB0>     INFO:         triggerdelay: 0
[16:34:03.634] <TB0>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[16:34:03.634] <TB0>     INFO: Log level: DEBUG
[16:34:03.642] <TB0>     INFO: Found DTB DTB_WWXGRB
[16:34:03.653] <TB0>    QUIET: Connection to board DTB_WWXGRB opened.
[16:34:03.656] <TB0>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    133
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXGRB
MAC address: 40D855118085
Hostname:    pixelDTB133
Comment:     
------------------------------------------------------
[16:34:03.659] <TB0>     INFO: RPC call hashes of host and DTB match: 398089610
[16:34:05.211] <TB0>     INFO: DUT info: 
[16:34:05.211] <TB0>     INFO: The DUT currently contains the following objects:
[16:34:05.211] <TB0>     INFO:  2 TBM Cores tbm08c (2 ON)
[16:34:05.211] <TB0>     INFO: 	TBM Core alpha (0): 7 registers set
[16:34:05.211] <TB0>     INFO: 	TBM Core beta  (1): 7 registers set
[16:34:05.211] <TB0>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[16:34:05.211] <TB0>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[16:34:05.211] <TB0>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[16:34:05.211] <TB0>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[16:34:05.211] <TB0>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[16:34:05.211] <TB0>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[16:34:05.211] <TB0>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[16:34:05.211] <TB0>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[16:34:05.211] <TB0>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[16:34:05.211] <TB0>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[16:34:05.212] <TB0>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[16:34:05.212] <TB0>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[16:34:05.212] <TB0>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[16:34:05.212] <TB0>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[16:34:05.212] <TB0>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[16:34:05.212] <TB0>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[16:34:05.212] <TB0>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[16:34:05.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[16:34:05.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[16:34:05.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[16:34:05.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[16:34:05.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[16:34:05.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[16:34:05.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:34:05.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[16:34:05.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[16:34:05.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:34:05.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[16:34:05.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[16:34:05.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[16:34:05.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[16:34:05.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[16:34:05.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[16:34:05.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[16:34:05.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[16:34:05.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[16:34:05.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[16:34:05.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[16:34:05.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[16:34:05.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[16:34:05.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[16:34:05.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[16:34:05.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[16:34:05.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[16:34:05.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[16:34:05.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[16:34:05.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[16:34:05.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[16:34:05.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[16:34:05.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:34:05.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[16:34:05.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[16:34:05.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[16:34:05.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[16:34:05.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[16:34:05.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[16:34:05.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:34:05.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[16:34:05.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[16:34:05.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[16:34:05.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[16:34:05.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:34:05.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[16:34:05.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[16:34:05.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[16:34:05.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:34:05.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[16:34:05.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[16:34:05.212] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[16:34:05.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[16:34:05.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:34:05.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[16:34:05.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[16:34:05.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[16:34:05.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[16:34:05.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[16:34:05.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:34:05.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[16:34:05.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[16:34:05.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[16:34:05.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[16:34:05.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[16:34:05.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[16:34:05.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[16:34:05.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[16:34:05.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[16:34:05.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[16:34:05.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[16:34:05.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[16:34:05.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[16:34:05.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[16:34:05.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[16:34:05.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[16:34:05.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[16:34:05.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[16:34:05.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[16:34:05.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[16:34:05.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[16:34:05.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[16:34:05.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[16:34:05.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[16:34:05.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[16:34:05.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[16:34:05.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[16:34:05.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[16:34:05.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[16:34:05.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[16:34:05.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:34:05.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[16:34:05.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[16:34:05.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[16:34:05.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[16:34:05.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:34:05.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[16:34:05.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[16:34:05.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[16:34:05.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[16:34:05.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[16:34:05.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[16:34:05.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[16:34:05.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[16:34:05.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[16:34:05.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[16:34:05.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[16:34:05.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[16:34:05.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[16:34:05.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:34:05.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[16:34:05.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[16:34:05.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[16:34:05.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[16:34:05.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[16:34:05.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[16:34:05.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[16:34:05.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[16:34:05.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[16:34:05.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[16:34:05.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[16:34:05.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[16:34:05.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[16:34:05.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[16:34:05.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[16:34:05.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[16:34:05.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[16:34:05.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[16:34:05.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[16:34:05.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[16:34:05.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[16:34:05.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[16:34:05.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[16:34:05.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[16:34:05.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[16:34:05.213] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[16:34:05.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[16:34:05.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[16:34:05.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:34:05.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[16:34:05.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[16:34:05.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[16:34:05.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[16:34:05.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[16:34:05.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[16:34:05.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[16:34:05.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[16:34:05.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[16:34:05.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[16:34:05.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[16:34:05.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[16:34:05.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[16:34:05.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[16:34:05.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[16:34:05.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[16:34:05.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[16:34:05.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[16:34:05.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[16:34:05.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[16:34:05.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[16:34:05.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[16:34:05.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[16:34:05.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[16:34:05.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[16:34:05.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[16:34:05.214] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[16:34:05.220] <TB0>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 33255424
[16:34:05.220] <TB0>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x16638d0
[16:34:05.220] <TB0>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1438770
[16:34:05.220] <TB0>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7fc389d94010
[16:34:05.220] <TB0>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7fc38ffff510
[16:34:05.220] <TB0>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 33320960 fPxarMemory = 0x7fc389d94010
[16:34:05.221] <TB0>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 364.2mA
[16:34:05.222] <TB0>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 458.2mA
[16:34:05.222] <TB0>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 15.0 C
[16:34:05.222] <TB0>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[16:34:05.623] <TB0>     INFO: enter 'restricted' command line mode
[16:34:05.623] <TB0>     INFO: enter test to run
[16:34:05.623] <TB0>     INFO:   test: FPIXTest no parameter change
[16:34:05.623] <TB0>     INFO:   running: fpixtest
[16:34:05.623] <TB0>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[16:34:05.626] <TB0>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[16:34:05.626] <TB0>     INFO: ######################################################################
[16:34:05.626] <TB0>     INFO: PixTestFPIXTest::doTest()
[16:34:05.626] <TB0>     INFO: ######################################################################
[16:34:05.629] <TB0>     INFO: ######################################################################
[16:34:05.629] <TB0>     INFO: PixTestPretest::doTest()
[16:34:05.629] <TB0>     INFO: ######################################################################
[16:34:05.632] <TB0>     INFO:    ----------------------------------------------------------------------
[16:34:05.632] <TB0>     INFO:    PixTestPretest::programROC() 
[16:34:05.632] <TB0>     INFO:    ----------------------------------------------------------------------
[16:34:23.652] <TB0>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[16:34:23.652] <TB0>     INFO: IA differences per ROC:  18.5 18.5 19.3 18.5 17.7 17.7 19.3 17.7 16.9 18.5 17.7 18.5 16.9 17.7 19.3 17.7
[16:34:23.719] <TB0>     INFO:    ----------------------------------------------------------------------
[16:34:23.719] <TB0>     INFO:    PixTestPretest::checkIdig() 
[16:34:23.719] <TB0>     INFO:    ----------------------------------------------------------------------
[16:34:24.972] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[16:34:25.474] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 1.6 mA
[16:34:25.975] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 1.6 mA
[16:34:26.477] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 2.4 mA
[16:34:26.979] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.4 mA
[16:34:27.481] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 2.4 mA
[16:34:27.982] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 2.4 mA
[16:34:28.484] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 1.6 mA
[16:34:28.986] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 1.6 mA
[16:34:29.488] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 1.6 mA
[16:34:29.990] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 1.6 mA
[16:34:30.491] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 1.6 mA
[16:34:30.993] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 1.6 mA
[16:34:31.495] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 1.6 mA
[16:34:31.997] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 2.4 mA
[16:34:32.498] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 2.4 mA
[16:34:32.752] <TB0>     INFO: Idig [mA/ROC]: 1.6 1.6 1.6 2.4 2.4 2.4 2.4 1.6 1.6 1.6 1.6 1.6 1.6 1.6 2.4 2.4 
[16:34:32.752] <TB0>     INFO: Test took 9036 ms.
[16:34:32.752] <TB0>     INFO: PixTestPretest::checkIdig() done.
[16:34:32.785] <TB0>     INFO:    ----------------------------------------------------------------------
[16:34:32.785] <TB0>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[16:34:32.785] <TB0>     INFO:    ----------------------------------------------------------------------
[16:34:32.888] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 67.0312 mA
[16:34:32.989] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 23.7688 mA
[16:34:33.090] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  79 Ia 23.7688 mA
[16:34:33.192] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  80 Ia 23.7688 mA
[16:34:33.293] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  3 Vana  81 Ia 23.7688 mA
[16:34:33.393] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  4 Vana  82 Ia 24.5687 mA
[16:34:33.494] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  5 Vana  80 Ia 23.7688 mA
[16:34:33.595] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  6 Vana  81 Ia 24.5687 mA
[16:34:33.696] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  7 Vana  79 Ia 23.7688 mA
[16:34:33.797] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  8 Vana  80 Ia 23.7688 mA
[16:34:33.897] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  9 Vana  81 Ia 24.5687 mA
[16:34:33.998] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 10 Vana  79 Ia 22.9688 mA
[16:34:34.099] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 11 Vana  85 Ia 24.5687 mA
[16:34:34.201] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 22.9688 mA
[16:34:34.301] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  84 Ia 24.5687 mA
[16:34:34.402] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  82 Ia 24.5687 mA
[16:34:34.502] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  3 Vana  80 Ia 23.7688 mA
[16:34:34.603] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  4 Vana  81 Ia 24.5687 mA
[16:34:34.704] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  5 Vana  79 Ia 23.7688 mA
[16:34:34.804] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  6 Vana  80 Ia 23.7688 mA
[16:34:34.905] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  7 Vana  81 Ia 24.5687 mA
[16:34:35.005] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  8 Vana  79 Ia 23.7688 mA
[16:34:35.106] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  9 Vana  80 Ia 23.7688 mA
[16:34:35.207] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 10 Vana  81 Ia 24.5687 mA
[16:34:35.308] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 11 Vana  79 Ia 23.7688 mA
[16:34:35.410] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 23.7688 mA
[16:34:35.510] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  79 Ia 24.5687 mA
[16:34:35.611] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  77 Ia 23.7688 mA
[16:34:35.712] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  3 Vana  78 Ia 23.7688 mA
[16:34:35.813] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  4 Vana  79 Ia 24.5687 mA
[16:34:35.913] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  5 Vana  77 Ia 23.7688 mA
[16:34:36.014] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  6 Vana  78 Ia 23.7688 mA
[16:34:36.115] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  7 Vana  79 Ia 24.5687 mA
[16:34:36.215] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  8 Vana  77 Ia 23.7688 mA
[16:34:36.316] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  9 Vana  78 Ia 23.7688 mA
[16:34:36.416] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 10 Vana  79 Ia 24.5687 mA
[16:34:36.517] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 11 Vana  77 Ia 22.9688 mA
[16:34:36.619] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 23.7688 mA
[16:34:36.719] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  79 Ia 23.7688 mA
[16:34:36.820] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  80 Ia 24.5687 mA
[16:34:36.921] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  3 Vana  78 Ia 22.9688 mA
[16:34:37.021] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  4 Vana  84 Ia 25.3687 mA
[16:34:37.122] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  5 Vana  77 Ia 22.9688 mA
[16:34:37.223] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  6 Vana  83 Ia 25.3687 mA
[16:34:37.324] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  7 Vana  76 Ia 22.9688 mA
[16:34:37.425] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  8 Vana  82 Ia 24.5687 mA
[16:34:37.526] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  9 Vana  80 Ia 24.5687 mA
[16:34:37.627] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 10 Vana  78 Ia 23.7688 mA
[16:34:37.728] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 11 Vana  79 Ia 23.7688 mA
[16:34:37.829] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 22.1688 mA
[16:34:37.929] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  89 Ia 25.3687 mA
[16:34:38.030] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  82 Ia 23.7688 mA
[16:34:38.131] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  3 Vana  83 Ia 23.7688 mA
[16:34:38.231] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  4 Vana  84 Ia 24.5687 mA
[16:34:38.332] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  5 Vana  82 Ia 23.7688 mA
[16:34:38.433] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  6 Vana  83 Ia 23.7688 mA
[16:34:38.533] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  7 Vana  84 Ia 24.5687 mA
[16:34:38.634] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  8 Vana  82 Ia 23.7688 mA
[16:34:38.735] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  9 Vana  83 Ia 23.7688 mA
[16:34:38.836] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 10 Vana  84 Ia 24.5687 mA
[16:34:38.937] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 11 Vana  82 Ia 23.7688 mA
[16:34:39.038] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 22.1688 mA
[16:34:39.139] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  89 Ia 24.5687 mA
[16:34:39.240] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  87 Ia 25.3687 mA
[16:34:39.341] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  3 Vana  80 Ia 23.7688 mA
[16:34:39.442] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  4 Vana  81 Ia 23.7688 mA
[16:34:39.543] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  5 Vana  82 Ia 23.7688 mA
[16:34:39.643] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  6 Vana  83 Ia 23.7688 mA
[16:34:39.744] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  7 Vana  84 Ia 23.7688 mA
[16:34:39.846] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  8 Vana  85 Ia 24.5687 mA
[16:34:39.946] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  9 Vana  83 Ia 23.7688 mA
[16:34:40.047] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 10 Vana  84 Ia 23.7688 mA
[16:34:40.147] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 11 Vana  85 Ia 24.5687 mA
[16:34:40.249] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 23.7688 mA
[16:34:40.350] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  79 Ia 24.5687 mA
[16:34:40.451] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  77 Ia 23.7688 mA
[16:34:40.552] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  3 Vana  78 Ia 24.5687 mA
[16:34:40.652] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  4 Vana  76 Ia 22.9688 mA
[16:34:40.753] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  5 Vana  82 Ia 25.3687 mA
[16:34:40.854] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  6 Vana  75 Ia 23.7688 mA
[16:34:40.954] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  7 Vana  76 Ia 23.7688 mA
[16:34:41.055] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  8 Vana  77 Ia 23.7688 mA
[16:34:41.156] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  9 Vana  78 Ia 23.7688 mA
[16:34:41.257] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 10 Vana  79 Ia 24.5687 mA
[16:34:41.357] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 11 Vana  77 Ia 23.7688 mA
[16:34:41.459] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 22.1688 mA
[16:34:41.559] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  89 Ia 25.3687 mA
[16:34:41.660] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  82 Ia 23.7688 mA
[16:34:41.761] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  3 Vana  83 Ia 23.7688 mA
[16:34:41.861] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  4 Vana  84 Ia 24.5687 mA
[16:34:41.962] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  5 Vana  82 Ia 23.7688 mA
[16:34:42.063] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  6 Vana  83 Ia 24.5687 mA
[16:34:42.164] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  7 Vana  81 Ia 23.7688 mA
[16:34:42.265] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  8 Vana  82 Ia 23.7688 mA
[16:34:42.366] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  9 Vana  83 Ia 24.5687 mA
[16:34:42.467] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 10 Vana  81 Ia 23.7688 mA
[16:34:42.567] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 11 Vana  82 Ia 23.7688 mA
[16:34:42.669] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 21.3688 mA
[16:34:42.769] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  94 Ia 24.5687 mA
[16:34:42.871] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  92 Ia 24.5687 mA
[16:34:42.971] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  3 Vana  90 Ia 23.7688 mA
[16:34:43.072] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  4 Vana  91 Ia 24.5687 mA
[16:34:43.173] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  5 Vana  89 Ia 23.7688 mA
[16:34:43.274] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  6 Vana  90 Ia 24.5687 mA
[16:34:43.375] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  7 Vana  88 Ia 23.7688 mA
[16:34:43.475] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  8 Vana  89 Ia 23.7688 mA
[16:34:43.576] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  9 Vana  90 Ia 24.5687 mA
[16:34:43.677] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 10 Vana  88 Ia 23.7688 mA
[16:34:43.778] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 11 Vana  89 Ia 23.7688 mA
[16:34:43.879] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 22.9688 mA
[16:34:43.981] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  84 Ia 24.5687 mA
[16:34:44.081] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  82 Ia 24.5687 mA
[16:34:44.183] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  3 Vana  80 Ia 23.7688 mA
[16:34:44.284] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  4 Vana  81 Ia 23.7688 mA
[16:34:44.384] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  5 Vana  82 Ia 23.7688 mA
[16:34:44.485] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  6 Vana  83 Ia 24.5687 mA
[16:34:44.585] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  7 Vana  81 Ia 24.5687 mA
[16:34:44.686] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  8 Vana  79 Ia 22.9688 mA
[16:34:44.787] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  9 Vana  85 Ia 24.5687 mA
[16:34:44.889] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 10 Vana  83 Ia 24.5687 mA
[16:34:44.989] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 11 Vana  81 Ia 24.5687 mA
[16:34:45.091] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 22.1688 mA
[16:34:45.192] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  89 Ia 24.5687 mA
[16:34:45.293] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  87 Ia 25.3687 mA
[16:34:45.394] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  3 Vana  80 Ia 23.7688 mA
[16:34:45.494] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  4 Vana  81 Ia 23.7688 mA
[16:34:45.595] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  5 Vana  82 Ia 23.7688 mA
[16:34:45.696] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  6 Vana  83 Ia 23.7688 mA
[16:34:45.797] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  7 Vana  84 Ia 24.5687 mA
[16:34:45.898] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  8 Vana  82 Ia 23.7688 mA
[16:34:45.999] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  9 Vana  83 Ia 24.5687 mA
[16:34:46.100] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 10 Vana  81 Ia 23.7688 mA
[16:34:46.200] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 11 Vana  82 Ia 23.7688 mA
[16:34:46.302] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 22.9688 mA
[16:34:46.403] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  84 Ia 24.5687 mA
[16:34:46.504] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  82 Ia 24.5687 mA
[16:34:46.605] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  3 Vana  80 Ia 23.7688 mA
[16:34:46.705] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  4 Vana  81 Ia 24.5687 mA
[16:34:46.806] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  5 Vana  79 Ia 22.9688 mA
[16:34:46.907] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  6 Vana  85 Ia 25.3687 mA
[16:34:47.008] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  7 Vana  78 Ia 22.9688 mA
[16:34:47.108] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  8 Vana  84 Ia 24.5687 mA
[16:34:47.209] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  9 Vana  82 Ia 24.5687 mA
[16:34:47.310] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 10 Vana  80 Ia 23.7688 mA
[16:34:47.411] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 11 Vana  81 Ia 24.5687 mA
[16:34:47.512] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 22.1688 mA
[16:34:47.613] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  89 Ia 24.5687 mA
[16:34:47.714] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  87 Ia 24.5687 mA
[16:34:47.814] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  3 Vana  85 Ia 23.7688 mA
[16:34:47.915] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  4 Vana  86 Ia 23.7688 mA
[16:34:48.016] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  5 Vana  87 Ia 24.5687 mA
[16:34:48.117] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  6 Vana  85 Ia 23.7688 mA
[16:34:48.218] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  7 Vana  86 Ia 23.7688 mA
[16:34:48.318] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  8 Vana  87 Ia 24.5687 mA
[16:34:48.419] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  9 Vana  85 Ia 23.7688 mA
[16:34:48.520] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 10 Vana  86 Ia 23.7688 mA
[16:34:48.620] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 11 Vana  87 Ia 24.5687 mA
[16:34:48.722] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 22.1688 mA
[16:34:48.822] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  89 Ia 24.5687 mA
[16:34:48.924] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  87 Ia 24.5687 mA
[16:34:49.024] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  3 Vana  85 Ia 24.5687 mA
[16:34:49.125] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  4 Vana  83 Ia 23.7688 mA
[16:34:49.226] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  5 Vana  84 Ia 23.7688 mA
[16:34:49.327] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  6 Vana  85 Ia 24.5687 mA
[16:34:49.427] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  7 Vana  83 Ia 24.5687 mA
[16:34:49.528] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  8 Vana  81 Ia 23.7688 mA
[16:34:49.629] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  9 Vana  82 Ia 23.7688 mA
[16:34:49.729] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 10 Vana  83 Ia 23.7688 mA
[16:34:49.830] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 11 Vana  84 Ia 23.7688 mA
[16:34:49.932] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 23.7688 mA
[16:34:50.033] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  79 Ia 24.5687 mA
[16:34:50.134] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  77 Ia 23.7688 mA
[16:34:50.235] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  3 Vana  78 Ia 23.7688 mA
[16:34:50.335] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  4 Vana  79 Ia 24.5687 mA
[16:34:50.436] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  5 Vana  77 Ia 23.7688 mA
[16:34:50.537] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  6 Vana  78 Ia 23.7688 mA
[16:34:50.638] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  7 Vana  79 Ia 23.7688 mA
[16:34:50.739] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  8 Vana  80 Ia 24.5687 mA
[16:34:50.840] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  9 Vana  78 Ia 23.7688 mA
[16:34:50.940] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 10 Vana  79 Ia 23.7688 mA
[16:34:51.041] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 11 Vana  80 Ia 24.5687 mA
[16:34:51.143] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 22.1688 mA
[16:34:51.244] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  89 Ia 24.5687 mA
[16:34:51.345] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  87 Ia 24.5687 mA
[16:34:51.445] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  3 Vana  85 Ia 24.5687 mA
[16:34:51.546] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  4 Vana  83 Ia 23.7688 mA
[16:34:51.647] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  5 Vana  84 Ia 23.7688 mA
[16:34:51.747] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  6 Vana  85 Ia 23.7688 mA
[16:34:51.848] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  7 Vana  86 Ia 24.5687 mA
[16:34:51.948] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  8 Vana  84 Ia 24.5687 mA
[16:34:52.049] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  9 Vana  82 Ia 23.7688 mA
[16:34:52.150] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 10 Vana  83 Ia 23.7688 mA
[16:34:52.251] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 11 Vana  84 Ia 23.7688 mA
[16:34:52.280] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  85
[16:34:52.280] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  79
[16:34:52.282] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  77
[16:34:52.283] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  79
[16:34:52.283] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  82
[16:34:52.283] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  85
[16:34:52.283] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  77
[16:34:52.283] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  82
[16:34:52.283] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  89
[16:34:52.284] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  81
[16:34:52.284] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  82
[16:34:52.284] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  81
[16:34:52.284] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  87
[16:34:52.284] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  84
[16:34:52.284] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  80
[16:34:52.284] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  84
[16:34:54.109] <TB0>     INFO: PixTestPretest::setVana() done, Module Ia 385.1 mA = 24.0688 mA/ROC
[16:34:54.109] <TB0>     INFO: i(loss) [mA/ROC]:     20.1  18.5  18.5  18.5  19.3  20.1  19.3  19.3  18.5  18.5  19.3  19.3  20.1  19.3  20.1  19.3
[16:34:54.142] <TB0>     INFO:    ----------------------------------------------------------------------
[16:34:54.142] <TB0>     INFO:    PixTestPretest::findWorkingPixel()
[16:34:54.142] <TB0>     INFO:    ----------------------------------------------------------------------
[16:34:54.278] <TB0>     INFO: Expecting 231680 events.
[16:35:00.804] <TB0>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (6) != Token Chain Length (8)
[16:35:00.804] <TB0>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 1 Number of ROCs (6) != Token Chain Length (8)
[16:35:01.402] <TB0>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 0 Event ID mismatch:  local ID (159) !=  TBM ID (160)
[16:35:01.402] <TB0>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 1 Event ID mismatch:  local ID (159) !=  TBM ID (160)
[16:35:01.402] <TB0>  WARNING: Channel 0 ROC 6: Readback start marker after 31 readouts!
[16:35:01.402] <TB0>  WARNING: Channel 0 ROC 7: Readback start marker after 31 readouts!
[16:35:01.402] <TB0>  WARNING: Channel 1 ROC 6: Readback start marker after 31 readouts!
[16:35:01.402] <TB0>  WARNING: Channel 1 ROC 7: Readback start marker after 31 readouts!
[16:35:01.780] <TB0>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (6) != Token Chain Length (8)
[16:35:01.780] <TB0>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 1 Number of ROCs (5) != Token Chain Length (8)
[16:35:02.149] <TB0>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 0 has NoTokenPass but 8 ROCs were found
[16:35:02.149] <TB0>    ERROR: <datapipe.cc/CheckEventValidity:L480> Channel 1 has NoTokenPass but 8 ROCs were found
[16:35:02.503] <TB0> CRITICAL: <hal.cc/condenseTriggers:L1899> Data size does not correspond to 5 triggers! Aborting data processing!
[16:35:02.506] <TB0>     INFO: 0 events read in total (7511ms).
[16:35:02.681] <TB0> CRITICAL: <hal.cc/MultiRocOnePixelDacDacScan:L1230> Incomplete DAQ data readout! Missing 46336 Events.
[16:35:02.698] <TB0> CRITICAL: <PixTestPretest.cc/findWorkingPixel:L1197> pXar execption: Incomplete DAQ data readout in function MultiRocOnePixelDacDacScan
[16:35:02.835] <TB0>     INFO: Expecting 231680 events.
[16:35:11.099] <TB0>     INFO: 231680 events read in total (7549ms).
[16:35:11.104] <TB0>     INFO: Test took 8401ms.
[16:35:11.442] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c5_r5_C0 OK, with vthrComp = 95 and Delta(CalDel) = 63
[16:35:11.446] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c5_r5_C1 OK, with vthrComp = 96 and Delta(CalDel) = 61
[16:35:11.450] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c5_r5_C2 OK, with vthrComp = 83 and Delta(CalDel) = 61
[16:35:11.453] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c5_r5_C3 OK, with vthrComp = 106 and Delta(CalDel) = 68
[16:35:11.457] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c5_r5_C4 OK, with vthrComp = 89 and Delta(CalDel) = 61
[16:35:11.460] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c5_r5_C5 OK, with vthrComp = 96 and Delta(CalDel) = 62
[16:35:11.464] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c5_r5_C6 OK, with vthrComp = 92 and Delta(CalDel) = 59
[16:35:11.467] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c5_r5_C7 OK, with vthrComp = 75 and Delta(CalDel) = 57
[16:35:11.470] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c5_r5_C8 OK, with vthrComp = 109 and Delta(CalDel) = 60
[16:35:11.474] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c5_r5_C9 OK, with vthrComp = 84 and Delta(CalDel) = 63
[16:35:11.477] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c5_r5_C10 OK, with vthrComp = 85 and Delta(CalDel) = 59
[16:35:11.481] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c5_r5_C11 OK, with vthrComp = 94 and Delta(CalDel) = 62
[16:35:11.484] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c5_r5_C12 OK, with vthrComp = 107 and Delta(CalDel) = 58
[16:35:11.488] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c5_r5_C13 OK, with vthrComp = 105 and Delta(CalDel) = 62
[16:35:11.492] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c5_r5_C14 OK, with vthrComp = 91 and Delta(CalDel) = 63
[16:35:11.495] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c5_r5_C15 OK, with vthrComp = 121 and Delta(CalDel) = 58
[16:35:11.536] <TB0>     INFO: Found working pixel in all ROCs: col/row = 5/5
[16:35:11.573] <TB0>     INFO:    ----------------------------------------------------------------------
[16:35:11.573] <TB0>     INFO:    PixTestPretest::setVthrCompCalDel()
[16:35:11.573] <TB0>     INFO:    ----------------------------------------------------------------------
[16:35:11.709] <TB0>     INFO: Expecting 231680 events.
[16:35:19.963] <TB0>     INFO: 231680 events read in total (7539ms).
[16:35:19.968] <TB0>     INFO: Test took 8391ms.
[16:35:19.990] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 136 +/- 32
[16:35:20.304] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 144 +/- 30.5
[16:35:20.307] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 129 +/- 30.5
[16:35:20.311] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 159 +/- 33
[16:35:20.314] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 148 +/- 30.5
[16:35:20.317] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 139 +/- 30.5
[16:35:20.322] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 129 +/- 30
[16:35:20.325] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 130 +/- 29
[16:35:20.329] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 120 +/- 29
[16:35:20.333] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31.5
[16:35:20.337] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 128 +/- 30
[16:35:20.340] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 138 +/- 31
[16:35:20.344] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 118 +/- 28.5
[16:35:20.347] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 136 +/- 29
[16:35:20.351] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 150 +/- 30.5
[16:35:20.355] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 125 +/- 29.5
[16:35:20.394] <TB0>     INFO: PixTestPretest::setVthrCompCalDel() done
[16:35:20.394] <TB0>     INFO: CalDel:      136   144   129   159   148   139   129   130   120   143   128   138   118   136   150   125
[16:35:20.394] <TB0>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[16:35:20.398] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NT_FPIXTest-17C-Nebraska-160627-1632_2016-06-27_16h32m_1467063124//000_FPIXTest_p17//dacParameters_C0.dat
[16:35:20.398] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NT_FPIXTest-17C-Nebraska-160627-1632_2016-06-27_16h32m_1467063124//000_FPIXTest_p17//dacParameters_C1.dat
[16:35:20.398] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NT_FPIXTest-17C-Nebraska-160627-1632_2016-06-27_16h32m_1467063124//000_FPIXTest_p17//dacParameters_C2.dat
[16:35:20.398] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NT_FPIXTest-17C-Nebraska-160627-1632_2016-06-27_16h32m_1467063124//000_FPIXTest_p17//dacParameters_C3.dat
[16:35:20.398] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NT_FPIXTest-17C-Nebraska-160627-1632_2016-06-27_16h32m_1467063124//000_FPIXTest_p17//dacParameters_C4.dat
[16:35:20.399] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NT_FPIXTest-17C-Nebraska-160627-1632_2016-06-27_16h32m_1467063124//000_FPIXTest_p17//dacParameters_C5.dat
[16:35:20.399] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NT_FPIXTest-17C-Nebraska-160627-1632_2016-06-27_16h32m_1467063124//000_FPIXTest_p17//dacParameters_C6.dat
[16:35:20.399] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NT_FPIXTest-17C-Nebraska-160627-1632_2016-06-27_16h32m_1467063124//000_FPIXTest_p17//dacParameters_C7.dat
[16:35:20.399] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NT_FPIXTest-17C-Nebraska-160627-1632_2016-06-27_16h32m_1467063124//000_FPIXTest_p17//dacParameters_C8.dat
[16:35:20.399] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NT_FPIXTest-17C-Nebraska-160627-1632_2016-06-27_16h32m_1467063124//000_FPIXTest_p17//dacParameters_C9.dat
[16:35:20.399] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NT_FPIXTest-17C-Nebraska-160627-1632_2016-06-27_16h32m_1467063124//000_FPIXTest_p17//dacParameters_C10.dat
[16:35:20.399] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NT_FPIXTest-17C-Nebraska-160627-1632_2016-06-27_16h32m_1467063124//000_FPIXTest_p17//dacParameters_C11.dat
[16:35:20.399] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NT_FPIXTest-17C-Nebraska-160627-1632_2016-06-27_16h32m_1467063124//000_FPIXTest_p17//dacParameters_C12.dat
[16:35:20.399] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NT_FPIXTest-17C-Nebraska-160627-1632_2016-06-27_16h32m_1467063124//000_FPIXTest_p17//dacParameters_C13.dat
[16:35:20.400] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NT_FPIXTest-17C-Nebraska-160627-1632_2016-06-27_16h32m_1467063124//000_FPIXTest_p17//dacParameters_C14.dat
[16:35:20.400] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NT_FPIXTest-17C-Nebraska-160627-1632_2016-06-27_16h32m_1467063124//000_FPIXTest_p17//dacParameters_C15.dat
[16:35:20.400] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-M-NT_FPIXTest-17C-Nebraska-160627-1632_2016-06-27_16h32m_1467063124//000_FPIXTest_p17//tbmParameters_C0a.dat
[16:35:20.400] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-M-NT_FPIXTest-17C-Nebraska-160627-1632_2016-06-27_16h32m_1467063124//000_FPIXTest_p17//tbmParameters_C0b.dat
[16:35:20.400] <TB0>     INFO: PixTestPretest::doTest() done, duration: 74 seconds
[16:35:20.400] <TB0>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[16:35:20.484] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[16:35:20.484] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[16:35:20.484] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[16:35:20.484] <TB0>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[16:35:20.486] <TB0>     INFO: ######################################################################
[16:35:20.486] <TB0>     INFO: PixTestTiming::doTest()
[16:35:20.486] <TB0>     INFO: ######################################################################
[16:35:20.487] <TB0>     INFO:    ----------------------------------------------------------------------
[16:35:20.487] <TB0>     INFO:    PixTestTiming::TBMPhaseScan()
[16:35:20.487] <TB0>     INFO:    ----------------------------------------------------------------------
[16:35:20.487] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[16:35:22.383] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[16:35:24.656] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[16:35:26.929] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[16:35:29.202] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[16:35:31.475] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[16:35:33.748] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[16:35:36.021] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[16:35:38.294] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[16:35:39.813] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[16:35:42.086] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[16:35:44.360] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[16:35:46.633] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[16:35:48.907] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[16:35:51.180] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[16:35:53.453] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[16:35:55.726] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[16:35:57.247] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[16:35:58.768] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[16:36:00.288] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[16:36:01.807] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[16:36:03.328] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[16:36:04.848] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[16:36:06.368] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[16:36:07.888] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[16:36:19.548] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[16:36:32.039] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[16:36:44.486] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[16:36:56.972] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[16:37:09.447] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[16:37:21.931] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[16:37:34.404] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[16:37:46.094] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[16:37:47.615] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[16:37:49.135] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[16:37:50.656] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[16:37:52.176] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[16:37:53.697] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[16:37:55.217] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[16:37:56.737] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[16:37:58.260] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[16:38:00.534] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[16:38:02.054] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[16:38:03.574] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[16:38:05.095] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[16:38:06.615] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[16:38:08.135] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[16:38:09.656] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[16:38:11.176] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[16:38:13.450] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[16:38:15.723] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[16:38:17.996] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[16:38:20.270] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[16:38:22.543] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[16:38:24.816] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[16:38:27.090] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[16:38:29.365] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[16:38:31.639] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[16:38:33.912] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[16:38:36.186] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[16:38:38.460] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[16:38:40.734] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[16:38:43.007] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[16:38:45.281] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[16:38:47.555] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[16:38:49.828] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[16:38:52.101] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[16:38:54.375] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[16:38:56.648] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[16:38:58.923] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[16:39:01.195] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[16:39:03.467] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[16:39:05.741] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[16:39:08.014] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[16:39:10.287] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[16:39:12.560] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[16:39:14.833] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[16:39:17.106] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[16:39:19.381] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[16:39:21.653] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[16:39:23.926] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[16:39:27.892] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[16:39:29.411] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[16:39:30.930] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[16:39:32.450] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[16:39:33.969] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[16:39:35.489] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[16:39:37.008] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[16:39:38.528] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[16:39:40.048] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[16:39:41.571] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[16:39:43.091] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[16:39:44.611] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[16:39:46.131] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[16:39:47.652] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[16:39:49.172] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[16:39:50.692] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[16:39:52.212] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[16:39:53.734] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[16:39:55.254] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[16:39:56.775] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[16:39:58.295] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[16:39:59.816] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[16:40:01.336] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[16:40:02.857] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[16:40:05.130] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[16:40:06.651] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[16:40:08.171] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[16:40:09.692] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[16:40:11.212] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[16:40:12.733] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[16:40:14.253] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[16:40:15.774] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[16:40:18.047] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[16:40:20.320] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[16:40:22.594] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[16:40:24.867] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[16:40:27.142] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[16:40:29.415] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[16:40:31.689] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[16:40:33.964] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[16:40:36.238] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[16:40:38.511] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[16:40:40.784] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[16:40:43.058] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[16:40:45.332] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[16:40:47.606] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[16:40:49.879] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[16:40:52.538] <TB0>     INFO: TBM Phase Settings: 240
[16:40:52.538] <TB0>     INFO: 400MHz Phase: 4
[16:40:52.538] <TB0>     INFO: 160MHz Phase: 7
[16:40:52.538] <TB0>     INFO: Functional Phase Area: 4
[16:40:52.541] <TB0>     INFO: Test took 332055 ms.
[16:40:52.541] <TB0>     INFO: PixTestTiming::TBMPhaseScan() done.
[16:40:52.541] <TB0>     INFO:    ----------------------------------------------------------------------
[16:40:52.541] <TB0>     INFO:    PixTestTiming::ROCDelayScan()
[16:40:52.541] <TB0>     INFO:    ----------------------------------------------------------------------
[16:40:52.541] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[16:41:16.389] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[16:41:20.165] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[16:41:23.941] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[16:41:27.717] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[16:41:31.494] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[16:41:35.270] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[16:41:39.046] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[16:41:42.822] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[16:41:47.726] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[16:41:49.246] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[16:41:50.766] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[16:41:52.286] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[16:41:53.806] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[16:41:55.325] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[16:41:56.845] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[16:41:58.366] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[16:42:02.894] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[16:42:05.168] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[16:42:07.442] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[16:42:09.715] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[16:42:11.989] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[16:42:14.262] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[16:42:16.535] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[16:42:18.056] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[16:42:22.960] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[16:42:25.233] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[16:42:27.507] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[16:42:29.780] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[16:42:32.053] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[16:42:34.326] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[16:42:36.599] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[16:42:38.119] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[16:42:43.023] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[16:42:45.297] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[16:42:47.571] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[16:42:49.845] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[16:42:52.118] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[16:42:54.392] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[16:42:56.665] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[16:42:58.187] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[16:43:02.527] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[16:43:04.800] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[16:43:07.074] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[16:43:09.348] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[16:43:11.631] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[16:43:13.906] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[16:43:16.179] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[16:43:17.699] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[16:43:22.414] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[16:43:23.934] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[16:43:25.454] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[16:43:26.973] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[16:43:28.493] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[16:43:30.013] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[16:43:31.533] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[16:43:33.053] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[16:43:37.769] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[16:43:39.289] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[16:43:40.808] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[16:43:42.328] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[16:43:43.849] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[16:43:45.369] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[16:43:46.889] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[16:43:48.792] <TB0>     INFO: ROC Delay Settings: 219
[16:43:48.792] <TB0>     INFO: ROC Header-Trailer/Token Delay: 11
[16:43:48.792] <TB0>     INFO: ROC Port 0 Delay: 3
[16:43:48.792] <TB0>     INFO: ROC Port 1 Delay: 3
[16:43:48.792] <TB0>     INFO: Functional ROC Area: 4
[16:43:48.795] <TB0>     INFO: Test took 176254 ms.
[16:43:48.795] <TB0>     INFO: PixTestTiming::ROCDelayScan() done.
[16:43:48.795] <TB0>     INFO:    ----------------------------------------------------------------------
[16:43:48.795] <TB0>     INFO:    PixTestTiming::TimingTest()
[16:43:48.795] <TB0>     INFO:    ----------------------------------------------------------------------
[16:43:49.934] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80c0 4068 4068 4068 4068 4068 4068 4068 4068 e062 c000 a101 8000 4068 4068 4068 4068 4068 4068 4068 4068 e062 c000 
[16:43:49.934] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8000 4069 4069 4069 4069 4069 4069 4069 4069 e022 c000 a102 8040 4068 4068 4068 4068 4068 4068 4068 4068 e022 c000 
[16:43:49.934] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8040 4069 4069 4069 4069 4069 4069 4069 4069 e022 c000 a103 80b1 4068 4068 4068 4068 4068 4068 4068 4068 e022 c000 
[16:43:49.934] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[16:44:04.080] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:44:04.080] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[16:44:18.291] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:44:18.291] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[16:44:32.483] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:44:32.483] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[16:44:46.503] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:44:46.503] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[16:45:00.559] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:45:00.559] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[16:45:14.740] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:45:14.740] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[16:45:28.755] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:45:28.756] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[16:45:42.816] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:45:42.816] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[16:45:56.954] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:45:56.954] <TB0>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[16:46:11.026] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:46:11.410] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:46:11.422] <TB0>     INFO: Decoding statistics:
[16:46:11.422] <TB0>     INFO:   General information:
[16:46:11.422] <TB0>     INFO: 	 16bit words read:         240000000
[16:46:11.423] <TB0>     INFO: 	 valid events total:       20000000
[16:46:11.423] <TB0>     INFO: 	 empty events:             20000000
[16:46:11.423] <TB0>     INFO: 	 valid events with pixels: 0
[16:46:11.423] <TB0>     INFO: 	 valid pixel hits:         0
[16:46:11.423] <TB0>     INFO:   Event errors: 	           0
[16:46:11.423] <TB0>     INFO: 	 start marker:             0
[16:46:11.423] <TB0>     INFO: 	 stop marker:              0
[16:46:11.423] <TB0>     INFO: 	 overflow:                 0
[16:46:11.423] <TB0>     INFO: 	 invalid 5bit words:       0
[16:46:11.423] <TB0>     INFO: 	 invalid XOR eye diagram:  0
[16:46:11.423] <TB0>     INFO:   TBM errors: 		           0
[16:46:11.423] <TB0>     INFO: 	 flawed TBM headers:       0
[16:46:11.423] <TB0>     INFO: 	 flawed TBM trailers:      0
[16:46:11.423] <TB0>     INFO: 	 event ID mismatches:      0
[16:46:11.423] <TB0>     INFO:   ROC errors: 		           0
[16:46:11.423] <TB0>     INFO: 	 missing ROC header(s):    0
[16:46:11.423] <TB0>     INFO: 	 misplaced readback start: 0
[16:46:11.423] <TB0>     INFO:   Pixel decoding errors:	   0
[16:46:11.423] <TB0>     INFO: 	 pixel data incomplete:    0
[16:46:11.423] <TB0>     INFO: 	 pixel address:            0
[16:46:11.423] <TB0>     INFO: 	 pulse height fill bit:    0
[16:46:11.423] <TB0>     INFO: 	 buffer corruption:        0
[16:46:11.423] <TB0>     INFO:    ----------------------------------------------------------------------
[16:46:11.423] <TB0>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[16:46:11.423] <TB0>     INFO:    ----------------------------------------------------------------------
[16:46:11.423] <TB0>     INFO:    ----------------------------------------------------------------------
[16:46:11.423] <TB0>     INFO:    Read back bit status: 1
[16:46:11.423] <TB0>     INFO:    ----------------------------------------------------------------------
[16:46:11.423] <TB0>     INFO:    ----------------------------------------------------------------------
[16:46:11.423] <TB0>     INFO:    Timings are good!
[16:46:11.423] <TB0>     INFO:    ----------------------------------------------------------------------
[16:46:11.423] <TB0>     INFO: Test took 142628 ms.
[16:46:11.423] <TB0>     INFO: PixTestTiming::TimingTest() done.
[16:46:11.423] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-M-NT_FPIXTest-17C-Nebraska-160627-1632_2016-06-27_16h32m_1467063124//000_FPIXTest_p17//tbmParameters_C0a.dat
[16:46:11.423] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Y-M-NT_FPIXTest-17C-Nebraska-160627-1632_2016-06-27_16h32m_1467063124//000_FPIXTest_p17//tbmParameters_C0b.dat
[16:46:11.423] <TB0>     INFO: PixTestTiming::doTest took 650939 ms.
[16:46:11.423] <TB0>     INFO: PixTestTiming::doTest() done
[16:46:11.424] <TB0>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[16:46:11.424] <TB0>     INFO: Write out TBMPhaseScan_0_V0
[16:46:11.424] <TB0>     INFO: Write out TBMPhaseScan_1_V0
[16:46:11.424] <TB0>     INFO: Write out CombinedTBMPhaseScan_V0
[16:46:11.424] <TB0>     INFO: Write out ROCDelayScan3_V0
[16:46:11.424] <TB0>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[16:46:11.425] <TB0>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[16:46:11.777] <TB0>     INFO: ######################################################################
[16:46:11.777] <TB0>     INFO: PixTestAlive::doTest()
[16:46:11.777] <TB0>     INFO: ######################################################################
[16:46:11.780] <TB0>     INFO:    ----------------------------------------------------------------------
[16:46:11.780] <TB0>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[16:46:11.780] <TB0>     INFO:    ----------------------------------------------------------------------
[16:46:11.782] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:46:12.126] <TB0>     INFO: Expecting 41600 events.
[16:46:16.184] <TB0>     INFO: 41600 events read in total (3343ms).
[16:46:16.185] <TB0>     INFO: Test took 4403ms.
[16:46:16.193] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:46:16.193] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66555
[16:46:16.193] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[16:46:16.568] <TB0>     INFO: PixTestAlive::aliveTest() done
[16:46:16.568] <TB0>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    1    0    0    0    1    0    3    0    0
[16:46:16.568] <TB0>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    0    0    0    1    0    0    0    1    0    3    0    0
[16:46:16.571] <TB0>     INFO:    ----------------------------------------------------------------------
[16:46:16.571] <TB0>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[16:46:16.571] <TB0>     INFO:    ----------------------------------------------------------------------
[16:46:16.572] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:46:16.915] <TB0>     INFO: Expecting 41600 events.
[16:46:19.870] <TB0>     INFO: 41600 events read in total (2241ms).
[16:46:19.870] <TB0>     INFO: Test took 3298ms.
[16:46:19.870] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:46:19.870] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[16:46:19.870] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[16:46:19.871] <TB0>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[16:46:20.274] <TB0>     INFO: PixTestAlive::maskTest() done
[16:46:20.274] <TB0>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[16:46:20.277] <TB0>     INFO:    ----------------------------------------------------------------------
[16:46:20.277] <TB0>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[16:46:20.277] <TB0>     INFO:    ----------------------------------------------------------------------
[16:46:20.279] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:46:20.630] <TB0>     INFO: Expecting 41600 events.
[16:46:24.695] <TB0>     INFO: 41600 events read in total (3350ms).
[16:46:24.696] <TB0>     INFO: Test took 4417ms.
[16:46:24.704] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:46:24.704] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66555
[16:46:24.704] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[16:46:25.078] <TB0>     INFO: PixTestAlive::addressDecodingTest() done
[16:46:25.079] <TB0>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[16:46:25.079] <TB0>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[16:46:25.079] <TB0>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[16:46:25.087] <TB0>     INFO: ######################################################################
[16:46:25.087] <TB0>     INFO: PixTestTrim::doTest()
[16:46:25.087] <TB0>     INFO: ######################################################################
[16:46:25.090] <TB0>     INFO:    ----------------------------------------------------------------------
[16:46:25.090] <TB0>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[16:46:25.090] <TB0>     INFO:    ----------------------------------------------------------------------
[16:46:25.167] <TB0>     INFO: ---> VthrComp thr map (minimal VthrComp)
[16:46:25.167] <TB0>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[16:46:25.180] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:46:25.180] <TB0>     INFO:     run 1 of 1
[16:46:25.181] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:46:25.524] <TB0>     INFO: Expecting 5025280 events.
[16:47:07.670] <TB0>     INFO: 1335424 events read in total (41431ms).
[16:47:50.162] <TB0>     INFO: 2652920 events read in total (83923ms).
[16:48:32.925] <TB0>     INFO: 3981184 events read in total (126687ms).
[16:49:06.449] <TB0>     INFO: 5025280 events read in total (160210ms).
[16:49:06.502] <TB0>     INFO: Test took 161321ms.
[16:49:06.570] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:49:06.698] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:49:08.109] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:49:09.497] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:49:10.857] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:49:12.168] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:49:13.487] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:49:14.869] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:49:16.270] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:49:17.615] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:49:19.015] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:49:20.385] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:49:21.748] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:49:23.138] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:49:24.566] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:49:25.001] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:49:27.357] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:49:28.795] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 310693888
[16:49:28.799] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.9542 minThrLimit = 93.9347 minThrNLimit = 120.36 -> result = 93.9542 -> 93
[16:49:28.800] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.9759 minThrLimit = 84.9663 minThrNLimit = 115.543 -> result = 84.9759 -> 84
[16:49:28.800] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.0269 minThrLimit = 86.0013 minThrNLimit = 115.596 -> result = 86.0269 -> 86
[16:49:28.801] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.6402 minThrLimit = 87.6399 minThrNLimit = 108.454 -> result = 87.6402 -> 87
[16:49:28.801] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 80.3792 minThrLimit = 80.3696 minThrNLimit = 105.497 -> result = 80.3792 -> 80
[16:49:28.801] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.1281 minThrLimit = 87.1005 minThrNLimit = 116.495 -> result = 87.1281 -> 87
[16:49:28.802] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.1981 minThrLimit = 95.197 minThrNLimit = 123.869 -> result = 95.1981 -> 95
[16:49:28.802] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.7574 minThrLimit = 85.7528 minThrNLimit = 112.097 -> result = 85.7574 -> 85
[16:49:28.803] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.1814 minThrLimit = 88.0841 minThrNLimit = 118.489 -> result = 88.1814 -> 88
[16:49:28.803] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.1463 minThrLimit = 86.1269 minThrNLimit = 115.919 -> result = 86.1463 -> 86
[16:49:28.803] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.2033 minThrLimit = 86.1841 minThrNLimit = 115.46 -> result = 86.2033 -> 86
[16:49:28.804] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.1047 minThrLimit = 84.0535 minThrNLimit = 115.201 -> result = 84.1047 -> 84
[16:49:28.804] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.2237 minThrLimit = 93.2164 minThrNLimit = 125.264 -> result = 93.2237 -> 93
[16:49:28.804] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 87.0145 minThrLimit = 86.9747 minThrNLimit = 120.196 -> result = 87.0145 -> 87
[16:49:28.805] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.0968 minThrLimit = 86.0745 minThrNLimit = 112.89 -> result = 86.0968 -> 86
[16:49:28.805] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.2827 minThrLimit = 88.282 minThrNLimit = 124.193 -> result = 88.2827 -> 88
[16:49:28.805] <TB0>     INFO: ROC 0 VthrComp = 93
[16:49:28.805] <TB0>     INFO: ROC 1 VthrComp = 84
[16:49:28.806] <TB0>     INFO: ROC 2 VthrComp = 86
[16:49:28.806] <TB0>     INFO: ROC 3 VthrComp = 87
[16:49:28.806] <TB0>     INFO: ROC 4 VthrComp = 80
[16:49:28.806] <TB0>     INFO: ROC 5 VthrComp = 87
[16:49:28.806] <TB0>     INFO: ROC 6 VthrComp = 95
[16:49:28.806] <TB0>     INFO: ROC 7 VthrComp = 85
[16:49:28.806] <TB0>     INFO: ROC 8 VthrComp = 88
[16:49:28.807] <TB0>     INFO: ROC 9 VthrComp = 86
[16:49:28.807] <TB0>     INFO: ROC 10 VthrComp = 86
[16:49:28.807] <TB0>     INFO: ROC 11 VthrComp = 84
[16:49:28.807] <TB0>     INFO: ROC 12 VthrComp = 93
[16:49:28.807] <TB0>     INFO: ROC 13 VthrComp = 87
[16:49:28.807] <TB0>     INFO: ROC 14 VthrComp = 86
[16:49:28.807] <TB0>     INFO: ROC 15 VthrComp = 88
[16:49:28.807] <TB0>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[16:49:28.807] <TB0>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[16:49:28.820] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:49:28.820] <TB0>     INFO:     run 1 of 1
[16:49:28.820] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:49:29.162] <TB0>     INFO: Expecting 5025280 events.
[16:50:05.064] <TB0>     INFO: 879312 events read in total (35186ms).
[16:50:39.743] <TB0>     INFO: 1756840 events read in total (69865ms).
[16:51:13.949] <TB0>     INFO: 2633160 events read in total (104071ms).
[16:51:48.772] <TB0>     INFO: 3501216 events read in total (138894ms).
[16:52:23.792] <TB0>     INFO: 4365064 events read in total (173914ms).
[16:52:50.558] <TB0>     INFO: 5025280 events read in total (200680ms).
[16:52:50.627] <TB0>     INFO: Test took 201807ms.
[16:52:50.795] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:52:51.149] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:52:52.722] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:52:54.276] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:52:55.845] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:52:57.442] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:52:59.018] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:53:00.580] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:53:02.149] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:53:03.789] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:53:05.343] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:53:06.900] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:53:08.462] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:53:10.031] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:53:11.581] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:53:13.131] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:53:14.704] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:53:16.250] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 269271040
[16:53:16.253] <TB0>     INFO:    roc 0 with ID = 0  has maximal Vcal 58.655 for pixel 23/5 mean/min/max = 45.9751/33.0017/58.9486
[16:53:16.253] <TB0>     INFO:    roc 1 with ID = 1  has maximal Vcal 54.3803 for pixel 0/12 mean/min/max = 43.8216/33.0908/54.5525
[16:53:16.253] <TB0>     INFO:    roc 2 with ID = 2  has maximal Vcal 53.9197 for pixel 51/3 mean/min/max = 42.8642/31.7991/53.9293
[16:53:16.254] <TB0>     INFO:    roc 3 with ID = 3  has maximal Vcal 61.3884 for pixel 24/14 mean/min/max = 46.5205/31.4468/61.5943
[16:53:16.254] <TB0>     INFO:    roc 4 with ID = 4  has maximal Vcal 55.7273 for pixel 1/73 mean/min/max = 44.2394/32.6029/55.876
[16:53:16.254] <TB0>     INFO:    roc 5 with ID = 5  has maximal Vcal 53.5575 for pixel 0/5 mean/min/max = 42.6433/31.7268/53.5598
[16:53:16.255] <TB0>     INFO:    roc 6 with ID = 6  has maximal Vcal 54.0651 for pixel 13/2 mean/min/max = 43.1566/32.1832/54.1299
[16:53:16.255] <TB0>     INFO:    roc 7 with ID = 7  has maximal Vcal 54.9073 for pixel 5/12 mean/min/max = 43.8488/32.4299/55.2676
[16:53:16.255] <TB0>     INFO:    roc 8 with ID = 8  has maximal Vcal 55.4077 for pixel 27/8 mean/min/max = 44.515/33.6134/55.4165
[16:53:16.256] <TB0>     INFO:    roc 9 with ID = 9  has maximal Vcal 52.9962 for pixel 20/2 mean/min/max = 42.7065/32.0855/53.3275
[16:53:16.256] <TB0>     INFO:    roc 10 with ID = 10  has maximal Vcal 52.8325 for pixel 51/10 mean/min/max = 42.6472/32.2163/53.078
[16:53:16.256] <TB0>     INFO:    roc 11 with ID = 11  has maximal Vcal 53.703 for pixel 0/22 mean/min/max = 43.031/31.9123/54.1497
[16:53:16.257] <TB0>     INFO:    roc 12 with ID = 12  has maximal Vcal 53.4205 for pixel 15/76 mean/min/max = 43.4944/33.3313/53.6576
[16:53:16.257] <TB0>     INFO:    roc 13 with ID = 13  has maximal Vcal 53.576 for pixel 6/32 mean/min/max = 42.9397/31.6264/54.2529
[16:53:16.257] <TB0>     INFO:    roc 14 with ID = 14  has maximal Vcal 53.2606 for pixel 21/68 mean/min/max = 42.7139/31.7518/53.6759
[16:53:16.258] <TB0>     INFO:    roc 15 with ID = 15  has maximal Vcal 54.0119 for pixel 14/39 mean/min/max = 43.9111/33.6767/54.1455
[16:53:16.258] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:53:16.392] <TB0>     INFO: Expecting 411648 events.
[16:53:23.914] <TB0>     INFO: 411648 events read in total (6807ms).
[16:53:23.921] <TB0>     INFO: Expecting 411648 events.
[16:53:31.533] <TB0>     INFO: 411648 events read in total (6950ms).
[16:53:31.542] <TB0>     INFO: Expecting 411648 events.
[16:53:39.141] <TB0>     INFO: 411648 events read in total (6940ms).
[16:53:39.152] <TB0>     INFO: Expecting 411648 events.
[16:53:46.790] <TB0>     INFO: 411648 events read in total (6974ms).
[16:53:46.803] <TB0>     INFO: Expecting 411648 events.
[16:53:54.457] <TB0>     INFO: 411648 events read in total (6996ms).
[16:53:54.473] <TB0>     INFO: Expecting 411648 events.
[16:54:02.089] <TB0>     INFO: 411648 events read in total (6963ms).
[16:54:02.109] <TB0>     INFO: Expecting 411648 events.
[16:54:09.744] <TB0>     INFO: 411648 events read in total (6989ms).
[16:54:09.767] <TB0>     INFO: Expecting 411648 events.
[16:54:17.407] <TB0>     INFO: 411648 events read in total (6995ms).
[16:54:17.431] <TB0>     INFO: Expecting 411648 events.
[16:54:25.183] <TB0>     INFO: 411648 events read in total (7113ms).
[16:54:25.211] <TB0>     INFO: Expecting 411648 events.
[16:54:32.830] <TB0>     INFO: 411648 events read in total (6990ms).
[16:54:32.860] <TB0>     INFO: Expecting 411648 events.
[16:54:40.492] <TB0>     INFO: 411648 events read in total (6995ms).
[16:54:40.524] <TB0>     INFO: Expecting 411648 events.
[16:54:48.140] <TB0>     INFO: 411648 events read in total (6981ms).
[16:54:48.176] <TB0>     INFO: Expecting 411648 events.
[16:54:55.869] <TB0>     INFO: 411648 events read in total (7062ms).
[16:54:55.906] <TB0>     INFO: Expecting 411648 events.
[16:55:03.607] <TB0>     INFO: 411648 events read in total (7071ms).
[16:55:03.651] <TB0>     INFO: Expecting 411648 events.
[16:55:11.272] <TB0>     INFO: 411648 events read in total (7001ms).
[16:55:11.315] <TB0>     INFO: Expecting 411648 events.
[16:55:18.975] <TB0>     INFO: 411648 events read in total (7039ms).
[16:55:19.021] <TB0>     INFO: Test took 122763ms.
[16:55:19.530] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.0128 < 35 for itrim+1 = 106; old thr = 34.7216 ... break
[16:55:19.576] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.1293 < 35 for itrim+1 = 90; old thr = 34.985 ... break
[16:55:19.614] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3471 < 35 for itrim+1 = 86; old thr = 34.6677 ... break
[16:55:19.645] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.9031 < 35 for itrim+1 = 105; old thr = 34.3652 ... break
[16:55:19.686] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1173 < 35 for itrim = 104; old thr = 34.056 ... break
[16:55:19.730] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.8273 < 35 for itrim+1 = 94; old thr = 34.7095 ... break
[16:55:19.774] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0036 < 35 for itrim = 107; old thr = 34.5479 ... break
[16:55:19.821] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2284 < 35 for itrim = 106; old thr = 33.3508 ... break
[16:55:19.872] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.394 < 35 for itrim+1 = 111; old thr = 34.9193 ... break
[16:55:19.921] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.3453 < 35 for itrim+1 = 96; old thr = 34.6678 ... break
[16:55:19.963] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0796 < 35 for itrim = 102; old thr = 33.6871 ... break
[16:55:20.005] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3024 < 35 for itrim = 99; old thr = 33.7088 ... break
[16:55:20.054] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6347 < 35 for itrim+1 = 101; old thr = 34.5755 ... break
[16:55:20.106] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0052 < 35 for itrim = 100; old thr = 34.5511 ... break
[16:55:20.150] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4905 < 35 for itrim = 95; old thr = 34.3994 ... break
[16:55:20.205] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3366 < 35 for itrim = 106; old thr = 34.0335 ... break
[16:55:20.280] <TB0>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[16:55:20.291] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:55:20.291] <TB0>     INFO:     run 1 of 1
[16:55:20.291] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:55:20.634] <TB0>     INFO: Expecting 5025280 events.
[16:55:56.211] <TB0>     INFO: 869048 events read in total (34862ms).
[16:56:30.882] <TB0>     INFO: 1736464 events read in total (69533ms).
[16:57:05.041] <TB0>     INFO: 2602760 events read in total (103692ms).
[16:57:39.721] <TB0>     INFO: 3460544 events read in total (138372ms).
[16:58:14.328] <TB0>     INFO: 4314536 events read in total (172979ms).
[16:58:43.206] <TB0>     INFO: 5025280 events read in total (201857ms).
[16:58:43.281] <TB0>     INFO: Test took 202991ms.
[16:58:43.458] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:58:43.842] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:58:45.362] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:58:46.867] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:58:48.390] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:58:49.967] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:58:51.484] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:58:52.995] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:58:54.533] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:58:56.051] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:58:57.565] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:58:59.067] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:59:00.577] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:59:02.091] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:59:03.601] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:59:05.096] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:59:06.617] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:59:08.104] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 314232832
[16:59:08.105] <TB0>     INFO: ---> TrimStepCorr4 extremal thresholds: 7.651628 .. 67.965146
[16:59:08.179] <TB0>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 7 .. 77 (-1/-1) hits flags = 528 (plus default)
[16:59:08.190] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:59:08.190] <TB0>     INFO:     run 1 of 1
[16:59:08.190] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:59:08.533] <TB0>     INFO: Expecting 2362880 events.
[16:59:46.383] <TB0>     INFO: 1000720 events read in total (37135ms).
[17:00:23.403] <TB0>     INFO: 1988032 events read in total (74155ms).
[17:00:37.880] <TB0>     INFO: 2362880 events read in total (88632ms).
[17:00:37.908] <TB0>     INFO: Test took 89719ms.
[17:00:37.974] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:00:38.107] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:00:39.265] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:00:40.423] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:00:41.585] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:00:42.743] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:00:43.900] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:00:45.062] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:00:46.221] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:00:47.374] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:00:48.529] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:00:49.683] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:00:50.841] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:00:51.998] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:00:53.158] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:00:54.314] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:00:55.473] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:00:56.649] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 299020288
[17:00:56.729] <TB0>     INFO: ---> TrimStepCorr2 extremal thresholds: 17.891065 .. 55.395680
[17:00:56.804] <TB0>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 7 .. 65 (-1/-1) hits flags = 528 (plus default)
[17:00:56.814] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[17:00:56.814] <TB0>     INFO:     run 1 of 1
[17:00:56.814] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:00:57.157] <TB0>     INFO: Expecting 1963520 events.
[17:01:36.473] <TB0>     INFO: 1058208 events read in total (38601ms).
[17:02:09.578] <TB0>     INFO: 1963520 events read in total (71706ms).
[17:02:09.599] <TB0>     INFO: Test took 72785ms.
[17:02:09.651] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:02:09.751] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:02:10.811] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:02:11.870] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:02:12.936] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:02:13.993] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:02:15.053] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:02:16.117] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:02:17.176] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:02:18.236] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:02:19.300] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:02:20.365] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:02:21.433] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:02:22.495] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:02:23.562] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:02:24.625] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:02:25.688] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:02:26.756] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 264175616
[17:02:26.840] <TB0>     INFO: ---> TrimStepCorr1a extremal thresholds: 20.813809 .. 48.558473
[17:02:26.917] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 10 .. 58 (-1/-1) hits flags = 528 (plus default)
[17:02:26.928] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[17:02:26.928] <TB0>     INFO:     run 1 of 1
[17:02:26.928] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:02:27.271] <TB0>     INFO: Expecting 1630720 events.
[17:03:05.984] <TB0>     INFO: 1091968 events read in total (37998ms).
[17:03:25.519] <TB0>     INFO: 1630720 events read in total (57533ms).
[17:03:25.535] <TB0>     INFO: Test took 58607ms.
[17:03:25.574] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:03:25.654] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:03:26.658] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:03:27.662] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:03:28.670] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:03:29.668] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:03:30.670] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:03:31.670] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:03:32.669] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:03:33.671] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:03:34.677] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:03:35.681] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:03:36.686] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:03:37.691] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:03:38.697] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:03:39.702] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:03:40.699] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:03:41.705] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 330317824
[17:03:41.787] <TB0>     INFO: ---> TrimStepCorr1b extremal thresholds: 23.491801 .. 47.393625
[17:03:41.865] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 13 .. 57 (-1/-1) hits flags = 528 (plus default)
[17:03:41.875] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[17:03:41.875] <TB0>     INFO:     run 1 of 1
[17:03:41.875] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:03:42.223] <TB0>     INFO: Expecting 1497600 events.
[17:04:21.004] <TB0>     INFO: 1075472 events read in total (39066ms).
[17:04:37.651] <TB0>     INFO: 1497600 events read in total (54714ms).
[17:04:37.668] <TB0>     INFO: Test took 55792ms.
[17:04:37.710] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:04:37.790] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:04:38.783] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:04:39.775] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:04:40.766] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:04:41.753] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:04:42.743] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:04:43.733] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:04:44.725] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:04:45.715] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:04:46.710] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:04:47.702] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:04:48.693] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:04:49.687] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:04:50.686] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:04:51.683] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:04:52.672] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:04:53.671] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 264175616
[17:04:53.753] <TB0>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[17:04:53.753] <TB0>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[17:04:53.763] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[17:04:53.763] <TB0>     INFO:     run 1 of 1
[17:04:53.763] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:04:54.105] <TB0>     INFO: Expecting 1364480 events.
[17:05:32.895] <TB0>     INFO: 1075152 events read in total (38074ms).
[17:05:43.968] <TB0>     INFO: 1364480 events read in total (49147ms).
[17:05:43.989] <TB0>     INFO: Test took 50227ms.
[17:05:44.030] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:05:44.105] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:05:45.105] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:05:46.091] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:05:47.062] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:05:48.028] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:05:48.998] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:05:49.967] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:05:50.939] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:05:51.907] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:05:52.876] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:05:53.847] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:05:54.817] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:05:55.789] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:05:56.762] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:05:57.732] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:05:58.698] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:05:59.673] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 271847424
[17:05:59.712] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NT_FPIXTest-17C-Nebraska-160627-1632_2016-06-27_16h32m_1467063124//000_FPIXTest_p17//dacParameters35_C0.dat
[17:05:59.712] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NT_FPIXTest-17C-Nebraska-160627-1632_2016-06-27_16h32m_1467063124//000_FPIXTest_p17//dacParameters35_C1.dat
[17:05:59.712] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NT_FPIXTest-17C-Nebraska-160627-1632_2016-06-27_16h32m_1467063124//000_FPIXTest_p17//dacParameters35_C2.dat
[17:05:59.712] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NT_FPIXTest-17C-Nebraska-160627-1632_2016-06-27_16h32m_1467063124//000_FPIXTest_p17//dacParameters35_C3.dat
[17:05:59.712] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NT_FPIXTest-17C-Nebraska-160627-1632_2016-06-27_16h32m_1467063124//000_FPIXTest_p17//dacParameters35_C4.dat
[17:05:59.712] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NT_FPIXTest-17C-Nebraska-160627-1632_2016-06-27_16h32m_1467063124//000_FPIXTest_p17//dacParameters35_C5.dat
[17:05:59.713] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NT_FPIXTest-17C-Nebraska-160627-1632_2016-06-27_16h32m_1467063124//000_FPIXTest_p17//dacParameters35_C6.dat
[17:05:59.713] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NT_FPIXTest-17C-Nebraska-160627-1632_2016-06-27_16h32m_1467063124//000_FPIXTest_p17//dacParameters35_C7.dat
[17:05:59.713] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NT_FPIXTest-17C-Nebraska-160627-1632_2016-06-27_16h32m_1467063124//000_FPIXTest_p17//dacParameters35_C8.dat
[17:05:59.713] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NT_FPIXTest-17C-Nebraska-160627-1632_2016-06-27_16h32m_1467063124//000_FPIXTest_p17//dacParameters35_C9.dat
[17:05:59.713] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NT_FPIXTest-17C-Nebraska-160627-1632_2016-06-27_16h32m_1467063124//000_FPIXTest_p17//dacParameters35_C10.dat
[17:05:59.713] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NT_FPIXTest-17C-Nebraska-160627-1632_2016-06-27_16h32m_1467063124//000_FPIXTest_p17//dacParameters35_C11.dat
[17:05:59.713] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NT_FPIXTest-17C-Nebraska-160627-1632_2016-06-27_16h32m_1467063124//000_FPIXTest_p17//dacParameters35_C12.dat
[17:05:59.713] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NT_FPIXTest-17C-Nebraska-160627-1632_2016-06-27_16h32m_1467063124//000_FPIXTest_p17//dacParameters35_C13.dat
[17:05:59.713] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NT_FPIXTest-17C-Nebraska-160627-1632_2016-06-27_16h32m_1467063124//000_FPIXTest_p17//dacParameters35_C14.dat
[17:05:59.713] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NT_FPIXTest-17C-Nebraska-160627-1632_2016-06-27_16h32m_1467063124//000_FPIXTest_p17//dacParameters35_C15.dat
[17:05:59.714] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-M-NT_FPIXTest-17C-Nebraska-160627-1632_2016-06-27_16h32m_1467063124//000_FPIXTest_p17//trimParameters35_C0.dat
[17:05:59.721] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-M-NT_FPIXTest-17C-Nebraska-160627-1632_2016-06-27_16h32m_1467063124//000_FPIXTest_p17//trimParameters35_C1.dat
[17:05:59.729] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-M-NT_FPIXTest-17C-Nebraska-160627-1632_2016-06-27_16h32m_1467063124//000_FPIXTest_p17//trimParameters35_C2.dat
[17:05:59.736] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-M-NT_FPIXTest-17C-Nebraska-160627-1632_2016-06-27_16h32m_1467063124//000_FPIXTest_p17//trimParameters35_C3.dat
[17:05:59.744] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-M-NT_FPIXTest-17C-Nebraska-160627-1632_2016-06-27_16h32m_1467063124//000_FPIXTest_p17//trimParameters35_C4.dat
[17:05:59.751] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-M-NT_FPIXTest-17C-Nebraska-160627-1632_2016-06-27_16h32m_1467063124//000_FPIXTest_p17//trimParameters35_C5.dat
[17:05:59.758] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-M-NT_FPIXTest-17C-Nebraska-160627-1632_2016-06-27_16h32m_1467063124//000_FPIXTest_p17//trimParameters35_C6.dat
[17:05:59.764] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-M-NT_FPIXTest-17C-Nebraska-160627-1632_2016-06-27_16h32m_1467063124//000_FPIXTest_p17//trimParameters35_C7.dat
[17:05:59.771] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-M-NT_FPIXTest-17C-Nebraska-160627-1632_2016-06-27_16h32m_1467063124//000_FPIXTest_p17//trimParameters35_C8.dat
[17:05:59.778] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-M-NT_FPIXTest-17C-Nebraska-160627-1632_2016-06-27_16h32m_1467063124//000_FPIXTest_p17//trimParameters35_C9.dat
[17:05:59.785] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-M-NT_FPIXTest-17C-Nebraska-160627-1632_2016-06-27_16h32m_1467063124//000_FPIXTest_p17//trimParameters35_C10.dat
[17:05:59.792] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-M-NT_FPIXTest-17C-Nebraska-160627-1632_2016-06-27_16h32m_1467063124//000_FPIXTest_p17//trimParameters35_C11.dat
[17:05:59.799] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-M-NT_FPIXTest-17C-Nebraska-160627-1632_2016-06-27_16h32m_1467063124//000_FPIXTest_p17//trimParameters35_C12.dat
[17:05:59.806] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-M-NT_FPIXTest-17C-Nebraska-160627-1632_2016-06-27_16h32m_1467063124//000_FPIXTest_p17//trimParameters35_C13.dat
[17:05:59.813] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-M-NT_FPIXTest-17C-Nebraska-160627-1632_2016-06-27_16h32m_1467063124//000_FPIXTest_p17//trimParameters35_C14.dat
[17:05:59.820] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Y-M-NT_FPIXTest-17C-Nebraska-160627-1632_2016-06-27_16h32m_1467063124//000_FPIXTest_p17//trimParameters35_C15.dat
[17:05:59.827] <TB0>     INFO: PixTestTrim::trimTest() done
[17:05:59.827] <TB0>     INFO: vtrim:     106  90  86 105 104  94 107 106 111  96 102  99 101 100  95 106 
[17:05:59.827] <TB0>     INFO: vthrcomp:   93  84  86  87  80  87  95  85  88  86  86  84  93  87  86  88 
[17:05:59.827] <TB0>     INFO: vcal mean:  34.99  34.99  34.97  34.96  35.01  34.98  34.96  34.97  34.97  35.00  35.00  34.99  35.01  34.85  34.96  34.99 
[17:05:59.827] <TB0>     INFO: vcal RMS:    0.78   0.75   0.75   0.84   0.82   0.78   0.79   0.97   0.76   0.76   0.78   0.93   0.71   1.21   0.80   0.74 
[17:05:59.827] <TB0>     INFO: bits mean:   9.19   9.34   9.98   9.34   9.94  10.51  10.25   9.90   9.56  10.52  10.55  10.26   9.93  10.38  10.59   9.96 
[17:05:59.827] <TB0>     INFO: bits RMS:    2.67   2.74   2.68   2.77   2.46   2.43   2.46   2.54   2.52   2.39   2.35   2.54   2.46   2.48   2.39   2.33 
[17:05:59.837] <TB0>     INFO:    ----------------------------------------------------------------------
[17:05:59.837] <TB0>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[17:05:59.837] <TB0>     INFO:    ----------------------------------------------------------------------
[17:05:59.841] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[17:05:59.841] <TB0>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[17:05:59.852] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:05:59.852] <TB0>     INFO:     run 1 of 1
[17:05:59.852] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:06:00.201] <TB0>     INFO: Expecting 4160000 events.
[17:06:44.361] <TB0>     INFO: 1064830 events read in total (43445ms).
[17:07:28.131] <TB0>     INFO: 2120845 events read in total (87215ms).
[17:08:11.382] <TB0>     INFO: 3165875 events read in total (130466ms).
[17:08:52.832] <TB0>     INFO: 4160000 events read in total (171916ms).
[17:08:52.911] <TB0>     INFO: Test took 173059ms.
[17:08:53.068] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:08:53.369] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:08:55.269] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:08:57.217] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:08:59.191] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:09:01.174] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:09:03.189] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:09:05.159] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:09:07.115] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:09:09.098] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:09:11.079] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:09:13.035] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:09:14.993] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:09:16.964] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:09:18.922] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:09:20.868] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:09:22.796] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:09:24.687] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 271691776
[17:09:24.688] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[17:09:24.762] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[17:09:24.762] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[17:09:24.773] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:09:24.773] <TB0>     INFO:     run 1 of 1
[17:09:24.773] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:09:25.120] <TB0>     INFO: Expecting 3140800 events.
[17:10:11.137] <TB0>     INFO: 1163420 events read in total (45302ms).
[17:10:56.365] <TB0>     INFO: 2305155 events read in total (90530ms).
[17:11:30.143] <TB0>     INFO: 3140800 events read in total (124308ms).
[17:11:30.190] <TB0>     INFO: Test took 125417ms.
[17:11:30.284] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:11:30.462] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:11:32.079] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:11:33.754] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:11:35.414] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:11:37.032] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:11:38.704] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:11:40.363] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:11:41.996] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:11:43.663] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:11:45.315] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:11:46.973] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:11:48.640] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:11:50.310] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:11:51.955] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:11:53.619] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:11:55.279] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:11:56.952] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 285278208
[17:11:56.953] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[17:11:57.028] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[17:11:57.028] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 140 (-1/-1) hits flags = 528 (plus default)
[17:11:57.039] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:11:57.039] <TB0>     INFO:     run 1 of 1
[17:11:57.039] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:11:57.381] <TB0>     INFO: Expecting 2932800 events.
[17:12:45.638] <TB0>     INFO: 1208290 events read in total (47542ms).
[17:13:30.739] <TB0>     INFO: 2388215 events read in total (92643ms).
[17:13:52.590] <TB0>     INFO: 2932800 events read in total (114494ms).
[17:13:52.623] <TB0>     INFO: Test took 115585ms.
[17:13:52.704] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:13:52.855] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:13:54.388] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:13:55.985] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:13:57.572] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:13:59.102] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:14:00.708] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:14:02.300] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:14:03.861] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:14:05.449] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:14:07.047] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:14:08.641] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:14:10.234] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:14:11.842] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:14:13.417] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:14:15.010] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:14:16.597] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:14:18.200] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 264851456
[17:14:18.201] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[17:14:18.275] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[17:14:18.275] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 140 (-1/-1) hits flags = 528 (plus default)
[17:14:18.288] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:14:18.288] <TB0>     INFO:     run 1 of 1
[17:14:18.288] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:14:18.631] <TB0>     INFO: Expecting 2932800 events.
[17:15:06.755] <TB0>     INFO: 1207545 events read in total (47409ms).
[17:15:53.726] <TB0>     INFO: 2386985 events read in total (94380ms).
[17:16:15.958] <TB0>     INFO: 2932800 events read in total (116612ms).
[17:16:15.999] <TB0>     INFO: Test took 117712ms.
[17:16:16.079] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:16:16.236] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:16:17.819] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:16:19.433] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:16:21.031] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:16:22.570] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:16:24.170] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:16:25.767] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:16:27.330] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:16:28.913] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:16:30.495] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:16:32.091] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:16:33.688] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:16:35.297] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:16:36.886] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:16:38.485] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:16:40.072] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:16:41.672] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 303616000
[17:16:41.673] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[17:16:41.747] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[17:16:41.747] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 140 (-1/-1) hits flags = 528 (plus default)
[17:16:41.757] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:16:41.757] <TB0>     INFO:     run 1 of 1
[17:16:41.757] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:16:42.100] <TB0>     INFO: Expecting 2932800 events.
[17:17:29.808] <TB0>     INFO: 1206820 events read in total (46993ms).
[17:18:16.956] <TB0>     INFO: 2385685 events read in total (94141ms).
[17:18:38.951] <TB0>     INFO: 2932800 events read in total (116137ms).
[17:18:38.988] <TB0>     INFO: Test took 117232ms.
[17:18:39.065] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:18:39.214] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:18:40.791] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:18:42.436] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:18:44.064] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:18:45.646] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:18:47.309] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:18:48.949] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:18:50.547] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:18:52.132] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:18:53.726] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:18:55.317] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:18:56.916] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:18:58.516] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:19:00.091] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:19:01.683] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:19:03.280] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:19:04.891] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 328167424
[17:19:04.892] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.87144, thr difference RMS: 1.41796
[17:19:04.893] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.55937, thr difference RMS: 1.23792
[17:19:04.893] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.35756, thr difference RMS: 1.11591
[17:19:04.893] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 9.01703, thr difference RMS: 1.47652
[17:19:04.893] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.57062, thr difference RMS: 1.28547
[17:19:04.894] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.41597, thr difference RMS: 1.1467
[17:19:04.894] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.35553, thr difference RMS: 1.39213
[17:19:04.894] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 7.89259, thr difference RMS: 1.30829
[17:19:04.894] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.02612, thr difference RMS: 1.16292
[17:19:04.894] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.10064, thr difference RMS: 1.16554
[17:19:04.895] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 7.75473, thr difference RMS: 1.12065
[17:19:04.895] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.03545, thr difference RMS: 1.29306
[17:19:04.895] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.25663, thr difference RMS: 1.20645
[17:19:04.895] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.35213, thr difference RMS: 1.2758
[17:19:04.895] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 8.50993, thr difference RMS: 1.21362
[17:19:04.896] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 8.37846, thr difference RMS: 1.19655
[17:19:04.896] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.95338, thr difference RMS: 1.38847
[17:19:04.896] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.47387, thr difference RMS: 1.24221
[17:19:04.896] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.39649, thr difference RMS: 1.11287
[17:19:04.896] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 9.06694, thr difference RMS: 1.46499
[17:19:04.897] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.54722, thr difference RMS: 1.27108
[17:19:04.897] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.45783, thr difference RMS: 1.11671
[17:19:04.897] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.25691, thr difference RMS: 1.3875
[17:19:04.897] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 7.79449, thr difference RMS: 1.27786
[17:19:04.897] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 7.99562, thr difference RMS: 1.1298
[17:19:04.897] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.14056, thr difference RMS: 1.16413
[17:19:04.898] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 7.75629, thr difference RMS: 1.1068
[17:19:04.898] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.05223, thr difference RMS: 1.28046
[17:19:04.898] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.23398, thr difference RMS: 1.1887
[17:19:04.898] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.33309, thr difference RMS: 1.27657
[17:19:04.898] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 8.55229, thr difference RMS: 1.19577
[17:19:04.899] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 8.35176, thr difference RMS: 1.18658
[17:19:04.899] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 9.11654, thr difference RMS: 1.37366
[17:19:04.899] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.49371, thr difference RMS: 1.21676
[17:19:04.899] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.57609, thr difference RMS: 1.10429
[17:19:04.899] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.28945, thr difference RMS: 1.4749
[17:19:04.900] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.61734, thr difference RMS: 1.27784
[17:19:04.900] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.59271, thr difference RMS: 1.13686
[17:19:04.900] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.20604, thr difference RMS: 1.40064
[17:19:04.900] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 7.80997, thr difference RMS: 1.27735
[17:19:04.900] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.04363, thr difference RMS: 1.13253
[17:19:04.901] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.27089, thr difference RMS: 1.17553
[17:19:04.901] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 7.87552, thr difference RMS: 1.09295
[17:19:04.901] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.0248, thr difference RMS: 1.28914
[17:19:04.901] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.27861, thr difference RMS: 1.18491
[17:19:04.901] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.51714, thr difference RMS: 1.26088
[17:19:04.902] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 8.66656, thr difference RMS: 1.19174
[17:19:04.902] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 8.4208, thr difference RMS: 1.17309
[17:19:04.902] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 9.29776, thr difference RMS: 1.37322
[17:19:04.902] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.45469, thr difference RMS: 1.2266
[17:19:04.902] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.66267, thr difference RMS: 1.10295
[17:19:04.902] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.5227, thr difference RMS: 1.45709
[17:19:04.903] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.62492, thr difference RMS: 1.25324
[17:19:04.903] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.706, thr difference RMS: 1.139
[17:19:04.903] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.33519, thr difference RMS: 1.37607
[17:19:04.903] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 7.77416, thr difference RMS: 1.26946
[17:19:04.903] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.07314, thr difference RMS: 1.14357
[17:19:04.904] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.31981, thr difference RMS: 1.16923
[17:19:04.904] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.00021, thr difference RMS: 1.10575
[17:19:04.904] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.10088, thr difference RMS: 1.28127
[17:19:04.904] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.26599, thr difference RMS: 1.18565
[17:19:04.904] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.60481, thr difference RMS: 1.25394
[17:19:04.905] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 8.7566, thr difference RMS: 1.16922
[17:19:04.905] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 8.51683, thr difference RMS: 1.16836
[17:19:05.010] <TB0>     INFO: PixTestTrim::trimBitTest() done 
[17:19:05.013] <TB0>     INFO: PixTestTrim::doTest() done, duration: 1959 seconds
[17:19:05.013] <TB0>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[17:19:05.734] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[17:19:05.734] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[17:19:05.738] <TB0>     INFO: ######################################################################
[17:19:05.738] <TB0>     INFO: PixTestScurves::doTest() ntrig = 200
[17:19:05.738] <TB0>     INFO: ######################################################################
[17:19:05.738] <TB0>     INFO:    ----------------------------------------------------------------------
[17:19:05.738] <TB0>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[17:19:05.738] <TB0>     INFO:    ----------------------------------------------------------------------
[17:19:05.738] <TB0>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[17:19:05.749] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 200
[17:19:05.749] <TB0>     INFO:     run 1 of 1
[17:19:05.749] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:19:06.091] <TB0>     INFO: Expecting 59072000 events.
[17:19:35.086] <TB0>     INFO: 1072400 events read in total (28280ms).
[17:20:03.165] <TB0>     INFO: 2141400 events read in total (56359ms).
[17:20:31.344] <TB0>     INFO: 3210400 events read in total (84538ms).
[17:20:58.445] <TB0>     INFO: 4282200 events read in total (111639ms).
[17:21:24.466] <TB0>     INFO: 5350800 events read in total (137660ms).
[17:21:52.677] <TB0>     INFO: 6421000 events read in total (165871ms).
[17:22:20.735] <TB0>     INFO: 7492200 events read in total (193929ms).
[17:22:49.063] <TB0>     INFO: 8560800 events read in total (222257ms).
[17:23:17.350] <TB0>     INFO: 9631000 events read in total (250544ms).
[17:23:45.659] <TB0>     INFO: 10701200 events read in total (278853ms).
[17:24:13.746] <TB0>     INFO: 11770000 events read in total (306940ms).
[17:24:40.068] <TB0>     INFO: 12839600 events read in total (333262ms).
[17:25:08.161] <TB0>     INFO: 13910600 events read in total (361355ms).
[17:25:35.277] <TB0>     INFO: 14979000 events read in total (388471ms).
[17:26:02.172] <TB0>     INFO: 16049200 events read in total (415366ms).
[17:26:30.260] <TB0>     INFO: 17120200 events read in total (443454ms).
[17:26:58.433] <TB0>     INFO: 18188600 events read in total (471627ms).
[17:27:26.914] <TB0>     INFO: 19258200 events read in total (500108ms).
[17:27:55.092] <TB0>     INFO: 20329200 events read in total (528286ms).
[17:28:23.512] <TB0>     INFO: 21398000 events read in total (556706ms).
[17:28:51.094] <TB0>     INFO: 22469000 events read in total (584288ms).
[17:29:18.084] <TB0>     INFO: 23539200 events read in total (611278ms).
[17:29:46.423] <TB0>     INFO: 24607400 events read in total (639617ms).
[17:30:12.845] <TB0>     INFO: 25678800 events read in total (666039ms).
[17:30:40.956] <TB0>     INFO: 26748600 events read in total (694150ms).
[17:31:09.024] <TB0>     INFO: 27817400 events read in total (722218ms).
[17:31:37.102] <TB0>     INFO: 28889600 events read in total (750296ms).
[17:32:05.238] <TB0>     INFO: 29958200 events read in total (778432ms).
[17:32:33.412] <TB0>     INFO: 31026800 events read in total (806606ms).
[17:33:01.597] <TB0>     INFO: 32099000 events read in total (834791ms).
[17:33:27.710] <TB0>     INFO: 33167400 events read in total (860904ms).
[17:33:55.425] <TB0>     INFO: 34235600 events read in total (888619ms).
[17:34:22.593] <TB0>     INFO: 35306600 events read in total (915787ms).
[17:34:49.688] <TB0>     INFO: 36375800 events read in total (942882ms).
[17:35:17.914] <TB0>     INFO: 37444200 events read in total (971108ms).
[17:35:46.046] <TB0>     INFO: 38515000 events read in total (999240ms).
[17:36:14.283] <TB0>     INFO: 39584200 events read in total (1027477ms).
[17:36:42.518] <TB0>     INFO: 40652000 events read in total (1055712ms).
[17:37:10.724] <TB0>     INFO: 41720200 events read in total (1083918ms).
[17:37:38.842] <TB0>     INFO: 42792000 events read in total (1112036ms).
[17:38:06.949] <TB0>     INFO: 43860000 events read in total (1140143ms).
[17:38:35.179] <TB0>     INFO: 44927800 events read in total (1168373ms).
[17:39:03.297] <TB0>     INFO: 45998400 events read in total (1196491ms).
[17:39:31.485] <TB0>     INFO: 47067600 events read in total (1224679ms).
[17:39:59.640] <TB0>     INFO: 48136000 events read in total (1252834ms).
[17:40:27.776] <TB0>     INFO: 49204600 events read in total (1280970ms).
[17:40:55.870] <TB0>     INFO: 50275200 events read in total (1309064ms).
[17:41:23.965] <TB0>     INFO: 51342600 events read in total (1337159ms).
[17:41:52.120] <TB0>     INFO: 52410400 events read in total (1365314ms).
[17:42:20.275] <TB0>     INFO: 53479600 events read in total (1393469ms).
[17:42:48.394] <TB0>     INFO: 54550000 events read in total (1421588ms).
[17:43:16.655] <TB0>     INFO: 55617600 events read in total (1449849ms).
[17:43:44.795] <TB0>     INFO: 56684800 events read in total (1477989ms).
[17:44:13.042] <TB0>     INFO: 57754000 events read in total (1506236ms).
[17:44:41.209] <TB0>     INFO: 58825600 events read in total (1534403ms).
[17:44:47.999] <TB0>     INFO: 59072000 events read in total (1541193ms).
[17:44:48.019] <TB0>     INFO: Test took 1542271ms.
[17:44:48.077] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:44:48.201] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:44:48.201] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:44:49.346] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:44:49.346] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:44:50.498] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:44:50.498] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:44:51.665] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:44:51.665] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:44:52.853] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:44:52.853] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:44:53.001] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:44:53.001] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:44:55.165] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:44:55.165] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:44:56.342] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:44:56.342] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:44:57.501] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:44:57.501] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:44:58.682] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:44:58.682] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:44:59.849] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:44:59.849] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:45:01.025] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:45:01.025] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:45:02.201] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:45:02.201] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:45:03.387] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:45:03.387] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:45:04.541] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:45:04.541] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:45:05.712] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:45:05.712] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:45:06.874] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 509173760
[17:45:06.904] <TB0>     INFO: PixTestScurves::scurves() done 
[17:45:06.904] <TB0>     INFO: Vcal mean:  35.09  35.08  35.08  35.12  35.11  35.12  35.09  35.10  35.08  35.08  35.03  35.07  35.06  34.96  35.06  35.06 
[17:45:06.904] <TB0>     INFO: Vcal RMS:    0.64   0.60   0.62   0.74   0.70   0.63   0.67   0.87   0.63   0.64   0.64   0.84   0.58   1.15   0.68   0.59 
[17:45:06.904] <TB0>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[17:45:06.980] <TB0>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[17:45:06.980] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[17:45:06.980] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[17:45:06.980] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[17:45:06.980] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[17:45:06.980] <TB0>     INFO: ######################################################################
[17:45:06.980] <TB0>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[17:45:06.980] <TB0>     INFO: ######################################################################
[17:45:06.983] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[17:45:07.325] <TB0>     INFO: Expecting 41600 events.
[17:45:11.385] <TB0>     INFO: 41600 events read in total (3332ms).
[17:45:11.386] <TB0>     INFO: Test took 4403ms.
[17:45:11.394] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:45:11.394] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66555
[17:45:11.394] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[17:45:11.399] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [7, 7, 0] has eff 0/10
[17:45:11.399] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [7, 7, 0]
[17:45:11.399] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [11, 9, 62] has eff 0/10
[17:45:11.400] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [11, 9, 62]
[17:45:11.400] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [13, 18, 20] has eff 0/10
[17:45:11.400] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [13, 18, 20]
[17:45:11.400] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [13, 20, 21] has eff 0/10
[17:45:11.400] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [13, 20, 21]
[17:45:11.400] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [13, 18, 22] has eff 0/10
[17:45:11.400] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [13, 18, 22]
[17:45:11.403] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 5
[17:45:11.403] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[17:45:11.403] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[17:45:11.403] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[17:45:11.740] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[17:45:12.083] <TB0>     INFO: Expecting 41600 events.
[17:45:16.220] <TB0>     INFO: 41600 events read in total (3422ms).
[17:45:16.221] <TB0>     INFO: Test took 4481ms.
[17:45:16.229] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:45:16.229] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66555
[17:45:16.229] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[17:45:16.234] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.126
[17:45:16.234] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 185
[17:45:16.234] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.376
[17:45:16.234] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 171
[17:45:16.234] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 183.685
[17:45:16.234] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,15] phvalue 183
[17:45:16.234] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.727
[17:45:16.234] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,5] phvalue 180
[17:45:16.235] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 186.162
[17:45:16.235] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 187
[17:45:16.235] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 170.947
[17:45:16.235] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 171
[17:45:16.235] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 165.649
[17:45:16.235] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,16] phvalue 165
[17:45:16.235] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.718
[17:45:16.235] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 188
[17:45:16.235] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.653
[17:45:16.235] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 187
[17:45:16.235] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 192.101
[17:45:16.235] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 192
[17:45:16.236] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.286
[17:45:16.236] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 171
[17:45:16.236] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.793
[17:45:16.236] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,15] phvalue 183
[17:45:16.236] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.385
[17:45:16.236] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 181
[17:45:16.236] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.568
[17:45:16.236] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 188
[17:45:16.236] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.242
[17:45:16.236] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 185
[17:45:16.236] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.328
[17:45:16.236] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 176
[17:45:16.236] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[17:45:16.237] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[17:45:16.237] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[17:45:16.320] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[17:45:16.664] <TB0>     INFO: Expecting 41600 events.
[17:45:20.791] <TB0>     INFO: 41600 events read in total (3412ms).
[17:45:20.791] <TB0>     INFO: Test took 4471ms.
[17:45:20.799] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:45:20.799] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66555
[17:45:20.799] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[17:45:20.803] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[17:45:20.804] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 53minph_roc = 6
[17:45:20.804] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.7228
[17:45:20.804] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [5 ,66] phvalue 79
[17:45:20.804] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 67.5194
[17:45:20.804] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 68
[17:45:20.804] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.2602
[17:45:20.804] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,7] phvalue 84
[17:45:20.805] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.0219
[17:45:20.805] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 82
[17:45:20.805] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.0605
[17:45:20.805] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,24] phvalue 80
[17:45:20.805] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.1922
[17:45:20.805] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 70
[17:45:20.805] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 56.6437
[17:45:20.805] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 57
[17:45:20.805] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 87.1418
[17:45:20.805] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [15 ,25] phvalue 87
[17:45:20.805] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.1735
[17:45:20.805] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 79
[17:45:20.806] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 89.0285
[17:45:20.806] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,6] phvalue 90
[17:45:20.806] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.8377
[17:45:20.806] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,13] phvalue 72
[17:45:20.806] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.2198
[17:45:20.806] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 78
[17:45:20.806] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.1858
[17:45:20.806] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [5 ,49] phvalue 82
[17:45:20.806] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.3055
[17:45:20.806] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 83
[17:45:20.806] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.8471
[17:45:20.806] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,61] phvalue 76
[17:45:20.807] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.6263
[17:45:20.807] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,10] phvalue 64
[17:45:20.808] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 5, 66, 0 0
[17:45:21.214] <TB0>     INFO: Expecting 2560 events.
[17:45:22.171] <TB0>     INFO: 2560 events read in total (242ms).
[17:45:22.172] <TB0>     INFO: Test took 1364ms.
[17:45:22.172] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:45:22.172] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 1 1
[17:45:22.679] <TB0>     INFO: Expecting 2560 events.
[17:45:23.636] <TB0>     INFO: 2560 events read in total (242ms).
[17:45:23.636] <TB0>     INFO: Test took 1464ms.
[17:45:23.637] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:45:23.637] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 7, 2 2
[17:45:24.144] <TB0>     INFO: Expecting 2560 events.
[17:45:25.102] <TB0>     INFO: 2560 events read in total (243ms).
[17:45:25.102] <TB0>     INFO: Test took 1465ms.
[17:45:25.102] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:45:25.102] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 3 3
[17:45:25.609] <TB0>     INFO: Expecting 2560 events.
[17:45:26.568] <TB0>     INFO: 2560 events read in total (244ms).
[17:45:26.569] <TB0>     INFO: Test took 1467ms.
[17:45:26.569] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:45:26.569] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 24, 4 4
[17:45:27.076] <TB0>     INFO: Expecting 2560 events.
[17:45:28.033] <TB0>     INFO: 2560 events read in total (242ms).
[17:45:28.034] <TB0>     INFO: Test took 1465ms.
[17:45:28.034] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:45:28.034] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 5 5
[17:45:28.541] <TB0>     INFO: Expecting 2560 events.
[17:45:29.497] <TB0>     INFO: 2560 events read in total (241ms).
[17:45:29.498] <TB0>     INFO: Test took 1464ms.
[17:45:29.498] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:45:29.498] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 6 6
[17:45:30.005] <TB0>     INFO: Expecting 2560 events.
[17:45:30.963] <TB0>     INFO: 2560 events read in total (243ms).
[17:45:30.963] <TB0>     INFO: Test took 1465ms.
[17:45:30.963] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:45:30.963] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 15, 25, 7 7
[17:45:31.471] <TB0>     INFO: Expecting 2560 events.
[17:45:32.427] <TB0>     INFO: 2560 events read in total (241ms).
[17:45:32.428] <TB0>     INFO: Test took 1465ms.
[17:45:32.428] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:45:32.428] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 8 8
[17:45:32.936] <TB0>     INFO: Expecting 2560 events.
[17:45:33.897] <TB0>     INFO: 2560 events read in total (242ms).
[17:45:33.898] <TB0>     INFO: Test took 1470ms.
[17:45:33.898] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:45:33.898] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 6, 9 9
[17:45:34.405] <TB0>     INFO: Expecting 2560 events.
[17:45:35.363] <TB0>     INFO: 2560 events read in total (243ms).
[17:45:35.363] <TB0>     INFO: Test took 1465ms.
[17:45:35.363] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:45:35.364] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 13, 10 10
[17:45:35.871] <TB0>     INFO: Expecting 2560 events.
[17:45:36.828] <TB0>     INFO: 2560 events read in total (242ms).
[17:45:36.829] <TB0>     INFO: Test took 1465ms.
[17:45:36.829] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:45:36.829] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 11 11
[17:45:37.337] <TB0>     INFO: Expecting 2560 events.
[17:45:38.295] <TB0>     INFO: 2560 events read in total (243ms).
[17:45:38.295] <TB0>     INFO: Test took 1466ms.
[17:45:38.296] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:45:38.296] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 5, 49, 12 12
[17:45:38.803] <TB0>     INFO: Expecting 2560 events.
[17:45:39.760] <TB0>     INFO: 2560 events read in total (242ms).
[17:45:39.761] <TB0>     INFO: Test took 1465ms.
[17:45:39.761] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:45:39.761] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 13 13
[17:45:40.268] <TB0>     INFO: Expecting 2560 events.
[17:45:41.226] <TB0>     INFO: 2560 events read in total (243ms).
[17:45:41.227] <TB0>     INFO: Test took 1466ms.
[17:45:41.227] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:45:41.228] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 61, 14 14
[17:45:41.734] <TB0>     INFO: Expecting 2560 events.
[17:45:42.691] <TB0>     INFO: 2560 events read in total (242ms).
[17:45:42.692] <TB0>     INFO: Test took 1464ms.
[17:45:42.694] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:45:42.695] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 10, 15 15
[17:45:43.199] <TB0>     INFO: Expecting 2560 events.
[17:45:44.159] <TB0>     INFO: 2560 events read in total (242ms).
[17:45:44.159] <TB0>     INFO: Test took 1464ms.
[17:45:44.160] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:45:44.160] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC0
[17:45:44.160] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC1
[17:45:44.160] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC2
[17:45:44.160] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[17:45:44.160] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC4
[17:45:44.160] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC5
[17:45:44.160] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[17:45:44.160] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC7
[17:45:44.160] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC8
[17:45:44.160] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[17:45:44.160] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC10
[17:45:44.160] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[17:45:44.160] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC12
[17:45:44.160] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[17:45:44.160] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 29 on ROC14
[17:45:44.160] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC15
[17:45:44.162] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:45:44.670] <TB0>     INFO: Expecting 655360 events.
[17:45:56.438] <TB0>     INFO: 655360 events read in total (11053ms).
[17:45:56.449] <TB0>     INFO: Expecting 655360 events.
[17:46:08.074] <TB0>     INFO: 655360 events read in total (11063ms).
[17:46:08.089] <TB0>     INFO: Expecting 655360 events.
[17:46:19.726] <TB0>     INFO: 655360 events read in total (11079ms).
[17:46:19.746] <TB0>     INFO: Expecting 655360 events.
[17:46:31.349] <TB0>     INFO: 655360 events read in total (11050ms).
[17:46:31.373] <TB0>     INFO: Expecting 655360 events.
[17:46:42.997] <TB0>     INFO: 655360 events read in total (11076ms).
[17:46:43.024] <TB0>     INFO: Expecting 655360 events.
[17:46:54.636] <TB0>     INFO: 655360 events read in total (11066ms).
[17:46:54.670] <TB0>     INFO: Expecting 655360 events.
[17:47:06.264] <TB0>     INFO: 655360 events read in total (11056ms).
[17:47:06.301] <TB0>     INFO: Expecting 655360 events.
[17:47:17.938] <TB0>     INFO: 655360 events read in total (11102ms).
[17:47:17.979] <TB0>     INFO: Expecting 655360 events.
[17:47:29.655] <TB0>     INFO: 655360 events read in total (11144ms).
[17:47:29.700] <TB0>     INFO: Expecting 655360 events.
[17:47:41.346] <TB0>     INFO: 655360 events read in total (11116ms).
[17:47:41.394] <TB0>     INFO: Expecting 655360 events.
[17:47:52.966] <TB0>     INFO: 655360 events read in total (11045ms).
[17:47:53.020] <TB0>     INFO: Expecting 655360 events.
[17:48:04.640] <TB0>     INFO: 655360 events read in total (11094ms).
[17:48:04.705] <TB0>     INFO: Expecting 655360 events.
[17:48:16.396] <TB0>     INFO: 655360 events read in total (11162ms).
[17:48:16.459] <TB0>     INFO: Expecting 655360 events.
[17:48:28.123] <TB0>     INFO: 655360 events read in total (11138ms).
[17:48:28.191] <TB0>     INFO: Expecting 655360 events.
[17:48:39.906] <TB0>     INFO: 655360 events read in total (11189ms).
[17:48:39.983] <TB0>     INFO: Expecting 655360 events.
[17:48:51.645] <TB0>     INFO: 655360 events read in total (11134ms).
[17:48:51.723] <TB0>     INFO: Test took 187561ms.
[17:48:51.817] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:48:52.124] <TB0>     INFO: Expecting 655360 events.
[17:49:03.932] <TB0>     INFO: 655360 events read in total (11093ms).
[17:49:03.942] <TB0>     INFO: Expecting 655360 events.
[17:49:15.621] <TB0>     INFO: 655360 events read in total (11114ms).
[17:49:15.636] <TB0>     INFO: Expecting 655360 events.
[17:49:27.219] <TB0>     INFO: 655360 events read in total (11026ms).
[17:49:27.238] <TB0>     INFO: Expecting 655360 events.
[17:49:38.867] <TB0>     INFO: 655360 events read in total (11077ms).
[17:49:38.891] <TB0>     INFO: Expecting 655360 events.
[17:49:50.503] <TB0>     INFO: 655360 events read in total (11067ms).
[17:49:50.534] <TB0>     INFO: Expecting 655360 events.
[17:50:02.136] <TB0>     INFO: 655360 events read in total (11058ms).
[17:50:02.168] <TB0>     INFO: Expecting 655360 events.
[17:50:13.756] <TB0>     INFO: 655360 events read in total (11050ms).
[17:50:13.793] <TB0>     INFO: Expecting 655360 events.
[17:50:25.386] <TB0>     INFO: 655360 events read in total (11058ms).
[17:50:25.429] <TB0>     INFO: Expecting 655360 events.
[17:50:37.045] <TB0>     INFO: 655360 events read in total (11090ms).
[17:50:37.090] <TB0>     INFO: Expecting 655360 events.
[17:50:48.761] <TB0>     INFO: 655360 events read in total (11132ms).
[17:50:48.811] <TB0>     INFO: Expecting 655360 events.
[17:51:00.480] <TB0>     INFO: 655360 events read in total (11143ms).
[17:51:00.540] <TB0>     INFO: Expecting 655360 events.
[17:51:12.168] <TB0>     INFO: 655360 events read in total (11101ms).
[17:51:12.235] <TB0>     INFO: Expecting 655360 events.
[17:51:23.918] <TB0>     INFO: 655360 events read in total (11156ms).
[17:51:23.981] <TB0>     INFO: Expecting 655360 events.
[17:51:35.629] <TB0>     INFO: 655360 events read in total (11121ms).
[17:51:35.702] <TB0>     INFO: Expecting 655360 events.
[17:51:47.290] <TB0>     INFO: 655360 events read in total (11062ms).
[17:51:47.366] <TB0>     INFO: Expecting 655360 events.
[17:51:59.030] <TB0>     INFO: 655360 events read in total (11137ms).
[17:51:59.104] <TB0>     INFO: Test took 187287ms.
[17:51:59.276] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:51:59.277] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[17:51:59.277] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:51:59.278] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[17:51:59.278] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:51:59.278] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[17:51:59.278] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:51:59.279] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[17:51:59.279] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:51:59.279] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[17:51:59.279] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:51:59.279] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[17:51:59.279] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:51:59.280] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[17:51:59.280] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:51:59.280] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[17:51:59.280] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:51:59.281] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[17:51:59.281] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:51:59.281] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[17:51:59.281] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:51:59.281] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[17:51:59.281] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:51:59.282] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[17:51:59.282] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:51:59.282] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[17:51:59.282] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:51:59.282] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[17:51:59.283] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:51:59.283] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[17:51:59.283] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:51:59.283] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[17:51:59.283] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:51:59.291] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:51:59.298] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:51:59.304] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:51:59.312] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:51:59.318] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:51:59.326] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:51:59.332] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:51:59.339] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:51:59.346] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:51:59.353] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:51:59.360] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[17:51:59.367] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[17:51:59.374] <TB0>     INFO: safety margin for low PH: adding 3, margin is now 23
[17:51:59.381] <TB0>     INFO: safety margin for low PH: adding 4, margin is now 24
[17:51:59.388] <TB0>     INFO: safety margin for low PH: adding 5, margin is now 25
[17:51:59.395] <TB0>     INFO: safety margin for low PH: adding 6, margin is now 26
[17:51:59.402] <TB0>     INFO: safety margin for low PH: adding 7, margin is now 27
[17:51:59.409] <TB0>     INFO: safety margin for low PH: adding 8, margin is now 28
[17:51:59.416] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:51:59.423] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:51:59.430] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:51:59.436] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:51:59.444] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:51:59.451] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[17:51:59.482] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NT_FPIXTest-17C-Nebraska-160627-1632_2016-06-27_16h32m_1467063124//000_FPIXTest_p17//dacParameters35_C0.dat
[17:51:59.483] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NT_FPIXTest-17C-Nebraska-160627-1632_2016-06-27_16h32m_1467063124//000_FPIXTest_p17//dacParameters35_C1.dat
[17:51:59.483] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NT_FPIXTest-17C-Nebraska-160627-1632_2016-06-27_16h32m_1467063124//000_FPIXTest_p17//dacParameters35_C2.dat
[17:51:59.483] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NT_FPIXTest-17C-Nebraska-160627-1632_2016-06-27_16h32m_1467063124//000_FPIXTest_p17//dacParameters35_C3.dat
[17:51:59.483] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NT_FPIXTest-17C-Nebraska-160627-1632_2016-06-27_16h32m_1467063124//000_FPIXTest_p17//dacParameters35_C4.dat
[17:51:59.483] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NT_FPIXTest-17C-Nebraska-160627-1632_2016-06-27_16h32m_1467063124//000_FPIXTest_p17//dacParameters35_C5.dat
[17:51:59.483] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NT_FPIXTest-17C-Nebraska-160627-1632_2016-06-27_16h32m_1467063124//000_FPIXTest_p17//dacParameters35_C6.dat
[17:51:59.483] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NT_FPIXTest-17C-Nebraska-160627-1632_2016-06-27_16h32m_1467063124//000_FPIXTest_p17//dacParameters35_C7.dat
[17:51:59.483] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NT_FPIXTest-17C-Nebraska-160627-1632_2016-06-27_16h32m_1467063124//000_FPIXTest_p17//dacParameters35_C8.dat
[17:51:59.484] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NT_FPIXTest-17C-Nebraska-160627-1632_2016-06-27_16h32m_1467063124//000_FPIXTest_p17//dacParameters35_C9.dat
[17:51:59.484] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NT_FPIXTest-17C-Nebraska-160627-1632_2016-06-27_16h32m_1467063124//000_FPIXTest_p17//dacParameters35_C10.dat
[17:51:59.484] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NT_FPIXTest-17C-Nebraska-160627-1632_2016-06-27_16h32m_1467063124//000_FPIXTest_p17//dacParameters35_C11.dat
[17:51:59.484] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NT_FPIXTest-17C-Nebraska-160627-1632_2016-06-27_16h32m_1467063124//000_FPIXTest_p17//dacParameters35_C12.dat
[17:51:59.484] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NT_FPIXTest-17C-Nebraska-160627-1632_2016-06-27_16h32m_1467063124//000_FPIXTest_p17//dacParameters35_C13.dat
[17:51:59.484] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NT_FPIXTest-17C-Nebraska-160627-1632_2016-06-27_16h32m_1467063124//000_FPIXTest_p17//dacParameters35_C14.dat
[17:51:59.484] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Y-M-NT_FPIXTest-17C-Nebraska-160627-1632_2016-06-27_16h32m_1467063124//000_FPIXTest_p17//dacParameters35_C15.dat
[17:51:59.831] <TB0>     INFO: Expecting 41600 events.
[17:52:03.663] <TB0>     INFO: 41600 events read in total (3117ms).
[17:52:03.664] <TB0>     INFO: Test took 4177ms.
[17:52:04.308] <TB0>     INFO: Expecting 41600 events.
[17:52:08.154] <TB0>     INFO: 41600 events read in total (3131ms).
[17:52:08.155] <TB0>     INFO: Test took 4192ms.
[17:52:08.802] <TB0>     INFO: Expecting 41600 events.
[17:52:12.651] <TB0>     INFO: 41600 events read in total (3134ms).
[17:52:12.651] <TB0>     INFO: Test took 4195ms.
[17:52:12.953] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:52:13.085] <TB0>     INFO: Expecting 2560 events.
[17:52:14.043] <TB0>     INFO: 2560 events read in total (243ms).
[17:52:14.043] <TB0>     INFO: Test took 1090ms.
[17:52:14.046] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:52:14.552] <TB0>     INFO: Expecting 2560 events.
[17:52:15.512] <TB0>     INFO: 2560 events read in total (245ms).
[17:52:15.512] <TB0>     INFO: Test took 1467ms.
[17:52:15.514] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:52:16.020] <TB0>     INFO: Expecting 2560 events.
[17:52:16.979] <TB0>     INFO: 2560 events read in total (244ms).
[17:52:16.980] <TB0>     INFO: Test took 1466ms.
[17:52:16.982] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:52:17.488] <TB0>     INFO: Expecting 2560 events.
[17:52:18.446] <TB0>     INFO: 2560 events read in total (243ms).
[17:52:18.446] <TB0>     INFO: Test took 1464ms.
[17:52:18.448] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:52:18.954] <TB0>     INFO: Expecting 2560 events.
[17:52:19.911] <TB0>     INFO: 2560 events read in total (242ms).
[17:52:19.911] <TB0>     INFO: Test took 1463ms.
[17:52:19.915] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:52:20.420] <TB0>     INFO: Expecting 2560 events.
[17:52:21.377] <TB0>     INFO: 2560 events read in total (242ms).
[17:52:21.377] <TB0>     INFO: Test took 1462ms.
[17:52:21.379] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:52:21.886] <TB0>     INFO: Expecting 2560 events.
[17:52:22.842] <TB0>     INFO: 2560 events read in total (242ms).
[17:52:22.842] <TB0>     INFO: Test took 1463ms.
[17:52:22.844] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:52:23.350] <TB0>     INFO: Expecting 2560 events.
[17:52:24.308] <TB0>     INFO: 2560 events read in total (243ms).
[17:52:24.308] <TB0>     INFO: Test took 1464ms.
[17:52:24.310] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:52:24.817] <TB0>     INFO: Expecting 2560 events.
[17:52:25.775] <TB0>     INFO: 2560 events read in total (243ms).
[17:52:25.775] <TB0>     INFO: Test took 1465ms.
[17:52:25.777] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:52:26.284] <TB0>     INFO: Expecting 2560 events.
[17:52:27.242] <TB0>     INFO: 2560 events read in total (243ms).
[17:52:27.242] <TB0>     INFO: Test took 1465ms.
[17:52:27.244] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:52:27.751] <TB0>     INFO: Expecting 2560 events.
[17:52:28.709] <TB0>     INFO: 2560 events read in total (243ms).
[17:52:28.709] <TB0>     INFO: Test took 1465ms.
[17:52:28.713] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:52:29.217] <TB0>     INFO: Expecting 2560 events.
[17:52:30.173] <TB0>     INFO: 2560 events read in total (241ms).
[17:52:30.174] <TB0>     INFO: Test took 1461ms.
[17:52:30.175] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:52:30.682] <TB0>     INFO: Expecting 2560 events.
[17:52:31.642] <TB0>     INFO: 2560 events read in total (245ms).
[17:52:31.642] <TB0>     INFO: Test took 1467ms.
[17:52:31.645] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:52:32.151] <TB0>     INFO: Expecting 2560 events.
[17:52:33.110] <TB0>     INFO: 2560 events read in total (244ms).
[17:52:33.111] <TB0>     INFO: Test took 1466ms.
[17:52:33.112] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:52:33.619] <TB0>     INFO: Expecting 2560 events.
[17:52:34.577] <TB0>     INFO: 2560 events read in total (244ms).
[17:52:34.577] <TB0>     INFO: Test took 1465ms.
[17:52:34.579] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:52:35.086] <TB0>     INFO: Expecting 2560 events.
[17:52:36.043] <TB0>     INFO: 2560 events read in total (242ms).
[17:52:36.044] <TB0>     INFO: Test took 1465ms.
[17:52:36.046] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:52:36.553] <TB0>     INFO: Expecting 2560 events.
[17:52:37.512] <TB0>     INFO: 2560 events read in total (245ms).
[17:52:37.512] <TB0>     INFO: Test took 1466ms.
[17:52:37.515] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:52:38.021] <TB0>     INFO: Expecting 2560 events.
[17:52:38.979] <TB0>     INFO: 2560 events read in total (243ms).
[17:52:38.980] <TB0>     INFO: Test took 1465ms.
[17:52:38.982] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:52:39.488] <TB0>     INFO: Expecting 2560 events.
[17:52:40.446] <TB0>     INFO: 2560 events read in total (243ms).
[17:52:40.446] <TB0>     INFO: Test took 1464ms.
[17:52:40.449] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:52:40.956] <TB0>     INFO: Expecting 2560 events.
[17:52:41.915] <TB0>     INFO: 2560 events read in total (244ms).
[17:52:41.916] <TB0>     INFO: Test took 1468ms.
[17:52:41.920] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:52:42.425] <TB0>     INFO: Expecting 2560 events.
[17:52:43.384] <TB0>     INFO: 2560 events read in total (244ms).
[17:52:43.384] <TB0>     INFO: Test took 1465ms.
[17:52:43.386] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:52:43.893] <TB0>     INFO: Expecting 2560 events.
[17:52:44.850] <TB0>     INFO: 2560 events read in total (242ms).
[17:52:44.850] <TB0>     INFO: Test took 1464ms.
[17:52:44.852] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:52:45.359] <TB0>     INFO: Expecting 2560 events.
[17:52:46.317] <TB0>     INFO: 2560 events read in total (243ms).
[17:52:46.317] <TB0>     INFO: Test took 1465ms.
[17:52:46.319] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:52:46.825] <TB0>     INFO: Expecting 2560 events.
[17:52:47.783] <TB0>     INFO: 2560 events read in total (243ms).
[17:52:47.783] <TB0>     INFO: Test took 1464ms.
[17:52:47.785] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:52:48.291] <TB0>     INFO: Expecting 2560 events.
[17:52:49.250] <TB0>     INFO: 2560 events read in total (244ms).
[17:52:49.250] <TB0>     INFO: Test took 1465ms.
[17:52:49.253] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:52:49.759] <TB0>     INFO: Expecting 2560 events.
[17:52:50.716] <TB0>     INFO: 2560 events read in total (242ms).
[17:52:50.717] <TB0>     INFO: Test took 1464ms.
[17:52:50.719] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:52:51.225] <TB0>     INFO: Expecting 2560 events.
[17:52:52.184] <TB0>     INFO: 2560 events read in total (244ms).
[17:52:52.184] <TB0>     INFO: Test took 1466ms.
[17:52:52.186] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:52:52.695] <TB0>     INFO: Expecting 2560 events.
[17:52:53.653] <TB0>     INFO: 2560 events read in total (243ms).
[17:52:53.653] <TB0>     INFO: Test took 1467ms.
[17:52:53.656] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:52:54.161] <TB0>     INFO: Expecting 2560 events.
[17:52:55.120] <TB0>     INFO: 2560 events read in total (244ms).
[17:52:55.120] <TB0>     INFO: Test took 1465ms.
[17:52:55.122] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:52:55.629] <TB0>     INFO: Expecting 2560 events.
[17:52:56.588] <TB0>     INFO: 2560 events read in total (243ms).
[17:52:56.588] <TB0>     INFO: Test took 1466ms.
[17:52:56.590] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:52:57.097] <TB0>     INFO: Expecting 2560 events.
[17:52:58.054] <TB0>     INFO: 2560 events read in total (243ms).
[17:52:58.054] <TB0>     INFO: Test took 1464ms.
[17:52:58.056] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:52:58.563] <TB0>     INFO: Expecting 2560 events.
[17:52:59.521] <TB0>     INFO: 2560 events read in total (243ms).
[17:52:59.521] <TB0>     INFO: Test took 1465ms.
[17:53:00.539] <TB0>     INFO: PixTestPhOptimization::doTest() done, duration: 473 seconds
[17:53:00.539] <TB0>     INFO: PH scale (per ROC):    80  87  85  68  88  82  83  85  93  92  80  90  83  90  88  93
[17:53:00.539] <TB0>     INFO: PH offset (per ROC):  170 174 160 175 161 175 184 158 161 155 176 163 161 160 166 174
[17:53:00.711] <TB0>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[17:53:00.714] <TB0>     INFO: ######################################################################
[17:53:00.714] <TB0>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[17:53:00.714] <TB0>     INFO: ######################################################################
[17:53:00.714] <TB0>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[17:53:00.726] <TB0>     INFO: scanning low vcal = 10
[17:53:01.070] <TB0>     INFO: Expecting 41600 events.
[17:53:04.793] <TB0>     INFO: 41600 events read in total (3008ms).
[17:53:04.793] <TB0>     INFO: Test took 4067ms.
[17:53:04.795] <TB0>     INFO: scanning low vcal = 20
[17:53:05.301] <TB0>     INFO: Expecting 41600 events.
[17:53:09.016] <TB0>     INFO: 41600 events read in total (3000ms).
[17:53:09.017] <TB0>     INFO: Test took 4222ms.
[17:53:09.018] <TB0>     INFO: scanning low vcal = 30
[17:53:09.525] <TB0>     INFO: Expecting 41600 events.
[17:53:13.245] <TB0>     INFO: 41600 events read in total (3006ms).
[17:53:13.245] <TB0>     INFO: Test took 4227ms.
[17:53:13.247] <TB0>     INFO: scanning low vcal = 40
[17:53:13.751] <TB0>     INFO: Expecting 41600 events.
[17:53:18.006] <TB0>     INFO: 41600 events read in total (3540ms).
[17:53:18.007] <TB0>     INFO: Test took 4760ms.
[17:53:18.011] <TB0>     INFO: scanning low vcal = 50
[17:53:18.427] <TB0>     INFO: Expecting 41600 events.
[17:53:22.682] <TB0>     INFO: 41600 events read in total (3540ms).
[17:53:22.683] <TB0>     INFO: Test took 4672ms.
[17:53:22.687] <TB0>     INFO: scanning low vcal = 60
[17:53:23.102] <TB0>     INFO: Expecting 41600 events.
[17:53:27.368] <TB0>     INFO: 41600 events read in total (3551ms).
[17:53:27.368] <TB0>     INFO: Test took 4681ms.
[17:53:27.371] <TB0>     INFO: scanning low vcal = 70
[17:53:27.786] <TB0>     INFO: Expecting 41600 events.
[17:53:32.040] <TB0>     INFO: 41600 events read in total (3540ms).
[17:53:32.041] <TB0>     INFO: Test took 4670ms.
[17:53:32.044] <TB0>     INFO: scanning low vcal = 80
[17:53:32.462] <TB0>     INFO: Expecting 41600 events.
[17:53:36.730] <TB0>     INFO: 41600 events read in total (3553ms).
[17:53:36.730] <TB0>     INFO: Test took 4686ms.
[17:53:36.734] <TB0>     INFO: scanning low vcal = 90
[17:53:37.150] <TB0>     INFO: Expecting 41600 events.
[17:53:41.397] <TB0>     INFO: 41600 events read in total (3532ms).
[17:53:41.398] <TB0>     INFO: Test took 4664ms.
[17:53:41.403] <TB0>     INFO: scanning low vcal = 100
[17:53:41.820] <TB0>     INFO: Expecting 41600 events.
[17:53:46.214] <TB0>     INFO: 41600 events read in total (3679ms).
[17:53:46.215] <TB0>     INFO: Test took 4812ms.
[17:53:46.218] <TB0>     INFO: scanning low vcal = 110
[17:53:46.636] <TB0>     INFO: Expecting 41600 events.
[17:53:50.891] <TB0>     INFO: 41600 events read in total (3540ms).
[17:53:50.891] <TB0>     INFO: Test took 4673ms.
[17:53:50.894] <TB0>     INFO: scanning low vcal = 120
[17:53:51.313] <TB0>     INFO: Expecting 41600 events.
[17:53:55.569] <TB0>     INFO: 41600 events read in total (3541ms).
[17:53:55.569] <TB0>     INFO: Test took 4675ms.
[17:53:55.572] <TB0>     INFO: scanning low vcal = 130
[17:53:55.989] <TB0>     INFO: Expecting 41600 events.
[17:54:00.244] <TB0>     INFO: 41600 events read in total (3540ms).
[17:54:00.244] <TB0>     INFO: Test took 4672ms.
[17:54:00.248] <TB0>     INFO: scanning low vcal = 140
[17:54:00.664] <TB0>     INFO: Expecting 41600 events.
[17:54:04.918] <TB0>     INFO: 41600 events read in total (3539ms).
[17:54:04.919] <TB0>     INFO: Test took 4671ms.
[17:54:04.922] <TB0>     INFO: scanning low vcal = 150
[17:54:05.339] <TB0>     INFO: Expecting 41600 events.
[17:54:09.599] <TB0>     INFO: 41600 events read in total (3545ms).
[17:54:09.599] <TB0>     INFO: Test took 4677ms.
[17:54:09.602] <TB0>     INFO: scanning low vcal = 160
[17:54:10.021] <TB0>     INFO: Expecting 41600 events.
[17:54:14.282] <TB0>     INFO: 41600 events read in total (3546ms).
[17:54:14.283] <TB0>     INFO: Test took 4681ms.
[17:54:14.286] <TB0>     INFO: scanning low vcal = 170
[17:54:14.703] <TB0>     INFO: Expecting 41600 events.
[17:54:18.964] <TB0>     INFO: 41600 events read in total (3546ms).
[17:54:18.965] <TB0>     INFO: Test took 4679ms.
[17:54:18.970] <TB0>     INFO: scanning low vcal = 180
[17:54:19.382] <TB0>     INFO: Expecting 41600 events.
[17:54:23.647] <TB0>     INFO: 41600 events read in total (3549ms).
[17:54:23.648] <TB0>     INFO: Test took 4678ms.
[17:54:23.650] <TB0>     INFO: scanning low vcal = 190
[17:54:24.067] <TB0>     INFO: Expecting 41600 events.
[17:54:28.316] <TB0>     INFO: 41600 events read in total (3533ms).
[17:54:28.317] <TB0>     INFO: Test took 4667ms.
[17:54:28.320] <TB0>     INFO: scanning low vcal = 200
[17:54:28.737] <TB0>     INFO: Expecting 41600 events.
[17:54:32.990] <TB0>     INFO: 41600 events read in total (3538ms).
[17:54:32.991] <TB0>     INFO: Test took 4671ms.
[17:54:32.994] <TB0>     INFO: scanning low vcal = 210
[17:54:33.412] <TB0>     INFO: Expecting 41600 events.
[17:54:37.667] <TB0>     INFO: 41600 events read in total (3540ms).
[17:54:37.668] <TB0>     INFO: Test took 4674ms.
[17:54:37.671] <TB0>     INFO: scanning low vcal = 220
[17:54:38.089] <TB0>     INFO: Expecting 41600 events.
[17:54:42.352] <TB0>     INFO: 41600 events read in total (3548ms).
[17:54:42.352] <TB0>     INFO: Test took 4681ms.
[17:54:42.355] <TB0>     INFO: scanning low vcal = 230
[17:54:42.772] <TB0>     INFO: Expecting 41600 events.
[17:54:47.035] <TB0>     INFO: 41600 events read in total (3548ms).
[17:54:47.035] <TB0>     INFO: Test took 4680ms.
[17:54:47.040] <TB0>     INFO: scanning low vcal = 240
[17:54:47.456] <TB0>     INFO: Expecting 41600 events.
[17:54:51.698] <TB0>     INFO: 41600 events read in total (3527ms).
[17:54:51.698] <TB0>     INFO: Test took 4658ms.
[17:54:51.701] <TB0>     INFO: scanning low vcal = 250
[17:54:52.121] <TB0>     INFO: Expecting 41600 events.
[17:54:56.378] <TB0>     INFO: 41600 events read in total (3543ms).
[17:54:56.379] <TB0>     INFO: Test took 4678ms.
[17:54:56.383] <TB0>     INFO: scanning high vcal = 30 (= 210 in low range)
[17:54:56.800] <TB0>     INFO: Expecting 41600 events.
[17:55:01.061] <TB0>     INFO: 41600 events read in total (3546ms).
[17:55:01.062] <TB0>     INFO: Test took 4679ms.
[17:55:01.065] <TB0>     INFO: scanning high vcal = 50 (= 350 in low range)
[17:55:01.482] <TB0>     INFO: Expecting 41600 events.
[17:55:05.719] <TB0>     INFO: 41600 events read in total (3522ms).
[17:55:05.720] <TB0>     INFO: Test took 4655ms.
[17:55:05.723] <TB0>     INFO: scanning high vcal = 70 (= 490 in low range)
[17:55:06.141] <TB0>     INFO: Expecting 41600 events.
[17:55:10.409] <TB0>     INFO: 41600 events read in total (3553ms).
[17:55:10.410] <TB0>     INFO: Test took 4687ms.
[17:55:10.414] <TB0>     INFO: scanning high vcal = 90 (= 630 in low range)
[17:55:10.828] <TB0>     INFO: Expecting 41600 events.
[17:55:15.083] <TB0>     INFO: 41600 events read in total (3540ms).
[17:55:15.084] <TB0>     INFO: Test took 4670ms.
[17:55:15.087] <TB0>     INFO: scanning high vcal = 200 (= 1400 in low range)
[17:55:15.506] <TB0>     INFO: Expecting 41600 events.
[17:55:19.770] <TB0>     INFO: 41600 events read in total (3549ms).
[17:55:19.770] <TB0>     INFO: Test took 4683ms.
[17:55:20.328] <TB0>     INFO: PixTestGainPedestal::measure() done 
[17:55:20.331] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[17:55:20.331] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[17:55:20.331] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[17:55:20.331] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[17:55:20.331] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[17:55:20.332] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[17:55:20.332] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[17:55:20.332] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[17:55:20.332] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[17:55:20.332] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[17:55:20.332] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[17:55:20.333] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[17:55:20.333] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[17:55:20.333] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[17:55:20.333] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[17:55:20.333] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[17:55:59.674] <TB0>     INFO: PixTestGainPedestal::fit() done
[17:55:59.674] <TB0>     INFO: non-linearity mean:  0.961 0.955 0.958 0.963 0.952 0.963 0.954 0.959 0.949 0.957 0.964 0.953 0.959 0.951 0.960 0.950
[17:55:59.674] <TB0>     INFO: non-linearity RMS:   0.006 0.006 0.006 0.006 0.007 0.006 0.007 0.005 0.006 0.006 0.005 0.006 0.005 0.006 0.006 0.008
[17:55:59.674] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-M-NT_FPIXTest-17C-Nebraska-160627-1632_2016-06-27_16h32m_1467063124//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[17:55:59.697] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-M-NT_FPIXTest-17C-Nebraska-160627-1632_2016-06-27_16h32m_1467063124//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[17:55:59.719] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-M-NT_FPIXTest-17C-Nebraska-160627-1632_2016-06-27_16h32m_1467063124//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[17:55:59.741] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-M-NT_FPIXTest-17C-Nebraska-160627-1632_2016-06-27_16h32m_1467063124//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[17:55:59.763] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-M-NT_FPIXTest-17C-Nebraska-160627-1632_2016-06-27_16h32m_1467063124//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[17:55:59.786] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-M-NT_FPIXTest-17C-Nebraska-160627-1632_2016-06-27_16h32m_1467063124//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[17:55:59.808] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-M-NT_FPIXTest-17C-Nebraska-160627-1632_2016-06-27_16h32m_1467063124//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[17:55:59.830] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-M-NT_FPIXTest-17C-Nebraska-160627-1632_2016-06-27_16h32m_1467063124//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[17:55:59.852] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-M-NT_FPIXTest-17C-Nebraska-160627-1632_2016-06-27_16h32m_1467063124//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[17:55:59.875] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-M-NT_FPIXTest-17C-Nebraska-160627-1632_2016-06-27_16h32m_1467063124//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[17:55:59.897] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-M-NT_FPIXTest-17C-Nebraska-160627-1632_2016-06-27_16h32m_1467063124//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[17:55:59.919] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-M-NT_FPIXTest-17C-Nebraska-160627-1632_2016-06-27_16h32m_1467063124//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[17:55:59.941] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-M-NT_FPIXTest-17C-Nebraska-160627-1632_2016-06-27_16h32m_1467063124//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[17:55:59.963] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-M-NT_FPIXTest-17C-Nebraska-160627-1632_2016-06-27_16h32m_1467063124//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[17:55:59.986] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-M-NT_FPIXTest-17C-Nebraska-160627-1632_2016-06-27_16h32m_1467063124//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[17:56:00.008] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Y-M-NT_FPIXTest-17C-Nebraska-160627-1632_2016-06-27_16h32m_1467063124//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[17:56:00.030] <TB0>     INFO: PixTestGainPedestal::doTest() done, duration: 179 seconds
[17:56:00.030] <TB0>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[17:56:00.037] <TB0>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[17:56:00.037] <TB0>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[17:56:00.041] <TB0>     INFO: ######################################################################
[17:56:00.041] <TB0>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[17:56:00.041] <TB0>     INFO: ######################################################################
[17:56:00.044] <TB0>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[17:56:00.054] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:56:00.054] <TB0>     INFO:     run 1 of 1
[17:56:00.054] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:56:00.401] <TB0>     INFO: Expecting 3120000 events.
[17:56:49.259] <TB0>     INFO: 1224090 events read in total (48143ms).
[17:57:37.542] <TB0>     INFO: 2443915 events read in total (96426ms).
[17:58:04.239] <TB0>     INFO: 3120000 events read in total (123123ms).
[17:58:04.283] <TB0>     INFO: Test took 124230ms.
[17:58:04.369] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:58:04.529] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:58:06.025] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:58:07.510] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:58:08.989] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:58:10.413] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:58:11.832] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:58:13.330] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:58:14.866] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:58:16.315] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:58:17.812] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:58:19.272] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:58:20.731] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:58:22.227] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:58:23.749] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:58:25.246] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:58:26.710] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:58:28.239] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 429240320
[17:58:28.278] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[17:58:28.278] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.353, RMS = 1.41103
[17:58:28.278] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[17:58:28.278] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[17:58:28.278] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 68.6184, RMS = 2.36585
[17:58:28.278] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[17:58:28.280] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[17:58:28.280] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.148, RMS = 2.38138
[17:58:28.280] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[17:58:28.280] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[17:58:28.280] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 64.2732, RMS = 2.022
[17:58:28.280] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 75
[17:58:28.281] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[17:58:28.281] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.8875, RMS = 1.12782
[17:58:28.281] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 80
[17:58:28.281] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[17:58:28.281] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 64.7356, RMS = 1.76408
[17:58:28.281] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 74
[17:58:28.283] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[17:58:28.283] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 70.3826, RMS = 2.42097
[17:58:28.283] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[17:58:28.283] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[17:58:28.283] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 62.3486, RMS = 3.55205
[17:58:28.283] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[17:58:28.285] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[17:58:28.285] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 69.858, RMS = 1.9585
[17:58:28.285] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 80
[17:58:28.285] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[17:58:28.285] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 62.7196, RMS = 2.07149
[17:58:28.285] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 74
[17:58:28.286] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[17:58:28.286] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.2918, RMS = 2.09783
[17:58:28.286] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[17:58:28.286] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[17:58:28.286] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 66.301, RMS = 2.18648
[17:58:28.286] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 78
[17:58:28.288] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[17:58:28.288] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.2844, RMS = 1.25869
[17:58:28.288] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[17:58:28.288] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[17:58:28.288] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 72.111, RMS = 2.45314
[17:58:28.288] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[17:58:28.289] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[17:58:28.289] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 71.4399, RMS = 1.77008
[17:58:28.289] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 81
[17:58:28.289] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[17:58:28.289] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 61.7329, RMS = 2.13143
[17:58:28.289] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 73
[17:58:28.290] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[17:58:28.290] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.5018, RMS = 1.78192
[17:58:28.290] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[17:58:28.290] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[17:58:28.290] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 67.3439, RMS = 2.17354
[17:58:28.290] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 79
[17:58:28.291] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[17:58:28.291] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.9462, RMS = 1.27228
[17:58:28.291] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[17:58:28.291] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[17:58:28.291] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.6617, RMS = 1.71494
[17:58:28.291] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[17:58:28.293] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[17:58:28.293] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.5102, RMS = 1.81433
[17:58:28.293] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[17:58:28.293] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[17:58:28.293] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.014, RMS = 1.99049
[17:58:28.293] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[17:58:28.294] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[17:58:28.294] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 70.5526, RMS = 2.00276
[17:58:28.294] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 81
[17:58:28.294] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[17:58:28.294] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 64.2512, RMS = 1.74956
[17:58:28.294] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 73
[17:58:28.295] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[17:58:28.295] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.5, RMS = 1.26256
[17:58:28.295] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[17:58:28.295] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[17:58:28.295] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.6234, RMS = 1.18609
[17:58:28.295] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[17:58:28.296] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[17:58:28.296] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.9706, RMS = 1.66227
[17:58:28.296] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[17:58:28.296] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[17:58:28.296] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.0523, RMS = 2.52715
[17:58:28.296] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[17:58:28.297] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[17:58:28.297] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.7081, RMS = 1.91191
[17:58:28.297] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[17:58:28.297] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[17:58:28.297] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 68.537, RMS = 2.22026
[17:58:28.297] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 80
[17:58:28.299] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[17:58:28.299] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.3913, RMS = 1.25568
[17:58:28.299] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[17:58:28.299] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[17:58:28.299] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 73.1563, RMS = 2.32061
[17:58:28.299] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[17:58:28.303] <TB0>     INFO: PixTestBB3Map::doTest() done, duration: 148 seconds
[17:58:28.303] <TB0>     INFO: number of dead bumps (per ROC):     0    0    0    0    1    0    1    0    0    0    0    0    0    5    0    0
[17:58:28.303] <TB0>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[17:58:28.397] <TB0>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[17:58:28.397] <TB0>     INFO: enter test to run
[17:58:28.397] <TB0>     INFO:   test:  no parameter change
[17:58:28.398] <TB0>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 387.5mA
[17:58:28.398] <TB0>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 457.4mA
[17:58:28.398] <TB0>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 20.2 C
[17:58:28.398] <TB0>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[17:58:28.860] <TB0>    QUIET: Connection to board 133 closed.
[17:58:28.865] <TB0>     INFO: pXar: this is the end, my friend
[17:58:28.865] <TB0>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
