Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Mon Mar 24 14:08:52 2025
| Host         : Caribou-VM-HEPHY running 64-bit Rocky Linux release 8.9 (Green Obsidian)
| Command      : report_methodology -file caribou_top_wrapper_methodology_drc_routed.rpt -pb caribou_top_wrapper_methodology_drc_routed.pb -rpx caribou_top_wrapper_methodology_drc_routed.rpx
| Design       : caribou_top_wrapper
| Device       : xc7z045ffg900-2
| Speed File   : -2
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 114
+-----------+------------------+----------------------------------------------------+------------+
| Rule      | Severity         | Description                                        | Violations |
+-----------+------------------+----------------------------------------------------+------------+
| TIMING-2  | Critical Warning | Invalid primary clock source pin                   | 1          |
| TIMING-4  | Critical Warning | Invalid primary clock redefinition on a clock tree | 3          |
| TIMING-6  | Critical Warning | No common primary clock between related clocks     | 17         |
| TIMING-7  | Critical Warning | No common node between related clocks              | 17         |
| TIMING-17 | Critical Warning | Non-clocked sequential cell                        | 4          |
| TIMING-27 | Critical Warning | Invalid primary clock on hierarchical pin          | 2          |
| LUTAR-1   | Warning          | LUT drives async reset alert                       | 13         |
| TIMING-9  | Warning          | Unknown CDC Logic                                  | 1          |
| TIMING-10 | Warning          | Missing property on synchronizer                   | 1          |
| TIMING-15 | Warning          | Large hold violation                               | 1          |
| TIMING-16 | Warning          | Large setup violation                              | 2          |
| TIMING-18 | Warning          | Missing input or output delay                      | 51         |
| RTGT-1    | Advisory         | RAM retargeting possibility                        | 1          |
+-----------+------------------+----------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-2#1 Critical Warning
Invalid primary clock source pin  
A primary clock TLU_CLK_PLL_inst/inst/clk_in2 is created on an inappropriate pin TLU_CLK_PLL_inst/inst/clk_in2. It is recommended to create a primary clock only on a proper clock source (input port or primitive output pin with no timing arc)
Related violations: <none>

TIMING-4#1 Critical Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock PLL_clk_main/inst/clk_in1 is defined downstream of clock clk_p and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-4#2 Critical Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock TLU_CLK_PLL_inst/inst/clk_in1 is defined downstream of clock SI5345_CLK_OUT8_clk_p and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-4#3 Critical Warning
Invalid primary clock redefinition on a clock tree  
Invalid clock redefinition on a clock tree. The primary clock TLU_CLK_PLL_inst/inst/clk_in2 is defined downstream of clock clk_out4_clk_wiz_0 and overrides its insertion delay and/or waveform definition
Related violations: <none>

TIMING-6#1 Critical Warning
No common primary clock between related clocks  
The clocks MGTREFCLK1P and clk_out1_PLL_40MHz_to_640MHz are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks MGTREFCLK1P] -to [get_clocks clk_out1_PLL_40MHz_to_640MHz]
Related violations: <none>

TIMING-6#2 Critical Warning
No common primary clock between related clocks  
The clocks MGTREFCLK1P and clk_out1_PLL_40MHz_to_640MHz_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks MGTREFCLK1P] -to [get_clocks clk_out1_PLL_40MHz_to_640MHz_1]
Related violations: <none>

TIMING-6#3 Critical Warning
No common primary clock between related clocks  
The clocks MGTREFCLK1P and clkout0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks MGTREFCLK1P] -to [get_clocks clkout0]
Related violations: <none>

TIMING-6#4 Critical Warning
No common primary clock between related clocks  
The clocks SI5345_CLK_OUT8_clk_p and clk_out4_PLL_40MHz_to_640MHz are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks SI5345_CLK_OUT8_clk_p] -to [get_clocks clk_out4_PLL_40MHz_to_640MHz]
Related violations: <none>

TIMING-6#5 Critical Warning
No common primary clock between related clocks  
The clocks SI5345_CLK_OUT8_clk_p and clk_out4_PLL_40MHz_to_640MHz_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks SI5345_CLK_OUT8_clk_p] -to [get_clocks clk_out4_PLL_40MHz_to_640MHz_1]
Related violations: <none>

TIMING-6#6 Critical Warning
No common primary clock between related clocks  
The clocks clk_fpga_0 and clk_out1_PLL_40MHz_to_640MHz are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_fpga_0] -to [get_clocks clk_out1_PLL_40MHz_to_640MHz]
Related violations: <none>

TIMING-6#7 Critical Warning
No common primary clock between related clocks  
The clocks clk_fpga_0 and clk_out1_PLL_40MHz_to_640MHz_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_fpga_0] -to [get_clocks clk_out1_PLL_40MHz_to_640MHz_1]
Related violations: <none>

TIMING-6#8 Critical Warning
No common primary clock between related clocks  
The clocks clk_fpga_0 and clk_out1_clk_wiz_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_fpga_0] -to [get_clocks clk_out1_clk_wiz_0]
Related violations: <none>

TIMING-6#9 Critical Warning
No common primary clock between related clocks  
The clocks clk_fpga_0 and clk_out5_PLL_40MHz_to_640MHz are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_fpga_0] -to [get_clocks clk_out5_PLL_40MHz_to_640MHz]
Related violations: <none>

TIMING-6#10 Critical Warning
No common primary clock between related clocks  
The clocks clk_fpga_0 and clk_out5_PLL_40MHz_to_640MHz_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_fpga_0] -to [get_clocks clk_out5_PLL_40MHz_to_640MHz_1]
Related violations: <none>

TIMING-6#11 Critical Warning
No common primary clock between related clocks  
The clocks clk_out1_PLL_40MHz_to_640MHz and MGTREFCLK1P are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_PLL_40MHz_to_640MHz] -to [get_clocks MGTREFCLK1P]
Related violations: <none>

TIMING-6#12 Critical Warning
No common primary clock between related clocks  
The clocks clk_out1_PLL_40MHz_to_640MHz and clk_fpga_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_PLL_40MHz_to_640MHz] -to [get_clocks clk_fpga_0]
Related violations: <none>

TIMING-6#13 Critical Warning
No common primary clock between related clocks  
The clocks clk_out1_PLL_40MHz_to_640MHz_1 and MGTREFCLK1P are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_PLL_40MHz_to_640MHz_1] -to [get_clocks MGTREFCLK1P]
Related violations: <none>

TIMING-6#14 Critical Warning
No common primary clock between related clocks  
The clocks clk_out1_PLL_40MHz_to_640MHz_1 and clk_fpga_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_PLL_40MHz_to_640MHz_1] -to [get_clocks clk_fpga_0]
Related violations: <none>

TIMING-6#15 Critical Warning
No common primary clock between related clocks  
The clocks clk_out4_PLL_40MHz_to_640MHz and clk_fpga_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out4_PLL_40MHz_to_640MHz] -to [get_clocks clk_fpga_0]
Related violations: <none>

TIMING-6#16 Critical Warning
No common primary clock between related clocks  
The clocks clk_out4_PLL_40MHz_to_640MHz_1 and clk_fpga_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out4_PLL_40MHz_to_640MHz_1] -to [get_clocks clk_fpga_0]
Related violations: <none>

TIMING-6#17 Critical Warning
No common primary clock between related clocks  
The clocks clkout0 and MGTREFCLK1P are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clkout0] -to [get_clocks MGTREFCLK1P]
Related violations: <none>

TIMING-7#1 Critical Warning
No common node between related clocks  
The clocks MGTREFCLK1P and clk_out1_PLL_40MHz_to_640MHz are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks MGTREFCLK1P] -to [get_clocks clk_out1_PLL_40MHz_to_640MHz]
Related violations: <none>

TIMING-7#2 Critical Warning
No common node between related clocks  
The clocks MGTREFCLK1P and clk_out1_PLL_40MHz_to_640MHz_1 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks MGTREFCLK1P] -to [get_clocks clk_out1_PLL_40MHz_to_640MHz_1]
Related violations: <none>

TIMING-7#3 Critical Warning
No common node between related clocks  
The clocks MGTREFCLK1P and clkout0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks MGTREFCLK1P] -to [get_clocks clkout0]
Related violations: <none>

TIMING-7#4 Critical Warning
No common node between related clocks  
The clocks SI5345_CLK_OUT8_clk_p and clk_out4_PLL_40MHz_to_640MHz are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks SI5345_CLK_OUT8_clk_p] -to [get_clocks clk_out4_PLL_40MHz_to_640MHz]
Related violations: <none>

TIMING-7#5 Critical Warning
No common node between related clocks  
The clocks SI5345_CLK_OUT8_clk_p and clk_out4_PLL_40MHz_to_640MHz_1 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks SI5345_CLK_OUT8_clk_p] -to [get_clocks clk_out4_PLL_40MHz_to_640MHz_1]
Related violations: <none>

TIMING-7#6 Critical Warning
No common node between related clocks  
The clocks clk_fpga_0 and clk_out1_PLL_40MHz_to_640MHz are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_fpga_0] -to [get_clocks clk_out1_PLL_40MHz_to_640MHz]
Related violations: <none>

TIMING-7#7 Critical Warning
No common node between related clocks  
The clocks clk_fpga_0 and clk_out1_PLL_40MHz_to_640MHz_1 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_fpga_0] -to [get_clocks clk_out1_PLL_40MHz_to_640MHz_1]
Related violations: <none>

TIMING-7#8 Critical Warning
No common node between related clocks  
The clocks clk_fpga_0 and clk_out1_clk_wiz_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_fpga_0] -to [get_clocks clk_out1_clk_wiz_0]
Related violations: <none>

TIMING-7#9 Critical Warning
No common node between related clocks  
The clocks clk_fpga_0 and clk_out5_PLL_40MHz_to_640MHz are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_fpga_0] -to [get_clocks clk_out5_PLL_40MHz_to_640MHz]
Related violations: <none>

TIMING-7#10 Critical Warning
No common node between related clocks  
The clocks clk_fpga_0 and clk_out5_PLL_40MHz_to_640MHz_1 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_fpga_0] -to [get_clocks clk_out5_PLL_40MHz_to_640MHz_1]
Related violations: <none>

TIMING-7#11 Critical Warning
No common node between related clocks  
The clocks clk_out1_PLL_40MHz_to_640MHz and MGTREFCLK1P are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_PLL_40MHz_to_640MHz] -to [get_clocks MGTREFCLK1P]
Related violations: <none>

TIMING-7#12 Critical Warning
No common node between related clocks  
The clocks clk_out1_PLL_40MHz_to_640MHz and clk_fpga_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_PLL_40MHz_to_640MHz] -to [get_clocks clk_fpga_0]
Related violations: <none>

TIMING-7#13 Critical Warning
No common node between related clocks  
The clocks clk_out1_PLL_40MHz_to_640MHz_1 and MGTREFCLK1P are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_PLL_40MHz_to_640MHz_1] -to [get_clocks MGTREFCLK1P]
Related violations: <none>

TIMING-7#14 Critical Warning
No common node between related clocks  
The clocks clk_out1_PLL_40MHz_to_640MHz_1 and clk_fpga_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out1_PLL_40MHz_to_640MHz_1] -to [get_clocks clk_fpga_0]
Related violations: <none>

TIMING-7#15 Critical Warning
No common node between related clocks  
The clocks clk_out4_PLL_40MHz_to_640MHz and clk_fpga_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out4_PLL_40MHz_to_640MHz] -to [get_clocks clk_fpga_0]
Related violations: <none>

TIMING-7#16 Critical Warning
No common node between related clocks  
The clocks clk_out4_PLL_40MHz_to_640MHz_1 and clk_fpga_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_out4_PLL_40MHz_to_640MHz_1] -to [get_clocks clk_fpga_0]
Related violations: <none>

TIMING-7#17 Critical Warning
No common node between related clocks  
The clocks clkout0 and MGTREFCLK1P are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clkout0] -to [get_clocks MGTREFCLK1P]
Related violations: <none>

TIMING-17#1 Critical Warning
Non-clocked sequential cell  
The clock pin s_640MHz_scaler_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Critical Warning
Non-clocked sequential cell  
The clock pin s_640MHz_scaler_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Critical Warning
Non-clocked sequential cell  
The clock pin s_640MHz_scaler_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Critical Warning
Non-clocked sequential cell  
The clock pin s_640MHz_scaler_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-27#1 Critical Warning
Invalid primary clock on hierarchical pin  
A primary clock PLL_clk_main/inst/clk_in1 is created on an inappropriate internal pin PLL_clk_main/inst/clk_in1. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>

TIMING-27#2 Critical Warning
Invalid primary clock on hierarchical pin  
A primary clock TLU_CLK_PLL_inst/inst/clk_in1 is created on an inappropriate internal pin TLU_CLK_PLL_inst/inst/clk_in1. It is not recommended to create a primary clock on a hierarchical pin when its driver pin has a fanout connected to multiple clock pins
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell AXI_straem1_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/gf18e1_inst.sngfifo18e1_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) AXI_straem1_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RST. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell AXI_straem_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/gf18e1_inst.sngfifo18e1_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) AXI_straem_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RST. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell Deser_inst/DATA_FIFO_MPW3_decode/DATA_FIFO_MPW3_decode/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/gf36e1_inst.sngfifo36e1_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Deser_inst/DATA_FIFO_MPW3_decode/DATA_FIFO_MPW3_decode/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST
Deser_inst/DATA_FIFO_MPW3_decode/DATA_FIFO_MPW3_decode/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell Deser_inst/DATA_FIFO_MPW3_decode1/DATA_FIFO_MPW3_decode/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/gf36e1_inst.sngfifo36e1_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) Deser_inst/DATA_FIFO_MPW3_decode1/DATA_FIFO_MPW3_decode/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST
Deser_inst/DATA_FIFO_MPW3_decode1/DATA_FIFO_MPW3_decode/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell Deser_inst/DATA_FIFO_MPW3_decode1/DATA_FIFO_MPW3_decode_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) Deser_inst/DATA_FIFO_MPW3_decode/DATA_FIFO_MPW3_decode/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg1_reg/PRE,
Deser_inst/DATA_FIFO_MPW3_decode/DATA_FIFO_MPW3_decode/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/PRE,
Deser_inst/DATA_FIFO_MPW3_decode1/DATA_FIFO_MPW3_decode/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg1_reg/PRE
Deser_inst/DATA_FIFO_MPW3_decode1/DATA_FIFO_MPW3_decode/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell GBE_inst/PING_check_inst/s_type[15]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) GBE_inst/PING_check_inst/s_protocol_reg[1]/CLR,
GBE_inst/PING_check_inst/s_protocol_reg[2]/CLR,
GBE_inst/PING_check_inst/s_protocol_reg[3]/CLR,
GBE_inst/PING_check_inst/s_protocol_reg[4]/CLR,
GBE_inst/PING_check_inst/s_protocol_reg[5]/CLR,
GBE_inst/PING_check_inst/s_protocol_reg[6]/CLR,
GBE_inst/PING_check_inst/s_protocol_reg[7]/CLR,
GBE_inst/PING_check_inst/s_type_reg[0]/CLR,
GBE_inst/PING_check_inst/s_type_reg[1]/CLR,
GBE_inst/PING_check_inst/s_type_reg[2]/CLR,
GBE_inst/PING_check_inst/s_type_reg[3]/CLR,
GBE_inst/PING_check_inst/s_type_reg[4]/CLR,
GBE_inst/PING_check_inst/s_type_reg[5]/CLR,
GBE_inst/PING_check_inst/s_type_reg[6]/CLR,
GBE_inst/PING_check_inst/s_type_reg[7]/CLR (the first 15 of 136 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/MGT_RESET.SYNC_ASYNC_RESET/MGT_RESET.RESET_INT_PIPE_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/MGT_RESET.RESET_INT_PIPE_reg/PRE
GBE_inst/U0/U0/pcs_pma_block_i/gig_ethernet_pcs_pma_1_core/gpcs_pma_inst/MGT_RESET.RESET_INT_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell GBE_inst/receive_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/gf18e1_inst.sngfifo18e1_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) GBE_inst/receive_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RST. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell GBE_inst/transmit_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/gf18e1_inst.sngfifo18e1_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) GBE_inst/transmit_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf18e1_inst.sngfifo18e1/RST. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell GBE_inst/transmit_fifo_inst_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) GBE_inst/transmit_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg1_reg/PRE
GBE_inst/transmit_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg2_reg/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell UDP_FIFO_base/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/gf36e1_inst.sngfifo36e1_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) UDP_FIFO_base/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST,
UDP_FIFO_base/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST,
UDP_FIFO_base/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST
UDP_FIFO_base/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell UDP_FIFO_piggy/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/gf36e1_inst.sngfifo36e1_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) UDP_FIFO_piggy/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST,
UDP_FIFO_piggy/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST,
UDP_FIFO_piggy/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST
UDP_FIFO_piggy/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell s_globalTS[0]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) s_TS_ovfl_cnt_reg[38]/CLR, s_TS_ovfl_cnt_reg[39]/CLR,
s_TS_ovfl_cnt_reg[3]/CLR, s_TS_ovfl_cnt_reg[40]/CLR,
s_TS_ovfl_cnt_reg[41]/CLR, s_TS_ovfl_cnt_reg[42]/CLR,
s_TS_ovfl_cnt_reg[43]/CLR, s_TS_ovfl_cnt_reg[44]/CLR,
s_TS_ovfl_cnt_reg[45]/CLR, s_TS_ovfl_cnt_reg[4]/CLR,
s_TS_ovfl_cnt_reg[5]/CLR, s_TS_ovfl_cnt_reg[6]/CLR,
s_TS_ovfl_cnt_reg[7]/CLR, s_TS_ovfl_cnt_reg[8]/CLR,
s_TS_ovfl_cnt_reg[9]/CLR (the first 15 of 46 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-10#1 Warning
Missing property on synchronizer  
One or more logic synchronizer has been detected between 2 clock domains but the synchronizer does not have the property ASYNC_REG defined on one or both registers. It is recommended to run report_cdc for a complete and detailed CDC coverage
Related violations: <none>

TIMING-15#1 Warning
Large hold violation  
There is a large clock skew of 6.401 ns between TLU_CLK_PLL_inst/inst/mmcm_adv_inst/CLKOUT0 (clocked by clk_out1_PLL_40MHz_to_640MHz) and pipe_reg[1]/D (clocked by MGTREFCLK1P) that results in large hold timing violation(s) of -4.113 ns. Fixing large hold violations during routing might impact setup slack and result in more difficult timing closure
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.507 ns between init_TS_inst2/s_sr_reg/C (clocked by clk_out4_PLL_40MHz_to_640MHz_1) and s_UDP_FIFO_reset_reg/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -3.526 ns between s_TS_test_INJ_pulse_gate_reg/C (clocked by MGTREFCLK1P) and pipe_reg[1]__2/D (clocked by clk_out1_PLL_40MHz_to_640MHz). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on FMC_LPC_LA27_N relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on FMC_LPC_LA27_P relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on FMC_LVDS1_P relative to the rising and/or falling clock edge(s) of TLU_CLK_PLL_inst/inst/clk_in1, TLU_CLK_PLL_inst/inst/clk_in2.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on FMC_LVDS3_P relative to the rising and/or falling clock edge(s) of TLU_CLK_PLL_inst/inst/clk_in1, TLU_CLK_PLL_inst/inst/clk_in2.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on FMC_TLU_TRG_P relative to the rising and/or falling clock edge(s) of TLU_CLK_PLL_inst/inst/clk_in1, TLU_CLK_PLL_inst/inst/clk_in2.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on IIC_SCL_MAIN_LS relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on IIC_SDA_MAIN_LS relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on dip_switches_4bits_tri_i[0] relative to the rising and/or falling clock edge(s) of MGTREFCLK1P, TLU_CLK_PLL_inst/inst/clk_in1, TLU_CLK_PLL_inst/inst/clk_in2
clk_fpga_0.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on dip_switches_4bits_tri_i[1] relative to the rising and/or falling clock edge(s) of MGTREFCLK1P, TLU_CLK_PLL_inst/inst/clk_in1, TLU_CLK_PLL_inst/inst/clk_in2
clk_fpga_0.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on dip_switches_4bits_tri_i[2] relative to the rising and/or falling clock edge(s) of MGTREFCLK1P, TLU_CLK_PLL_inst/inst/clk_in1, TLU_CLK_PLL_inst/inst/clk_in2
clk_fpga_0.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on dip_switches_4bits_tri_i[3] relative to the rising and/or falling clock edge(s) of MGTREFCLK1P, TLU_CLK_PLL_inst/inst/clk_in1, TLU_CLK_PLL_inst/inst/clk_in2
clk_fpga_0.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on gpio_sws_3bits_tri_i[0] relative to the rising and/or falling clock edge(s) of MGTREFCLK1P, clk_p.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on gpio_sws_3bits_tri_i[1] relative to the rising and/or falling clock edge(s) of MGTREFCLK1P, clk_p.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on gpio_sws_3bits_tri_i[2] relative to the rising and/or falling clock edge(s) of MGTREFCLK1P, clk_p.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on FMC_ADC_OUT_D2_N relative to the rising and/or falling clock edge(s) of TLU_CLK_PLL_inst/inst/clk_in1, TLU_CLK_PLL_inst/inst/clk_in2.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on FMC_CMOS_IN6_DIF_N relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on FMC_CMOS_IN6_DIF_P relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on FMC_CMOS_IN7_DIF_N relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on FMC_CMOS_IN7_DIF_P relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on FMC_CMOS_IN8_DIF_N relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on FMC_CMOS_IN8_DIF_P relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on FMC_INJ_CTRL1_DIF_N relative to the rising and/or falling clock edge(s) of MGTREFCLK1P, clk_fpga_0.
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on FMC_INJ_CTRL1_DIF_P relative to the rising and/or falling clock edge(s) of MGTREFCLK1P, clk_fpga_0.
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on FMC_LPC_LA02_N relative to the rising and/or falling clock edge(s) of MGTREFCLK1P.
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on FMC_LPC_LA02_P relative to the rising and/or falling clock edge(s) of MGTREFCLK1P.
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on FMC_LPC_LA04_N relative to the rising and/or falling clock edge(s) of MGTREFCLK1P.
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An output delay is missing on FMC_LPC_LA04_P relative to the rising and/or falling clock edge(s) of MGTREFCLK1P.
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An output delay is missing on FMC_LPC_LA27_N relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An output delay is missing on FMC_LPC_LA27_P relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An output delay is missing on FMC_LVDS10_N relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An output delay is missing on FMC_LVDS10_P relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An output delay is missing on FMC_LVDS11_N relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An output delay is missing on FMC_LVDS11_P relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An output delay is missing on FMC_LVDS7_N relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An output delay is missing on FMC_LVDS7_P relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An output delay is missing on FMC_LVDS9_N relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An output delay is missing on FMC_LVDS9_P relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An output delay is missing on FMC_TLU_BSY_N relative to the rising and/or falling clock edge(s) of TLU_CLK_PLL_inst/inst/clk_in1, TLU_CLK_PLL_inst/inst/clk_in2.
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on FMC_TLU_BSY_P relative to the rising and/or falling clock edge(s) of TLU_CLK_PLL_inst/inst/clk_in1, TLU_CLK_PLL_inst/inst/clk_in2.
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on IIC_SCL_MAIN_LS relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on IIC_SDA_MAIN_LS relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on PMOD1_0_LS relative to the rising and/or falling clock edge(s) of MGTREFCLK1P.
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on PMOD1_1_LS relative to the rising and/or falling clock edge(s) of MGTREFCLK1P.
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on PMOD1_2_LS relative to the rising and/or falling clock edge(s) of MGTREFCLK1P.
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on PMOD1_3_LS relative to the rising and/or falling clock edge(s) of MGTREFCLK1P.
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An output delay is missing on PMOD1_5_LS relative to the rising and/or falling clock edge(s) of MGTREFCLK1P.
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An output delay is missing on PMOD1_7_LS relative to the rising and/or falling clock edge(s) of MGTREFCLK1P.
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An output delay is missing on led[0] relative to the rising and/or falling clock edge(s) of TLU_CLK_PLL_inst/inst/clk_in1, TLU_CLK_PLL_inst/inst/clk_in2, clk_fpga_0.
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An output delay is missing on led[1] relative to the rising and/or falling clock edge(s) of TLU_CLK_PLL_inst/inst/clk_in1, TLU_CLK_PLL_inst/inst/clk_in2, clk_fpga_0.
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An output delay is missing on led[2] relative to the rising and/or falling clock edge(s) of TLU_CLK_PLL_inst/inst/clk_in1, TLU_CLK_PLL_inst/inst/clk_in2, clk_fpga_0.
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An output delay is missing on led[3] relative to the rising and/or falling clock edge(s) of TLU_CLK_PLL_inst/inst/clk_in1, TLU_CLK_PLL_inst/inst/clk_in2, clk_fpga_0.
Related violations: <none>

RTGT-1#1 Advisory
RAM retargeting possibility  
Identified 6 RAM64X1D primitives that could be retargeted to RAM64M. Retargeting will save approximately 4 memory LUTs and improve routability. These can usually be achieved using synthesis inference or XPMs. The memories are GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram,
GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram,
GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram,
GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram,
GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram
GBE_inst/U1/U0/tri_mode_ethernet_mac_1_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram
Related violations: <none>


