<stg><name>equalizer_Pipeline_Shift_Accumulate_Loop</name>


<trans_list>

<trans id="89" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="77" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="81" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="82" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="83" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="84" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="85" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="86" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %accumulate = alloca i32 1

]]></Node>
<StgValue><ssdm name="accumulate"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 99, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
newFuncRoot:3 %coefs_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %coefs

]]></Node>
<StgValue><ssdm name="coefs_read"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i7 98, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:5 %store_ln0 = store i32 0, i32 %accumulate

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %for.inc52

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc52:0 %i_2 = load i7 %i

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
for.inc52:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc52:2 %icmp_ln76 = icmp_eq  i7 %i_2, i7 0

]]></Node>
<StgValue><ssdm name="icmp_ln76"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc52:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 98, i64 98, i64 98

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc52:4 %br_ln76 = br i1 %icmp_ln76, void %for.inc52.split, void %for.end54.exitStub

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc52.split:4 %add_ln76 = add i7 %i_2, i7 127

]]></Node>
<StgValue><ssdm name="add_ln76"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="7">
<![CDATA[
for.inc52.split:5 %zext_ln78 = zext i7 %add_ln76

]]></Node>
<StgValue><ssdm name="zext_ln78"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.split:6 %signal_shift_reg_addr = getelementptr i32 %signal_shift_reg, i64 0, i64 %zext_ln78

]]></Node>
<StgValue><ssdm name="signal_shift_reg_addr"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="7">
<![CDATA[
for.inc52.split:7 %signal_shift_reg_load = load i7 %signal_shift_reg_addr

]]></Node>
<StgValue><ssdm name="signal_shift_reg_load"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
for.inc52.split:10 %shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i7.i2, i7 %i_2, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="9">
<![CDATA[
for.inc52.split:11 %zext_ln79 = zext i9 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln79"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc52.split:12 %add_ln79 = add i64 %zext_ln79, i64 %coefs_read

]]></Node>
<StgValue><ssdm name="add_ln79"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc52.split:13 %trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln79, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="62">
<![CDATA[
for.inc52.split:14 %sext_ln79 = sext i62 %trunc_ln1

]]></Node>
<StgValue><ssdm name="sext_ln79"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc52.split:15 %gmem_addr = getelementptr i32 %gmem, i64 %sext_ln79

]]></Node>
<StgValue><ssdm name="gmem_addr"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc52.split:20 %store_ln76 = store i7 %add_ln76, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="7">
<![CDATA[
for.inc52.split:1 %zext_ln76 = zext i7 %i_2

]]></Node>
<StgValue><ssdm name="zext_ln76"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="7">
<![CDATA[
for.inc52.split:7 %signal_shift_reg_load = load i7 %signal_shift_reg_addr

]]></Node>
<StgValue><ssdm name="signal_shift_reg_load"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc52.split:8 %signal_shift_reg_addr_1 = getelementptr i32 %signal_shift_reg, i64 0, i64 %zext_ln76

]]></Node>
<StgValue><ssdm name="signal_shift_reg_addr_1"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
for.inc52.split:9 %store_ln78 = store i32 %signal_shift_reg_load, i7 %signal_shift_reg_addr_1

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc52.split:16 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="43" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc52.split:16 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="44" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc52.split:16 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="45" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc52.split:16 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="46" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc52.split:16 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="47" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc52.split:16 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="48" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc52.split:16 %gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem_addr, i32 1

]]></Node>
<StgValue><ssdm name="gmem_load_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="49" st_id="9" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
for.inc52.split:17 %gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem_addr

]]></Node>
<StgValue><ssdm name="gmem_addr_read"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="50" st_id="10" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split:18 %mul_ln79 = mul i32 %gmem_addr_read, i32 %signal_shift_reg_load

]]></Node>
<StgValue><ssdm name="mul_ln79"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="51" st_id="11" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split:18 %mul_ln79 = mul i32 %gmem_addr_read, i32 %signal_shift_reg_load

]]></Node>
<StgValue><ssdm name="mul_ln79"/></StgValue>
</operation>

<operation id="58" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.end54.exitStub:0 %accumulate_load_1 = load i32 %accumulate

]]></Node>
<StgValue><ssdm name="accumulate_load_1"/></StgValue>
</operation>

<operation id="59" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end54.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %accumulate_out, i32 %accumulate_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="60" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0">
<![CDATA[
for.end54.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="52" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc52.split:0 %accumulate_load = load i32 %accumulate

]]></Node>
<StgValue><ssdm name="accumulate_load"/></StgValue>
</operation>

<operation id="53" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc52.split:2 %specpipeline_ln77 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln77"/></StgValue>
</operation>

<operation id="54" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc52.split:3 %specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln13"/></StgValue>
</operation>

<operation id="55" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc52.split:19 %accumulate_1 = add i32 %mul_ln79, i32 %accumulate_load

]]></Node>
<StgValue><ssdm name="accumulate_1"/></StgValue>
</operation>

<operation id="56" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc52.split:21 %store_ln76 = store i32 %accumulate_1, i32 %accumulate

]]></Node>
<StgValue><ssdm name="store_ln76"/></StgValue>
</operation>

<operation id="57" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
for.inc52.split:22 %br_ln76 = br void %for.inc52

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="90" name="gmem" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem"/></StgValue>
</port>
<port id="91" name="coefs" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="coefs"/></StgValue>
</port>
<port id="92" name="accumulate_out" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="accumulate_out"/></StgValue>
</port>
<port id="93" name="signal_shift_reg" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="signal_shift_reg"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="95" from="StgValue_94" to="accumulate" fromId="94" toId="15">
</dataflow>
<dataflow id="96" from="StgValue_94" to="i" fromId="94" toId="16">
</dataflow>
<dataflow id="98" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="97" toId="17">
</dataflow>
<dataflow id="99" from="gmem" to="specinterface_ln0" fromId="90" toId="17">
</dataflow>
<dataflow id="101" from="empty" to="specinterface_ln0" fromId="100" toId="17">
</dataflow>
<dataflow id="103" from="StgValue_102" to="specinterface_ln0" fromId="102" toId="17">
</dataflow>
<dataflow id="104" from="StgValue_102" to="specinterface_ln0" fromId="102" toId="17">
</dataflow>
<dataflow id="106" from="empty_0" to="specinterface_ln0" fromId="105" toId="17">
</dataflow>
<dataflow id="107" from="StgValue_102" to="specinterface_ln0" fromId="102" toId="17">
</dataflow>
<dataflow id="109" from="StgValue_108" to="specinterface_ln0" fromId="108" toId="17">
</dataflow>
<dataflow id="111" from="empty_1" to="specinterface_ln0" fromId="110" toId="17">
</dataflow>
<dataflow id="113" from="empty_2" to="specinterface_ln0" fromId="112" toId="17">
</dataflow>
<dataflow id="114" from="empty_0" to="specinterface_ln0" fromId="105" toId="17">
</dataflow>
<dataflow id="116" from="StgValue_115" to="specinterface_ln0" fromId="115" toId="17">
</dataflow>
<dataflow id="117" from="StgValue_115" to="specinterface_ln0" fromId="115" toId="17">
</dataflow>
<dataflow id="118" from="StgValue_115" to="specinterface_ln0" fromId="115" toId="17">
</dataflow>
<dataflow id="119" from="StgValue_115" to="specinterface_ln0" fromId="115" toId="17">
</dataflow>
<dataflow id="120" from="empty_0" to="specinterface_ln0" fromId="105" toId="17">
</dataflow>
<dataflow id="121" from="empty_0" to="specinterface_ln0" fromId="105" toId="17">
</dataflow>
<dataflow id="123" from="StgValue_122" to="specinterface_ln0" fromId="122" toId="17">
</dataflow>
<dataflow id="124" from="StgValue_102" to="specinterface_ln0" fromId="102" toId="17">
</dataflow>
<dataflow id="126" from="_ssdm_op_Read.ap_auto.i64" to="coefs_read" fromId="125" toId="18">
</dataflow>
<dataflow id="127" from="coefs" to="coefs_read" fromId="91" toId="18">
</dataflow>
<dataflow id="129" from="StgValue_128" to="store_ln0" fromId="128" toId="19">
</dataflow>
<dataflow id="130" from="i" to="store_ln0" fromId="16" toId="19">
</dataflow>
<dataflow id="131" from="StgValue_102" to="store_ln0" fromId="102" toId="20">
</dataflow>
<dataflow id="132" from="accumulate" to="store_ln0" fromId="15" toId="20">
</dataflow>
<dataflow id="133" from="i" to="i_2" fromId="16" toId="22">
</dataflow>
<dataflow id="135" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="134" toId="23">
</dataflow>
<dataflow id="136" from="gmem" to="specbitsmap_ln0" fromId="90" toId="23">
</dataflow>
<dataflow id="137" from="i_2" to="icmp_ln76" fromId="22" toId="24">
</dataflow>
<dataflow id="139" from="StgValue_138" to="icmp_ln76" fromId="138" toId="24">
</dataflow>
<dataflow id="141" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="140" toId="25">
</dataflow>
<dataflow id="143" from="StgValue_142" to="empty" fromId="142" toId="25">
</dataflow>
<dataflow id="144" from="StgValue_142" to="empty" fromId="142" toId="25">
</dataflow>
<dataflow id="145" from="StgValue_142" to="empty" fromId="142" toId="25">
</dataflow>
<dataflow id="146" from="icmp_ln76" to="br_ln76" fromId="24" toId="26">
</dataflow>
<dataflow id="147" from="i_2" to="add_ln76" fromId="22" toId="27">
</dataflow>
<dataflow id="149" from="StgValue_148" to="add_ln76" fromId="148" toId="27">
</dataflow>
<dataflow id="150" from="add_ln76" to="zext_ln78" fromId="27" toId="28">
</dataflow>
<dataflow id="151" from="signal_shift_reg" to="signal_shift_reg_addr" fromId="93" toId="29">
</dataflow>
<dataflow id="153" from="StgValue_152" to="signal_shift_reg_addr" fromId="152" toId="29">
</dataflow>
<dataflow id="154" from="zext_ln78" to="signal_shift_reg_addr" fromId="28" toId="29">
</dataflow>
<dataflow id="155" from="signal_shift_reg_addr" to="signal_shift_reg_load" fromId="29" toId="30">
</dataflow>
<dataflow id="157" from="_ssdm_op_BitConcatenate.i9.i7.i2" to="shl_ln" fromId="156" toId="31">
</dataflow>
<dataflow id="158" from="i_2" to="shl_ln" fromId="22" toId="31">
</dataflow>
<dataflow id="160" from="StgValue_159" to="shl_ln" fromId="159" toId="31">
</dataflow>
<dataflow id="161" from="shl_ln" to="zext_ln79" fromId="31" toId="32">
</dataflow>
<dataflow id="162" from="zext_ln79" to="add_ln79" fromId="32" toId="33">
</dataflow>
<dataflow id="163" from="coefs_read" to="add_ln79" fromId="18" toId="33">
</dataflow>
<dataflow id="165" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln1" fromId="164" toId="34">
</dataflow>
<dataflow id="166" from="add_ln79" to="trunc_ln1" fromId="33" toId="34">
</dataflow>
<dataflow id="168" from="StgValue_167" to="trunc_ln1" fromId="167" toId="34">
</dataflow>
<dataflow id="170" from="StgValue_169" to="trunc_ln1" fromId="169" toId="34">
</dataflow>
<dataflow id="171" from="trunc_ln1" to="sext_ln79" fromId="34" toId="35">
</dataflow>
<dataflow id="172" from="gmem" to="gmem_addr" fromId="90" toId="36">
</dataflow>
<dataflow id="173" from="sext_ln79" to="gmem_addr" fromId="35" toId="36">
</dataflow>
<dataflow id="174" from="add_ln76" to="store_ln76" fromId="27" toId="37">
</dataflow>
<dataflow id="175" from="i" to="store_ln76" fromId="16" toId="37">
</dataflow>
<dataflow id="176" from="i_2" to="zext_ln76" fromId="22" toId="38">
</dataflow>
<dataflow id="177" from="signal_shift_reg_addr" to="signal_shift_reg_load" fromId="29" toId="39">
</dataflow>
<dataflow id="178" from="signal_shift_reg" to="signal_shift_reg_addr_1" fromId="93" toId="40">
</dataflow>
<dataflow id="179" from="StgValue_152" to="signal_shift_reg_addr_1" fromId="152" toId="40">
</dataflow>
<dataflow id="180" from="zext_ln76" to="signal_shift_reg_addr_1" fromId="38" toId="40">
</dataflow>
<dataflow id="181" from="signal_shift_reg_load" to="store_ln78" fromId="39" toId="41">
</dataflow>
<dataflow id="182" from="signal_shift_reg_addr_1" to="store_ln78" fromId="40" toId="41">
</dataflow>
<dataflow id="184" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="183" toId="42">
</dataflow>
<dataflow id="185" from="gmem_addr" to="gmem_load_req" fromId="36" toId="42">
</dataflow>
<dataflow id="186" from="StgValue_94" to="gmem_load_req" fromId="94" toId="42">
</dataflow>
<dataflow id="187" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="183" toId="43">
</dataflow>
<dataflow id="188" from="gmem_addr" to="gmem_load_req" fromId="36" toId="43">
</dataflow>
<dataflow id="189" from="StgValue_94" to="gmem_load_req" fromId="94" toId="43">
</dataflow>
<dataflow id="190" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="183" toId="44">
</dataflow>
<dataflow id="191" from="gmem_addr" to="gmem_load_req" fromId="36" toId="44">
</dataflow>
<dataflow id="192" from="StgValue_94" to="gmem_load_req" fromId="94" toId="44">
</dataflow>
<dataflow id="193" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="183" toId="45">
</dataflow>
<dataflow id="194" from="gmem_addr" to="gmem_load_req" fromId="36" toId="45">
</dataflow>
<dataflow id="195" from="StgValue_94" to="gmem_load_req" fromId="94" toId="45">
</dataflow>
<dataflow id="196" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="183" toId="46">
</dataflow>
<dataflow id="197" from="gmem_addr" to="gmem_load_req" fromId="36" toId="46">
</dataflow>
<dataflow id="198" from="StgValue_94" to="gmem_load_req" fromId="94" toId="46">
</dataflow>
<dataflow id="199" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="183" toId="47">
</dataflow>
<dataflow id="200" from="gmem_addr" to="gmem_load_req" fromId="36" toId="47">
</dataflow>
<dataflow id="201" from="StgValue_94" to="gmem_load_req" fromId="94" toId="47">
</dataflow>
<dataflow id="202" from="_ssdm_op_ReadReq.m_axi.i32P1A" to="gmem_load_req" fromId="183" toId="48">
</dataflow>
<dataflow id="203" from="gmem_addr" to="gmem_load_req" fromId="36" toId="48">
</dataflow>
<dataflow id="204" from="StgValue_94" to="gmem_load_req" fromId="94" toId="48">
</dataflow>
<dataflow id="206" from="_ssdm_op_Read.m_axi.i32P1A" to="gmem_addr_read" fromId="205" toId="49">
</dataflow>
<dataflow id="207" from="gmem_addr" to="gmem_addr_read" fromId="36" toId="49">
</dataflow>
<dataflow id="208" from="gmem_addr_read" to="mul_ln79" fromId="49" toId="50">
</dataflow>
<dataflow id="209" from="signal_shift_reg_load" to="mul_ln79" fromId="39" toId="50">
</dataflow>
<dataflow id="210" from="gmem_addr_read" to="mul_ln79" fromId="49" toId="51">
</dataflow>
<dataflow id="211" from="signal_shift_reg_load" to="mul_ln79" fromId="39" toId="51">
</dataflow>
<dataflow id="212" from="accumulate" to="accumulate_load" fromId="15" toId="52">
</dataflow>
<dataflow id="214" from="_ssdm_op_SpecPipeline" to="specpipeline_ln77" fromId="213" toId="53">
</dataflow>
<dataflow id="215" from="StgValue_122" to="specpipeline_ln77" fromId="122" toId="53">
</dataflow>
<dataflow id="216" from="StgValue_102" to="specpipeline_ln77" fromId="102" toId="53">
</dataflow>
<dataflow id="217" from="StgValue_102" to="specpipeline_ln77" fromId="102" toId="53">
</dataflow>
<dataflow id="218" from="StgValue_102" to="specpipeline_ln77" fromId="102" toId="53">
</dataflow>
<dataflow id="219" from="empty_0" to="specpipeline_ln77" fromId="105" toId="53">
</dataflow>
<dataflow id="221" from="_ssdm_op_SpecLoopName" to="specloopname_ln13" fromId="220" toId="54">
</dataflow>
<dataflow id="223" from="empty_12" to="specloopname_ln13" fromId="222" toId="54">
</dataflow>
<dataflow id="224" from="mul_ln79" to="accumulate_1" fromId="51" toId="55">
</dataflow>
<dataflow id="225" from="accumulate_load" to="accumulate_1" fromId="52" toId="55">
</dataflow>
<dataflow id="226" from="accumulate_1" to="store_ln76" fromId="55" toId="56">
</dataflow>
<dataflow id="227" from="accumulate" to="store_ln76" fromId="15" toId="56">
</dataflow>
<dataflow id="228" from="accumulate" to="accumulate_load_1" fromId="15" toId="58">
</dataflow>
<dataflow id="230" from="_ssdm_op_Write.ap_auto.i32P0A" to="write_ln0" fromId="229" toId="59">
</dataflow>
<dataflow id="231" from="accumulate_out" to="write_ln0" fromId="92" toId="59">
</dataflow>
<dataflow id="232" from="accumulate_load_1" to="write_ln0" fromId="58" toId="59">
</dataflow>
<dataflow id="233" from="icmp_ln76" to="StgValue_2" fromId="24" toId="2">
</dataflow>
<dataflow id="234" from="icmp_ln76" to="StgValue_12" fromId="24" toId="12">
</dataflow>
</dataflows>


</stg>
