m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/altera/15.0
vALU
Z0 DXx6 sv_std 3 std 0 22 <EOTafDcUY:cQeO^ICn]m3
Z1 !s110 1623376185
!i10b 1
!s100 lWR1F^0HEz_6dmfJ79=1=1
IXj^gRnoflXY^m7XOcVa<n3
Z2 V`JN@9S9cnhjKRR_L]QIcM3
!s105 ALU_sv_unit
S1
Z3 dC:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/Supporting Branches in the RISC Machine
w1622523160
8C:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/Supporting Branches in the RISC Machine/ALU.sv
FC:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/Supporting Branches in the RISC Machine/ALU.sv
L0 8
Z4 OV;L;10.3d;59
r1
!s85 0
31
!s108 1623376185.048000
!s107 C:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/Supporting Branches in the RISC Machine/ALU.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/Supporting Branches in the RISC Machine/ALU.sv|
!i113 1
Z5 o-work work -sv
n@a@l@u
vbranched_risc_machine_top
R0
R1
!i10b 1
!s100 h_`lY`XT=k7VQn3JTHFLF0
IYWlS7gMMCI6JG?V06GaAz2
R2
Z6 !s105 branched_risc_machine_top_sv_unit
S1
R3
Z7 w1623376118
Z8 8C:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/Supporting Branches in the RISC Machine/branched_risc_machine_top.sv
Z9 FC:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/Supporting Branches in the RISC Machine/branched_risc_machine_top.sv
L0 2
R4
r1
!s85 0
31
Z10 !s108 1623376185.093000
Z11 !s107 C:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/Supporting Branches in the RISC Machine/branched_risc_machine_top.sv|
Z12 !s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/Supporting Branches in the RISC Machine/branched_risc_machine_top.sv|
!i113 1
R5
vcpu
R0
R1
!i10b 1
!s100 M6f@KzoV?azUzCnP]IBY72
I?zoBIjI=mNaC25ASbKk;K3
R2
!s105 cpu_sv_unit
S1
R3
w1623137692
8C:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/Supporting Branches in the RISC Machine/cpu.sv
FC:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/Supporting Branches in the RISC Machine/cpu.sv
L0 1
R4
r1
!s85 0
31
!s108 1623376185.140000
!s107 C:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/Supporting Branches in the RISC Machine/cpu.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/Supporting Branches in the RISC Machine/cpu.sv|
!i113 1
R5
vcpu_tb
R0
!s110 1623376232
!i10b 1
!s100 7If@mO8Fc;fQ@E;VCGh^[3
I]bU8aJ0?[5GE8RC5a=z8<2
R2
!s105 cpu_tb_sv_unit
S1
R3
w1623376227
8C:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/Supporting Branches in the RISC Machine/cpu_tb.sv
FC:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/Supporting Branches in the RISC Machine/cpu_tb.sv
L0 3
R4
r1
!s85 0
31
!s108 1623376232.150000
!s107 C:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/Supporting Branches in the RISC Machine/cpu_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/Supporting Branches in the RISC Machine/cpu_tb.sv|
!i113 1
R5
vdatapath
R0
R1
!i10b 1
!s100 n>JY^QE3dcD;RdJdih85B2
IBEYY>K6Q<m2C:Y0K6hRNz0
R2
!s105 datapath_sv_unit
S1
R3
w1623135670
8C:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/Supporting Branches in the RISC Machine/datapath.sv
FC:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/Supporting Branches in the RISC Machine/datapath.sv
L0 1
R4
r1
!s85 0
31
!s108 1623376185.184000
!s107 C:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/Supporting Branches in the RISC Machine/datapath.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/Supporting Branches in the RISC Machine/datapath.sv|
!i113 1
R5
vfsm
R0
R1
!i10b 1
!s100 JaHiL0`VkMln3LH:`GfIa0
I9e2WnocY=[oIn0AJlGLN=2
R2
!s105 fsm_sv_unit
S1
R3
w1623190501
8C:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/Supporting Branches in the RISC Machine/fsm.sv
FC:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/Supporting Branches in the RISC Machine/fsm.sv
L0 2
R4
r1
!s85 0
31
!s108 1623376185.227000
!s107 C:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/Supporting Branches in the RISC Machine/fsm.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/Supporting Branches in the RISC Machine/fsm.sv|
!i113 1
R5
vinstruction_decoder
R0
R1
!i10b 1
!s100 1oOOD_KH>9WJeTchKh?aY2
ITn3_L7VogEi[Z<YcD2D921
R2
!s105 instruction_decoder_sv_unit
S1
R3
w1623110565
8C:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/Supporting Branches in the RISC Machine/instruction_decoder.sv
FC:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/Supporting Branches in the RISC Machine/instruction_decoder.sv
L0 1
R4
r1
!s85 0
31
!s108 1623376185.449000
!s107 C:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/Supporting Branches in the RISC Machine/instruction_decoder.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/Supporting Branches in the RISC Machine/instruction_decoder.sv|
!i113 1
R5
vRAM
R0
R1
!i10b 1
!s100 N_=E>KZ6:UWl1VW7JH64I1
I2caZ0Vhe0VfaVZ=do2C=d0
R2
!s105 ram_sv_unit
S1
R3
w1622607975
8C:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/Supporting Branches in the RISC Machine/ram.sv
FC:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/Supporting Branches in the RISC Machine/ram.sv
L0 9
R4
r1
!s85 0
31
!s108 1623376185.492000
!s107 C:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/Supporting Branches in the RISC Machine/ram.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/Supporting Branches in the RISC Machine/ram.sv|
!i113 1
R5
n@r@a@m
vregfile
R0
R1
!i10b 1
!s100 4[MNelJlMa^JTl7mzjW<]0
I4KWTEHMP_[?N1c35WFMGI0
R2
!s105 regfile_sv_unit
S1
R3
w1623135602
8C:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/Supporting Branches in the RISC Machine/regfile.sv
FC:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/Supporting Branches in the RISC Machine/regfile.sv
L0 8
R4
r1
!s85 0
31
!s108 1623376185.536000
!s107 C:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/Supporting Branches in the RISC Machine/regfile.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/Supporting Branches in the RISC Machine/regfile.sv|
!i113 1
R5
vshifter
R0
R1
!i10b 1
!s100 cQm6Y7CBGKBXE7?GFbaQb3
I[Y?MCOYbBfKoUzQJ4mj5S0
R2
!s105 shifter_sv_unit
S1
R3
w1622489178
8C:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/Supporting Branches in the RISC Machine/shifter.sv
FC:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/Supporting Branches in the RISC Machine/shifter.sv
L0 7
R4
r1
!s85 0
31
!s108 1623376185.580000
!s107 C:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/Supporting Branches in the RISC Machine/shifter.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/Supporting Branches in the RISC Machine/shifter.sv|
!i113 1
R5
vsseg
R0
R1
!i10b 1
!s100 T]Z=>Rz;Y;]HgQ<OT2PUX2
IJ`[n52czz[VI?Gz5_]eAP1
R2
R6
S1
R3
R7
R8
R9
L0 46
R4
r1
!s85 0
31
R10
R11
R12
!i113 1
R5
vvDFFE
R0
R1
!i10b 1
!s100 JT622VlY^Q>><TEfJCZzQ0
Ic1WT5`ohBBM8=E3?R5L960
R2
!s105 vDFFE_sv_unit
S1
R3
w1622442762
8C:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/Supporting Branches in the RISC Machine/vDFFE.sv
FC:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/Supporting Branches in the RISC Machine/vDFFE.sv
L0 7
R4
r1
!s85 0
31
!s108 1623376184.935000
!s107 C:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/Supporting Branches in the RISC Machine/vDFFE.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/ATAHAN/Documents/GitHub/Simple-RISC-Machine/Simple RISC Machine/Supporting Branches in the RISC Machine/vDFFE.sv|
!i113 1
R5
nv@d@f@f@e
