--- mega/ATmega32M1.atdf	2025-07-26 21:22:31
+++ mega/ATmega32M1.atdf.new	2025-07-30 15:40:46
@@ -625,15 +625,15 @@
         <register caption="Enable MOb Register 2" name="CANEN2" offset="0xDC" size="1" ocd-rw="R">
           <bitfield caption="Enable MObs" mask="0x3F" name="ENMOB"/>
         </register>
-        <register caption="Enable MOb Register 1(empty)" name="CANEN1" offset="0xDD" size="1" mask="0x00" ocd-rw=""/>
+        <register caption="Enable MOb Register 1(empty)" name="CANEN1" offset="0xDD" size="1" mask="0x00" />
         <register caption="Enable Interrupt MOb Register 2" name="CANIE2" offset="0xDE" size="1">
           <bitfield caption="Interrupt Enable  MObs" mask="0x3F" name="IEMOB"/>
         </register>
-        <register caption="Enable Interrupt MOb Register 1 (empty)" name="CANIE1" offset="0xDF" size="1" mask="0x00" ocd-rw=""/>
+        <register caption="Enable Interrupt MOb Register 1 (empty)" name="CANIE1" offset="0xDF" size="1" mask="0x00"/>
         <register caption="CAN Status Interrupt MOb Register 2" name="CANSIT2" offset="0xE0" size="1" ocd-rw="R">
           <bitfield caption="Status of Interrupt MObs" mask="0x3F" name="SIT"/>
         </register>
-        <register caption="CAN Status Interrupt MOb Register 1 (empty)" name="CANSIT1" offset="0xE1" size="1" mask="0x00" ocd-rw=""/>
+        <register caption="CAN Status Interrupt MOb Register 1 (empty)" name="CANSIT1" offset="0xE1" size="1" mask="0x00"/>
         <register caption="CAN Bit Timing Register 1" name="CANBT1" offset="0xE2" size="1">
           <bitfield caption="Baud Rate Prescaler bits" mask="0x7E" name="BRP"/>
         </register>
@@ -646,11 +646,11 @@
           <bitfield caption="Phase Segment 1 bits" mask="0x0E" name="PHS1"/>
           <bitfield caption="Sample Type" mask="0x01" name="SMP"/>
         </register>
-        <register caption="Timer Control Register" name="CANTCON" offset="0xE5" size="1" mask="0xFF" ocd-rw=""/>
-        <register caption="Timer Register" name="CANTIM" offset="0xE6" size="2" mask="0xFFFF" ocd-rw=""/>
-        <register caption="TTC Timer Register" name="CANTTC" offset="0xE8" size="2" mask="0xFFFF" ocd-rw=""/>
-        <register caption="Transmit Error Counter Register" name="CANTEC" offset="0xEA" size="1" mask="0xFF" ocd-rw="R"/>
-        <register caption="Receive Error Counter Register" name="CANREC" offset="0xEB" size="1" mask="0xFF" ocd-rw="R"/>
+        <register caption="Timer Control Register" name="CANTCON" offset="0xE5" size="1" mask="0xFF"/>
+        <register caption="Timer Register" name="CANTIM" offset="0xE6" size="2" mask="0xFFFF"/>
+        <register caption="TTC Timer Register" name="CANTTC" offset="0xE8" size="2" mask="0xFFFF"/>
+        <register caption="Transmit Error Counter Register" name="CANTEC" offset="0xEA" size="1" mask="0xFF"/>
+        <register caption="Receive Error Counter Register" name="CANREC" offset="0xEB" size="1" mask="0xFF"/>
         <register caption="Highest Priority MOb Register" name="CANHPMOB" offset="0xEC" size="1">
           <bitfield caption="Highest Priority MOb Number bits" mask="0xF0" name="HPMOB"/>
           <bitfield caption="CAN General Purpose bits" mask="0x0F" name="CGP"/>
@@ -757,7 +757,7 @@
     </module>
     <module caption="Digital-to-Analog Converter" name="DAC">
       <register-group caption="Digital-to-Analog Converter" name="DAC">
-        <register caption="DAC Data Register" name="DAC" offset="0x91" size="2" ocd-rw="">
+        <register caption="DAC Data Register" name="DAC" offset="0x91" size="2">
           <bitfield caption="DAC Data Register Bits" mask="0xFFFF" name="DAC"/>
         </register>
         <register caption="DAC Control Register" name="DACON" offset="0x90" size="1">
@@ -1133,7 +1133,7 @@
           <bitfield caption="Auto Increment of Data Buffer Index (Active Low)" mask="0x08" name="LAINC"/>
           <bitfield caption="FIFO LIN Data Buffer Index bits" mask="0x07" name="LINDX"/>
         </register>
-        <register caption="LIN Data Register" name="LINDAT" offset="0xD2" size="1">
+        <register caption="LIN Data Register" name="LINDAT" offset="0xD2" size="1" ocd-rw="">
           <bitfield caption="LIN Data In / Data out" mask="0xFF" name="LDATA"/>
         </register>
       </register-group>
@@ -1204,22 +1204,22 @@
         <register caption="External Interrupt Flag Register" name="EIFR" offset="0x3C" size="1" ocd-rw="R">
           <bitfield caption="External Interrupt Flags" mask="0x0F" name="INTF"/>
         </register>
-        <register caption="Pin Change Interrupt Control Register" name="PCICR" offset="0x68" size="1" ocd-rw="">
+        <register caption="Pin Change Interrupt Control Register" name="PCICR" offset="0x68" size="1">
           <bitfield caption="Pin Change Interrupt Enables" mask="0x0F" name="PCIE"/>
         </register>
-        <register caption="Pin Change Mask Register 3" name="PCMSK3" offset="0x6D" size="1" ocd-rw="">
+        <register caption="Pin Change Mask Register 3" name="PCMSK3" offset="0x6D" size="1">
           <bitfield caption="Pin Change Enable Masks" mask="0x07" name="PCINT" lsb="24"/>
         </register>
-        <register caption="Pin Change Mask Register 2" name="PCMSK2" offset="0x6C" size="1" ocd-rw="">
+        <register caption="Pin Change Mask Register 2" name="PCMSK2" offset="0x6C" size="1">
           <bitfield caption="Pin Change Enable Masks" mask="0xFF" name="PCINT" lsb="16"/>
         </register>
-        <register caption="Pin Change Mask Register 1" name="PCMSK1" offset="0x6B" size="1" ocd-rw="">
+        <register caption="Pin Change Mask Register 1" name="PCMSK1" offset="0x6B" size="1">
           <bitfield caption="Pin Change Enable Masks" mask="0xFF" name="PCINT" lsb="8"/>
         </register>
-        <register caption="Pin Change Mask Register 0" name="PCMSK0" offset="0x6A" size="1" ocd-rw="">
+        <register caption="Pin Change Mask Register 0" name="PCMSK0" offset="0x6A" size="1">
           <bitfield caption="Pin Change Enable Masks" mask="0xFF" name="PCINT"/>
         </register>
-        <register caption="Pin Change Interrupt Flag Register" name="PCIFR" offset="0x3B" size="1" ocd-rw="">
+        <register caption="Pin Change Interrupt Flag Register" name="PCIFR" offset="0x3B" size="1">
           <bitfield caption="Pin Change Interrupt Flags" mask="0x0F" name="PCIF"/>
         </register>
       </register-group>
@@ -1250,15 +1250,15 @@
     </module>
     <module caption="Power Stage Controller" name="PSC">
       <register-group caption="Power Stage Controller" name="PSC">
-        <register caption="PSC Interrupt Flag Register" name="PIFR" offset="0xBC" size="1" ocd-rw="">
+        <register caption="PSC Interrupt Flag Register" name="PIFR" offset="0xBC" size="1">
           <bitfield caption="PSC External Event 2 Interrupt" mask="0x0E" name="PEV"/>
           <bitfield caption="PSC End of Cycle Interrupt" mask="0x01" name="PEOP"/>
         </register>
-        <register caption="PSC Interrupt Mask Register" name="PIM" offset="0xBB" size="1" ocd-rw="">
+        <register caption="PSC Interrupt Mask Register" name="PIM" offset="0xBB" size="1">
           <bitfield caption="External Event 2 Interrupt Enable" mask="0x0E" name="PEVE"/>
           <bitfield caption="PSC End of Cycle Interrupt Enable" mask="0x01" name="PEOPE"/>
         </register>
-        <register caption="PSC Module 2 Input Control Register" name="PMIC2" offset="0xBA" size="1" ocd-rw="">
+        <register caption="PSC Module 2 Input Control Register" name="PMIC2" offset="0xBA" size="1">
           <bitfield caption="PSC Module 2 Overlap Enable" mask="0x80" name="POVEN2"/>
           <bitfield caption="PSC Module 2 Input Select" mask="0x40" name="PISEL2"/>
           <bitfield caption="PSC Module 2 Input Level Selector" mask="0x20" name="PELEV2"/>
@@ -1266,7 +1266,7 @@
           <bitfield caption="PSC Module 2 Asynchronous Output Control" mask="0x08" name="PAOC2"/>
           <bitfield caption="PSC Module 2 Input Mode bits" mask="0x07" name="PRFM2"/>
         </register>
-        <register caption="PSC Module 1 Input Control Register" name="PMIC1" offset="0xB9" size="1" ocd-rw="">
+        <register caption="PSC Module 1 Input Control Register" name="PMIC1" offset="0xB9" size="1">
           <bitfield caption="PSC Module 1 Overlap Enable" mask="0x80" name="POVEN1"/>
           <bitfield caption="PSC Module 1 Input Select" mask="0x40" name="PISEL1"/>
           <bitfield caption="PSC Module 1 Input Level Selector" mask="0x20" name="PELEV1"/>
@@ -1274,7 +1274,7 @@
           <bitfield caption="PSC Module 1 Asynchronous Output Control" mask="0x08" name="PAOC1"/>
           <bitfield caption="PSC Module 1 Input Mode bits" mask="0x07" name="PRFM1"/>
         </register>
-        <register caption="PSC Module 0 Input Control Register" name="PMIC0" offset="0xB8" size="1" ocd-rw="">
+        <register caption="PSC Module 0 Input Control Register" name="PMIC0" offset="0xB8" size="1">
           <bitfield caption="PSC Module 0 Overlap Enable" mask="0x80" name="POVEN0"/>
           <bitfield caption="PSC Module 0 Input Select" mask="0x40" name="PISEL0"/>
           <bitfield caption="PSC Module 0 Input Level Selector" mask="0x20" name="PELEV0"/>
@@ -1282,13 +1282,13 @@
           <bitfield caption="PSC Module 0 Asynchronous Output Control" mask="0x08" name="PAOC0"/>
           <bitfield caption="PSC Module 0 Input Mode bits" mask="0x07" name="PRFM0"/>
         </register>
-        <register caption="PSC Control Register" name="PCTL" offset="0xB7" size="1" ocd-rw="">
+        <register caption="PSC Control Register" name="PCTL" offset="0xB7" size="1">
           <bitfield caption="PSC Prescaler Select bits" mask="0xC0" name="PPRE"/>
           <bitfield caption="PSC Input Clock Select" mask="0x20" name="PCLKSEL"/>
           <bitfield caption="PSC Complete Cycle" mask="0x02" name="PCCYC"/>
           <bitfield caption="PSC Run" mask="0x01" name="PRUN"/>
         </register>
-        <register caption="PSC Output Configuration" name="POC" offset="0xB6" size="1" ocd-rw="">
+        <register caption="PSC Output Configuration" name="POC" offset="0xB6" size="1">
           <bitfield caption="PSC Output 2B Enable" mask="0x20" name="POEN2B"/>
           <bitfield caption="PSC Output 2A Enable" mask="0x10" name="POEN2A"/>
           <bitfield caption="PSC Output 1B Enable" mask="0x08" name="POEN1B"/>
@@ -1296,13 +1296,13 @@
           <bitfield caption="PSC Output 0B Enable" mask="0x02" name="POEN0B"/>
           <bitfield caption="PSC Output 0A Enable" mask="0x01" name="POEN0A"/>
         </register>
-        <register caption="PSC Configuration Register" name="PCNF" offset="0xB5" size="1" ocd-rw="">
+        <register caption="PSC Configuration Register" name="PCNF" offset="0xB5" size="1">
           <bitfield caption="PSC Update Lock" mask="0x20" name="PULOCK"/>
           <bitfield caption="PSC Mode" mask="0x10" name="PMODE"/>
           <bitfield caption="PSC Output B Polarity" mask="0x08" name="POPB"/>
           <bitfield caption="PSC Output A Polarity" mask="0x04" name="POPA"/>
         </register>
-        <register caption="PSC Synchro Configuration" name="PSYNC" offset="0xB4" size="1" ocd-rw="">
+        <register caption="PSC Synchro Configuration" name="PSYNC" offset="0xB4" size="1">
           <bitfield caption="Selection of Synchronization Out for ADC" mask="0x30" name="PSYNC2"/>
           <bitfield caption="Selection of Synchronization Out for ADC" mask="0x0C" name="PSYNC1"/>
           <bitfield caption="Selection of Synchronization Out for ADC" mask="0x03" name="PSYNC0"/>
