/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [2:0] _02_;
  wire [12:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  reg [10:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [6:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [3:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  reg [20:0] celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire celloutsig_0_5z;
  wire [8:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [11:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  reg [5:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [10:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [7:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_13z = !(celloutsig_0_4z[15] ? celloutsig_0_4z[12] : celloutsig_0_11z);
  assign celloutsig_0_18z = !(_01_ ? _00_ : celloutsig_0_7z);
  assign celloutsig_0_20z = !(celloutsig_0_15z ? in_data[1] : celloutsig_0_19z);
  assign celloutsig_0_25z = !(in_data[94] ? celloutsig_0_23z[0] : celloutsig_0_4z[1]);
  assign celloutsig_1_0z = ~((in_data[159] | in_data[187]) & (in_data[172] | in_data[168]));
  assign celloutsig_1_5z = ~((celloutsig_1_1z | celloutsig_1_0z) & (in_data[105] | celloutsig_1_2z));
  assign celloutsig_1_14z = ~((celloutsig_1_4z[6] | celloutsig_1_6z) & (celloutsig_1_0z | celloutsig_1_6z));
  assign celloutsig_0_11z = ~((celloutsig_0_5z | celloutsig_0_6z[4]) & (celloutsig_0_4z[10] | celloutsig_0_9z));
  assign celloutsig_0_26z = ~((celloutsig_0_2z | celloutsig_0_12z) & (celloutsig_0_10z | celloutsig_0_19z));
  assign celloutsig_1_10z = celloutsig_1_6z | celloutsig_1_2z;
  assign celloutsig_1_11z = celloutsig_1_5z | celloutsig_1_6z;
  assign celloutsig_0_9z = celloutsig_0_7z | celloutsig_0_0z;
  assign celloutsig_1_15z = celloutsig_1_10z ^ celloutsig_1_8z;
  assign celloutsig_0_22z = celloutsig_0_6z[2] ^ celloutsig_0_13z;
  always_ff @(posedge clkin_data[128], negedge clkin_data[64])
    if (!clkin_data[64]) _02_ <= 3'h0;
    else _02_ <= in_data[139:137];
  reg [12:0] _19_;
  always_ff @(negedge clkin_data[96], negedge clkin_data[32])
    if (!clkin_data[32]) _19_ <= 13'h0000;
    else _19_ <= { celloutsig_0_4z[14:13], celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_6z };
  assign { _03_[12], _00_, _01_, _03_[9:0] } = _19_;
  assign celloutsig_0_21z = { in_data[53:52], celloutsig_0_3z, celloutsig_0_20z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_20z } / { 1'h1, celloutsig_0_1z[5], celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_13z };
  assign celloutsig_0_23z = in_data[93:90] / { 1'h1, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_14z };
  assign celloutsig_0_45z = { celloutsig_0_44z, celloutsig_0_3z, celloutsig_0_31z } === { celloutsig_0_18z, celloutsig_0_15z, celloutsig_0_26z };
  assign celloutsig_0_5z = { celloutsig_0_1z[8:5], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_4z } >= { in_data[74:40], celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_6z = { celloutsig_1_4z[3:0], celloutsig_1_2z, celloutsig_1_2z } >= { celloutsig_1_4z[5:1], celloutsig_1_0z };
  assign celloutsig_0_10z = celloutsig_0_1z[6:2] >= { celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_7z };
  assign celloutsig_0_38z = celloutsig_0_1z[9:0] > { celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_28z, celloutsig_0_25z, celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_35z };
  assign celloutsig_0_30z = { _01_, _03_[9:0], celloutsig_0_10z, celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_1z } <= { celloutsig_0_23z[1:0], celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_24z, celloutsig_0_13z, celloutsig_0_22z, celloutsig_0_14z, celloutsig_0_22z, celloutsig_0_20z, celloutsig_0_6z, celloutsig_0_23z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_9z };
  assign celloutsig_0_42z = { in_data[74:71], celloutsig_0_30z, celloutsig_0_25z, celloutsig_0_36z, celloutsig_0_26z } <= in_data[58:51];
  assign celloutsig_1_18z = { celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_14z } <= { celloutsig_1_8z, celloutsig_1_15z, celloutsig_1_12z };
  assign celloutsig_1_9z = ! { in_data[176:174], celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_0z };
  assign celloutsig_0_14z = ! { celloutsig_0_3z, celloutsig_0_6z };
  assign celloutsig_0_24z = ! celloutsig_0_1z[8:4];
  assign celloutsig_0_31z = { celloutsig_0_30z, celloutsig_0_6z } || { _03_[7], celloutsig_0_3z, celloutsig_0_22z, celloutsig_0_22z, celloutsig_0_20z, celloutsig_0_5z, celloutsig_0_28z, celloutsig_0_28z, celloutsig_0_0z, celloutsig_0_10z };
  assign celloutsig_0_44z = { celloutsig_0_4z[17:1], celloutsig_0_5z, celloutsig_0_38z, celloutsig_0_26z, celloutsig_0_27z, celloutsig_0_21z, celloutsig_0_28z, celloutsig_0_30z } || { celloutsig_0_1z[5], celloutsig_0_18z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_21z, celloutsig_0_22z, celloutsig_0_26z, _03_[12], _00_, _01_, _03_[9:0], celloutsig_0_17z, celloutsig_0_42z, celloutsig_0_24z };
  assign celloutsig_0_19z = { _03_[6:2], celloutsig_0_18z, celloutsig_0_17z } < { celloutsig_0_4z[4:1], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_17z };
  assign celloutsig_1_13z = celloutsig_1_2z & ~(celloutsig_1_9z);
  assign celloutsig_0_27z = celloutsig_0_6z[7] & ~(in_data[79]);
  assign celloutsig_1_19z = { celloutsig_1_16z, celloutsig_1_13z, celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_5z, celloutsig_1_13z } % { 1'h1, celloutsig_1_18z, celloutsig_1_6z, celloutsig_1_18z, celloutsig_1_0z, celloutsig_1_12z, celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_12z, in_data[96] };
  assign celloutsig_0_36z = { _01_, _03_[9:0], celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_35z, celloutsig_0_29z } != { in_data[31:18], celloutsig_0_26z, celloutsig_0_24z };
  assign celloutsig_0_50z = { celloutsig_0_8z[5:4], celloutsig_0_2z, celloutsig_0_30z } != { celloutsig_0_8z[2], celloutsig_0_27z, celloutsig_0_45z, celloutsig_0_3z };
  assign celloutsig_0_12z = { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z } != celloutsig_0_1z[7:5];
  assign celloutsig_0_17z = { in_data[95:92], celloutsig_0_5z } != { celloutsig_0_1z[3:0], celloutsig_0_13z };
  assign celloutsig_0_29z = { celloutsig_0_13z, celloutsig_0_24z, celloutsig_0_5z } != { _03_[9], celloutsig_0_27z, celloutsig_0_15z };
  assign celloutsig_0_6z = - { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_1_4z = { in_data[137:133], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z } | in_data[148:141];
  assign celloutsig_1_1z = & in_data[119:116];
  assign celloutsig_0_2z = & in_data[40:34];
  assign celloutsig_0_0z = in_data[72] & in_data[9];
  assign celloutsig_0_35z = celloutsig_0_0z & celloutsig_0_24z;
  assign celloutsig_1_2z = in_data[191] & celloutsig_1_0z;
  assign celloutsig_1_7z = ~^ { _02_, celloutsig_1_5z };
  assign celloutsig_0_28z = ~^ celloutsig_0_8z[6:4];
  assign celloutsig_0_7z = ^ { in_data[67:66], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_8z = { celloutsig_0_1z, celloutsig_0_2z } << { celloutsig_0_4z[19:17], celloutsig_0_6z };
  assign celloutsig_0_3z = ~((celloutsig_0_2z & celloutsig_0_1z[6]) | in_data[40]);
  assign celloutsig_0_51z = ~((celloutsig_0_24z & celloutsig_0_5z) | celloutsig_0_26z);
  assign celloutsig_1_12z = ~((celloutsig_1_6z & celloutsig_1_11z) | celloutsig_1_7z);
  always_latch
    if (clkin_data[32]) celloutsig_0_4z = 21'h000000;
    else if (celloutsig_1_19z[0]) celloutsig_0_4z = in_data[34:14];
  always_latch
    if (!clkin_data[64]) celloutsig_1_16z = 6'h00;
    else if (!clkin_data[0]) celloutsig_1_16z = { in_data[163:162], celloutsig_1_2z, celloutsig_1_13z, celloutsig_1_13z, celloutsig_1_2z };
  always_latch
    if (clkin_data[32]) celloutsig_0_1z = 11'h000;
    else if (celloutsig_1_19z[0]) celloutsig_0_1z = { in_data[70:64], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_8z = ~((_02_[1] & celloutsig_1_0z) | (celloutsig_1_5z & celloutsig_1_6z));
  assign celloutsig_0_15z = ~((celloutsig_0_10z & celloutsig_0_5z) | (celloutsig_0_4z[19] & celloutsig_0_7z));
  assign _03_[11:10] = { _00_, _01_ };
  assign { out_data[128], out_data[106:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_50z, celloutsig_0_51z };
endmodule
