--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Daniel\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1925 paths analyzed, 340 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.504ns.
--------------------------------------------------------------------------------
Slack:                  14.496ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_24 (FF)
  Destination:          M_errorcount_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.406ns (Levels of Logic = 3)
  Clock Path Skew:      -0.063ns (0.598 - 0.661)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_24 to M_errorcount_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y32.AQ       Tcko                  0.476   M_counter_q[24]
                                                       M_counter_q_24
    SLICE_X10Y30.D5      net (fanout=7)        1.048   M_counter_q[24]
    SLICE_X10Y30.D       Tilo                  0.235   M_sm_q_FSM_FFd3_3
                                                       Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1012
    SLICE_X15Y40.A4      net (fanout=2)        1.764   Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1012
    SLICE_X15Y40.A       Tilo                  0.259   M_errorcount_q[2]
                                                       Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1014_1
    SLICE_X13Y45.B1      net (fanout=14)       1.251   Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1014
    SLICE_X13Y45.CLK     Tas                   0.373   M_errorcount_q[21]
                                                       Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT261
                                                       M_errorcount_q_20
    -------------------------------------------------  ---------------------------
    Total                                      5.406ns (1.343ns logic, 4.063ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  14.529ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_24 (FF)
  Destination:          M_errorcount_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.363ns (Levels of Logic = 3)
  Clock Path Skew:      -0.073ns (0.588 - 0.661)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_24 to M_errorcount_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y32.AQ       Tcko                  0.476   M_counter_q[24]
                                                       M_counter_q_24
    SLICE_X10Y30.D5      net (fanout=7)        1.048   M_counter_q[24]
    SLICE_X10Y30.D       Tilo                  0.235   M_sm_q_FSM_FFd3_3
                                                       Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1012
    SLICE_X15Y45.B3      net (fanout=2)        2.067   Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1012
    SLICE_X15Y45.B       Tilo                  0.259   M_errorcount_q[24]
                                                       Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1014
    SLICE_X15Y40.D5      net (fanout=15)       0.905   Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT101
    SLICE_X15Y40.CLK     Tas                   0.373   M_errorcount_q[2]
                                                       Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT441
                                                       M_errorcount_q_2
    -------------------------------------------------  ---------------------------
    Total                                      5.363ns (1.343ns logic, 4.020ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  14.633ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_sm_q_FSM_FFd2_2 (FF)
  Destination:          M_errorcount_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.272ns (Levels of Logic = 3)
  Clock Path Skew:      -0.060ns (0.686 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_sm_q_FSM_FFd2_2 to M_errorcount_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y30.CQ       Tcko                  0.430   M_sm_q_FSM_FFd2_3
                                                       M_sm_q_FSM_FFd2_2
    SLICE_X10Y30.D2      net (fanout=1)        0.960   M_sm_q_FSM_FFd2_2
    SLICE_X10Y30.D       Tilo                  0.235   M_sm_q_FSM_FFd3_3
                                                       Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1012
    SLICE_X15Y40.A4      net (fanout=2)        1.764   Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1012
    SLICE_X15Y40.A       Tilo                  0.259   M_errorcount_q[2]
                                                       Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1014_1
    SLICE_X13Y45.B1      net (fanout=14)       1.251   Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1014
    SLICE_X13Y45.CLK     Tas                   0.373   M_errorcount_q[21]
                                                       Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT261
                                                       M_errorcount_q_20
    -------------------------------------------------  ---------------------------
    Total                                      5.272ns (1.297ns logic, 3.975ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack:                  14.635ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_24 (FF)
  Destination:          M_errorcount_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.262ns (Levels of Logic = 3)
  Clock Path Skew:      -0.068ns (0.593 - 0.661)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_24 to M_errorcount_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y32.AQ       Tcko                  0.476   M_counter_q[24]
                                                       M_counter_q_24
    SLICE_X10Y30.D5      net (fanout=7)        1.048   M_counter_q[24]
    SLICE_X10Y30.D       Tilo                  0.235   M_sm_q_FSM_FFd3_3
                                                       Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1012
    SLICE_X15Y45.B3      net (fanout=2)        2.067   Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1012
    SLICE_X15Y45.B       Tilo                  0.259   M_errorcount_q[24]
                                                       Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1014
    SLICE_X15Y42.A3      net (fanout=15)       0.804   Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT101
    SLICE_X15Y42.CLK     Tas                   0.373   M_errorcount_q[10]
                                                       Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT541
                                                       M_errorcount_q_7
    -------------------------------------------------  ---------------------------
    Total                                      5.262ns (1.343ns logic, 3.919ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  14.642ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_24 (FF)
  Destination:          M_errorcount_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.255ns (Levels of Logic = 3)
  Clock Path Skew:      -0.068ns (0.593 - 0.661)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_24 to M_errorcount_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y32.AQ       Tcko                  0.476   M_counter_q[24]
                                                       M_counter_q_24
    SLICE_X10Y30.D5      net (fanout=7)        1.048   M_counter_q[24]
    SLICE_X10Y30.D       Tilo                  0.235   M_sm_q_FSM_FFd3_3
                                                       Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1012
    SLICE_X15Y45.B3      net (fanout=2)        2.067   Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1012
    SLICE_X15Y45.B       Tilo                  0.259   M_errorcount_q[24]
                                                       Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1014
    SLICE_X15Y42.B4      net (fanout=15)       0.797   Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT101
    SLICE_X15Y42.CLK     Tas                   0.373   M_errorcount_q[10]
                                                       Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT561
                                                       M_errorcount_q_8
    -------------------------------------------------  ---------------------------
    Total                                      5.255ns (1.343ns logic, 3.912ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack:                  14.646ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_sm_q_FSM_FFd4_2 (FF)
  Destination:          M_errorcount_q_20 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.258ns (Levels of Logic = 3)
  Clock Path Skew:      -0.061ns (0.686 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_sm_q_FSM_FFd4_2 to M_errorcount_q_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.CQ       Tcko                  0.430   M_sm_q_FSM_FFd4_3
                                                       M_sm_q_FSM_FFd4_2
    SLICE_X10Y30.D1      net (fanout=2)        0.946   M_sm_q_FSM_FFd4_2
    SLICE_X10Y30.D       Tilo                  0.235   M_sm_q_FSM_FFd3_3
                                                       Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1012
    SLICE_X15Y40.A4      net (fanout=2)        1.764   Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1012
    SLICE_X15Y40.A       Tilo                  0.259   M_errorcount_q[2]
                                                       Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1014_1
    SLICE_X13Y45.B1      net (fanout=14)       1.251   Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1014
    SLICE_X13Y45.CLK     Tas                   0.373   M_errorcount_q[21]
                                                       Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT261
                                                       M_errorcount_q_20
    -------------------------------------------------  ---------------------------
    Total                                      5.258ns (1.297ns logic, 3.961ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  14.659ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_24 (FF)
  Destination:          M_errorcount_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.243ns (Levels of Logic = 3)
  Clock Path Skew:      -0.063ns (0.598 - 0.661)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_24 to M_errorcount_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y32.AQ       Tcko                  0.476   M_counter_q[24]
                                                       M_counter_q_24
    SLICE_X10Y30.D5      net (fanout=7)        1.048   M_counter_q[24]
    SLICE_X10Y30.D       Tilo                  0.235   M_sm_q_FSM_FFd3_3
                                                       Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1012
    SLICE_X15Y40.A4      net (fanout=2)        1.764   Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1012
    SLICE_X15Y40.A       Tilo                  0.259   M_errorcount_q[2]
                                                       Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1014_1
    SLICE_X13Y45.C3      net (fanout=14)       1.088   Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1014
    SLICE_X13Y45.CLK     Tas                   0.373   M_errorcount_q[21]
                                                       Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT281
                                                       M_errorcount_q_21
    -------------------------------------------------  ---------------------------
    Total                                      5.243ns (1.343ns logic, 3.900ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack:                  14.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_24 (FF)
  Destination:          M_errorcount_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.235ns (Levels of Logic = 3)
  Clock Path Skew:      -0.070ns (0.591 - 0.661)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_24 to M_errorcount_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y32.AQ       Tcko                  0.476   M_counter_q[24]
                                                       M_counter_q_24
    SLICE_X10Y30.D5      net (fanout=7)        1.048   M_counter_q[24]
    SLICE_X10Y30.D       Tilo                  0.235   M_sm_q_FSM_FFd3_3
                                                       Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1012
    SLICE_X15Y45.B3      net (fanout=2)        2.067   Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1012
    SLICE_X15Y45.B       Tilo                  0.259   M_errorcount_q[24]
                                                       Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1014
    SLICE_X15Y41.D4      net (fanout=15)       0.777   Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT101
    SLICE_X15Y41.CLK     Tas                   0.373   M_errorcount_q[6]
                                                       Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT521
                                                       M_errorcount_q_6
    -------------------------------------------------  ---------------------------
    Total                                      5.235ns (1.343ns logic, 3.892ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack:                  14.666ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_sm_q_FSM_FFd2_2 (FF)
  Destination:          M_errorcount_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.229ns (Levels of Logic = 3)
  Clock Path Skew:      -0.070ns (0.676 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_sm_q_FSM_FFd2_2 to M_errorcount_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y30.CQ       Tcko                  0.430   M_sm_q_FSM_FFd2_3
                                                       M_sm_q_FSM_FFd2_2
    SLICE_X10Y30.D2      net (fanout=1)        0.960   M_sm_q_FSM_FFd2_2
    SLICE_X10Y30.D       Tilo                  0.235   M_sm_q_FSM_FFd3_3
                                                       Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1012
    SLICE_X15Y45.B3      net (fanout=2)        2.067   Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1012
    SLICE_X15Y45.B       Tilo                  0.259   M_errorcount_q[24]
                                                       Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1014
    SLICE_X15Y40.D5      net (fanout=15)       0.905   Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT101
    SLICE_X15Y40.CLK     Tas                   0.373   M_errorcount_q[2]
                                                       Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT441
                                                       M_errorcount_q_2
    -------------------------------------------------  ---------------------------
    Total                                      5.229ns (1.297ns logic, 3.932ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------
Slack:                  14.679ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_sm_q_FSM_FFd4_2 (FF)
  Destination:          M_errorcount_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.215ns (Levels of Logic = 3)
  Clock Path Skew:      -0.071ns (0.676 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_sm_q_FSM_FFd4_2 to M_errorcount_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.CQ       Tcko                  0.430   M_sm_q_FSM_FFd4_3
                                                       M_sm_q_FSM_FFd4_2
    SLICE_X10Y30.D1      net (fanout=2)        0.946   M_sm_q_FSM_FFd4_2
    SLICE_X10Y30.D       Tilo                  0.235   M_sm_q_FSM_FFd3_3
                                                       Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1012
    SLICE_X15Y45.B3      net (fanout=2)        2.067   Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1012
    SLICE_X15Y45.B       Tilo                  0.259   M_errorcount_q[24]
                                                       Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1014
    SLICE_X15Y40.D5      net (fanout=15)       0.905   Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT101
    SLICE_X15Y40.CLK     Tas                   0.373   M_errorcount_q[2]
                                                       Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT441
                                                       M_errorcount_q_2
    -------------------------------------------------  ---------------------------
    Total                                      5.215ns (1.297ns logic, 3.918ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack:                  14.715ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_24 (FF)
  Destination:          M_errorcount_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.180ns (Levels of Logic = 3)
  Clock Path Skew:      -0.070ns (0.591 - 0.661)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_24 to M_errorcount_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y32.AQ       Tcko                  0.476   M_counter_q[24]
                                                       M_counter_q_24
    SLICE_X10Y30.D5      net (fanout=7)        1.048   M_counter_q[24]
    SLICE_X10Y30.D       Tilo                  0.235   M_sm_q_FSM_FFd3_3
                                                       Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1012
    SLICE_X15Y45.B3      net (fanout=2)        2.067   Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1012
    SLICE_X15Y45.B       Tilo                  0.259   M_errorcount_q[24]
                                                       Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1014
    SLICE_X15Y41.B5      net (fanout=15)       0.722   Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT101
    SLICE_X15Y41.CLK     Tas                   0.373   M_errorcount_q[6]
                                                       Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT481
                                                       M_errorcount_q_4
    -------------------------------------------------  ---------------------------
    Total                                      5.180ns (1.343ns logic, 3.837ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack:                  14.720ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_24 (FF)
  Destination:          M_errorcount_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.175ns (Levels of Logic = 3)
  Clock Path Skew:      -0.070ns (0.591 - 0.661)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_24 to M_errorcount_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y32.AQ       Tcko                  0.476   M_counter_q[24]
                                                       M_counter_q_24
    SLICE_X10Y30.D5      net (fanout=7)        1.048   M_counter_q[24]
    SLICE_X10Y30.D       Tilo                  0.235   M_sm_q_FSM_FFd3_3
                                                       Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1012
    SLICE_X15Y45.B3      net (fanout=2)        2.067   Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1012
    SLICE_X15Y45.B       Tilo                  0.259   M_errorcount_q[24]
                                                       Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1014
    SLICE_X15Y41.A5      net (fanout=15)       0.717   Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT101
    SLICE_X15Y41.CLK     Tas                   0.373   M_errorcount_q[6]
                                                       Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT461
                                                       M_errorcount_q_3
    -------------------------------------------------  ---------------------------
    Total                                      5.175ns (1.343ns logic, 3.832ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  14.743ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_24 (FF)
  Destination:          M_errorcount_q_16 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.159ns (Levels of Logic = 3)
  Clock Path Skew:      -0.063ns (0.598 - 0.661)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_24 to M_errorcount_q_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y32.AQ       Tcko                  0.476   M_counter_q[24]
                                                       M_counter_q_24
    SLICE_X10Y30.D5      net (fanout=7)        1.048   M_counter_q[24]
    SLICE_X10Y30.D       Tilo                  0.235   M_sm_q_FSM_FFd3_3
                                                       Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1012
    SLICE_X15Y40.A4      net (fanout=2)        1.764   Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1012
    SLICE_X15Y40.A       Tilo                  0.259   M_errorcount_q[2]
                                                       Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1014_1
    SLICE_X15Y44.B1      net (fanout=14)       1.004   Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1014
    SLICE_X15Y44.CLK     Tas                   0.373   M_errorcount_q[18]
                                                       Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT161
                                                       M_errorcount_q_16
    -------------------------------------------------  ---------------------------
    Total                                      5.159ns (1.343ns logic, 3.816ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  14.749ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_24 (FF)
  Destination:          M_errorcount_q_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.146ns (Levels of Logic = 3)
  Clock Path Skew:      -0.070ns (0.591 - 0.661)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_24 to M_errorcount_q_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y32.AQ       Tcko                  0.476   M_counter_q[24]
                                                       M_counter_q_24
    SLICE_X10Y30.D5      net (fanout=7)        1.048   M_counter_q[24]
    SLICE_X10Y30.D       Tilo                  0.235   M_sm_q_FSM_FFd3_3
                                                       Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1012
    SLICE_X15Y45.B3      net (fanout=2)        2.067   Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1012
    SLICE_X15Y45.B       Tilo                  0.259   M_errorcount_q[24]
                                                       Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1014
    SLICE_X15Y41.C5      net (fanout=15)       0.688   Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT101
    SLICE_X15Y41.CLK     Tas                   0.373   M_errorcount_q[6]
                                                       Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT501
                                                       M_errorcount_q_5
    -------------------------------------------------  ---------------------------
    Total                                      5.146ns (1.343ns logic, 3.803ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  14.772ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_sm_q_FSM_FFd2_2 (FF)
  Destination:          M_errorcount_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.128ns (Levels of Logic = 3)
  Clock Path Skew:      -0.065ns (0.681 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_sm_q_FSM_FFd2_2 to M_errorcount_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y30.CQ       Tcko                  0.430   M_sm_q_FSM_FFd2_3
                                                       M_sm_q_FSM_FFd2_2
    SLICE_X10Y30.D2      net (fanout=1)        0.960   M_sm_q_FSM_FFd2_2
    SLICE_X10Y30.D       Tilo                  0.235   M_sm_q_FSM_FFd3_3
                                                       Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1012
    SLICE_X15Y45.B3      net (fanout=2)        2.067   Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1012
    SLICE_X15Y45.B       Tilo                  0.259   M_errorcount_q[24]
                                                       Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1014
    SLICE_X15Y42.A3      net (fanout=15)       0.804   Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT101
    SLICE_X15Y42.CLK     Tas                   0.373   M_errorcount_q[10]
                                                       Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT541
                                                       M_errorcount_q_7
    -------------------------------------------------  ---------------------------
    Total                                      5.128ns (1.297ns logic, 3.831ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  14.779ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_sm_q_FSM_FFd2_2 (FF)
  Destination:          M_errorcount_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.121ns (Levels of Logic = 3)
  Clock Path Skew:      -0.065ns (0.681 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_sm_q_FSM_FFd2_2 to M_errorcount_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y30.CQ       Tcko                  0.430   M_sm_q_FSM_FFd2_3
                                                       M_sm_q_FSM_FFd2_2
    SLICE_X10Y30.D2      net (fanout=1)        0.960   M_sm_q_FSM_FFd2_2
    SLICE_X10Y30.D       Tilo                  0.235   M_sm_q_FSM_FFd3_3
                                                       Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1012
    SLICE_X15Y45.B3      net (fanout=2)        2.067   Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1012
    SLICE_X15Y45.B       Tilo                  0.259   M_errorcount_q[24]
                                                       Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1014
    SLICE_X15Y42.B4      net (fanout=15)       0.797   Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT101
    SLICE_X15Y42.CLK     Tas                   0.373   M_errorcount_q[10]
                                                       Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT561
                                                       M_errorcount_q_8
    -------------------------------------------------  ---------------------------
    Total                                      5.121ns (1.297ns logic, 3.824ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  14.785ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_sm_q_FSM_FFd4_2 (FF)
  Destination:          M_errorcount_q_7 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.114ns (Levels of Logic = 3)
  Clock Path Skew:      -0.066ns (0.681 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_sm_q_FSM_FFd4_2 to M_errorcount_q_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.CQ       Tcko                  0.430   M_sm_q_FSM_FFd4_3
                                                       M_sm_q_FSM_FFd4_2
    SLICE_X10Y30.D1      net (fanout=2)        0.946   M_sm_q_FSM_FFd4_2
    SLICE_X10Y30.D       Tilo                  0.235   M_sm_q_FSM_FFd3_3
                                                       Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1012
    SLICE_X15Y45.B3      net (fanout=2)        2.067   Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1012
    SLICE_X15Y45.B       Tilo                  0.259   M_errorcount_q[24]
                                                       Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1014
    SLICE_X15Y42.A3      net (fanout=15)       0.804   Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT101
    SLICE_X15Y42.CLK     Tas                   0.373   M_errorcount_q[10]
                                                       Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT541
                                                       M_errorcount_q_7
    -------------------------------------------------  ---------------------------
    Total                                      5.114ns (1.297ns logic, 3.817ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack:                  14.792ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_sm_q_FSM_FFd4_2 (FF)
  Destination:          M_errorcount_q_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.107ns (Levels of Logic = 3)
  Clock Path Skew:      -0.066ns (0.681 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_sm_q_FSM_FFd4_2 to M_errorcount_q_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.CQ       Tcko                  0.430   M_sm_q_FSM_FFd4_3
                                                       M_sm_q_FSM_FFd4_2
    SLICE_X10Y30.D1      net (fanout=2)        0.946   M_sm_q_FSM_FFd4_2
    SLICE_X10Y30.D       Tilo                  0.235   M_sm_q_FSM_FFd3_3
                                                       Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1012
    SLICE_X15Y45.B3      net (fanout=2)        2.067   Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1012
    SLICE_X15Y45.B       Tilo                  0.259   M_errorcount_q[24]
                                                       Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1014
    SLICE_X15Y42.B4      net (fanout=15)       0.797   Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT101
    SLICE_X15Y42.CLK     Tas                   0.373   M_errorcount_q[10]
                                                       Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT561
                                                       M_errorcount_q_8
    -------------------------------------------------  ---------------------------
    Total                                      5.107ns (1.297ns logic, 3.810ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack:                  14.796ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_sm_q_FSM_FFd2_2 (FF)
  Destination:          M_errorcount_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.109ns (Levels of Logic = 3)
  Clock Path Skew:      -0.060ns (0.686 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_sm_q_FSM_FFd2_2 to M_errorcount_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y30.CQ       Tcko                  0.430   M_sm_q_FSM_FFd2_3
                                                       M_sm_q_FSM_FFd2_2
    SLICE_X10Y30.D2      net (fanout=1)        0.960   M_sm_q_FSM_FFd2_2
    SLICE_X10Y30.D       Tilo                  0.235   M_sm_q_FSM_FFd3_3
                                                       Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1012
    SLICE_X15Y40.A4      net (fanout=2)        1.764   Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1012
    SLICE_X15Y40.A       Tilo                  0.259   M_errorcount_q[2]
                                                       Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1014_1
    SLICE_X13Y45.C3      net (fanout=14)       1.088   Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1014
    SLICE_X13Y45.CLK     Tas                   0.373   M_errorcount_q[21]
                                                       Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT281
                                                       M_errorcount_q_21
    -------------------------------------------------  ---------------------------
    Total                                      5.109ns (1.297ns logic, 3.812ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack:                  14.797ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_sm_q_FSM_FFd2_2 (FF)
  Destination:          M_errorcount_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.101ns (Levels of Logic = 3)
  Clock Path Skew:      -0.067ns (0.679 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_sm_q_FSM_FFd2_2 to M_errorcount_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y30.CQ       Tcko                  0.430   M_sm_q_FSM_FFd2_3
                                                       M_sm_q_FSM_FFd2_2
    SLICE_X10Y30.D2      net (fanout=1)        0.960   M_sm_q_FSM_FFd2_2
    SLICE_X10Y30.D       Tilo                  0.235   M_sm_q_FSM_FFd3_3
                                                       Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1012
    SLICE_X15Y45.B3      net (fanout=2)        2.067   Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1012
    SLICE_X15Y45.B       Tilo                  0.259   M_errorcount_q[24]
                                                       Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1014
    SLICE_X15Y41.D4      net (fanout=15)       0.777   Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT101
    SLICE_X15Y41.CLK     Tas                   0.373   M_errorcount_q[6]
                                                       Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT521
                                                       M_errorcount_q_6
    -------------------------------------------------  ---------------------------
    Total                                      5.101ns (1.297ns logic, 3.804ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack:                  14.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_sm_q_FSM_FFd4_2 (FF)
  Destination:          M_errorcount_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.095ns (Levels of Logic = 3)
  Clock Path Skew:      -0.061ns (0.686 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_sm_q_FSM_FFd4_2 to M_errorcount_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.CQ       Tcko                  0.430   M_sm_q_FSM_FFd4_3
                                                       M_sm_q_FSM_FFd4_2
    SLICE_X10Y30.D1      net (fanout=2)        0.946   M_sm_q_FSM_FFd4_2
    SLICE_X10Y30.D       Tilo                  0.235   M_sm_q_FSM_FFd3_3
                                                       Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1012
    SLICE_X15Y40.A4      net (fanout=2)        1.764   Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1012
    SLICE_X15Y40.A       Tilo                  0.259   M_errorcount_q[2]
                                                       Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1014_1
    SLICE_X13Y45.C3      net (fanout=14)       1.088   Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1014
    SLICE_X13Y45.CLK     Tas                   0.373   M_errorcount_q[21]
                                                       Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT281
                                                       M_errorcount_q_21
    -------------------------------------------------  ---------------------------
    Total                                      5.095ns (1.297ns logic, 3.798ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  14.810ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_sm_q_FSM_FFd4_2 (FF)
  Destination:          M_errorcount_q_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.087ns (Levels of Logic = 3)
  Clock Path Skew:      -0.068ns (0.679 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_sm_q_FSM_FFd4_2 to M_errorcount_q_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.CQ       Tcko                  0.430   M_sm_q_FSM_FFd4_3
                                                       M_sm_q_FSM_FFd4_2
    SLICE_X10Y30.D1      net (fanout=2)        0.946   M_sm_q_FSM_FFd4_2
    SLICE_X10Y30.D       Tilo                  0.235   M_sm_q_FSM_FFd3_3
                                                       Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1012
    SLICE_X15Y45.B3      net (fanout=2)        2.067   Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1012
    SLICE_X15Y45.B       Tilo                  0.259   M_errorcount_q[24]
                                                       Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1014
    SLICE_X15Y41.D4      net (fanout=15)       0.777   Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT101
    SLICE_X15Y41.CLK     Tas                   0.373   M_errorcount_q[6]
                                                       Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT521
                                                       M_errorcount_q_6
    -------------------------------------------------  ---------------------------
    Total                                      5.087ns (1.297ns logic, 3.790ns route)
                                                       (25.5% logic, 74.5% route)

--------------------------------------------------------------------------------
Slack:                  14.851ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_24 (FF)
  Destination:          M_errorcount_q_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.046ns (Levels of Logic = 3)
  Clock Path Skew:      -0.068ns (0.593 - 0.661)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_24 to M_errorcount_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y32.AQ       Tcko                  0.476   M_counter_q[24]
                                                       M_counter_q_24
    SLICE_X10Y30.D5      net (fanout=7)        1.048   M_counter_q[24]
    SLICE_X10Y30.D       Tilo                  0.235   M_sm_q_FSM_FFd3_3
                                                       Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1012
    SLICE_X15Y45.B3      net (fanout=2)        2.067   Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1012
    SLICE_X15Y45.B       Tilo                  0.259   M_errorcount_q[24]
                                                       Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1014
    SLICE_X15Y42.C6      net (fanout=15)       0.588   Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT101
    SLICE_X15Y42.CLK     Tas                   0.373   M_errorcount_q[10]
                                                       Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT581
                                                       M_errorcount_q_9
    -------------------------------------------------  ---------------------------
    Total                                      5.046ns (1.343ns logic, 3.703ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Slack:                  14.852ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_sm_q_FSM_FFd2_2 (FF)
  Destination:          M_errorcount_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.046ns (Levels of Logic = 3)
  Clock Path Skew:      -0.067ns (0.679 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_sm_q_FSM_FFd2_2 to M_errorcount_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y30.CQ       Tcko                  0.430   M_sm_q_FSM_FFd2_3
                                                       M_sm_q_FSM_FFd2_2
    SLICE_X10Y30.D2      net (fanout=1)        0.960   M_sm_q_FSM_FFd2_2
    SLICE_X10Y30.D       Tilo                  0.235   M_sm_q_FSM_FFd3_3
                                                       Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1012
    SLICE_X15Y45.B3      net (fanout=2)        2.067   Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1012
    SLICE_X15Y45.B       Tilo                  0.259   M_errorcount_q[24]
                                                       Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1014
    SLICE_X15Y41.B5      net (fanout=15)       0.722   Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT101
    SLICE_X15Y41.CLK     Tas                   0.373   M_errorcount_q[6]
                                                       Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT481
                                                       M_errorcount_q_4
    -------------------------------------------------  ---------------------------
    Total                                      5.046ns (1.297ns logic, 3.749ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack:                  14.857ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_sm_q_FSM_FFd2_2 (FF)
  Destination:          M_errorcount_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.041ns (Levels of Logic = 3)
  Clock Path Skew:      -0.067ns (0.679 - 0.746)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_sm_q_FSM_FFd2_2 to M_errorcount_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y30.CQ       Tcko                  0.430   M_sm_q_FSM_FFd2_3
                                                       M_sm_q_FSM_FFd2_2
    SLICE_X10Y30.D2      net (fanout=1)        0.960   M_sm_q_FSM_FFd2_2
    SLICE_X10Y30.D       Tilo                  0.235   M_sm_q_FSM_FFd3_3
                                                       Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1012
    SLICE_X15Y45.B3      net (fanout=2)        2.067   Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1012
    SLICE_X15Y45.B       Tilo                  0.259   M_errorcount_q[24]
                                                       Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1014
    SLICE_X15Y41.A5      net (fanout=15)       0.717   Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT101
    SLICE_X15Y41.CLK     Tas                   0.373   M_errorcount_q[6]
                                                       Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT461
                                                       M_errorcount_q_3
    -------------------------------------------------  ---------------------------
    Total                                      5.041ns (1.297ns logic, 3.744ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------
Slack:                  14.865ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_sm_q_FSM_FFd4_2 (FF)
  Destination:          M_errorcount_q_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.032ns (Levels of Logic = 3)
  Clock Path Skew:      -0.068ns (0.679 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_sm_q_FSM_FFd4_2 to M_errorcount_q_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.CQ       Tcko                  0.430   M_sm_q_FSM_FFd4_3
                                                       M_sm_q_FSM_FFd4_2
    SLICE_X10Y30.D1      net (fanout=2)        0.946   M_sm_q_FSM_FFd4_2
    SLICE_X10Y30.D       Tilo                  0.235   M_sm_q_FSM_FFd3_3
                                                       Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1012
    SLICE_X15Y45.B3      net (fanout=2)        2.067   Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1012
    SLICE_X15Y45.B       Tilo                  0.259   M_errorcount_q[24]
                                                       Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1014
    SLICE_X15Y41.B5      net (fanout=15)       0.722   Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT101
    SLICE_X15Y41.CLK     Tas                   0.373   M_errorcount_q[6]
                                                       Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT481
                                                       M_errorcount_q_4
    -------------------------------------------------  ---------------------------
    Total                                      5.032ns (1.297ns logic, 3.735ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack:                  14.865ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_sm_q_FSM_FFd4_2 (FF)
  Destination:          M_errorcount_q_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.029ns (Levels of Logic = 3)
  Clock Path Skew:      -0.071ns (0.676 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_sm_q_FSM_FFd4_2 to M_errorcount_q_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.CQ       Tcko                  0.430   M_sm_q_FSM_FFd4_3
                                                       M_sm_q_FSM_FFd4_2
    SLICE_X11Y30.A1      net (fanout=2)        0.937   M_sm_q_FSM_FFd4_2
    SLICE_X11Y30.A       Tilo                  0.259   M_sm_q_FSM_FFd3
                                                       Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1013
    SLICE_X15Y45.B6      net (fanout=2)        1.866   Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1013
    SLICE_X15Y45.B       Tilo                  0.259   M_errorcount_q[24]
                                                       Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1014
    SLICE_X15Y40.D5      net (fanout=15)       0.905   Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT101
    SLICE_X15Y40.CLK     Tas                   0.373   M_errorcount_q[2]
                                                       Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT441
                                                       M_errorcount_q_2
    -------------------------------------------------  ---------------------------
    Total                                      5.029ns (1.321ns logic, 3.708ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  14.870ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_sm_q_FSM_FFd4_2 (FF)
  Destination:          M_errorcount_q_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.027ns (Levels of Logic = 3)
  Clock Path Skew:      -0.068ns (0.679 - 0.747)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_sm_q_FSM_FFd4_2 to M_errorcount_q_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y31.CQ       Tcko                  0.430   M_sm_q_FSM_FFd4_3
                                                       M_sm_q_FSM_FFd4_2
    SLICE_X10Y30.D1      net (fanout=2)        0.946   M_sm_q_FSM_FFd4_2
    SLICE_X10Y30.D       Tilo                  0.235   M_sm_q_FSM_FFd3_3
                                                       Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1012
    SLICE_X15Y45.B3      net (fanout=2)        2.067   Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1012
    SLICE_X15Y45.B       Tilo                  0.259   M_errorcount_q[24]
                                                       Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1014
    SLICE_X15Y41.A5      net (fanout=15)       0.717   Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT101
    SLICE_X15Y41.CLK     Tas                   0.373   M_errorcount_q[6]
                                                       Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT461
                                                       M_errorcount_q_3
    -------------------------------------------------  ---------------------------
    Total                                      5.027ns (1.297ns logic, 3.730ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack:                  14.873ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_24 (FF)
  Destination:          M_errorcount_q_18 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.029ns (Levels of Logic = 3)
  Clock Path Skew:      -0.063ns (0.598 - 0.661)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_24 to M_errorcount_q_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y32.AQ       Tcko                  0.476   M_counter_q[24]
                                                       M_counter_q_24
    SLICE_X10Y30.D5      net (fanout=7)        1.048   M_counter_q[24]
    SLICE_X10Y30.D       Tilo                  0.235   M_sm_q_FSM_FFd3_3
                                                       Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1012
    SLICE_X15Y40.A4      net (fanout=2)        1.764   Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1012
    SLICE_X15Y40.A       Tilo                  0.259   M_errorcount_q[2]
                                                       Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1014_1
    SLICE_X15Y44.D3      net (fanout=14)       0.874   Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1014
    SLICE_X15Y44.CLK     Tas                   0.373   M_errorcount_q[18]
                                                       Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT201
                                                       M_errorcount_q_18
    -------------------------------------------------  ---------------------------
    Total                                      5.029ns (1.343ns logic, 3.686ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack:                  14.874ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_counter_q_24 (FF)
  Destination:          M_errorcount_q_19 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.028ns (Levels of Logic = 3)
  Clock Path Skew:      -0.063ns (0.598 - 0.661)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_counter_q_24 to M_errorcount_q_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y32.AQ       Tcko                  0.476   M_counter_q[24]
                                                       M_counter_q_24
    SLICE_X10Y30.D5      net (fanout=7)        1.048   M_counter_q[24]
    SLICE_X10Y30.D       Tilo                  0.235   M_sm_q_FSM_FFd3_3
                                                       Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1012
    SLICE_X15Y40.A4      net (fanout=2)        1.764   Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1012
    SLICE_X15Y40.A       Tilo                  0.259   M_errorcount_q[2]
                                                       Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1014_1
    SLICE_X13Y45.A6      net (fanout=14)       0.873   Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT1014
    SLICE_X13Y45.CLK     Tas                   0.373   M_errorcount_q[21]
                                                       Mmux_M_sm_q[4]_M_errorcount_q[28]_wide_mux_190_OUT221
                                                       M_errorcount_q_19
    -------------------------------------------------  ---------------------------
    Total                                      5.028ns (1.343ns logic, 3.685ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[6]/CLK
  Logical resource: seg/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X4Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[6]/CLK
  Logical resource: seg/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X4Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[6]/CLK
  Logical resource: seg/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X4Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: seg/ctr/M_ctr_q[6]/CLK
  Logical resource: seg/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X4Y43.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_sm_q_FSM_FFd5_2/CLK
  Logical resource: M_sm_q_FSM_FFd5_1/CK
  Location pin: SLICE_X8Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_sm_q_FSM_FFd5_2/CLK
  Logical resource: M_sm_q_FSM_FFd5_2/CK
  Location pin: SLICE_X8Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_sm_q_FSM_FFd5/CLK
  Logical resource: M_sm_q_FSM_FFd4/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_sm_q_FSM_FFd5/CLK
  Logical resource: M_sm_q_FSM_FFd5/CK
  Location pin: SLICE_X8Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[3]/CLK
  Logical resource: M_counter_q_0/CK
  Location pin: SLICE_X6Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[3]/CLK
  Logical resource: M_counter_q_1/CK
  Location pin: SLICE_X6Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[3]/CLK
  Logical resource: M_counter_q_2/CK
  Location pin: SLICE_X6Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[3]/CLK
  Logical resource: M_counter_q_3/CK
  Location pin: SLICE_X6Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[7]/CLK
  Logical resource: M_counter_q_4/CK
  Location pin: SLICE_X6Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[7]/CLK
  Logical resource: M_counter_q_5/CK
  Location pin: SLICE_X6Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[7]/CLK
  Logical resource: M_counter_q_6/CK
  Location pin: SLICE_X6Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[7]/CLK
  Logical resource: M_counter_q_7/CK
  Location pin: SLICE_X6Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[11]/CLK
  Logical resource: M_counter_q_8/CK
  Location pin: SLICE_X6Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[11]/CLK
  Logical resource: M_counter_q_9/CK
  Location pin: SLICE_X6Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[11]/CLK
  Logical resource: M_counter_q_10/CK
  Location pin: SLICE_X6Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[11]/CLK
  Logical resource: M_counter_q_11/CK
  Location pin: SLICE_X6Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[15]/CLK
  Logical resource: M_counter_q_12/CK
  Location pin: SLICE_X6Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[15]/CLK
  Logical resource: M_counter_q_13/CK
  Location pin: SLICE_X6Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[15]/CLK
  Logical resource: M_counter_q_14/CK
  Location pin: SLICE_X6Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[15]/CLK
  Logical resource: M_counter_q_15/CK
  Location pin: SLICE_X6Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[19]/CLK
  Logical resource: M_counter_q_16/CK
  Location pin: SLICE_X6Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[19]/CLK
  Logical resource: M_counter_q_17/CK
  Location pin: SLICE_X6Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[19]/CLK
  Logical resource: M_counter_q_18/CK
  Location pin: SLICE_X6Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[19]/CLK
  Logical resource: M_counter_q_19/CK
  Location pin: SLICE_X6Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_counter_q[23]/CLK
  Logical resource: M_counter_q_20/CK
  Location pin: SLICE_X6Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.504|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1925 paths, 0 nets, and 396 connections

Design statistics:
   Minimum period:   5.504ns{1}   (Maximum frequency: 181.686MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Oct 08 11:02:33 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 167 MB



