Analysis & Synthesis report for riscv_cache
Wed Mar 05 22:49:09 2025
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Logic Cells Representing Combinational Loops
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Port Connectivity Checks: "victim_cache:VICTIM_CACHE|victim_cache_controller:cache_controller|adder_32bit:A_miss"
 15. Port Connectivity Checks: "victim_cache:VICTIM_CACHE|victim_cache_controller:cache_controller|subtractor_32bit:S_hit"
 16. Port Connectivity Checks: "victim_cache:VICTIM_CACHE|victim_cache_controller:cache_controller|adder_32bit:A_access"
 17. Port Connectivity Checks: "victim_cache:VICTIM_CACHE|victim_cache_controller:cache_controller"
 18. Port Connectivity Checks: "victim_cache:VICTIM_CACHE"
 19. Port Connectivity Checks: "Memory:MEMORY|set_less_than_unsign:SLTU3"
 20. Port Connectivity Checks: "Memory:MEMORY|set_less_than_unsign:SLTU2"
 21. Port Connectivity Checks: "Memory:MEMORY|set_less_than_unsign:SLTU1"
 22. Port Connectivity Checks: "Memory:MEMORY|set_less_than_unsign:SLTU0"
 23. Port Connectivity Checks: "l2_cache:L2_CACHE|l2_cache_controller:cache_controller|adder_32bit:A_miss"
 24. Port Connectivity Checks: "l2_cache:L2_CACHE|l2_cache_controller:cache_controller|subtractor_32bit:S_hit"
 25. Port Connectivity Checks: "l2_cache:L2_CACHE|l2_cache_controller:cache_controller|adder_32bit:A_access"
 26. Port Connectivity Checks: "l2_cache:L2_CACHE|l2_cache_controller:cache_controller"
 27. Port Connectivity Checks: "l2_cache:L2_CACHE"
 28. Port Connectivity Checks: "MEM:MEM|d_cache:D_CACHE|cache_fsm:cache_controller|adder_32bit:A_miss"
 29. Port Connectivity Checks: "MEM:MEM|d_cache:D_CACHE|cache_fsm:cache_controller|subtractor_32bit:S_hit"
 30. Port Connectivity Checks: "MEM:MEM|d_cache:D_CACHE|cache_fsm:cache_controller|adder_32bit:A_access"
 31. Port Connectivity Checks: "MEM:MEM|d_cache:D_CACHE|cache_fsm:cache_controller"
 32. Port Connectivity Checks: "MEM:MEM"
 33. Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M31"
 34. Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M30"
 35. Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M29"
 36. Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M28"
 37. Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M27"
 38. Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M26"
 39. Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M25"
 40. Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M24"
 41. Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M23"
 42. Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M22"
 43. Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M21"
 44. Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M20"
 45. Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M19"
 46. Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M18"
 47. Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M17"
 48. Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M16"
 49. Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M15"
 50. Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M14"
 51. Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M13"
 52. Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M12"
 53. Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M11"
 54. Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M10"
 55. Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M9"
 56. Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M8"
 57. Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M7"
 58. Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M6"
 59. Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M5"
 60. Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M4"
 61. Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M3"
 62. Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M2"
 63. Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M1"
 64. Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M0"
 65. Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M31"
 66. Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M30"
 67. Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M29"
 68. Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M28"
 69. Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M27"
 70. Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M26"
 71. Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M25"
 72. Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M24"
 73. Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M23"
 74. Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M22"
 75. Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M21"
 76. Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M20"
 77. Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M19"
 78. Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M18"
 79. Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M17"
 80. Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M16"
 81. Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M15"
 82. Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M14"
 83. Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M13"
 84. Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M12"
 85. Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M11"
 86. Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M10"
 87. Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M9"
 88. Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M8"
 89. Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M7"
 90. Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M6"
 91. Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M5"
 92. Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M4"
 93. Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M3"
 94. Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M2"
 95. Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M1"
 96. Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M0"
 97. Port Connectivity Checks: "EX:EX|alu:ALU_EX|subtractor_32bit:SB0"
 98. Port Connectivity Checks: "EX:EX|alu:ALU_EX|adder_32bit:AD0"
 99. Port Connectivity Checks: "EX:EX|brcomp:BrComp_EX|set_less_than_unsign:SLTU|subtractor_32bit:S0"
100. Port Connectivity Checks: "EX:EX|brcomp:BrComp_EX|set_less_than_unsign:SLTU"
101. Port Connectivity Checks: "EX:EX|brcomp:BrComp_EX|set_less_than:SLT|subtractor_32bit:SUB0"
102. Port Connectivity Checks: "EX:EX|brcomp:BrComp_EX|set_less_than:SLT"
103. Port Connectivity Checks: "EX:EX|brcomp:BrComp_EX|set_equal:SE"
104. Port Connectivity Checks: "IF:IF|i_cache:I_CACHE|icache_controller:cache_controller|adder_32bit:A_miss"
105. Port Connectivity Checks: "IF:IF|i_cache:I_CACHE|icache_controller:cache_controller|subtractor_32bit:S_hit"
106. Port Connectivity Checks: "IF:IF|i_cache:I_CACHE|icache_controller:cache_controller|adder_32bit:A_access"
107. Port Connectivity Checks: "IF:IF|i_cache:I_CACHE"
108. Port Connectivity Checks: "IF:IF|adder_32bit:ADD4_IF"
109. Port Connectivity Checks: "IF:IF|pc:PC_IF|adder_32bit:Incr_command|full_adder:A0"
110. Port Connectivity Checks: "IF:IF|pc:PC_IF|adder_32bit:Incr_command"
111. Port Connectivity Checks: "IF:IF"
112. Port Connectivity Checks: "subtractor_32bit:Icache_hit|full_subtractor:S0"
113. Port Connectivity Checks: "subtractor_32bit:Icache_hit"
114. Elapsed Time Per Partition
115. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Mar 05 22:49:07 2025           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; riscv_cache                                     ;
; Top-level Entity Name              ; riscv_cache                                     ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 124,835                                         ;
;     Total combinational functions  ; 58,458                                          ;
;     Dedicated logic registers      ; 68,285                                          ;
; Total registers                    ; 68285                                           ;
; Total pins                         ; 386                                             ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; riscv_cache        ; riscv_cache        ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                  ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                              ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------+---------+
; victim_cache_LRU.sv              ; yes             ; User SystemVerilog HDL File  ; C:/altera/projects/riscv_cache/victim_cache_LRU.sv        ;         ;
; victim_cache_data.sv             ; yes             ; User SystemVerilog HDL File  ; C:/altera/projects/riscv_cache/victim_cache_data.sv       ;         ;
; victim_cache_tag.sv              ; yes             ; User SystemVerilog HDL File  ; C:/altera/projects/riscv_cache/victim_cache_tag.sv        ;         ;
; victim_cache.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/altera/projects/riscv_cache/victim_cache.sv            ;         ;
; victim_cache_controller.sv       ; yes             ; User SystemVerilog HDL File  ; C:/altera/projects/riscv_cache/victim_cache_controller.sv ;         ;
; l2_cache_LRU.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/altera/projects/riscv_cache/l2_cache_LRU.sv            ;         ;
; cache_LRU.sv                     ; yes             ; User SystemVerilog HDL File  ; C:/altera/projects/riscv_cache/cache_LRU.sv               ;         ;
; l2_cache_tag.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/altera/projects/riscv_cache/l2_cache_tag.sv            ;         ;
; l2_cache_data.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/altera/projects/riscv_cache/l2_cache_data.sv           ;         ;
; l2_cache_controller.sv           ; yes             ; User SystemVerilog HDL File  ; C:/altera/projects/riscv_cache/l2_cache_controller.sv     ;         ;
; l2_cache.sv                      ; yes             ; User SystemVerilog HDL File  ; C:/altera/projects/riscv_cache/l2_cache.sv                ;         ;
; Memory.sv                        ; yes             ; User SystemVerilog HDL File  ; C:/altera/projects/riscv_cache/Memory.sv                  ;         ;
; cache_arbiter.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/altera/projects/riscv_cache/cache_arbiter.sv           ;         ;
; icache_controller.sv             ; yes             ; User SystemVerilog HDL File  ; C:/altera/projects/riscv_cache/icache_controller.sv       ;         ;
; i_cache.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/altera/projects/riscv_cache/i_cache.sv                 ;         ;
; d_cache.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/altera/projects/riscv_cache/d_cache.sv                 ;         ;
; xor_32bit.sv                     ; yes             ; User SystemVerilog HDL File  ; C:/altera/projects/riscv_cache/xor_32bit.sv               ;         ;
; WB.sv                            ; yes             ; User SystemVerilog HDL File  ; C:/altera/projects/riscv_cache/WB.sv                      ;         ;
; subtractor_32bit.sv              ; yes             ; User SystemVerilog HDL File  ; C:/altera/projects/riscv_cache/subtractor_32bit.sv        ;         ;
; shift_right_logical.sv           ; yes             ; User SystemVerilog HDL File  ; C:/altera/projects/riscv_cache/shift_right_logical.sv     ;         ;
; shift_right_arithmetic.sv        ; yes             ; User SystemVerilog HDL File  ; C:/altera/projects/riscv_cache/shift_right_arithmetic.sv  ;         ;
; shift_left_logical.sv            ; yes             ; User SystemVerilog HDL File  ; C:/altera/projects/riscv_cache/shift_left_logical.sv      ;         ;
; set_less_than_unsign.sv          ; yes             ; User SystemVerilog HDL File  ; C:/altera/projects/riscv_cache/set_less_than_unsign.sv    ;         ;
; set_less_than.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/altera/projects/riscv_cache/set_less_than.sv           ;         ;
; set_equal.sv                     ; yes             ; User SystemVerilog HDL File  ; C:/altera/projects/riscv_cache/set_equal.sv               ;         ;
; regfile.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/altera/projects/riscv_cache/regfile.sv                 ;         ;
; pc.sv                            ; yes             ; User SystemVerilog HDL File  ; C:/altera/projects/riscv_cache/pc.sv                      ;         ;
; or_32bit.sv                      ; yes             ; User SystemVerilog HDL File  ; C:/altera/projects/riscv_cache/or_32bit.sv                ;         ;
; mux3to1_32bit.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/altera/projects/riscv_cache/mux3to1_32bit.sv           ;         ;
; mux2to1_32bit.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/altera/projects/riscv_cache/mux2to1_32bit.sv           ;         ;
; memfile.txt                      ; yes             ; User File                    ; C:/altera/projects/riscv_cache/memfile.txt                ;         ;
; MEM.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/altera/projects/riscv_cache/MEM.sv                     ;         ;
; imm_gen.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/altera/projects/riscv_cache/imm_gen.sv                 ;         ;
; IF.sv                            ; yes             ; User SystemVerilog HDL File  ; C:/altera/projects/riscv_cache/IF.sv                      ;         ;
; ID.sv                            ; yes             ; User SystemVerilog HDL File  ; C:/altera/projects/riscv_cache/ID.sv                      ;         ;
; Hazard_unit.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/altera/projects/riscv_cache/Hazard_unit.sv             ;         ;
; full_subtractor.sv               ; yes             ; User SystemVerilog HDL File  ; C:/altera/projects/riscv_cache/full_subtractor.sv         ;         ;
; full_adder.sv                    ; yes             ; User SystemVerilog HDL File  ; C:/altera/projects/riscv_cache/full_adder.sv              ;         ;
; EX.sv                            ; yes             ; User SystemVerilog HDL File  ; C:/altera/projects/riscv_cache/EX.sv                      ;         ;
; define.sv                        ; yes             ; User SystemVerilog HDL File  ; C:/altera/projects/riscv_cache/define.sv                  ;         ;
; decode_dif.sv                    ; yes             ; User SystemVerilog HDL File  ; C:/altera/projects/riscv_cache/decode_dif.sv              ;         ;
; ctrl_unit.sv                     ; yes             ; User SystemVerilog HDL File  ; C:/altera/projects/riscv_cache/ctrl_unit.sv               ;         ;
; cache_tag.sv                     ; yes             ; User SystemVerilog HDL File  ; C:/altera/projects/riscv_cache/cache_tag.sv               ;         ;
; cache_fsm.sv                     ; yes             ; User SystemVerilog HDL File  ; C:/altera/projects/riscv_cache/cache_fsm.sv               ;         ;
; cache_def.sv                     ; yes             ; User SystemVerilog HDL File  ; C:/altera/projects/riscv_cache/cache_def.sv               ;         ;
; cache_data.sv                    ; yes             ; User SystemVerilog HDL File  ; C:/altera/projects/riscv_cache/cache_data.sv              ;         ;
; brcomp.sv                        ; yes             ; User SystemVerilog HDL File  ; C:/altera/projects/riscv_cache/brcomp.sv                  ;         ;
; Branch_predictor.sv              ; yes             ; User SystemVerilog HDL File  ; C:/altera/projects/riscv_cache/Branch_predictor.sv        ;         ;
; and_32bit.sv                     ; yes             ; User SystemVerilog HDL File  ; C:/altera/projects/riscv_cache/and_32bit.sv               ;         ;
; alu.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/altera/projects/riscv_cache/alu.sv                     ;         ;
; adder_32bit.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/altera/projects/riscv_cache/adder_32bit.sv             ;         ;
; riscv_cache.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/altera/projects/riscv_cache/riscv_cache.sv             ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------+---------+


+-------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary           ;
+---------------------------------------------+---------+
; Resource                                    ; Usage   ;
+---------------------------------------------+---------+
; Estimated Total logic elements              ; 124,835 ;
;                                             ;         ;
; Total combinational functions               ; 58458   ;
; Logic element usage by number of LUT inputs ;         ;
;     -- 4 input functions                    ; 55521   ;
;     -- 3 input functions                    ; 2589    ;
;     -- <=2 input functions                  ; 348     ;
;                                             ;         ;
; Logic elements by mode                      ;         ;
;     -- normal mode                          ; 58415   ;
;     -- arithmetic mode                      ; 43      ;
;                                             ;         ;
; Total registers                             ; 68285   ;
;     -- Dedicated logic registers            ; 68285   ;
;     -- I/O registers                        ; 0       ;
;                                             ;         ;
; I/O pins                                    ; 386     ;
; Embedded Multiplier 9-bit elements          ; 0       ;
; Maximum fan-out node                        ; clk_i   ;
; Maximum fan-out                             ; 68285   ;
; Total fan-out                               ; 437134  ;
; Average fan-out                             ; 3.44    ;
+---------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                            ;
+--------------------------------------------------+-------------------+---------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                       ; LC Combinationals ; LC Registers  ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                             ; Library Name ;
+--------------------------------------------------+-------------------+---------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------+--------------+
; |riscv_cache                                     ; 58458 (3)         ; 68285 (0)     ; 0           ; 0            ; 0       ; 0         ; 386  ; 0            ; |riscv_cache                                                                                    ; work         ;
;    |Branch_predictor:BP|                         ; 2002 (2002)       ; 1920 (1920)   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|Branch_predictor:BP                                                                ; work         ;
;    |EX:EX|                                       ; 3318 (113)        ; 113 (113)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX                                                                              ; work         ;
;       |alu:ALU_EX|                               ; 2927 (305)        ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX                                                                   ; work         ;
;          |adder_32bit:AD0|                       ; 45 (0)            ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|adder_32bit:AD0                                                   ; work         ;
;             |full_adder:A0|                      ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|adder_32bit:AD0|full_adder:A0                                     ; work         ;
;             |full_adder:A10|                     ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|adder_32bit:AD0|full_adder:A10                                    ; work         ;
;             |full_adder:A11|                     ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|adder_32bit:AD0|full_adder:A11                                    ; work         ;
;             |full_adder:A12|                     ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|adder_32bit:AD0|full_adder:A12                                    ; work         ;
;             |full_adder:A13|                     ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|adder_32bit:AD0|full_adder:A13                                    ; work         ;
;             |full_adder:A14|                     ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|adder_32bit:AD0|full_adder:A14                                    ; work         ;
;             |full_adder:A15|                     ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|adder_32bit:AD0|full_adder:A15                                    ; work         ;
;             |full_adder:A16|                     ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|adder_32bit:AD0|full_adder:A16                                    ; work         ;
;             |full_adder:A17|                     ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|adder_32bit:AD0|full_adder:A17                                    ; work         ;
;             |full_adder:A18|                     ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|adder_32bit:AD0|full_adder:A18                                    ; work         ;
;             |full_adder:A19|                     ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|adder_32bit:AD0|full_adder:A19                                    ; work         ;
;             |full_adder:A1|                      ; 2 (2)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|adder_32bit:AD0|full_adder:A1                                     ; work         ;
;             |full_adder:A20|                     ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|adder_32bit:AD0|full_adder:A20                                    ; work         ;
;             |full_adder:A21|                     ; 2 (2)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|adder_32bit:AD0|full_adder:A21                                    ; work         ;
;             |full_adder:A22|                     ; 2 (2)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|adder_32bit:AD0|full_adder:A22                                    ; work         ;
;             |full_adder:A23|                     ; 2 (2)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|adder_32bit:AD0|full_adder:A23                                    ; work         ;
;             |full_adder:A24|                     ; 2 (2)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|adder_32bit:AD0|full_adder:A24                                    ; work         ;
;             |full_adder:A25|                     ; 2 (2)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|adder_32bit:AD0|full_adder:A25                                    ; work         ;
;             |full_adder:A26|                     ; 2 (2)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|adder_32bit:AD0|full_adder:A26                                    ; work         ;
;             |full_adder:A27|                     ; 2 (2)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|adder_32bit:AD0|full_adder:A27                                    ; work         ;
;             |full_adder:A28|                     ; 2 (2)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|adder_32bit:AD0|full_adder:A28                                    ; work         ;
;             |full_adder:A29|                     ; 2 (2)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|adder_32bit:AD0|full_adder:A29                                    ; work         ;
;             |full_adder:A2|                      ; 2 (2)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|adder_32bit:AD0|full_adder:A2                                     ; work         ;
;             |full_adder:A30|                     ; 2 (2)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|adder_32bit:AD0|full_adder:A30                                    ; work         ;
;             |full_adder:A3|                      ; 2 (2)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|adder_32bit:AD0|full_adder:A3                                     ; work         ;
;             |full_adder:A4|                      ; 2 (2)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|adder_32bit:AD0|full_adder:A4                                     ; work         ;
;             |full_adder:A5|                      ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|adder_32bit:AD0|full_adder:A5                                     ; work         ;
;             |full_adder:A6|                      ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|adder_32bit:AD0|full_adder:A6                                     ; work         ;
;             |full_adder:A7|                      ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|adder_32bit:AD0|full_adder:A7                                     ; work         ;
;             |full_adder:A8|                      ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|adder_32bit:AD0|full_adder:A8                                     ; work         ;
;             |full_adder:A9|                      ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|adder_32bit:AD0|full_adder:A9                                     ; work         ;
;          |shift_left_logical:SLL0|               ; 933 (0)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|shift_left_logical:SLL0                                           ; work         ;
;             |decode_dif:DE0|                     ; 41 (41)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|decode_dif:DE0                            ; work         ;
;             |mux2to1_32bit:M0|                   ; 2 (2)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M0                          ; work         ;
;             |mux2to1_32bit:M11|                  ; 68 (68)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M11                         ; work         ;
;             |mux2to1_32bit:M13|                  ; 62 (62)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M13                         ; work         ;
;             |mux2to1_32bit:M15|                  ; 55 (55)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M15                         ; work         ;
;             |mux2to1_32bit:M17|                  ; 60 (60)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M17                         ; work         ;
;             |mux2to1_32bit:M18|                  ; 2 (2)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M18                         ; work         ;
;             |mux2to1_32bit:M19|                  ; 57 (57)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M19                         ; work         ;
;             |mux2to1_32bit:M1|                   ; 58 (58)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M1                          ; work         ;
;             |mux2to1_32bit:M20|                  ; 2 (2)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M20                         ; work         ;
;             |mux2to1_32bit:M21|                  ; 58 (58)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M21                         ; work         ;
;             |mux2to1_32bit:M22|                  ; 10 (10)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M22                         ; work         ;
;             |mux2to1_32bit:M23|                  ; 51 (51)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M23                         ; work         ;
;             |mux2to1_32bit:M24|                  ; 3 (3)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M24                         ; work         ;
;             |mux2to1_32bit:M25|                  ; 51 (51)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M25                         ; work         ;
;             |mux2to1_32bit:M27|                  ; 54 (54)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M27                         ; work         ;
;             |mux2to1_32bit:M29|                  ; 45 (45)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M29                         ; work         ;
;             |mux2to1_32bit:M30|                  ; 3 (3)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M30                         ; work         ;
;             |mux2to1_32bit:M3|                   ; 61 (61)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M3                          ; work         ;
;             |mux2to1_32bit:M5|                   ; 61 (61)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M5                          ; work         ;
;             |mux2to1_32bit:M6|                   ; 6 (6)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M6                          ; work         ;
;             |mux2to1_32bit:M7|                   ; 61 (61)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M7                          ; work         ;
;             |mux2to1_32bit:M9|                   ; 62 (62)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M9                          ; work         ;
;          |shift_right_arithmetic:SRA0|           ; 670 (0)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|shift_right_arithmetic:SRA0                                       ; work         ;
;             |mux2to1_32bit:M11|                  ; 32 (32)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|shift_right_arithmetic:SRA0|mux2to1_32bit:M11                     ; work         ;
;             |mux2to1_32bit:M13|                  ; 41 (41)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|shift_right_arithmetic:SRA0|mux2to1_32bit:M13                     ; work         ;
;             |mux2to1_32bit:M15|                  ; 50 (50)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|shift_right_arithmetic:SRA0|mux2to1_32bit:M15                     ; work         ;
;             |mux2to1_32bit:M17|                  ; 37 (37)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|shift_right_arithmetic:SRA0|mux2to1_32bit:M17                     ; work         ;
;             |mux2to1_32bit:M18|                  ; 14 (14)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|shift_right_arithmetic:SRA0|mux2to1_32bit:M18                     ; work         ;
;             |mux2to1_32bit:M19|                  ; 45 (45)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|shift_right_arithmetic:SRA0|mux2to1_32bit:M19                     ; work         ;
;             |mux2to1_32bit:M1|                   ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|shift_right_arithmetic:SRA0|mux2to1_32bit:M1                      ; work         ;
;             |mux2to1_32bit:M20|                  ; 13 (13)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|shift_right_arithmetic:SRA0|mux2to1_32bit:M20                     ; work         ;
;             |mux2to1_32bit:M21|                  ; 40 (40)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|shift_right_arithmetic:SRA0|mux2to1_32bit:M21                     ; work         ;
;             |mux2to1_32bit:M22|                  ; 24 (24)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|shift_right_arithmetic:SRA0|mux2to1_32bit:M22                     ; work         ;
;             |mux2to1_32bit:M23|                  ; 40 (40)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|shift_right_arithmetic:SRA0|mux2to1_32bit:M23                     ; work         ;
;             |mux2to1_32bit:M24|                  ; 26 (26)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|shift_right_arithmetic:SRA0|mux2to1_32bit:M24                     ; work         ;
;             |mux2to1_32bit:M25|                  ; 44 (44)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|shift_right_arithmetic:SRA0|mux2to1_32bit:M25                     ; work         ;
;             |mux2to1_32bit:M26|                  ; 35 (35)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|shift_right_arithmetic:SRA0|mux2to1_32bit:M26                     ; work         ;
;             |mux2to1_32bit:M27|                  ; 44 (44)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|shift_right_arithmetic:SRA0|mux2to1_32bit:M27                     ; work         ;
;             |mux2to1_32bit:M28|                  ; 36 (36)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|shift_right_arithmetic:SRA0|mux2to1_32bit:M28                     ; work         ;
;             |mux2to1_32bit:M29|                  ; 77 (77)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|shift_right_arithmetic:SRA0|mux2to1_32bit:M29                     ; work         ;
;             |mux2to1_32bit:M2|                   ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|shift_right_arithmetic:SRA0|mux2to1_32bit:M2                      ; work         ;
;             |mux2to1_32bit:M3|                   ; 7 (7)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|shift_right_arithmetic:SRA0|mux2to1_32bit:M3                      ; work         ;
;             |mux2to1_32bit:M4|                   ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|shift_right_arithmetic:SRA0|mux2to1_32bit:M4                      ; work         ;
;             |mux2to1_32bit:M5|                   ; 13 (13)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|shift_right_arithmetic:SRA0|mux2to1_32bit:M5                      ; work         ;
;             |mux2to1_32bit:M6|                   ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|shift_right_arithmetic:SRA0|mux2to1_32bit:M6                      ; work         ;
;             |mux2to1_32bit:M7|                   ; 23 (23)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|shift_right_arithmetic:SRA0|mux2to1_32bit:M7                      ; work         ;
;             |mux2to1_32bit:M9|                   ; 25 (25)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|shift_right_arithmetic:SRA0|mux2to1_32bit:M9                      ; work         ;
;          |shift_right_logical:SRL0|              ; 913 (0)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|shift_right_logical:SRL0                                          ; work         ;
;             |mux2to1_32bit:M0|                   ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M0                         ; work         ;
;             |mux2to1_32bit:M11|                  ; 68 (68)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M11                        ; work         ;
;             |mux2to1_32bit:M13|                  ; 64 (64)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M13                        ; work         ;
;             |mux2to1_32bit:M14|                  ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M14                        ; work         ;
;             |mux2to1_32bit:M15|                  ; 45 (45)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M15                        ; work         ;
;             |mux2to1_32bit:M16|                  ; 29 (29)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M16                        ; work         ;
;             |mux2to1_32bit:M17|                  ; 44 (44)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M17                        ; work         ;
;             |mux2to1_32bit:M18|                  ; 19 (19)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M18                        ; work         ;
;             |mux2to1_32bit:M19|                  ; 45 (45)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M19                        ; work         ;
;             |mux2to1_32bit:M1|                   ; 59 (59)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M1                         ; work         ;
;             |mux2to1_32bit:M20|                  ; 12 (12)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M20                        ; work         ;
;             |mux2to1_32bit:M21|                  ; 53 (53)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M21                        ; work         ;
;             |mux2to1_32bit:M22|                  ; 15 (15)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M22                        ; work         ;
;             |mux2to1_32bit:M23|                  ; 48 (48)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M23                        ; work         ;
;             |mux2to1_32bit:M24|                  ; 7 (7)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M24                        ; work         ;
;             |mux2to1_32bit:M25|                  ; 48 (48)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M25                        ; work         ;
;             |mux2to1_32bit:M26|                  ; 4 (4)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M26                        ; work         ;
;             |mux2to1_32bit:M27|                  ; 46 (46)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M27                        ; work         ;
;             |mux2to1_32bit:M28|                  ; 7 (7)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M28                        ; work         ;
;             |mux2to1_32bit:M29|                  ; 44 (44)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M29                        ; work         ;
;             |mux2to1_32bit:M3|                   ; 59 (59)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M3                         ; work         ;
;             |mux2to1_32bit:M5|                   ; 64 (64)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M5                         ; work         ;
;             |mux2to1_32bit:M6|                   ; 6 (6)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M6                         ; work         ;
;             |mux2to1_32bit:M7|                   ; 64 (64)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M7                         ; work         ;
;             |mux2to1_32bit:M9|                   ; 61 (61)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M9                         ; work         ;
;          |subtractor_32bit:SB0|                  ; 60 (0)            ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|subtractor_32bit:SB0                                              ; work         ;
;             |full_subtractor:S10|                ; 2 (2)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|subtractor_32bit:SB0|full_subtractor:S10                          ; work         ;
;             |full_subtractor:S11|                ; 2 (2)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|subtractor_32bit:SB0|full_subtractor:S11                          ; work         ;
;             |full_subtractor:S12|                ; 2 (2)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|subtractor_32bit:SB0|full_subtractor:S12                          ; work         ;
;             |full_subtractor:S13|                ; 2 (2)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|subtractor_32bit:SB0|full_subtractor:S13                          ; work         ;
;             |full_subtractor:S14|                ; 2 (2)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|subtractor_32bit:SB0|full_subtractor:S14                          ; work         ;
;             |full_subtractor:S15|                ; 2 (2)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|subtractor_32bit:SB0|full_subtractor:S15                          ; work         ;
;             |full_subtractor:S16|                ; 2 (2)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|subtractor_32bit:SB0|full_subtractor:S16                          ; work         ;
;             |full_subtractor:S17|                ; 2 (2)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|subtractor_32bit:SB0|full_subtractor:S17                          ; work         ;
;             |full_subtractor:S18|                ; 2 (2)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|subtractor_32bit:SB0|full_subtractor:S18                          ; work         ;
;             |full_subtractor:S19|                ; 2 (2)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|subtractor_32bit:SB0|full_subtractor:S19                          ; work         ;
;             |full_subtractor:S1|                 ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|subtractor_32bit:SB0|full_subtractor:S1                           ; work         ;
;             |full_subtractor:S20|                ; 2 (2)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|subtractor_32bit:SB0|full_subtractor:S20                          ; work         ;
;             |full_subtractor:S21|                ; 2 (2)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|subtractor_32bit:SB0|full_subtractor:S21                          ; work         ;
;             |full_subtractor:S22|                ; 2 (2)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|subtractor_32bit:SB0|full_subtractor:S22                          ; work         ;
;             |full_subtractor:S23|                ; 2 (2)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|subtractor_32bit:SB0|full_subtractor:S23                          ; work         ;
;             |full_subtractor:S24|                ; 2 (2)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|subtractor_32bit:SB0|full_subtractor:S24                          ; work         ;
;             |full_subtractor:S25|                ; 2 (2)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|subtractor_32bit:SB0|full_subtractor:S25                          ; work         ;
;             |full_subtractor:S26|                ; 2 (2)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|subtractor_32bit:SB0|full_subtractor:S26                          ; work         ;
;             |full_subtractor:S27|                ; 2 (2)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|subtractor_32bit:SB0|full_subtractor:S27                          ; work         ;
;             |full_subtractor:S28|                ; 2 (2)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|subtractor_32bit:SB0|full_subtractor:S28                          ; work         ;
;             |full_subtractor:S29|                ; 2 (2)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|subtractor_32bit:SB0|full_subtractor:S29                          ; work         ;
;             |full_subtractor:S2|                 ; 2 (2)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|subtractor_32bit:SB0|full_subtractor:S2                           ; work         ;
;             |full_subtractor:S30|                ; 2 (2)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|subtractor_32bit:SB0|full_subtractor:S30                          ; work         ;
;             |full_subtractor:S31|                ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|subtractor_32bit:SB0|full_subtractor:S31                          ; work         ;
;             |full_subtractor:S3|                 ; 2 (2)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|subtractor_32bit:SB0|full_subtractor:S3                           ; work         ;
;             |full_subtractor:S4|                 ; 2 (2)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|subtractor_32bit:SB0|full_subtractor:S4                           ; work         ;
;             |full_subtractor:S5|                 ; 2 (2)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|subtractor_32bit:SB0|full_subtractor:S5                           ; work         ;
;             |full_subtractor:S6|                 ; 2 (2)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|subtractor_32bit:SB0|full_subtractor:S6                           ; work         ;
;             |full_subtractor:S7|                 ; 2 (2)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|subtractor_32bit:SB0|full_subtractor:S7                           ; work         ;
;             |full_subtractor:S8|                 ; 2 (2)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|subtractor_32bit:SB0|full_subtractor:S8                           ; work         ;
;             |full_subtractor:S9|                 ; 2 (2)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|subtractor_32bit:SB0|full_subtractor:S9                           ; work         ;
;          |xor_32bit:XOR0|                        ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|alu:ALU_EX|xor_32bit:XOR0                                                    ; work         ;
;       |brcomp:BrComp_EX|                         ; 52 (1)            ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|brcomp:BrComp_EX                                                             ; work         ;
;          |set_equal:SE|                          ; 21 (21)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|brcomp:BrComp_EX|set_equal:SE                                                ; work         ;
;          |set_less_than:SLT|                     ; 30 (0)            ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|brcomp:BrComp_EX|set_less_than:SLT                                           ; work         ;
;             |subtractor_32bit:SUB0|              ; 30 (0)            ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|brcomp:BrComp_EX|set_less_than:SLT|subtractor_32bit:SUB0                     ; work         ;
;                |full_subtractor:S10|             ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|brcomp:BrComp_EX|set_less_than:SLT|subtractor_32bit:SUB0|full_subtractor:S10 ; work         ;
;                |full_subtractor:S11|             ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|brcomp:BrComp_EX|set_less_than:SLT|subtractor_32bit:SUB0|full_subtractor:S11 ; work         ;
;                |full_subtractor:S12|             ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|brcomp:BrComp_EX|set_less_than:SLT|subtractor_32bit:SUB0|full_subtractor:S12 ; work         ;
;                |full_subtractor:S13|             ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|brcomp:BrComp_EX|set_less_than:SLT|subtractor_32bit:SUB0|full_subtractor:S13 ; work         ;
;                |full_subtractor:S14|             ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|brcomp:BrComp_EX|set_less_than:SLT|subtractor_32bit:SUB0|full_subtractor:S14 ; work         ;
;                |full_subtractor:S15|             ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|brcomp:BrComp_EX|set_less_than:SLT|subtractor_32bit:SUB0|full_subtractor:S15 ; work         ;
;                |full_subtractor:S16|             ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|brcomp:BrComp_EX|set_less_than:SLT|subtractor_32bit:SUB0|full_subtractor:S16 ; work         ;
;                |full_subtractor:S17|             ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|brcomp:BrComp_EX|set_less_than:SLT|subtractor_32bit:SUB0|full_subtractor:S17 ; work         ;
;                |full_subtractor:S18|             ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|brcomp:BrComp_EX|set_less_than:SLT|subtractor_32bit:SUB0|full_subtractor:S18 ; work         ;
;                |full_subtractor:S19|             ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|brcomp:BrComp_EX|set_less_than:SLT|subtractor_32bit:SUB0|full_subtractor:S19 ; work         ;
;                |full_subtractor:S1|              ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|brcomp:BrComp_EX|set_less_than:SLT|subtractor_32bit:SUB0|full_subtractor:S1  ; work         ;
;                |full_subtractor:S20|             ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|brcomp:BrComp_EX|set_less_than:SLT|subtractor_32bit:SUB0|full_subtractor:S20 ; work         ;
;                |full_subtractor:S21|             ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|brcomp:BrComp_EX|set_less_than:SLT|subtractor_32bit:SUB0|full_subtractor:S21 ; work         ;
;                |full_subtractor:S22|             ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|brcomp:BrComp_EX|set_less_than:SLT|subtractor_32bit:SUB0|full_subtractor:S22 ; work         ;
;                |full_subtractor:S23|             ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|brcomp:BrComp_EX|set_less_than:SLT|subtractor_32bit:SUB0|full_subtractor:S23 ; work         ;
;                |full_subtractor:S24|             ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|brcomp:BrComp_EX|set_less_than:SLT|subtractor_32bit:SUB0|full_subtractor:S24 ; work         ;
;                |full_subtractor:S25|             ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|brcomp:BrComp_EX|set_less_than:SLT|subtractor_32bit:SUB0|full_subtractor:S25 ; work         ;
;                |full_subtractor:S26|             ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|brcomp:BrComp_EX|set_less_than:SLT|subtractor_32bit:SUB0|full_subtractor:S26 ; work         ;
;                |full_subtractor:S27|             ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|brcomp:BrComp_EX|set_less_than:SLT|subtractor_32bit:SUB0|full_subtractor:S27 ; work         ;
;                |full_subtractor:S28|             ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|brcomp:BrComp_EX|set_less_than:SLT|subtractor_32bit:SUB0|full_subtractor:S28 ; work         ;
;                |full_subtractor:S29|             ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|brcomp:BrComp_EX|set_less_than:SLT|subtractor_32bit:SUB0|full_subtractor:S29 ; work         ;
;                |full_subtractor:S2|              ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|brcomp:BrComp_EX|set_less_than:SLT|subtractor_32bit:SUB0|full_subtractor:S2  ; work         ;
;                |full_subtractor:S30|             ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|brcomp:BrComp_EX|set_less_than:SLT|subtractor_32bit:SUB0|full_subtractor:S30 ; work         ;
;                |full_subtractor:S3|              ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|brcomp:BrComp_EX|set_less_than:SLT|subtractor_32bit:SUB0|full_subtractor:S3  ; work         ;
;                |full_subtractor:S4|              ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|brcomp:BrComp_EX|set_less_than:SLT|subtractor_32bit:SUB0|full_subtractor:S4  ; work         ;
;                |full_subtractor:S5|              ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|brcomp:BrComp_EX|set_less_than:SLT|subtractor_32bit:SUB0|full_subtractor:S5  ; work         ;
;                |full_subtractor:S6|              ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|brcomp:BrComp_EX|set_less_than:SLT|subtractor_32bit:SUB0|full_subtractor:S6  ; work         ;
;                |full_subtractor:S7|              ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|brcomp:BrComp_EX|set_less_than:SLT|subtractor_32bit:SUB0|full_subtractor:S7  ; work         ;
;                |full_subtractor:S8|              ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|brcomp:BrComp_EX|set_less_than:SLT|subtractor_32bit:SUB0|full_subtractor:S8  ; work         ;
;                |full_subtractor:S9|              ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|brcomp:BrComp_EX|set_less_than:SLT|subtractor_32bit:SUB0|full_subtractor:S9  ; work         ;
;       |mux2to1_32bit:Mux1_EX|                    ; 32 (32)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|mux2to1_32bit:Mux1_EX                                                        ; work         ;
;       |mux2to1_32bit:Mux2_EX|                    ; 64 (64)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|mux2to1_32bit:Mux2_EX                                                        ; work         ;
;       |mux3to1_32bit:Mux12_EX|                   ; 65 (65)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|mux3to1_32bit:Mux12_EX                                                       ; work         ;
;       |mux3to1_32bit:Mux22_EX|                   ; 65 (65)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|EX:EX|mux3to1_32bit:Mux22_EX                                                       ; work         ;
;    |Hazard_unit:FCU|                             ; 54 (54)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|Hazard_unit:FCU                                                                    ; work         ;
;    |ID:ID|                                       ; 1588 (1489)       ; 1188 (196)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|ID:ID                                                                              ; work         ;
;       |ctrl_unit:CtrlUnit_ID|                    ; 24 (24)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|ID:ID|ctrl_unit:CtrlUnit_ID                                                        ; work         ;
;       |imm_gen:ImmGen_ID|                        ; 12 (12)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|ID:ID|imm_gen:ImmGen_ID                                                            ; work         ;
;       |regfile:RF_ID|                            ; 63 (63)           ; 992 (992)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|ID:ID|regfile:RF_ID                                                                ; work         ;
;    |IF:IF|                                       ; 5824 (159)        ; 5372 (95)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|IF:IF                                                                              ; work         ;
;       |adder_32bit:ADD4_IF|                      ; 28 (0)            ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|IF:IF|adder_32bit:ADD4_IF                                                          ; work         ;
;          |full_adder:A11|                        ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|IF:IF|adder_32bit:ADD4_IF|full_adder:A11                                           ; work         ;
;          |full_adder:A12|                        ; 2 (2)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|IF:IF|adder_32bit:ADD4_IF|full_adder:A12                                           ; work         ;
;          |full_adder:A14|                        ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|IF:IF|adder_32bit:ADD4_IF|full_adder:A14                                           ; work         ;
;          |full_adder:A15|                        ; 2 (2)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|IF:IF|adder_32bit:ADD4_IF|full_adder:A15                                           ; work         ;
;          |full_adder:A17|                        ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|IF:IF|adder_32bit:ADD4_IF|full_adder:A17                                           ; work         ;
;          |full_adder:A18|                        ; 2 (2)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|IF:IF|adder_32bit:ADD4_IF|full_adder:A18                                           ; work         ;
;          |full_adder:A20|                        ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|IF:IF|adder_32bit:ADD4_IF|full_adder:A20                                           ; work         ;
;          |full_adder:A21|                        ; 2 (2)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|IF:IF|adder_32bit:ADD4_IF|full_adder:A21                                           ; work         ;
;          |full_adder:A23|                        ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|IF:IF|adder_32bit:ADD4_IF|full_adder:A23                                           ; work         ;
;          |full_adder:A24|                        ; 2 (2)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|IF:IF|adder_32bit:ADD4_IF|full_adder:A24                                           ; work         ;
;          |full_adder:A26|                        ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|IF:IF|adder_32bit:ADD4_IF|full_adder:A26                                           ; work         ;
;          |full_adder:A27|                        ; 2 (2)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|IF:IF|adder_32bit:ADD4_IF|full_adder:A27                                           ; work         ;
;          |full_adder:A29|                        ; 2 (2)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|IF:IF|adder_32bit:ADD4_IF|full_adder:A29                                           ; work         ;
;          |full_adder:A30|                        ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|IF:IF|adder_32bit:ADD4_IF|full_adder:A30                                           ; work         ;
;          |full_adder:A3|                         ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|IF:IF|adder_32bit:ADD4_IF|full_adder:A3                                            ; work         ;
;          |full_adder:A5|                         ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|IF:IF|adder_32bit:ADD4_IF|full_adder:A5                                            ; work         ;
;          |full_adder:A6|                         ; 2 (2)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|IF:IF|adder_32bit:ADD4_IF|full_adder:A6                                            ; work         ;
;          |full_adder:A8|                         ; 1 (1)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|IF:IF|adder_32bit:ADD4_IF|full_adder:A8                                            ; work         ;
;          |full_adder:A9|                         ; 2 (2)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|IF:IF|adder_32bit:ADD4_IF|full_adder:A9                                            ; work         ;
;       |i_cache:I_CACHE|                          ; 4868 (0)          ; 5245 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|IF:IF|i_cache:I_CACHE                                                              ; work         ;
;          |cache_LRU:LRU|                         ; 273 (273)         ; 96 (96)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|IF:IF|i_cache:I_CACHE|cache_LRU:LRU                                                ; work         ;
;          |cache_data:cdata|                      ; 2736 (2736)       ; 4096 (4096)   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|IF:IF|i_cache:I_CACHE|cache_data:cdata                                             ; work         ;
;          |cache_tag:ctag|                        ; 1393 (1393)       ; 896 (896)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|IF:IF|i_cache:I_CACHE|cache_tag:ctag                                               ; work         ;
;          |icache_controller:cache_controller|    ; 466 (466)         ; 157 (157)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|IF:IF|i_cache:I_CACHE|icache_controller:cache_controller                           ; work         ;
;       |mux2to1_32bit:MUX_IF|                     ; 640 (640)         ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|IF:IF|mux2to1_32bit:MUX_IF                                                         ; work         ;
;       |mux3to1_32bit:MUX3_IF|                    ; 128 (128)         ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|IF:IF|mux3to1_32bit:MUX3_IF                                                        ; work         ;
;       |pc:PC_IF|                                 ; 1 (1)             ; 32 (32)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|IF:IF|pc:PC_IF                                                                     ; work         ;
;    |MEM:MEM|                                     ; 4969 (1)          ; 5377 (104)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|MEM:MEM                                                                            ; work         ;
;       |d_cache:D_CACHE|                          ; 4968 (0)          ; 5273 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|MEM:MEM|d_cache:D_CACHE                                                            ; work         ;
;          |cache_LRU:LRU|                         ; 274 (274)         ; 96 (96)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|MEM:MEM|d_cache:D_CACHE|cache_LRU:LRU                                              ; work         ;
;          |cache_data:cdata|                      ; 2736 (2736)       ; 4096 (4096)   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|MEM:MEM|d_cache:D_CACHE|cache_data:cdata                                           ; work         ;
;          |cache_fsm:cache_controller|            ; 568 (568)         ; 185 (185)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|MEM:MEM|d_cache:D_CACHE|cache_fsm:cache_controller                                 ; work         ;
;          |cache_tag:ctag|                        ; 1390 (1390)       ; 896 (896)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|MEM:MEM|d_cache:D_CACHE|cache_tag:ctag                                             ; work         ;
;    |Memory:MEMORY|                               ; 644 (637)         ; 32768 (32768) ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|Memory:MEMORY                                                                      ; work         ;
;       |set_less_than_unsign:SLTU3|               ; 7 (0)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|Memory:MEMORY|set_less_than_unsign:SLTU3                                           ; work         ;
;          |subtractor_32bit:S0|                   ; 7 (0)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|Memory:MEMORY|set_less_than_unsign:SLTU3|subtractor_32bit:S0                       ; work         ;
;             |full_subtractor:S29|                ; 7 (7)             ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|Memory:MEMORY|set_less_than_unsign:SLTU3|subtractor_32bit:S0|full_subtractor:S29   ; work         ;
;    |WB:WB|                                       ; 65 (0)            ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|WB:WB                                                                              ; work         ;
;       |mux3to1_32bit:Mux_WB|                     ; 65 (65)           ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|WB:WB|mux3to1_32bit:Mux_WB                                                         ; work         ;
;    |cache_arbiter:Arbiter|                       ; 280 (280)         ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|cache_arbiter:Arbiter                                                              ; work         ;
;    |l2_cache:L2_CACHE|                           ; 38365 (0)         ; 20098 (0)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|l2_cache:L2_CACHE                                                                  ; work         ;
;       |l2_cache_LRU:LRU|                         ; 477 (477)         ; 384 (384)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|l2_cache:L2_CACHE|l2_cache_LRU:LRU                                                 ; work         ;
;       |l2_cache_controller:cache_controller|     ; 22134 (22134)     ; 2 (2)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|l2_cache:L2_CACHE|l2_cache_controller:cache_controller                             ; work         ;
;       |l2_cache_data:cdata|                      ; 11025 (11025)     ; 16384 (16384) ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|l2_cache:L2_CACHE|l2_cache_data:cdata                                              ; work         ;
;       |l2_cache_tag:ctag|                        ; 4729 (4729)       ; 3328 (3328)   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|l2_cache:L2_CACHE|l2_cache_tag:ctag                                                ; work         ;
;    |victim_cache:VICTIM_CACHE|                   ; 1346 (0)          ; 1447 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|victim_cache:VICTIM_CACHE                                                          ; work         ;
;       |victim_cache_LRU:LRU|                     ; 289 (289)         ; 24 (24)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|victim_cache:VICTIM_CACHE|victim_cache_LRU:LRU                                     ; work         ;
;       |victim_cache_controller:cache_controller| ; 201 (201)         ; 159 (159)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|victim_cache:VICTIM_CACHE|victim_cache_controller:cache_controller                 ; work         ;
;       |victim_cache_data:cdata|                  ; 521 (521)         ; 1024 (1024)   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|victim_cache:VICTIM_CACHE|victim_cache_data:cdata                                  ; work         ;
;       |victim_cache_tag:ctag|                    ; 335 (335)         ; 240 (240)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |riscv_cache|victim_cache:VICTIM_CACHE|victim_cache_tag:ctag                                    ; work         ;
+--------------------------------------------------+-------------------+---------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------+
; Logic Cells Representing Combinational Loops                              ;
+-----------------------------------------------------------------------+---+
; Logic Cell Name                                                       ;   ;
+-----------------------------------------------------------------------+---+
; IF:IF|i_cache:I_CACHE|icache_controller:cache_controller|Selector32~0 ;   ;
; comb~0                                                                ;   ;
; Number of logic cells representing combinational loops                ; 2 ;
+-----------------------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                 ;
+----------------------------------------------------------------------------------+---------------------------------------------------------------------------------+
; Register name                                                                    ; Reason for Removal                                                              ;
+----------------------------------------------------------------------------------+---------------------------------------------------------------------------------+
; victim_cache:VICTIM_CACHE|victim_cache_controller:cache_controller|rstate[2..31] ; Stuck at GND due to stuck port data_in                                          ;
; ID:ID|inst_r[11]                                                                 ; Merged with ID:ID|rsW_r[4]                                                      ;
; ID:ID|inst_r[10]                                                                 ; Merged with ID:ID|rsW_r[3]                                                      ;
; ID:ID|inst_r[9]                                                                  ; Merged with ID:ID|rsW_r[2]                                                      ;
; ID:ID|inst_r[8]                                                                  ; Merged with ID:ID|rsW_r[1]                                                      ;
; ID:ID|inst_r[7]                                                                  ; Merged with ID:ID|rsW_r[0]                                                      ;
; l2_cache:L2_CACHE|l2_cache_controller:cache_controller|rstate[2..9,11..31]       ; Merged with l2_cache:L2_CACHE|l2_cache_controller:cache_controller|rstate[10]   ;
; cache_arbiter:Arbiter|state[2..9,11..31]                                         ; Merged with cache_arbiter:Arbiter|state[10]                                     ;
; MEM:MEM|rsW_r[4]                                                                 ; Merged with MEM:MEM|inst_r[11]                                                  ;
; MEM:MEM|rsW_r[3]                                                                 ; Merged with MEM:MEM|inst_r[10]                                                  ;
; MEM:MEM|rsW_r[2]                                                                 ; Merged with MEM:MEM|inst_r[9]                                                   ;
; MEM:MEM|rsW_r[1]                                                                 ; Merged with MEM:MEM|inst_r[8]                                                   ;
; MEM:MEM|rsW_r[0]                                                                 ; Merged with MEM:MEM|inst_r[7]                                                   ;
; MEM:MEM|d_cache:D_CACHE|cache_fsm:cache_controller|rstate[2..9,11..31]           ; Merged with MEM:MEM|d_cache:D_CACHE|cache_fsm:cache_controller|rstate[10]       ;
; EX:EX|rsW_r[4]                                                                   ; Merged with EX:EX|inst_r[11]                                                    ;
; EX:EX|rsW_r[3]                                                                   ; Merged with EX:EX|inst_r[10]                                                    ;
; EX:EX|rsW_r[2]                                                                   ; Merged with EX:EX|inst_r[9]                                                     ;
; EX:EX|rsW_r[1]                                                                   ; Merged with EX:EX|inst_r[8]                                                     ;
; EX:EX|rsW_r[0]                                                                   ; Merged with EX:EX|inst_r[7]                                                     ;
; ID:ID|pc_r[1]                                                                    ; Merged with ID:ID|pc4_r[1]                                                      ;
; ID:ID|pc_r[0]                                                                    ; Merged with ID:ID|pc4_r[0]                                                      ;
; IF:IF|PC_r[1]                                                                    ; Merged with IF:IF|PC_add4_r[1]                                                  ;
; IF:IF|PC_r[0]                                                                    ; Merged with IF:IF|PC_add4_r[0]                                                  ;
; IF:IF|i_cache:I_CACHE|icache_controller:cache_controller|rstate[2..9,11..31]     ; Merged with IF:IF|i_cache:I_CACHE|icache_controller:cache_controller|rstate[10] ;
; cache_arbiter:Arbiter|state[10]                                                  ; Stuck at GND due to stuck port data_in                                          ;
; MEM:MEM|d_cache:D_CACHE|cache_fsm:cache_controller|rstate[10]                    ; Stuck at GND due to stuck port data_in                                          ;
; l2_cache:L2_CACHE|l2_cache_controller:cache_controller|rstate[10]                ; Stuck at GND due to stuck port data_in                                          ;
; IF:IF|i_cache:I_CACHE|icache_controller:cache_controller|rstate[10]              ; Stuck at GND due to stuck port data_in                                          ;
; Total Number of Removed Registers = 169                                          ;                                                                                 ;
+----------------------------------------------------------------------------------+---------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                   ;
+---------------------------------------------------------------+---------------------------+-------------------------------------------------------------------+
; Register name                                                 ; Reason for Removal        ; Registers Removed due to This Register                            ;
+---------------------------------------------------------------+---------------------------+-------------------------------------------------------------------+
; MEM:MEM|d_cache:D_CACHE|cache_fsm:cache_controller|rstate[10] ; Stuck at GND              ; l2_cache:L2_CACHE|l2_cache_controller:cache_controller|rstate[10] ;
;                                                               ; due to stuck port data_in ;                                                                   ;
+---------------------------------------------------------------+---------------------------+-------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 68285 ;
; Number of registers using Synchronous Clear  ; 65    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 1613  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 68064 ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------+
; Inverted Register Statistics                                              ;
+-----------------------------------------------------------------+---------+
; Inverted Register                                               ; Fan out ;
+-----------------------------------------------------------------+---------+
; MEM:MEM|d_cache:D_CACHE|cache_LRU:LRU|age_bits_b2_r[2][1]       ; 1       ;
; MEM:MEM|d_cache:D_CACHE|cache_LRU:LRU|age_bits_b2_r[1][1]       ; 1       ;
; MEM:MEM|d_cache:D_CACHE|cache_LRU:LRU|age_bits_b2_r[0][1]       ; 1       ;
; MEM:MEM|d_cache:D_CACHE|cache_LRU:LRU|age_bits_b2_r[3][1]       ; 1       ;
; MEM:MEM|d_cache:D_CACHE|cache_LRU:LRU|age_bits_b1_r[2][0]       ; 1       ;
; MEM:MEM|d_cache:D_CACHE|cache_LRU:LRU|age_bits_b1_r[1][0]       ; 1       ;
; MEM:MEM|d_cache:D_CACHE|cache_LRU:LRU|age_bits_b1_r[0][0]       ; 1       ;
; MEM:MEM|d_cache:D_CACHE|cache_LRU:LRU|age_bits_b1_r[3][0]       ; 1       ;
; MEM:MEM|d_cache:D_CACHE|cache_LRU:LRU|age_bits_b3_r[2][1]       ; 1       ;
; MEM:MEM|d_cache:D_CACHE|cache_LRU:LRU|age_bits_b3_r[1][1]       ; 1       ;
; MEM:MEM|d_cache:D_CACHE|cache_LRU:LRU|age_bits_b3_r[0][1]       ; 1       ;
; MEM:MEM|d_cache:D_CACHE|cache_LRU:LRU|age_bits_b3_r[3][1]       ; 1       ;
; MEM:MEM|d_cache:D_CACHE|cache_LRU:LRU|age_bits_b3_r[2][0]       ; 1       ;
; MEM:MEM|d_cache:D_CACHE|cache_LRU:LRU|age_bits_b3_r[1][0]       ; 1       ;
; MEM:MEM|d_cache:D_CACHE|cache_LRU:LRU|age_bits_b3_r[0][0]       ; 1       ;
; MEM:MEM|d_cache:D_CACHE|cache_LRU:LRU|age_bits_b3_r[3][0]       ; 1       ;
; MEM:MEM|d_cache:D_CACHE|cache_LRU:LRU|age_bits_b4_r[2][2]       ; 1       ;
; MEM:MEM|d_cache:D_CACHE|cache_LRU:LRU|age_bits_b4_r[1][2]       ; 1       ;
; MEM:MEM|d_cache:D_CACHE|cache_LRU:LRU|age_bits_b4_r[0][2]       ; 1       ;
; MEM:MEM|d_cache:D_CACHE|cache_LRU:LRU|age_bits_b4_r[3][2]       ; 1       ;
; MEM:MEM|d_cache:D_CACHE|cache_LRU:LRU|age_bits_b5_r[2][2]       ; 1       ;
; MEM:MEM|d_cache:D_CACHE|cache_LRU:LRU|age_bits_b5_r[1][2]       ; 1       ;
; MEM:MEM|d_cache:D_CACHE|cache_LRU:LRU|age_bits_b5_r[0][2]       ; 1       ;
; MEM:MEM|d_cache:D_CACHE|cache_LRU:LRU|age_bits_b5_r[3][2]       ; 1       ;
; MEM:MEM|d_cache:D_CACHE|cache_LRU:LRU|age_bits_b5_r[2][0]       ; 1       ;
; MEM:MEM|d_cache:D_CACHE|cache_LRU:LRU|age_bits_b5_r[1][0]       ; 1       ;
; MEM:MEM|d_cache:D_CACHE|cache_LRU:LRU|age_bits_b5_r[0][0]       ; 1       ;
; MEM:MEM|d_cache:D_CACHE|cache_LRU:LRU|age_bits_b5_r[3][0]       ; 1       ;
; MEM:MEM|d_cache:D_CACHE|cache_LRU:LRU|age_bits_b6_r[2][2]       ; 1       ;
; MEM:MEM|d_cache:D_CACHE|cache_LRU:LRU|age_bits_b6_r[1][2]       ; 1       ;
; MEM:MEM|d_cache:D_CACHE|cache_LRU:LRU|age_bits_b6_r[0][2]       ; 1       ;
; MEM:MEM|d_cache:D_CACHE|cache_LRU:LRU|age_bits_b6_r[3][2]       ; 1       ;
; MEM:MEM|d_cache:D_CACHE|cache_LRU:LRU|age_bits_b6_r[2][1]       ; 1       ;
; MEM:MEM|d_cache:D_CACHE|cache_LRU:LRU|age_bits_b6_r[1][1]       ; 1       ;
; MEM:MEM|d_cache:D_CACHE|cache_LRU:LRU|age_bits_b6_r[0][1]       ; 1       ;
; MEM:MEM|d_cache:D_CACHE|cache_LRU:LRU|age_bits_b6_r[3][1]       ; 1       ;
; MEM:MEM|d_cache:D_CACHE|cache_LRU:LRU|age_bits_b7_r[2][2]       ; 1       ;
; MEM:MEM|d_cache:D_CACHE|cache_LRU:LRU|age_bits_b7_r[1][2]       ; 1       ;
; MEM:MEM|d_cache:D_CACHE|cache_LRU:LRU|age_bits_b7_r[0][2]       ; 1       ;
; MEM:MEM|d_cache:D_CACHE|cache_LRU:LRU|age_bits_b7_r[3][2]       ; 1       ;
; MEM:MEM|d_cache:D_CACHE|cache_LRU:LRU|age_bits_b7_r[2][1]       ; 1       ;
; MEM:MEM|d_cache:D_CACHE|cache_LRU:LRU|age_bits_b7_r[1][1]       ; 1       ;
; MEM:MEM|d_cache:D_CACHE|cache_LRU:LRU|age_bits_b7_r[0][1]       ; 1       ;
; MEM:MEM|d_cache:D_CACHE|cache_LRU:LRU|age_bits_b7_r[3][1]       ; 1       ;
; MEM:MEM|d_cache:D_CACHE|cache_LRU:LRU|age_bits_b7_r[2][0]       ; 1       ;
; MEM:MEM|d_cache:D_CACHE|cache_LRU:LRU|age_bits_b7_r[1][0]       ; 1       ;
; MEM:MEM|d_cache:D_CACHE|cache_LRU:LRU|age_bits_b7_r[0][0]       ; 1       ;
; MEM:MEM|d_cache:D_CACHE|cache_LRU:LRU|age_bits_b7_r[3][0]       ; 1       ;
; victim_cache:VICTIM_CACHE|victim_cache_LRU:LRU|age_bits_b2_r[1] ; 18      ;
; victim_cache:VICTIM_CACHE|victim_cache_LRU:LRU|age_bits_b3_r[1] ; 22      ;
; victim_cache:VICTIM_CACHE|victim_cache_LRU:LRU|age_bits_b3_r[0] ; 23      ;
; victim_cache:VICTIM_CACHE|victim_cache_LRU:LRU|age_bits_b1_r[0] ; 25      ;
; victim_cache:VICTIM_CACHE|victim_cache_LRU:LRU|age_bits_b4_r[2] ; 24      ;
; victim_cache:VICTIM_CACHE|victim_cache_LRU:LRU|age_bits_b5_r[2] ; 17      ;
; victim_cache:VICTIM_CACHE|victim_cache_LRU:LRU|age_bits_b5_r[0] ; 22      ;
; victim_cache:VICTIM_CACHE|victim_cache_LRU:LRU|age_bits_b6_r[2] ; 16      ;
; victim_cache:VICTIM_CACHE|victim_cache_LRU:LRU|age_bits_b6_r[1] ; 17      ;
; victim_cache:VICTIM_CACHE|victim_cache_LRU:LRU|age_bits_b7_r[2] ; 18      ;
; victim_cache:VICTIM_CACHE|victim_cache_LRU:LRU|age_bits_b7_r[1] ; 17      ;
; victim_cache:VICTIM_CACHE|victim_cache_LRU:LRU|age_bits_b7_r[0] ; 18      ;
; l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b2_r[3][1]          ; 1       ;
; l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b2_r[10][1]         ; 1       ;
; l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b2_r[2][1]          ; 1       ;
; l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b2_r[11][1]         ; 1       ;
; l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b2_r[5][1]          ; 1       ;
; l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b2_r[12][1]         ; 1       ;
; l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b2_r[4][1]          ; 1       ;
; l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b2_r[13][1]         ; 1       ;
; l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b2_r[1][1]          ; 1       ;
; l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b2_r[8][1]          ; 1       ;
; l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b2_r[0][1]          ; 1       ;
; l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b2_r[9][1]          ; 1       ;
; l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b2_r[7][1]          ; 1       ;
; l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b2_r[14][1]         ; 1       ;
; l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b2_r[6][1]          ; 1       ;
; l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b2_r[15][1]         ; 1       ;
; l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b7_r[3][2]          ; 1       ;
; l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b7_r[10][2]         ; 1       ;
; l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b7_r[2][2]          ; 1       ;
; l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b7_r[11][2]         ; 1       ;
; l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b7_r[5][2]          ; 1       ;
; l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b7_r[12][2]         ; 1       ;
; l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b7_r[4][2]          ; 1       ;
; l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b7_r[13][2]         ; 1       ;
; l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b7_r[1][2]          ; 1       ;
; l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b7_r[8][2]          ; 1       ;
; l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b7_r[0][2]          ; 1       ;
; l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b7_r[9][2]          ; 1       ;
; l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b7_r[7][2]          ; 1       ;
; l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b7_r[14][2]         ; 1       ;
; l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b7_r[6][2]          ; 1       ;
; l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b7_r[15][2]         ; 1       ;
; l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b7_r[5][1]          ; 1       ;
; l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b7_r[12][1]         ; 1       ;
; l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b7_r[4][1]          ; 1       ;
; l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b7_r[13][1]         ; 1       ;
; l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b7_r[3][1]          ; 1       ;
; l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b7_r[10][1]         ; 1       ;
; l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b7_r[2][1]          ; 1       ;
; l2_cache:L2_CACHE|l2_cache_LRU:LRU|age_bits_b7_r[11][1]         ; 1       ;
; Total number of inverted registers = 300*                       ;         ;
+-----------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------+
; 3:1                ; 27 bits   ; 54 LEs        ; 27 LEs               ; 27 LEs                 ; Yes        ; |riscv_cache|MEM:MEM|d_cache:D_CACHE|cache_fsm:cache_controller|st_tag.tag[21]          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |riscv_cache|MEM:MEM|mem_r[28]                                                          ;
; 3:1                ; 27 bits   ; 54 LEs        ; 27 LEs               ; 27 LEs                 ; Yes        ; |riscv_cache|IF:IF|i_cache:I_CACHE|icache_controller:cache_controller|st_tag.tag[7]     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |riscv_cache|ID:ID|WBSel_r[1]                                                           ;
; 3:1                ; 60 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |riscv_cache|Branch_predictor:BP|BTB_r[31].tag[19]                                      ;
; 3:1                ; 60 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |riscv_cache|Branch_predictor:BP|BTB_r[30].tag[1]                                       ;
; 3:1                ; 60 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |riscv_cache|Branch_predictor:BP|BTB_r[29].tag[20]                                      ;
; 3:1                ; 60 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |riscv_cache|Branch_predictor:BP|BTB_r[28].tag[1]                                       ;
; 3:1                ; 60 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |riscv_cache|Branch_predictor:BP|BTB_r[27].tag[1]                                       ;
; 3:1                ; 60 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |riscv_cache|Branch_predictor:BP|BTB_r[26].tag[1]                                       ;
; 3:1                ; 60 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |riscv_cache|Branch_predictor:BP|BTB_r[25].target_pc[17]                                ;
; 3:1                ; 60 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |riscv_cache|Branch_predictor:BP|BTB_r[24].target_pc[14]                                ;
; 3:1                ; 60 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |riscv_cache|Branch_predictor:BP|BTB_r[23].target_pc[8]                                 ;
; 3:1                ; 60 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |riscv_cache|Branch_predictor:BP|BTB_r[22].tag[6]                                       ;
; 3:1                ; 60 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |riscv_cache|Branch_predictor:BP|BTB_r[21].target_pc[8]                                 ;
; 3:1                ; 60 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |riscv_cache|Branch_predictor:BP|BTB_r[20].target_pc[29]                                ;
; 3:1                ; 60 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |riscv_cache|Branch_predictor:BP|BTB_r[19].target_pc[29]                                ;
; 3:1                ; 60 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |riscv_cache|Branch_predictor:BP|BTB_r[18].target_pc[27]                                ;
; 3:1                ; 60 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |riscv_cache|Branch_predictor:BP|BTB_r[17].target_pc[2]                                 ;
; 3:1                ; 60 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |riscv_cache|Branch_predictor:BP|BTB_r[16].target_pc[7]                                 ;
; 3:1                ; 60 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |riscv_cache|Branch_predictor:BP|BTB_r[15].target_pc[8]                                 ;
; 3:1                ; 60 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |riscv_cache|Branch_predictor:BP|BTB_r[14].target_pc[16]                                ;
; 3:1                ; 60 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |riscv_cache|Branch_predictor:BP|BTB_r[13].target_pc[4]                                 ;
; 3:1                ; 60 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |riscv_cache|Branch_predictor:BP|BTB_r[12].target_pc[26]                                ;
; 3:1                ; 60 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |riscv_cache|Branch_predictor:BP|BTB_r[11].tag[20]                                      ;
; 3:1                ; 60 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |riscv_cache|Branch_predictor:BP|BTB_r[10].target_pc[25]                                ;
; 3:1                ; 60 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |riscv_cache|Branch_predictor:BP|BTB_r[9].tag[18]                                       ;
; 3:1                ; 60 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |riscv_cache|Branch_predictor:BP|BTB_r[8].target_pc[14]                                 ;
; 3:1                ; 60 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |riscv_cache|Branch_predictor:BP|BTB_r[7].tag[15]                                       ;
; 3:1                ; 60 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |riscv_cache|Branch_predictor:BP|BTB_r[6].tag[14]                                       ;
; 3:1                ; 60 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |riscv_cache|Branch_predictor:BP|BTB_r[5].target_pc[3]                                  ;
; 3:1                ; 60 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |riscv_cache|Branch_predictor:BP|BTB_r[4].target_pc[15]                                 ;
; 3:1                ; 60 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |riscv_cache|Branch_predictor:BP|BTB_r[3].tag[12]                                       ;
; 3:1                ; 60 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |riscv_cache|Branch_predictor:BP|BTB_r[2].target_pc[7]                                  ;
; 3:1                ; 60 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |riscv_cache|Branch_predictor:BP|BTB_r[1].tag[19]                                       ;
; 3:1                ; 60 bits   ; 120 LEs       ; 60 LEs               ; 60 LEs                 ; Yes        ; |riscv_cache|Branch_predictor:BP|BTB_r[0].tag[11]                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |riscv_cache|IF:IF|pc:PC_IF|data_o[17]                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |riscv_cache|ID:ID|regfile:RF_ID|reg_r1_q[17]                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |riscv_cache|ID:ID|regfile:RF_ID|reg_r2_q[10]                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |riscv_cache|ID:ID|regfile:RF_ID|reg_r3_q[20]                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |riscv_cache|ID:ID|regfile:RF_ID|reg_r4_q[24]                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |riscv_cache|ID:ID|regfile:RF_ID|reg_r5_q[29]                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |riscv_cache|ID:ID|regfile:RF_ID|reg_r6_q[14]                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |riscv_cache|ID:ID|regfile:RF_ID|reg_r7_q[13]                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |riscv_cache|ID:ID|regfile:RF_ID|reg_r8_q[21]                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |riscv_cache|ID:ID|regfile:RF_ID|reg_r9_q[0]                                            ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |riscv_cache|ID:ID|regfile:RF_ID|reg_r10_q[28]                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |riscv_cache|ID:ID|regfile:RF_ID|reg_r11_q[30]                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |riscv_cache|ID:ID|regfile:RF_ID|reg_r12_q[25]                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |riscv_cache|ID:ID|regfile:RF_ID|reg_r13_q[25]                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |riscv_cache|ID:ID|regfile:RF_ID|reg_r14_q[24]                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |riscv_cache|ID:ID|regfile:RF_ID|reg_r15_q[23]                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |riscv_cache|ID:ID|regfile:RF_ID|reg_r16_q[28]                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |riscv_cache|ID:ID|regfile:RF_ID|reg_r17_q[25]                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |riscv_cache|ID:ID|regfile:RF_ID|reg_r18_q[19]                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |riscv_cache|ID:ID|regfile:RF_ID|reg_r19_q[27]                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |riscv_cache|ID:ID|regfile:RF_ID|reg_r20_q[2]                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |riscv_cache|ID:ID|regfile:RF_ID|reg_r21_q[13]                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |riscv_cache|ID:ID|regfile:RF_ID|reg_r22_q[26]                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |riscv_cache|ID:ID|regfile:RF_ID|reg_r23_q[14]                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |riscv_cache|ID:ID|regfile:RF_ID|reg_r24_q[15]                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |riscv_cache|ID:ID|regfile:RF_ID|reg_r25_q[24]                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |riscv_cache|ID:ID|regfile:RF_ID|reg_r26_q[24]                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |riscv_cache|ID:ID|regfile:RF_ID|reg_r27_q[24]                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |riscv_cache|ID:ID|regfile:RF_ID|reg_r28_q[24]                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |riscv_cache|ID:ID|regfile:RF_ID|reg_r29_q[24]                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |riscv_cache|ID:ID|regfile:RF_ID|reg_r30_q[26]                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |riscv_cache|ID:ID|regfile:RF_ID|reg_r31_q[7]                                           ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; Yes        ; |riscv_cache|IF:IF|inst_r[22]                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |riscv_cache|ID:ID|AluSel_r[0]                                                          ;
; 9:1                ; 4 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |riscv_cache|ID:ID|imm_r[2]                                                             ;
; 6:1                ; 11 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |riscv_cache|ID:ID|imm_r[21]                                                            ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |riscv_cache|l2_cache:L2_CACHE|l2_cache_controller:cache_controller|rstate[1]           ;
; 34:1               ; 32 bits   ; 704 LEs       ; 672 LEs              ; 32 LEs                 ; Yes        ; |riscv_cache|ID:ID|rs1_r[21]                                                            ;
; 34:1               ; 32 bits   ; 704 LEs       ; 672 LEs              ; 32 LEs                 ; Yes        ; |riscv_cache|ID:ID|rs2_r[13]                                                            ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |riscv_cache|MEM:MEM|d_cache:D_CACHE|cache_fsm:cache_controller|rstate[0]               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |riscv_cache|IF:IF|i_cache:I_CACHE|icache_controller:cache_controller|rstate[1]         ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |riscv_cache|cache_arbiter:Arbiter|state[10]                                            ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |riscv_cache|ID:ID|imm_r[12]                                                            ;
; 22:1               ; 3 bits    ; 42 LEs        ; 3 LEs                ; 39 LEs                 ; Yes        ; |riscv_cache|victim_cache:VICTIM_CACHE|victim_cache_LRU:LRU|age_bits_b0_r[0]            ;
; 22:1               ; 2 bits    ; 28 LEs        ; 2 LEs                ; 26 LEs                 ; Yes        ; |riscv_cache|victim_cache:VICTIM_CACHE|victim_cache_LRU:LRU|age_bits_b1_r[1]            ;
; 22:1               ; 2 bits    ; 28 LEs        ; 2 LEs                ; 26 LEs                 ; Yes        ; |riscv_cache|victim_cache:VICTIM_CACHE|victim_cache_LRU:LRU|age_bits_b2_r[2]            ;
; 22:1               ; 2 bits    ; 28 LEs        ; 2 LEs                ; 26 LEs                 ; Yes        ; |riscv_cache|victim_cache:VICTIM_CACHE|victim_cache_LRU:LRU|age_bits_b4_r[1]            ;
; 22:1               ; 2 bits    ; 28 LEs        ; 2 LEs                ; 26 LEs                 ; Yes        ; |riscv_cache|victim_cache:VICTIM_CACHE|victim_cache_LRU:LRU|age_bits_b3_r[1]            ;
; 22:1               ; 2 bits    ; 28 LEs        ; 2 LEs                ; 26 LEs                 ; Yes        ; |riscv_cache|victim_cache:VICTIM_CACHE|victim_cache_LRU:LRU|age_bits_b5_r[2]            ;
; 22:1               ; 2 bits    ; 28 LEs        ; 2 LEs                ; 26 LEs                 ; Yes        ; |riscv_cache|victim_cache:VICTIM_CACHE|victim_cache_LRU:LRU|age_bits_b6_r[2]            ;
; 22:1               ; 3 bits    ; 42 LEs        ; 3 LEs                ; 39 LEs                 ; Yes        ; |riscv_cache|victim_cache:VICTIM_CACHE|victim_cache_LRU:LRU|age_bits_b7_r[2]            ;
; 4:1                ; 240 bits  ; 480 LEs       ; 480 LEs              ; 0 LEs                  ; No         ; |riscv_cache|MEM:MEM|d_cache:D_CACHE|cache_tag:ctag|Mux116                              ;
; 4:1                ; 28 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |riscv_cache|cache_arbiter:Arbiter|Mux187                                               ;
; 4:1                ; 240 bits  ; 480 LEs       ; 480 LEs              ; 0 LEs                  ; No         ; |riscv_cache|IF:IF|i_cache:I_CACHE|cache_tag:ctag|Mux94                                 ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |riscv_cache|ID:ID|ctrl_unit:CtrlUnit_ID|ImmSel_o                                       ;
; 4:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; No         ; |riscv_cache|l2_cache:L2_CACHE|l2_cache_controller:cache_controller|mem_req_o.addr[28]  ;
; 4:1                ; 24 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |riscv_cache|l2_cache:L2_CACHE|l2_cache_controller:cache_controller|tag_write_o.tag[10] ;
; 4:1                ; 27 bits   ; 54 LEs        ; 27 LEs               ; 27 LEs                 ; No         ; |riscv_cache|IF:IF|i_cache:I_CACHE|icache_controller:cache_controller|tag_write         ;
; 16:1               ; 224 bits  ; 2240 LEs      ; 2240 LEs             ; 0 LEs                  ; No         ; |riscv_cache|l2_cache:L2_CACHE|l2_cache_tag:ctag|Mux154                                 ;
; 5:1                ; 156 bits  ; 468 LEs       ; 312 LEs              ; 156 LEs                ; No         ; |riscv_cache|cache_arbiter:Arbiter|Mux147                                               ;
; 6:1                ; 26 bits   ; 104 LEs       ; 52 LEs               ; 52 LEs                 ; No         ; |riscv_cache|MEM:MEM|d_cache:D_CACHE|cache_fsm:cache_controller|tag_write               ;
; 5:1                ; 26 bits   ; 78 LEs        ; 52 LEs               ; 26 LEs                 ; No         ; |riscv_cache|MEM:MEM|d_cache:D_CACHE|cache_fsm:cache_controller|Selector200             ;
; 32:1               ; 34 bits   ; 714 LEs       ; 714 LEs              ; 0 LEs                  ; No         ; |riscv_cache|Branch_predictor:BP|Mux58                                                  ;
; 32:1               ; 27 bits   ; 567 LEs       ; 567 LEs              ; 0 LEs                  ; No         ; |riscv_cache|Branch_predictor:BP|Mux49                                                  ;
; 33:1               ; 25 bits   ; 550 LEs       ; 550 LEs              ; 0 LEs                  ; No         ; |riscv_cache|Branch_predictor:BP|BTB_temp_r.tag[23]                                     ;
; 33:1               ; 32 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; No         ; |riscv_cache|IF:IF|mux2to1_32bit:MUX_IF|c_o[20]                                         ;
; 19:1               ; 29 bits   ; 348 LEs       ; 261 LEs              ; 87 LEs                 ; No         ; |riscv_cache|EX:EX|alu:ALU_EX|Result_o[23]                                              ;
; 256:1              ; 3 bits    ; 510 LEs       ; 18 LEs               ; 492 LEs                ; No         ; |riscv_cache|MEM:MEM|d_cache:D_CACHE|cache_tag:ctag|Selector0                           ;
; 256:1              ; 3 bits    ; 510 LEs       ; 18 LEs               ; 492 LEs                ; No         ; |riscv_cache|victim_cache:VICTIM_CACHE|victim_cache_tag:ctag|Selector0                  ;
; 256:1              ; 3 bits    ; 510 LEs       ; 18 LEs               ; 492 LEs                ; No         ; |riscv_cache|l2_cache:L2_CACHE|l2_cache_tag:ctag|Selector2                              ;
; 256:1              ; 3 bits    ; 510 LEs       ; 18 LEs               ; 492 LEs                ; No         ; |riscv_cache|IF:IF|i_cache:I_CACHE|cache_tag:ctag|Selector0                             ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |riscv_cache|IF:IF|i_cache:I_CACHE|icache_controller:cache_controller|Selector66        ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |riscv_cache|IF:IF|i_cache:I_CACHE|icache_controller:cache_controller|Selector102       ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |riscv_cache|IF:IF|i_cache:I_CACHE|icache_controller:cache_controller|Selector137       ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |riscv_cache|IF:IF|i_cache:I_CACHE|icache_controller:cache_controller|Selector163       ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; No         ; |riscv_cache|MEM:MEM|d_cache:D_CACHE|cache_fsm:cache_controller|Selector91              ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; No         ; |riscv_cache|MEM:MEM|d_cache:D_CACHE|cache_fsm:cache_controller|Selector107             ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; No         ; |riscv_cache|MEM:MEM|d_cache:D_CACHE|cache_fsm:cache_controller|Selector141             ;
; 6:1                ; 32 bits   ; 128 LEs       ; 96 LEs               ; 32 LEs                 ; No         ; |riscv_cache|MEM:MEM|d_cache:D_CACHE|cache_fsm:cache_controller|Selector160             ;
; 16:1               ; 29 bits   ; 290 LEs       ; 145 LEs              ; 145 LEs                ; No         ; |riscv_cache|victim_cache:VICTIM_CACHE|victim_cache_tag:ctag|Selector29                 ;
; 262:1              ; 79 bits   ; 13746 LEs     ; 13588 LEs            ; 158 LEs                ; No         ; |riscv_cache|l2_cache:L2_CACHE|l2_cache_controller:cache_controller|data_write_o[44]    ;
; 262:1              ; 17 bits   ; 2958 LEs      ; 2941 LEs             ; 17 LEs                 ; No         ; |riscv_cache|l2_cache:L2_CACHE|l2_cache_controller:cache_controller|data_write_o[6]     ;
; 262:1              ; 32 bits   ; 5568 LEs      ; 5504 LEs             ; 64 LEs                 ; No         ; |riscv_cache|l2_cache:L2_CACHE|l2_cache_controller:cache_controller|data_write_o[120]   ;
; 22:1               ; 3 bits    ; 42 LEs        ; 6 LEs                ; 36 LEs                 ; No         ; |riscv_cache|MEM:MEM|d_cache:D_CACHE|cache_LRU:LRU|Mux32                                ;
; 22:1               ; 3 bits    ; 42 LEs        ; 6 LEs                ; 36 LEs                 ; No         ; |riscv_cache|MEM:MEM|d_cache:D_CACHE|cache_LRU:LRU|Mux29                                ;
; 22:1               ; 3 bits    ; 42 LEs        ; 6 LEs                ; 36 LEs                 ; No         ; |riscv_cache|MEM:MEM|d_cache:D_CACHE|cache_LRU:LRU|Mux45                                ;
; 22:1               ; 3 bits    ; 42 LEs        ; 6 LEs                ; 36 LEs                 ; No         ; |riscv_cache|MEM:MEM|d_cache:D_CACHE|cache_LRU:LRU|Mux33                                ;
; 22:1               ; 3 bits    ; 42 LEs        ; 6 LEs                ; 36 LEs                 ; No         ; |riscv_cache|MEM:MEM|d_cache:D_CACHE|cache_LRU:LRU|Mux36                                ;
; 22:1               ; 3 bits    ; 42 LEs        ; 6 LEs                ; 36 LEs                 ; No         ; |riscv_cache|MEM:MEM|d_cache:D_CACHE|cache_LRU:LRU|Mux39                                ;
; 22:1               ; 3 bits    ; 42 LEs        ; 6 LEs                ; 36 LEs                 ; No         ; |riscv_cache|MEM:MEM|d_cache:D_CACHE|cache_LRU:LRU|Mux42                                ;
; 22:1               ; 3 bits    ; 42 LEs        ; 6 LEs                ; 36 LEs                 ; No         ; |riscv_cache|MEM:MEM|d_cache:D_CACHE|cache_LRU:LRU|Mux24                                ;
; 22:1               ; 3 bits    ; 42 LEs        ; 6 LEs                ; 36 LEs                 ; No         ; |riscv_cache|l2_cache:L2_CACHE|l2_cache_LRU:LRU|Mux30                                   ;
; 22:1               ; 3 bits    ; 42 LEs        ; 6 LEs                ; 36 LEs                 ; No         ; |riscv_cache|l2_cache:L2_CACHE|l2_cache_LRU:LRU|Mux27                                   ;
; 22:1               ; 3 bits    ; 42 LEs        ; 6 LEs                ; 36 LEs                 ; No         ; |riscv_cache|l2_cache:L2_CACHE|l2_cache_LRU:LRU|Mux47                                   ;
; 22:1               ; 3 bits    ; 42 LEs        ; 6 LEs                ; 36 LEs                 ; No         ; |riscv_cache|l2_cache:L2_CACHE|l2_cache_LRU:LRU|Mux33                                   ;
; 22:1               ; 3 bits    ; 42 LEs        ; 6 LEs                ; 36 LEs                 ; No         ; |riscv_cache|l2_cache:L2_CACHE|l2_cache_LRU:LRU|Mux38                                   ;
; 22:1               ; 3 bits    ; 42 LEs        ; 6 LEs                ; 36 LEs                 ; No         ; |riscv_cache|l2_cache:L2_CACHE|l2_cache_LRU:LRU|Mux40                                   ;
; 22:1               ; 3 bits    ; 42 LEs        ; 6 LEs                ; 36 LEs                 ; No         ; |riscv_cache|l2_cache:L2_CACHE|l2_cache_LRU:LRU|Mux42                                   ;
; 22:1               ; 3 bits    ; 42 LEs        ; 6 LEs                ; 36 LEs                 ; No         ; |riscv_cache|l2_cache:L2_CACHE|l2_cache_LRU:LRU|Mux26                                   ;
; 22:1               ; 3 bits    ; 42 LEs        ; 6 LEs                ; 36 LEs                 ; No         ; |riscv_cache|IF:IF|i_cache:I_CACHE|cache_LRU:LRU|Mux30                                  ;
; 22:1               ; 3 bits    ; 42 LEs        ; 6 LEs                ; 36 LEs                 ; No         ; |riscv_cache|IF:IF|i_cache:I_CACHE|cache_LRU:LRU|Mux27                                  ;
; 22:1               ; 3 bits    ; 42 LEs        ; 6 LEs                ; 36 LEs                 ; No         ; |riscv_cache|IF:IF|i_cache:I_CACHE|cache_LRU:LRU|Mux45                                  ;
; 22:1               ; 3 bits    ; 42 LEs        ; 6 LEs                ; 36 LEs                 ; No         ; |riscv_cache|IF:IF|i_cache:I_CACHE|cache_LRU:LRU|Mux33                                  ;
; 22:1               ; 3 bits    ; 42 LEs        ; 6 LEs                ; 36 LEs                 ; No         ; |riscv_cache|IF:IF|i_cache:I_CACHE|cache_LRU:LRU|Mux36                                  ;
; 22:1               ; 3 bits    ; 42 LEs        ; 6 LEs                ; 36 LEs                 ; No         ; |riscv_cache|IF:IF|i_cache:I_CACHE|cache_LRU:LRU|Mux39                                  ;
; 22:1               ; 3 bits    ; 42 LEs        ; 6 LEs                ; 36 LEs                 ; No         ; |riscv_cache|IF:IF|i_cache:I_CACHE|cache_LRU:LRU|Mux42                                  ;
; 22:1               ; 3 bits    ; 42 LEs        ; 6 LEs                ; 36 LEs                 ; No         ; |riscv_cache|IF:IF|i_cache:I_CACHE|cache_LRU:LRU|Mux25                                  ;
; 40:1               ; 27 bits   ; 702 LEs       ; 702 LEs              ; 0 LEs                  ; No         ; |riscv_cache|MEM:MEM|d_cache:D_CACHE|cache_tag:ctag|Selector11                          ;
; 40:1               ; 27 bits   ; 702 LEs       ; 702 LEs              ; 0 LEs                  ; No         ; |riscv_cache|IF:IF|i_cache:I_CACHE|cache_tag:ctag|Selector26                            ;
; 136:1              ; 25 bits   ; 2250 LEs      ; 2250 LEs             ; 0 LEs                  ; No         ; |riscv_cache|l2_cache:L2_CACHE|l2_cache_tag:ctag|Selector17                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "victim_cache:VICTIM_CACHE|victim_cache_controller:cache_controller|adder_32bit:A_miss" ;
+------------+--------+----------+----------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                          ;
+------------+--------+----------+----------------------------------------------------------------------------------+
; b_i[31..1] ; Input  ; Info     ; Stuck at GND                                                                     ;
; c_o        ; Output ; Info     ; Explicitly unconnected                                                           ;
+------------+--------+----------+----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "victim_cache:VICTIM_CACHE|victim_cache_controller:cache_controller|subtractor_32bit:S_hit" ;
+------+--------+----------+--------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                    ;
+------+--------+----------+--------------------------------------------------------------------------------------------+
; b_o  ; Output ; Info     ; Explicitly unconnected                                                                     ;
+------+--------+----------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "victim_cache:VICTIM_CACHE|victim_cache_controller:cache_controller|adder_32bit:A_access" ;
+------------+--------+----------+------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                            ;
+------------+--------+----------+------------------------------------------------------------------------------------+
; b_i[31..1] ; Input  ; Info     ; Stuck at GND                                                                       ;
; c_o        ; Output ; Info     ; Explicitly unconnected                                                             ;
+------------+--------+----------+------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "victim_cache:VICTIM_CACHE|victim_cache_controller:cache_controller" ;
+-------------+--------+----------+--------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                      ;
+-------------+--------+----------+--------------------------------------------------------------+
; accessing_o ; Output ; Info     ; Explicitly unconnected                                       ;
+-------------+--------+----------+--------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "victim_cache:VICTIM_CACHE"                                                               ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; no_acc_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; no_hit_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; no_miss_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "Memory:MEMORY|set_less_than_unsign:SLTU3" ;
+---------------+-------+----------+-----------------------------------+
; Port          ; Type  ; Severity ; Details                           ;
+---------------+-------+----------+-----------------------------------+
; rs1_i[31..30] ; Input ; Info     ; Stuck at GND                      ;
; rs2_i[31..10] ; Input ; Info     ; Stuck at GND                      ;
; rs2_i[8..0]   ; Input ; Info     ; Stuck at GND                      ;
; rs2_i[9]      ; Input ; Info     ; Stuck at VCC                      ;
+---------------+-------+----------+-----------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "Memory:MEMORY|set_less_than_unsign:SLTU2" ;
+---------------+-------+----------+-----------------------------------+
; Port          ; Type  ; Severity ; Details                           ;
+---------------+-------+----------+-----------------------------------+
; rs1_i[31..30] ; Input ; Info     ; Stuck at GND                      ;
; rs2_i[9..7]   ; Input ; Info     ; Stuck at VCC                      ;
; rs2_i[31..10] ; Input ; Info     ; Stuck at GND                      ;
; rs2_i[6..0]   ; Input ; Info     ; Stuck at GND                      ;
+---------------+-------+----------+-----------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "Memory:MEMORY|set_less_than_unsign:SLTU1" ;
+---------------+-------+----------+-----------------------------------+
; Port          ; Type  ; Severity ; Details                           ;
+---------------+-------+----------+-----------------------------------+
; rs1_i[31..30] ; Input ; Info     ; Stuck at GND                      ;
; rs2_i[9..8]   ; Input ; Info     ; Stuck at VCC                      ;
; rs2_i[31..10] ; Input ; Info     ; Stuck at GND                      ;
; rs2_i[5..0]   ; Input ; Info     ; Stuck at GND                      ;
; rs2_i[7]      ; Input ; Info     ; Stuck at GND                      ;
; rs2_i[6]      ; Input ; Info     ; Stuck at VCC                      ;
+---------------+-------+----------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Memory:MEMORY|set_less_than_unsign:SLTU0"                                                    ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; rs1_i[31..30] ; Input  ; Info     ; Stuck at GND                                                                        ;
; rs2_i[9..8]   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rs2_i[31..10] ; Input  ; Info     ; Stuck at GND                                                                        ;
; rs2_i[7..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; rd_o          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "l2_cache:L2_CACHE|l2_cache_controller:cache_controller|adder_32bit:A_miss" ;
+------------+--------+----------+----------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                              ;
+------------+--------+----------+----------------------------------------------------------------------+
; b_i[31..1] ; Input  ; Info     ; Stuck at GND                                                         ;
; c_o        ; Output ; Info     ; Explicitly unconnected                                               ;
+------------+--------+----------+----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "l2_cache:L2_CACHE|l2_cache_controller:cache_controller|subtractor_32bit:S_hit" ;
+------+--------+----------+--------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                        ;
+------+--------+----------+--------------------------------------------------------------------------------+
; b_o  ; Output ; Info     ; Explicitly unconnected                                                         ;
+------+--------+----------+--------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "l2_cache:L2_CACHE|l2_cache_controller:cache_controller|adder_32bit:A_access" ;
+------------+--------+----------+------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                ;
+------------+--------+----------+------------------------------------------------------------------------+
; b_i[31..1] ; Input  ; Info     ; Stuck at GND                                                           ;
; c_o        ; Output ; Info     ; Explicitly unconnected                                                 ;
+------------+--------+----------+------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "l2_cache:L2_CACHE|l2_cache_controller:cache_controller" ;
+-------------+--------+----------+--------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                          ;
+-------------+--------+----------+--------------------------------------------------+
; accessing_o ; Output ; Info     ; Explicitly unconnected                           ;
+-------------+--------+----------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "l2_cache:L2_CACHE"                                                                       ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; no_acc_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; no_hit_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; no_miss_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MEM:MEM|d_cache:D_CACHE|cache_fsm:cache_controller|adder_32bit:A_miss" ;
+------------+--------+----------+------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                          ;
+------------+--------+----------+------------------------------------------------------------------+
; b_i[31..1] ; Input  ; Info     ; Stuck at GND                                                     ;
; c_o        ; Output ; Info     ; Explicitly unconnected                                           ;
+------------+--------+----------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MEM:MEM|d_cache:D_CACHE|cache_fsm:cache_controller|subtractor_32bit:S_hit" ;
+------+--------+----------+----------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                    ;
+------+--------+----------+----------------------------------------------------------------------------+
; b_o  ; Output ; Info     ; Explicitly unconnected                                                     ;
+------+--------+----------+----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MEM:MEM|d_cache:D_CACHE|cache_fsm:cache_controller|adder_32bit:A_access" ;
+------------+--------+----------+--------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                            ;
+------------+--------+----------+--------------------------------------------------------------------+
; b_i[31..1] ; Input  ; Info     ; Stuck at GND                                                       ;
; c_o        ; Output ; Info     ; Explicitly unconnected                                             ;
+------------+--------+----------+--------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "MEM:MEM|d_cache:D_CACHE|cache_fsm:cache_controller" ;
+-------------+--------+----------+----------------------------------------------+
; Port        ; Type   ; Severity ; Details                                      ;
+-------------+--------+----------+----------------------------------------------+
; accessing_o ; Output ; Info     ; Explicitly unconnected                       ;
+-------------+--------+----------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "MEM:MEM"                                                                                 ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; no_acc_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; no_hit_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; no_miss_o ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M31" ;
+---------+-------+----------+------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                    ;
+---------+-------+----------+------------------------------------------------------------+
; b_i[31] ; Input ; Info     ; Stuck at GND                                               ;
+---------+-------+----------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M30" ;
+---------+-------+----------+------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                    ;
+---------+-------+----------+------------------------------------------------------------+
; b_i[31] ; Input ; Info     ; Stuck at GND                                               ;
+---------+-------+----------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M29" ;
+---------+-------+----------+------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                    ;
+---------+-------+----------+------------------------------------------------------------+
; b_i[31] ; Input ; Info     ; Stuck at GND                                               ;
+---------+-------+----------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M28" ;
+---------+-------+----------+------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                    ;
+---------+-------+----------+------------------------------------------------------------+
; b_i[31] ; Input ; Info     ; Stuck at GND                                               ;
+---------+-------+----------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M27" ;
+---------+-------+----------+------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                    ;
+---------+-------+----------+------------------------------------------------------------+
; b_i[31] ; Input ; Info     ; Stuck at GND                                               ;
+---------+-------+----------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M26" ;
+---------+-------+----------+------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                    ;
+---------+-------+----------+------------------------------------------------------------+
; b_i[31] ; Input ; Info     ; Stuck at GND                                               ;
+---------+-------+----------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M25" ;
+---------+-------+----------+------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                    ;
+---------+-------+----------+------------------------------------------------------------+
; b_i[31] ; Input ; Info     ; Stuck at GND                                               ;
+---------+-------+----------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M24" ;
+---------+-------+----------+------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                    ;
+---------+-------+----------+------------------------------------------------------------+
; b_i[31] ; Input ; Info     ; Stuck at GND                                               ;
+---------+-------+----------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M23" ;
+---------+-------+----------+------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                    ;
+---------+-------+----------+------------------------------------------------------------+
; b_i[31] ; Input ; Info     ; Stuck at GND                                               ;
+---------+-------+----------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M22" ;
+---------+-------+----------+------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                    ;
+---------+-------+----------+------------------------------------------------------------+
; b_i[31] ; Input ; Info     ; Stuck at GND                                               ;
+---------+-------+----------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M21" ;
+---------+-------+----------+------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                    ;
+---------+-------+----------+------------------------------------------------------------+
; b_i[31] ; Input ; Info     ; Stuck at GND                                               ;
+---------+-------+----------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M20" ;
+---------+-------+----------+------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                    ;
+---------+-------+----------+------------------------------------------------------------+
; b_i[31] ; Input ; Info     ; Stuck at GND                                               ;
+---------+-------+----------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M19" ;
+---------+-------+----------+------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                    ;
+---------+-------+----------+------------------------------------------------------------+
; b_i[31] ; Input ; Info     ; Stuck at GND                                               ;
+---------+-------+----------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M18" ;
+---------+-------+----------+------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                    ;
+---------+-------+----------+------------------------------------------------------------+
; b_i[31] ; Input ; Info     ; Stuck at GND                                               ;
+---------+-------+----------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M17" ;
+---------+-------+----------+------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                    ;
+---------+-------+----------+------------------------------------------------------------+
; b_i[31] ; Input ; Info     ; Stuck at GND                                               ;
+---------+-------+----------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M16" ;
+---------+-------+----------+------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                    ;
+---------+-------+----------+------------------------------------------------------------+
; b_i[31] ; Input ; Info     ; Stuck at GND                                               ;
+---------+-------+----------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M15" ;
+---------+-------+----------+------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                    ;
+---------+-------+----------+------------------------------------------------------------+
; b_i[31] ; Input ; Info     ; Stuck at GND                                               ;
+---------+-------+----------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M14" ;
+---------+-------+----------+------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                    ;
+---------+-------+----------+------------------------------------------------------------+
; b_i[31] ; Input ; Info     ; Stuck at GND                                               ;
+---------+-------+----------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M13" ;
+---------+-------+----------+------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                    ;
+---------+-------+----------+------------------------------------------------------------+
; b_i[31] ; Input ; Info     ; Stuck at GND                                               ;
+---------+-------+----------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M12" ;
+---------+-------+----------+------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                    ;
+---------+-------+----------+------------------------------------------------------------+
; b_i[31] ; Input ; Info     ; Stuck at GND                                               ;
+---------+-------+----------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M11" ;
+---------+-------+----------+------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                    ;
+---------+-------+----------+------------------------------------------------------------+
; b_i[31] ; Input ; Info     ; Stuck at GND                                               ;
+---------+-------+----------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M10" ;
+---------+-------+----------+------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                    ;
+---------+-------+----------+------------------------------------------------------------+
; b_i[31] ; Input ; Info     ; Stuck at GND                                               ;
+---------+-------+----------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M9" ;
+---------+-------+----------+-----------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                   ;
+---------+-------+----------+-----------------------------------------------------------+
; b_i[31] ; Input ; Info     ; Stuck at GND                                              ;
+---------+-------+----------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M8" ;
+---------+-------+----------+-----------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                   ;
+---------+-------+----------+-----------------------------------------------------------+
; b_i[31] ; Input ; Info     ; Stuck at GND                                              ;
+---------+-------+----------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M7" ;
+---------+-------+----------+-----------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                   ;
+---------+-------+----------+-----------------------------------------------------------+
; b_i[31] ; Input ; Info     ; Stuck at GND                                              ;
+---------+-------+----------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M6" ;
+---------+-------+----------+-----------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                   ;
+---------+-------+----------+-----------------------------------------------------------+
; b_i[31] ; Input ; Info     ; Stuck at GND                                              ;
+---------+-------+----------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M5" ;
+---------+-------+----------+-----------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                   ;
+---------+-------+----------+-----------------------------------------------------------+
; b_i[31] ; Input ; Info     ; Stuck at GND                                              ;
+---------+-------+----------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M4" ;
+---------+-------+----------+-----------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                   ;
+---------+-------+----------+-----------------------------------------------------------+
; b_i[31] ; Input ; Info     ; Stuck at GND                                              ;
+---------+-------+----------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M3" ;
+---------+-------+----------+-----------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                   ;
+---------+-------+----------+-----------------------------------------------------------+
; b_i[31] ; Input ; Info     ; Stuck at GND                                              ;
+---------+-------+----------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M2" ;
+---------+-------+----------+-----------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                   ;
+---------+-------+----------+-----------------------------------------------------------+
; b_i[31] ; Input ; Info     ; Stuck at GND                                              ;
+---------+-------+----------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M1" ;
+---------+-------+----------+-----------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                   ;
+---------+-------+----------+-----------------------------------------------------------+
; b_i[31] ; Input ; Info     ; Stuck at GND                                              ;
+---------+-------+----------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_right_logical:SRL0|mux2to1_32bit:M0" ;
+---------+-------+----------+-----------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                   ;
+---------+-------+----------+-----------------------------------------------------------+
; b_i[31] ; Input ; Info     ; Stuck at GND                                              ;
+---------+-------+----------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M31" ;
+--------+-------+----------+------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                    ;
+--------+-------+----------+------------------------------------------------------------+
; b_i[0] ; Input ; Info     ; Stuck at GND                                               ;
+--------+-------+----------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M30" ;
+--------+-------+----------+------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                    ;
+--------+-------+----------+------------------------------------------------------------+
; b_i[0] ; Input ; Info     ; Stuck at GND                                               ;
+--------+-------+----------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M29" ;
+--------+-------+----------+------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                    ;
+--------+-------+----------+------------------------------------------------------------+
; b_i[0] ; Input ; Info     ; Stuck at GND                                               ;
+--------+-------+----------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M28" ;
+--------+-------+----------+------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                    ;
+--------+-------+----------+------------------------------------------------------------+
; b_i[0] ; Input ; Info     ; Stuck at GND                                               ;
+--------+-------+----------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M27" ;
+--------+-------+----------+------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                    ;
+--------+-------+----------+------------------------------------------------------------+
; b_i[0] ; Input ; Info     ; Stuck at GND                                               ;
+--------+-------+----------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M26" ;
+--------+-------+----------+------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                    ;
+--------+-------+----------+------------------------------------------------------------+
; b_i[0] ; Input ; Info     ; Stuck at GND                                               ;
+--------+-------+----------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M25" ;
+--------+-------+----------+------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                    ;
+--------+-------+----------+------------------------------------------------------------+
; b_i[0] ; Input ; Info     ; Stuck at GND                                               ;
+--------+-------+----------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M24" ;
+--------+-------+----------+------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                    ;
+--------+-------+----------+------------------------------------------------------------+
; b_i[0] ; Input ; Info     ; Stuck at GND                                               ;
+--------+-------+----------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M23" ;
+--------+-------+----------+------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                    ;
+--------+-------+----------+------------------------------------------------------------+
; b_i[0] ; Input ; Info     ; Stuck at GND                                               ;
+--------+-------+----------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M22" ;
+--------+-------+----------+------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                    ;
+--------+-------+----------+------------------------------------------------------------+
; b_i[0] ; Input ; Info     ; Stuck at GND                                               ;
+--------+-------+----------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M21" ;
+--------+-------+----------+------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                    ;
+--------+-------+----------+------------------------------------------------------------+
; b_i[0] ; Input ; Info     ; Stuck at GND                                               ;
+--------+-------+----------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M20" ;
+--------+-------+----------+------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                    ;
+--------+-------+----------+------------------------------------------------------------+
; b_i[0] ; Input ; Info     ; Stuck at GND                                               ;
+--------+-------+----------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M19" ;
+--------+-------+----------+------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                    ;
+--------+-------+----------+------------------------------------------------------------+
; b_i[0] ; Input ; Info     ; Stuck at GND                                               ;
+--------+-------+----------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M18" ;
+--------+-------+----------+------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                    ;
+--------+-------+----------+------------------------------------------------------------+
; b_i[0] ; Input ; Info     ; Stuck at GND                                               ;
+--------+-------+----------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M17" ;
+--------+-------+----------+------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                    ;
+--------+-------+----------+------------------------------------------------------------+
; b_i[0] ; Input ; Info     ; Stuck at GND                                               ;
+--------+-------+----------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M16" ;
+--------+-------+----------+------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                    ;
+--------+-------+----------+------------------------------------------------------------+
; b_i[0] ; Input ; Info     ; Stuck at GND                                               ;
+--------+-------+----------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M15" ;
+--------+-------+----------+------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                    ;
+--------+-------+----------+------------------------------------------------------------+
; b_i[0] ; Input ; Info     ; Stuck at GND                                               ;
+--------+-------+----------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M14" ;
+--------+-------+----------+------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                    ;
+--------+-------+----------+------------------------------------------------------------+
; b_i[0] ; Input ; Info     ; Stuck at GND                                               ;
+--------+-------+----------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M13" ;
+--------+-------+----------+------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                    ;
+--------+-------+----------+------------------------------------------------------------+
; b_i[0] ; Input ; Info     ; Stuck at GND                                               ;
+--------+-------+----------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M12" ;
+--------+-------+----------+------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                    ;
+--------+-------+----------+------------------------------------------------------------+
; b_i[0] ; Input ; Info     ; Stuck at GND                                               ;
+--------+-------+----------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M11" ;
+--------+-------+----------+------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                    ;
+--------+-------+----------+------------------------------------------------------------+
; b_i[0] ; Input ; Info     ; Stuck at GND                                               ;
+--------+-------+----------+------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M10" ;
+--------+-------+----------+------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                    ;
+--------+-------+----------+------------------------------------------------------------+
; b_i[0] ; Input ; Info     ; Stuck at GND                                               ;
+--------+-------+----------+------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M9" ;
+--------+-------+----------+-----------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                   ;
+--------+-------+----------+-----------------------------------------------------------+
; b_i[0] ; Input ; Info     ; Stuck at GND                                              ;
+--------+-------+----------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M8" ;
+--------+-------+----------+-----------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                   ;
+--------+-------+----------+-----------------------------------------------------------+
; b_i[0] ; Input ; Info     ; Stuck at GND                                              ;
+--------+-------+----------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M7" ;
+--------+-------+----------+-----------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                   ;
+--------+-------+----------+-----------------------------------------------------------+
; b_i[0] ; Input ; Info     ; Stuck at GND                                              ;
+--------+-------+----------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M6" ;
+--------+-------+----------+-----------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                   ;
+--------+-------+----------+-----------------------------------------------------------+
; b_i[0] ; Input ; Info     ; Stuck at GND                                              ;
+--------+-------+----------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M5" ;
+--------+-------+----------+-----------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                   ;
+--------+-------+----------+-----------------------------------------------------------+
; b_i[0] ; Input ; Info     ; Stuck at GND                                              ;
+--------+-------+----------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M4" ;
+--------+-------+----------+-----------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                   ;
+--------+-------+----------+-----------------------------------------------------------+
; b_i[0] ; Input ; Info     ; Stuck at GND                                              ;
+--------+-------+----------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M3" ;
+--------+-------+----------+-----------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                   ;
+--------+-------+----------+-----------------------------------------------------------+
; b_i[0] ; Input ; Info     ; Stuck at GND                                              ;
+--------+-------+----------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M2" ;
+--------+-------+----------+-----------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                   ;
+--------+-------+----------+-----------------------------------------------------------+
; b_i[0] ; Input ; Info     ; Stuck at GND                                              ;
+--------+-------+----------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M1" ;
+--------+-------+----------+-----------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                   ;
+--------+-------+----------+-----------------------------------------------------------+
; b_i[0] ; Input ; Info     ; Stuck at GND                                              ;
+--------+-------+----------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EX:EX|alu:ALU_EX|shift_left_logical:SLL0|mux2to1_32bit:M0" ;
+--------+-------+----------+-----------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                   ;
+--------+-------+----------+-----------------------------------------------------------+
; b_i[0] ; Input ; Info     ; Stuck at GND                                              ;
+--------+-------+----------+-----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EX:EX|alu:ALU_EX|subtractor_32bit:SB0"                                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; b_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EX:EX|alu:ALU_EX|adder_32bit:AD0"                                                   ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EX:EX|brcomp:BrComp_EX|set_less_than_unsign:SLTU|subtractor_32bit:S0"               ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; d_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EX:EX|brcomp:BrComp_EX|set_less_than_unsign:SLTU"                                          ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; rd_o[31..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EX:EX|brcomp:BrComp_EX|set_less_than:SLT|subtractor_32bit:SUB0"                           ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; d_o[30..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; b_o        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EX:EX|brcomp:BrComp_EX|set_less_than:SLT"                                                  ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; rd_o[31..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "EX:EX|brcomp:BrComp_EX|set_equal:SE"                                                       ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; rd_o[31..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IF:IF|i_cache:I_CACHE|icache_controller:cache_controller|adder_32bit:A_miss" ;
+------------+--------+----------+------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                ;
+------------+--------+----------+------------------------------------------------------------------------+
; b_i[31..1] ; Input  ; Info     ; Stuck at GND                                                           ;
; c_o        ; Output ; Info     ; Explicitly unconnected                                                 ;
+------------+--------+----------+------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IF:IF|i_cache:I_CACHE|icache_controller:cache_controller|subtractor_32bit:S_hit" ;
+------+--------+----------+----------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                          ;
+------+--------+----------+----------------------------------------------------------------------------------+
; b_o  ; Output ; Info     ; Explicitly unconnected                                                           ;
+------+--------+----------+----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IF:IF|i_cache:I_CACHE|icache_controller:cache_controller|adder_32bit:A_access" ;
+------------+--------+----------+--------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                  ;
+------------+--------+----------+--------------------------------------------------------------------------+
; b_i[31..1] ; Input  ; Info     ; Stuck at GND                                                             ;
; c_o        ; Output ; Info     ; Explicitly unconnected                                                   ;
+------------+--------+----------+--------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IF:IF|i_cache:I_CACHE"                                                                         ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; cpu_req_i.data  ; Input  ; Info     ; Stuck at GND                                                                        ;
; cpu_req_i.rw    ; Input  ; Info     ; Stuck at GND                                                                        ;
; cpu_res_o.ready ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IF:IF|adder_32bit:ADD4_IF"                                                                ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; a_i[31..3] ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_i[1..0]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; a_i[2]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; c_o        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "IF:IF|pc:PC_IF|adder_32bit:Incr_command|full_adder:A0" ;
+------+-------+----------+---------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                 ;
+------+-------+----------+---------------------------------------------------------+
; c_i  ; Input ; Info     ; Stuck at GND                                            ;
+------+-------+----------+---------------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "IF:IF|pc:PC_IF|adder_32bit:Incr_command" ;
+------------+--------+----------+------------------------------------+
; Port       ; Type   ; Severity ; Details                            ;
+------------+--------+----------+------------------------------------+
; b_i[31..1] ; Input  ; Info     ; Stuck at GND                       ;
; b_i[0]     ; Input  ; Info     ; Stuck at VCC                       ;
; c_o        ; Output ; Info     ; Explicitly unconnected             ;
+------------+--------+----------+------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "IF:IF"                     ;
+----------+--------+----------+------------------------+
; Port     ; Type   ; Severity ; Details                ;
+----------+--------+----------+------------------------+
; no_acc_o ; Output ; Info     ; Explicitly unconnected ;
; no_hit_o ; Output ; Info     ; Explicitly unconnected ;
+----------+--------+----------+------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "subtractor_32bit:Icache_hit|full_subtractor:S0" ;
+------+-------+----------+--------------------------------------------------+
; Port ; Type  ; Severity ; Details                                          ;
+------+-------+----------+--------------------------------------------------+
; c_i  ; Input ; Info     ; Stuck at GND                                     ;
+------+-------+----------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "subtractor_32bit:Icache_hit"                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; d_o  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; b_o  ; Output ; Info     ; Explicitly unconnected                                                              ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:30:18     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Mar 05 22:18:13 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off riscv_cache -c riscv_cache
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file victim_cache_lru.sv
    Info (12023): Found entity 1: victim_cache_LRU
Info (12021): Found 2 design units, including 2 entities, in source file victim_cache_plru.sv
    Info (12023): Found entity 1: victim_cache_pLRU
    Info (12023): Found entity 2: victim_cache_pLRU_node
Info (12021): Found 1 design units, including 1 entities, in source file victim_cache_data.sv
    Info (12023): Found entity 1: victim_cache_data
Info (12021): Found 1 design units, including 1 entities, in source file victim_cache_tag.sv
    Info (12023): Found entity 1: victim_cache_tag
Info (12021): Found 1 design units, including 1 entities, in source file victim_cache.sv
    Info (12023): Found entity 1: victim_cache
Info (12021): Found 1 design units, including 1 entities, in source file victim_cache_controller.sv
    Info (12023): Found entity 1: victim_cache_controller
Info (12021): Found 1 design units, including 1 entities, in source file l2_cache_lru.sv
    Info (12023): Found entity 1: l2_cache_LRU
Info (12021): Found 1 design units, including 1 entities, in source file cache_lru.sv
    Info (12023): Found entity 1: cache_LRU
Info (12021): Found 2 design units, including 2 entities, in source file l2_cache_plru.sv
    Info (12023): Found entity 1: l2_cache_pLRU
    Info (12023): Found entity 2: l2_cache_pLRU_node
Info (12021): Found 1 design units, including 1 entities, in source file l2_cache_tag.sv
    Info (12023): Found entity 1: l2_cache_tag
Info (12021): Found 1 design units, including 1 entities, in source file l2_cache_data.sv
    Info (12023): Found entity 1: l2_cache_data
Info (12021): Found 1 design units, including 1 entities, in source file l2_cache_controller.sv
    Info (12023): Found entity 1: l2_cache_controller
Info (12021): Found 1 design units, including 1 entities, in source file l2_cache.sv
    Info (12023): Found entity 1: l2_cache
Info (12021): Found 1 design units, including 1 entities, in source file memory.sv
    Info (12023): Found entity 1: Memory
Info (12021): Found 1 design units, including 1 entities, in source file cache_arbiter.sv
    Info (12023): Found entity 1: cache_arbiter
Info (12021): Found 1 design units, including 1 entities, in source file icache_controller.sv
    Info (12023): Found entity 1: icache_controller
Info (12021): Found 1 design units, including 1 entities, in source file i_cache.sv
    Info (12023): Found entity 1: i_cache
Info (12021): Found 1 design units, including 1 entities, in source file d_cache.sv
    Info (12023): Found entity 1: d_cache
Info (12021): Found 2 design units, including 2 entities, in source file cache_plru.sv
    Info (12023): Found entity 1: cache_pLRU
    Info (12023): Found entity 2: cache_pLRU_node
Info (12021): Found 1 design units, including 1 entities, in source file xor_32bit.sv
    Info (12023): Found entity 1: xor_32bit
Info (12021): Found 1 design units, including 1 entities, in source file wrapper.sv
    Info (12023): Found entity 1: wrapper
Info (12021): Found 1 design units, including 1 entities, in source file wb.sv
    Info (12023): Found entity 1: WB
Info (12021): Found 1 design units, including 1 entities, in source file subtractor_32bit.sv
    Info (12023): Found entity 1: subtractor_32bit
Info (12021): Found 1 design units, including 1 entities, in source file shift_right_logical.sv
    Info (12023): Found entity 1: shift_right_logical
Info (12021): Found 1 design units, including 1 entities, in source file shift_right_arithmetic.sv
    Info (12023): Found entity 1: shift_right_arithmetic
Info (12021): Found 1 design units, including 1 entities, in source file shift_left_logical.sv
    Info (12023): Found entity 1: shift_left_logical
Info (12021): Found 1 design units, including 1 entities, in source file set_less_than_unsign.sv
    Info (12023): Found entity 1: set_less_than_unsign
Info (12021): Found 1 design units, including 1 entities, in source file set_less_than.sv
    Info (12023): Found entity 1: set_less_than
Info (12021): Found 1 design units, including 1 entities, in source file set_equal.sv
    Info (12023): Found entity 1: set_equal
Info (12021): Found 1 design units, including 1 entities, in source file regfile.sv
    Info (12023): Found entity 1: regfile
Info (12021): Found 1 design units, including 1 entities, in source file pipeline_tb.sv
    Info (12023): Found entity 1: pipeline_tb
Info (12021): Found 1 design units, including 1 entities, in source file pipeline.sv
    Info (12023): Found entity 1: pipeline
Info (12021): Found 1 design units, including 1 entities, in source file pc.sv
    Info (12023): Found entity 1: pc
Info (12021): Found 1 design units, including 1 entities, in source file or_32bit.sv
    Info (12023): Found entity 1: or_32bit
Info (12021): Found 1 design units, including 1 entities, in source file mux3to1_32bit.sv
    Info (12023): Found entity 1: mux3to1_32bit
Info (12021): Found 1 design units, including 1 entities, in source file mux2to1_32bit.sv
    Info (12023): Found entity 1: mux2to1_32bit
Info (12021): Found 1 design units, including 1 entities, in source file mem.sv
    Info (12023): Found entity 1: MEM
Info (12021): Found 1 design units, including 1 entities, in source file lsu.sv
    Info (12023): Found entity 1: lsu
Info (12021): Found 1 design units, including 1 entities, in source file imm_gen.sv
    Info (12023): Found entity 1: imm_gen
Info (12021): Found 1 design units, including 1 entities, in source file imem.sv
    Info (12023): Found entity 1: imem
Info (12021): Found 1 design units, including 1 entities, in source file if.sv
    Info (12023): Found entity 1: IF
Info (12021): Found 1 design units, including 1 entities, in source file id.sv
    Info (12023): Found entity 1: ID
Info (12021): Found 1 design units, including 1 entities, in source file hazard_unit.sv
    Info (12023): Found entity 1: Hazard_unit
Info (12021): Found 1 design units, including 1 entities, in source file full_subtractor.sv
    Info (12023): Found entity 1: full_subtractor
Info (12021): Found 1 design units, including 1 entities, in source file full_adder.sv
    Info (12023): Found entity 1: full_adder
Info (12021): Found 1 design units, including 1 entities, in source file ex.sv
    Info (12023): Found entity 1: EX
Info (12021): Found 0 design units, including 0 entities, in source file define.sv
Info (12021): Found 1 design units, including 1 entities, in source file decode_dif.sv
    Info (12023): Found entity 1: decode_dif
Info (12021): Found 1 design units, including 1 entities, in source file ctrl_unit.sv
    Info (12023): Found entity 1: ctrl_unit
Info (12021): Found 1 design units, including 1 entities, in source file cache_tag.sv
    Info (12023): Found entity 1: cache_tag
Info (12021): Found 1 design units, including 1 entities, in source file cache_fsm.sv
    Info (12023): Found entity 1: cache_fsm
Info (12021): Found 1 design units, including 0 entities, in source file cache_def.sv
    Info (12022): Found design unit 1: cache_def (SystemVerilog)
Info (12021): Found 1 design units, including 1 entities, in source file cache_data.sv
    Info (12023): Found entity 1: cache_data
Info (12021): Found 1 design units, including 1 entities, in source file brcomp.sv
    Info (12023): Found entity 1: brcomp
Info (12021): Found 1 design units, including 1 entities, in source file branch_predictor.sv
    Info (12023): Found entity 1: Branch_predictor
Info (12021): Found 1 design units, including 1 entities, in source file and_32bit.sv
    Info (12023): Found entity 1: and_32bit
Info (12021): Found 1 design units, including 1 entities, in source file alu.sv
    Info (12023): Found entity 1: alu
Info (12021): Found 1 design units, including 1 entities, in source file adder_32bit.sv
    Info (12023): Found entity 1: adder_32bit
Info (12021): Found 1 design units, including 1 entities, in source file riscv_cache.sv
    Info (12023): Found entity 1: riscv_cache
Info (12021): Found 1 design units, including 1 entities, in source file riscv_cache_tb.sv
    Info (12023): Found entity 1: riscv_cache_tb
Info (12127): Elaborating entity "riscv_cache" for the top level hierarchy
Info (12128): Elaborating entity "subtractor_32bit" for hierarchy "subtractor_32bit:Icache_hit"
Info (12128): Elaborating entity "full_subtractor" for hierarchy "subtractor_32bit:Icache_hit|full_subtractor:S0"
Info (12128): Elaborating entity "IF" for hierarchy "IF:IF"
Info (12128): Elaborating entity "mux2to1_32bit" for hierarchy "IF:IF|mux2to1_32bit:MUX_IF"
Info (12128): Elaborating entity "mux3to1_32bit" for hierarchy "IF:IF|mux3to1_32bit:MUX3_IF"
Info (12128): Elaborating entity "pc" for hierarchy "IF:IF|pc:PC_IF"
Info (12128): Elaborating entity "adder_32bit" for hierarchy "IF:IF|pc:PC_IF|adder_32bit:Incr_command"
Info (12128): Elaborating entity "full_adder" for hierarchy "IF:IF|pc:PC_IF|adder_32bit:Incr_command|full_adder:A0"
Info (12128): Elaborating entity "i_cache" for hierarchy "IF:IF|i_cache:I_CACHE"
Info (12128): Elaborating entity "cache_LRU" for hierarchy "IF:IF|i_cache:I_CACHE|cache_LRU:LRU"
Info (12128): Elaborating entity "cache_tag" for hierarchy "IF:IF|i_cache:I_CACHE|cache_tag:ctag"
Info (10264): Verilog HDL Case Statement information at cache_tag.sv(71): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "cache_data" for hierarchy "IF:IF|i_cache:I_CACHE|cache_data:cdata"
Info (12128): Elaborating entity "icache_controller" for hierarchy "IF:IF|i_cache:I_CACHE|icache_controller:cache_controller"
Info (12128): Elaborating entity "ID" for hierarchy "ID:ID"
Info (12128): Elaborating entity "regfile" for hierarchy "ID:ID|regfile:RF_ID"
Info (12128): Elaborating entity "imm_gen" for hierarchy "ID:ID|imm_gen:ImmGen_ID"
Info (12128): Elaborating entity "ctrl_unit" for hierarchy "ID:ID|ctrl_unit:CtrlUnit_ID"
Info (12128): Elaborating entity "EX" for hierarchy "EX:EX"
Info (12128): Elaborating entity "brcomp" for hierarchy "EX:EX|brcomp:BrComp_EX"
Info (12128): Elaborating entity "set_equal" for hierarchy "EX:EX|brcomp:BrComp_EX|set_equal:SE"
Info (12128): Elaborating entity "xor_32bit" for hierarchy "EX:EX|brcomp:BrComp_EX|set_equal:SE|xor_32bit:X0"
Info (12128): Elaborating entity "set_less_than" for hierarchy "EX:EX|brcomp:BrComp_EX|set_less_than:SLT"
Info (12128): Elaborating entity "set_less_than_unsign" for hierarchy "EX:EX|brcomp:BrComp_EX|set_less_than_unsign:SLTU"
Info (12128): Elaborating entity "alu" for hierarchy "EX:EX|alu:ALU_EX"
Info (12128): Elaborating entity "shift_left_logical" for hierarchy "EX:EX|alu:ALU_EX|shift_left_logical:SLL0"
Info (12128): Elaborating entity "decode_dif" for hierarchy "EX:EX|alu:ALU_EX|shift_left_logical:SLL0|decode_dif:DE0"
Info (12128): Elaborating entity "shift_right_logical" for hierarchy "EX:EX|alu:ALU_EX|shift_right_logical:SRL0"
Info (12128): Elaborating entity "shift_right_arithmetic" for hierarchy "EX:EX|alu:ALU_EX|shift_right_arithmetic:SRA0"
Info (12128): Elaborating entity "or_32bit" for hierarchy "EX:EX|alu:ALU_EX|or_32bit:OR0"
Info (12128): Elaborating entity "and_32bit" for hierarchy "EX:EX|alu:ALU_EX|and_32bit:AND0"
Info (12128): Elaborating entity "MEM" for hierarchy "MEM:MEM"
Info (12128): Elaborating entity "d_cache" for hierarchy "MEM:MEM|d_cache:D_CACHE"
Info (12128): Elaborating entity "cache_fsm" for hierarchy "MEM:MEM|d_cache:D_CACHE|cache_fsm:cache_controller"
Info (12128): Elaborating entity "WB" for hierarchy "WB:WB"
Info (12128): Elaborating entity "Hazard_unit" for hierarchy "Hazard_unit:FCU"
Info (12128): Elaborating entity "Branch_predictor" for hierarchy "Branch_predictor:BP"
Info (12128): Elaborating entity "cache_arbiter" for hierarchy "cache_arbiter:Arbiter"
Info (10264): Verilog HDL Case Statement information at cache_arbiter.sv(59): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "l2_cache" for hierarchy "l2_cache:L2_CACHE"
Info (12128): Elaborating entity "l2_cache_LRU" for hierarchy "l2_cache:L2_CACHE|l2_cache_LRU:LRU"
Info (12128): Elaborating entity "l2_cache_tag" for hierarchy "l2_cache:L2_CACHE|l2_cache_tag:ctag"
Info (10264): Verilog HDL Case Statement information at l2_cache_tag.sv(71): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "l2_cache_data" for hierarchy "l2_cache:L2_CACHE|l2_cache_data:cdata"
Info (12128): Elaborating entity "l2_cache_controller" for hierarchy "l2_cache:L2_CACHE|l2_cache_controller:cache_controller"
Warning (10036): Verilog HDL or VHDL warning at l2_cache_controller.sv(55): object "full_w" assigned a value but never read
Info (12128): Elaborating entity "Memory" for hierarchy "Memory:MEMORY"
Warning (10850): Verilog HDL warning at Memory.sv(40): number of words (205) in memory file does not match the number of elements in the address range [0:511]
Warning (10855): Verilog HDL warning at Memory.sv(39): initial value for variable imem should be constant
Warning (10030): Net "imem" at Memory.sv(37) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "victim_cache" for hierarchy "victim_cache:VICTIM_CACHE"
Info (12128): Elaborating entity "victim_cache_LRU" for hierarchy "victim_cache:VICTIM_CACHE|victim_cache_LRU:LRU"
Info (12128): Elaborating entity "victim_cache_tag" for hierarchy "victim_cache:VICTIM_CACHE|victim_cache_tag:ctag"
Info (10264): Verilog HDL Case Statement information at victim_cache_tag.sv(69): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "victim_cache_data" for hierarchy "victim_cache:VICTIM_CACHE|victim_cache_data:cdata"
Info (12128): Elaborating entity "victim_cache_controller" for hierarchy "victim_cache:VICTIM_CACHE|victim_cache_controller:cache_controller"
Warning (10036): Verilog HDL or VHDL warning at victim_cache_controller.sv(57): object "full_w" assigned a value but never read
Info (276014): Found 4 instances of uninferred RAM logic
    Info (276007): RAM logic "l2_cache:L2_CACHE|l2_cache_data:cdata|data_mem" is uninferred due to asynchronous read logic
    Info (276007): RAM logic "MEM:MEM|d_cache:D_CACHE|cache_data:cdata|data_mem" is uninferred due to asynchronous read logic
    Info (276007): RAM logic "IF:IF|i_cache:I_CACHE|cache_data:cdata|data_mem" is uninferred due to asynchronous read logic
    Info (276004): RAM logic "victim_cache:VICTIM_CACHE|victim_cache_data:cdata|data_mem" is uninferred due to inappropriate RAM size
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 15 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "io_sw_i[17]"
    Warning (15610): No output dependent on input pin "io_sw_i[18]"
    Warning (15610): No output dependent on input pin "io_sw_i[19]"
    Warning (15610): No output dependent on input pin "io_sw_i[20]"
    Warning (15610): No output dependent on input pin "io_sw_i[21]"
    Warning (15610): No output dependent on input pin "io_sw_i[22]"
    Warning (15610): No output dependent on input pin "io_sw_i[23]"
    Warning (15610): No output dependent on input pin "io_sw_i[24]"
    Warning (15610): No output dependent on input pin "io_sw_i[25]"
    Warning (15610): No output dependent on input pin "io_sw_i[26]"
    Warning (15610): No output dependent on input pin "io_sw_i[27]"
    Warning (15610): No output dependent on input pin "io_sw_i[28]"
    Warning (15610): No output dependent on input pin "io_sw_i[29]"
    Warning (15610): No output dependent on input pin "io_sw_i[30]"
    Warning (15610): No output dependent on input pin "io_sw_i[31]"
Info (21057): Implemented 126575 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 34 input pins
    Info (21059): Implemented 352 output pins
    Info (21061): Implemented 126189 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 22 warnings
    Info: Peak virtual memory: 4967 megabytes
    Info: Processing ended: Wed Mar 05 22:49:09 2025
    Info: Elapsed time: 00:30:56
    Info: Total CPU time (on all processors): 00:30:13


