
*** Running vivado
    with args -log Proc.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Proc.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Proc.tcl -notrace
Command: synth_design -top Proc -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 109882 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1255.273 ; gain = 83.828 ; free physical = 7734 ; free virtual = 19892
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Proc' [/home/aubery/Documents/Projet_SI/4_IR_ProjetSI/VHDL/project_vhdl.srcs/sources_1/new/Proc.vhd:42]
INFO: [Synth 8-3491] module 'BancMemoire_instructions' declared at '/home/aubery/Documents/Projet_SI/4_IR_ProjetSI/VHDL/project_vhdl.srcs/sources_1/new/BancMemoire_instructions.vhd:35' bound to instance 'bancInstructions' of component 'BancMemoire_instructions' [/home/aubery/Documents/Projet_SI/4_IR_ProjetSI/VHDL/project_vhdl.srcs/sources_1/new/Proc.vhd:97]
INFO: [Synth 8-638] synthesizing module 'BancMemoire_instructions' [/home/aubery/Documents/Projet_SI/4_IR_ProjetSI/VHDL/project_vhdl.srcs/sources_1/new/BancMemoire_instructions.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'BancMemoire_instructions' (1#1) [/home/aubery/Documents/Projet_SI/4_IR_ProjetSI/VHDL/project_vhdl.srcs/sources_1/new/BancMemoire_instructions.vhd:41]
INFO: [Synth 8-3491] module 'BancRegistres' declared at '/home/aubery/Documents/Projet_SI/4_IR_ProjetSI/VHDL/project_vhdl.srcs/sources_1/new/BancRegistres.vhd:36' bound to instance 'bancReg' of component 'BancRegistres' [/home/aubery/Documents/Projet_SI/4_IR_ProjetSI/VHDL/project_vhdl.srcs/sources_1/new/Proc.vhd:104]
INFO: [Synth 8-638] synthesizing module 'BancRegistres' [/home/aubery/Documents/Projet_SI/4_IR_ProjetSI/VHDL/project_vhdl.srcs/sources_1/new/BancRegistres.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'BancRegistres' (2#1) [/home/aubery/Documents/Projet_SI/4_IR_ProjetSI/VHDL/project_vhdl.srcs/sources_1/new/BancRegistres.vhd:49]
WARNING: [Synth 8-6014] Unused sequential element li_c_reg was removed.  [/home/aubery/Documents/Projet_SI/4_IR_ProjetSI/VHDL/project_vhdl.srcs/sources_1/new/Proc.vhd:139]
WARNING: [Synth 8-6014] Unused sequential element di_c_reg was removed.  [/home/aubery/Documents/Projet_SI/4_IR_ProjetSI/VHDL/project_vhdl.srcs/sources_1/new/Proc.vhd:149]
WARNING: [Synth 8-3936] Found unconnected internal register 'mem_a_reg' and it is trimmed from '8' to '4' bits. [/home/aubery/Documents/Projet_SI/4_IR_ProjetSI/VHDL/project_vhdl.srcs/sources_1/new/Proc.vhd:107]
WARNING: [Synth 8-3936] Found unconnected internal register 'ex_a_reg' and it is trimmed from '8' to '4' bits. [/home/aubery/Documents/Projet_SI/4_IR_ProjetSI/VHDL/project_vhdl.srcs/sources_1/new/Proc.vhd:155]
WARNING: [Synth 8-3936] Found unconnected internal register 'di_a_reg' and it is trimmed from '8' to '4' bits. [/home/aubery/Documents/Projet_SI/4_IR_ProjetSI/VHDL/project_vhdl.srcs/sources_1/new/Proc.vhd:142]
WARNING: [Synth 8-3936] Found unconnected internal register 'li_a_reg' and it is trimmed from '8' to '4' bits. [/home/aubery/Documents/Projet_SI/4_IR_ProjetSI/VHDL/project_vhdl.srcs/sources_1/new/Proc.vhd:137]
WARNING: [Synth 8-3848] Net VAL in module/entity Proc does not have driver. [/home/aubery/Documents/Projet_SI/4_IR_ProjetSI/VHDL/project_vhdl.srcs/sources_1/new/Proc.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Proc' (3#1) [/home/aubery/Documents/Projet_SI/4_IR_ProjetSI/VHDL/project_vhdl.srcs/sources_1/new/Proc.vhd:42]
WARNING: [Synth 8-3331] design BancMemoire_instructions has unconnected port CLK
WARNING: [Synth 8-3331] design Proc has unconnected port VAL[7]
WARNING: [Synth 8-3331] design Proc has unconnected port VAL[6]
WARNING: [Synth 8-3331] design Proc has unconnected port VAL[5]
WARNING: [Synth 8-3331] design Proc has unconnected port VAL[4]
WARNING: [Synth 8-3331] design Proc has unconnected port VAL[3]
WARNING: [Synth 8-3331] design Proc has unconnected port VAL[2]
WARNING: [Synth 8-3331] design Proc has unconnected port VAL[1]
WARNING: [Synth 8-3331] design Proc has unconnected port VAL[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1299.898 ; gain = 128.453 ; free physical = 7745 ; free virtual = 19902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1299.898 ; gain = 128.453 ; free physical = 7746 ; free virtual = 19903
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1307.902 ; gain = 136.457 ; free physical = 7745 ; free virtual = 19903
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "Mem" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "Mem_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Mem_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Mem_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Mem_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Mem_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Mem_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Mem_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "Mem_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1323.918 ; gain = 152.473 ; free physical = 7738 ; free virtual = 19896
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 19    
	                4 Bit    Registers := 4     
+---Muxes : 
	 257 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Proc 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 9     
	                4 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
Module BancMemoire_instructions 
Detailed RTL Component Info : 
+---Muxes : 
	 257 Input     32 Bit        Muxes := 1     
Module BancRegistres 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 10    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6014] Unused sequential element bancReg/Mem_reg[0] was removed.  [/home/aubery/Documents/Projet_SI/4_IR_ProjetSI/VHDL/project_vhdl.srcs/sources_1/new/BancRegistres.vhd:62]
WARNING: [Synth 8-6014] Unused sequential element bancReg/Mem_reg[1] was removed.  [/home/aubery/Documents/Projet_SI/4_IR_ProjetSI/VHDL/project_vhdl.srcs/sources_1/new/BancRegistres.vhd:62]
WARNING: [Synth 8-6014] Unused sequential element bancReg/Mem_reg[2] was removed.  [/home/aubery/Documents/Projet_SI/4_IR_ProjetSI/VHDL/project_vhdl.srcs/sources_1/new/BancRegistres.vhd:62]
WARNING: [Synth 8-6014] Unused sequential element bancReg/Mem_reg[3] was removed.  [/home/aubery/Documents/Projet_SI/4_IR_ProjetSI/VHDL/project_vhdl.srcs/sources_1/new/BancRegistres.vhd:62]
WARNING: [Synth 8-6014] Unused sequential element bancReg/Mem_reg[4] was removed.  [/home/aubery/Documents/Projet_SI/4_IR_ProjetSI/VHDL/project_vhdl.srcs/sources_1/new/BancRegistres.vhd:62]
WARNING: [Synth 8-6014] Unused sequential element bancReg/Mem_reg[5] was removed.  [/home/aubery/Documents/Projet_SI/4_IR_ProjetSI/VHDL/project_vhdl.srcs/sources_1/new/BancRegistres.vhd:62]
WARNING: [Synth 8-6014] Unused sequential element bancReg/Mem_reg[6] was removed.  [/home/aubery/Documents/Projet_SI/4_IR_ProjetSI/VHDL/project_vhdl.srcs/sources_1/new/BancRegistres.vhd:62]
WARNING: [Synth 8-6014] Unused sequential element bancReg/Mem_reg[7] was removed.  [/home/aubery/Documents/Projet_SI/4_IR_ProjetSI/VHDL/project_vhdl.srcs/sources_1/new/BancRegistres.vhd:62]
WARNING: [Synth 8-6014] Unused sequential element bancReg/QA_reg was removed.  [/home/aubery/Documents/Projet_SI/4_IR_ProjetSI/VHDL/project_vhdl.srcs/sources_1/new/BancRegistres.vhd:70]
WARNING: [Synth 8-6014] Unused sequential element bancReg/QB_reg was removed.  [/home/aubery/Documents/Projet_SI/4_IR_ProjetSI/VHDL/project_vhdl.srcs/sources_1/new/BancRegistres.vhd:75]
WARNING: [Synth 8-6014] Unused sequential element li_b_reg was removed.  [/home/aubery/Documents/Projet_SI/4_IR_ProjetSI/VHDL/project_vhdl.srcs/sources_1/new/Proc.vhd:138]
WARNING: [Synth 8-6014] Unused sequential element di_b_reg was removed.  [/home/aubery/Documents/Projet_SI/4_IR_ProjetSI/VHDL/project_vhdl.srcs/sources_1/new/Proc.vhd:145]
WARNING: [Synth 8-6014] Unused sequential element ex_b_reg was removed.  [/home/aubery/Documents/Projet_SI/4_IR_ProjetSI/VHDL/project_vhdl.srcs/sources_1/new/Proc.vhd:156]
WARNING: [Synth 8-6014] Unused sequential element mem_b_reg was removed.  [/home/aubery/Documents/Projet_SI/4_IR_ProjetSI/VHDL/project_vhdl.srcs/sources_1/new/Proc.vhd:109]
WARNING: [Synth 8-3331] design Proc has unconnected port VAL[7]
WARNING: [Synth 8-3331] design Proc has unconnected port VAL[6]
WARNING: [Synth 8-3331] design Proc has unconnected port VAL[5]
WARNING: [Synth 8-3331] design Proc has unconnected port VAL[4]
WARNING: [Synth 8-3331] design Proc has unconnected port VAL[3]
WARNING: [Synth 8-3331] design Proc has unconnected port VAL[2]
WARNING: [Synth 8-3331] design Proc has unconnected port VAL[1]
WARNING: [Synth 8-3331] design Proc has unconnected port VAL[0]
WARNING: [Synth 8-3332] Sequential element (li_a_reg[0]) is unused and will be removed from module Proc.
WARNING: [Synth 8-3332] Sequential element (di_a_reg[0]) is unused and will be removed from module Proc.
WARNING: [Synth 8-3332] Sequential element (ex_a_reg[0]) is unused and will be removed from module Proc.
WARNING: [Synth 8-3332] Sequential element (mem_a_reg[0]) is unused and will be removed from module Proc.
WARNING: [Synth 8-3332] Sequential element (ip_reg[7]) is unused and will be removed from module Proc.
WARNING: [Synth 8-3332] Sequential element (ip_reg[6]) is unused and will be removed from module Proc.
WARNING: [Synth 8-3332] Sequential element (ip_reg[5]) is unused and will be removed from module Proc.
WARNING: [Synth 8-3332] Sequential element (ip_reg[4]) is unused and will be removed from module Proc.
WARNING: [Synth 8-3332] Sequential element (ip_reg[3]) is unused and will be removed from module Proc.
WARNING: [Synth 8-3332] Sequential element (ip_reg[2]) is unused and will be removed from module Proc.
WARNING: [Synth 8-3332] Sequential element (ip_reg[1]) is unused and will be removed from module Proc.
WARNING: [Synth 8-3332] Sequential element (ip_reg[0]) is unused and will be removed from module Proc.
WARNING: [Synth 8-3332] Sequential element (li_op_reg[1]) is unused and will be removed from module Proc.
WARNING: [Synth 8-3332] Sequential element (li_op_reg[0]) is unused and will be removed from module Proc.
WARNING: [Synth 8-3332] Sequential element (di_op_reg[1]) is unused and will be removed from module Proc.
WARNING: [Synth 8-3332] Sequential element (di_op_reg[0]) is unused and will be removed from module Proc.
WARNING: [Synth 8-3332] Sequential element (ex_op_reg[1]) is unused and will be removed from module Proc.
WARNING: [Synth 8-3332] Sequential element (ex_op_reg[0]) is unused and will be removed from module Proc.
WARNING: [Synth 8-3332] Sequential element (mem_op_reg[1]) is unused and will be removed from module Proc.
WARNING: [Synth 8-3332] Sequential element (mem_op_reg[0]) is unused and will be removed from module Proc.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1405.988 ; gain = 234.543 ; free physical = 7596 ; free virtual = 19755
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1405.988 ; gain = 234.543 ; free physical = 7596 ; free virtual = 19755
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1405.988 ; gain = 234.543 ; free physical = 7596 ; free virtual = 19755
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1405.988 ; gain = 234.543 ; free physical = 7588 ; free virtual = 19747
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1405.988 ; gain = 234.543 ; free physical = 7588 ; free virtual = 19747
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1405.988 ; gain = 234.543 ; free physical = 7588 ; free virtual = 19747
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1405.988 ; gain = 234.543 ; free physical = 7588 ; free virtual = 19747
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1405.988 ; gain = 234.543 ; free physical = 7588 ; free virtual = 19747
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1405.988 ; gain = 234.543 ; free physical = 7588 ; free virtual = 19747
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |OBUFT |     8|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     8|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1405.988 ; gain = 234.543 ; free physical = 7588 ; free virtual = 19747
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 58 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1405.988 ; gain = 234.543 ; free physical = 7588 ; free virtual = 19747
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 1405.996 ; gain = 234.543 ; free physical = 7596 ; free virtual = 19755
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 58 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:18 . Memory (MB): peak = 1498.059 ; gain = 338.238 ; free physical = 7565 ; free virtual = 19724
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/aubery/Documents/Projet_SI/4_IR_ProjetSI/VHDL/project_vhdl.runs/synth_1/Proc.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Proc_utilization_synth.rpt -pb Proc_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1522.070 ; gain = 0.000 ; free physical = 7561 ; free virtual = 19720
INFO: [Common 17-206] Exiting Vivado at Tue May 23 15:53:13 2023...
