// Seed: 108842649
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  assign module_2.id_3 = 0;
  output wire id_2;
  input wire id_1;
  logic id_4;
  ;
endmodule
module module_1 (
    output supply1 id_0,
    input supply0 id_1,
    input wor id_2
);
  wire id_4;
  notif1 primCall (id_0, id_1, id_2);
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
endmodule
module module_2 #(
    parameter id_1 = 32'd78
) (
    input  tri0 id_0,
    output tri  _id_1,
    input  tri  id_2,
    input  wire id_3,
    input  tri  id_4
);
  logic id_6;
  logic [id_1 : -1] id_7;
  module_0 modCall_1 (
      id_6,
      id_7,
      id_7
  );
endmodule
