# VLSI_CAD_ASSIGNMENT_1
This is the first assignment given in the IITB EE677 VLSI CAD.<br>
I am writing this code to verify the logic of the netlist file generated by the YOSYS tool.<br>
The text files have the netlist so we need to pass this textfile to get the logic from the python code.<br>
