// Seed: 1155641358
module module_0 ();
  always @(1'h0 or -1'h0) $clog2(60);
  ;
endmodule
module module_1 #(
    parameter id_7 = 32'd50
) (
    output tri0 id_0,
    input supply1 id_1,
    output supply0 id_2,
    input tri1 id_3,
    input tri id_4,
    input supply0 id_5,
    input tri id_6,
    input tri0 _id_7,
    input supply1 id_8,
    input uwire id_9,
    output supply1 id_10,
    output wor id_11,
    output wand id_12
);
  wire id_14;
  module_0 modCall_1 ();
  logic [7:0] id_15, id_16, id_17, id_18;
  assign id_15[id_7] = -1;
endmodule
