<pre>name: asicworld_code_verilog_tutorial_simple_if
description: Tests imported from yosys
should_fail: 0
tags: yosys
incdirs: 
top_module: 
files: <a href="../../../../third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_simple_if.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_verilog_tutorial_simple_if.v</a>

module simple_if;
	reg latch;
	wire enable;
	wire din;
	always @(enable or din) if (enable) begin
		latch <= din;
	end
endmodule
</pre>