[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  23836       tick       3737594       1691561       1639491       3737594 
      2  23836       tick       4952642       2340462       2321179       4952642 
      3  23836       tick       4951147       2338682       2313644       4951147 
      4  23836       tick       4956157       2340474       2324972       4956157 
      5  23836       tick       4950151       2339793       2319961       4950151 
      6  23836       tick       4953454       2339391       2314889       4953454 
      7  23836       tick       4950912       2338699       2323067       4950912 
      8  23836       tick       4954770       2339977       2313892       4954770 
      9  23836       tick       4950870       2337888       2322220       4950870 
     10  23836       tick       4952444       2338789       2318312       4952444 
     11  23836       tick       4949179       2337920       2315519       4949179 
     12  23836       tick       4950270       2338914       2323402       4950270 
     13  23836       tick       4946218       2338090       2312985       4946218 
     14  23836       tick       4952943       2339679       2321476       4952943 
     15  23836       tick       4957838       2341618       2323290       4957838 
     16  23836       tick       4955852       2340063       2319017       4955852 
     17  23836       tick       4953164       2340354       2324659       4953164 
     18  23836       tick       4953256       2341087       2315320       4953256 
     19  23836       tick       4948850       2337154       2313344       4948850 
     20  23836       exit       2705326       1277350       1263080       2705326 
