
final_test.elf:     file format elf32-littlenios2
final_test.elf
architecture: nios2:r1, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x00010180

Program Header:
    LOAD off    0x00001000 vaddr 0x00010000 paddr 0x00010000 align 2**12
         filesz 0x00000020 memsz 0x00000020 flags r-x
    LOAD off    0x00001020 vaddr 0x00010020 paddr 0x00010020 align 2**12
         filesz 0x00001660 memsz 0x00001660 flags r-x
    LOAD off    0x00002680 vaddr 0x00011680 paddr 0x00011814 align 2**12
         filesz 0x00000194 memsz 0x00000194 flags rw-
    LOAD off    0x000029a8 vaddr 0x000119a8 paddr 0x000119a8 align 2**12
         filesz 0x00000000 memsz 0x00000134 flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000020  00010000  00010000  00001000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000160  00010020  00010020  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         00001430  00010180  00010180  00001180  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       000000d0  000115b0  000115b0  000025b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       00000194  00011680  00011814  00002680  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          00000134  000119a8  000119a8  000029a8  2**2
                  ALLOC, SMALL_DATA
  6 .onchip_memory 00000000  00011adc  00011adc  00002814  2**0
                  CONTENTS
  7 .comment      00000023  00000000  00000000  00002814  2**0
                  CONTENTS, READONLY
  8 .debug_aranges 000004b0  00000000  00000000  00002838  2**3
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   00005e47  00000000  00000000  00002ce8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000022bd  00000000  00000000  00008b2f  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   0000257e  00000000  00000000  0000adec  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  00000688  00000000  00000000  0000d36c  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00001bd7  00000000  00000000  0000d9f4  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00001b5e  00000000  00000000  0000f5cb  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_alt_sim_info 00000010  00000000  00000000  0001112c  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 000003b8  00000000  00000000  00011140  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .thread_model 00000003  00000000  00000000  00012da2  2**0
                  CONTENTS, READONLY
 18 .cpu          00000003  00000000  00000000  00012da5  2**0
                  CONTENTS, READONLY
 19 .qsys         00000001  00000000  00000000  00012da8  2**0
                  CONTENTS, READONLY
 20 .simulation_enabled 00000001  00000000  00000000  00012da9  2**0
                  CONTENTS, READONLY
 21 .stderr_dev   00000009  00000000  00000000  00012daa  2**0
                  CONTENTS, READONLY
 22 .stdin_dev    00000009  00000000  00000000  00012db3  2**0
                  CONTENTS, READONLY
 23 .stdout_dev   00000009  00000000  00000000  00012dbc  2**0
                  CONTENTS, READONLY
 24 .sopc_system_name 00000012  00000000  00000000  00012dc5  2**0
                  CONTENTS, READONLY
 25 .quartus_project_dir 0000004a  00000000  00000000  00012dd7  2**0
                  CONTENTS, READONLY
 26 .jdi          00005004  00000000  00000000  00012e21  2**0
                  CONTENTS, READONLY
 27 .sopcinfo     00056117  00000000  00000000  00017e25  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
00010000 l    d  .entry	00000000 .entry
00010020 l    d  .exceptions	00000000 .exceptions
00010180 l    d  .text	00000000 .text
000115b0 l    d  .rodata	00000000 .rodata
00011680 l    d  .rwdata	00000000 .rwdata
000119a8 l    d  .bss	00000000 .bss
00011adc l    d  .onchip_memory	00000000 .onchip_memory
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    df *ABS*	00000000 ../final_test_bsp//obj/HAL/src/crt0.o
000101b8 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 alt_instruction_exception_entry.c
00000000 l    df *ABS*	00000000 final_challenge.c
00000000 l    df *ABS*	00000000 lib2-divmod.c
00000000 l    df *ABS*	00000000 lib2-mul.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 vfprintf.c
00010768 l     F .text	0000006c print_repeat
00000000 l    df *ABS*	00000000 fvwrite_small_dev.c
00000000 l    df *ABS*	00000000 impure.c
00011680 l     O .rwdata	000000e0 impure_data
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 writer.c
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 alt_irq_register.c
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_load.c
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_write.c
00000000 l    df *ABS*	00000000 alt_sys_init.c
00011760 l     O .rwdata	0000002c accelerometer_spi
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
000110ec l     F .text	0000003c alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 altera_avalon_timer_ts.c
00000000 l    df *ABS*	00000000 altera_avalon_timer_vars.c
00000000 l    df *ABS*	00000000 altera_up_avalon_accelerometer_spi.c
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_dev.c
0001132c l     F .text	00000008 alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_icache_flush_all.c
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 altera_nios2_gen2_irq.c
00000000 l    df *ABS*	00000000 memcmp.c
000119d8 g     O .bss	00000004 alt_instruction_exception_handler
00010fbc g     F .text	0000002c alt_main
000119dc g     O .bss	00000100 alt_irq
00011814 g       *ABS*	00000000 __flash_rwdata_start
0001071c g     F .text	0000004c printf
000119c8 g     O .bss	00000004 altera_avalon_timer_ts_freq
00011624 g     O .rodata	00000050 fixed_coeffs
000101bc g     F .text	00000080 sys_timer_isr
000117f0 g     O .rwdata	00000004 jtag_uart
00011504 g     F .text	00000008 altera_nios2_gen2_irq_init
00010000 g     F .entry	0000000c __reset
00011220 g     F .text	00000058 alt_up_accelerometer_spi_read_x_axis
00010020 g       *ABS*	00000000 __flash_exceptions_start
000119b4 g     O .bss	00000004 errno
000119c0 g     O .bss	00000004 alt_argv
000197e4 g       *ABS*	00000000 _gp
0001178c g     O .rwdata	00000030 alt_fd_list
000113a0 g     F .text	00000074 alt_find_dev
0001150c g     F .text	00000074 alt_exception_cause_generated_bad_addr
000106e0 g     F .text	0000003c _printf_r
000105dc g     F .text	00000064 .hidden __udivsi3
000117f4 g     O .rwdata	00000004 alt_max_fd
00010e48 g     F .text	00000094 alt_irq_register
000117e4 g     O .rwdata	00000004 _global_impure_ptr
00011adc g       *ABS*	00000000 __bss_end
0001144c g     F .text	000000b8 alt_tick
00011418 g     F .text	00000034 alt_alarm_stop
000119b8 g     O .bss	00000004 alt_irq_active
000100fc g     F .exceptions	00000060 alt_irq_handler
000117bc g     O .rwdata	00000028 alt_dev_null
000102ac g     F .text	00000010 read_from_fir_x
00011328 g     F .text	00000004 alt_dcache_flush_all
00011814 g       *ABS*	00000000 __ram_rwdata_end
0001023c g     F .text	00000070 timer_init
00010000 g       *ABS*	00000000 __alt_mem_onchip_memory
000117f8 g     O .rwdata	00000008 alt_dev_list
00010fe8 g     F .text	00000060 write
000111c0 g     F .text	00000008 alt_timestamp_freq
00011680 g       *ABS*	00000000 __ram_rodata_end
000119ac g     O .bss	00000002 led
00010640 g     F .text	00000058 .hidden __umodsi3
00011adc g       *ABS*	00000000 end
0001015c g     F .exceptions	00000024 alt_instruction_exception_entry
00020000 g       *ABS*	00000000 __alt_stack_pointer
00011128 g     F .text	00000028 alt_avalon_timer_sc_init
000110b8 g     F .text	00000034 altera_avalon_jtag_uart_write
000107d4 g     F .text	0000052c ___vfprintf_internal_r
00010180 g     F .text	0000003c _start
000119b0 g     O .bss	00000004 level
000119d4 g     O .bss	00000004 _alt_tick_rate
000119d0 g     O .bss	00000004 _alt_nticks
00011068 g     F .text	00000050 alt_sys_init
000111d0 g     F .text	00000014 alt_up_accelerometer_spi_read_address_register
00010698 g     F .text	00000028 .hidden __mulsi3
00011680 g       *ABS*	00000000 __ram_rwdata_start
000115b0 g       *ABS*	00000000 __ram_rodata_start
00011278 g     F .text	00000058 alt_up_accelerometer_spi_read_y_axis
000102bc g     F .text	0000002c write_to_fir_x
00011580 g     F .text	00000030 memcmp
00011adc g       *ABS*	00000000 __alt_stack_base
00011334 g     F .text	0000006c alt_dev_llist_insert
00010d1c g     F .text	000000b8 __sfvwrite_small_dev
000119a8 g       *ABS*	00000000 __bss_start
000106c0 g     F .text	00000020 memset
000102e8 g     F .text	000001fc main
000119bc g     O .bss	00000004 alt_envp
00011150 g     F .text	0000003c alt_timestamp_start
00011808 g     O .rwdata	00000004 alt_errno
000104e4 g     F .text	00000084 .hidden __divsi3
000115b0 g       *ABS*	00000000 __flash_rodata_start
00011048 g     F .text	00000020 alt_irq_init
00010df0 g     F .text	00000058 _write_r
000117e8 g     O .rwdata	00000004 _impure_ptr
000119c4 g     O .bss	00000004 alt_argc
000119cc g     O .bss	00000004 altera_avalon_timer_ts_base
00010020 g       .exceptions	00000000 alt_irq_entry
000119a8 g     O .bss	00000001 pwm
00011800 g     O .rwdata	00000008 alt_fs_list
00010020 g       *ABS*	00000000 __ram_exceptions_start
000111c8 g     F .text	00000008 alt_up_accelerometer_spi_open_dev
0001118c g     F .text	00000034 alt_timestamp
00011814 g       *ABS*	00000000 _edata
00011adc g       *ABS*	00000000 _end
00010180 g       *ABS*	00000000 __ram_exceptions_end
00010568 g     F .text	00000074 .hidden __modsi3
000112d0 g     F .text	00000058 alt_up_accelerometer_spi_read_z_axis
00020000 g       *ABS*	00000000 __alt_data_end
00010020 g     F .exceptions	00000000 alt_exception
0001000c g       .entry	00000000 _exit
000111e4 g     F .text	00000020 alt_up_accelerometer_spi_read
00011204 g     F .text	0000001c alt_up_accelerometer_spi_write
00010dd4 g     F .text	0000001c strlen
00011414 g     F .text	00000004 alt_icache_flush_all
000117ec g     O .rwdata	00000004 alt_priority_mask
00010d00 g     F .text	0000001c __vfprintf_internal
0001180c g     O .rwdata	00000008 alt_alarm_list
00010edc g     F .text	000000e0 alt_load



Disassembly of section .entry:

00010000 <__reset>:
 * Jump to the _start entry point in the .text section if reset code
 * is allowed or if optimizing for RTL simulation.
 */
#if defined(ALT_ALLOW_CODE_AT_RESET) || defined(ALT_SIM_OPTIMIZE)
    /* Jump to the _start entry point in the .text section. */
    movhi r1, %hi(_start)
   10000:	00400074 	movhi	at,1
    ori r1, r1, %lo(_start)
   10004:	08406014 	ori	at,at,384
    jmp r1
   10008:	0800683a 	jmp	at

0001000c <_exit>:
	...

Disassembly of section .exceptions:

00010020 <alt_exception>:

#else /* ALT_EXCEPTION_STACK disabled */
        /* 
         * Reserve space on normal stack for registers about to be pushed.
         */
        addi  sp, sp, -76
   10020:	deffed04 	addi	sp,sp,-76
         * documentation for details).
         *
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */
        stw   ra,  0(sp)
   10024:	dfc00015 	stw	ra,0(sp)
        stw   r1,   8(sp)
   10028:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
   1002c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
   10030:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
   10034:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
   10038:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
   1003c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
   10040:	d9c00815 	stw	r7,32(sp)
        rdctl r5, estatus   /* Read early to avoid usage stall */
   10044:	000b307a 	rdctl	r5,estatus
        stw   r8,  36(sp)
   10048:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
   1004c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
   10050:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
   10054:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
   10058:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
   1005c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
   10060:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
   10064:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
   10068:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
   1006c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
   10070:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
   10074:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
   10078:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
   1007c:	10000326 	beq	r2,zero,1008c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
   10080:	20000226 	beq	r4,zero,1008c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
   10084:	00100fc0 	call	100fc <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
   10088:	00000706 	br	100a8 <alt_exception+0x88>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw ea, 72(sp) /* EA is PC+4 so will skip over instruction causing exception */
   1008c:	df401215 	stw	ea,72(sp)
.Lunknown_16bit:
        addi.n r4, r4, 2 /* Need PC+2 to skip over instruction causing exception */
        stw r4, 72(sp)

#else /* CDX is not Enabled and all instructions are 32bits */
        ldw r2, -4(ea) /* Instruction value that caused exception */
   10090:	e8bfff17 	ldw	r2,-4(ea)
         * debugger is present) or go into an infinite loop since the
         * handling behavior is undefined; in that case we will not return here.
         */

        /* Load exception-causing address as first argument (r4) */
        addi   r4, ea, -4
   10094:	e93fff04 	addi	r4,ea,-4

        /* Call the instruction-exception entry */
        call   alt_instruction_exception_entry
   10098:	001015c0 	call	1015c <alt_instruction_exception_entry>
         * instruction
         *
         * Return code was 0: Skip. The instruction after the exception is
         * already stored in 72(sp).
         */
        bne   r2, r0, .Lexception_exit
   1009c:	1000021e 	bne	r2,zero,100a8 <alt_exception+0x88>

        /*
         * Otherwise, modify 72(sp) to re-issue the instruction that caused the
         * exception.
         */
        addi  r15, ea, -4  /* instruction that caused exception */
   100a0:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
   100a4:	dbc01215 	stw	r15,72(sp)
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
   100a8:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
   100ac:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
   100b0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
   100b4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
   100b8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
   100bc:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
   100c0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
   100c4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
   100c8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
   100cc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
   100d0:	d9c00817 	ldw	r7,32(sp)

#if defined(ALT_EXCEPTION_STACK) && defined(ALT_STACK_CHECK)
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif

        ldw   r8,  36(sp)
   100d4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
   100d8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
   100dc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
   100e0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
   100e4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
   100e8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
   100ec:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
   100f0:	dbc01017 	ldw	r15,64(sp)
        stw   et, %gprel(alt_stack_limit_value)(gp)
        stw   zero, %gprel(alt_exception_old_stack_limit)(gp)
#endif /* ALT_STACK_CHECK */
        ldw   sp,  76(sp)
#else /* ALT_EXCEPTION_STACK disabled */
        addi  sp, sp, 76
   100f4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
   100f8:	ef80083a 	eret

000100fc <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
   100fc:	defffe04 	addi	sp,sp,-8
   10100:	dfc00115 	stw	ra,4(sp)
   10104:	dc000015 	stw	r16,0(sp)
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
   10108:	0007313a 	rdctl	r3,ipending
      if (active & mask)
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
   1010c:	04000074 	movhi	r16,1
   10110:	84067704 	addi	r16,r16,6620

  active = alt_irq_pending ();

  do
  {
    i = 0;
   10114:	000b883a 	mov	r5,zero
    mask = 1;
   10118:	00800044 	movi	r2,1
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
   1011c:	1888703a 	and	r4,r3,r2
   10120:	20000b26 	beq	r4,zero,10150 <alt_irq_handler+0x54>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
   10124:	280490fa 	slli	r2,r5,3
   10128:	8085883a 	add	r2,r16,r2
   1012c:	10c00017 	ldw	r3,0(r2)
   10130:	11000117 	ldw	r4,4(r2)
   10134:	183ee83a 	callr	r3
   10138:	0007313a 	rdctl	r3,ipending

    } while (1);

    active = alt_irq_pending ();
    
  } while (active);
   1013c:	183ff51e 	bne	r3,zero,10114 <__alt_data_end+0xffff0114>
  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
}
   10140:	dfc00117 	ldw	ra,4(sp)
   10144:	dc000017 	ldw	r16,0(sp)
   10148:	dec00204 	addi	sp,sp,8
   1014c:	f800283a 	ret
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
      }
      mask <<= 1;
   10150:	1085883a 	add	r2,r2,r2
      i++;
   10154:	29400044 	addi	r5,r5,1

    } while (1);
   10158:	003ff006 	br	1011c <__alt_data_end+0xffff011c>

0001015c <alt_instruction_exception_entry>:
#else
  cause = NIOS2_EXCEPTION_CAUSE_NOT_PRESENT;
  badaddr = 0;
#endif /* NIOS2_HAS_EXTRA_EXCEPTION_INFO */

  if(alt_instruction_exception_handler) {
   1015c:	d0a07d17 	ldw	r2,-32268(gp)
   10160:	10000426 	beq	r2,zero,10174 <alt_instruction_exception_entry+0x18>
     * Call handler. Its return value indicates whether the exception-causing
     * instruction should be re-issued. The code that called us,
     * alt_eceptions_entry.S, will look at this value and adjust the ea
     * register as necessary
     */
    return alt_instruction_exception_handler(cause, exception_pc, badaddr);
   10164:	200b883a 	mov	r5,r4
   10168:	000d883a 	mov	r6,zero
   1016c:	013fffc4 	movi	r4,-1
   10170:	1000683a 	jmp	r2
   *    (a peripheral which negates its interrupt output before its
   *    interrupt handler has been executed will cause spurious interrupts)
   */
  else {
#ifdef NIOS2_HAS_DEBUG_STUB
    NIOS2_BREAK();
   10174:	003da03a 	break	0
#endif /* NIOS2_HAS_DEBUG_STUB */
  }

  /* We should not get here. Remove compiler warning. */
  return NIOS2_EXCEPTION_RETURN_REISSUE_INST;
}
   10178:	0005883a 	mov	r2,zero
   1017c:	f800283a 	ret

Disassembly of section .text:

00010180 <_start>:

    /*
     * Now that the caches are initialized, set up the stack pointer and global pointer.
     * The values provided by the linker are assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
   10180:	06c000b4 	movhi	sp,2
    ori sp, sp, %lo(__alt_stack_pointer)
   10184:	dec00014 	ori	sp,sp,0
    movhi gp, %hi(_gp)
   10188:	06800074 	movhi	gp,1
    ori gp, gp, %lo(_gp)
   1018c:	d6a5f914 	ori	gp,gp,38884
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
   10190:	00800074 	movhi	r2,1
    ori r2, r2, %lo(__bss_start)
   10194:	10866a14 	ori	r2,r2,6568

    movhi r3, %hi(__bss_end)
   10198:	00c00074 	movhi	r3,1
    ori r3, r3, %lo(__bss_end)
   1019c:	18c6b714 	ori	r3,r3,6876

    beq r2, r3, 1f
   101a0:	10c00326 	beq	r2,r3,101b0 <_start+0x30>

0:
    stw zero, (r2)
   101a4:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
   101a8:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
   101ac:	10fffd36 	bltu	r2,r3,101a4 <__alt_data_end+0xffff01a4>
     * section aren't defined until alt_load() has been called).
     */
    mov   et, zero
#endif

    call alt_load
   101b0:	0010edc0 	call	10edc <alt_load>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
   101b4:	0010fbc0 	call	10fbc <alt_main>

000101b8 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
   101b8:	003fff06 	br	101b8 <__alt_data_end+0xffff01b8>

000101bc <sys_timer_isr>:
                     : (16 >> val);
    *level = (acc_read >> 1) & 0x1f;
}

void sys_timer_isr() {
    IOWR_ALTERA_AVALON_TIMER_STATUS(TIMER_BASE, 0);
   101bc:	008000b4 	movhi	r2,2
   101c0:	10840804 	addi	r2,r2,4128
   101c4:	10000035 	stwio	zero,0(r2)

    if (pwm < abs(level)) {
   101c8:	d0a07317 	ldw	r2,-32308(gp)
   101cc:	d1607107 	ldb	r5,-32316(gp)
   101d0:	1009883a 	mov	r4,r2
   101d4:	1000010e 	bge	r2,zero,101dc <sys_timer_isr+0x20>
   101d8:	0089c83a 	sub	r4,zero,r2
   101dc:	00c000b4 	movhi	r3,2
   101e0:	18c41c04 	addi	r3,r3,4208
   101e4:	2900070e 	bge	r5,r4,10204 <sys_timer_isr+0x48>
        if (level < 0) {
   101e8:	1000030e 	bge	r2,zero,101f8 <sys_timer_isr+0x3c>
}

/* Write pattern to LEDs */
static inline void led_write(alt_u16 led_pattern) {
    /*  Only 10 least significant bits are used (each corresponds to an LED) */
    IOWR(LED_BASE, 0, (led_pattern & 0x3ff));
   101ec:	d0a0720b 	ldhu	r2,-32312(gp)
   101f0:	1085883a 	add	r2,r2,r2
   101f4:	00000406 	br	10208 <sys_timer_isr+0x4c>
   101f8:	d0a0720b 	ldhu	r2,-32312(gp)
   101fc:	1004d07a 	srli	r2,r2,1
   10200:	00000106 	br	10208 <sys_timer_isr+0x4c>
   10204:	d0a0720b 	ldhu	r2,-32312(gp)
   10208:	1080ffcc 	andi	r2,r2,1023
   1020c:	18800035 	stwio	r2,0(r3)
        }
    } else {
        led_write(led);
    }

    if (pwm > PWM_PERIOD) {
   10210:	d0a07103 	ldbu	r2,-32316(gp)
   10214:	01000404 	movi	r4,16
   10218:	10c03fcc 	andi	r3,r2,255
   1021c:	18c0201c 	xori	r3,r3,128
   10220:	18ffe004 	addi	r3,r3,-128
   10224:	20c0020e 	bge	r4,r3,10230 <sys_timer_isr+0x74>
        pwm = 0;
   10228:	d0207105 	stb	zero,-32316(gp)
   1022c:	f800283a 	ret
    } else {
        pwm++;
   10230:	10800044 	addi	r2,r2,1
   10234:	d0a07105 	stb	r2,-32316(gp)
   10238:	f800283a 	ret

0001023c <timer_init>:
    }
}

void timer_init(void *isr) {
   1023c:	defffe04 	addi	sp,sp,-8
   10240:	dc000015 	stw	r16,0(sp)
    IOWR_ALTERA_AVALON_TIMER_CONTROL(TIMER_BASE, 0x0003);
   10244:	040000b4 	movhi	r16,2
    } else {
        pwm++;
    }
}

void timer_init(void *isr) {
   10248:	dfc00115 	stw	ra,4(sp)
    IOWR_ALTERA_AVALON_TIMER_CONTROL(TIMER_BASE, 0x0003);
   1024c:	84040904 	addi	r16,r16,4132
   10250:	008000c4 	movi	r2,3
   10254:	80800035 	stwio	r2,0(r16)
    IOWR_ALTERA_AVALON_TIMER_STATUS(TIMER_BASE, 0);
   10258:	00c000b4 	movhi	r3,2
   1025c:	0005883a 	mov	r2,zero
   10260:	18c40804 	addi	r3,r3,4128
   10264:	18800035 	stwio	r2,0(r3)
    IOWR_ALTERA_AVALON_TIMER_PERIODL(TIMER_BASE, 0x0900);
   10268:	00c000b4 	movhi	r3,2
   1026c:	18c40a04 	addi	r3,r3,4136
   10270:	01424004 	movi	r5,2304
   10274:	19400035 	stwio	r5,0(r3)
    IOWR_ALTERA_AVALON_TIMER_PERIODH(TIMER_BASE, 0x0000);
   10278:	00c000b4 	movhi	r3,2
   1027c:	18c40b04 	addi	r3,r3,4140
   10280:	18800035 	stwio	r2,0(r3)
    alt_irq_register(TIMER_IRQ, 0, isr);
   10284:	200d883a 	mov	r6,r4
   10288:	000b883a 	mov	r5,zero
   1028c:	01000044 	movi	r4,1
   10290:	0010e480 	call	10e48 <alt_irq_register>
    IOWR_ALTERA_AVALON_TIMER_CONTROL(TIMER_BASE, 0x0007);
   10294:	008001c4 	movi	r2,7
   10298:	80800035 	stwio	r2,0(r16)
}
   1029c:	dfc00117 	ldw	ra,4(sp)
   102a0:	dc000017 	ldw	r16,0(sp)
   102a4:	dec00204 	addi	sp,sp,8
   102a8:	f800283a 	ret

000102ac <read_from_fir_x>:

alt_32 read_from_fir_x(){
	return IORD_ALTERA_AVALON_PIO_DATA(FIR_OUT_X_BASE);
}
   102ac:	008000b4 	movhi	r2,2
   102b0:	10841404 	addi	r2,r2,4176
   102b4:	10800037 	ldwio	r2,0(r2)
   102b8:	f800283a 	ret

000102bc <write_to_fir_x>:

void write_to_fir_x(alt_32 x_sample){
	IOWR(FIR_IN_X_BASE,0, x_sample);
   102bc:	008000b4 	movhi	r2,2
   102c0:	10841804 	addi	r2,r2,4192
   102c4:	11000035 	stwio	r4,0(r2)
	IOWR(SAMPLE_TICK_BASE, 0, 0);
   102c8:	008000b4 	movhi	r2,2
   102cc:	0007883a 	mov	r3,zero
   102d0:	10841004 	addi	r2,r2,4160
   102d4:	10c00035 	stwio	r3,0(r2)
	IOWR(SAMPLE_TICK_BASE, 0, 1); //tick
   102d8:	01000044 	movi	r4,1
   102dc:	11000035 	stwio	r4,0(r2)
	IOWR(SAMPLE_TICK_BASE, 0, 0);
   102e0:	10c00035 	stwio	r3,0(r2)
   102e4:	f800283a 	ret

000102e8 <main>:
}

int main() {
   102e8:	deffdf04 	addi	sp,sp,-132

    alt_32 x_read;
    alt_32 x_filtered;
    alt_32 x_hardware_filtered;
    queue_t prev_x_vals = {0};    // Buffer for the samples
   102ec:	d809883a 	mov	r4,sp
   102f0:	01801504 	movi	r6,84
   102f4:	000b883a 	mov	r5,zero
	IOWR(SAMPLE_TICK_BASE, 0, 0);
	IOWR(SAMPLE_TICK_BASE, 0, 1); //tick
	IOWR(SAMPLE_TICK_BASE, 0, 0);
}

int main() {
   102f8:	dfc02015 	stw	ra,128(sp)
   102fc:	df001f15 	stw	fp,124(sp)
   10300:	ddc01e15 	stw	r23,120(sp)
   10304:	dd801d15 	stw	r22,116(sp)
   10308:	dd401c15 	stw	r21,112(sp)
   1030c:	dd001b15 	stw	r20,108(sp)
   10310:	dcc01a15 	stw	r19,104(sp)
   10314:	dc801915 	stw	r18,100(sp)
   10318:	dc401815 	stw	r17,96(sp)
   1031c:	dc001715 	stw	r16,92(sp)

    alt_32 x_read;
    alt_32 x_filtered;
    alt_32 x_hardware_filtered;
    queue_t prev_x_vals = {0};    // Buffer for the samples
   10320:	00106c00 	call	106c0 <memset>

    alt_up_accelerometer_spi_dev *acc_dev;
    acc_dev = alt_up_accelerometer_spi_open_dev("/dev/accelerometer_spi");
   10324:	01000074 	movhi	r4,1
   10328:	21056c04 	addi	r4,r4,5552
   1032c:	00111c80 	call	111c8 <alt_up_accelerometer_spi_open_dev>
    if (acc_dev == NULL) {
   10330:	10005f26 	beq	r2,zero,104b0 <main+0x1c8>
        return 1; // Accelerometer not found
    }

    timer_init(sys_timer_isr);
   10334:	01000074 	movhi	r4,1
   10338:	21006f04 	addi	r4,r4,444
   1033c:	1029883a 	mov	r20,r2
/* N-tap low-pass filter using 4dp fixed-point arithmetic */
static inline alt_32 fixed_point_filter(queue_t *prev_x_vals) {
    alt_32 x_filtered = 0;
    for (int i = 0; i < TAPS; i++) {
        alt_32 queue_index = ((prev_x_vals->start - i) + TAPS) % TAPS;
        x_filtered += fixed_coeffs[i] * prev_x_vals->elems[queue_index];
   10340:	05400074 	movhi	r21,1
    acc_dev = alt_up_accelerometer_spi_open_dev("/dev/accelerometer_spi");
    if (acc_dev == NULL) {
        return 1; // Accelerometer not found
    }

    timer_init(sys_timer_isr);
   10344:	001023c0 	call	1023c <timer_init>
    alt_irq_register(TIMER_IRQ, 0, isr);
    IOWR_ALTERA_AVALON_TIMER_CONTROL(TIMER_BASE, 0x0007);
}

alt_32 read_from_fir_x(){
	return IORD_ALTERA_AVALON_PIO_DATA(FIR_OUT_X_BASE);
   10348:	058000b4 	movhi	r22,2
    }

    timer_init(sys_timer_isr);

    // Start timer
    alt_timestamp_start();
   1034c:	00111500 	call	11150 <alt_timestamp_start>
int main() {

    alt_32 x_read;
    alt_32 x_filtered;
    alt_32 x_hardware_filtered;
    queue_t prev_x_vals = {0};    // Buffer for the samples
   10350:	0023883a 	mov	r17,zero
    timer_init(sys_timer_isr);

    // Start timer
    alt_timestamp_start();
    alt_32 loop_timer = 0;
    alt_32 loop_counter = 0;
   10354:	0027883a 	mov	r19,zero

    timer_init(sys_timer_isr);

    // Start timer
    alt_timestamp_start();
    alt_32 loop_timer = 0;
   10358:	0025883a 	mov	r18,zero
/* N-tap low-pass filter using 4dp fixed-point arithmetic */
static inline alt_32 fixed_point_filter(queue_t *prev_x_vals) {
    alt_32 x_filtered = 0;
    for (int i = 0; i < TAPS; i++) {
        alt_32 queue_index = ((prev_x_vals->start - i) + TAPS) % TAPS;
        x_filtered += fixed_coeffs[i] * prev_x_vals->elems[queue_index];
   1035c:	ad458904 	addi	r21,r21,5668
    alt_irq_register(TIMER_IRQ, 0, isr);
    IOWR_ALTERA_AVALON_TIMER_CONTROL(TIMER_BASE, 0x0007);
}

alt_32 read_from_fir_x(){
	return IORD_ALTERA_AVALON_PIO_DATA(FIR_OUT_X_BASE);
   10360:	b5841404 	addi	r22,r22,4176
    alt_timestamp_start();
    alt_32 loop_timer = 0;
    alt_32 loop_counter = 0;

    while (1) {
        alt_up_accelerometer_spi_read_x_axis(acc_dev, &x_read);
   10364:	d9401504 	addi	r5,sp,84
   10368:	a009883a 	mov	r4,r20
   1036c:	00112200 	call	11220 <alt_up_accelerometer_spi_read_x_axis>
        write_to_fir_x(x_read); //sent to hardware fir
   10370:	d9001517 	ldw	r4,84(sp)
    alt_32 start;  // Index of the most recent element in the queue
} queue_t;

/* N-tap low-pass filter using 4dp fixed-point arithmetic */
static inline alt_32 fixed_point_filter(queue_t *prev_x_vals) {
    alt_32 x_filtered = 0;
   10374:	0039883a 	mov	fp,zero
    alt_32 loop_timer = 0;
    alt_32 loop_counter = 0;

    while (1) {
        alt_up_accelerometer_spi_read_x_axis(acc_dev, &x_read);
        write_to_fir_x(x_read); //sent to hardware fir
   10378:	00102bc0 	call	102bc <write_to_fir_x>
        prev_x_vals.start = (prev_x_vals.start + 1) % TAPS;
   1037c:	89000044 	addi	r4,r17,1
   10380:	01400504 	movi	r5,20
   10384:	00105680 	call	10568 <__modsi3>
        prev_x_vals.elems[prev_x_vals.start] = x_read;
   10388:	10a1883a 	add	r16,r2,r2
   1038c:	d8c01517 	ldw	r3,84(sp)
   10390:	8421883a 	add	r16,r16,r16
    alt_32 loop_counter = 0;

    while (1) {
        alt_up_accelerometer_spi_read_x_axis(acc_dev, &x_read);
        write_to_fir_x(x_read); //sent to hardware fir
        prev_x_vals.start = (prev_x_vals.start + 1) % TAPS;
   10394:	1023883a 	mov	r17,r2
        prev_x_vals.elems[prev_x_vals.start] = x_read;
   10398:	dc05883a 	add	r2,sp,r16
   1039c:	10c00015 	stw	r3,0(r2)
   103a0:	8dc00504 	addi	r23,r17,20
/* N-tap low-pass filter using 4dp fixed-point arithmetic */
static inline alt_32 fixed_point_filter(queue_t *prev_x_vals) {
    alt_32 x_filtered = 0;
    for (int i = 0; i < TAPS; i++) {
        alt_32 queue_index = ((prev_x_vals->start - i) + TAPS) % TAPS;
        x_filtered += fixed_coeffs[i] * prev_x_vals->elems[queue_index];
   103a4:	b809883a 	mov	r4,r23
   103a8:	017fff04 	movi	r5,-4
   103ac:	00106980 	call	10698 <__mulsi3>
   103b0:	1405883a 	add	r2,r2,r16
   103b4:	1547883a 	add	r3,r2,r21
   103b8:	b809883a 	mov	r4,r23
   103bc:	01400504 	movi	r5,20
   103c0:	d8c01615 	stw	r3,88(sp)
   103c4:	00105680 	call	10568 <__modsi3>
   103c8:	d8c01617 	ldw	r3,88(sp)
   103cc:	1085883a 	add	r2,r2,r2
   103d0:	1085883a 	add	r2,r2,r2
   103d4:	d885883a 	add	r2,sp,r2
   103d8:	11400017 	ldw	r5,0(r2)
   103dc:	19001417 	ldw	r4,80(r3)
   103e0:	bdffffc4 	addi	r23,r23,-1
   103e4:	00106980 	call	10698 <__mulsi3>
   103e8:	e0b9883a 	add	fp,fp,r2
} queue_t;

/* N-tap low-pass filter using 4dp fixed-point arithmetic */
static inline alt_32 fixed_point_filter(queue_t *prev_x_vals) {
    alt_32 x_filtered = 0;
    for (int i = 0; i < TAPS; i++) {
   103ec:	8dffed1e 	bne	r17,r23,103a4 <__alt_data_end+0xffff03a4>
        alt_32 queue_index = ((prev_x_vals->start - i) + TAPS) % TAPS;
        x_filtered += fixed_coeffs[i] * prev_x_vals->elems[queue_index];
    }
    return x_filtered / 10000;
   103f0:	0149c404 	movi	r5,10000
   103f4:	e009883a 	mov	r4,fp
   103f8:	00104e40 	call	104e4 <__divsi3>
   103fc:	1021883a 	mov	r16,r2
    alt_irq_register(TIMER_IRQ, 0, isr);
    IOWR_ALTERA_AVALON_TIMER_CONTROL(TIMER_BASE, 0x0007);
}

alt_32 read_from_fir_x(){
	return IORD_ALTERA_AVALON_PIO_DATA(FIR_OUT_X_BASE);
   10400:	b5c00037 	ldwio	r23,0(r22)
        x_filtered = fixed_point_filter(&prev_x_vals); //software fir
        x_hardware_filtered = read_from_fir_x(); //hardware fir
        x_hardware_filtered = x_hardware_filtered / 10000;


        printf("software_fir res: %x\n", x_filtered);
   10404:	01000074 	movhi	r4,1
   10408:	100b883a 	mov	r5,r2
   1040c:	21057204 	addi	r4,r4,5576
   10410:	001071c0 	call	1071c <printf>
        printf("hardware_fir_res: %x\n\n", x_hardware_filtered);
   10414:	0149c404 	movi	r5,10000
   10418:	b809883a 	mov	r4,r23
   1041c:	00104e40 	call	104e4 <__divsi3>
   10420:	01000074 	movhi	r4,1
   10424:	100b883a 	mov	r5,r2
   10428:	21057804 	addi	r4,r4,5600
   1042c:	001071c0 	call	1071c <printf>
 * 3  0011    0b0000 0000 0010
 * 4  0100	  0b0000 0000 0001
 * Take 16, then right shift by val
 */
static inline void convert_read(alt_32 acc_read, int *level, alt_u16 *led) {
    acc_read += OFFSET;
   10430:	843ff804 	addi	r16,r16,-32
    alt_u8 val = (acc_read >> 6) & 0x0f;
   10434:	8005d1ba 	srai	r2,r16,6
    *led = (val > 4) ? (512 >> (val - 11))
   10438:	00c00104 	movi	r3,4
   1043c:	108003cc 	andi	r2,r2,15
   10440:	1880032e 	bgeu	r3,r2,10450 <main+0x168>
   10444:	10bffd44 	addi	r2,r2,-11
   10448:	00c08004 	movi	r3,512
   1044c:	00000106 	br	10454 <main+0x16c>
   10450:	00c00404 	movi	r3,16
                     : (16 >> val);
    *level = (acc_read >> 1) & 0x1f;
   10454:	8021d07a 	srai	r16,r16,1
 * Take 16, then right shift by val
 */
static inline void convert_read(alt_32 acc_read, int *level, alt_u16 *led) {
    acc_read += OFFSET;
    alt_u8 val = (acc_read >> 6) & 0x0f;
    *led = (val > 4) ? (512 >> (val - 11))
   10458:	1885d83a 	sra	r2,r3,r2

        convert_read(x_filtered, &level, &led);

        loop_timer += alt_timestamp(); // Get system time after finishing the process
        /* Timer processing functions hidden outside timing window to improve accuracy */
        loop_counter++;
   1045c:	9cc00044 	addi	r19,r19,1
static inline void convert_read(alt_32 acc_read, int *level, alt_u16 *led) {
    acc_read += OFFSET;
    alt_u8 val = (acc_read >> 6) & 0x0f;
    *led = (val > 4) ? (512 >> (val - 11))
                     : (16 >> val);
    *level = (acc_read >> 1) & 0x1f;
   10460:	840007cc 	andi	r16,r16,31
 * Take 16, then right shift by val
 */
static inline void convert_read(alt_32 acc_read, int *level, alt_u16 *led) {
    acc_read += OFFSET;
    alt_u8 val = (acc_read >> 6) & 0x0f;
    *led = (val > 4) ? (512 >> (val - 11))
   10464:	d0a0720d 	sth	r2,-32312(gp)
                     : (16 >> val);
    *level = (acc_read >> 1) & 0x1f;
   10468:	d4207315 	stw	r16,-32308(gp)
        printf("hardware_fir_res: %x\n\n", x_hardware_filtered);


        convert_read(x_filtered, &level, &led);

        loop_timer += alt_timestamp(); // Get system time after finishing the process
   1046c:	001118c0 	call	1118c <alt_timestamp>
        /* Timer processing functions hidden outside timing window to improve accuracy */
        loop_counter++;
        if (!(loop_counter % 100)) {
   10470:	01401904 	movi	r5,100
   10474:	9809883a 	mov	r4,r19
        printf("hardware_fir_res: %x\n\n", x_hardware_filtered);


        convert_read(x_filtered, &level, &led);

        loop_timer += alt_timestamp(); // Get system time after finishing the process
   10478:	90a5883a 	add	r18,r18,r2
        /* Timer processing functions hidden outside timing window to improve accuracy */
        loop_counter++;
        if (!(loop_counter % 100)) {
   1047c:	00105680 	call	10568 <__modsi3>
   10480:	1000091e 	bne	r2,zero,104a8 <main+0x1c0>
            /* Print the number of ticks on the screen */
            printf("Average loop processing time is %d ticks\n", (int) (loop_timer/100));
   10484:	9009883a 	mov	r4,r18
   10488:	01401904 	movi	r5,100
   1048c:	00104e40 	call	104e4 <__divsi3>
   10490:	01000074 	movhi	r4,1
   10494:	100b883a 	mov	r5,r2
   10498:	21057e04 	addi	r4,r4,5624
   1049c:	001071c0 	call	1071c <printf>
            loop_counter = 0;
   104a0:	0027883a 	mov	r19,zero
            loop_timer = 0;
   104a4:	0025883a 	mov	r18,zero
        }
        alt_timestamp_start();  // Restart system timer
   104a8:	00111500 	call	11150 <alt_timestamp_start>
    }
   104ac:	003fad06 	br	10364 <__alt_data_end+0xffff0364>

}
   104b0:	00800044 	movi	r2,1
   104b4:	dfc02017 	ldw	ra,128(sp)
   104b8:	df001f17 	ldw	fp,124(sp)
   104bc:	ddc01e17 	ldw	r23,120(sp)
   104c0:	dd801d17 	ldw	r22,116(sp)
   104c4:	dd401c17 	ldw	r21,112(sp)
   104c8:	dd001b17 	ldw	r20,108(sp)
   104cc:	dcc01a17 	ldw	r19,104(sp)
   104d0:	dc801917 	ldw	r18,100(sp)
   104d4:	dc401817 	ldw	r17,96(sp)
   104d8:	dc001717 	ldw	r16,92(sp)
   104dc:	dec02104 	addi	sp,sp,132
   104e0:	f800283a 	ret

000104e4 <__divsi3>:
   104e4:	20001b16 	blt	r4,zero,10554 <__divsi3+0x70>
   104e8:	000f883a 	mov	r7,zero
   104ec:	28001616 	blt	r5,zero,10548 <__divsi3+0x64>
   104f0:	200d883a 	mov	r6,r4
   104f4:	29001a2e 	bgeu	r5,r4,10560 <__divsi3+0x7c>
   104f8:	00800804 	movi	r2,32
   104fc:	00c00044 	movi	r3,1
   10500:	00000106 	br	10508 <__divsi3+0x24>
   10504:	10000d26 	beq	r2,zero,1053c <__divsi3+0x58>
   10508:	294b883a 	add	r5,r5,r5
   1050c:	10bfffc4 	addi	r2,r2,-1
   10510:	18c7883a 	add	r3,r3,r3
   10514:	293ffb36 	bltu	r5,r4,10504 <__alt_data_end+0xffff0504>
   10518:	0005883a 	mov	r2,zero
   1051c:	18000726 	beq	r3,zero,1053c <__divsi3+0x58>
   10520:	0005883a 	mov	r2,zero
   10524:	31400236 	bltu	r6,r5,10530 <__divsi3+0x4c>
   10528:	314dc83a 	sub	r6,r6,r5
   1052c:	10c4b03a 	or	r2,r2,r3
   10530:	1806d07a 	srli	r3,r3,1
   10534:	280ad07a 	srli	r5,r5,1
   10538:	183ffa1e 	bne	r3,zero,10524 <__alt_data_end+0xffff0524>
   1053c:	38000126 	beq	r7,zero,10544 <__divsi3+0x60>
   10540:	0085c83a 	sub	r2,zero,r2
   10544:	f800283a 	ret
   10548:	014bc83a 	sub	r5,zero,r5
   1054c:	39c0005c 	xori	r7,r7,1
   10550:	003fe706 	br	104f0 <__alt_data_end+0xffff04f0>
   10554:	0109c83a 	sub	r4,zero,r4
   10558:	01c00044 	movi	r7,1
   1055c:	003fe306 	br	104ec <__alt_data_end+0xffff04ec>
   10560:	00c00044 	movi	r3,1
   10564:	003fee06 	br	10520 <__alt_data_end+0xffff0520>

00010568 <__modsi3>:
   10568:	20001716 	blt	r4,zero,105c8 <__modsi3+0x60>
   1056c:	000f883a 	mov	r7,zero
   10570:	2005883a 	mov	r2,r4
   10574:	28001216 	blt	r5,zero,105c0 <__modsi3+0x58>
   10578:	2900162e 	bgeu	r5,r4,105d4 <__modsi3+0x6c>
   1057c:	01800804 	movi	r6,32
   10580:	00c00044 	movi	r3,1
   10584:	00000106 	br	1058c <__modsi3+0x24>
   10588:	30000a26 	beq	r6,zero,105b4 <__modsi3+0x4c>
   1058c:	294b883a 	add	r5,r5,r5
   10590:	31bfffc4 	addi	r6,r6,-1
   10594:	18c7883a 	add	r3,r3,r3
   10598:	293ffb36 	bltu	r5,r4,10588 <__alt_data_end+0xffff0588>
   1059c:	18000526 	beq	r3,zero,105b4 <__modsi3+0x4c>
   105a0:	1806d07a 	srli	r3,r3,1
   105a4:	11400136 	bltu	r2,r5,105ac <__modsi3+0x44>
   105a8:	1145c83a 	sub	r2,r2,r5
   105ac:	280ad07a 	srli	r5,r5,1
   105b0:	183ffb1e 	bne	r3,zero,105a0 <__alt_data_end+0xffff05a0>
   105b4:	38000126 	beq	r7,zero,105bc <__modsi3+0x54>
   105b8:	0085c83a 	sub	r2,zero,r2
   105bc:	f800283a 	ret
   105c0:	014bc83a 	sub	r5,zero,r5
   105c4:	003fec06 	br	10578 <__alt_data_end+0xffff0578>
   105c8:	0109c83a 	sub	r4,zero,r4
   105cc:	01c00044 	movi	r7,1
   105d0:	003fe706 	br	10570 <__alt_data_end+0xffff0570>
   105d4:	00c00044 	movi	r3,1
   105d8:	003ff106 	br	105a0 <__alt_data_end+0xffff05a0>

000105dc <__udivsi3>:
   105dc:	200d883a 	mov	r6,r4
   105e0:	2900152e 	bgeu	r5,r4,10638 <__udivsi3+0x5c>
   105e4:	28001416 	blt	r5,zero,10638 <__udivsi3+0x5c>
   105e8:	00800804 	movi	r2,32
   105ec:	00c00044 	movi	r3,1
   105f0:	00000206 	br	105fc <__udivsi3+0x20>
   105f4:	10000e26 	beq	r2,zero,10630 <__udivsi3+0x54>
   105f8:	28000516 	blt	r5,zero,10610 <__udivsi3+0x34>
   105fc:	294b883a 	add	r5,r5,r5
   10600:	10bfffc4 	addi	r2,r2,-1
   10604:	18c7883a 	add	r3,r3,r3
   10608:	293ffa36 	bltu	r5,r4,105f4 <__alt_data_end+0xffff05f4>
   1060c:	18000826 	beq	r3,zero,10630 <__udivsi3+0x54>
   10610:	0005883a 	mov	r2,zero
   10614:	31400236 	bltu	r6,r5,10620 <__udivsi3+0x44>
   10618:	314dc83a 	sub	r6,r6,r5
   1061c:	10c4b03a 	or	r2,r2,r3
   10620:	1806d07a 	srli	r3,r3,1
   10624:	280ad07a 	srli	r5,r5,1
   10628:	183ffa1e 	bne	r3,zero,10614 <__alt_data_end+0xffff0614>
   1062c:	f800283a 	ret
   10630:	0005883a 	mov	r2,zero
   10634:	f800283a 	ret
   10638:	00c00044 	movi	r3,1
   1063c:	003ff406 	br	10610 <__alt_data_end+0xffff0610>

00010640 <__umodsi3>:
   10640:	2005883a 	mov	r2,r4
   10644:	2900122e 	bgeu	r5,r4,10690 <__umodsi3+0x50>
   10648:	28001116 	blt	r5,zero,10690 <__umodsi3+0x50>
   1064c:	01800804 	movi	r6,32
   10650:	00c00044 	movi	r3,1
   10654:	00000206 	br	10660 <__umodsi3+0x20>
   10658:	30000c26 	beq	r6,zero,1068c <__umodsi3+0x4c>
   1065c:	28000516 	blt	r5,zero,10674 <__umodsi3+0x34>
   10660:	294b883a 	add	r5,r5,r5
   10664:	31bfffc4 	addi	r6,r6,-1
   10668:	18c7883a 	add	r3,r3,r3
   1066c:	293ffa36 	bltu	r5,r4,10658 <__alt_data_end+0xffff0658>
   10670:	18000626 	beq	r3,zero,1068c <__umodsi3+0x4c>
   10674:	1806d07a 	srli	r3,r3,1
   10678:	11400136 	bltu	r2,r5,10680 <__umodsi3+0x40>
   1067c:	1145c83a 	sub	r2,r2,r5
   10680:	280ad07a 	srli	r5,r5,1
   10684:	183ffb1e 	bne	r3,zero,10674 <__alt_data_end+0xffff0674>
   10688:	f800283a 	ret
   1068c:	f800283a 	ret
   10690:	00c00044 	movi	r3,1
   10694:	003ff706 	br	10674 <__alt_data_end+0xffff0674>

00010698 <__mulsi3>:
   10698:	0005883a 	mov	r2,zero
   1069c:	20000726 	beq	r4,zero,106bc <__mulsi3+0x24>
   106a0:	20c0004c 	andi	r3,r4,1
   106a4:	2008d07a 	srli	r4,r4,1
   106a8:	18000126 	beq	r3,zero,106b0 <__mulsi3+0x18>
   106ac:	1145883a 	add	r2,r2,r5
   106b0:	294b883a 	add	r5,r5,r5
   106b4:	203ffa1e 	bne	r4,zero,106a0 <__alt_data_end+0xffff06a0>
   106b8:	f800283a 	ret
   106bc:	f800283a 	ret

000106c0 <memset>:
   106c0:	2005883a 	mov	r2,r4
   106c4:	2007883a 	mov	r3,r4
   106c8:	218d883a 	add	r6,r4,r6
   106cc:	19800326 	beq	r3,r6,106dc <memset+0x1c>
   106d0:	19400005 	stb	r5,0(r3)
   106d4:	18c00044 	addi	r3,r3,1
   106d8:	003ffc06 	br	106cc <__alt_data_end+0xffff06cc>
   106dc:	f800283a 	ret

000106e0 <_printf_r>:
   106e0:	defffd04 	addi	sp,sp,-12
   106e4:	dfc00015 	stw	ra,0(sp)
   106e8:	d9800115 	stw	r6,4(sp)
   106ec:	d9c00215 	stw	r7,8(sp)
   106f0:	20c00217 	ldw	r3,8(r4)
   106f4:	01800074 	movhi	r6,1
   106f8:	31834704 	addi	r6,r6,3356
   106fc:	19800115 	stw	r6,4(r3)
   10700:	280d883a 	mov	r6,r5
   10704:	21400217 	ldw	r5,8(r4)
   10708:	d9c00104 	addi	r7,sp,4
   1070c:	00107d40 	call	107d4 <___vfprintf_internal_r>
   10710:	dfc00017 	ldw	ra,0(sp)
   10714:	dec00304 	addi	sp,sp,12
   10718:	f800283a 	ret

0001071c <printf>:
   1071c:	defffc04 	addi	sp,sp,-16
   10720:	dfc00015 	stw	ra,0(sp)
   10724:	d9400115 	stw	r5,4(sp)
   10728:	d9800215 	stw	r6,8(sp)
   1072c:	d9c00315 	stw	r7,12(sp)
   10730:	00800074 	movhi	r2,1
   10734:	1085fa04 	addi	r2,r2,6120
   10738:	10800017 	ldw	r2,0(r2)
   1073c:	01400074 	movhi	r5,1
   10740:	29434704 	addi	r5,r5,3356
   10744:	10c00217 	ldw	r3,8(r2)
   10748:	d9800104 	addi	r6,sp,4
   1074c:	19400115 	stw	r5,4(r3)
   10750:	200b883a 	mov	r5,r4
   10754:	11000217 	ldw	r4,8(r2)
   10758:	0010d000 	call	10d00 <__vfprintf_internal>
   1075c:	dfc00017 	ldw	ra,0(sp)
   10760:	dec00404 	addi	sp,sp,16
   10764:	f800283a 	ret

00010768 <print_repeat>:
   10768:	defffb04 	addi	sp,sp,-20
   1076c:	dc800315 	stw	r18,12(sp)
   10770:	dc400215 	stw	r17,8(sp)
   10774:	dc000115 	stw	r16,4(sp)
   10778:	dfc00415 	stw	ra,16(sp)
   1077c:	2025883a 	mov	r18,r4
   10780:	2823883a 	mov	r17,r5
   10784:	d9800005 	stb	r6,0(sp)
   10788:	3821883a 	mov	r16,r7
   1078c:	04000a0e 	bge	zero,r16,107b8 <print_repeat+0x50>
   10790:	88800117 	ldw	r2,4(r17)
   10794:	01c00044 	movi	r7,1
   10798:	d80d883a 	mov	r6,sp
   1079c:	880b883a 	mov	r5,r17
   107a0:	9009883a 	mov	r4,r18
   107a4:	103ee83a 	callr	r2
   107a8:	843fffc4 	addi	r16,r16,-1
   107ac:	103ff726 	beq	r2,zero,1078c <__alt_data_end+0xffff078c>
   107b0:	00bfffc4 	movi	r2,-1
   107b4:	00000106 	br	107bc <print_repeat+0x54>
   107b8:	0005883a 	mov	r2,zero
   107bc:	dfc00417 	ldw	ra,16(sp)
   107c0:	dc800317 	ldw	r18,12(sp)
   107c4:	dc400217 	ldw	r17,8(sp)
   107c8:	dc000117 	ldw	r16,4(sp)
   107cc:	dec00504 	addi	sp,sp,20
   107d0:	f800283a 	ret

000107d4 <___vfprintf_internal_r>:
   107d4:	deffe504 	addi	sp,sp,-108
   107d8:	d8c00804 	addi	r3,sp,32
   107dc:	ddc01815 	stw	r23,96(sp)
   107e0:	dd801715 	stw	r22,92(sp)
   107e4:	dd401615 	stw	r21,88(sp)
   107e8:	dd001515 	stw	r20,84(sp)
   107ec:	dcc01415 	stw	r19,80(sp)
   107f0:	dc801315 	stw	r18,76(sp)
   107f4:	dc401215 	stw	r17,72(sp)
   107f8:	dc001115 	stw	r16,68(sp)
   107fc:	dfc01a15 	stw	ra,104(sp)
   10800:	df001915 	stw	fp,100(sp)
   10804:	2029883a 	mov	r20,r4
   10808:	2823883a 	mov	r17,r5
   1080c:	382d883a 	mov	r22,r7
   10810:	d9800f15 	stw	r6,60(sp)
   10814:	0021883a 	mov	r16,zero
   10818:	d8000e15 	stw	zero,56(sp)
   1081c:	d8000a15 	stw	zero,40(sp)
   10820:	002b883a 	mov	r21,zero
   10824:	0027883a 	mov	r19,zero
   10828:	0025883a 	mov	r18,zero
   1082c:	d8000c15 	stw	zero,48(sp)
   10830:	d8000b15 	stw	zero,44(sp)
   10834:	002f883a 	mov	r23,zero
   10838:	d8c00915 	stw	r3,36(sp)
   1083c:	d8c00f17 	ldw	r3,60(sp)
   10840:	19000003 	ldbu	r4,0(r3)
   10844:	20803fcc 	andi	r2,r4,255
   10848:	1080201c 	xori	r2,r2,128
   1084c:	10bfe004 	addi	r2,r2,-128
   10850:	10011e26 	beq	r2,zero,10ccc <___vfprintf_internal_r+0x4f8>
   10854:	00c00044 	movi	r3,1
   10858:	b8c01426 	beq	r23,r3,108ac <___vfprintf_internal_r+0xd8>
   1085c:	1dc00216 	blt	r3,r23,10868 <___vfprintf_internal_r+0x94>
   10860:	b8000626 	beq	r23,zero,1087c <___vfprintf_internal_r+0xa8>
   10864:	00011506 	br	10cbc <___vfprintf_internal_r+0x4e8>
   10868:	01400084 	movi	r5,2
   1086c:	b9401d26 	beq	r23,r5,108e4 <___vfprintf_internal_r+0x110>
   10870:	014000c4 	movi	r5,3
   10874:	b9402b26 	beq	r23,r5,10924 <___vfprintf_internal_r+0x150>
   10878:	00011006 	br	10cbc <___vfprintf_internal_r+0x4e8>
   1087c:	01400944 	movi	r5,37
   10880:	1140fc26 	beq	r2,r5,10c74 <___vfprintf_internal_r+0x4a0>
   10884:	88800117 	ldw	r2,4(r17)
   10888:	d9000005 	stb	r4,0(sp)
   1088c:	01c00044 	movi	r7,1
   10890:	d80d883a 	mov	r6,sp
   10894:	880b883a 	mov	r5,r17
   10898:	a009883a 	mov	r4,r20
   1089c:	103ee83a 	callr	r2
   108a0:	1000d81e 	bne	r2,zero,10c04 <___vfprintf_internal_r+0x430>
   108a4:	84000044 	addi	r16,r16,1
   108a8:	00010406 	br	10cbc <___vfprintf_internal_r+0x4e8>
   108ac:	01400c04 	movi	r5,48
   108b0:	1140fa26 	beq	r2,r5,10c9c <___vfprintf_internal_r+0x4c8>
   108b4:	01400944 	movi	r5,37
   108b8:	11400a1e 	bne	r2,r5,108e4 <___vfprintf_internal_r+0x110>
   108bc:	d8800005 	stb	r2,0(sp)
   108c0:	88800117 	ldw	r2,4(r17)
   108c4:	b80f883a 	mov	r7,r23
   108c8:	d80d883a 	mov	r6,sp
   108cc:	880b883a 	mov	r5,r17
   108d0:	a009883a 	mov	r4,r20
   108d4:	103ee83a 	callr	r2
   108d8:	1000ca1e 	bne	r2,zero,10c04 <___vfprintf_internal_r+0x430>
   108dc:	84000044 	addi	r16,r16,1
   108e0:	0000f506 	br	10cb8 <___vfprintf_internal_r+0x4e4>
   108e4:	25fff404 	addi	r23,r4,-48
   108e8:	bdc03fcc 	andi	r23,r23,255
   108ec:	00c00244 	movi	r3,9
   108f0:	1dc00936 	bltu	r3,r23,10918 <___vfprintf_internal_r+0x144>
   108f4:	00bfffc4 	movi	r2,-1
   108f8:	90800426 	beq	r18,r2,1090c <___vfprintf_internal_r+0x138>
   108fc:	01400284 	movi	r5,10
   10900:	9009883a 	mov	r4,r18
   10904:	00106980 	call	10698 <__mulsi3>
   10908:	00000106 	br	10910 <___vfprintf_internal_r+0x13c>
   1090c:	0005883a 	mov	r2,zero
   10910:	b8a5883a 	add	r18,r23,r2
   10914:	0000e206 	br	10ca0 <___vfprintf_internal_r+0x4cc>
   10918:	01400b84 	movi	r5,46
   1091c:	1140e426 	beq	r2,r5,10cb0 <___vfprintf_internal_r+0x4dc>
   10920:	05c00084 	movi	r23,2
   10924:	213ff404 	addi	r4,r4,-48
   10928:	27003fcc 	andi	fp,r4,255
   1092c:	00c00244 	movi	r3,9
   10930:	1f000936 	bltu	r3,fp,10958 <___vfprintf_internal_r+0x184>
   10934:	00bfffc4 	movi	r2,-1
   10938:	98800426 	beq	r19,r2,1094c <___vfprintf_internal_r+0x178>
   1093c:	01400284 	movi	r5,10
   10940:	9809883a 	mov	r4,r19
   10944:	00106980 	call	10698 <__mulsi3>
   10948:	00000106 	br	10950 <___vfprintf_internal_r+0x17c>
   1094c:	0005883a 	mov	r2,zero
   10950:	e0a7883a 	add	r19,fp,r2
   10954:	0000d906 	br	10cbc <___vfprintf_internal_r+0x4e8>
   10958:	00c01b04 	movi	r3,108
   1095c:	10c0d226 	beq	r2,r3,10ca8 <___vfprintf_internal_r+0x4d4>
   10960:	013fffc4 	movi	r4,-1
   10964:	99000226 	beq	r19,r4,10970 <___vfprintf_internal_r+0x19c>
   10968:	d8000b15 	stw	zero,44(sp)
   1096c:	00000106 	br	10974 <___vfprintf_internal_r+0x1a0>
   10970:	04c00044 	movi	r19,1
   10974:	01001a44 	movi	r4,105
   10978:	11001626 	beq	r2,r4,109d4 <___vfprintf_internal_r+0x200>
   1097c:	20800916 	blt	r4,r2,109a4 <___vfprintf_internal_r+0x1d0>
   10980:	010018c4 	movi	r4,99
   10984:	11008826 	beq	r2,r4,10ba8 <___vfprintf_internal_r+0x3d4>
   10988:	01001904 	movi	r4,100
   1098c:	11001126 	beq	r2,r4,109d4 <___vfprintf_internal_r+0x200>
   10990:	01001604 	movi	r4,88
   10994:	1100c81e 	bne	r2,r4,10cb8 <___vfprintf_internal_r+0x4e4>
   10998:	00c00044 	movi	r3,1
   1099c:	d8c00e15 	stw	r3,56(sp)
   109a0:	00001506 	br	109f8 <___vfprintf_internal_r+0x224>
   109a4:	01001cc4 	movi	r4,115
   109a8:	11009826 	beq	r2,r4,10c0c <___vfprintf_internal_r+0x438>
   109ac:	20800416 	blt	r4,r2,109c0 <___vfprintf_internal_r+0x1ec>
   109b0:	01001bc4 	movi	r4,111
   109b4:	1100c01e 	bne	r2,r4,10cb8 <___vfprintf_internal_r+0x4e4>
   109b8:	05400204 	movi	r21,8
   109bc:	00000f06 	br	109fc <___vfprintf_internal_r+0x228>
   109c0:	01001d44 	movi	r4,117
   109c4:	11000d26 	beq	r2,r4,109fc <___vfprintf_internal_r+0x228>
   109c8:	01001e04 	movi	r4,120
   109cc:	11000a26 	beq	r2,r4,109f8 <___vfprintf_internal_r+0x224>
   109d0:	0000b906 	br	10cb8 <___vfprintf_internal_r+0x4e4>
   109d4:	d8c00a17 	ldw	r3,40(sp)
   109d8:	b7000104 	addi	fp,r22,4
   109dc:	18000726 	beq	r3,zero,109fc <___vfprintf_internal_r+0x228>
   109e0:	df000d15 	stw	fp,52(sp)
   109e4:	b5c00017 	ldw	r23,0(r22)
   109e8:	b800080e 	bge	r23,zero,10a0c <___vfprintf_internal_r+0x238>
   109ec:	05efc83a 	sub	r23,zero,r23
   109f0:	02400044 	movi	r9,1
   109f4:	00000606 	br	10a10 <___vfprintf_internal_r+0x23c>
   109f8:	05400404 	movi	r21,16
   109fc:	b0c00104 	addi	r3,r22,4
   10a00:	d8c00d15 	stw	r3,52(sp)
   10a04:	b5c00017 	ldw	r23,0(r22)
   10a08:	d8000a15 	stw	zero,40(sp)
   10a0c:	0013883a 	mov	r9,zero
   10a10:	d839883a 	mov	fp,sp
   10a14:	b8001726 	beq	r23,zero,10a74 <___vfprintf_internal_r+0x2a0>
   10a18:	a80b883a 	mov	r5,r21
   10a1c:	b809883a 	mov	r4,r23
   10a20:	da401015 	stw	r9,64(sp)
   10a24:	00105dc0 	call	105dc <__udivsi3>
   10a28:	a80b883a 	mov	r5,r21
   10a2c:	1009883a 	mov	r4,r2
   10a30:	102d883a 	mov	r22,r2
   10a34:	00106980 	call	10698 <__mulsi3>
   10a38:	b885c83a 	sub	r2,r23,r2
   10a3c:	00c00244 	movi	r3,9
   10a40:	da401017 	ldw	r9,64(sp)
   10a44:	18800216 	blt	r3,r2,10a50 <___vfprintf_internal_r+0x27c>
   10a48:	10800c04 	addi	r2,r2,48
   10a4c:	00000506 	br	10a64 <___vfprintf_internal_r+0x290>
   10a50:	d8c00e17 	ldw	r3,56(sp)
   10a54:	18000226 	beq	r3,zero,10a60 <___vfprintf_internal_r+0x28c>
   10a58:	10800dc4 	addi	r2,r2,55
   10a5c:	00000106 	br	10a64 <___vfprintf_internal_r+0x290>
   10a60:	108015c4 	addi	r2,r2,87
   10a64:	e0800005 	stb	r2,0(fp)
   10a68:	b02f883a 	mov	r23,r22
   10a6c:	e7000044 	addi	fp,fp,1
   10a70:	003fe806 	br	10a14 <__alt_data_end+0xffff0a14>
   10a74:	e6efc83a 	sub	r23,fp,sp
   10a78:	9dc5c83a 	sub	r2,r19,r23
   10a7c:	0080090e 	bge	zero,r2,10aa4 <___vfprintf_internal_r+0x2d0>
   10a80:	e085883a 	add	r2,fp,r2
   10a84:	01400c04 	movi	r5,48
   10a88:	d8c00917 	ldw	r3,36(sp)
   10a8c:	e009883a 	mov	r4,fp
   10a90:	e0c0032e 	bgeu	fp,r3,10aa0 <___vfprintf_internal_r+0x2cc>
   10a94:	e7000044 	addi	fp,fp,1
   10a98:	21400005 	stb	r5,0(r4)
   10a9c:	e0bffa1e 	bne	fp,r2,10a88 <__alt_data_end+0xffff0a88>
   10aa0:	e6efc83a 	sub	r23,fp,sp
   10aa4:	d8c00b17 	ldw	r3,44(sp)
   10aa8:	4dd1883a 	add	r8,r9,r23
   10aac:	922dc83a 	sub	r22,r18,r8
   10ab0:	18001626 	beq	r3,zero,10b0c <___vfprintf_internal_r+0x338>
   10ab4:	48000a26 	beq	r9,zero,10ae0 <___vfprintf_internal_r+0x30c>
   10ab8:	00800b44 	movi	r2,45
   10abc:	d8800805 	stb	r2,32(sp)
   10ac0:	88800117 	ldw	r2,4(r17)
   10ac4:	01c00044 	movi	r7,1
   10ac8:	d9800804 	addi	r6,sp,32
   10acc:	880b883a 	mov	r5,r17
   10ad0:	a009883a 	mov	r4,r20
   10ad4:	103ee83a 	callr	r2
   10ad8:	10004a1e 	bne	r2,zero,10c04 <___vfprintf_internal_r+0x430>
   10adc:	84000044 	addi	r16,r16,1
   10ae0:	0580070e 	bge	zero,r22,10b00 <___vfprintf_internal_r+0x32c>
   10ae4:	b00f883a 	mov	r7,r22
   10ae8:	01800c04 	movi	r6,48
   10aec:	880b883a 	mov	r5,r17
   10af0:	a009883a 	mov	r4,r20
   10af4:	00107680 	call	10768 <print_repeat>
   10af8:	1000421e 	bne	r2,zero,10c04 <___vfprintf_internal_r+0x430>
   10afc:	85a1883a 	add	r16,r16,r22
   10b00:	e02d883a 	mov	r22,fp
   10b04:	bf2fc83a 	sub	r23,r23,fp
   10b08:	00002006 	br	10b8c <___vfprintf_internal_r+0x3b8>
   10b0c:	0580090e 	bge	zero,r22,10b34 <___vfprintf_internal_r+0x360>
   10b10:	b00f883a 	mov	r7,r22
   10b14:	01800804 	movi	r6,32
   10b18:	880b883a 	mov	r5,r17
   10b1c:	a009883a 	mov	r4,r20
   10b20:	da401015 	stw	r9,64(sp)
   10b24:	00107680 	call	10768 <print_repeat>
   10b28:	da401017 	ldw	r9,64(sp)
   10b2c:	1000351e 	bne	r2,zero,10c04 <___vfprintf_internal_r+0x430>
   10b30:	85a1883a 	add	r16,r16,r22
   10b34:	483ff226 	beq	r9,zero,10b00 <__alt_data_end+0xffff0b00>
   10b38:	00800b44 	movi	r2,45
   10b3c:	d8800805 	stb	r2,32(sp)
   10b40:	88800117 	ldw	r2,4(r17)
   10b44:	01c00044 	movi	r7,1
   10b48:	d9800804 	addi	r6,sp,32
   10b4c:	880b883a 	mov	r5,r17
   10b50:	a009883a 	mov	r4,r20
   10b54:	103ee83a 	callr	r2
   10b58:	10002a1e 	bne	r2,zero,10c04 <___vfprintf_internal_r+0x430>
   10b5c:	84000044 	addi	r16,r16,1
   10b60:	003fe706 	br	10b00 <__alt_data_end+0xffff0b00>
   10b64:	b5bfffc4 	addi	r22,r22,-1
   10b68:	b0800003 	ldbu	r2,0(r22)
   10b6c:	01c00044 	movi	r7,1
   10b70:	d9800804 	addi	r6,sp,32
   10b74:	d8800805 	stb	r2,32(sp)
   10b78:	88800117 	ldw	r2,4(r17)
   10b7c:	880b883a 	mov	r5,r17
   10b80:	a009883a 	mov	r4,r20
   10b84:	103ee83a 	callr	r2
   10b88:	10001e1e 	bne	r2,zero,10c04 <___vfprintf_internal_r+0x430>
   10b8c:	8585c83a 	sub	r2,r16,r22
   10b90:	b5c9883a 	add	r4,r22,r23
   10b94:	e085883a 	add	r2,fp,r2
   10b98:	013ff216 	blt	zero,r4,10b64 <__alt_data_end+0xffff0b64>
   10b9c:	1021883a 	mov	r16,r2
   10ba0:	dd800d17 	ldw	r22,52(sp)
   10ba4:	00004406 	br	10cb8 <___vfprintf_internal_r+0x4e4>
   10ba8:	00800044 	movi	r2,1
   10bac:	1480080e 	bge	r2,r18,10bd0 <___vfprintf_internal_r+0x3fc>
   10bb0:	95ffffc4 	addi	r23,r18,-1
   10bb4:	b80f883a 	mov	r7,r23
   10bb8:	01800804 	movi	r6,32
   10bbc:	880b883a 	mov	r5,r17
   10bc0:	a009883a 	mov	r4,r20
   10bc4:	00107680 	call	10768 <print_repeat>
   10bc8:	10000e1e 	bne	r2,zero,10c04 <___vfprintf_internal_r+0x430>
   10bcc:	85e1883a 	add	r16,r16,r23
   10bd0:	b0800017 	ldw	r2,0(r22)
   10bd4:	01c00044 	movi	r7,1
   10bd8:	d80d883a 	mov	r6,sp
   10bdc:	d8800005 	stb	r2,0(sp)
   10be0:	88800117 	ldw	r2,4(r17)
   10be4:	880b883a 	mov	r5,r17
   10be8:	a009883a 	mov	r4,r20
   10bec:	b5c00104 	addi	r23,r22,4
   10bf0:	103ee83a 	callr	r2
   10bf4:	1000031e 	bne	r2,zero,10c04 <___vfprintf_internal_r+0x430>
   10bf8:	84000044 	addi	r16,r16,1
   10bfc:	b82d883a 	mov	r22,r23
   10c00:	00002d06 	br	10cb8 <___vfprintf_internal_r+0x4e4>
   10c04:	00bfffc4 	movi	r2,-1
   10c08:	00003106 	br	10cd0 <___vfprintf_internal_r+0x4fc>
   10c0c:	b5c00017 	ldw	r23,0(r22)
   10c10:	b7000104 	addi	fp,r22,4
   10c14:	b809883a 	mov	r4,r23
   10c18:	0010dd40 	call	10dd4 <strlen>
   10c1c:	9091c83a 	sub	r8,r18,r2
   10c20:	102d883a 	mov	r22,r2
   10c24:	0200090e 	bge	zero,r8,10c4c <___vfprintf_internal_r+0x478>
   10c28:	400f883a 	mov	r7,r8
   10c2c:	01800804 	movi	r6,32
   10c30:	880b883a 	mov	r5,r17
   10c34:	a009883a 	mov	r4,r20
   10c38:	da001015 	stw	r8,64(sp)
   10c3c:	00107680 	call	10768 <print_repeat>
   10c40:	da001017 	ldw	r8,64(sp)
   10c44:	103fef1e 	bne	r2,zero,10c04 <__alt_data_end+0xffff0c04>
   10c48:	8221883a 	add	r16,r16,r8
   10c4c:	88800117 	ldw	r2,4(r17)
   10c50:	b00f883a 	mov	r7,r22
   10c54:	b80d883a 	mov	r6,r23
   10c58:	880b883a 	mov	r5,r17
   10c5c:	a009883a 	mov	r4,r20
   10c60:	103ee83a 	callr	r2
   10c64:	103fe71e 	bne	r2,zero,10c04 <__alt_data_end+0xffff0c04>
   10c68:	85a1883a 	add	r16,r16,r22
   10c6c:	e02d883a 	mov	r22,fp
   10c70:	00001106 	br	10cb8 <___vfprintf_internal_r+0x4e4>
   10c74:	00c00044 	movi	r3,1
   10c78:	04ffffc4 	movi	r19,-1
   10c7c:	d8000e15 	stw	zero,56(sp)
   10c80:	d8c00a15 	stw	r3,40(sp)
   10c84:	05400284 	movi	r21,10
   10c88:	9825883a 	mov	r18,r19
   10c8c:	d8000c15 	stw	zero,48(sp)
   10c90:	d8000b15 	stw	zero,44(sp)
   10c94:	182f883a 	mov	r23,r3
   10c98:	00000806 	br	10cbc <___vfprintf_internal_r+0x4e8>
   10c9c:	ddc00b15 	stw	r23,44(sp)
   10ca0:	05c00084 	movi	r23,2
   10ca4:	00000506 	br	10cbc <___vfprintf_internal_r+0x4e8>
   10ca8:	00c00044 	movi	r3,1
   10cac:	d8c00c15 	stw	r3,48(sp)
   10cb0:	05c000c4 	movi	r23,3
   10cb4:	00000106 	br	10cbc <___vfprintf_internal_r+0x4e8>
   10cb8:	002f883a 	mov	r23,zero
   10cbc:	d8c00f17 	ldw	r3,60(sp)
   10cc0:	18c00044 	addi	r3,r3,1
   10cc4:	d8c00f15 	stw	r3,60(sp)
   10cc8:	003edc06 	br	1083c <__alt_data_end+0xffff083c>
   10ccc:	8005883a 	mov	r2,r16
   10cd0:	dfc01a17 	ldw	ra,104(sp)
   10cd4:	df001917 	ldw	fp,100(sp)
   10cd8:	ddc01817 	ldw	r23,96(sp)
   10cdc:	dd801717 	ldw	r22,92(sp)
   10ce0:	dd401617 	ldw	r21,88(sp)
   10ce4:	dd001517 	ldw	r20,84(sp)
   10ce8:	dcc01417 	ldw	r19,80(sp)
   10cec:	dc801317 	ldw	r18,76(sp)
   10cf0:	dc401217 	ldw	r17,72(sp)
   10cf4:	dc001117 	ldw	r16,68(sp)
   10cf8:	dec01b04 	addi	sp,sp,108
   10cfc:	f800283a 	ret

00010d00 <__vfprintf_internal>:
   10d00:	00800074 	movhi	r2,1
   10d04:	1085fa04 	addi	r2,r2,6120
   10d08:	300f883a 	mov	r7,r6
   10d0c:	280d883a 	mov	r6,r5
   10d10:	200b883a 	mov	r5,r4
   10d14:	11000017 	ldw	r4,0(r2)
   10d18:	00107d41 	jmpi	107d4 <___vfprintf_internal_r>

00010d1c <__sfvwrite_small_dev>:
   10d1c:	2880000b 	ldhu	r2,0(r5)
   10d20:	1080020c 	andi	r2,r2,8
   10d24:	10002126 	beq	r2,zero,10dac <__sfvwrite_small_dev+0x90>
   10d28:	2880008f 	ldh	r2,2(r5)
   10d2c:	defffa04 	addi	sp,sp,-24
   10d30:	dc000015 	stw	r16,0(sp)
   10d34:	dfc00515 	stw	ra,20(sp)
   10d38:	dd000415 	stw	r20,16(sp)
   10d3c:	dcc00315 	stw	r19,12(sp)
   10d40:	dc800215 	stw	r18,8(sp)
   10d44:	dc400115 	stw	r17,4(sp)
   10d48:	2821883a 	mov	r16,r5
   10d4c:	10001216 	blt	r2,zero,10d98 <__sfvwrite_small_dev+0x7c>
   10d50:	2027883a 	mov	r19,r4
   10d54:	3025883a 	mov	r18,r6
   10d58:	3823883a 	mov	r17,r7
   10d5c:	05010004 	movi	r20,1024
   10d60:	04400b0e 	bge	zero,r17,10d90 <__sfvwrite_small_dev+0x74>
   10d64:	880f883a 	mov	r7,r17
   10d68:	a440010e 	bge	r20,r17,10d70 <__sfvwrite_small_dev+0x54>
   10d6c:	01c10004 	movi	r7,1024
   10d70:	8140008f 	ldh	r5,2(r16)
   10d74:	900d883a 	mov	r6,r18
   10d78:	9809883a 	mov	r4,r19
   10d7c:	0010df00 	call	10df0 <_write_r>
   10d80:	0080050e 	bge	zero,r2,10d98 <__sfvwrite_small_dev+0x7c>
   10d84:	88a3c83a 	sub	r17,r17,r2
   10d88:	90a5883a 	add	r18,r18,r2
   10d8c:	003ff406 	br	10d60 <__alt_data_end+0xffff0d60>
   10d90:	0005883a 	mov	r2,zero
   10d94:	00000706 	br	10db4 <__sfvwrite_small_dev+0x98>
   10d98:	8080000b 	ldhu	r2,0(r16)
   10d9c:	10801014 	ori	r2,r2,64
   10da0:	8080000d 	sth	r2,0(r16)
   10da4:	00bfffc4 	movi	r2,-1
   10da8:	00000206 	br	10db4 <__sfvwrite_small_dev+0x98>
   10dac:	00bfffc4 	movi	r2,-1
   10db0:	f800283a 	ret
   10db4:	dfc00517 	ldw	ra,20(sp)
   10db8:	dd000417 	ldw	r20,16(sp)
   10dbc:	dcc00317 	ldw	r19,12(sp)
   10dc0:	dc800217 	ldw	r18,8(sp)
   10dc4:	dc400117 	ldw	r17,4(sp)
   10dc8:	dc000017 	ldw	r16,0(sp)
   10dcc:	dec00604 	addi	sp,sp,24
   10dd0:	f800283a 	ret

00010dd4 <strlen>:
   10dd4:	2005883a 	mov	r2,r4
   10dd8:	10c00007 	ldb	r3,0(r2)
   10ddc:	18000226 	beq	r3,zero,10de8 <strlen+0x14>
   10de0:	10800044 	addi	r2,r2,1
   10de4:	003ffc06 	br	10dd8 <__alt_data_end+0xffff0dd8>
   10de8:	1105c83a 	sub	r2,r2,r4
   10dec:	f800283a 	ret

00010df0 <_write_r>:
   10df0:	defffd04 	addi	sp,sp,-12
   10df4:	dc000015 	stw	r16,0(sp)
   10df8:	04000074 	movhi	r16,1
   10dfc:	dc400115 	stw	r17,4(sp)
   10e00:	84066d04 	addi	r16,r16,6580
   10e04:	2023883a 	mov	r17,r4
   10e08:	2809883a 	mov	r4,r5
   10e0c:	300b883a 	mov	r5,r6
   10e10:	380d883a 	mov	r6,r7
   10e14:	dfc00215 	stw	ra,8(sp)
   10e18:	80000015 	stw	zero,0(r16)
   10e1c:	0010fe80 	call	10fe8 <write>
   10e20:	00ffffc4 	movi	r3,-1
   10e24:	10c0031e 	bne	r2,r3,10e34 <_write_r+0x44>
   10e28:	80c00017 	ldw	r3,0(r16)
   10e2c:	18000126 	beq	r3,zero,10e34 <_write_r+0x44>
   10e30:	88c00015 	stw	r3,0(r17)
   10e34:	dfc00217 	ldw	ra,8(sp)
   10e38:	dc400117 	ldw	r17,4(sp)
   10e3c:	dc000017 	ldw	r16,0(sp)
   10e40:	dec00304 	addi	sp,sp,12
   10e44:	f800283a 	ret

00010e48 <alt_irq_register>:
                      alt_isr_func handler)
{
  int rc = -EINVAL;  
  alt_irq_context status;

  if (id < ALT_NIRQ)
   10e48:	008007c4 	movi	r2,31
   10e4c:	11002136 	bltu	r2,r4,10ed4 <alt_irq_register+0x8c>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   10e50:	000f303a 	rdctl	r7,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   10e54:	00ffff84 	movi	r3,-2
   10e58:	38c4703a 	and	r2,r7,r3
   10e5c:	1001703a 	wrctl	status,r2
     * state.
     */

    status = alt_irq_disable_all ();

    alt_irq[id].handler = handler;
   10e60:	200490fa 	slli	r2,r4,3
   10e64:	02000074 	movhi	r8,1
   10e68:	42067704 	addi	r8,r8,6620
   10e6c:	4085883a 	add	r2,r8,r2
   10e70:	11800015 	stw	r6,0(r2)
    alt_irq[id].context = context;
   10e74:	11400115 	stw	r5,4(r2)
   10e78:	00800044 	movi	r2,1

    rc = (handler) ? alt_irq_enable (id): alt_irq_disable (id);
   10e7c:	30000726 	beq	r6,zero,10e9c <alt_irq_register+0x54>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   10e80:	000b303a 	rdctl	r5,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   10e84:	28c6703a 	and	r3,r5,r3
   10e88:	1801703a 	wrctl	status,r3
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();

  alt_irq_active |= (1 << id);
   10e8c:	d0e07517 	ldw	r3,-32300(gp)
   10e90:	1104983a 	sll	r2,r2,r4
   10e94:	10c4b03a 	or	r2,r2,r3
   10e98:	00000706 	br	10eb8 <alt_irq_register+0x70>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   10e9c:	000b303a 	rdctl	r5,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   10ea0:	28c6703a 	and	r3,r5,r3
   10ea4:	1801703a 	wrctl	status,r3
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();

  alt_irq_active &= ~(1 << id);
   10ea8:	1104983a 	sll	r2,r2,r4
   10eac:	d0e07517 	ldw	r3,-32300(gp)
   10eb0:	0084303a 	nor	r2,zero,r2
   10eb4:	10c4703a 	and	r2,r2,r3
   10eb8:	d0a07515 	stw	r2,-32300(gp)
  NIOS2_WRITE_IENABLE (alt_irq_active);
   10ebc:	d0a07517 	ldw	r2,-32300(gp)
   10ec0:	100170fa 	wrctl	ienable,r2
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   10ec4:	2801703a 	wrctl	status,r5
   10ec8:	3801703a 	wrctl	status,r7
   10ecc:	0005883a 	mov	r2,zero
   10ed0:	f800283a 	ret
 
int alt_irq_register (alt_u32 id, 
                      void* context, 
                      alt_isr_func handler)
{
  int rc = -EINVAL;  
   10ed4:	00bffa84 	movi	r2,-22
    rc = (handler) ? alt_irq_enable (id): alt_irq_disable (id);

    alt_irq_enable_all(status);
  }
  return rc; 
}
   10ed8:	f800283a 	ret

00010edc <alt_load>:
 * there is no bootloader, so this application is responsible for loading to
 * RAM any sections that are required.
 */  

void alt_load (void)
{
   10edc:	deffff04 	addi	sp,sp,-4
   10ee0:	01000074 	movhi	r4,1
   10ee4:	01400074 	movhi	r5,1
   10ee8:	dfc00015 	stw	ra,0(sp)
   10eec:	2105a004 	addi	r4,r4,5760
   10ef0:	29460504 	addi	r5,r5,6164

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
   10ef4:	2140061e 	bne	r4,r5,10f10 <alt_load+0x34>
   10ef8:	01000074 	movhi	r4,1
   10efc:	01400074 	movhi	r5,1
   10f00:	21000804 	addi	r4,r4,32
   10f04:	29400804 	addi	r5,r5,32
   10f08:	2140121e 	bne	r4,r5,10f54 <alt_load+0x78>
   10f0c:	00000b06 	br	10f3c <alt_load+0x60>
   10f10:	00c00074 	movhi	r3,1
   10f14:	18c60504 	addi	r3,r3,6164
   10f18:	1907c83a 	sub	r3,r3,r4
   10f1c:	0005883a 	mov	r2,zero
  {
    while( to != end )
   10f20:	10fff526 	beq	r2,r3,10ef8 <__alt_data_end+0xffff0ef8>
    {
      *to++ = *from++;
   10f24:	114f883a 	add	r7,r2,r5
   10f28:	39c00017 	ldw	r7,0(r7)
   10f2c:	110d883a 	add	r6,r2,r4
   10f30:	10800104 	addi	r2,r2,4
   10f34:	31c00015 	stw	r7,0(r6)
   10f38:	003ff906 	br	10f20 <__alt_data_end+0xffff0f20>
   10f3c:	01000074 	movhi	r4,1
   10f40:	01400074 	movhi	r5,1
   10f44:	21056c04 	addi	r4,r4,5552
   10f48:	29456c04 	addi	r5,r5,5552

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
   10f4c:	2140101e 	bne	r4,r5,10f90 <alt_load+0xb4>
   10f50:	00000b06 	br	10f80 <alt_load+0xa4>
   10f54:	00c00074 	movhi	r3,1
   10f58:	18c06004 	addi	r3,r3,384
   10f5c:	1907c83a 	sub	r3,r3,r4
   10f60:	0005883a 	mov	r2,zero
  {
    while( to != end )
   10f64:	10fff526 	beq	r2,r3,10f3c <__alt_data_end+0xffff0f3c>
    {
      *to++ = *from++;
   10f68:	114f883a 	add	r7,r2,r5
   10f6c:	39c00017 	ldw	r7,0(r7)
   10f70:	110d883a 	add	r6,r2,r4
   10f74:	10800104 	addi	r2,r2,4
   10f78:	31c00015 	stw	r7,0(r6)
   10f7c:	003ff906 	br	10f64 <__alt_data_end+0xffff0f64>
  
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
   10f80:	00113280 	call	11328 <alt_dcache_flush_all>
  alt_icache_flush_all();
}
   10f84:	dfc00017 	ldw	ra,0(sp)
   10f88:	dec00104 	addi	sp,sp,4
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
  alt_icache_flush_all();
   10f8c:	00114141 	jmpi	11414 <alt_icache_flush_all>
   10f90:	00c00074 	movhi	r3,1
   10f94:	18c5a004 	addi	r3,r3,5760
   10f98:	1907c83a 	sub	r3,r3,r4

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
   10f9c:	0005883a 	mov	r2,zero
  {
    while( to != end )
   10fa0:	18bff726 	beq	r3,r2,10f80 <__alt_data_end+0xffff0f80>
    {
      *to++ = *from++;
   10fa4:	114f883a 	add	r7,r2,r5
   10fa8:	39c00017 	ldw	r7,0(r7)
   10fac:	110d883a 	add	r6,r2,r4
   10fb0:	10800104 	addi	r2,r2,4
   10fb4:	31c00015 	stw	r7,0(r6)
   10fb8:	003ff906 	br	10fa0 <__alt_data_end+0xffff0fa0>

00010fbc <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
   10fbc:	deffff04 	addi	sp,sp,-4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
   10fc0:	0009883a 	mov	r4,zero
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
   10fc4:	dfc00015 	stw	ra,0(sp)
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
   10fc8:	00110480 	call	11048 <alt_irq_init>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
   10fcc:	00110680 	call	11068 <alt_sys_init>
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
   10fd0:	d1a07617 	ldw	r6,-32296(gp)
   10fd4:	d1607717 	ldw	r5,-32292(gp)
   10fd8:	d1207817 	ldw	r4,-32288(gp)
  close(STDOUT_FILENO);
  exit (result);
#endif

  ALT_LOG_PRINT_BOOT("[alt_main.c] After main - we should not be here?.\r\n");
}
   10fdc:	dfc00017 	ldw	ra,0(sp)
   10fe0:	dec00104 	addi	sp,sp,4
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
   10fe4:	00102e81 	jmpi	102e8 <main>

00010fe8 <write>:
#if !defined(ALT_STDOUT_PRESENT) && !defined(ALT_STDERR_PRESENT)
    /* Generate a link time warning, should this function ever be called. */
    ALT_STUB_WARNING(write);
#endif

    switch (file) {
   10fe8:	00800044 	movi	r2,1
   10fec:	20800226 	beq	r4,r2,10ff8 <write+0x10>
   10ff0:	00800084 	movi	r2,2
   10ff4:	2080041e 	bne	r4,r2,11008 <write+0x20>
    case 1: /* stdout file descriptor */
        return ALT_DRIVER_WRITE(ALT_STDOUT_DEV, ptr, len, 0);
#endif /* ALT_STDOUT_PRESENT */
#ifdef ALT_STDERR_PRESENT
    case 2: /* stderr file descriptor */
        return ALT_DRIVER_WRITE(ALT_STDERR_DEV, ptr, len, 0);
   10ff8:	01000074 	movhi	r4,1
   10ffc:	000f883a 	mov	r7,zero
   11000:	2105fc04 	addi	r4,r4,6128
   11004:	00110b81 	jmpi	110b8 <altera_avalon_jtag_uart_write>

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
  return ((alt_errno) ? alt_errno() : &errno);
   11008:	d0a00917 	ldw	r2,-32732(gp)
   1100c:	10000926 	beq	r2,zero,11034 <write+0x4c>
 * Provide minimal version that just writes to the stdout/stderr devices
 * when provided.
 */

int ALT_WRITE (int file, const void *ptr, size_t len)
{
   11010:	deffff04 	addi	sp,sp,-4
   11014:	dfc00015 	stw	ra,0(sp)
   11018:	103ee83a 	callr	r2
#ifdef ALT_STDERR_PRESENT
    case 2: /* stderr file descriptor */
        return ALT_DRIVER_WRITE(ALT_STDERR_DEV, ptr, len, 0);
#endif /* ALT_STDERR_PRESENT */
    default:
        ALT_ERRNO = EBADFD;
   1101c:	00c01444 	movi	r3,81
   11020:	10c00015 	stw	r3,0(r2)
        return -1;
    }
}
   11024:	00bfffc4 	movi	r2,-1
   11028:	dfc00017 	ldw	ra,0(sp)
   1102c:	dec00104 	addi	sp,sp,4
   11030:	f800283a 	ret
   11034:	d0a07404 	addi	r2,gp,-32304
#ifdef ALT_STDERR_PRESENT
    case 2: /* stderr file descriptor */
        return ALT_DRIVER_WRITE(ALT_STDERR_DEV, ptr, len, 0);
#endif /* ALT_STDERR_PRESENT */
    default:
        ALT_ERRNO = EBADFD;
   11038:	00c01444 	movi	r3,81
   1103c:	10c00015 	stw	r3,0(r2)
        return -1;
    }
}
   11040:	00bfffc4 	movi	r2,-1
   11044:	f800283a 	ret

00011048 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
   11048:	deffff04 	addi	sp,sp,-4
   1104c:	dfc00015 	stw	ra,0(sp)
    ALTERA_NIOS2_GEN2_IRQ_INIT ( CPU, cpu);
   11050:	00115040 	call	11504 <altera_nios2_gen2_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts (void)
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
   11054:	00800044 	movi	r2,1
   11058:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
   1105c:	dfc00017 	ldw	ra,0(sp)
   11060:	dec00104 	addi	sp,sp,4
   11064:	f800283a 	ret

00011068 <alt_sys_init>:
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
    ALTERA_AVALON_TIMER_INIT ( TIMER, timer);
   11068:	008000b4 	movhi	r2,2
   1106c:	10840804 	addi	r2,r2,4128
   11070:	d0a07a15 	stw	r2,-32280(gp)
    ALTERA_AVALON_TIMER_INIT ( TIMER_0, timer_0);
   11074:	010000b4 	movhi	r4,2
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
    ALTERA_AVALON_TIMER_INIT ( TIMER, timer);
   11078:	0080bef4 	movhi	r2,763
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
   1107c:	deffff04 	addi	sp,sp,-4
    ALTERA_AVALON_TIMER_INIT ( TIMER, timer);
   11080:	10bc2004 	addi	r2,r2,-3968
    ALTERA_AVALON_TIMER_INIT ( TIMER_0, timer_0);
   11084:	01c0fa04 	movi	r7,1000
   11088:	018000c4 	movi	r6,3
   1108c:	000b883a 	mov	r5,zero
   11090:	21040004 	addi	r4,r4,4096
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
   11094:	dfc00015 	stw	ra,0(sp)
    ALTERA_AVALON_TIMER_INIT ( TIMER, timer);
   11098:	d0a07915 	stw	r2,-32284(gp)
    ALTERA_AVALON_TIMER_INIT ( TIMER_0, timer_0);
   1109c:	00111280 	call	11128 <alt_avalon_timer_sc_init>

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
   110a0:	01000074 	movhi	r4,1
   110a4:	d1600504 	addi	r5,gp,-32748
   110a8:	2105d804 	addi	r4,r4,5984
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART, jtag_uart);
    ALTERA_UP_AVALON_ACCELEROMETER_SPI_INIT ( ACCELEROMETER_SPI, accelerometer_spi);
}
   110ac:	dfc00017 	ldw	ra,0(sp)
   110b0:	dec00104 	addi	sp,sp,4
   110b4:	00113341 	jmpi	11334 <alt_dev_llist_insert>

000110b8 <altera_avalon_jtag_uart_write>:
 */

int altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
  unsigned int base = sp->base;
   110b8:	21000017 	ldw	r4,0(r4)
 * one FIFOs worth of data.  But you said you didn't want to use interrupts :-)
 */

int altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
   110bc:	3005883a 	mov	r2,r6
  unsigned int base = sp->base;

  const char * end = ptr + count;
   110c0:	298d883a 	add	r6,r5,r6

  while (ptr < end)
    if ((IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base) & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) != 0)
   110c4:	21c00104 	addi	r7,r4,4
{
  unsigned int base = sp->base;

  const char * end = ptr + count;

  while (ptr < end)
   110c8:	2980072e 	bgeu	r5,r6,110e8 <altera_avalon_jtag_uart_write+0x30>
    if ((IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base) & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) != 0)
   110cc:	38c00037 	ldwio	r3,0(r7)
   110d0:	18ffffec 	andhi	r3,r3,65535
   110d4:	183ffc26 	beq	r3,zero,110c8 <__alt_data_end+0xffff10c8>
      IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, *ptr++);
   110d8:	28c00007 	ldb	r3,0(r5)
   110dc:	20c00035 	stwio	r3,0(r4)
   110e0:	29400044 	addi	r5,r5,1
   110e4:	003ff806 	br	110c8 <__alt_data_end+0xffff10c8>

  return count;
}
   110e8:	f800283a 	ret

000110ec <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
   110ec:	defffe04 	addi	sp,sp,-8
   110f0:	dfc00115 	stw	ra,4(sp)
   110f4:	dc000015 	stw	r16,0(sp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
   110f8:	20000035 	stwio	zero,0(r4)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
   110fc:	20800137 	ldwio	r2,4(r4)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   11100:	0021303a 	rdctl	r16,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   11104:	00bfff84 	movi	r2,-2
   11108:	8084703a 	and	r2,r16,r2
   1110c:	1001703a 	wrctl	status,r2
  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
  alt_tick ();
   11110:	001144c0 	call	1144c <alt_tick>
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   11114:	8001703a 	wrctl	status,r16
  alt_irq_enable_all(cpu_sr);
}
   11118:	dfc00117 	ldw	ra,4(sp)
   1111c:	dc000017 	ldw	r16,0(sp)
   11120:	dec00204 	addi	sp,sp,8
   11124:	f800283a 	ret

00011128 <alt_avalon_timer_sc_init>:
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
   11128:	d0a07c17 	ldw	r2,-32272(gp)
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
   1112c:	200b883a 	mov	r5,r4
   11130:	3009883a 	mov	r4,r6
   11134:	1000011e 	bne	r2,zero,1113c <alt_avalon_timer_sc_init+0x14>
  {
    _alt_tick_rate = nticks;
   11138:	d1e07c15 	stw	r7,-32272(gp)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
   1113c:	008001c4 	movi	r2,7
   11140:	28800135 	stwio	r2,4(r5)
  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
   11144:	01800074 	movhi	r6,1
   11148:	31843b04 	addi	r6,r6,4332
   1114c:	0010e481 	jmpi	10e48 <alt_irq_register>

00011150 <alt_timestamp_start>:

int alt_timestamp_start(void)
{
  void* base = altera_avalon_timer_ts_base;

  if (!altera_avalon_timer_ts_freq)
   11150:	d0e07917 	ldw	r3,-32284(gp)
 * device has not been registered. 
 */

int alt_timestamp_start(void)
{
  void* base = altera_avalon_timer_ts_base;
   11154:	d0a07a17 	ldw	r2,-32280(gp)

  if (!altera_avalon_timer_ts_freq)
   11158:	18000a26 	beq	r3,zero,11184 <alt_timestamp_start+0x34>
        IOWR_ALTERA_AVALON_TIMER_PERIOD_1 (base, 0xFFFF);;
        IOWR_ALTERA_AVALON_TIMER_PERIOD_2 (base, 0xFFFF);
        IOWR_ALTERA_AVALON_TIMER_PERIOD_3 (base, 0xFFFF);
        IOWR_ALTERA_AVALON_TIMER_CONTROL (base, ALTERA_AVALON_TIMER_CONTROL_START_MSK);
    } else {
        IOWR_ALTERA_AVALON_TIMER_CONTROL (base,ALTERA_AVALON_TIMER_CONTROL_STOP_MSK);
   1115c:	10c00104 	addi	r3,r2,4
   11160:	01000204 	movi	r4,8
   11164:	19000035 	stwio	r4,0(r3)
        IOWR_ALTERA_AVALON_TIMER_PERIODL (base, 0xFFFF);
   11168:	013fffd4 	movui	r4,65535
   1116c:	11000235 	stwio	r4,8(r2)
        IOWR_ALTERA_AVALON_TIMER_PERIODH (base, 0xFFFF);
   11170:	11000335 	stwio	r4,12(r2)
        IOWR_ALTERA_AVALON_TIMER_CONTROL (base, ALTERA_AVALON_TIMER_CONTROL_START_MSK); 
   11174:	00800104 	movi	r2,4
   11178:	18800035 	stwio	r2,0(r3)
    } 
  }
  return 0;
   1117c:	0005883a 	mov	r2,zero
   11180:	f800283a 	ret
{
  void* base = altera_avalon_timer_ts_base;

  if (!altera_avalon_timer_ts_freq)
  {
    return -1;
   11184:	00bfffc4 	movi	r2,-1
        IOWR_ALTERA_AVALON_TIMER_PERIODH (base, 0xFFFF);
        IOWR_ALTERA_AVALON_TIMER_CONTROL (base, ALTERA_AVALON_TIMER_CONTROL_START_MSK); 
    } 
  }
  return 0;
}
   11188:	f800283a 	ret

0001118c <alt_timestamp>:
alt_timestamp_type alt_timestamp(void)
{

  void* base = altera_avalon_timer_ts_base;

  if (!altera_avalon_timer_ts_freq)
   1118c:	d0a07917 	ldw	r2,-32284(gp)
   11190:	10000926 	beq	r2,zero,111b8 <alt_timestamp+0x2c>
 */

alt_timestamp_type alt_timestamp(void)
{

  void* base = altera_avalon_timer_ts_base;
   11194:	d0e07a17 	ldw	r3,-32280(gp)
        alt_timestamp_type snap_2 = IORD_ALTERA_AVALON_TIMER_SNAP_2(base) & ALTERA_AVALON_TIMER_SNAP_2_MSK;
        alt_timestamp_type snap_3 = IORD_ALTERA_AVALON_TIMER_SNAP_3(base) & ALTERA_AVALON_TIMER_SNAP_3_MSK;
        
        return (0xFFFFFFFFFFFFFFFFULL - ( (snap_3 << 48) | (snap_2 << 32) | (snap_1 << 16) | (snap_0) ));
#else
        IOWR_ALTERA_AVALON_TIMER_SNAPL (base, 0);
   11198:	18800404 	addi	r2,r3,16
   1119c:	10000035 	stwio	zero,0(r2)
        alt_timestamp_type lower = IORD_ALTERA_AVALON_TIMER_SNAPL(base) & ALTERA_AVALON_TIMER_SNAPL_MSK;
   111a0:	10800037 	ldwio	r2,0(r2)
        alt_timestamp_type upper = IORD_ALTERA_AVALON_TIMER_SNAPH(base) & ALTERA_AVALON_TIMER_SNAPH_MSK;
   111a4:	18c00537 	ldwio	r3,20(r3)
        
        return (0xFFFFFFFF - ((upper << 16) | lower)); 
   111a8:	1806943a 	slli	r3,r3,16
   111ac:	10bfffcc 	andi	r2,r2,65535
   111b0:	1884303a 	nor	r2,r3,r2
   111b4:	f800283a 	ret
  if (!altera_avalon_timer_ts_freq)
  {
#if (ALT_TIMESTAMP_COUNTER_SIZE == 64)
        return 0xFFFFFFFFFFFFFFFFULL;
#else
        return 0xFFFFFFFF;
   111b8:	00bfffc4 	movi	r2,-1
        alt_timestamp_type upper = IORD_ALTERA_AVALON_TIMER_SNAPH(base) & ALTERA_AVALON_TIMER_SNAPH_MSK;
        
        return (0xFFFFFFFF - ((upper << 16) | lower)); 
#endif
  }
}
   111bc:	f800283a 	ret

000111c0 <alt_timestamp_freq>:
 */

alt_u32 alt_timestamp_freq(void)
{
  return altera_avalon_timer_ts_freq;
}
   111c0:	d0a07917 	ldw	r2,-32284(gp)
   111c4:	f800283a 	ret

000111c8 <alt_up_accelerometer_spi_open_dev>:
{
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_accelerometer_spi_dev *dev = (alt_up_accelerometer_spi_dev*)alt_find_dev(name, &alt_dev_list);
   111c8:	d1600504 	addi	r5,gp,-32748
   111cc:	00113a01 	jmpi	113a0 <alt_find_dev>

000111d0 <alt_up_accelerometer_spi_read_address_register>:
 * @return 0 for success 
 **/
int alt_up_accelerometer_spi_read_address_register(alt_up_accelerometer_spi_dev *accel_spi, alt_u8 *addr)
{
	// reads data from the device Address register
	*(addr) = IORD_ALT_UP_ACCELEROMETER_SPI_ADDRESS(accel_spi->base); 
   111d0:	20800a17 	ldw	r2,40(r4)
   111d4:	10800023 	ldbuio	r2,0(r2)
   111d8:	28800005 	stb	r2,0(r5)

	return 0;
}
   111dc:	0005883a 	mov	r2,zero
   111e0:	f800283a 	ret

000111e4 <alt_up_accelerometer_spi_read>:
 * @return 0 for success
 **/
int alt_up_accelerometer_spi_read(alt_up_accelerometer_spi_dev *accel_spi, alt_u8 addr, alt_u8 *data)
{
	// set the register address in the Address register
	IOWR_ALT_UP_ACCELEROMETER_SPI_ADDRESS(accel_spi->base, addr & ALT_UP_ACCELEROMETER_SPI_ADDRESS_ADDR_MSK); 
   111e4:	20800a17 	ldw	r2,40(r4)
   111e8:	29400fcc 	andi	r5,r5,63
   111ec:	11400025 	stbio	r5,0(r2)

	// read data to the device Data register
	*(data) = IORD_ALT_UP_ACCELEROMETER_SPI_DATA(accel_spi->base) & ALT_UP_ACCELEROMETER_SPI_DATA_DATA_MSK;
   111f0:	20800a17 	ldw	r2,40(r4)
   111f4:	10800063 	ldbuio	r2,1(r2)
   111f8:	30800005 	stb	r2,0(r6)

	return 0;
}
   111fc:	0005883a 	mov	r2,zero
   11200:	f800283a 	ret

00011204 <alt_up_accelerometer_spi_write>:
 * @return 0 for success
 **/
int alt_up_accelerometer_spi_write(alt_up_accelerometer_spi_dev *accel_spi, alt_u8 addr, alt_u8 data)
{
	// set the register address in the Address register
	IOWR_ALT_UP_ACCELEROMETER_SPI_ADDRESS(accel_spi->base, addr & ALT_UP_ACCELEROMETER_SPI_ADDRESS_ADDR_MSK); 
   11204:	20800a17 	ldw	r2,40(r4)
   11208:	29400fcc 	andi	r5,r5,63
   1120c:	11400025 	stbio	r5,0(r2)

	// write data to the device Data register
	IOWR_ALT_UP_ACCELEROMETER_SPI_DATA(accel_spi->base, data & ALT_UP_ACCELEROMETER_SPI_DATA_DATA_MSK); 
   11210:	20800a17 	ldw	r2,40(r4)
   11214:	11800065 	stbio	r6,1(r2)

	return 0;
}
   11218:	0005883a 	mov	r2,zero
   1121c:	f800283a 	ret

00011220 <alt_up_accelerometer_spi_read_x_axis>:
 * @return 0 for success or -1 for failure
 **/
int alt_up_accelerometer_spi_read_x_axis(alt_up_accelerometer_spi_dev *accel_spi, alt_32 *x_axis)
{
	// set the register address in the Address register
	IOWR_ALT_UP_ACCELEROMETER_SPI_ADDRESS(accel_spi->base, ACCELEROMETER_SPI_X_AXIS_LOWER_BYTE & ALT_UP_ACCELEROMETER_SPI_ADDRESS_ADDR_MSK); 
   11220:	20800a17 	ldw	r2,40(r4)
   11224:	00c00c84 	movi	r3,50
   11228:	10c00025 	stbio	r3,0(r2)

	// read data to the device Data register
	*(x_axis) = IORD_ALT_UP_ACCELEROMETER_SPI_DATA(accel_spi->base) & ALT_UP_ACCELEROMETER_SPI_DATA_DATA_MSK;
   1122c:	20800a17 	ldw	r2,40(r4)
   11230:	10800063 	ldbuio	r2,1(r2)

	// set the register address in the Address register
	IOWR_ALT_UP_ACCELEROMETER_SPI_ADDRESS(accel_spi->base, ACCELEROMETER_SPI_X_AXIS_UPPER_BYTE & ALT_UP_ACCELEROMETER_SPI_ADDRESS_ADDR_MSK); 
   11234:	00c00cc4 	movi	r3,51
{
	// set the register address in the Address register
	IOWR_ALT_UP_ACCELEROMETER_SPI_ADDRESS(accel_spi->base, ACCELEROMETER_SPI_X_AXIS_LOWER_BYTE & ALT_UP_ACCELEROMETER_SPI_ADDRESS_ADDR_MSK); 

	// read data to the device Data register
	*(x_axis) = IORD_ALT_UP_ACCELEROMETER_SPI_DATA(accel_spi->base) & ALT_UP_ACCELEROMETER_SPI_DATA_DATA_MSK;
   11238:	10803fcc 	andi	r2,r2,255
   1123c:	28800015 	stw	r2,0(r5)

	// set the register address in the Address register
	IOWR_ALT_UP_ACCELEROMETER_SPI_ADDRESS(accel_spi->base, ACCELEROMETER_SPI_X_AXIS_UPPER_BYTE & ALT_UP_ACCELEROMETER_SPI_ADDRESS_ADDR_MSK); 
   11240:	20800a17 	ldw	r2,40(r4)
   11244:	10c00025 	stbio	r3,0(r2)

	// read data to the device Data register
	*(x_axis) += (IORD_ALT_UP_ACCELEROMETER_SPI_DATA(accel_spi->base) & ALT_UP_ACCELEROMETER_SPI_DATA_DATA_MSK) << 8;
   11248:	20800a17 	ldw	r2,40(r4)
   1124c:	10800063 	ldbuio	r2,1(r2)
   11250:	10803fcc 	andi	r2,r2,255
   11254:	1006923a 	slli	r3,r2,8
   11258:	28800017 	ldw	r2,0(r5)
   1125c:	1885883a 	add	r2,r3,r2

	if (*(x_axis) & 0x00008000)
   11260:	10e0000c 	andi	r3,r2,32768
   11264:	18000126 	beq	r3,zero,1126c <alt_up_accelerometer_spi_read_x_axis+0x4c>
	{
		*(x_axis) |= 0xFFFF0000;
   11268:	10bffff4 	orhi	r2,r2,65535
   1126c:	28800015 	stw	r2,0(r5)
	}

	return 0;
}
   11270:	0005883a 	mov	r2,zero
   11274:	f800283a 	ret

00011278 <alt_up_accelerometer_spi_read_y_axis>:
 * @return 0 for success or -1 for failure
 **/
int alt_up_accelerometer_spi_read_y_axis(alt_up_accelerometer_spi_dev *accel_spi, alt_32 *y_axis)
{
	// set the register address in the Address register
	IOWR_ALT_UP_ACCELEROMETER_SPI_ADDRESS(accel_spi->base, ACCELEROMETER_SPI_Y_AXIS_LOWER_BYTE & ALT_UP_ACCELEROMETER_SPI_ADDRESS_ADDR_MSK); 
   11278:	20800a17 	ldw	r2,40(r4)
   1127c:	00c00d04 	movi	r3,52
   11280:	10c00025 	stbio	r3,0(r2)

	// read data to the device Data register
	*(y_axis) = IORD_ALT_UP_ACCELEROMETER_SPI_DATA(accel_spi->base) & ALT_UP_ACCELEROMETER_SPI_DATA_DATA_MSK;
   11284:	20800a17 	ldw	r2,40(r4)
   11288:	10800063 	ldbuio	r2,1(r2)

	// set the register address in the Address register
	IOWR_ALT_UP_ACCELEROMETER_SPI_ADDRESS(accel_spi->base, ACCELEROMETER_SPI_Y_AXIS_UPPER_BYTE & ALT_UP_ACCELEROMETER_SPI_ADDRESS_ADDR_MSK); 
   1128c:	00c00d44 	movi	r3,53
{
	// set the register address in the Address register
	IOWR_ALT_UP_ACCELEROMETER_SPI_ADDRESS(accel_spi->base, ACCELEROMETER_SPI_Y_AXIS_LOWER_BYTE & ALT_UP_ACCELEROMETER_SPI_ADDRESS_ADDR_MSK); 

	// read data to the device Data register
	*(y_axis) = IORD_ALT_UP_ACCELEROMETER_SPI_DATA(accel_spi->base) & ALT_UP_ACCELEROMETER_SPI_DATA_DATA_MSK;
   11290:	10803fcc 	andi	r2,r2,255
   11294:	28800015 	stw	r2,0(r5)

	// set the register address in the Address register
	IOWR_ALT_UP_ACCELEROMETER_SPI_ADDRESS(accel_spi->base, ACCELEROMETER_SPI_Y_AXIS_UPPER_BYTE & ALT_UP_ACCELEROMETER_SPI_ADDRESS_ADDR_MSK); 
   11298:	20800a17 	ldw	r2,40(r4)
   1129c:	10c00025 	stbio	r3,0(r2)

	// read data to the device Data register
	*(y_axis) += (IORD_ALT_UP_ACCELEROMETER_SPI_DATA(accel_spi->base) & ALT_UP_ACCELEROMETER_SPI_DATA_DATA_MSK) << 8;
   112a0:	20800a17 	ldw	r2,40(r4)
   112a4:	10800063 	ldbuio	r2,1(r2)
   112a8:	10803fcc 	andi	r2,r2,255
   112ac:	1006923a 	slli	r3,r2,8
   112b0:	28800017 	ldw	r2,0(r5)
   112b4:	1885883a 	add	r2,r3,r2

	if (*(y_axis) & 0x00008000)
   112b8:	10e0000c 	andi	r3,r2,32768
   112bc:	18000126 	beq	r3,zero,112c4 <alt_up_accelerometer_spi_read_y_axis+0x4c>
	{
		*(y_axis) |= 0xFFFF0000;
   112c0:	10bffff4 	orhi	r2,r2,65535
   112c4:	28800015 	stw	r2,0(r5)
	}

	return 0;
}
   112c8:	0005883a 	mov	r2,zero
   112cc:	f800283a 	ret

000112d0 <alt_up_accelerometer_spi_read_z_axis>:
 * @return 0 for success or -1 for failure
 **/
int alt_up_accelerometer_spi_read_z_axis(alt_up_accelerometer_spi_dev *accel_spi, alt_32 *z_axis)
{
	// set the register address in the Address register
	IOWR_ALT_UP_ACCELEROMETER_SPI_ADDRESS(accel_spi->base, ACCELEROMETER_SPI_Z_AXIS_LOWER_BYTE & ALT_UP_ACCELEROMETER_SPI_ADDRESS_ADDR_MSK); 
   112d0:	20800a17 	ldw	r2,40(r4)
   112d4:	00c00d84 	movi	r3,54
   112d8:	10c00025 	stbio	r3,0(r2)

	// read data to the device Data register
	*(z_axis) = IORD_ALT_UP_ACCELEROMETER_SPI_DATA(accel_spi->base) & ALT_UP_ACCELEROMETER_SPI_DATA_DATA_MSK;
   112dc:	20800a17 	ldw	r2,40(r4)
   112e0:	10800063 	ldbuio	r2,1(r2)

	// set the register address in the Address register
	IOWR_ALT_UP_ACCELEROMETER_SPI_ADDRESS(accel_spi->base, ACCELEROMETER_SPI_Z_AXIS_UPPER_BYTE & ALT_UP_ACCELEROMETER_SPI_ADDRESS_ADDR_MSK); 
   112e4:	00c00dc4 	movi	r3,55
{
	// set the register address in the Address register
	IOWR_ALT_UP_ACCELEROMETER_SPI_ADDRESS(accel_spi->base, ACCELEROMETER_SPI_Z_AXIS_LOWER_BYTE & ALT_UP_ACCELEROMETER_SPI_ADDRESS_ADDR_MSK); 

	// read data to the device Data register
	*(z_axis) = IORD_ALT_UP_ACCELEROMETER_SPI_DATA(accel_spi->base) & ALT_UP_ACCELEROMETER_SPI_DATA_DATA_MSK;
   112e8:	10803fcc 	andi	r2,r2,255
   112ec:	28800015 	stw	r2,0(r5)

	// set the register address in the Address register
	IOWR_ALT_UP_ACCELEROMETER_SPI_ADDRESS(accel_spi->base, ACCELEROMETER_SPI_Z_AXIS_UPPER_BYTE & ALT_UP_ACCELEROMETER_SPI_ADDRESS_ADDR_MSK); 
   112f0:	20800a17 	ldw	r2,40(r4)
   112f4:	10c00025 	stbio	r3,0(r2)

	// read data to the device Data register
	*(z_axis) += (IORD_ALT_UP_ACCELEROMETER_SPI_DATA(accel_spi->base) & ALT_UP_ACCELEROMETER_SPI_DATA_DATA_MSK) << 8;
   112f8:	20800a17 	ldw	r2,40(r4)
   112fc:	10800063 	ldbuio	r2,1(r2)
   11300:	10803fcc 	andi	r2,r2,255
   11304:	1006923a 	slli	r3,r2,8
   11308:	28800017 	ldw	r2,0(r5)
   1130c:	1885883a 	add	r2,r3,r2

	if (*(z_axis) & 0x00008000)
   11310:	10e0000c 	andi	r3,r2,32768
   11314:	18000126 	beq	r3,zero,1131c <alt_up_accelerometer_spi_read_z_axis+0x4c>
	{
		*(z_axis) |= 0xFFFF0000;
   11318:	10bffff4 	orhi	r2,r2,65535
   1131c:	28800015 	stw	r2,0(r5)
	}

	return 0;
}
   11320:	0005883a 	mov	r2,zero
   11324:	f800283a 	ret

00011328 <alt_dcache_flush_all>:
/*
 * alt_dcache_flush_all() is called to flush the entire data cache.
 */

void alt_dcache_flush_all (void)
{
   11328:	f800283a 	ret

0001132c <alt_dev_null_write>:
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
  return len;
}
   1132c:	3005883a 	mov	r2,r6
   11330:	f800283a 	ret

00011334 <alt_dev_llist_insert>:
{
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
   11334:	20000226 	beq	r4,zero,11340 <alt_dev_llist_insert+0xc>
   11338:	20800217 	ldw	r2,8(r4)
   1133c:	1000101e 	bne	r2,zero,11380 <alt_dev_llist_insert+0x4c>
   11340:	d0a00917 	ldw	r2,-32732(gp)
   11344:	10000926 	beq	r2,zero,1136c <alt_dev_llist_insert+0x38>
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
   11348:	deffff04 	addi	sp,sp,-4
   1134c:	dfc00015 	stw	ra,0(sp)
   11350:	103ee83a 	callr	r2
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
  {
    ALT_ERRNO = EINVAL;
   11354:	00c00584 	movi	r3,22
   11358:	10c00015 	stw	r3,0(r2)
    return -EINVAL;
   1135c:	00bffa84 	movi	r2,-22
   */
  
  alt_llist_insert(list, &dev->llist);

  return 0;  
}
   11360:	dfc00017 	ldw	ra,0(sp)
   11364:	dec00104 	addi	sp,sp,4
   11368:	f800283a 	ret
   1136c:	d0a07404 	addi	r2,gp,-32304
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
  {
    ALT_ERRNO = EINVAL;
   11370:	00c00584 	movi	r3,22
   11374:	10c00015 	stw	r3,0(r2)
    return -EINVAL;
   11378:	00bffa84 	movi	r2,-22
   */
  
  alt_llist_insert(list, &dev->llist);

  return 0;  
}
   1137c:	f800283a 	ret

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
  entry->next     = list->next;
   11380:	28800017 	ldw	r2,0(r5)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
   11384:	21400115 	stw	r5,4(r4)
  entry->next     = list->next;
   11388:	20800015 	stw	r2,0(r4)

  list->next->previous = entry;
   1138c:	28800017 	ldw	r2,0(r5)
   11390:	11000115 	stw	r4,4(r2)
  list->next           = entry;
   11394:	29000015 	stw	r4,0(r5)
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);

  return 0;  
   11398:	0005883a 	mov	r2,zero
   1139c:	f800283a 	ret

000113a0 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
   113a0:	defffb04 	addi	sp,sp,-20
   113a4:	dcc00315 	stw	r19,12(sp)
   113a8:	dc800215 	stw	r18,8(sp)
   113ac:	dc400115 	stw	r17,4(sp)
   113b0:	dc000015 	stw	r16,0(sp)
   113b4:	dfc00415 	stw	ra,16(sp)
   113b8:	2027883a 	mov	r19,r4
   113bc:	2823883a 	mov	r17,r5
  alt_dev* next = (alt_dev*) llist->next;
   113c0:	2c000017 	ldw	r16,0(r5)
  alt_32 len;

  len  = strlen(name) + 1;
   113c4:	0010dd40 	call	10dd4 <strlen>
   113c8:	14800044 	addi	r18,r2,1
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
   113cc:	84400726 	beq	r16,r17,113ec <alt_find_dev+0x4c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
   113d0:	81000217 	ldw	r4,8(r16)
   113d4:	900d883a 	mov	r6,r18
   113d8:	980b883a 	mov	r5,r19
   113dc:	00115800 	call	11580 <memcmp>
   113e0:	10000426 	beq	r2,zero,113f4 <alt_find_dev+0x54>
    {
      /* match found */

      return next;
    }
    next = (alt_dev*) next->llist.next;
   113e4:	84000017 	ldw	r16,0(r16)
   113e8:	003ff806 	br	113cc <__alt_data_end+0xffff13cc>
  }
  
  /* No match found */
  
  return NULL;
   113ec:	0005883a 	mov	r2,zero
   113f0:	00000106 	br	113f8 <alt_find_dev+0x58>
   113f4:	8005883a 	mov	r2,r16
}
   113f8:	dfc00417 	ldw	ra,16(sp)
   113fc:	dcc00317 	ldw	r19,12(sp)
   11400:	dc800217 	ldw	r18,8(sp)
   11404:	dc400117 	ldw	r17,4(sp)
   11408:	dc000017 	ldw	r16,0(sp)
   1140c:	dec00504 	addi	sp,sp,20
   11410:	f800283a 	ret

00011414 <alt_icache_flush_all>:
/*
 * alt_icache_flush_all() is called to flush the entire instruction cache.
 */

void alt_icache_flush_all (void)
{
   11414:	f800283a 	ret

00011418 <alt_alarm_stop>:
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
   11418:	0007303a 	rdctl	r3,status

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
   1141c:	00bfff84 	movi	r2,-2
   11420:	1884703a 	and	r2,r3,r2
   11424:	1001703a 	wrctl	status,r2
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
   11428:	21400117 	ldw	r5,4(r4)
   1142c:	20800017 	ldw	r2,0(r4)
   11430:	11400115 	stw	r5,4(r2)
  entry->previous->next = entry->next;
   11434:	21400117 	ldw	r5,4(r4)
   11438:	28800015 	stw	r2,0(r5)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
   1143c:	21000115 	stw	r4,4(r4)
  entry->next     = entry;
   11440:	21000015 	stw	r4,0(r4)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
   11444:	1801703a 	wrctl	status,r3
   11448:	f800283a 	ret

0001144c <alt_tick>:

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
   1144c:	d0a07b17 	ldw	r2,-32276(gp)
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
   11450:	defffb04 	addi	sp,sp,-20
   11454:	dc000015 	stw	r16,0(sp)
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
   11458:	d4200a17 	ldw	r16,-32728(gp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
   1145c:	10800044 	addi	r2,r2,1
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
   11460:	dc800215 	stw	r18,8(sp)
   11464:	dc400115 	stw	r17,4(sp)
   11468:	dfc00415 	stw	ra,16(sp)
   1146c:	dcc00315 	stw	r19,12(sp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
   11470:	d0a07b15 	stw	r2,-32276(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
   11474:	d4600a04 	addi	r17,gp,-32728
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
        {
          alarm->rollover = 1;
   11478:	04800044 	movi	r18,1

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
   1147c:	84401a26 	beq	r16,r17,114e8 <alt_tick+0x9c>
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
   11480:	80800403 	ldbu	r2,16(r16)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
  {
    next = (alt_alarm*) alarm->llist.next;
   11484:	84c00017 	ldw	r19,0(r16)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
   11488:	10000326 	beq	r2,zero,11498 <alt_tick+0x4c>
   1148c:	d0a07b17 	ldw	r2,-32276(gp)
   11490:	1000011e 	bne	r2,zero,11498 <alt_tick+0x4c>
    {
      alarm->rollover = 0;
   11494:	80000405 	stb	zero,16(r16)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
   11498:	d0e07b17 	ldw	r3,-32276(gp)
   1149c:	80800217 	ldw	r2,8(r16)
   114a0:	18800f36 	bltu	r3,r2,114e0 <alt_tick+0x94>
   114a4:	80800403 	ldbu	r2,16(r16)
   114a8:	10000d1e 	bne	r2,zero,114e0 <alt_tick+0x94>
    {
      next_callback = alarm->callback (alarm->context);
   114ac:	80800317 	ldw	r2,12(r16)
   114b0:	81000517 	ldw	r4,20(r16)
   114b4:	103ee83a 	callr	r2

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
   114b8:	1000031e 	bne	r2,zero,114c8 <alt_tick+0x7c>
      {
        alt_alarm_stop (alarm);
   114bc:	8009883a 	mov	r4,r16
   114c0:	00114180 	call	11418 <alt_alarm_stop>
   114c4:	00000606 	br	114e0 <alt_tick+0x94>
      }
      else
      {
        alarm->time += next_callback;
   114c8:	80c00217 	ldw	r3,8(r16)
   114cc:	10c5883a 	add	r2,r2,r3
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
   114d0:	d0e07b17 	ldw	r3,-32276(gp)
      {
        alt_alarm_stop (alarm);
      }
      else
      {
        alarm->time += next_callback;
   114d4:	80800215 	stw	r2,8(r16)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
   114d8:	10c0012e 	bgeu	r2,r3,114e0 <alt_tick+0x94>
        {
          alarm->rollover = 1;
   114dc:	84800405 	stb	r18,16(r16)
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
   114e0:	9821883a 	mov	r16,r19
   114e4:	003fe506 	br	1147c <__alt_data_end+0xffff147c>
  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
}
   114e8:	dfc00417 	ldw	ra,16(sp)
   114ec:	dcc00317 	ldw	r19,12(sp)
   114f0:	dc800217 	ldw	r18,8(sp)
   114f4:	dc400117 	ldw	r17,4(sp)
   114f8:	dc000017 	ldw	r16,0(sp)
   114fc:	dec00504 	addi	sp,sp,20
   11500:	f800283a 	ret

00011504 <altera_nios2_gen2_irq_init>:
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_gen2_irq_init(void) 
{
    NIOS2_WRITE_IENABLE(0);
   11504:	000170fa 	wrctl	ienable,zero
   11508:	f800283a 	ret

0001150c <alt_exception_cause_generated_bad_addr>:
 *         0: BADADDR is not valid
 */
int 
alt_exception_cause_generated_bad_addr(alt_exception_cause cause)
{
  switch (cause) {
   1150c:	213ffe84 	addi	r4,r4,-6
   11510:	008003c4 	movi	r2,15
   11514:	11001636 	bltu	r2,r4,11570 <alt_exception_cause_generated_bad_addr+0x64>
   11518:	200890ba 	slli	r4,r4,2
   1151c:	00800074 	movhi	r2,1
   11520:	10854c04 	addi	r2,r2,5424
   11524:	2089883a 	add	r4,r4,r2
   11528:	20800017 	ldw	r2,0(r4)
   1152c:	1000683a 	jmp	r2
   11530:	00011578 	rdprs	zero,zero,1109
   11534:	00011578 	rdprs	zero,zero,1109
   11538:	00011570 	cmpltui	zero,zero,1109
   1153c:	00011570 	cmpltui	zero,zero,1109
   11540:	00011570 	cmpltui	zero,zero,1109
   11544:	00011578 	rdprs	zero,zero,1109
   11548:	00011570 	cmpltui	zero,zero,1109
   1154c:	00011570 	cmpltui	zero,zero,1109
   11550:	00011578 	rdprs	zero,zero,1109
   11554:	00011578 	rdprs	zero,zero,1109
   11558:	00011570 	cmpltui	zero,zero,1109
   1155c:	00011578 	rdprs	zero,zero,1109
   11560:	00011570 	cmpltui	zero,zero,1109
   11564:	00011570 	cmpltui	zero,zero,1109
   11568:	00011570 	cmpltui	zero,zero,1109
   1156c:	00011578 	rdprs	zero,zero,1109
  case NIOS2_EXCEPTION_ECC_DATA_ERR:
    return 1;

  case NIOS2_EXCEPTION_TLB_MISS:
  case NIOS2_EXCEPTION_ECC_TLB_ERR:
    return 0;
   11570:	0005883a 	mov	r2,zero
   11574:	f800283a 	ret
  case NIOS2_EXCEPTION_MISALIGNED_TARGET_PC:
  case NIOS2_EXCEPTION_TLB_READ_PERM_VIOLATION:
  case NIOS2_EXCEPTION_TLB_WRITE_PERM_VIOLATION:
  case NIOS2_EXCEPTION_MPU_DATA_REGION_VIOLATION:
  case NIOS2_EXCEPTION_ECC_DATA_ERR:
    return 1;
   11578:	00800044 	movi	r2,1
    return 0;

  default:
    return 0;
  }
}
   1157c:	f800283a 	ret

00011580 <memcmp>:
   11580:	218d883a 	add	r6,r4,r6
   11584:	21800826 	beq	r4,r6,115a8 <memcmp+0x28>
   11588:	20800003 	ldbu	r2,0(r4)
   1158c:	28c00003 	ldbu	r3,0(r5)
   11590:	10c00226 	beq	r2,r3,1159c <memcmp+0x1c>
   11594:	10c5c83a 	sub	r2,r2,r3
   11598:	f800283a 	ret
   1159c:	21000044 	addi	r4,r4,1
   115a0:	29400044 	addi	r5,r5,1
   115a4:	003ff706 	br	11584 <__alt_data_end+0xffff1584>
   115a8:	0005883a 	mov	r2,zero
   115ac:	f800283a 	ret
