{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1730248338724 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730248338725 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 29 18:32:18 2024 " "Processing started: Tue Oct 29 18:32:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730248338725 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730248338725 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off GroupProject3710 -c GroupProject3710 " "Command: quartus_map --read_settings_files=on --write_settings_files=off GroupProject3710 -c GroupProject3710" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730248338725 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1730248339112 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "IMM imm datapath.v(2) " "Verilog HDL Declaration information at datapath.v(2): object \"IMM\" differs only in case from object \"imm\" in the same scope" {  } { { "datapath.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/datapath.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730248345837 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Rsrc rsrc datapath.v(10) " "Verilog HDL Declaration information at datapath.v(10): object \"Rsrc\" differs only in case from object \"rsrc\" in the same scope" {  } { { "datapath.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/datapath.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730248345837 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Rdest rdest datapath.v(21) " "Verilog HDL Declaration information at datapath.v(21): object \"Rdest\" differs only in case from object \"rdest\" in the same scope" {  } { { "datapath.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/datapath.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1730248345837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/datapath.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730248345838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730248345838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_regfile_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_regfile_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Regfile_tb " "Found entity 1: ALU_Regfile_tb" {  } { { "ALU_Regfile_tb.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/ALU_Regfile_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730248345840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730248345840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/regfile.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730248345842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730248345842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file alucontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 alucontrol " "Found entity 1: alucontrol" {  } { { "alucontrol.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/alucontrol.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730248345844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730248345844 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alu.v(13) " "Verilog HDL information at alu.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "alu.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/alu.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1730248345845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/alu.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730248345845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730248345845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "groupproject3710.v 1 1 " "Found 1 design units, including 1 entities, in source file groupproject3710.v" { { "Info" "ISGN_ENTITY_NAME" "1 GroupProject3710 " "Found entity 1: GroupProject3710" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730248345847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730248345847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_memory_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_memory_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath_Memory_tb " "Found entity 1: Datapath_Memory_tb" {  } { { "Datapath_Memory_tb.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/Datapath_Memory_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730248345849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730248345849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bram.v 1 1 " "Found 1 design units, including 1 entities, in source file bram.v" { { "Info" "ISGN_ENTITY_NAME" "1 bram " "Found entity 1: bram" {  } { { "bram.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/bram.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730248345850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730248345850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flops.v 2 2 " "Found 2 design units, including 2 entities, in source file flops.v" { { "Info" "ISGN_ENTITY_NAME" "1 flopenr " "Found entity 1: flopenr" {  } { { "flops.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/flops.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730248345852 ""} { "Info" "ISGN_ENTITY_NAME" "2 flopr " "Found entity 2: flopr" {  } { { "flops.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/flops.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730248345852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730248345852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxes.v 2 2 " "Found 2 design units, including 2 entities, in source file muxes.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "muxes.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/muxes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730248345854 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux4 " "Found entity 2: mux4" {  } { { "muxes.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/muxes.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730248345854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730248345854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.v 1 1 " "Found 1 design units, including 1 entities, in source file signextend.v" { { "Info" "ISGN_ENTITY_NAME" "1 signextend " "Found entity 1: signextend" {  } { { "signextend.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/signextend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730248345855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730248345855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath_tb " "Found entity 1: Datapath_tb" {  } { { "Datapath_tb.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/Datapath_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730248345857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730248345857 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "GroupProject3710 " "Elaborating entity \"GroupProject3710\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1730248345900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:regfile1 " "Elaborating entity \"regfile\" for hierarchy \"regfile:regfile1\"" {  } { { "GroupProject3710.v" "regfile1" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730248345902 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Loading register file regfile.v(19) " "Verilog HDL Display System Task info at regfile.v(19): Loading register file" {  } { { "regfile.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/regfile.v" 19 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730248345902 "|GroupProject3710|regfile:regfile1"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "done with RF load regfile.v(22) " "Verilog HDL Display System Task info at regfile.v(22): done with RF load" {  } { { "regfile.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/regfile.v" 22 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730248345903 "|GroupProject3710|regfile:regfile1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alucontrol alucontrol:alucontrol1 " "Elaborating entity \"alucontrol\" for hierarchy \"alucontrol:alucontrol1\"" {  } { { "GroupProject3710.v" "alucontrol1" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730248345912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu1 " "Elaborating entity \"alu\" for hierarchy \"alu:alu1\"" {  } { { "GroupProject3710.v" "alu1" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730248345913 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PSR alu.v(13) " "Verilog HDL Always Construct warning at alu.v(13): inferring latch(es) for variable \"PSR\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/alu.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1730248345914 "|GroupProject3710|alu:alu1"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PSR\[5\] alu.v(8) " "Output port \"PSR\[5\]\" at alu.v(8) has no driver" {  } { { "alu.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/alu.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1730248345914 "|GroupProject3710|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PSR\[0\] alu.v(13) " "Inferred latch for \"PSR\[0\]\" at alu.v(13)" {  } { { "alu.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730248345914 "|GroupProject3710|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PSR\[1\] alu.v(13) " "Inferred latch for \"PSR\[1\]\" at alu.v(13)" {  } { { "alu.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730248345914 "|GroupProject3710|alu:alu1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PSR\[2\] alu.v(13) " "Inferred latch for \"PSR\[2\]\" at alu.v(13)" {  } { { "alu.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/alu.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1730248345914 "|GroupProject3710|alu:alu1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bram bram:MEM " "Elaborating entity \"bram\" for hierarchy \"bram:MEM\"" {  } { { "GroupProject3710.v" "MEM" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730248345915 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Loading memory bram.v(18) " "Verilog HDL Display System Task info at bram.v(18): Loading memory" {  } { { "bram.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/bram.v" 18 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730248345916 "|GroupProject3710|bram:MEM"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "done loading bram.v(20) " "Verilog HDL Display System Task info at bram.v(20): done loading" {  } { { "bram.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/bram.v" 20 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730248345916 "|GroupProject3710|bram:MEM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:path " "Elaborating entity \"datapath\" for hierarchy \"datapath:path\"" {  } { { "GroupProject3710.v" "path" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730248345917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signextend datapath:path\|signextend:extend " "Elaborating entity \"signextend\" for hierarchy \"datapath:path\|signextend:extend\"" {  } { { "datapath.v" "extend" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/datapath.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730248345918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr datapath:path\|flopenr:pcreg " "Elaborating entity \"flopenr\" for hierarchy \"datapath:path\|flopenr:pcreg\"" {  } { { "datapath.v" "pcreg" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/datapath.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730248345919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr datapath:path\|flopr:rsrc " "Elaborating entity \"flopr\" for hierarchy \"datapath:path\|flopr:rsrc\"" {  } { { "datapath.v" "rsrc" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/datapath.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730248345921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 datapath:path\|mux2:wa_mux " "Elaborating entity \"mux2\" for hierarchy \"datapath:path\|mux2:wa_mux\"" {  } { { "datapath.v" "wa_mux" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/datapath.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730248345922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 datapath:path\|mux4:wd_mux " "Elaborating entity \"mux4\" for hierarchy \"datapath:path\|mux4:wd_mux\"" {  } { { "datapath.v" "wd_mux" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/datapath.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730248345924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile datapath:path\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"datapath:path\|regfile:rf\"" {  } { { "datapath.v" "rf" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/datapath.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730248345926 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Loading register file regfile.v(19) " "Verilog HDL Display System Task info at regfile.v(19): Loading register file" {  } { { "regfile.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/regfile.v" 19 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730248345926 "|GroupProject3710|datapath:path|regfile:rf"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "16 0 7 regfile.v(21) " "Verilog HDL warning at regfile.v(21): number of words (16) in memory file does not match the number of elements in the address range \[0:7\]" {  } { { "regfile.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/regfile.v" 21 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1730248345927 "|GroupProject3710|datapath:path|regfile:rf"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "done with RF load regfile.v(22) " "Verilog HDL Display System Task info at regfile.v(22): done with RF load" {  } { { "regfile.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/regfile.v" 22 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730248345927 "|GroupProject3710|datapath:path|regfile:rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signextend signextend:extend " "Elaborating entity \"signextend\" for hierarchy \"signextend:extend\"" {  } { { "GroupProject3710.v" "extend" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730248345934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr flopenr:flop_a " "Elaborating entity \"flopenr\" for hierarchy \"flopenr:flop_a\"" {  } { { "GroupProject3710.v" "flop_a" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730248345935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:mux_a " "Elaborating entity \"mux2\" for hierarchy \"mux2:mux_a\"" {  } { { "GroupProject3710.v" "mux_a" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730248345936 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:path\|imm\[7\] " "Net \"datapath:path\|imm\[7\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "imm\[7\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/datapath.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345966 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:path\|imm\[6\] " "Net \"datapath:path\|imm\[6\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "imm\[6\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/datapath.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345966 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:path\|imm\[5\] " "Net \"datapath:path\|imm\[5\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "imm\[5\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/datapath.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345966 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:path\|imm\[4\] " "Net \"datapath:path\|imm\[4\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "imm\[4\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/datapath.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345966 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:path\|imm\[3\] " "Net \"datapath:path\|imm\[3\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "imm\[3\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/datapath.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345966 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:path\|imm\[2\] " "Net \"datapath:path\|imm\[2\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "imm\[2\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/datapath.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345966 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:path\|imm\[1\] " "Net \"datapath:path\|imm\[1\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "imm\[1\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/datapath.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345966 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:path\|imm\[0\] " "Net \"datapath:path\|imm\[0\]\" is missing source, defaulting to GND" {  } { { "datapath.v" "imm\[0\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/datapath.v" 20 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345966 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1730248345966 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[15\] " "Net \"data_a\[15\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[15\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345966 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[14\] " "Net \"data_a\[14\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[14\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345966 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[13\] " "Net \"data_a\[13\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[13\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345966 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[12\] " "Net \"data_a\[12\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[12\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345966 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[11\] " "Net \"data_a\[11\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[11\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345966 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[10\] " "Net \"data_a\[10\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[10\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345966 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[9\] " "Net \"data_a\[9\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[9\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345966 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[8\] " "Net \"data_a\[8\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[8\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345966 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[7\] " "Net \"data_a\[7\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[7\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345966 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[6\] " "Net \"data_a\[6\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[6\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345966 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[5\] " "Net \"data_a\[5\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[5\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345966 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[4\] " "Net \"data_a\[4\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[4\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345966 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[3\] " "Net \"data_a\[3\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[3\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345966 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[2\] " "Net \"data_a\[2\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[2\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345966 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[1\] " "Net \"data_a\[1\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[1\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345966 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[0\] " "Net \"data_a\[0\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[0\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345966 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[15\] " "Net \"data_b\[15\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[15\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345966 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[14\] " "Net \"data_b\[14\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[14\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345966 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[13\] " "Net \"data_b\[13\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[13\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345966 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[12\] " "Net \"data_b\[12\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[12\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345966 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[11\] " "Net \"data_b\[11\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[11\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345966 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[10\] " "Net \"data_b\[10\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[10\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345966 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[9\] " "Net \"data_b\[9\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[9\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345966 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[8\] " "Net \"data_b\[8\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[8\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345966 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[7\] " "Net \"data_b\[7\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[7\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345966 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[6\] " "Net \"data_b\[6\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[6\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345966 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[5\] " "Net \"data_b\[5\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[5\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345966 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[4\] " "Net \"data_b\[4\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[4\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345966 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[3\] " "Net \"data_b\[3\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[3\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345966 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[2\] " "Net \"data_b\[2\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[2\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345966 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[1\] " "Net \"data_b\[1\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[1\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345966 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[0\] " "Net \"data_b\[0\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[0\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345966 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1730248345966 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[15\] " "Net \"data_a\[15\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[15\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345968 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[14\] " "Net \"data_a\[14\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[14\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345968 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[13\] " "Net \"data_a\[13\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[13\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345968 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[12\] " "Net \"data_a\[12\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[12\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345968 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[11\] " "Net \"data_a\[11\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[11\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345968 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[10\] " "Net \"data_a\[10\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[10\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345968 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[9\] " "Net \"data_a\[9\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[9\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345968 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[8\] " "Net \"data_a\[8\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[8\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345968 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[7\] " "Net \"data_a\[7\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[7\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345968 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[6\] " "Net \"data_a\[6\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[6\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345968 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[5\] " "Net \"data_a\[5\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[5\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345968 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[4\] " "Net \"data_a\[4\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[4\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345968 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[3\] " "Net \"data_a\[3\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[3\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345968 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[2\] " "Net \"data_a\[2\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[2\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345968 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[1\] " "Net \"data_a\[1\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[1\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345968 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[0\] " "Net \"data_a\[0\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[0\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345968 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[15\] " "Net \"data_b\[15\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[15\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345968 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[14\] " "Net \"data_b\[14\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[14\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345968 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[13\] " "Net \"data_b\[13\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[13\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345968 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[12\] " "Net \"data_b\[12\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[12\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345968 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[11\] " "Net \"data_b\[11\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[11\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345968 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[10\] " "Net \"data_b\[10\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[10\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345968 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[9\] " "Net \"data_b\[9\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[9\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345968 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[8\] " "Net \"data_b\[8\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[8\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345968 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[7\] " "Net \"data_b\[7\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[7\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345968 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[6\] " "Net \"data_b\[6\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[6\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345968 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[5\] " "Net \"data_b\[5\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[5\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345968 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[4\] " "Net \"data_b\[4\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[4\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345968 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[3\] " "Net \"data_b\[3\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[3\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345968 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[2\] " "Net \"data_b\[2\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[2\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345968 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[1\] " "Net \"data_b\[1\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[1\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345968 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[0\] " "Net \"data_b\[0\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[0\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345968 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1730248345968 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[15\] " "Net \"data_a\[15\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[15\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345969 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[14\] " "Net \"data_a\[14\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[14\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345969 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[13\] " "Net \"data_a\[13\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[13\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345969 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[12\] " "Net \"data_a\[12\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[12\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345969 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[11\] " "Net \"data_a\[11\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[11\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345969 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[10\] " "Net \"data_a\[10\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[10\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345969 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[9\] " "Net \"data_a\[9\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[9\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345969 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[8\] " "Net \"data_a\[8\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[8\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345969 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[7\] " "Net \"data_a\[7\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[7\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345969 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[6\] " "Net \"data_a\[6\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[6\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345969 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[5\] " "Net \"data_a\[5\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[5\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345969 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[4\] " "Net \"data_a\[4\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[4\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345969 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[3\] " "Net \"data_a\[3\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[3\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345969 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[2\] " "Net \"data_a\[2\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[2\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345969 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[1\] " "Net \"data_a\[1\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[1\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345969 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[0\] " "Net \"data_a\[0\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[0\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345969 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[15\] " "Net \"data_b\[15\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[15\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345969 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[14\] " "Net \"data_b\[14\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[14\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345969 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[13\] " "Net \"data_b\[13\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[13\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345969 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[12\] " "Net \"data_b\[12\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[12\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345969 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[11\] " "Net \"data_b\[11\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[11\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345969 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[10\] " "Net \"data_b\[10\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[10\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345969 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[9\] " "Net \"data_b\[9\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[9\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345969 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[8\] " "Net \"data_b\[8\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[8\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345969 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[7\] " "Net \"data_b\[7\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[7\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345969 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[6\] " "Net \"data_b\[6\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[6\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345969 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[5\] " "Net \"data_b\[5\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[5\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345969 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[4\] " "Net \"data_b\[4\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[4\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345969 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[3\] " "Net \"data_b\[3\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[3\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345969 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[2\] " "Net \"data_b\[2\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[2\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345969 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[1\] " "Net \"data_b\[1\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[1\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345969 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[0\] " "Net \"data_b\[0\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[0\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345969 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1730248345969 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[15\] " "Net \"data_a\[15\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[15\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345969 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[14\] " "Net \"data_a\[14\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[14\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345969 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[13\] " "Net \"data_a\[13\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[13\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345969 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[12\] " "Net \"data_a\[12\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[12\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345969 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[11\] " "Net \"data_a\[11\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[11\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345969 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[10\] " "Net \"data_a\[10\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[10\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345969 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[9\] " "Net \"data_a\[9\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[9\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345969 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[8\] " "Net \"data_a\[8\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[8\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345969 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[7\] " "Net \"data_a\[7\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[7\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345969 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[6\] " "Net \"data_a\[6\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[6\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345969 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[5\] " "Net \"data_a\[5\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[5\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345969 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[4\] " "Net \"data_a\[4\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[4\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345969 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[3\] " "Net \"data_a\[3\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[3\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345969 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[2\] " "Net \"data_a\[2\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[2\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345969 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[1\] " "Net \"data_a\[1\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[1\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345969 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_a\[0\] " "Net \"data_a\[0\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_a\[0\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345969 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[15\] " "Net \"data_b\[15\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[15\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345969 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[14\] " "Net \"data_b\[14\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[14\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345969 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[13\] " "Net \"data_b\[13\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[13\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345969 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[12\] " "Net \"data_b\[12\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[12\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345969 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[11\] " "Net \"data_b\[11\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[11\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345969 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[10\] " "Net \"data_b\[10\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[10\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345969 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[9\] " "Net \"data_b\[9\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[9\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345969 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[8\] " "Net \"data_b\[8\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[8\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345969 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[7\] " "Net \"data_b\[7\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[7\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345969 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[6\] " "Net \"data_b\[6\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[6\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345969 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[5\] " "Net \"data_b\[5\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[5\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345969 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[4\] " "Net \"data_b\[4\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[4\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345969 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[3\] " "Net \"data_b\[3\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[3\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345969 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[2\] " "Net \"data_b\[2\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[2\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345969 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[1\] " "Net \"data_b\[1\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[1\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345969 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "data_b\[0\] " "Net \"data_b\[0\]\" is missing source, defaulting to GND" {  } { { "GroupProject3710.v" "data_b\[0\]" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1730248345969 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1730248345969 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "bram:MEM\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"bram:MEM\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1730248346201 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1730248346201 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1730248346201 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1730248346201 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1730248346201 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1730248346201 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1730248346201 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1730248346201 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1730248346201 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1730248346201 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1730248346201 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1730248346201 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1730248346201 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1730248346201 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1730248346201 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1730248346201 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1730248346201 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/GroupProject3710.ram0_bram_337df6.hdl.mif " "Parameter INIT_FILE set to db/GroupProject3710.ram0_bram_337df6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1730248346201 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1730248346201 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1730248346201 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1730248346201 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bram:MEM\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"bram:MEM\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730248346253 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bram:MEM\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"bram:MEM\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730248346253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730248346253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730248346253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730248346253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730248346253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730248346253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730248346253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730248346253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730248346253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730248346253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730248346253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730248346253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730248346253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730248346253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730248346253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730248346253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730248346253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/GroupProject3710.ram0_bram_337df6.hdl.mif " "Parameter \"INIT_FILE\" = \"db/GroupProject3710.ram0_bram_337df6.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730248346253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730248346253 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730248346253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jf62.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jf62.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jf62 " "Found entity 1: altsyncram_jf62" {  } { { "db/altsyncram_jf62.tdf" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/db/altsyncram_jf62.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730248346290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730248346290 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1730248346387 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs_a\[0\] GND " "Pin \"LEDs_a\[0\]\" is stuck at GND" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730248346437 "|GroupProject3710|LEDs_a[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs_a\[1\] GND " "Pin \"LEDs_a\[1\]\" is stuck at GND" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730248346437 "|GroupProject3710|LEDs_a[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs_a\[2\] GND " "Pin \"LEDs_a\[2\]\" is stuck at GND" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730248346437 "|GroupProject3710|LEDs_a[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs_a\[3\] GND " "Pin \"LEDs_a\[3\]\" is stuck at GND" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730248346437 "|GroupProject3710|LEDs_a[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs_a\[4\] GND " "Pin \"LEDs_a\[4\]\" is stuck at GND" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730248346437 "|GroupProject3710|LEDs_a[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs_a\[5\] GND " "Pin \"LEDs_a\[5\]\" is stuck at GND" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730248346437 "|GroupProject3710|LEDs_a[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs_a\[6\] GND " "Pin \"LEDs_a\[6\]\" is stuck at GND" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730248346437 "|GroupProject3710|LEDs_a[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs_a\[7\] GND " "Pin \"LEDs_a\[7\]\" is stuck at GND" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730248346437 "|GroupProject3710|LEDs_a[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs_a\[8\] GND " "Pin \"LEDs_a\[8\]\" is stuck at GND" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730248346437 "|GroupProject3710|LEDs_a[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs_a\[9\] GND " "Pin \"LEDs_a\[9\]\" is stuck at GND" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730248346437 "|GroupProject3710|LEDs_a[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs_b\[0\] GND " "Pin \"LEDs_b\[0\]\" is stuck at GND" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730248346437 "|GroupProject3710|LEDs_b[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs_b\[1\] GND " "Pin \"LEDs_b\[1\]\" is stuck at GND" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730248346437 "|GroupProject3710|LEDs_b[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs_b\[2\] GND " "Pin \"LEDs_b\[2\]\" is stuck at GND" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730248346437 "|GroupProject3710|LEDs_b[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs_b\[3\] GND " "Pin \"LEDs_b\[3\]\" is stuck at GND" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730248346437 "|GroupProject3710|LEDs_b[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs_b\[4\] GND " "Pin \"LEDs_b\[4\]\" is stuck at GND" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730248346437 "|GroupProject3710|LEDs_b[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs_b\[5\] GND " "Pin \"LEDs_b\[5\]\" is stuck at GND" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730248346437 "|GroupProject3710|LEDs_b[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs_b\[6\] GND " "Pin \"LEDs_b\[6\]\" is stuck at GND" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730248346437 "|GroupProject3710|LEDs_b[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs_b\[7\] GND " "Pin \"LEDs_b\[7\]\" is stuck at GND" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730248346437 "|GroupProject3710|LEDs_b[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs_b\[8\] GND " "Pin \"LEDs_b\[8\]\" is stuck at GND" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730248346437 "|GroupProject3710|LEDs_b[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDs_b\[9\] GND " "Pin \"LEDs_b\[9\]\" is stuck at GND" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730248346437 "|GroupProject3710|LEDs_b[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1730248346437 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1730248346499 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "bram:MEM\|altsyncram:ram_rtl_0\|altsyncram_jf62:auto_generated\|ALTSYNCRAM 9 " "Removed 9 MSB VCC or GND address nodes from RAM block \"bram:MEM\|altsyncram:ram_rtl_0\|altsyncram_jf62:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_jf62.tdf" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/db/altsyncram_jf62.tdf" 41 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 57 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730248346679 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/output_files/GroupProject3710.map.smsg " "Generated suppressed messages file C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/output_files/GroupProject3710.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730248346716 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1730248346812 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730248346812 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "40 " "Design contains 40 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "regwrite " "No output dependent on input pin \"regwrite\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730248346854 "|GroupProject3710|regwrite"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730248346854 "|GroupProject3710|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ra1\[0\] " "No output dependent on input pin \"ra1\[0\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730248346854 "|GroupProject3710|ra1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ra1\[1\] " "No output dependent on input pin \"ra1\[1\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730248346854 "|GroupProject3710|ra1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ra1\[2\] " "No output dependent on input pin \"ra1\[2\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730248346854 "|GroupProject3710|ra1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ra1\[3\] " "No output dependent on input pin \"ra1\[3\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730248346854 "|GroupProject3710|ra1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ra2\[0\] " "No output dependent on input pin \"ra2\[0\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730248346854 "|GroupProject3710|ra2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ra2\[1\] " "No output dependent on input pin \"ra2\[1\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730248346854 "|GroupProject3710|ra2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ra2\[2\] " "No output dependent on input pin \"ra2\[2\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730248346854 "|GroupProject3710|ra2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ra2\[3\] " "No output dependent on input pin \"ra2\[3\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730248346854 "|GroupProject3710|ra2[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wa\[0\] " "No output dependent on input pin \"wa\[0\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730248346854 "|GroupProject3710|wa[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wa\[1\] " "No output dependent on input pin \"wa\[1\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730248346854 "|GroupProject3710|wa[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wa\[2\] " "No output dependent on input pin \"wa\[2\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730248346854 "|GroupProject3710|wa[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wa\[3\] " "No output dependent on input pin \"wa\[3\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730248346854 "|GroupProject3710|wa[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wd\[0\] " "No output dependent on input pin \"wd\[0\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730248346854 "|GroupProject3710|wd[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wd\[1\] " "No output dependent on input pin \"wd\[1\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730248346854 "|GroupProject3710|wd[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wd\[2\] " "No output dependent on input pin \"wd\[2\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730248346854 "|GroupProject3710|wd[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wd\[3\] " "No output dependent on input pin \"wd\[3\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730248346854 "|GroupProject3710|wd[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wd\[4\] " "No output dependent on input pin \"wd\[4\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730248346854 "|GroupProject3710|wd[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wd\[5\] " "No output dependent on input pin \"wd\[5\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730248346854 "|GroupProject3710|wd[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wd\[6\] " "No output dependent on input pin \"wd\[6\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730248346854 "|GroupProject3710|wd[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wd\[7\] " "No output dependent on input pin \"wd\[7\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730248346854 "|GroupProject3710|wd[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wd\[8\] " "No output dependent on input pin \"wd\[8\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730248346854 "|GroupProject3710|wd[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wd\[9\] " "No output dependent on input pin \"wd\[9\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730248346854 "|GroupProject3710|wd[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wd\[10\] " "No output dependent on input pin \"wd\[10\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730248346854 "|GroupProject3710|wd[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wd\[11\] " "No output dependent on input pin \"wd\[11\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730248346854 "|GroupProject3710|wd[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wd\[12\] " "No output dependent on input pin \"wd\[12\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730248346854 "|GroupProject3710|wd[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wd\[13\] " "No output dependent on input pin \"wd\[13\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730248346854 "|GroupProject3710|wd[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wd\[14\] " "No output dependent on input pin \"wd\[14\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730248346854 "|GroupProject3710|wd[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "wd\[15\] " "No output dependent on input pin \"wd\[15\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730248346854 "|GroupProject3710|wd[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[0\] " "No output dependent on input pin \"switches\[0\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730248346854 "|GroupProject3710|switches[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[1\] " "No output dependent on input pin \"switches\[1\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730248346854 "|GroupProject3710|switches[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[2\] " "No output dependent on input pin \"switches\[2\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730248346854 "|GroupProject3710|switches[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[3\] " "No output dependent on input pin \"switches\[3\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730248346854 "|GroupProject3710|switches[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[4\] " "No output dependent on input pin \"switches\[4\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730248346854 "|GroupProject3710|switches[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[5\] " "No output dependent on input pin \"switches\[5\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730248346854 "|GroupProject3710|switches[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[6\] " "No output dependent on input pin \"switches\[6\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730248346854 "|GroupProject3710|switches[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[7\] " "No output dependent on input pin \"switches\[7\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730248346854 "|GroupProject3710|switches[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[8\] " "No output dependent on input pin \"switches\[8\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730248346854 "|GroupProject3710|switches[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[9\] " "No output dependent on input pin \"switches\[9\]\"" {  } { { "GroupProject3710.v" "" { Text "C:/Users/Jesse/Documents/GitHub/ECE 3710/3710-Group-Project/GroupProject3710.v" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730248346854 "|GroupProject3710|switches[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1730248346854 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "209 " "Implemented 209 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "83 " "Implemented 83 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1730248346856 ""} { "Info" "ICUT_CUT_TM_OPINS" "68 " "Implemented 68 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1730248346856 ""} { "Info" "ICUT_CUT_TM_LCELLS" "42 " "Implemented 42 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1730248346856 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1730248346856 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1730248346856 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 207 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 207 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4818 " "Peak virtual memory: 4818 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730248346881 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 29 18:32:26 2024 " "Processing ended: Tue Oct 29 18:32:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730248346881 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730248346881 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730248346881 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1730248346881 ""}
