@W: BN132 :"c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\hdl\top.v":82:0:82:5|Removing sequential instance r_Master_TX_Byte[6] because it is equivalent to instance r_Master_TX_Byte[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\hdl\top.v":82:0:82:5|Removing sequential instance r_Master_TX_Byte[4] because it is equivalent to instance r_Master_TX_Byte[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\hdl\top.v":82:0:82:5|Removing sequential instance r_Master_TX_Byte[2] because it is equivalent to instance r_Master_TX_Byte[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MO160 :"c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\hdl\spi_master.v":146:2:146:7|Register bit r_TX_Byte[7] (in view view:work.spi_master_3s_2s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\hdl\spi_master.v":146:2:146:7|Register bit r_TX_Byte[5] (in view view:work.spi_master_3s_2s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\hdl\spi_master.v":146:2:146:7|Register bit r_TX_Byte[3] (in view view:work.spi_master_3s_2s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"c:\users\nikol\documents\finalyearproject\final-year-project\fpga\current_project\hdl\spi_master.v":146:2:146:7|Register bit r_TX_Byte[1] (in view view:work.spi_master_3s_2s(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MT420 |Found inferred clock top|CLKA with period 10.00ns. Please declare a user-defined clock on object "p:CLKA"
@W: MT420 |Found inferred clock clk_div_10s|clk_out_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:clk_div_1M.clk_out"
