# Asynchronous_FIFO
Asynchronous FIFO is designed in Verilog HDL for the exchange of data values between different clock domains, Gray code encoding is used for inter-clock domain control data transfer to avoid multi-bit signal transition. The below figure shows an overview of the FIFO top module:-




<img width="341" alt="image" src="https://github.com/chandermani209/Asynchronous_FIFO/assets/143033234/3ca7fb4c-69dd-4394-b010-85a0c6dfe201">
