<dec f='llvm/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h' l='811' type='llvm::MachineInstrBuilder llvm::MachineIRBuilder::buildCopy(const llvm::DstOp &amp; Res, const llvm::SrcOp &amp; Op)'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CSEMIRBuilder.cpp' l='147' u='c' c='_ZN4llvm13CSEMIRBuilder24generateCopiesIfRequiredENS_8ArrayRefINS_5DstOpEEERNS_19MachineInstrBuilderE'/>
<doc f='llvm/llvm/include/llvm/CodeGen/GlobalISel/MachineIRBuilder.h' l='804'>/// Build and insert \p Res = COPY Op
  ///
  /// Register-to-register COPY sets \p Res to \p Op.
  ///
  /// \pre setBasicBlock or setMI must have been called.
  ///
  /// \return a MachineInstrBuilder for the newly created instruction.</doc>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CallLowering.cpp' l='425' u='c' c='_ZNK4llvm12CallLowering17handleAssignmentsERNS_7CCStateERNS_15SmallVectorImplINS_11CCValAssignEEERNS_16MachineIRBuilderERNS3_INS0_7ArgInfoEEERNS0_12ValueHandlerE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='123' u='c' c='_ZNK4llvm14CombinerHelper14replaceRegWithERNS_19MachineRegisterInfoENS_8RegisterES3_'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='329' u='c' c='_ZN4llvm14CombinerHelper25applyCombineShuffleVectorERNS_12MachineInstrENS_8ArrayRefINS_8RegisterEEE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='677' u='c' c='_ZN4llvm14CombinerHelper22applySextTruncSextLoadERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/CombinerHelper.cpp' l='2193' u='c' c='_ZN4llvm14CombinerHelper20applyCombineI2PToP2IERNS_12MachineInstrERNS_8RegisterE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='338' u='c' c='_ZN4llvm12IRTranslator16translateCompareERKNS_4UserERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='341' u='c' c='_ZN4llvm12IRTranslator16translateCompareERKNS_4UserERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='1292' u='c' c='_ZN4llvm12IRTranslator13translateLoadERKNS_4UserERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='1336' u='c' c='_ZN4llvm12IRTranslator14translateStoreERKNS_4UserERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='1447' u='c' c='_ZN4llvm12IRTranslator13translateCopyERKNS_4UserERKNS_5ValueERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='1555' u='c' c='_ZN4llvm12IRTranslator22translateGetElementPtrERKNS_4UserERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='2080' u='c' c='_ZN4llvm12IRTranslator23translateKnownIntrinsicERKNS_8CallInstEjRNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='2094' u='c' c='_ZN4llvm12IRTranslator23translateKnownIntrinsicERKNS_8CallInstEjRNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='2124' u='c' c='_ZN4llvm12IRTranslator23translateKnownIntrinsicERKNS_8CallInstEjRNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='2248' u='c' c='_ZN4llvm12IRTranslator17translateCallBaseERKNS_8CallBaseERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='2537' u='c' c='_ZN4llvm12IRTranslator19translateLandingPadERKNS_4UserERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp' l='2545' u='c' c='_ZN4llvm12IRTranslator19translateLandingPadERKNS_4UserERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/InlineAsmLowering.cpp' l='269' u='c' c='_ZL17buildAnyextOrCopyN4llvm8RegisterES0_RNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/InlineAsmLowering.cpp' l='630' u='c' c='_ZNK4llvm17InlineAsmLowering14lowerInlineAsmERNS_16MachineIRBuilderERKNS_8CallBaseESt8functionIFNS_8ArrayRefINS_8RegisterEEERKNS_5ValueEEE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/InlineAsmLowering.cpp' l='634' u='c' c='_ZNK4llvm17InlineAsmLowering14lowerInlineAsmERNS_16MachineIRBuilderERKNS_8CallBaseESt8functionIFNS_8ArrayRefINS_8RegisterEEERKNS_5ValueEEE'/>
<use f='llvm/llvm/include/llvm/CodeGen/GlobalISel/LegalizationArtifactCombiner.h' l='491' u='c' c='_ZN4llvm28LegalizationArtifactCombiner21replaceRegOrBuildCopyENS_8RegisterES1_RNS_19MachineRegisterInfoERNS_16MachineIRBuilderERNS_15SmallVectorImplIS15584151'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='855' u='c' c='_ZN4llvm15LegalizerHelper12narrowScalarERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='4561' u='c' c='_ZN4llvm15LegalizerHelper19narrowScalarExtractERNS_12MachineInstrEjNS_3LLTE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='5729' u='c' c='_ZN4llvm15LegalizerHelper18lowerShuffleVectorERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='5778' u='c' c='_ZN4llvm15LegalizerHelper18lowerDynStackAllocERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='5793' u='c' c='_ZN4llvm15LegalizerHelper18lowerDynStackAllocERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='5794' u='c' c='_ZN4llvm15LegalizerHelper18lowerDynStackAllocERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='6195' u='c' c='_ZN4llvm15LegalizerHelper22lowerReadWriteRegisterERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp' l='6197' u='c' c='_ZN4llvm15LegalizerHelper22lowerReadWriteRegisterERNS_12MachineInstrE'/>
<def f='llvm/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp' l='238' ll='241' type='llvm::MachineInstrBuilder llvm::MachineIRBuilder::buildCopy(const llvm::DstOp &amp; Res, const llvm::SrcOp &amp; Op)'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/MachineIRBuilder.cpp' l='482' u='c' c='_ZN4llvm16MachineIRBuilder9buildCastERKNS_5DstOpERKNS_5SrcOpE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64CallLowering.cpp' l='75' u='c' c='_ZN12_GLOBAL__N_118IncomingArgHandler16assignValueToRegEN4llvm8RegisterES2_RNS1_11CCValAssignE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64CallLowering.cpp' l='80' u='c' c='_ZN12_GLOBAL__N_118IncomingArgHandler16assignValueToRegEN4llvm8RegisterES2_RNS1_11CCValAssignE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64CallLowering.cpp' l='156' u='c' c='_ZN12_GLOBAL__N_118OutgoingArgHandler15getStackAddressEmlRN4llvm18MachinePointerInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64CallLowering.cpp' l='170' u='c' c='_ZN12_GLOBAL__N_118OutgoingArgHandler16assignValueToRegEN4llvm8RegisterES2_RNS1_11CCValAssignE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64CallLowering.cpp' l='384' u='c' c='_ZNK4llvm19AArch64CallLowering11lowerReturnERNS_16MachineIRBuilderEPKNS_5ValueENS_8ArrayRefINS_8RegisterEEERNS_20FunctionLoweringInfoES7_'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64CallLowering.cpp' l='430' u='c' c='_ZL32handleMustTailForwardedRegistersRN4llvm16MachineIRBuilderEPFbjNS_3MVTES2_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateEE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64CallLowering.cpp' l='874' u='c' c='_ZNK4llvm19AArch64CallLowering13lowerTailCallERNS_16MachineIRBuilderERNS_12CallLowering16CallLoweringInfoERNS_15SmallVectorImplINS3_7ArgInfoEEE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64CallLowering.cpp' l='997' u='c' c='_ZNK4llvm19AArch64CallLowering9lowerCallERNS_16MachineIRBuilderERNS_12CallLowering16CallLoweringInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='893' u='c' c='_ZL10selectCopyRN4llvm12MachineInstrERKNS_15TargetInstrInfoERNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoERKNS_16RegisterBankInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='1940' u='c' c='_ZN12_GLOBAL__N_126AArch64InstructionSelector12preISelLowerERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='2389' u='c' c='_ZN12_GLOBAL__N_126AArch64InstructionSelector6selectERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='2399' u='c' c='_ZN12_GLOBAL__N_126AArch64InstructionSelector6selectERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='3279' u='c' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector20selectTLSGlobalValueERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='3288' u='c' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector20selectTLSGlobalValueERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='3570' u='c' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector16selectVectorICmpERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='4814' u='c' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector22tryOptConstantBuildVecERN4llvm12MachineInstrENS1_3LLTERNS1_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='4963' u='c' c='_ZN12_GLOBAL__N_126AArch64InstructionSelector15selectIntrinsicERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='4981' u='c' c='_ZN12_GLOBAL__N_126AArch64InstructionSelector15selectIntrinsicERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='5010' u='c' c='_ZN12_GLOBAL__N_126AArch64InstructionSelector15selectIntrinsicERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='5012' u='c' c='_ZN12_GLOBAL__N_126AArch64InstructionSelector15selectIntrinsicERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='5031' u='c' c='_ZN12_GLOBAL__N_126AArch64InstructionSelector15selectIntrinsicERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='5042' u='c' c='_ZN12_GLOBAL__N_126AArch64InstructionSelector15selectIntrinsicERN4llvm12MachineInstrERNS1_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='5795' u='c' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector18moveScalarRegClassEN4llvm8RegisterERKNS1_19TargetRegisterClassERNS1_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp' l='5950' u='c' c='_ZL15fixupPHIOpBanksRN4llvm12MachineInstrERNS_19MachineRegisterInfoERKNS_23AArch64RegisterBankInfoE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64PostLegalizerCombiner.cpp' l='226' u='c' c='_Z27matchAArch64MulConstCombineRN4llvm12MachineInstrERNS_19MachineRegisterInfoERSt8functionIFvRNS_16MachineIRBuilderENS_8RegisterEEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='83' u='c' c='_ZN12_GLOBAL__N_126AMDGPUOutgoingValueHandler16assignValueToRegEN4llvm8RegisterES2_RNS1_11CCValAssignE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='121' u='c' c='_ZN12_GLOBAL__N_124AMDGPUIncomingArgHandler16assignValueToRegEN4llvm8RegisterES2_RNS1_11CCValAssignE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='130' u='c' c='_ZN12_GLOBAL__N_124AMDGPUIncomingArgHandler16assignValueToRegEN4llvm8RegisterES2_RNS1_11CCValAssignE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='135' u='c' c='_ZN12_GLOBAL__N_124AMDGPUIncomingArgHandler16assignValueToRegEN4llvm8RegisterES2_RNS1_11CCValAssignE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='217' u='c' c='_ZN12_GLOBAL__N_124AMDGPUOutgoingArgHandler15getStackAddressEmlRN4llvm18MachinePointerInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='230' u='c' c='_ZN12_GLOBAL__N_124AMDGPUOutgoingArgHandler16assignValueToRegEN4llvm8RegisterES2_RNS1_11CCValAssignE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='561' u='c' c='_ZNK4llvm18AMDGPUCallLowering11lowerReturnERNS_16MachineIRBuilderEPKNS_5ValueENS_8ArrayRefINS_8RegisterEEERNS_20FunctionLoweringInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='639' u='c' c='_ZL20allocateHSAUserSGPRsRN4llvm7CCStateERNS_16MachineIRBuilderERNS_15MachineFunctionERKNS_14SIRegisterInfoERNS_21SIMachineFunctionInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='879' u='c' c='_ZNK4llvm18AMDGPUCallLowering20lowerFormalArgumentsERNS_16MachineIRBuilderERKNS_8FunctionENS_8ArrayRefINS6_INS_8RegisterEEEEERNS_20FunctionLoweringInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='1316' u='c' c='_ZNK4llvm18AMDGPUCallLowering9lowerCallERNS_16MachineIRBuilderERNS_12CallLowering16CallLoweringInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='1318' u='c' c='_ZNK4llvm18AMDGPUCallLowering9lowerCallERNS_16MachineIRBuilderERNS_12CallLowering16CallLoweringInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='1323' u='c' c='_ZNK4llvm18AMDGPUCallLowering9lowerCallERNS_16MachineIRBuilderERNS_12CallLowering16CallLoweringInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='2716' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo14loadInputValueENS_8RegisterERNS_16MachineIRBuilderEPKNS_13ArgDescriptorEPKNS_19TargetRegisterClassENS_3LLTE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp' l='4520' u='c' c='_ZNK4llvm19AMDGPULegalizerInfo21legalizeTrapIntrinsicERNS_12MachineInstrERNS_19MachineRegisterInfoERNS_16MachineIRBuilderE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='861' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo22executeInWaterfallLoopERNS_16MachineIRBuilderENS_14iterator_rangeINS_26MachineInstrBundleIteratorINS_12MachineInstr2120113'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='1109' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo28constrainOpWithReadfirstlaneERNS_12MachineInstrERNS_19MachineRegisterInfoEj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='1267' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo25applyMappingDynStackAllocERNS_12MachineInstrERKNS_16RegisterBankInfo14OperandsMapperERNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='1394' u='c' c='_ZL16setBufferOffsetsRN4llvm16MachineIRBuilderERKNS_22AMDGPURegisterBankInfoENS_8RegisterERS5_S6_RlNS_5AlignE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='1914' u='c' c='_ZL21extendLow32IntoHigh32RN4llvm16MachineIRBuilderENS_8RegisterES2_jRKNS_12RegisterBankEb'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='1963' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo25foldExtractEltToCmpSelectERNS_12MachineInstrERNS_19MachineRegisterInfoERKNS_16RegisterBankInfo14OperandsMapperE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='1999' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo25foldExtractEltToCmpSelectERNS_12MachineInstrERNS_19MachineRegisterInfoERKNS_16RegisterBankInfo14OperandsMapperE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='2048' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo24foldInsertEltToCmpSelectERNS_12MachineInstrERNS_19MachineRegisterInfoERKNS_16RegisterBankInfo14OperandsMapperE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='2129' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo16applyMappingImplERKNS_16RegisterBankInfo14OperandsMapperE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='2480' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo16applyMappingImplERKNS_16RegisterBankInfo14OperandsMapperE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp' l='2489' u='c' c='_ZNK4llvm22AMDGPURegisterBankInfo16applyMappingImplERKNS_16RegisterBankInfo14OperandsMapperE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMCallLowering.cpp' l='101' u='c' c='_ZN12_GLOBAL__N_123ARMOutgoingValueHandler15getStackAddressEmlRN4llvm18MachinePointerInfoE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMCallLowering.cpp' l='120' u='c' c='_ZN12_GLOBAL__N_123ARMOutgoingValueHandler16assignValueToRegEN4llvm8RegisterES2_RNS1_11CCValAssignE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMCallLowering.cpp' l='346' u='c' c='_ZN12_GLOBAL__N_123ARMIncomingValueHandler16assignValueToRegEN4llvm8RegisterES2_RNS1_11CCValAssignE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMCallLowering.cpp' l='353' u='c' c='_ZN12_GLOBAL__N_123ARMIncomingValueHandler16assignValueToRegEN4llvm8RegisterES2_RNS1_11CCValAssignE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsCallLowering.cpp' l='146' u='c' c='_ZN12_GLOBAL__N_124MipsIncomingValueHandler16assignValueToRegEN4llvm8RegisterERKNS1_11CCValAssignERKNS1_3EVTE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsCallLowering.cpp' l='147' u='c' c='_ZN12_GLOBAL__N_124MipsIncomingValueHandler16assignValueToRegEN4llvm8RegisterERKNS1_11CCValAssignERKNS1_3EVTE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsCallLowering.cpp' l='152' u='c' c='_ZN12_GLOBAL__N_124MipsIncomingValueHandler16assignValueToRegEN4llvm8RegisterERKNS1_11CCValAssignERKNS1_3EVTE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsCallLowering.cpp' l='159' u='c' c='_ZN12_GLOBAL__N_124MipsIncomingValueHandler16assignValueToRegEN4llvm8RegisterERKNS1_11CCValAssignERKNS1_3EVTE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsCallLowering.cpp' l='164' u='c' c='_ZN12_GLOBAL__N_124MipsIncomingValueHandler16assignValueToRegEN4llvm8RegisterERKNS1_11CCValAssignERKNS1_3EVTE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsCallLowering.cpp' l='247' u='c' c='_ZN12_GLOBAL__N_124MipsOutgoingValueHandler16assignValueToRegEN4llvm8RegisterERKNS1_11CCValAssignERKNS1_3EVTE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsCallLowering.cpp' l='248' u='c' c='_ZN12_GLOBAL__N_124MipsOutgoingValueHandler16assignValueToRegEN4llvm8RegisterERKNS1_11CCValAssignERKNS1_3EVTE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsCallLowering.cpp' l='250' u='c' c='_ZN12_GLOBAL__N_124MipsOutgoingValueHandler16assignValueToRegEN4llvm8RegisterERKNS1_11CCValAssignERKNS1_3EVTE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsCallLowering.cpp' l='253' u='c' c='_ZN12_GLOBAL__N_124MipsOutgoingValueHandler16assignValueToRegEN4llvm8RegisterERKNS1_11CCValAssignERKNS1_3EVTE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsCallLowering.cpp' l='265' u='c' c='_ZN12_GLOBAL__N_124MipsOutgoingValueHandler15getStackAddressERKN4llvm11CCValAssignERPNS1_17MachineMemOperandE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsCallLowering.cpp' l='486' u='c' c='_ZNK4llvm16MipsCallLowering20lowerFormalArgumentsERNS_16MachineIRBuilderERKNS_8FunctionENS_8ArrayRefINS6_INS_8RegisterEEEEERNS_20FunctionLoweringInfoE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsCallLowering.cpp' l='596' u='c' c='_ZNK4llvm16MipsCallLowering9lowerCallERNS_16MachineIRBuilderERNS_12CallLowering16CallLoweringInfoE'/>
<use f='llvm/llvm/lib/Target/X86/X86CallLowering.cpp' l='111' u='c' c='_ZN12_GLOBAL__N_123X86OutgoingValueHandler15getStackAddressEmlRN4llvm18MachinePointerInfoE'/>
<use f='llvm/llvm/lib/Target/X86/X86CallLowering.cpp' l='144' u='c' c='_ZN12_GLOBAL__N_123X86OutgoingValueHandler16assignValueToRegEN4llvm8RegisterES2_RNS1_11CCValAssignE'/>
<use f='llvm/llvm/lib/Target/X86/X86CallLowering.cpp' l='272' u='c' c='_ZN12_GLOBAL__N_123X86IncomingValueHandler16assignValueToRegEN4llvm8RegisterES2_RNS1_11CCValAssignE'/>
<use f='llvm/llvm/lib/Target/X86/X86CallLowering.cpp' l='277' u='c' c='_ZN12_GLOBAL__N_123X86IncomingValueHandler16assignValueToRegEN4llvm8RegisterES2_RNS1_11CCValAssignE'/>
<use f='llvm/llvm/lib/Target/X86/X86CallLowering.cpp' l='283' u='c' c='_ZN12_GLOBAL__N_123X86IncomingValueHandler16assignValueToRegEN4llvm8RegisterES2_RNS1_11CCValAssignE'/>
