# Bufferless Deflection design

This repo has the bufferless CHIPPER architecture verilog modelling that I have coded, while doing my research, funded by KSCSTE.
The repo also has some of the existing encoding/decoding schemes that are implemented in Verilog HDL as well.