-- take in clk, clk_baud, car_sensor, and global_reset 
-- output tx, 

LIBRARY ieee;
USE ieee.std_logic_1164.ALL;


entity traffic_light_tx is
port(
	clk, clk_baud, car_sensor, global_reset : in std_logic;
	tx : out std_logic);
end mux4;

architecture rtl of mux4 is

-- conmponents
--none

-- wires
--none

begin
	out0 <= (in0 and not sel1 and not sel0) or (in1 and not sel1 and sel0) or (in2 and sel1 and not sel0) or (in3 and sel1 and sel0);
end rtl;