Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Jan 12 10:35:25 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_td_fused_axi_in/post_route_timing.rpt
| Design       : td_fused_top_td_fused_axi_in
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
indvar_flatten_reg_196_reg[0]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram1_reg_0_3_12_15/RAMA/WADR0
                                                              6.481         
indvar_flatten_reg_196_reg[0]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram1_reg_0_3_12_15/RAMA_D1/WADR0
                                                              6.481         
indvar_flatten_reg_196_reg[0]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram1_reg_0_3_12_15/RAMB/WADR0
                                                              6.481         
indvar_flatten_reg_196_reg[0]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram1_reg_0_3_12_15/RAMB_D1/WADR0
                                                              6.481         
indvar_flatten_reg_196_reg[0]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram1_reg_0_3_12_15/RAMC/WADR0
                                                              6.481         
indvar_flatten_reg_196_reg[0]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram1_reg_0_3_12_15/RAMC_D1/WADR0
                                                              6.481         
indvar_flatten_reg_196_reg[0]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram1_reg_0_3_12_15/RAMD/ADR0
                                                              6.481         
indvar_flatten_reg_196_reg[0]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram1_reg_0_3_12_15/RAMD_D1/ADR0
                                                              6.481         
indvar_flatten_reg_196_reg[0]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram2_reg_0_3_6_11/RAMA/WADR0
                                                              6.487         
indvar_flatten_reg_196_reg[0]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram2_reg_0_3_6_11/RAMA_D1/WADR0
                                                              6.487         
indvar_flatten_reg_196_reg[0]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram2_reg_0_3_6_11/RAMB/WADR0
                                                              6.487         
indvar_flatten_reg_196_reg[0]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram2_reg_0_3_6_11/RAMB_D1/WADR0
                                                              6.487         
indvar_flatten_reg_196_reg[0]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram2_reg_0_3_6_11/RAMC/WADR0
                                                              6.487         
indvar_flatten_reg_196_reg[0]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram2_reg_0_3_6_11/RAMC_D1/WADR0
                                                              6.487         
indvar_flatten_reg_196_reg[0]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram2_reg_0_3_6_11/RAMD/ADR0
                                                              6.487         
indvar_flatten_reg_196_reg[0]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram2_reg_0_3_6_11/RAMD_D1/ADR0
                                                              6.487         
indvar_flatten_reg_196_reg[0]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram2_reg_0_3_12_15/RAMA/WADR0
                                                              6.577         
indvar_flatten_reg_196_reg[0]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram2_reg_0_3_12_15/RAMA_D1/WADR0
                                                              6.577         
indvar_flatten_reg_196_reg[0]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram2_reg_0_3_12_15/RAMB/WADR0
                                                              6.577         
indvar_flatten_reg_196_reg[0]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram2_reg_0_3_12_15/RAMB_D1/WADR0
                                                              6.577         
indvar_flatten_reg_196_reg[0]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram2_reg_0_3_12_15/RAMC/WADR0
                                                              6.577         
indvar_flatten_reg_196_reg[0]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram2_reg_0_3_12_15/RAMC_D1/WADR0
                                                              6.577         
indvar_flatten_reg_196_reg[0]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram2_reg_0_3_12_15/RAMD/ADR0
                                                              6.577         
indvar_flatten_reg_196_reg[0]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram2_reg_0_3_12_15/RAMD_D1/ADR0
                                                              6.577         
indvar_flatten_reg_196_reg[0]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram3_reg_0_3_6_11/RAMA/WADR0
                                                              6.586         
indvar_flatten_reg_196_reg[0]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram3_reg_0_3_6_11/RAMA_D1/WADR0
                                                              6.586         
indvar_flatten_reg_196_reg[0]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram3_reg_0_3_6_11/RAMB/WADR0
                                                              6.586         
indvar_flatten_reg_196_reg[0]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram3_reg_0_3_6_11/RAMB_D1/WADR0
                                                              6.586         
indvar_flatten_reg_196_reg[0]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram3_reg_0_3_6_11/RAMC/WADR0
                                                              6.586         
indvar_flatten_reg_196_reg[0]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram3_reg_0_3_6_11/RAMC_D1/WADR0
                                                              6.586         
indvar_flatten_reg_196_reg[0]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram3_reg_0_3_6_11/RAMD/ADR0
                                                              6.586         
indvar_flatten_reg_196_reg[0]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram3_reg_0_3_6_11/RAMD_D1/ADR0
                                                              6.586         
indvar_flatten_reg_196_reg[0]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram3_reg_0_3_12_15/RAMA/WADR0
                                                              6.693         
indvar_flatten_reg_196_reg[0]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram3_reg_0_3_12_15/RAMA_D1/WADR0
                                                              6.693         
indvar_flatten_reg_196_reg[0]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram3_reg_0_3_12_15/RAMB/WADR0
                                                              6.693         
indvar_flatten_reg_196_reg[0]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram3_reg_0_3_12_15/RAMB_D1/WADR0
                                                              6.693         
indvar_flatten_reg_196_reg[0]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram3_reg_0_3_12_15/RAMC/WADR0
                                                              6.693         
indvar_flatten_reg_196_reg[0]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram3_reg_0_3_12_15/RAMC_D1/WADR0
                                                              6.693         
indvar_flatten_reg_196_reg[0]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram3_reg_0_3_12_15/RAMD/ADR0
                                                              6.693         
indvar_flatten_reg_196_reg[0]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram3_reg_0_3_12_15/RAMD_D1/ADR0
                                                              6.693         
indvar_flatten_reg_196_reg[0]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram0_reg_0_3_12_15/RAMA/WADR0
                                                              6.718         
indvar_flatten_reg_196_reg[0]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram0_reg_0_3_12_15/RAMA_D1/WADR0
                                                              6.718         
indvar_flatten_reg_196_reg[0]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram0_reg_0_3_12_15/RAMB/WADR0
                                                              6.718         
indvar_flatten_reg_196_reg[0]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram0_reg_0_3_12_15/RAMB_D1/WADR0
                                                              6.718         
indvar_flatten_reg_196_reg[0]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram0_reg_0_3_12_15/RAMC/WADR0
                                                              6.718         
indvar_flatten_reg_196_reg[0]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram0_reg_0_3_12_15/RAMC_D1/WADR0
                                                              6.718         
indvar_flatten_reg_196_reg[0]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram0_reg_0_3_12_15/RAMD/ADR0
                                                              6.718         
indvar_flatten_reg_196_reg[0]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram0_reg_0_3_12_15/RAMD_D1/ADR0
                                                              6.718         
ap_enable_reg_pp0_iter3_reg/C  select_ln22_1_reg_517_reg[5]/D 6.735         
ap_enable_reg_pp0_iter3_reg/C  select_ln22_1_reg_517_reg[1]/CE
                                                              6.737         
ap_enable_reg_pp0_iter3_reg/C  select_ln22_1_reg_517_reg[2]/CE
                                                              6.737         
ap_enable_reg_pp0_iter3_reg/C  select_ln22_1_reg_517_reg[3]/CE
                                                              6.737         
ap_enable_reg_pp0_iter3_reg/C  select_ln22_1_reg_517_reg[4]/CE
                                                              6.737         
ap_enable_reg_pp0_iter3_reg/C  select_ln22_1_reg_517_reg[5]/CE
                                                              6.737         
indvar_flatten_reg_196_reg[0]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram3_reg_0_3_0_5/RAMA/WADR0
                                                              6.817         
indvar_flatten_reg_196_reg[0]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram3_reg_0_3_0_5/RAMA_D1/WADR0
                                                              6.817         
indvar_flatten_reg_196_reg[0]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram3_reg_0_3_0_5/RAMB/WADR0
                                                              6.817         
indvar_flatten_reg_196_reg[0]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram3_reg_0_3_0_5/RAMB_D1/WADR0
                                                              6.817         
indvar_flatten_reg_196_reg[0]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram3_reg_0_3_0_5/RAMC/WADR0
                                                              6.817         
indvar_flatten_reg_196_reg[0]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram3_reg_0_3_0_5/RAMC_D1/WADR0
                                                              6.817         
indvar_flatten_reg_196_reg[0]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram3_reg_0_3_0_5/RAMD/ADR0
                                                              6.817         
indvar_flatten_reg_196_reg[0]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram3_reg_0_3_0_5/RAMD_D1/ADR0
                                                              6.817         
indvar_flatten16_reg_185_reg[10]/C
                               indvar_flatten16_reg_185_reg[4]/R
                                                              6.846         
indvar_flatten16_reg_185_reg[10]/C
                               indvar_flatten16_reg_185_reg[5]/R
                                                              6.846         
indvar_flatten16_reg_185_reg[10]/C
                               indvar_flatten16_reg_185_reg[6]/R
                                                              6.846         
indvar_flatten16_reg_185_reg[10]/C
                               indvar_flatten16_reg_185_reg[7]/R
                                                              6.846         
indvar_flatten_reg_196_reg[5]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram1_reg_0_3_12_15/RAMA/WADR1
                                                              6.850         
indvar_flatten_reg_196_reg[5]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram1_reg_0_3_12_15/RAMA_D1/WADR1
                                                              6.850         
indvar_flatten_reg_196_reg[5]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram1_reg_0_3_12_15/RAMB/WADR1
                                                              6.850         
indvar_flatten_reg_196_reg[5]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram1_reg_0_3_12_15/RAMB_D1/WADR1
                                                              6.850         
indvar_flatten_reg_196_reg[5]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram1_reg_0_3_12_15/RAMC/WADR1
                                                              6.850         
indvar_flatten_reg_196_reg[5]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram1_reg_0_3_12_15/RAMC_D1/WADR1
                                                              6.850         
indvar_flatten_reg_196_reg[5]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram1_reg_0_3_12_15/RAMD/ADR1
                                                              6.850         
indvar_flatten_reg_196_reg[5]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram1_reg_0_3_12_15/RAMD_D1/ADR1
                                                              6.850         
indvar_flatten16_reg_185_reg[10]/C
                               ch_reg_207_reg[0]/R            6.850         
indvar_flatten16_reg_185_reg[10]/C
                               ch_reg_207_reg[1]/R            6.850         
indvar_flatten16_reg_185_reg[10]/C
                               indvar_flatten_reg_196_reg[9]/R
                                                              6.850         
ap_enable_reg_pp0_iter3_reg/C  select_ln22_1_reg_517_reg[7]/CE
                                                              6.902         
indvar_flatten16_reg_185_reg[10]/C
                               indvar_flatten16_reg_185_reg[0]/R
                                                              6.931         
indvar_flatten16_reg_185_reg[10]/C
                               indvar_flatten16_reg_185_reg[1]/R
                                                              6.931         
indvar_flatten16_reg_185_reg[10]/C
                               indvar_flatten16_reg_185_reg[2]/R
                                                              6.931         
indvar_flatten16_reg_185_reg[10]/C
                               indvar_flatten16_reg_185_reg[3]/R
                                                              6.931         
indvar_flatten16_reg_185_reg[10]/C
                               indvar_flatten16_reg_185_reg[10]/R
                                                              6.942         
indvar_flatten16_reg_185_reg[10]/C
                               indvar_flatten16_reg_185_reg[11]/R
                                                              6.942         
indvar_flatten16_reg_185_reg[10]/C
                               indvar_flatten16_reg_185_reg[8]/R
                                                              6.942         
indvar_flatten16_reg_185_reg[10]/C
                               indvar_flatten16_reg_185_reg[9]/R
                                                              6.942         
indvar_flatten_reg_196_reg[0]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram1_reg_0_3_0_5/RAMA/WADR0
                                                              6.942         
indvar_flatten_reg_196_reg[0]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram1_reg_0_3_0_5/RAMA_D1/WADR0
                                                              6.942         
indvar_flatten_reg_196_reg[0]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram1_reg_0_3_0_5/RAMB/WADR0
                                                              6.942         
indvar_flatten_reg_196_reg[0]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram1_reg_0_3_0_5/RAMB_D1/WADR0
                                                              6.942         
indvar_flatten_reg_196_reg[0]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram1_reg_0_3_0_5/RAMC/WADR0
                                                              6.942         
indvar_flatten_reg_196_reg[0]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram1_reg_0_3_0_5/RAMC_D1/WADR0
                                                              6.942         
indvar_flatten_reg_196_reg[0]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram1_reg_0_3_0_5/RAMD/ADR0
                                                              6.942         
indvar_flatten_reg_196_reg[0]/C
                               p_U/td_fused_top_td_fused_axi_in_p_ram_U/ram1_reg_0_3_0_5/RAMD_D1/ADR0
                                                              6.942         
ap_enable_reg_pp0_iter3_reg/C  select_ln22_1_reg_517_reg[6]/D 6.949         
indvar_flatten16_reg_185_reg[10]/C
                               indvar_flatten_reg_196_reg[5]/R
                                                              6.950         
indvar_flatten16_reg_185_reg[10]/C
                               indvar_flatten_reg_196_reg[6]/R
                                                              6.950         
indvar_flatten16_reg_185_reg[10]/C
                               indvar_flatten_reg_196_reg[7]/R
                                                              6.950         
indvar_flatten16_reg_185_reg[10]/C
                               indvar_flatten_reg_196_reg[8]/R
                                                              6.950         
indvar_flatten16_reg_185_reg[10]/C
                               indvar_flatten16_reg_185_reg[12]/R
                                                              6.952         



