# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do lab8_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Copying C:/Apps/intelFPGA_lite/21.1/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+Z:/ELEN_21L/lab8 {Z:/ELEN_21L/lab8/lab8.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:56:06 on May 31,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+Z:/ELEN_21L/lab8" Z:/ELEN_21L/lab8/lab8.v 
# -- Compiling module lab8
# 
# Top level modules:
# 	lab8
# End time: 15:56:07 on May 31,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+Z:/ELEN_21L/lab8 {Z:/ELEN_21L/lab8/tb.v}
# Questa Intel Starter FPGA Edition-64 vlog 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 15:56:07 on May 31,2023
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+Z:/ELEN_21L/lab8" Z:/ELEN_21L/lab8/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 15:56:07 on May 31,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 15:56:07 on May 31,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "lab8(fast)".
# Loading work.tb(fast)
# Loading work.lab8(fast)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : Z:/ELEN_21L/lab8/tb.v(55)
#    Time: 300 ps  Iteration: 0  Instance: /tb
# 1
# Break in Module tb at Z:/ELEN_21L/lab8/tb.v line 55
# End time: 15:56:41 on May 31,2023, Elapsed time: 0:00:34
# Errors: 0, Warnings: 0
