INFO-FLOW: Workspace C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6 opened at Thu May 02 15:38:44 +0200 2024
Execute     config_clock -quiet -name default -period 20 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 0.527 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute               source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute               source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute                 source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute               source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.611 sec.
Execute     ap_part_info -data single -name xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data resources 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.771 sec.
Execute   set_part xc7z020-clg400-1 
Execute     ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute       get_default_platform 
Execute       license_isbetapart xc7z020 
Command       license_isbetapart done; error code: 1; 
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute       open_platform DefaultPlatform 
Execute       import_lib C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute             source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute             source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute               source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute             source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     get_default_platform 
Execute   create_clock -period 20 -name default 
Execute     config_clock -quiet -name default -period 20 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 20ns.
Execute   config_export -format ip_catalog -rtl verilog 
Execute   source ./cnn_ap_type/W12_6/directives.tcl 
Execute     set_directive_interface -mode s_axilite -bundle CRTL_BUS cnn 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
Execute     set_directive_interface -mode bram cnn cnn_input 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
Execute     set_directive_interface -mode bram cnn prediction_output 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredprediction_output 
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_type/max_pool_2.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling cnn_ap_type/max_pool_2.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted cnn_ap_type/max_pool_2.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx2019/Vivado/2019.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "cnn_ap_type/max_pool_2.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/max_pool_2.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -fno-exceptions -D__llvm__ -E cnn_ap_type/max_pool_2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/max_pool_2.pp.0.cpp
Command       clang done; 1.331 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/max_pool_2.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/max_pool_2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.574 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/max_pool_2.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx2019/Vivado/2019.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/max_pool_2.pp.0.cpp"  -o "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/max_pool_2.pp.0.cpp -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/useless.bc
Command       clang done; 1.373 sec.
INFO-FLOW: Done: GCC PP time: 3.3 seconds per iteration
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredprediction_output 
Execute       source C:/Xilinx2019/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx2019/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx2019/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredprediction_output 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/max_pool_2.pp.0.cpp std=gnu++98 -directive=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/max_pool_2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.483 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/max_pool_2.pp.0.cpp std=gnu++98 -directive=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/max_pool_2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.482 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/xilinx-dataflow-lawyer.max_pool_2.pp.0.cpp.diag.yml C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/max_pool_2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/xilinx-dataflow-lawyer.max_pool_2.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/xilinx-dataflow-lawyer.max_pool_2.pp.0.cpp.err.log 
Command       ap_eval done; 0.331 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/max_pool_2.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/tidy-3.1.max_pool_2.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/max_pool_2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/tidy-3.1.max_pool_2.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/tidy-3.1.max_pool_2.pp.0.cpp.err.log 
Command         ap_eval done; 0.923 sec.
Execute         source C:/Xilinx2019/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute           source C:/Xilinx2019/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute         ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/max_pool_2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/xilinx-legacy-rewriter.max_pool_2.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/xilinx-legacy-rewriter.max_pool_2.pp.0.cpp.err.log 
Command         ap_eval done; 0.32 sec.
Command       tidy_31 done; 1.272 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 2.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/max_pool_2.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/max_pool_2.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.588 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/max_pool_2.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/max_pool_2.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/max_pool_2.bc" 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/max_pool_2.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/max_pool_2.bc
Command       clang done; 1.362 sec.
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_type/max_pool_1.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling cnn_ap_type/max_pool_1.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted cnn_ap_type/max_pool_1.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx2019/Vivado/2019.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "cnn_ap_type/max_pool_1.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/max_pool_1.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -fno-exceptions -D__llvm__ -E cnn_ap_type/max_pool_1.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/max_pool_1.pp.0.cpp
Command       clang done; 1.099 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/max_pool_1.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/max_pool_1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.501 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/max_pool_1.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx2019/Vivado/2019.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/max_pool_1.pp.0.cpp"  -o "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/max_pool_1.pp.0.cpp -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/useless.bc
Command       clang done; 1.297 sec.
INFO-FLOW: Done: GCC PP time: 2.9 seconds per iteration
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredprediction_output 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredprediction_output 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/max_pool_1.pp.0.cpp std=gnu++98 -directive=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/max_pool_1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.479 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/max_pool_1.pp.0.cpp std=gnu++98 -directive=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/max_pool_1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.484 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/xilinx-dataflow-lawyer.max_pool_1.pp.0.cpp.diag.yml C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/max_pool_1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/xilinx-dataflow-lawyer.max_pool_1.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/xilinx-dataflow-lawyer.max_pool_1.pp.0.cpp.err.log 
Command       ap_eval done; 0.273 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/max_pool_1.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/tidy-3.1.max_pool_1.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/max_pool_1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/tidy-3.1.max_pool_1.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/tidy-3.1.max_pool_1.pp.0.cpp.err.log 
Command         ap_eval done; 0.916 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/max_pool_1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/xilinx-legacy-rewriter.max_pool_1.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/xilinx-legacy-rewriter.max_pool_1.pp.0.cpp.err.log 
Command         ap_eval done; 0.281 sec.
Command       tidy_31 done; 1.206 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/max_pool_1.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/max_pool_1.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.569 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/max_pool_1.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/max_pool_1.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/max_pool_1.bc" 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/max_pool_1.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/max_pool_1.bc
Command       clang done; 1.335 sec.
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_type/flat.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling cnn_ap_type/flat.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted cnn_ap_type/flat.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx2019/Vivado/2019.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "cnn_ap_type/flat.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/flat.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -fno-exceptions -D__llvm__ -E cnn_ap_type/flat.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/flat.pp.0.cpp
Command       clang done; 1.099 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/flat.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/flat.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.411 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/flat.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx2019/Vivado/2019.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/flat.pp.0.cpp"  -o "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/flat.pp.0.cpp -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/useless.bc
Command       clang done; 1.293 sec.
INFO-FLOW: Done: GCC PP time: 2.8 seconds per iteration
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredprediction_output 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredprediction_output 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/flat.pp.0.cpp std=gnu++98 -directive=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/flat.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.388 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/flat.pp.0.cpp std=gnu++98 -directive=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/flat.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.393 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/xilinx-dataflow-lawyer.flat.pp.0.cpp.diag.yml C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/flat.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/xilinx-dataflow-lawyer.flat.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/xilinx-dataflow-lawyer.flat.pp.0.cpp.err.log 
Command       ap_eval done; 0.225 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/flat.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/tidy-3.1.flat.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/flat.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/tidy-3.1.flat.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/tidy-3.1.flat.pp.0.cpp.err.log 
Command         ap_eval done; 0.808 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/flat.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/xilinx-legacy-rewriter.flat.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/xilinx-legacy-rewriter.flat.pp.0.cpp.err.log 
Command         ap_eval done; 0.226 sec.
Command       tidy_31 done; 1.043 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 1.7 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/flat.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/flat.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.453 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/flat.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/flat.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/flat.bc" 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/flat.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/flat.bc
Command       clang done; 1.313 sec.
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_type/dense_out.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling cnn_ap_type/dense_out.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted cnn_ap_type/dense_out.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx2019/Vivado/2019.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "cnn_ap_type/dense_out.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/dense_out.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -fno-exceptions -D__llvm__ -E cnn_ap_type/dense_out.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/dense_out.pp.0.cpp
Command       clang done; 1.196 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/dense_out.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/dense_out.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 3.752 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/dense_out.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx2019/Vivado/2019.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/dense_out.pp.0.cpp"  -o "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/dense_out.pp.0.cpp -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/useless.bc
Command       clang done; 3.238 sec.
INFO-FLOW: Done: GCC PP time: 8.2 seconds per iteration
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredprediction_output 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredprediction_output 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/dense_out.pp.0.cpp std=gnu++98 -directive=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/dense_out.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 3.412 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/dense_out.pp.0.cpp std=gnu++98 -directive=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/dense_out.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 3.498 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/xilinx-dataflow-lawyer.dense_out.pp.0.cpp.diag.yml C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/dense_out.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/xilinx-dataflow-lawyer.dense_out.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/xilinx-dataflow-lawyer.dense_out.pp.0.cpp.err.log 
Command       ap_eval done; 1.889 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/dense_out.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/tidy-3.1.dense_out.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/dense_out.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/tidy-3.1.dense_out.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/tidy-3.1.dense_out.pp.0.cpp.err.log 
Command         ap_eval done; 4.849 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/dense_out.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/xilinx-legacy-rewriter.dense_out.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/xilinx-legacy-rewriter.dense_out.pp.0.cpp.err.log 
Command         ap_eval done; 1.919 sec.
Command       tidy_31 done; 6.818 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 12.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/dense_out.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/dense_out.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 4.34 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/dense_out.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/dense_out.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/dense_out.bc" 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/dense_out.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/dense_out.bc
Command       clang done; 3.755 sec.
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_type/dense_2.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling cnn_ap_type/dense_2.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted cnn_ap_type/dense_2.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx2019/Vivado/2019.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "cnn_ap_type/dense_2.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/dense_2.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -fno-exceptions -D__llvm__ -E cnn_ap_type/dense_2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/dense_2.pp.0.cpp
Command       clang done; 1.101 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/dense_2.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/dense_2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.755 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/dense_2.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx2019/Vivado/2019.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/dense_2.pp.0.cpp"  -o "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/dense_2.pp.0.cpp -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/useless.bc
Command       clang done; 1.395 sec.
INFO-FLOW: Done: GCC PP time: 3.3 seconds per iteration
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredprediction_output 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredprediction_output 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/dense_2.pp.0.cpp std=gnu++98 -directive=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/dense_2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.722 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/dense_2.pp.0.cpp std=gnu++98 -directive=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/dense_2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.723 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/xilinx-dataflow-lawyer.dense_2.pp.0.cpp.diag.yml C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/dense_2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/xilinx-dataflow-lawyer.dense_2.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/xilinx-dataflow-lawyer.dense_2.pp.0.cpp.err.log 
Command       ap_eval done; 0.411 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/dense_2.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/tidy-3.1.dense_2.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/dense_2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/tidy-3.1.dense_2.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/tidy-3.1.dense_2.pp.0.cpp.err.log 
Command         ap_eval done; 1.177 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/dense_2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/xilinx-legacy-rewriter.dense_2.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/xilinx-legacy-rewriter.dense_2.pp.0.cpp.err.log 
Command         ap_eval done; 0.404 sec.
Command       tidy_31 done; 1.591 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 2.7 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/dense_2.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/dense_2.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.919 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/dense_2.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/dense_2.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/dense_2.bc" 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/dense_2.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/dense_2.bc
Command       clang done; 1.432 sec.
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_type/dense_1.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling cnn_ap_type/dense_1.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted cnn_ap_type/dense_1.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx2019/Vivado/2019.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "cnn_ap_type/dense_1.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/dense_1.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -fno-exceptions -D__llvm__ -E cnn_ap_type/dense_1.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/dense_1.pp.0.cpp
Command       clang done; 1.1 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/dense_1.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/dense_1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.388 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/dense_1.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx2019/Vivado/2019.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/dense_1.pp.0.cpp"  -o "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/dense_1.pp.0.cpp -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/useless.bc
Command       clang done; 2.073 sec.
INFO-FLOW: Done: GCC PP time: 5.6 seconds per iteration
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredprediction_output 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredprediction_output 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/dense_1.pp.0.cpp std=gnu++98 -directive=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/dense_1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.326 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/dense_1.pp.0.cpp std=gnu++98 -directive=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/dense_1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.324 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/xilinx-dataflow-lawyer.dense_1.pp.0.cpp.diag.yml C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/dense_1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/xilinx-dataflow-lawyer.dense_1.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/xilinx-dataflow-lawyer.dense_1.pp.0.cpp.err.log 
Command       ap_eval done; 1.24 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/dense_1.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/tidy-3.1.dense_1.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/dense_1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/tidy-3.1.dense_1.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/tidy-3.1.dense_1.pp.0.cpp.err.log 
Command         ap_eval done; 2.897 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/dense_1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/xilinx-legacy-rewriter.dense_1.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/xilinx-legacy-rewriter.dense_1.pp.0.cpp.err.log 
Command         ap_eval done; 1.238 sec.
Command       tidy_31 done; 4.145 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 7.7 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/dense_1.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/dense_1.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 2.784 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/dense_1.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/dense_1.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/dense_1.bc" 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/dense_1.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/dense_1.bc
Command       clang done; 2.122 sec.
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_type/conv_2.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling cnn_ap_type/conv_2.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted cnn_ap_type/conv_2.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx2019/Vivado/2019.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "cnn_ap_type/conv_2.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/conv_2.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -fno-exceptions -D__llvm__ -E cnn_ap_type/conv_2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/conv_2.pp.0.cpp
Command       clang done; 1.088 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/conv_2.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/conv_2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.692 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/conv_2.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx2019/Vivado/2019.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/conv_2.pp.0.cpp"  -o "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/conv_2.pp.0.cpp -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/useless.bc
Command       clang done; 1.342 sec.
INFO-FLOW: Done: GCC PP time: 3.1 seconds per iteration
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredprediction_output 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredprediction_output 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/conv_2.pp.0.cpp std=gnu++98 -directive=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/conv_2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.653 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/conv_2.pp.0.cpp std=gnu++98 -directive=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/conv_2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.652 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/xilinx-dataflow-lawyer.conv_2.pp.0.cpp.diag.yml C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/conv_2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/xilinx-dataflow-lawyer.conv_2.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/xilinx-dataflow-lawyer.conv_2.pp.0.cpp.err.log 
Command       ap_eval done; 0.382 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/conv_2.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/tidy-3.1.conv_2.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/conv_2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/tidy-3.1.conv_2.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/tidy-3.1.conv_2.pp.0.cpp.err.log 
Command         ap_eval done; 1.109 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/conv_2.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/xilinx-legacy-rewriter.conv_2.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/xilinx-legacy-rewriter.conv_2.pp.0.cpp.err.log 
Command         ap_eval done; 0.368 sec.
Command       tidy_31 done; 1.487 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 2.5 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/conv_2.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/conv_2.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.829 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/conv_2.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/conv_2.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/conv_2.bc" 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/conv_2.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/conv_2.bc
Command       clang done; 1.415 sec.
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_type/conv_1.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling cnn_ap_type/conv_1.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted cnn_ap_type/conv_1.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx2019/Vivado/2019.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "cnn_ap_type/conv_1.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/conv_1.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -fno-exceptions -D__llvm__ -E cnn_ap_type/conv_1.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/conv_1.pp.0.cpp
Command       clang done; 1.135 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/conv_1.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/conv_1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.595 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/conv_1.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx2019/Vivado/2019.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/conv_1.pp.0.cpp"  -o "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/conv_1.pp.0.cpp -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/useless.bc
Command       clang done; 1.33 sec.
INFO-FLOW: Done: GCC PP time: 3.1 seconds per iteration
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredprediction_output 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredprediction_output 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/conv_1.pp.0.cpp std=gnu++98 -directive=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/conv_1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.552 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/conv_1.pp.0.cpp std=gnu++98 -directive=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/conv_1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.557 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/xilinx-dataflow-lawyer.conv_1.pp.0.cpp.diag.yml C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/conv_1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/xilinx-dataflow-lawyer.conv_1.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/xilinx-dataflow-lawyer.conv_1.pp.0.cpp.err.log 
Command       ap_eval done; 0.318 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/conv_1.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/tidy-3.1.conv_1.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/conv_1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/tidy-3.1.conv_1.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/tidy-3.1.conv_1.pp.0.cpp.err.log 
Command         ap_eval done; 1.007 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/conv_1.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/xilinx-legacy-rewriter.conv_1.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/xilinx-legacy-rewriter.conv_1.pp.0.cpp.err.log 
Command         ap_eval done; 0.32 sec.
Command       tidy_31 done; 1.337 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 2.2 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/conv_1.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/conv_1.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.691 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/conv_1.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/conv_1.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/conv_1.bc" 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/conv_1.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/conv_1.bc
Command       clang done; 1.376 sec.
INFO: [HLS 200-10] Analyzing design file 'cnn_ap_type/cnn.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling cnn_ap_type/cnn.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       is_encrypted cnn_ap_type/cnn.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx2019/Vivado/2019.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "cnn_ap_type/cnn.cpp"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/cnn.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -fno-exceptions -D__llvm__ -E cnn_ap_type/cnn.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/cnn.pp.0.cpp
Command       clang done; 1.408 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/cnn.pp.0.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.59 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/cnn.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx2019/Vivado/2019.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/cnn.pp.0.cpp"  -o "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/cnn.pp.0.cpp -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/useless.bc
Command       clang done; 1.354 sec.
INFO-FLOW: Done: GCC PP time: 3.4 seconds per iteration
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredprediction_output 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredreturn bundle=CRTL_BUS 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredcnn_input 
INFO-FLOW: Setting directive 'INTERFACE' bram=positionBoolean0mode port=positionBooleanTextRequiredprediction_output 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/cnn.pp.0.cpp std=gnu++98 -directive=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.536 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/cnn.pp.0.cpp std=gnu++98 -directive=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 0.963 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/xilinx-dataflow-lawyer.cnn.pp.0.cpp.diag.yml C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/xilinx-dataflow-lawyer.cnn.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/xilinx-dataflow-lawyer.cnn.pp.0.cpp.err.log 
Command       ap_eval done; 0.336 sec.
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/cnn.pp.0.cpp std=gnu++98 
Execute         ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/tidy-3.1.cnn.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/tidy-3.1.cnn.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/tidy-3.1.cnn.pp.0.cpp.err.log 
Command         ap_eval done; 1.061 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/cnn.pp.0.cpp -- -std=gnu++98 -fhls -ferror-limit=0 > C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/xilinx-legacy-rewriter.cnn.pp.0.cpp.out.log 2> C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/xilinx-legacy-rewriter.cnn.pp.0.cpp.err.log 
Command         ap_eval done; 0.336 sec.
Command       tidy_31 done; 1.407 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 2.7 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/cnn.pragma.1.cpp std=gnu++98 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/cnn.pragma.1.cpp -- -std=gnu++98 -fhls -ferror-limit=0
Command       tidy_31 done; 1.108 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/cnn.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/cnn.pragma.2.cpp"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot" -I "C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/cnn.bc" 
INFO-FLOW: exec C:/Xilinx2019/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx2019/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/cnn.pragma.2.cpp -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot -I C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/cnn.bc
Command       clang done; 1.395 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/max_pool_2.g.bc C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/max_pool_1.g.bc C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/flat.g.bc C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/dense_out.g.bc C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/dense_2.g.bc C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/dense_1.g.bc C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/conv_2.g.bc C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/conv_1.g.bc C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/cnn.g.bc -hls-opt -except-internalize cnn -LC:/Xilinx2019/Vivado/2019.1/win64/lib -lhlsm -lhlsmc++ -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/a.g 
Command       llvm-ld done; 2.865 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:01:54 . Memory (MB): peak = 185.770 ; gain = 94.254
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:01:54 . Memory (MB): peak = 185.770 ; gain = 94.254
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/a.pp.bc -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 0.643 sec.
Execute         llvm-ld C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/a.pp.0.bc -disable-opt -LC:/Xilinx2019/Vivado/2019.1/win64/lib -lfloatconversion -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/a.g.0 
Command         llvm-ld done; 1.862 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top cnn -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/a.g.0.bc -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 14.44 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:02:11 . Memory (MB): peak = 433.758 ; gain = 342.242
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/a.g.1.bc -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'hls::exp<13, 7>' into 'soft_max' (cnn_ap_type/dense_out.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'dense_1' into 'cnn' (cnn_ap_type/cnn.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'dense_2' into 'cnn' (cnn_ap_type/cnn.cpp:63) automatically.
INFO: [XFORM 203-602] Inlining function 'dense_out' into 'cnn' (cnn_ap_type/cnn.cpp:67) automatically.
Command         transform done; 0.751 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/a.g.2.prechk.bc -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:191: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
Command         transform done; 0.453 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:16 ; elapsed = 00:02:12 . Memory (MB): peak = 506.078 ; gain = 414.562
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/a.g.1.bc to C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/a.o.1.bc -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'exp_reduce::exp<13, 7>' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:29).
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:190) in function 'exp_reduce::exp<13, 7>' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:197) in function 'exp_reduce::exp<13, 7>' completely with a factor of 22.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:254) in function 'exp_reduce::exp<13, 7>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:260) in function 'exp_reduce::exp<13, 7>' completely with a factor of 5.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:263) in function 'exp_reduce::exp<13, 7>' completely with a factor of 17.
INFO: [XFORM 203-602] Inlining function 'hls::exp<13, 7>' into 'soft_max' (cnn_ap_type/dense_out.cpp:22) automatically.
INFO: [XFORM 203-602] Inlining function 'dense_1' into 'cnn' (cnn_ap_type/cnn.cpp:58) automatically.
INFO: [XFORM 203-602] Inlining function 'dense_2' into 'cnn' (cnn_ap_type/cnn.cpp:63) automatically.
INFO: [XFORM 203-602] Inlining function 'dense_out' into 'cnn' (cnn_ap_type/cnn.cpp:67) automatically.
Command         transform done; 1.267 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/a.o.1.tmp.bc -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:867:1) in function 'exp_reduce::exp<13, 7>'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_2.cpp:34:21) to (cnn_ap_type/conv_2.cpp:34:21) in function 'conv_2'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/conv_1.cpp:29:9) to (cnn_ap_type/conv_1.cpp:29:9) in function 'conv_1'... converting 8 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/cnn.cpp:27:4) to (cnn_ap_type/cnn.cpp:25:26) in function 'cnn'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (cnn_ap_type/cnn.cpp:70:33) to (cnn_ap_type/cnn.cpp:69:25) in function 'cnn'... converting 10 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'exp_reduce::exp<13, 7>' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:1)...11 expression(s) balanced.
Command         transform done; 0.808 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:02:14 . Memory (MB): peak = 659.730 ; gain = 568.215
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/a.o.2.bc -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'exp_reduce::exp<13, 7>' to 'exp<13, 7>' (C:/Xilinx2019/Vivado/2019.1/common/technology/autopilot/hls_exp_apfixed.h:41:1)
Command         transform done; 3.278 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:02:18 . Memory (MB): peak = 752.664 ; gain = 661.148
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 23.535 sec.
Command     elaborate done; 136.348 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'cnn' ...
Execute       ap_set_top_model cnn 
WARNING: [SYN 201-103] Legalizing function name 'exp<13, 7>' to 'exp_13_7_s'.
Execute       get_model_list cnn -filter all-wo-channel -topdown 
Execute       preproc_iomode -model cnn 
Execute       preproc_iomode -model soft_max 
Execute       preproc_iomode -model exp<13, 7> 
Execute       preproc_iomode -model flat 
Execute       preproc_iomode -model max_pool_2 
Execute       preproc_iomode -model conv_2 
Execute       preproc_iomode -model max_pool_1 
Execute       preproc_iomode -model conv_1 
Execute       get_model_list cnn -filter all-wo-channel 
INFO-FLOW: Model list for configure: conv_1 max_pool_1 conv_2 max_pool_2 flat {exp<13, 7>} soft_max cnn
INFO-FLOW: Configuring Module : conv_1 ...
Execute       set_default_model conv_1 
Execute       apply_spec_resource_limit conv_1 
INFO-FLOW: Configuring Module : max_pool_1 ...
Execute       set_default_model max_pool_1 
Execute       apply_spec_resource_limit max_pool_1 
INFO-FLOW: Configuring Module : conv_2 ...
Execute       set_default_model conv_2 
Execute       apply_spec_resource_limit conv_2 
INFO-FLOW: Configuring Module : max_pool_2 ...
Execute       set_default_model max_pool_2 
Execute       apply_spec_resource_limit max_pool_2 
INFO-FLOW: Configuring Module : flat ...
Execute       set_default_model flat 
Execute       apply_spec_resource_limit flat 
INFO-FLOW: Configuring Module : exp<13, 7> ...
Execute       set_default_model exp<13, 7> 
Execute       apply_spec_resource_limit exp<13, 7> 
INFO-FLOW: Configuring Module : soft_max ...
Execute       set_default_model soft_max 
Execute       apply_spec_resource_limit soft_max 
INFO-FLOW: Configuring Module : cnn ...
Execute       set_default_model cnn 
Execute       apply_spec_resource_limit cnn 
INFO-FLOW: Model list for preprocess: conv_1 max_pool_1 conv_2 max_pool_2 flat {exp<13, 7>} soft_max cnn
INFO-FLOW: Preprocessing Module: conv_1 ...
Execute       set_default_model conv_1 
Execute       cdfg_preprocess -model conv_1 
Execute       rtl_gen_preprocess conv_1 
INFO-FLOW: Preprocessing Module: max_pool_1 ...
Execute       set_default_model max_pool_1 
Execute       cdfg_preprocess -model max_pool_1 
Execute       rtl_gen_preprocess max_pool_1 
INFO-FLOW: Preprocessing Module: conv_2 ...
Execute       set_default_model conv_2 
Execute       cdfg_preprocess -model conv_2 
Execute       rtl_gen_preprocess conv_2 
INFO-FLOW: Preprocessing Module: max_pool_2 ...
Execute       set_default_model max_pool_2 
Execute       cdfg_preprocess -model max_pool_2 
Execute       rtl_gen_preprocess max_pool_2 
INFO-FLOW: Preprocessing Module: flat ...
Execute       set_default_model flat 
Execute       cdfg_preprocess -model flat 
Execute       rtl_gen_preprocess flat 
INFO-FLOW: Preprocessing Module: exp<13, 7> ...
Execute       set_default_model exp<13, 7> 
Execute       cdfg_preprocess -model exp<13, 7> 
Execute       rtl_gen_preprocess exp<13, 7> 
INFO-FLOW: Preprocessing Module: soft_max ...
Execute       set_default_model soft_max 
Execute       cdfg_preprocess -model soft_max 
Execute       rtl_gen_preprocess soft_max 
INFO-FLOW: Preprocessing Module: cnn ...
Execute       set_default_model cnn 
Execute       cdfg_preprocess -model cnn 
Execute       rtl_gen_preprocess cnn 
INFO-FLOW: Model list for synthesis: conv_1 max_pool_1 conv_2 max_pool_2 flat {exp<13, 7>} soft_max cnn
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv_1 
Execute       schedule -model conv_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 137.949 seconds; current allocated memory: 665.405 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/conv_1.verbose.sched.rpt 
INFO: [HLS 200-434] Only 0 loops out of a total 5 loops have been pipelined in this design.
Execute       db_write -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/conv_1.sched.adb -f 
INFO-FLOW: Finish scheduling conv_1.
Execute       set_default_model conv_1 
Execute       bind -model conv_1 
BIND OPTION: model=conv_1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 665.902 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/conv_1.verbose.bind.rpt 
Execute       db_write -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/conv_1.bind.adb -f 
INFO-FLOW: Finish binding conv_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model max_pool_1 
Execute       schedule -model max_pool_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.274 seconds; current allocated memory: 666.240 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/max_pool_1.verbose.sched.rpt 
Execute       db_write -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/max_pool_1.sched.adb -f 
INFO-FLOW: Finish scheduling max_pool_1.
Execute       set_default_model max_pool_1 
Execute       bind -model max_pool_1 
BIND OPTION: model=max_pool_1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.158 seconds; current allocated memory: 666.519 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/max_pool_1.verbose.bind.rpt 
Execute       db_write -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/max_pool_1.bind.adb -f 
INFO-FLOW: Finish binding max_pool_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv_2 
Execute       schedule -model conv_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.237 seconds; current allocated memory: 666.921 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/conv_2.verbose.sched.rpt 
Execute       db_write -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/conv_2.sched.adb -f 
INFO-FLOW: Finish scheduling conv_2.
Execute       set_default_model conv_2 
Execute       bind -model conv_2 
BIND OPTION: model=conv_2
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.256 seconds; current allocated memory: 667.485 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/conv_2.verbose.bind.rpt 
Command       syn_report done; 0.114 sec.
Execute       db_write -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/conv_2.bind.adb -f 
INFO-FLOW: Finish binding conv_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'max_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model max_pool_2 
Execute       schedule -model max_pool_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.297 seconds; current allocated memory: 667.736 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/max_pool_2.verbose.sched.rpt 
Execute       db_write -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/max_pool_2.sched.adb -f 
INFO-FLOW: Finish scheduling max_pool_2.
Execute       set_default_model max_pool_2 
Execute       bind -model max_pool_2 
BIND OPTION: model=max_pool_2
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 667.965 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/max_pool_2.verbose.bind.rpt 
Execute       db_write -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/max_pool_2.bind.adb -f 
INFO-FLOW: Finish binding max_pool_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model flat 
Execute       schedule -model flat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 668.125 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/flat.verbose.sched.rpt 
Execute       db_write -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/flat.sched.adb -f 
INFO-FLOW: Finish scheduling flat.
Execute       set_default_model flat 
Execute       bind -model flat 
BIND OPTION: model=flat
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 668.288 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/flat.verbose.bind.rpt 
Execute       db_write -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/flat.bind.adb -f 
INFO-FLOW: Finish binding flat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'exp_13_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model exp<13, 7> 
Execute       schedule -model exp<13, 7> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'exp<13, 7>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 668.467 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/exp_13_7_s.verbose.sched.rpt 
Execute       db_write -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/exp_13_7_s.sched.adb -f 
INFO-FLOW: Finish scheduling exp<13, 7>.
Execute       set_default_model exp<13, 7> 
Execute       bind -model exp<13, 7> 
BIND OPTION: model=exp<13, 7>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.151 seconds; current allocated memory: 668.692 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/exp_13_7_s.verbose.bind.rpt 
Execute       db_write -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/exp_13_7_s.bind.adb -f 
INFO-FLOW: Finish binding exp<13, 7>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'soft_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model soft_max 
Execute       schedule -model soft_max 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 668.898 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/soft_max.verbose.sched.rpt 
Execute       db_write -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/soft_max.sched.adb -f 
INFO-FLOW: Finish scheduling soft_max.
Execute       set_default_model soft_max 
Execute       bind -model soft_max 
BIND OPTION: model=soft_max
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 669.102 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/soft_max.verbose.bind.rpt 
Execute       db_write -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/soft_max.bind.adb -f 
INFO-FLOW: Finish binding soft_max.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model cnn 
Execute       schedule -model cnn 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.112 sec.
INFO: [HLS 200-111]  Elapsed time: 0.294 seconds; current allocated memory: 669.960 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/cnn.verbose.sched.rpt 
Command       syn_report done; 0.14 sec.
Execute       db_write -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/cnn.sched.adb -f 
Command       db_write done; 0.122 sec.
INFO-FLOW: Finish scheduling cnn.
Execute       set_default_model cnn 
Execute       bind -model cnn 
BIND OPTION: model=cnn
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.275 sec.
INFO: [HLS 200-111]  Elapsed time: 0.611 seconds; current allocated memory: 671.239 MB.
Execute       syn_report -verbosereport -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/cnn.verbose.bind.rpt 
Command       syn_report done; 0.322 sec.
Execute       db_write -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/cnn.bind.adb -f 
Command       db_write done; 0.13 sec.
INFO-FLOW: Finish binding cnn.
Execute       get_model_list cnn -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess conv_1 
Execute       rtl_gen_preprocess max_pool_1 
Execute       rtl_gen_preprocess conv_2 
Execute       rtl_gen_preprocess max_pool_2 
Execute       rtl_gen_preprocess flat 
Execute       rtl_gen_preprocess exp<13, 7> 
Execute       rtl_gen_preprocess soft_max 
Execute       rtl_gen_preprocess cnn 
INFO-FLOW: Model list for RTL generation: conv_1 max_pool_1 conv_2 max_pool_2 flat {exp<13, 7>} soft_max cnn
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model conv_1 -vendor xilinx -mg_file C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/conv_1.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_weights_V' to 'conv_1_conv_1_weibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_1_conv_1_bias_V' to 'conv_1_conv_1_biacud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_dcmp_64ns_64ns_1_2_1' to 'cnn_dcmp_64ns_64ndEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mul_mul_12s_7s_20_1_1' to 'cnn_mul_mul_12s_7eOg' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_dcmp_64ns_64ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mul_mul_12s_7eOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_1'.
INFO: [HLS 200-111]  Elapsed time: 0.606 seconds; current allocated memory: 672.454 MB.
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv_1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/syn/systemc/conv_1 -synmodules conv_1 max_pool_1 conv_2 max_pool_2 flat {exp<13, 7>} soft_max cnn 
Execute       gen_rtl conv_1 -style xilinx -f -lang vhdl -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/syn/vhdl/conv_1 
Execute       gen_rtl conv_1 -style xilinx -f -lang vlog -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/syn/verilog/conv_1 
Execute       syn_report -csynth -model conv_1 -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/syn/report/conv_1_csynth.rpt 
Execute       syn_report -rtlxml -model conv_1 -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/syn/report/conv_1_csynth.xml 
Execute       syn_report -verbosereport -model conv_1 -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/conv_1.verbose.rpt 
Command       syn_report done; 0.111 sec.
Execute       db_write -model conv_1 -f -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/conv_1.adb 
Execute       gen_tb_info conv_1 -p C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/conv_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model max_pool_1 -vendor xilinx -mg_file C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/max_pool_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_1'.
INFO: [HLS 200-111]  Elapsed time: 0.595 seconds; current allocated memory: 673.116 MB.
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl max_pool_1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/syn/systemc/max_pool_1 -synmodules conv_1 max_pool_1 conv_2 max_pool_2 flat {exp<13, 7>} soft_max cnn 
Execute       gen_rtl max_pool_1 -style xilinx -f -lang vhdl -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/syn/vhdl/max_pool_1 
Execute       gen_rtl max_pool_1 -style xilinx -f -lang vlog -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/syn/verilog/max_pool_1 
Execute       syn_report -csynth -model max_pool_1 -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/syn/report/max_pool_1_csynth.rpt 
Execute       syn_report -rtlxml -model max_pool_1 -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/syn/report/max_pool_1_csynth.xml 
Execute       syn_report -verbosereport -model max_pool_1 -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/max_pool_1.verbose.rpt 
Execute       db_write -model max_pool_1 -f -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/max_pool_1.adb 
Execute       gen_tb_info max_pool_1 -p C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/max_pool_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model conv_2 -vendor xilinx -mg_file C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/conv_2.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_weights_V' to 'conv_2_conv_2_weifYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'conv_2_conv_2_bias_V' to 'conv_2_conv_2_biag8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mul_mul_8s_12s_21_1_1' to 'cnn_mul_mul_8s_12hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_dcmp_64ns_64ndEe': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mul_mul_8s_12hbi': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_2'.
INFO: [HLS 200-111]  Elapsed time: 0.378 seconds; current allocated memory: 674.161 MB.
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv_2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/syn/systemc/conv_2 -synmodules conv_1 max_pool_1 conv_2 max_pool_2 flat {exp<13, 7>} soft_max cnn 
Execute       gen_rtl conv_2 -style xilinx -f -lang vhdl -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/syn/vhdl/conv_2 
Execute       gen_rtl conv_2 -style xilinx -f -lang vlog -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/syn/verilog/conv_2 
Execute       syn_report -csynth -model conv_2 -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/syn/report/conv_2_csynth.rpt 
Execute       syn_report -rtlxml -model conv_2 -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/syn/report/conv_2_csynth.xml 
Execute       syn_report -verbosereport -model conv_2 -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/conv_2.verbose.rpt 
Command       syn_report done; 0.129 sec.
Execute       db_write -model conv_2 -f -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/conv_2.adb 
Command       db_write done; 0.117 sec.
Execute       gen_tb_info conv_2 -p C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/conv_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'max_pool_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model max_pool_2 -vendor xilinx -mg_file C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/max_pool_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'max_pool_2'.
INFO: [HLS 200-111]  Elapsed time: 0.636 seconds; current allocated memory: 674.746 MB.
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl max_pool_2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/syn/systemc/max_pool_2 -synmodules conv_1 max_pool_1 conv_2 max_pool_2 flat {exp<13, 7>} soft_max cnn 
Execute       gen_rtl max_pool_2 -style xilinx -f -lang vhdl -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/syn/vhdl/max_pool_2 
Execute       gen_rtl max_pool_2 -style xilinx -f -lang vlog -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/syn/verilog/max_pool_2 
Execute       syn_report -csynth -model max_pool_2 -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/syn/report/max_pool_2_csynth.rpt 
Execute       syn_report -rtlxml -model max_pool_2 -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/syn/report/max_pool_2_csynth.xml 
Execute       syn_report -verbosereport -model max_pool_2 -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/max_pool_2.verbose.rpt 
Execute       db_write -model max_pool_2 -f -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/max_pool_2.adb 
Execute       gen_tb_info max_pool_2 -p C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/max_pool_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'flat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model flat -vendor xilinx -mg_file C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/flat.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'flat'.
INFO: [HLS 200-111]  Elapsed time: 0.337 seconds; current allocated memory: 675.101 MB.
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl flat -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/syn/systemc/flat -synmodules conv_1 max_pool_1 conv_2 max_pool_2 flat {exp<13, 7>} soft_max cnn 
Execute       gen_rtl flat -style xilinx -f -lang vhdl -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/syn/vhdl/flat 
Execute       gen_rtl flat -style xilinx -f -lang vlog -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/syn/verilog/flat 
Execute       syn_report -csynth -model flat -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/syn/report/flat_csynth.rpt 
Execute       syn_report -rtlxml -model flat -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/syn/report/flat_csynth.xml 
Execute       syn_report -verbosereport -model flat -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/flat.verbose.rpt 
Execute       db_write -model flat -f -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/flat.adb 
Execute       gen_tb_info flat -p C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/flat 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'exp_13_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model exp<13, 7> -vendor xilinx -mg_file C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/exp_13_7_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'exp_13_7_s_exp_x_msb_2_m_1_tabl' to 'exp_13_7_s_exp_x_ibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'exp_13_7_s_exp_x_msb_1_table_V' to 'exp_13_7_s_exp_x_jbC' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'exp_13_7_s'.
INFO: [HLS 200-111]  Elapsed time: 0.294 seconds; current allocated memory: 675.659 MB.
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl exp<13, 7> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/syn/systemc/exp_13_7_s -synmodules conv_1 max_pool_1 conv_2 max_pool_2 flat {exp<13, 7>} soft_max cnn 
Execute       gen_rtl exp<13, 7> -style xilinx -f -lang vhdl -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/syn/vhdl/exp_13_7_s 
Execute       gen_rtl exp<13, 7> -style xilinx -f -lang vlog -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/syn/verilog/exp_13_7_s 
Execute       syn_report -csynth -model exp<13, 7> -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/syn/report/exp_13_7_s_csynth.rpt 
Execute       syn_report -rtlxml -model exp<13, 7> -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/syn/report/exp_13_7_s_csynth.xml 
Execute       syn_report -verbosereport -model exp<13, 7> -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/exp_13_7_s.verbose.rpt 
Execute       db_write -model exp<13, 7> -f -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/exp_13_7_s.adb 
Execute       gen_tb_info exp<13, 7> -p C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/exp_13_7_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'soft_max' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model soft_max -vendor xilinx -mg_file C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/soft_max.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'cnn_sdiv_18ns_12s_12_22_seq_1' to 'cnn_sdiv_18ns_12skbM' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'cnn_sdiv_18ns_12skbM': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'soft_max'.
INFO: [HLS 200-111]  Elapsed time: 0.375 seconds; current allocated memory: 676.271 MB.
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl soft_max -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/syn/systemc/soft_max -synmodules conv_1 max_pool_1 conv_2 max_pool_2 flat {exp<13, 7>} soft_max cnn 
Execute       gen_rtl soft_max -style xilinx -f -lang vhdl -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/syn/vhdl/soft_max 
Execute       gen_rtl soft_max -style xilinx -f -lang vlog -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/syn/verilog/soft_max 
Execute       syn_report -csynth -model soft_max -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/syn/report/soft_max_csynth.rpt 
Execute       syn_report -rtlxml -model soft_max -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/syn/report/soft_max_csynth.xml 
Execute       syn_report -verbosereport -model soft_max -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/soft_max.verbose.rpt 
Execute       db_write -model soft_max -f -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/soft_max.adb 
Execute       gen_tb_info soft_max -p C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/soft_max 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'cnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model cnn -vendor xilinx -mg_file C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/cnn.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/cnn_input' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on port 'cnn/prediction_output' to 'bram'.
INFO: [RTGEN 206-500] Setting interface mode on function 'cnn' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'cnn_dense_1_weights_V' to 'cnn_dense_1_weighlbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_dense_2_weights_V' to 'cnn_dense_2_weighmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_dense_out_weights_V' to 'cnn_dense_out_weincg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_dense_out_bias_V' to 'cnn_dense_out_biaocq' due to the length limit 20
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port CRTL_BUS.
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_1_out_V' to 'cnn_max_pool_1_oupcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_max_pool_2_out_V' to 'cnn_max_pool_2_ouqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_fpext_32ns_64_2_1' to 'cnn_fpext_32ns_64rcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_7s_12s_18ns_18_1_1' to 'cnn_mac_muladd_7ssc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_7s_11ns_18ns_18_1_1' to 'cnn_mac_muladd_7stde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'cnn_mac_muladd_11ns_7s_18ns_18_1_1' to 'cnn_mac_muladd_11udo' due to the length limit 20
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn/cnn_input_WEN_A' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'cnn/cnn_input_Din_A' to 0.
INFO: [RTGEN 206-100] Generating core module 'cnn_fpext_32ns_64rcU': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_11udo': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_7ssc4': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'cnn_mac_muladd_7stde': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'cnn'.
Command       create_rtl_model done; 0.22 sec.
INFO: [HLS 200-111]  Elapsed time: 0.534 seconds; current allocated memory: 678.565 MB.
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl cnn -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/syn/systemc/cnn -synmodules conv_1 max_pool_1 conv_2 max_pool_2 flat {exp<13, 7>} soft_max cnn 
Execute       gen_rtl cnn -istop -style xilinx -f -lang vhdl -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/syn/vhdl/cnn 
Execute       gen_rtl cnn -istop -style xilinx -f -lang vlog -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/syn/verilog/cnn 
Execute       syn_report -csynth -model cnn -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/syn/report/cnn_csynth.rpt 
Execute       syn_report -rtlxml -model cnn -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/syn/report/cnn_csynth.xml 
Execute       syn_report -verbosereport -model cnn -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/cnn.verbose.rpt 
Command       syn_report done; 0.362 sec.
Execute       db_write -model cnn -f -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/cnn.adb 
Command       db_write done; 0.212 sec.
Execute       gen_tb_info cnn -p C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/cnn 
Execute       export_constraint_db -f -tool general -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/cnn.constraint.tcl 
Execute       syn_report -designview -model cnn -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/cnn.design.xml 
Command       syn_report done; 0.156 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model cnn -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/cnn_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model cnn -o C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/cnn.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks cnn 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain cnn 
INFO-FLOW: Model list for RTL component generation: conv_1 max_pool_1 conv_2 max_pool_2 flat {exp<13, 7>} soft_max cnn
INFO-FLOW: Handling components in module [conv_1] ... 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/conv_1.compgen.tcl 
INFO-FLOW: Found component cnn_dcmp_64ns_64ndEe.
INFO-FLOW: Append model cnn_dcmp_64ns_64ndEe
INFO-FLOW: Found component cnn_mul_mul_12s_7eOg.
INFO-FLOW: Append model cnn_mul_mul_12s_7eOg
INFO-FLOW: Found component conv_1_conv_1_weibkb.
INFO-FLOW: Append model conv_1_conv_1_weibkb
INFO-FLOW: Found component conv_1_conv_1_biacud.
INFO-FLOW: Append model conv_1_conv_1_biacud
INFO-FLOW: Handling components in module [max_pool_1] ... 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/max_pool_1.compgen.tcl 
INFO-FLOW: Handling components in module [conv_2] ... 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/conv_2.compgen.tcl 
INFO-FLOW: Found component cnn_mul_mul_8s_12hbi.
INFO-FLOW: Append model cnn_mul_mul_8s_12hbi
INFO-FLOW: Found component conv_2_conv_2_weifYi.
INFO-FLOW: Append model conv_2_conv_2_weifYi
INFO-FLOW: Found component conv_2_conv_2_biag8j.
INFO-FLOW: Append model conv_2_conv_2_biag8j
INFO-FLOW: Handling components in module [max_pool_2] ... 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/max_pool_2.compgen.tcl 
INFO-FLOW: Handling components in module [flat] ... 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/flat.compgen.tcl 
INFO-FLOW: Handling components in module [exp_13_7_s] ... 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/exp_13_7_s.compgen.tcl 
INFO-FLOW: Found component exp_13_7_s_exp_x_ibs.
INFO-FLOW: Append model exp_13_7_s_exp_x_ibs
INFO-FLOW: Found component exp_13_7_s_exp_x_jbC.
INFO-FLOW: Append model exp_13_7_s_exp_x_jbC
INFO-FLOW: Handling components in module [soft_max] ... 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/soft_max.compgen.tcl 
INFO-FLOW: Found component cnn_sdiv_18ns_12skbM.
INFO-FLOW: Append model cnn_sdiv_18ns_12skbM
INFO-FLOW: Handling components in module [cnn] ... 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/cnn.compgen.tcl 
INFO-FLOW: Found component cnn_fpext_32ns_64rcU.
INFO-FLOW: Append model cnn_fpext_32ns_64rcU
INFO-FLOW: Found component cnn_mac_muladd_7ssc4.
INFO-FLOW: Append model cnn_mac_muladd_7ssc4
INFO-FLOW: Found component cnn_mac_muladd_7stde.
INFO-FLOW: Append model cnn_mac_muladd_7stde
INFO-FLOW: Found component cnn_mac_muladd_11udo.
INFO-FLOW: Append model cnn_mac_muladd_11udo
INFO-FLOW: Found component cnn_dense_1_weighlbW.
INFO-FLOW: Append model cnn_dense_1_weighlbW
INFO-FLOW: Found component cnn_dense_1_bias_V.
INFO-FLOW: Append model cnn_dense_1_bias_V
INFO-FLOW: Found component cnn_dense_2_weighmb6.
INFO-FLOW: Append model cnn_dense_2_weighmb6
INFO-FLOW: Found component cnn_dense_2_bias_V.
INFO-FLOW: Append model cnn_dense_2_bias_V
INFO-FLOW: Found component cnn_dense_out_weincg.
INFO-FLOW: Append model cnn_dense_out_weincg
INFO-FLOW: Found component cnn_dense_out_biaocq.
INFO-FLOW: Append model cnn_dense_out_biaocq
INFO-FLOW: Found component cnn_dense_array_V.
INFO-FLOW: Append model cnn_dense_array_V
INFO-FLOW: Found component cnn_conv_1_input_V.
INFO-FLOW: Append model cnn_conv_1_input_V
INFO-FLOW: Found component cnn_conv_1_out_V.
INFO-FLOW: Append model cnn_conv_1_out_V
INFO-FLOW: Found component cnn_max_pool_1_oupcA.
INFO-FLOW: Append model cnn_max_pool_1_oupcA
INFO-FLOW: Found component cnn_conv_2_out_V.
INFO-FLOW: Append model cnn_conv_2_out_V
INFO-FLOW: Found component cnn_max_pool_2_ouqcK.
INFO-FLOW: Append model cnn_max_pool_2_ouqcK
INFO-FLOW: Found component cnn_dense_1_out_V.
INFO-FLOW: Append model cnn_dense_1_out_V
INFO-FLOW: Found component cnn_dense_2_out_V.
INFO-FLOW: Append model cnn_dense_2_out_V
INFO-FLOW: Found component cnn_CRTL_BUS_s_axi.
INFO-FLOW: Append model cnn_CRTL_BUS_s_axi
INFO-FLOW: Append model conv_1
INFO-FLOW: Append model max_pool_1
INFO-FLOW: Append model conv_2
INFO-FLOW: Append model max_pool_2
INFO-FLOW: Append model flat
INFO-FLOW: Append model exp_13_7_s
INFO-FLOW: Append model soft_max
INFO-FLOW: Append model cnn
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: cnn_dcmp_64ns_64ndEe cnn_mul_mul_12s_7eOg conv_1_conv_1_weibkb conv_1_conv_1_biacud cnn_mul_mul_8s_12hbi conv_2_conv_2_weifYi conv_2_conv_2_biag8j exp_13_7_s_exp_x_ibs exp_13_7_s_exp_x_jbC cnn_sdiv_18ns_12skbM cnn_fpext_32ns_64rcU cnn_mac_muladd_7ssc4 cnn_mac_muladd_7stde cnn_mac_muladd_11udo cnn_dense_1_weighlbW cnn_dense_1_bias_V cnn_dense_2_weighmb6 cnn_dense_2_bias_V cnn_dense_out_weincg cnn_dense_out_biaocq cnn_dense_array_V cnn_conv_1_input_V cnn_conv_1_out_V cnn_max_pool_1_oupcA cnn_conv_2_out_V cnn_max_pool_2_ouqcK cnn_dense_1_out_V cnn_dense_2_out_V cnn_CRTL_BUS_s_axi conv_1 max_pool_1 conv_2 max_pool_2 flat exp_13_7_s soft_max cnn
INFO-FLOW: To file: write model cnn_dcmp_64ns_64ndEe
INFO-FLOW: To file: write model cnn_mul_mul_12s_7eOg
INFO-FLOW: To file: write model conv_1_conv_1_weibkb
INFO-FLOW: To file: write model conv_1_conv_1_biacud
INFO-FLOW: To file: write model cnn_mul_mul_8s_12hbi
INFO-FLOW: To file: write model conv_2_conv_2_weifYi
INFO-FLOW: To file: write model conv_2_conv_2_biag8j
INFO-FLOW: To file: write model exp_13_7_s_exp_x_ibs
INFO-FLOW: To file: write model exp_13_7_s_exp_x_jbC
INFO-FLOW: To file: write model cnn_sdiv_18ns_12skbM
INFO-FLOW: To file: write model cnn_fpext_32ns_64rcU
INFO-FLOW: To file: write model cnn_mac_muladd_7ssc4
INFO-FLOW: To file: write model cnn_mac_muladd_7stde
INFO-FLOW: To file: write model cnn_mac_muladd_11udo
INFO-FLOW: To file: write model cnn_dense_1_weighlbW
INFO-FLOW: To file: write model cnn_dense_1_bias_V
INFO-FLOW: To file: write model cnn_dense_2_weighmb6
INFO-FLOW: To file: write model cnn_dense_2_bias_V
INFO-FLOW: To file: write model cnn_dense_out_weincg
INFO-FLOW: To file: write model cnn_dense_out_biaocq
INFO-FLOW: To file: write model cnn_dense_array_V
INFO-FLOW: To file: write model cnn_conv_1_input_V
INFO-FLOW: To file: write model cnn_conv_1_out_V
INFO-FLOW: To file: write model cnn_max_pool_1_oupcA
INFO-FLOW: To file: write model cnn_conv_2_out_V
INFO-FLOW: To file: write model cnn_max_pool_2_ouqcK
INFO-FLOW: To file: write model cnn_dense_1_out_V
INFO-FLOW: To file: write model cnn_dense_2_out_V
INFO-FLOW: To file: write model cnn_CRTL_BUS_s_axi
INFO-FLOW: To file: write model conv_1
INFO-FLOW: To file: write model max_pool_1
INFO-FLOW: To file: write model conv_2
INFO-FLOW: To file: write model max_pool_2
INFO-FLOW: To file: write model flat
INFO-FLOW: To file: write model exp_13_7_s
INFO-FLOW: To file: write model soft_max
INFO-FLOW: To file: write model cnn
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=20.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/conv_1.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_weibkb_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_1_conv_1_biacud_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.18 sec.
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/max_pool_1.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/conv_2.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_weifYi_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'conv_2_conv_2_biag8j_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.121 sec.
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/max_pool_2.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/flat.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/exp_13_7_s.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'exp_13_7_s_exp_x_ibs_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'exp_13_7_s_exp_x_jbC_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/soft_max.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-282] Generating pipelined core: 'cnn_sdiv_18ns_12skbM_div'
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/cnn.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_1_weighlbW_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_1_bias_V_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_2_weighmb6_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_2_bias_V_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_out_weincg_rom' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'cnn_dense_out_biaocq_rom' using distributed ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'cnn_dense_array_V_ram (RAM)' using distributed RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_1_input_V_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_1_out_V_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_1_oupcA_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'cnn_conv_2_out_V_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'cnn_max_pool_2_ouqcK_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'cnn_dense_1_out_V_ram (RAM)' using distributed RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'cnn_dense_2_out_V_ram (RAM)' using distributed RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source ./CRTL_BUS.slave.tcl 
Execute         is_m_axi_addr64 
Command       ap_source done; 1.271 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Execute       source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx2019/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=cnn xml_exists=0
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/cnn.tbgen.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/cnn.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/conv_1.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/max_pool_1.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/conv_2.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/max_pool_2.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/flat.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/exp_13_7_s.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/soft_max.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/cnn.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/conv_1.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/max_pool_1.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/conv_2.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/max_pool_2.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/flat.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/exp_13_7_s.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/soft_max.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/cnn.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/conv_1.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/max_pool_1.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/conv_2.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/max_pool_2.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/flat.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/exp_13_7_s.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/soft_max.compgen.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/cnn.compgen.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/cnn.constraint.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/cnn.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=2
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=37 #gSsdmPorts=0
Execute       source C:/Xilinx2019/Vivado/2019.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/cnn.tbgen.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/cnn.compgen.dataonly.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/cnn.compgen.dataonly.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/cnn.rtl_wrap.cfg.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/cnn.compgen.dataonly.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/cnn.constraint.tcl 
Execute       sc_get_clocks cnn 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/impl/misc/cnn_ap_dcmp_0_no_dsp_64_ip.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/impl/misc/cnn_ap_fpext_0_no_dsp_32_ip.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/conv_1.tbgen.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/max_pool_1.tbgen.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/conv_2.tbgen.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/max_pool_2.tbgen.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/flat.tbgen.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/exp_13_7_s.tbgen.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/soft_max.tbgen.tcl 
Execute       source C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/cnn.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: C:/Users/chenq/MAG/code/FFF/HLS2019/APDataType/cnn/cnn_ap_type/W12_6/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:27 ; elapsed = 00:02:31 . Memory (MB): peak = 787.066 ; gain = 695.551
INFO: [VHDL 208-304] Generating VHDL RTL for cnn.
INFO: [VLOG 209-307] Generating Verilog RTL for cnn.
Command     autosyn done; 13.173 sec.
Command   csynth_design done; 149.53 sec.
Command ap_source done; 150.608 sec.
Execute cleanup_all 
