
INT_EX1_HOSA.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000034b4  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000108  00800060  000034b4  00003548  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000002  00800168  00800168  00003650  2**0
                  ALLOC
  3 .stab         00003e64  00000000  00000000  00003650  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00001d05  00000000  00000000  000074b4  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000001a0  00000000  00000000  000091b9  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 000001f2  00000000  00000000  00009359  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000240b  00000000  00000000  0000954b  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001386  00000000  00000000  0000b956  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   000011d6  00000000  00000000  0000ccdc  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000001c0  00000000  00000000  0000deb4  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000002f6  00000000  00000000  0000e074  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000096e  00000000  00000000  0000e36a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000ecd8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 91 19 	jmp	0x3322	; 0x3322 <__vector_1>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d4 e0       	ldi	r29, 0x04	; 4
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_clear_bss>:
      60:	11 e0       	ldi	r17, 0x01	; 1
      62:	a8 e6       	ldi	r26, 0x68	; 104
      64:	b1 e0       	ldi	r27, 0x01	; 1
      66:	01 c0       	rjmp	.+2      	; 0x6a <.do_clear_bss_start>

00000068 <.do_clear_bss_loop>:
      68:	1d 92       	st	X+, r1

0000006a <.do_clear_bss_start>:
      6a:	aa 36       	cpi	r26, 0x6A	; 106
      6c:	b1 07       	cpc	r27, r17
      6e:	e1 f7       	brne	.-8      	; 0x68 <.do_clear_bss_loop>

00000070 <__do_copy_data>:
      70:	11 e0       	ldi	r17, 0x01	; 1
      72:	a0 e6       	ldi	r26, 0x60	; 96
      74:	b0 e0       	ldi	r27, 0x00	; 0
      76:	e4 eb       	ldi	r30, 0xB4	; 180
      78:	f4 e3       	ldi	r31, 0x34	; 52
      7a:	02 c0       	rjmp	.+4      	; 0x80 <.do_copy_data_start>

0000007c <.do_copy_data_loop>:
      7c:	05 90       	lpm	r0, Z+
      7e:	0d 92       	st	X+, r0

00000080 <.do_copy_data_start>:
      80:	a8 36       	cpi	r26, 0x68	; 104
      82:	b1 07       	cpc	r27, r17
      84:	d9 f7       	brne	.-10     	; 0x7c <.do_copy_data_loop>
      86:	0e 94 7a 19 	call	0x32f4	; 0x32f4 <main>
      8a:	0c 94 58 1a 	jmp	0x34b0	; 0x34b0 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 dc 19 	jmp	0x33b8	; 0x33b8 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 f8 19 	jmp	0x33f0	; 0x33f0 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 e8 19 	jmp	0x33d0	; 0x33d0 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 04 1a 	jmp	0x3408	; 0x3408 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 e8 19 	jmp	0x33d0	; 0x33d0 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 04 1a 	jmp	0x3408	; 0x3408 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 dc 19 	jmp	0x33b8	; 0x33b8 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__stack+0x3f>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__stack+0x55>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__stack+0x2d>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__stack+0x3f>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__stack+0x35>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__stack+0x3b>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__stack+0x55>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__stack+0x1c7>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__stack+0x51>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__stack+0x1c7>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__stack+0x67>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__stack+0x1c7>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__stack+0xd3>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__stack+0xc7>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__stack+0xef>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__stack+0x109>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__stack+0x8f>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__stack+0x14d>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__stack+0x141>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__stack+0x11f>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__stack+0x16b>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__stack+0x153>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__stack+0x1ad>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__stack+0x1ad>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__stack+0x1ad>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__stack+0x1b7>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 f8 19 	jmp	0x33f0	; 0x33f0 <__epilogue_restores__>

00000632 <__divsf3>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 e4 19 	jmp	0x33c8	; 0x33c8 <__prologue_saves__+0x10>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	b9 e0       	ldi	r27, 0x09	; 9
     650:	eb 2e       	mov	r14, r27
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     672:	29 85       	ldd	r18, Y+9	; 0x09
     674:	22 30       	cpi	r18, 0x02	; 2
     676:	08 f4       	brcc	.+2      	; 0x67a <__divsf3+0x48>
     678:	7e c0       	rjmp	.+252    	; 0x776 <__divsf3+0x144>
     67a:	39 89       	ldd	r19, Y+17	; 0x11
     67c:	32 30       	cpi	r19, 0x02	; 2
     67e:	10 f4       	brcc	.+4      	; 0x684 <__divsf3+0x52>
     680:	b8 01       	movw	r22, r16
     682:	7c c0       	rjmp	.+248    	; 0x77c <__divsf3+0x14a>
     684:	8a 85       	ldd	r24, Y+10	; 0x0a
     686:	9a 89       	ldd	r25, Y+18	; 0x12
     688:	89 27       	eor	r24, r25
     68a:	8a 87       	std	Y+10, r24	; 0x0a
     68c:	24 30       	cpi	r18, 0x04	; 4
     68e:	11 f0       	breq	.+4      	; 0x694 <__divsf3+0x62>
     690:	22 30       	cpi	r18, 0x02	; 2
     692:	31 f4       	brne	.+12     	; 0x6a0 <__divsf3+0x6e>
     694:	23 17       	cp	r18, r19
     696:	09 f0       	breq	.+2      	; 0x69a <__divsf3+0x68>
     698:	6e c0       	rjmp	.+220    	; 0x776 <__divsf3+0x144>
     69a:	60 e6       	ldi	r22, 0x60	; 96
     69c:	70 e0       	ldi	r23, 0x00	; 0
     69e:	6e c0       	rjmp	.+220    	; 0x77c <__divsf3+0x14a>
     6a0:	34 30       	cpi	r19, 0x04	; 4
     6a2:	39 f4       	brne	.+14     	; 0x6b2 <__divsf3+0x80>
     6a4:	1d 86       	std	Y+13, r1	; 0x0d
     6a6:	1e 86       	std	Y+14, r1	; 0x0e
     6a8:	1f 86       	std	Y+15, r1	; 0x0f
     6aa:	18 8a       	std	Y+16, r1	; 0x10
     6ac:	1c 86       	std	Y+12, r1	; 0x0c
     6ae:	1b 86       	std	Y+11, r1	; 0x0b
     6b0:	04 c0       	rjmp	.+8      	; 0x6ba <__divsf3+0x88>
     6b2:	32 30       	cpi	r19, 0x02	; 2
     6b4:	21 f4       	brne	.+8      	; 0x6be <__divsf3+0x8c>
     6b6:	84 e0       	ldi	r24, 0x04	; 4
     6b8:	89 87       	std	Y+9, r24	; 0x09
     6ba:	b7 01       	movw	r22, r14
     6bc:	5f c0       	rjmp	.+190    	; 0x77c <__divsf3+0x14a>
     6be:	2b 85       	ldd	r18, Y+11	; 0x0b
     6c0:	3c 85       	ldd	r19, Y+12	; 0x0c
     6c2:	8b 89       	ldd	r24, Y+19	; 0x13
     6c4:	9c 89       	ldd	r25, Y+20	; 0x14
     6c6:	28 1b       	sub	r18, r24
     6c8:	39 0b       	sbc	r19, r25
     6ca:	3c 87       	std	Y+12, r19	; 0x0c
     6cc:	2b 87       	std	Y+11, r18	; 0x0b
     6ce:	ed 84       	ldd	r14, Y+13	; 0x0d
     6d0:	fe 84       	ldd	r15, Y+14	; 0x0e
     6d2:	0f 85       	ldd	r16, Y+15	; 0x0f
     6d4:	18 89       	ldd	r17, Y+16	; 0x10
     6d6:	ad 88       	ldd	r10, Y+21	; 0x15
     6d8:	be 88       	ldd	r11, Y+22	; 0x16
     6da:	cf 88       	ldd	r12, Y+23	; 0x17
     6dc:	d8 8c       	ldd	r13, Y+24	; 0x18
     6de:	ea 14       	cp	r14, r10
     6e0:	fb 04       	cpc	r15, r11
     6e2:	0c 05       	cpc	r16, r12
     6e4:	1d 05       	cpc	r17, r13
     6e6:	40 f4       	brcc	.+16     	; 0x6f8 <__divsf3+0xc6>
     6e8:	ee 0c       	add	r14, r14
     6ea:	ff 1c       	adc	r15, r15
     6ec:	00 1f       	adc	r16, r16
     6ee:	11 1f       	adc	r17, r17
     6f0:	21 50       	subi	r18, 0x01	; 1
     6f2:	30 40       	sbci	r19, 0x00	; 0
     6f4:	3c 87       	std	Y+12, r19	; 0x0c
     6f6:	2b 87       	std	Y+11, r18	; 0x0b
     6f8:	20 e0       	ldi	r18, 0x00	; 0
     6fa:	30 e0       	ldi	r19, 0x00	; 0
     6fc:	40 e0       	ldi	r20, 0x00	; 0
     6fe:	50 e0       	ldi	r21, 0x00	; 0
     700:	80 e0       	ldi	r24, 0x00	; 0
     702:	90 e0       	ldi	r25, 0x00	; 0
     704:	a0 e0       	ldi	r26, 0x00	; 0
     706:	b0 e4       	ldi	r27, 0x40	; 64
     708:	60 e0       	ldi	r22, 0x00	; 0
     70a:	70 e0       	ldi	r23, 0x00	; 0
     70c:	ea 14       	cp	r14, r10
     70e:	fb 04       	cpc	r15, r11
     710:	0c 05       	cpc	r16, r12
     712:	1d 05       	cpc	r17, r13
     714:	40 f0       	brcs	.+16     	; 0x726 <__divsf3+0xf4>
     716:	28 2b       	or	r18, r24
     718:	39 2b       	or	r19, r25
     71a:	4a 2b       	or	r20, r26
     71c:	5b 2b       	or	r21, r27
     71e:	ea 18       	sub	r14, r10
     720:	fb 08       	sbc	r15, r11
     722:	0c 09       	sbc	r16, r12
     724:	1d 09       	sbc	r17, r13
     726:	b6 95       	lsr	r27
     728:	a7 95       	ror	r26
     72a:	97 95       	ror	r25
     72c:	87 95       	ror	r24
     72e:	ee 0c       	add	r14, r14
     730:	ff 1c       	adc	r15, r15
     732:	00 1f       	adc	r16, r16
     734:	11 1f       	adc	r17, r17
     736:	6f 5f       	subi	r22, 0xFF	; 255
     738:	7f 4f       	sbci	r23, 0xFF	; 255
     73a:	6f 31       	cpi	r22, 0x1F	; 31
     73c:	71 05       	cpc	r23, r1
     73e:	31 f7       	brne	.-52     	; 0x70c <__divsf3+0xda>
     740:	da 01       	movw	r26, r20
     742:	c9 01       	movw	r24, r18
     744:	8f 77       	andi	r24, 0x7F	; 127
     746:	90 70       	andi	r25, 0x00	; 0
     748:	a0 70       	andi	r26, 0x00	; 0
     74a:	b0 70       	andi	r27, 0x00	; 0
     74c:	80 34       	cpi	r24, 0x40	; 64
     74e:	91 05       	cpc	r25, r1
     750:	a1 05       	cpc	r26, r1
     752:	b1 05       	cpc	r27, r1
     754:	61 f4       	brne	.+24     	; 0x76e <__divsf3+0x13c>
     756:	27 fd       	sbrc	r18, 7
     758:	0a c0       	rjmp	.+20     	; 0x76e <__divsf3+0x13c>
     75a:	e1 14       	cp	r14, r1
     75c:	f1 04       	cpc	r15, r1
     75e:	01 05       	cpc	r16, r1
     760:	11 05       	cpc	r17, r1
     762:	29 f0       	breq	.+10     	; 0x76e <__divsf3+0x13c>
     764:	20 5c       	subi	r18, 0xC0	; 192
     766:	3f 4f       	sbci	r19, 0xFF	; 255
     768:	4f 4f       	sbci	r20, 0xFF	; 255
     76a:	5f 4f       	sbci	r21, 0xFF	; 255
     76c:	20 78       	andi	r18, 0x80	; 128
     76e:	2d 87       	std	Y+13, r18	; 0x0d
     770:	3e 87       	std	Y+14, r19	; 0x0e
     772:	4f 87       	std	Y+15, r20	; 0x0f
     774:	58 8b       	std	Y+16, r21	; 0x10
     776:	be 01       	movw	r22, r28
     778:	67 5f       	subi	r22, 0xF7	; 247
     77a:	7f 4f       	sbci	r23, 0xFF	; 255
     77c:	cb 01       	movw	r24, r22
     77e:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     782:	68 96       	adiw	r28, 0x18	; 24
     784:	ea e0       	ldi	r30, 0x0A	; 10
     786:	0c 94 00 1a 	jmp	0x3400	; 0x3400 <__epilogue_restores__+0x10>

0000078a <__gtsf2>:
     78a:	a8 e1       	ldi	r26, 0x18	; 24
     78c:	b0 e0       	ldi	r27, 0x00	; 0
     78e:	eb ec       	ldi	r30, 0xCB	; 203
     790:	f3 e0       	ldi	r31, 0x03	; 3
     792:	0c 94 e8 19 	jmp	0x33d0	; 0x33d0 <__prologue_saves__+0x18>
     796:	69 83       	std	Y+1, r22	; 0x01
     798:	7a 83       	std	Y+2, r23	; 0x02
     79a:	8b 83       	std	Y+3, r24	; 0x03
     79c:	9c 83       	std	Y+4, r25	; 0x04
     79e:	2d 83       	std	Y+5, r18	; 0x05
     7a0:	3e 83       	std	Y+6, r19	; 0x06
     7a2:	4f 83       	std	Y+7, r20	; 0x07
     7a4:	58 87       	std	Y+8, r21	; 0x08
     7a6:	89 e0       	ldi	r24, 0x09	; 9
     7a8:	e8 2e       	mov	r14, r24
     7aa:	f1 2c       	mov	r15, r1
     7ac:	ec 0e       	add	r14, r28
     7ae:	fd 1e       	adc	r15, r29
     7b0:	ce 01       	movw	r24, r28
     7b2:	01 96       	adiw	r24, 0x01	; 1
     7b4:	b7 01       	movw	r22, r14
     7b6:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     7ba:	8e 01       	movw	r16, r28
     7bc:	0f 5e       	subi	r16, 0xEF	; 239
     7be:	1f 4f       	sbci	r17, 0xFF	; 255
     7c0:	ce 01       	movw	r24, r28
     7c2:	05 96       	adiw	r24, 0x05	; 5
     7c4:	b8 01       	movw	r22, r16
     7c6:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     7ca:	89 85       	ldd	r24, Y+9	; 0x09
     7cc:	82 30       	cpi	r24, 0x02	; 2
     7ce:	40 f0       	brcs	.+16     	; 0x7e0 <__gtsf2+0x56>
     7d0:	89 89       	ldd	r24, Y+17	; 0x11
     7d2:	82 30       	cpi	r24, 0x02	; 2
     7d4:	28 f0       	brcs	.+10     	; 0x7e0 <__gtsf2+0x56>
     7d6:	c7 01       	movw	r24, r14
     7d8:	b8 01       	movw	r22, r16
     7da:	0e 94 be 06 	call	0xd7c	; 0xd7c <__fpcmp_parts_f>
     7de:	01 c0       	rjmp	.+2      	; 0x7e2 <__gtsf2+0x58>
     7e0:	8f ef       	ldi	r24, 0xFF	; 255
     7e2:	68 96       	adiw	r28, 0x18	; 24
     7e4:	e6 e0       	ldi	r30, 0x06	; 6
     7e6:	0c 94 04 1a 	jmp	0x3408	; 0x3408 <__epilogue_restores__+0x18>

000007ea <__gesf2>:
     7ea:	a8 e1       	ldi	r26, 0x18	; 24
     7ec:	b0 e0       	ldi	r27, 0x00	; 0
     7ee:	eb ef       	ldi	r30, 0xFB	; 251
     7f0:	f3 e0       	ldi	r31, 0x03	; 3
     7f2:	0c 94 e8 19 	jmp	0x33d0	; 0x33d0 <__prologue_saves__+0x18>
     7f6:	69 83       	std	Y+1, r22	; 0x01
     7f8:	7a 83       	std	Y+2, r23	; 0x02
     7fa:	8b 83       	std	Y+3, r24	; 0x03
     7fc:	9c 83       	std	Y+4, r25	; 0x04
     7fe:	2d 83       	std	Y+5, r18	; 0x05
     800:	3e 83       	std	Y+6, r19	; 0x06
     802:	4f 83       	std	Y+7, r20	; 0x07
     804:	58 87       	std	Y+8, r21	; 0x08
     806:	89 e0       	ldi	r24, 0x09	; 9
     808:	e8 2e       	mov	r14, r24
     80a:	f1 2c       	mov	r15, r1
     80c:	ec 0e       	add	r14, r28
     80e:	fd 1e       	adc	r15, r29
     810:	ce 01       	movw	r24, r28
     812:	01 96       	adiw	r24, 0x01	; 1
     814:	b7 01       	movw	r22, r14
     816:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     81a:	8e 01       	movw	r16, r28
     81c:	0f 5e       	subi	r16, 0xEF	; 239
     81e:	1f 4f       	sbci	r17, 0xFF	; 255
     820:	ce 01       	movw	r24, r28
     822:	05 96       	adiw	r24, 0x05	; 5
     824:	b8 01       	movw	r22, r16
     826:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     82a:	89 85       	ldd	r24, Y+9	; 0x09
     82c:	82 30       	cpi	r24, 0x02	; 2
     82e:	40 f0       	brcs	.+16     	; 0x840 <__gesf2+0x56>
     830:	89 89       	ldd	r24, Y+17	; 0x11
     832:	82 30       	cpi	r24, 0x02	; 2
     834:	28 f0       	brcs	.+10     	; 0x840 <__gesf2+0x56>
     836:	c7 01       	movw	r24, r14
     838:	b8 01       	movw	r22, r16
     83a:	0e 94 be 06 	call	0xd7c	; 0xd7c <__fpcmp_parts_f>
     83e:	01 c0       	rjmp	.+2      	; 0x842 <__gesf2+0x58>
     840:	8f ef       	ldi	r24, 0xFF	; 255
     842:	68 96       	adiw	r28, 0x18	; 24
     844:	e6 e0       	ldi	r30, 0x06	; 6
     846:	0c 94 04 1a 	jmp	0x3408	; 0x3408 <__epilogue_restores__+0x18>

0000084a <__ltsf2>:
     84a:	a8 e1       	ldi	r26, 0x18	; 24
     84c:	b0 e0       	ldi	r27, 0x00	; 0
     84e:	eb e2       	ldi	r30, 0x2B	; 43
     850:	f4 e0       	ldi	r31, 0x04	; 4
     852:	0c 94 e8 19 	jmp	0x33d0	; 0x33d0 <__prologue_saves__+0x18>
     856:	69 83       	std	Y+1, r22	; 0x01
     858:	7a 83       	std	Y+2, r23	; 0x02
     85a:	8b 83       	std	Y+3, r24	; 0x03
     85c:	9c 83       	std	Y+4, r25	; 0x04
     85e:	2d 83       	std	Y+5, r18	; 0x05
     860:	3e 83       	std	Y+6, r19	; 0x06
     862:	4f 83       	std	Y+7, r20	; 0x07
     864:	58 87       	std	Y+8, r21	; 0x08
     866:	89 e0       	ldi	r24, 0x09	; 9
     868:	e8 2e       	mov	r14, r24
     86a:	f1 2c       	mov	r15, r1
     86c:	ec 0e       	add	r14, r28
     86e:	fd 1e       	adc	r15, r29
     870:	ce 01       	movw	r24, r28
     872:	01 96       	adiw	r24, 0x01	; 1
     874:	b7 01       	movw	r22, r14
     876:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     87a:	8e 01       	movw	r16, r28
     87c:	0f 5e       	subi	r16, 0xEF	; 239
     87e:	1f 4f       	sbci	r17, 0xFF	; 255
     880:	ce 01       	movw	r24, r28
     882:	05 96       	adiw	r24, 0x05	; 5
     884:	b8 01       	movw	r22, r16
     886:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     88a:	89 85       	ldd	r24, Y+9	; 0x09
     88c:	82 30       	cpi	r24, 0x02	; 2
     88e:	40 f0       	brcs	.+16     	; 0x8a0 <__ltsf2+0x56>
     890:	89 89       	ldd	r24, Y+17	; 0x11
     892:	82 30       	cpi	r24, 0x02	; 2
     894:	28 f0       	brcs	.+10     	; 0x8a0 <__ltsf2+0x56>
     896:	c7 01       	movw	r24, r14
     898:	b8 01       	movw	r22, r16
     89a:	0e 94 be 06 	call	0xd7c	; 0xd7c <__fpcmp_parts_f>
     89e:	01 c0       	rjmp	.+2      	; 0x8a2 <__ltsf2+0x58>
     8a0:	81 e0       	ldi	r24, 0x01	; 1
     8a2:	68 96       	adiw	r28, 0x18	; 24
     8a4:	e6 e0       	ldi	r30, 0x06	; 6
     8a6:	0c 94 04 1a 	jmp	0x3408	; 0x3408 <__epilogue_restores__+0x18>

000008aa <__fixsfsi>:
     8aa:	ac e0       	ldi	r26, 0x0C	; 12
     8ac:	b0 e0       	ldi	r27, 0x00	; 0
     8ae:	eb e5       	ldi	r30, 0x5B	; 91
     8b0:	f4 e0       	ldi	r31, 0x04	; 4
     8b2:	0c 94 ec 19 	jmp	0x33d8	; 0x33d8 <__prologue_saves__+0x20>
     8b6:	69 83       	std	Y+1, r22	; 0x01
     8b8:	7a 83       	std	Y+2, r23	; 0x02
     8ba:	8b 83       	std	Y+3, r24	; 0x03
     8bc:	9c 83       	std	Y+4, r25	; 0x04
     8be:	ce 01       	movw	r24, r28
     8c0:	01 96       	adiw	r24, 0x01	; 1
     8c2:	be 01       	movw	r22, r28
     8c4:	6b 5f       	subi	r22, 0xFB	; 251
     8c6:	7f 4f       	sbci	r23, 0xFF	; 255
     8c8:	0e 94 46 06 	call	0xc8c	; 0xc8c <__unpack_f>
     8cc:	8d 81       	ldd	r24, Y+5	; 0x05
     8ce:	82 30       	cpi	r24, 0x02	; 2
     8d0:	61 f1       	breq	.+88     	; 0x92a <__fixsfsi+0x80>
     8d2:	82 30       	cpi	r24, 0x02	; 2
     8d4:	50 f1       	brcs	.+84     	; 0x92a <__fixsfsi+0x80>
     8d6:	84 30       	cpi	r24, 0x04	; 4
     8d8:	21 f4       	brne	.+8      	; 0x8e2 <__fixsfsi+0x38>
     8da:	8e 81       	ldd	r24, Y+6	; 0x06
     8dc:	88 23       	and	r24, r24
     8de:	51 f1       	breq	.+84     	; 0x934 <__fixsfsi+0x8a>
     8e0:	2e c0       	rjmp	.+92     	; 0x93e <__fixsfsi+0x94>
     8e2:	2f 81       	ldd	r18, Y+7	; 0x07
     8e4:	38 85       	ldd	r19, Y+8	; 0x08
     8e6:	37 fd       	sbrc	r19, 7
     8e8:	20 c0       	rjmp	.+64     	; 0x92a <__fixsfsi+0x80>
     8ea:	6e 81       	ldd	r22, Y+6	; 0x06
     8ec:	2f 31       	cpi	r18, 0x1F	; 31
     8ee:	31 05       	cpc	r19, r1
     8f0:	1c f0       	brlt	.+6      	; 0x8f8 <__fixsfsi+0x4e>
     8f2:	66 23       	and	r22, r22
     8f4:	f9 f0       	breq	.+62     	; 0x934 <__fixsfsi+0x8a>
     8f6:	23 c0       	rjmp	.+70     	; 0x93e <__fixsfsi+0x94>
     8f8:	8e e1       	ldi	r24, 0x1E	; 30
     8fa:	90 e0       	ldi	r25, 0x00	; 0
     8fc:	82 1b       	sub	r24, r18
     8fe:	93 0b       	sbc	r25, r19
     900:	29 85       	ldd	r18, Y+9	; 0x09
     902:	3a 85       	ldd	r19, Y+10	; 0x0a
     904:	4b 85       	ldd	r20, Y+11	; 0x0b
     906:	5c 85       	ldd	r21, Y+12	; 0x0c
     908:	04 c0       	rjmp	.+8      	; 0x912 <__fixsfsi+0x68>
     90a:	56 95       	lsr	r21
     90c:	47 95       	ror	r20
     90e:	37 95       	ror	r19
     910:	27 95       	ror	r18
     912:	8a 95       	dec	r24
     914:	d2 f7       	brpl	.-12     	; 0x90a <__fixsfsi+0x60>
     916:	66 23       	and	r22, r22
     918:	b1 f0       	breq	.+44     	; 0x946 <__fixsfsi+0x9c>
     91a:	50 95       	com	r21
     91c:	40 95       	com	r20
     91e:	30 95       	com	r19
     920:	21 95       	neg	r18
     922:	3f 4f       	sbci	r19, 0xFF	; 255
     924:	4f 4f       	sbci	r20, 0xFF	; 255
     926:	5f 4f       	sbci	r21, 0xFF	; 255
     928:	0e c0       	rjmp	.+28     	; 0x946 <__fixsfsi+0x9c>
     92a:	20 e0       	ldi	r18, 0x00	; 0
     92c:	30 e0       	ldi	r19, 0x00	; 0
     92e:	40 e0       	ldi	r20, 0x00	; 0
     930:	50 e0       	ldi	r21, 0x00	; 0
     932:	09 c0       	rjmp	.+18     	; 0x946 <__fixsfsi+0x9c>
     934:	2f ef       	ldi	r18, 0xFF	; 255
     936:	3f ef       	ldi	r19, 0xFF	; 255
     938:	4f ef       	ldi	r20, 0xFF	; 255
     93a:	5f e7       	ldi	r21, 0x7F	; 127
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__fixsfsi+0x9c>
     93e:	20 e0       	ldi	r18, 0x00	; 0
     940:	30 e0       	ldi	r19, 0x00	; 0
     942:	40 e0       	ldi	r20, 0x00	; 0
     944:	50 e8       	ldi	r21, 0x80	; 128
     946:	b9 01       	movw	r22, r18
     948:	ca 01       	movw	r24, r20
     94a:	2c 96       	adiw	r28, 0x0c	; 12
     94c:	e2 e0       	ldi	r30, 0x02	; 2
     94e:	0c 94 08 1a 	jmp	0x3410	; 0x3410 <__epilogue_restores__+0x20>

00000952 <__floatunsisf>:
     952:	a8 e0       	ldi	r26, 0x08	; 8
     954:	b0 e0       	ldi	r27, 0x00	; 0
     956:	ef ea       	ldi	r30, 0xAF	; 175
     958:	f4 e0       	ldi	r31, 0x04	; 4
     95a:	0c 94 e4 19 	jmp	0x33c8	; 0x33c8 <__prologue_saves__+0x10>
     95e:	7b 01       	movw	r14, r22
     960:	8c 01       	movw	r16, r24
     962:	61 15       	cp	r22, r1
     964:	71 05       	cpc	r23, r1
     966:	81 05       	cpc	r24, r1
     968:	91 05       	cpc	r25, r1
     96a:	19 f4       	brne	.+6      	; 0x972 <__floatunsisf+0x20>
     96c:	82 e0       	ldi	r24, 0x02	; 2
     96e:	89 83       	std	Y+1, r24	; 0x01
     970:	60 c0       	rjmp	.+192    	; 0xa32 <__floatunsisf+0xe0>
     972:	83 e0       	ldi	r24, 0x03	; 3
     974:	89 83       	std	Y+1, r24	; 0x01
     976:	8e e1       	ldi	r24, 0x1E	; 30
     978:	c8 2e       	mov	r12, r24
     97a:	d1 2c       	mov	r13, r1
     97c:	dc 82       	std	Y+4, r13	; 0x04
     97e:	cb 82       	std	Y+3, r12	; 0x03
     980:	ed 82       	std	Y+5, r14	; 0x05
     982:	fe 82       	std	Y+6, r15	; 0x06
     984:	0f 83       	std	Y+7, r16	; 0x07
     986:	18 87       	std	Y+8, r17	; 0x08
     988:	c8 01       	movw	r24, r16
     98a:	b7 01       	movw	r22, r14
     98c:	0e 94 22 05 	call	0xa44	; 0xa44 <__clzsi2>
     990:	fc 01       	movw	r30, r24
     992:	31 97       	sbiw	r30, 0x01	; 1
     994:	f7 ff       	sbrs	r31, 7
     996:	3b c0       	rjmp	.+118    	; 0xa0e <__floatunsisf+0xbc>
     998:	22 27       	eor	r18, r18
     99a:	33 27       	eor	r19, r19
     99c:	2e 1b       	sub	r18, r30
     99e:	3f 0b       	sbc	r19, r31
     9a0:	57 01       	movw	r10, r14
     9a2:	68 01       	movw	r12, r16
     9a4:	02 2e       	mov	r0, r18
     9a6:	04 c0       	rjmp	.+8      	; 0x9b0 <__floatunsisf+0x5e>
     9a8:	d6 94       	lsr	r13
     9aa:	c7 94       	ror	r12
     9ac:	b7 94       	ror	r11
     9ae:	a7 94       	ror	r10
     9b0:	0a 94       	dec	r0
     9b2:	d2 f7       	brpl	.-12     	; 0x9a8 <__floatunsisf+0x56>
     9b4:	40 e0       	ldi	r20, 0x00	; 0
     9b6:	50 e0       	ldi	r21, 0x00	; 0
     9b8:	60 e0       	ldi	r22, 0x00	; 0
     9ba:	70 e0       	ldi	r23, 0x00	; 0
     9bc:	81 e0       	ldi	r24, 0x01	; 1
     9be:	90 e0       	ldi	r25, 0x00	; 0
     9c0:	a0 e0       	ldi	r26, 0x00	; 0
     9c2:	b0 e0       	ldi	r27, 0x00	; 0
     9c4:	04 c0       	rjmp	.+8      	; 0x9ce <__floatunsisf+0x7c>
     9c6:	88 0f       	add	r24, r24
     9c8:	99 1f       	adc	r25, r25
     9ca:	aa 1f       	adc	r26, r26
     9cc:	bb 1f       	adc	r27, r27
     9ce:	2a 95       	dec	r18
     9d0:	d2 f7       	brpl	.-12     	; 0x9c6 <__floatunsisf+0x74>
     9d2:	01 97       	sbiw	r24, 0x01	; 1
     9d4:	a1 09       	sbc	r26, r1
     9d6:	b1 09       	sbc	r27, r1
     9d8:	8e 21       	and	r24, r14
     9da:	9f 21       	and	r25, r15
     9dc:	a0 23       	and	r26, r16
     9de:	b1 23       	and	r27, r17
     9e0:	00 97       	sbiw	r24, 0x00	; 0
     9e2:	a1 05       	cpc	r26, r1
     9e4:	b1 05       	cpc	r27, r1
     9e6:	21 f0       	breq	.+8      	; 0x9f0 <__floatunsisf+0x9e>
     9e8:	41 e0       	ldi	r20, 0x01	; 1
     9ea:	50 e0       	ldi	r21, 0x00	; 0
     9ec:	60 e0       	ldi	r22, 0x00	; 0
     9ee:	70 e0       	ldi	r23, 0x00	; 0
     9f0:	4a 29       	or	r20, r10
     9f2:	5b 29       	or	r21, r11
     9f4:	6c 29       	or	r22, r12
     9f6:	7d 29       	or	r23, r13
     9f8:	4d 83       	std	Y+5, r20	; 0x05
     9fa:	5e 83       	std	Y+6, r21	; 0x06
     9fc:	6f 83       	std	Y+7, r22	; 0x07
     9fe:	78 87       	std	Y+8, r23	; 0x08
     a00:	8e e1       	ldi	r24, 0x1E	; 30
     a02:	90 e0       	ldi	r25, 0x00	; 0
     a04:	8e 1b       	sub	r24, r30
     a06:	9f 0b       	sbc	r25, r31
     a08:	9c 83       	std	Y+4, r25	; 0x04
     a0a:	8b 83       	std	Y+3, r24	; 0x03
     a0c:	12 c0       	rjmp	.+36     	; 0xa32 <__floatunsisf+0xe0>
     a0e:	30 97       	sbiw	r30, 0x00	; 0
     a10:	81 f0       	breq	.+32     	; 0xa32 <__floatunsisf+0xe0>
     a12:	0e 2e       	mov	r0, r30
     a14:	04 c0       	rjmp	.+8      	; 0xa1e <__floatunsisf+0xcc>
     a16:	ee 0c       	add	r14, r14
     a18:	ff 1c       	adc	r15, r15
     a1a:	00 1f       	adc	r16, r16
     a1c:	11 1f       	adc	r17, r17
     a1e:	0a 94       	dec	r0
     a20:	d2 f7       	brpl	.-12     	; 0xa16 <__floatunsisf+0xc4>
     a22:	ed 82       	std	Y+5, r14	; 0x05
     a24:	fe 82       	std	Y+6, r15	; 0x06
     a26:	0f 83       	std	Y+7, r16	; 0x07
     a28:	18 87       	std	Y+8, r17	; 0x08
     a2a:	ce 1a       	sub	r12, r30
     a2c:	df 0a       	sbc	r13, r31
     a2e:	dc 82       	std	Y+4, r13	; 0x04
     a30:	cb 82       	std	Y+3, r12	; 0x03
     a32:	1a 82       	std	Y+2, r1	; 0x02
     a34:	ce 01       	movw	r24, r28
     a36:	01 96       	adiw	r24, 0x01	; 1
     a38:	0e 94 71 05 	call	0xae2	; 0xae2 <__pack_f>
     a3c:	28 96       	adiw	r28, 0x08	; 8
     a3e:	ea e0       	ldi	r30, 0x0A	; 10
     a40:	0c 94 00 1a 	jmp	0x3400	; 0x3400 <__epilogue_restores__+0x10>

00000a44 <__clzsi2>:
     a44:	ef 92       	push	r14
     a46:	ff 92       	push	r15
     a48:	0f 93       	push	r16
     a4a:	1f 93       	push	r17
     a4c:	7b 01       	movw	r14, r22
     a4e:	8c 01       	movw	r16, r24
     a50:	80 e0       	ldi	r24, 0x00	; 0
     a52:	e8 16       	cp	r14, r24
     a54:	80 e0       	ldi	r24, 0x00	; 0
     a56:	f8 06       	cpc	r15, r24
     a58:	81 e0       	ldi	r24, 0x01	; 1
     a5a:	08 07       	cpc	r16, r24
     a5c:	80 e0       	ldi	r24, 0x00	; 0
     a5e:	18 07       	cpc	r17, r24
     a60:	88 f4       	brcc	.+34     	; 0xa84 <__clzsi2+0x40>
     a62:	8f ef       	ldi	r24, 0xFF	; 255
     a64:	e8 16       	cp	r14, r24
     a66:	f1 04       	cpc	r15, r1
     a68:	01 05       	cpc	r16, r1
     a6a:	11 05       	cpc	r17, r1
     a6c:	31 f0       	breq	.+12     	; 0xa7a <__clzsi2+0x36>
     a6e:	28 f0       	brcs	.+10     	; 0xa7a <__clzsi2+0x36>
     a70:	88 e0       	ldi	r24, 0x08	; 8
     a72:	90 e0       	ldi	r25, 0x00	; 0
     a74:	a0 e0       	ldi	r26, 0x00	; 0
     a76:	b0 e0       	ldi	r27, 0x00	; 0
     a78:	17 c0       	rjmp	.+46     	; 0xaa8 <__clzsi2+0x64>
     a7a:	80 e0       	ldi	r24, 0x00	; 0
     a7c:	90 e0       	ldi	r25, 0x00	; 0
     a7e:	a0 e0       	ldi	r26, 0x00	; 0
     a80:	b0 e0       	ldi	r27, 0x00	; 0
     a82:	12 c0       	rjmp	.+36     	; 0xaa8 <__clzsi2+0x64>
     a84:	80 e0       	ldi	r24, 0x00	; 0
     a86:	e8 16       	cp	r14, r24
     a88:	80 e0       	ldi	r24, 0x00	; 0
     a8a:	f8 06       	cpc	r15, r24
     a8c:	80 e0       	ldi	r24, 0x00	; 0
     a8e:	08 07       	cpc	r16, r24
     a90:	81 e0       	ldi	r24, 0x01	; 1
     a92:	18 07       	cpc	r17, r24
     a94:	28 f0       	brcs	.+10     	; 0xaa0 <__clzsi2+0x5c>
     a96:	88 e1       	ldi	r24, 0x18	; 24
     a98:	90 e0       	ldi	r25, 0x00	; 0
     a9a:	a0 e0       	ldi	r26, 0x00	; 0
     a9c:	b0 e0       	ldi	r27, 0x00	; 0
     a9e:	04 c0       	rjmp	.+8      	; 0xaa8 <__clzsi2+0x64>
     aa0:	80 e1       	ldi	r24, 0x10	; 16
     aa2:	90 e0       	ldi	r25, 0x00	; 0
     aa4:	a0 e0       	ldi	r26, 0x00	; 0
     aa6:	b0 e0       	ldi	r27, 0x00	; 0
     aa8:	20 e2       	ldi	r18, 0x20	; 32
     aaa:	30 e0       	ldi	r19, 0x00	; 0
     aac:	40 e0       	ldi	r20, 0x00	; 0
     aae:	50 e0       	ldi	r21, 0x00	; 0
     ab0:	28 1b       	sub	r18, r24
     ab2:	39 0b       	sbc	r19, r25
     ab4:	4a 0b       	sbc	r20, r26
     ab6:	5b 0b       	sbc	r21, r27
     ab8:	04 c0       	rjmp	.+8      	; 0xac2 <__clzsi2+0x7e>
     aba:	16 95       	lsr	r17
     abc:	07 95       	ror	r16
     abe:	f7 94       	ror	r15
     ac0:	e7 94       	ror	r14
     ac2:	8a 95       	dec	r24
     ac4:	d2 f7       	brpl	.-12     	; 0xaba <__clzsi2+0x76>
     ac6:	f7 01       	movw	r30, r14
     ac8:	e8 59       	subi	r30, 0x98	; 152
     aca:	ff 4f       	sbci	r31, 0xFF	; 255
     acc:	80 81       	ld	r24, Z
     ace:	28 1b       	sub	r18, r24
     ad0:	31 09       	sbc	r19, r1
     ad2:	41 09       	sbc	r20, r1
     ad4:	51 09       	sbc	r21, r1
     ad6:	c9 01       	movw	r24, r18
     ad8:	1f 91       	pop	r17
     ada:	0f 91       	pop	r16
     adc:	ff 90       	pop	r15
     ade:	ef 90       	pop	r14
     ae0:	08 95       	ret

00000ae2 <__pack_f>:
     ae2:	df 92       	push	r13
     ae4:	ef 92       	push	r14
     ae6:	ff 92       	push	r15
     ae8:	0f 93       	push	r16
     aea:	1f 93       	push	r17
     aec:	fc 01       	movw	r30, r24
     aee:	e4 80       	ldd	r14, Z+4	; 0x04
     af0:	f5 80       	ldd	r15, Z+5	; 0x05
     af2:	06 81       	ldd	r16, Z+6	; 0x06
     af4:	17 81       	ldd	r17, Z+7	; 0x07
     af6:	d1 80       	ldd	r13, Z+1	; 0x01
     af8:	80 81       	ld	r24, Z
     afa:	82 30       	cpi	r24, 0x02	; 2
     afc:	48 f4       	brcc	.+18     	; 0xb10 <__pack_f+0x2e>
     afe:	80 e0       	ldi	r24, 0x00	; 0
     b00:	90 e0       	ldi	r25, 0x00	; 0
     b02:	a0 e1       	ldi	r26, 0x10	; 16
     b04:	b0 e0       	ldi	r27, 0x00	; 0
     b06:	e8 2a       	or	r14, r24
     b08:	f9 2a       	or	r15, r25
     b0a:	0a 2b       	or	r16, r26
     b0c:	1b 2b       	or	r17, r27
     b0e:	a5 c0       	rjmp	.+330    	; 0xc5a <__pack_f+0x178>
     b10:	84 30       	cpi	r24, 0x04	; 4
     b12:	09 f4       	brne	.+2      	; 0xb16 <__pack_f+0x34>
     b14:	9f c0       	rjmp	.+318    	; 0xc54 <__pack_f+0x172>
     b16:	82 30       	cpi	r24, 0x02	; 2
     b18:	21 f4       	brne	.+8      	; 0xb22 <__pack_f+0x40>
     b1a:	ee 24       	eor	r14, r14
     b1c:	ff 24       	eor	r15, r15
     b1e:	87 01       	movw	r16, r14
     b20:	05 c0       	rjmp	.+10     	; 0xb2c <__pack_f+0x4a>
     b22:	e1 14       	cp	r14, r1
     b24:	f1 04       	cpc	r15, r1
     b26:	01 05       	cpc	r16, r1
     b28:	11 05       	cpc	r17, r1
     b2a:	19 f4       	brne	.+6      	; 0xb32 <__pack_f+0x50>
     b2c:	e0 e0       	ldi	r30, 0x00	; 0
     b2e:	f0 e0       	ldi	r31, 0x00	; 0
     b30:	96 c0       	rjmp	.+300    	; 0xc5e <__pack_f+0x17c>
     b32:	62 81       	ldd	r22, Z+2	; 0x02
     b34:	73 81       	ldd	r23, Z+3	; 0x03
     b36:	9f ef       	ldi	r25, 0xFF	; 255
     b38:	62 38       	cpi	r22, 0x82	; 130
     b3a:	79 07       	cpc	r23, r25
     b3c:	0c f0       	brlt	.+2      	; 0xb40 <__pack_f+0x5e>
     b3e:	5b c0       	rjmp	.+182    	; 0xbf6 <__pack_f+0x114>
     b40:	22 e8       	ldi	r18, 0x82	; 130
     b42:	3f ef       	ldi	r19, 0xFF	; 255
     b44:	26 1b       	sub	r18, r22
     b46:	37 0b       	sbc	r19, r23
     b48:	2a 31       	cpi	r18, 0x1A	; 26
     b4a:	31 05       	cpc	r19, r1
     b4c:	2c f0       	brlt	.+10     	; 0xb58 <__pack_f+0x76>
     b4e:	20 e0       	ldi	r18, 0x00	; 0
     b50:	30 e0       	ldi	r19, 0x00	; 0
     b52:	40 e0       	ldi	r20, 0x00	; 0
     b54:	50 e0       	ldi	r21, 0x00	; 0
     b56:	2a c0       	rjmp	.+84     	; 0xbac <__pack_f+0xca>
     b58:	b8 01       	movw	r22, r16
     b5a:	a7 01       	movw	r20, r14
     b5c:	02 2e       	mov	r0, r18
     b5e:	04 c0       	rjmp	.+8      	; 0xb68 <__pack_f+0x86>
     b60:	76 95       	lsr	r23
     b62:	67 95       	ror	r22
     b64:	57 95       	ror	r21
     b66:	47 95       	ror	r20
     b68:	0a 94       	dec	r0
     b6a:	d2 f7       	brpl	.-12     	; 0xb60 <__pack_f+0x7e>
     b6c:	81 e0       	ldi	r24, 0x01	; 1
     b6e:	90 e0       	ldi	r25, 0x00	; 0
     b70:	a0 e0       	ldi	r26, 0x00	; 0
     b72:	b0 e0       	ldi	r27, 0x00	; 0
     b74:	04 c0       	rjmp	.+8      	; 0xb7e <__pack_f+0x9c>
     b76:	88 0f       	add	r24, r24
     b78:	99 1f       	adc	r25, r25
     b7a:	aa 1f       	adc	r26, r26
     b7c:	bb 1f       	adc	r27, r27
     b7e:	2a 95       	dec	r18
     b80:	d2 f7       	brpl	.-12     	; 0xb76 <__pack_f+0x94>
     b82:	01 97       	sbiw	r24, 0x01	; 1
     b84:	a1 09       	sbc	r26, r1
     b86:	b1 09       	sbc	r27, r1
     b88:	8e 21       	and	r24, r14
     b8a:	9f 21       	and	r25, r15
     b8c:	a0 23       	and	r26, r16
     b8e:	b1 23       	and	r27, r17
     b90:	00 97       	sbiw	r24, 0x00	; 0
     b92:	a1 05       	cpc	r26, r1
     b94:	b1 05       	cpc	r27, r1
     b96:	21 f0       	breq	.+8      	; 0xba0 <__pack_f+0xbe>
     b98:	81 e0       	ldi	r24, 0x01	; 1
     b9a:	90 e0       	ldi	r25, 0x00	; 0
     b9c:	a0 e0       	ldi	r26, 0x00	; 0
     b9e:	b0 e0       	ldi	r27, 0x00	; 0
     ba0:	9a 01       	movw	r18, r20
     ba2:	ab 01       	movw	r20, r22
     ba4:	28 2b       	or	r18, r24
     ba6:	39 2b       	or	r19, r25
     ba8:	4a 2b       	or	r20, r26
     baa:	5b 2b       	or	r21, r27
     bac:	da 01       	movw	r26, r20
     bae:	c9 01       	movw	r24, r18
     bb0:	8f 77       	andi	r24, 0x7F	; 127
     bb2:	90 70       	andi	r25, 0x00	; 0
     bb4:	a0 70       	andi	r26, 0x00	; 0
     bb6:	b0 70       	andi	r27, 0x00	; 0
     bb8:	80 34       	cpi	r24, 0x40	; 64
     bba:	91 05       	cpc	r25, r1
     bbc:	a1 05       	cpc	r26, r1
     bbe:	b1 05       	cpc	r27, r1
     bc0:	39 f4       	brne	.+14     	; 0xbd0 <__pack_f+0xee>
     bc2:	27 ff       	sbrs	r18, 7
     bc4:	09 c0       	rjmp	.+18     	; 0xbd8 <__pack_f+0xf6>
     bc6:	20 5c       	subi	r18, 0xC0	; 192
     bc8:	3f 4f       	sbci	r19, 0xFF	; 255
     bca:	4f 4f       	sbci	r20, 0xFF	; 255
     bcc:	5f 4f       	sbci	r21, 0xFF	; 255
     bce:	04 c0       	rjmp	.+8      	; 0xbd8 <__pack_f+0xf6>
     bd0:	21 5c       	subi	r18, 0xC1	; 193
     bd2:	3f 4f       	sbci	r19, 0xFF	; 255
     bd4:	4f 4f       	sbci	r20, 0xFF	; 255
     bd6:	5f 4f       	sbci	r21, 0xFF	; 255
     bd8:	e0 e0       	ldi	r30, 0x00	; 0
     bda:	f0 e0       	ldi	r31, 0x00	; 0
     bdc:	20 30       	cpi	r18, 0x00	; 0
     bde:	a0 e0       	ldi	r26, 0x00	; 0
     be0:	3a 07       	cpc	r19, r26
     be2:	a0 e0       	ldi	r26, 0x00	; 0
     be4:	4a 07       	cpc	r20, r26
     be6:	a0 e4       	ldi	r26, 0x40	; 64
     be8:	5a 07       	cpc	r21, r26
     bea:	10 f0       	brcs	.+4      	; 0xbf0 <__pack_f+0x10e>
     bec:	e1 e0       	ldi	r30, 0x01	; 1
     bee:	f0 e0       	ldi	r31, 0x00	; 0
     bf0:	79 01       	movw	r14, r18
     bf2:	8a 01       	movw	r16, r20
     bf4:	27 c0       	rjmp	.+78     	; 0xc44 <__pack_f+0x162>
     bf6:	60 38       	cpi	r22, 0x80	; 128
     bf8:	71 05       	cpc	r23, r1
     bfa:	64 f5       	brge	.+88     	; 0xc54 <__pack_f+0x172>
     bfc:	fb 01       	movw	r30, r22
     bfe:	e1 58       	subi	r30, 0x81	; 129
     c00:	ff 4f       	sbci	r31, 0xFF	; 255
     c02:	d8 01       	movw	r26, r16
     c04:	c7 01       	movw	r24, r14
     c06:	8f 77       	andi	r24, 0x7F	; 127
     c08:	90 70       	andi	r25, 0x00	; 0
     c0a:	a0 70       	andi	r26, 0x00	; 0
     c0c:	b0 70       	andi	r27, 0x00	; 0
     c0e:	80 34       	cpi	r24, 0x40	; 64
     c10:	91 05       	cpc	r25, r1
     c12:	a1 05       	cpc	r26, r1
     c14:	b1 05       	cpc	r27, r1
     c16:	39 f4       	brne	.+14     	; 0xc26 <__pack_f+0x144>
     c18:	e7 fe       	sbrs	r14, 7
     c1a:	0d c0       	rjmp	.+26     	; 0xc36 <__pack_f+0x154>
     c1c:	80 e4       	ldi	r24, 0x40	; 64
     c1e:	90 e0       	ldi	r25, 0x00	; 0
     c20:	a0 e0       	ldi	r26, 0x00	; 0
     c22:	b0 e0       	ldi	r27, 0x00	; 0
     c24:	04 c0       	rjmp	.+8      	; 0xc2e <__pack_f+0x14c>
     c26:	8f e3       	ldi	r24, 0x3F	; 63
     c28:	90 e0       	ldi	r25, 0x00	; 0
     c2a:	a0 e0       	ldi	r26, 0x00	; 0
     c2c:	b0 e0       	ldi	r27, 0x00	; 0
     c2e:	e8 0e       	add	r14, r24
     c30:	f9 1e       	adc	r15, r25
     c32:	0a 1f       	adc	r16, r26
     c34:	1b 1f       	adc	r17, r27
     c36:	17 ff       	sbrs	r17, 7
     c38:	05 c0       	rjmp	.+10     	; 0xc44 <__pack_f+0x162>
     c3a:	16 95       	lsr	r17
     c3c:	07 95       	ror	r16
     c3e:	f7 94       	ror	r15
     c40:	e7 94       	ror	r14
     c42:	31 96       	adiw	r30, 0x01	; 1
     c44:	87 e0       	ldi	r24, 0x07	; 7
     c46:	16 95       	lsr	r17
     c48:	07 95       	ror	r16
     c4a:	f7 94       	ror	r15
     c4c:	e7 94       	ror	r14
     c4e:	8a 95       	dec	r24
     c50:	d1 f7       	brne	.-12     	; 0xc46 <__pack_f+0x164>
     c52:	05 c0       	rjmp	.+10     	; 0xc5e <__pack_f+0x17c>
     c54:	ee 24       	eor	r14, r14
     c56:	ff 24       	eor	r15, r15
     c58:	87 01       	movw	r16, r14
     c5a:	ef ef       	ldi	r30, 0xFF	; 255
     c5c:	f0 e0       	ldi	r31, 0x00	; 0
     c5e:	6e 2f       	mov	r22, r30
     c60:	67 95       	ror	r22
     c62:	66 27       	eor	r22, r22
     c64:	67 95       	ror	r22
     c66:	90 2f       	mov	r25, r16
     c68:	9f 77       	andi	r25, 0x7F	; 127
     c6a:	d7 94       	ror	r13
     c6c:	dd 24       	eor	r13, r13
     c6e:	d7 94       	ror	r13
     c70:	8e 2f       	mov	r24, r30
     c72:	86 95       	lsr	r24
     c74:	49 2f       	mov	r20, r25
     c76:	46 2b       	or	r20, r22
     c78:	58 2f       	mov	r21, r24
     c7a:	5d 29       	or	r21, r13
     c7c:	b7 01       	movw	r22, r14
     c7e:	ca 01       	movw	r24, r20
     c80:	1f 91       	pop	r17
     c82:	0f 91       	pop	r16
     c84:	ff 90       	pop	r15
     c86:	ef 90       	pop	r14
     c88:	df 90       	pop	r13
     c8a:	08 95       	ret

00000c8c <__unpack_f>:
     c8c:	fc 01       	movw	r30, r24
     c8e:	db 01       	movw	r26, r22
     c90:	40 81       	ld	r20, Z
     c92:	51 81       	ldd	r21, Z+1	; 0x01
     c94:	22 81       	ldd	r18, Z+2	; 0x02
     c96:	62 2f       	mov	r22, r18
     c98:	6f 77       	andi	r22, 0x7F	; 127
     c9a:	70 e0       	ldi	r23, 0x00	; 0
     c9c:	22 1f       	adc	r18, r18
     c9e:	22 27       	eor	r18, r18
     ca0:	22 1f       	adc	r18, r18
     ca2:	93 81       	ldd	r25, Z+3	; 0x03
     ca4:	89 2f       	mov	r24, r25
     ca6:	88 0f       	add	r24, r24
     ca8:	82 2b       	or	r24, r18
     caa:	28 2f       	mov	r18, r24
     cac:	30 e0       	ldi	r19, 0x00	; 0
     cae:	99 1f       	adc	r25, r25
     cb0:	99 27       	eor	r25, r25
     cb2:	99 1f       	adc	r25, r25
     cb4:	11 96       	adiw	r26, 0x01	; 1
     cb6:	9c 93       	st	X, r25
     cb8:	11 97       	sbiw	r26, 0x01	; 1
     cba:	21 15       	cp	r18, r1
     cbc:	31 05       	cpc	r19, r1
     cbe:	a9 f5       	brne	.+106    	; 0xd2a <__unpack_f+0x9e>
     cc0:	41 15       	cp	r20, r1
     cc2:	51 05       	cpc	r21, r1
     cc4:	61 05       	cpc	r22, r1
     cc6:	71 05       	cpc	r23, r1
     cc8:	11 f4       	brne	.+4      	; 0xcce <__unpack_f+0x42>
     cca:	82 e0       	ldi	r24, 0x02	; 2
     ccc:	37 c0       	rjmp	.+110    	; 0xd3c <__unpack_f+0xb0>
     cce:	82 e8       	ldi	r24, 0x82	; 130
     cd0:	9f ef       	ldi	r25, 0xFF	; 255
     cd2:	13 96       	adiw	r26, 0x03	; 3
     cd4:	9c 93       	st	X, r25
     cd6:	8e 93       	st	-X, r24
     cd8:	12 97       	sbiw	r26, 0x02	; 2
     cda:	9a 01       	movw	r18, r20
     cdc:	ab 01       	movw	r20, r22
     cde:	67 e0       	ldi	r22, 0x07	; 7
     ce0:	22 0f       	add	r18, r18
     ce2:	33 1f       	adc	r19, r19
     ce4:	44 1f       	adc	r20, r20
     ce6:	55 1f       	adc	r21, r21
     ce8:	6a 95       	dec	r22
     cea:	d1 f7       	brne	.-12     	; 0xce0 <__unpack_f+0x54>
     cec:	83 e0       	ldi	r24, 0x03	; 3
     cee:	8c 93       	st	X, r24
     cf0:	0d c0       	rjmp	.+26     	; 0xd0c <__unpack_f+0x80>
     cf2:	22 0f       	add	r18, r18
     cf4:	33 1f       	adc	r19, r19
     cf6:	44 1f       	adc	r20, r20
     cf8:	55 1f       	adc	r21, r21
     cfa:	12 96       	adiw	r26, 0x02	; 2
     cfc:	8d 91       	ld	r24, X+
     cfe:	9c 91       	ld	r25, X
     d00:	13 97       	sbiw	r26, 0x03	; 3
     d02:	01 97       	sbiw	r24, 0x01	; 1
     d04:	13 96       	adiw	r26, 0x03	; 3
     d06:	9c 93       	st	X, r25
     d08:	8e 93       	st	-X, r24
     d0a:	12 97       	sbiw	r26, 0x02	; 2
     d0c:	20 30       	cpi	r18, 0x00	; 0
     d0e:	80 e0       	ldi	r24, 0x00	; 0
     d10:	38 07       	cpc	r19, r24
     d12:	80 e0       	ldi	r24, 0x00	; 0
     d14:	48 07       	cpc	r20, r24
     d16:	80 e4       	ldi	r24, 0x40	; 64
     d18:	58 07       	cpc	r21, r24
     d1a:	58 f3       	brcs	.-42     	; 0xcf2 <__unpack_f+0x66>
     d1c:	14 96       	adiw	r26, 0x04	; 4
     d1e:	2d 93       	st	X+, r18
     d20:	3d 93       	st	X+, r19
     d22:	4d 93       	st	X+, r20
     d24:	5c 93       	st	X, r21
     d26:	17 97       	sbiw	r26, 0x07	; 7
     d28:	08 95       	ret
     d2a:	2f 3f       	cpi	r18, 0xFF	; 255
     d2c:	31 05       	cpc	r19, r1
     d2e:	79 f4       	brne	.+30     	; 0xd4e <__unpack_f+0xc2>
     d30:	41 15       	cp	r20, r1
     d32:	51 05       	cpc	r21, r1
     d34:	61 05       	cpc	r22, r1
     d36:	71 05       	cpc	r23, r1
     d38:	19 f4       	brne	.+6      	; 0xd40 <__unpack_f+0xb4>
     d3a:	84 e0       	ldi	r24, 0x04	; 4
     d3c:	8c 93       	st	X, r24
     d3e:	08 95       	ret
     d40:	64 ff       	sbrs	r22, 4
     d42:	03 c0       	rjmp	.+6      	; 0xd4a <__unpack_f+0xbe>
     d44:	81 e0       	ldi	r24, 0x01	; 1
     d46:	8c 93       	st	X, r24
     d48:	12 c0       	rjmp	.+36     	; 0xd6e <__unpack_f+0xe2>
     d4a:	1c 92       	st	X, r1
     d4c:	10 c0       	rjmp	.+32     	; 0xd6e <__unpack_f+0xe2>
     d4e:	2f 57       	subi	r18, 0x7F	; 127
     d50:	30 40       	sbci	r19, 0x00	; 0
     d52:	13 96       	adiw	r26, 0x03	; 3
     d54:	3c 93       	st	X, r19
     d56:	2e 93       	st	-X, r18
     d58:	12 97       	sbiw	r26, 0x02	; 2
     d5a:	83 e0       	ldi	r24, 0x03	; 3
     d5c:	8c 93       	st	X, r24
     d5e:	87 e0       	ldi	r24, 0x07	; 7
     d60:	44 0f       	add	r20, r20
     d62:	55 1f       	adc	r21, r21
     d64:	66 1f       	adc	r22, r22
     d66:	77 1f       	adc	r23, r23
     d68:	8a 95       	dec	r24
     d6a:	d1 f7       	brne	.-12     	; 0xd60 <__unpack_f+0xd4>
     d6c:	70 64       	ori	r23, 0x40	; 64
     d6e:	14 96       	adiw	r26, 0x04	; 4
     d70:	4d 93       	st	X+, r20
     d72:	5d 93       	st	X+, r21
     d74:	6d 93       	st	X+, r22
     d76:	7c 93       	st	X, r23
     d78:	17 97       	sbiw	r26, 0x07	; 7
     d7a:	08 95       	ret

00000d7c <__fpcmp_parts_f>:
     d7c:	1f 93       	push	r17
     d7e:	dc 01       	movw	r26, r24
     d80:	fb 01       	movw	r30, r22
     d82:	9c 91       	ld	r25, X
     d84:	92 30       	cpi	r25, 0x02	; 2
     d86:	08 f4       	brcc	.+2      	; 0xd8a <__fpcmp_parts_f+0xe>
     d88:	47 c0       	rjmp	.+142    	; 0xe18 <__fpcmp_parts_f+0x9c>
     d8a:	80 81       	ld	r24, Z
     d8c:	82 30       	cpi	r24, 0x02	; 2
     d8e:	08 f4       	brcc	.+2      	; 0xd92 <__fpcmp_parts_f+0x16>
     d90:	43 c0       	rjmp	.+134    	; 0xe18 <__fpcmp_parts_f+0x9c>
     d92:	94 30       	cpi	r25, 0x04	; 4
     d94:	51 f4       	brne	.+20     	; 0xdaa <__fpcmp_parts_f+0x2e>
     d96:	11 96       	adiw	r26, 0x01	; 1
     d98:	1c 91       	ld	r17, X
     d9a:	84 30       	cpi	r24, 0x04	; 4
     d9c:	99 f5       	brne	.+102    	; 0xe04 <__fpcmp_parts_f+0x88>
     d9e:	81 81       	ldd	r24, Z+1	; 0x01
     da0:	68 2f       	mov	r22, r24
     da2:	70 e0       	ldi	r23, 0x00	; 0
     da4:	61 1b       	sub	r22, r17
     da6:	71 09       	sbc	r23, r1
     da8:	3f c0       	rjmp	.+126    	; 0xe28 <__fpcmp_parts_f+0xac>
     daa:	84 30       	cpi	r24, 0x04	; 4
     dac:	21 f0       	breq	.+8      	; 0xdb6 <__fpcmp_parts_f+0x3a>
     dae:	92 30       	cpi	r25, 0x02	; 2
     db0:	31 f4       	brne	.+12     	; 0xdbe <__fpcmp_parts_f+0x42>
     db2:	82 30       	cpi	r24, 0x02	; 2
     db4:	b9 f1       	breq	.+110    	; 0xe24 <__fpcmp_parts_f+0xa8>
     db6:	81 81       	ldd	r24, Z+1	; 0x01
     db8:	88 23       	and	r24, r24
     dba:	89 f1       	breq	.+98     	; 0xe1e <__fpcmp_parts_f+0xa2>
     dbc:	2d c0       	rjmp	.+90     	; 0xe18 <__fpcmp_parts_f+0x9c>
     dbe:	11 96       	adiw	r26, 0x01	; 1
     dc0:	1c 91       	ld	r17, X
     dc2:	11 97       	sbiw	r26, 0x01	; 1
     dc4:	82 30       	cpi	r24, 0x02	; 2
     dc6:	f1 f0       	breq	.+60     	; 0xe04 <__fpcmp_parts_f+0x88>
     dc8:	81 81       	ldd	r24, Z+1	; 0x01
     dca:	18 17       	cp	r17, r24
     dcc:	d9 f4       	brne	.+54     	; 0xe04 <__fpcmp_parts_f+0x88>
     dce:	12 96       	adiw	r26, 0x02	; 2
     dd0:	2d 91       	ld	r18, X+
     dd2:	3c 91       	ld	r19, X
     dd4:	13 97       	sbiw	r26, 0x03	; 3
     dd6:	82 81       	ldd	r24, Z+2	; 0x02
     dd8:	93 81       	ldd	r25, Z+3	; 0x03
     dda:	82 17       	cp	r24, r18
     ddc:	93 07       	cpc	r25, r19
     dde:	94 f0       	brlt	.+36     	; 0xe04 <__fpcmp_parts_f+0x88>
     de0:	28 17       	cp	r18, r24
     de2:	39 07       	cpc	r19, r25
     de4:	bc f0       	brlt	.+46     	; 0xe14 <__fpcmp_parts_f+0x98>
     de6:	14 96       	adiw	r26, 0x04	; 4
     de8:	8d 91       	ld	r24, X+
     dea:	9d 91       	ld	r25, X+
     dec:	0d 90       	ld	r0, X+
     dee:	bc 91       	ld	r27, X
     df0:	a0 2d       	mov	r26, r0
     df2:	24 81       	ldd	r18, Z+4	; 0x04
     df4:	35 81       	ldd	r19, Z+5	; 0x05
     df6:	46 81       	ldd	r20, Z+6	; 0x06
     df8:	57 81       	ldd	r21, Z+7	; 0x07
     dfa:	28 17       	cp	r18, r24
     dfc:	39 07       	cpc	r19, r25
     dfe:	4a 07       	cpc	r20, r26
     e00:	5b 07       	cpc	r21, r27
     e02:	18 f4       	brcc	.+6      	; 0xe0a <__fpcmp_parts_f+0x8e>
     e04:	11 23       	and	r17, r17
     e06:	41 f0       	breq	.+16     	; 0xe18 <__fpcmp_parts_f+0x9c>
     e08:	0a c0       	rjmp	.+20     	; 0xe1e <__fpcmp_parts_f+0xa2>
     e0a:	82 17       	cp	r24, r18
     e0c:	93 07       	cpc	r25, r19
     e0e:	a4 07       	cpc	r26, r20
     e10:	b5 07       	cpc	r27, r21
     e12:	40 f4       	brcc	.+16     	; 0xe24 <__fpcmp_parts_f+0xa8>
     e14:	11 23       	and	r17, r17
     e16:	19 f0       	breq	.+6      	; 0xe1e <__fpcmp_parts_f+0xa2>
     e18:	61 e0       	ldi	r22, 0x01	; 1
     e1a:	70 e0       	ldi	r23, 0x00	; 0
     e1c:	05 c0       	rjmp	.+10     	; 0xe28 <__fpcmp_parts_f+0xac>
     e1e:	6f ef       	ldi	r22, 0xFF	; 255
     e20:	7f ef       	ldi	r23, 0xFF	; 255
     e22:	02 c0       	rjmp	.+4      	; 0xe28 <__fpcmp_parts_f+0xac>
     e24:	60 e0       	ldi	r22, 0x00	; 0
     e26:	70 e0       	ldi	r23, 0x00	; 0
     e28:	cb 01       	movw	r24, r22
     e2a:	1f 91       	pop	r17
     e2c:	08 95       	ret

00000e2e <ICU_Init>:
#include <util/delay.h>
//#include <avr/interrupt.h>


// Initializes and enables the ADC Module to start functionality
void ICU_Init(void) {
     e2e:	df 93       	push	r29
     e30:	cf 93       	push	r28
     e32:	cd b7       	in	r28, 0x3d	; 61
     e34:	de b7       	in	r29, 0x3e	; 62
	 * 2  FOC1B: Force Output Compare for Compare unit B
	 * 1:0  WGM11:0: Waveform Generation Mode
	 */

	// Clears COM1A1:0 to '00', I want normal mode
	CLR_BIT(TCCR1A, COM1A1);
     e36:	af e4       	ldi	r26, 0x4F	; 79
     e38:	b0 e0       	ldi	r27, 0x00	; 0
     e3a:	ef e4       	ldi	r30, 0x4F	; 79
     e3c:	f0 e0       	ldi	r31, 0x00	; 0
     e3e:	80 81       	ld	r24, Z
     e40:	8f 77       	andi	r24, 0x7F	; 127
     e42:	8c 93       	st	X, r24
	CLR_BIT(TCCR1A, COM1A0);
     e44:	af e4       	ldi	r26, 0x4F	; 79
     e46:	b0 e0       	ldi	r27, 0x00	; 0
     e48:	ef e4       	ldi	r30, 0x4F	; 79
     e4a:	f0 e0       	ldi	r31, 0x00	; 0
     e4c:	80 81       	ld	r24, Z
     e4e:	8f 7b       	andi	r24, 0xBF	; 191
     e50:	8c 93       	st	X, r24

	// Clears COM1B1:0 to '00', I want normal mode
	CLR_BIT(TCCR1A, COM1B1);
     e52:	af e4       	ldi	r26, 0x4F	; 79
     e54:	b0 e0       	ldi	r27, 0x00	; 0
     e56:	ef e4       	ldi	r30, 0x4F	; 79
     e58:	f0 e0       	ldi	r31, 0x00	; 0
     e5a:	80 81       	ld	r24, Z
     e5c:	8f 7d       	andi	r24, 0xDF	; 223
     e5e:	8c 93       	st	X, r24
	CLR_BIT(TCCR1A, COM1B0);
     e60:	af e4       	ldi	r26, 0x4F	; 79
     e62:	b0 e0       	ldi	r27, 0x00	; 0
     e64:	ef e4       	ldi	r30, 0x4F	; 79
     e66:	f0 e0       	ldi	r31, 0x00	; 0
     e68:	80 81       	ld	r24, Z
     e6a:	8f 7e       	andi	r24, 0xEF	; 239
     e6c:	8c 93       	st	X, r24

	// Sets FOC1A to '1', I'm in normal mode
	SET_BIT(TCCR1A, FOC1A);
     e6e:	af e4       	ldi	r26, 0x4F	; 79
     e70:	b0 e0       	ldi	r27, 0x00	; 0
     e72:	ef e4       	ldi	r30, 0x4F	; 79
     e74:	f0 e0       	ldi	r31, 0x00	; 0
     e76:	80 81       	ld	r24, Z
     e78:	88 60       	ori	r24, 0x08	; 8
     e7a:	8c 93       	st	X, r24

	// Sets FOC1A to '1', I'm in normal mode
	SET_BIT(TCCR1A, FOC1B);
     e7c:	af e4       	ldi	r26, 0x4F	; 79
     e7e:	b0 e0       	ldi	r27, 0x00	; 0
     e80:	ef e4       	ldi	r30, 0x4F	; 79
     e82:	f0 e0       	ldi	r31, 0x00	; 0
     e84:	80 81       	ld	r24, Z
     e86:	84 60       	ori	r24, 0x04	; 4
     e88:	8c 93       	st	X, r24

	// Clears COM1B1:0 to '00', I want normal mode
	CLR_BIT(TCCR1A, WGM11);
     e8a:	af e4       	ldi	r26, 0x4F	; 79
     e8c:	b0 e0       	ldi	r27, 0x00	; 0
     e8e:	ef e4       	ldi	r30, 0x4F	; 79
     e90:	f0 e0       	ldi	r31, 0x00	; 0
     e92:	80 81       	ld	r24, Z
     e94:	8d 7f       	andi	r24, 0xFD	; 253
     e96:	8c 93       	st	X, r24
	CLR_BIT(TCCR1A, WGM10);
     e98:	af e4       	ldi	r26, 0x4F	; 79
     e9a:	b0 e0       	ldi	r27, 0x00	; 0
     e9c:	ef e4       	ldi	r30, 0x4F	; 79
     e9e:	f0 e0       	ldi	r31, 0x00	; 0
     ea0:	80 81       	ld	r24, Z
     ea2:	8e 7f       	andi	r24, 0xFE	; 254
     ea4:	8c 93       	st	X, r24
	 * Bit 4:3  WGM13:2: Waveform Generation Mode
	 * Bit 2:0  CS12:0: Clock Select
	 */

	// Clears ICNC1 to '0', I DONT want the noise canceling
	CLR_BIT(TCCR1B, ICNC1);
     ea6:	ae e4       	ldi	r26, 0x4E	; 78
     ea8:	b0 e0       	ldi	r27, 0x00	; 0
     eaa:	ee e4       	ldi	r30, 0x4E	; 78
     eac:	f0 e0       	ldi	r31, 0x00	; 0
     eae:	80 81       	ld	r24, Z
     eb0:	8f 77       	andi	r24, 0x7F	; 127
     eb2:	8c 93       	st	X, r24

	// Sets ICES1 to '1', I want the rising edge
	SET_BIT(TCCR1B, ICES1);
     eb4:	ae e4       	ldi	r26, 0x4E	; 78
     eb6:	b0 e0       	ldi	r27, 0x00	; 0
     eb8:	ee e4       	ldi	r30, 0x4E	; 78
     eba:	f0 e0       	ldi	r31, 0x00	; 0
     ebc:	80 81       	ld	r24, Z
     ebe:	80 64       	ori	r24, 0x40	; 64
     ec0:	8c 93       	st	X, r24

	// Sets CS12:0 to '001', nO PRESCALING
	CLR_BIT(TCCR1B, CS12);
     ec2:	ae e4       	ldi	r26, 0x4E	; 78
     ec4:	b0 e0       	ldi	r27, 0x00	; 0
     ec6:	ee e4       	ldi	r30, 0x4E	; 78
     ec8:	f0 e0       	ldi	r31, 0x00	; 0
     eca:	80 81       	ld	r24, Z
     ecc:	8b 7f       	andi	r24, 0xFB	; 251
     ece:	8c 93       	st	X, r24
	CLR_BIT(TCCR1B, CS11);
     ed0:	ae e4       	ldi	r26, 0x4E	; 78
     ed2:	b0 e0       	ldi	r27, 0x00	; 0
     ed4:	ee e4       	ldi	r30, 0x4E	; 78
     ed6:	f0 e0       	ldi	r31, 0x00	; 0
     ed8:	80 81       	ld	r24, Z
     eda:	8d 7f       	andi	r24, 0xFD	; 253
     edc:	8c 93       	st	X, r24
	SET_BIT(TCCR1B, CS10);
     ede:	ae e4       	ldi	r26, 0x4E	; 78
     ee0:	b0 e0       	ldi	r27, 0x00	; 0
     ee2:	ee e4       	ldi	r30, 0x4E	; 78
     ee4:	f0 e0       	ldi	r31, 0x00	; 0
     ee6:	80 81       	ld	r24, Z
     ee8:	81 60       	ori	r24, 0x01	; 1
     eea:	8c 93       	st	X, r24

	// Clears TCNT1 to '0', Initialize to '0'
	TCNT1 = 0;
     eec:	ec e4       	ldi	r30, 0x4C	; 76
     eee:	f0 e0       	ldi	r31, 0x00	; 0
     ef0:	11 82       	std	Z+1, r1	; 0x01
     ef2:	10 82       	st	Z, r1

	// Clears ICR1 to '0', Initialize to '0'
	ICR1 = 0;
     ef4:	e6 e4       	ldi	r30, 0x46	; 70
     ef6:	f0 e0       	ldi	r31, 0x00	; 0
     ef8:	11 82       	std	Z+1, r1	; 0x01
     efa:	10 82       	st	Z, r1
	 */

	// TIMSK1 |= (1 << TICIE1);
	// SREG |= (1 << 7);

}
     efc:	cf 91       	pop	r28
     efe:	df 91       	pop	r29
     f00:	08 95       	ret

00000f02 <GPIO_setupPinDirection>:
/*
 * Description :
 * Setup the direction of the required pin input/output.
 * If the input port number or pin number are not correct, The function will not handle the request.
 */
GPIO_Error_t GPIO_setupPinDirection(uint8 port_num, uint8 pin_num, GPIO_PinDirectionType direction) {
     f02:	df 93       	push	r29
     f04:	cf 93       	push	r28
     f06:	00 d0       	rcall	.+0      	; 0xf08 <GPIO_setupPinDirection+0x6>
     f08:	00 d0       	rcall	.+0      	; 0xf0a <GPIO_setupPinDirection+0x8>
     f0a:	00 d0       	rcall	.+0      	; 0xf0c <GPIO_setupPinDirection+0xa>
     f0c:	cd b7       	in	r28, 0x3d	; 61
     f0e:	de b7       	in	r29, 0x3e	; 62
     f10:	8a 83       	std	Y+2, r24	; 0x02
     f12:	6b 83       	std	Y+3, r22	; 0x03
     f14:	4c 83       	std	Y+4, r20	; 0x04
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	uint8_t GPIO_Driver_Checker = NULL;
     f16:	19 82       	std	Y+1, r1	; 0x01

	if((pin_num >= NUM_OF_PINS_PER_PORT)) {
     f18:	8b 81       	ldd	r24, Y+3	; 0x03
     f1a:	88 30       	cpi	r24, 0x08	; 8
     f1c:	18 f0       	brcs	.+6      	; 0xf24 <GPIO_setupPinDirection+0x22>
		// Checks if the entered pin number is invalid or not
		GPIO_Driver_Checker = GPIO_WRONG_PIN_NUMBER;
     f1e:	81 e0       	ldi	r24, 0x01	; 1
     f20:	89 83       	std	Y+1, r24	; 0x01
     f22:	e1 c0       	rjmp	.+450    	; 0x10e6 <GPIO_setupPinDirection+0x1e4>
	}
	else if((port_num >= NUM_OF_PORTS)) {
     f24:	8a 81       	ldd	r24, Y+2	; 0x02
     f26:	84 30       	cpi	r24, 0x04	; 4
     f28:	18 f0       	brcs	.+6      	; 0xf30 <GPIO_setupPinDirection+0x2e>
		// Checks if the entered port number is invalid or not
		GPIO_Driver_Checker = GPIO_WRONG_PORT_NUMBER;
     f2a:	82 e0       	ldi	r24, 0x02	; 2
     f2c:	89 83       	std	Y+1, r24	; 0x01
     f2e:	db c0       	rjmp	.+438    	; 0x10e6 <GPIO_setupPinDirection+0x1e4>
	}
	else if((direction != PIN_INPUT) && (direction != PIN_OUTPUT)) {
     f30:	8c 81       	ldd	r24, Y+4	; 0x04
     f32:	88 23       	and	r24, r24
     f34:	31 f0       	breq	.+12     	; 0xf42 <GPIO_setupPinDirection+0x40>
     f36:	8c 81       	ldd	r24, Y+4	; 0x04
     f38:	81 30       	cpi	r24, 0x01	; 1
     f3a:	19 f0       	breq	.+6      	; 0xf42 <GPIO_setupPinDirection+0x40>
		// Checks if the entered direction is invalid or not
		GPIO_Driver_Checker = GPIO_WRONG_DIRECTION;
     f3c:	83 e0       	ldi	r24, 0x03	; 3
     f3e:	89 83       	std	Y+1, r24	; 0x01
     f40:	d2 c0       	rjmp	.+420    	; 0x10e6 <GPIO_setupPinDirection+0x1e4>
	}
	else {
		// Setup the pin direction as required
		switch(port_num) {
     f42:	8a 81       	ldd	r24, Y+2	; 0x02
     f44:	28 2f       	mov	r18, r24
     f46:	30 e0       	ldi	r19, 0x00	; 0
     f48:	3e 83       	std	Y+6, r19	; 0x06
     f4a:	2d 83       	std	Y+5, r18	; 0x05
     f4c:	8d 81       	ldd	r24, Y+5	; 0x05
     f4e:	9e 81       	ldd	r25, Y+6	; 0x06
     f50:	81 30       	cpi	r24, 0x01	; 1
     f52:	91 05       	cpc	r25, r1
     f54:	09 f4       	brne	.+2      	; 0xf58 <GPIO_setupPinDirection+0x56>
     f56:	43 c0       	rjmp	.+134    	; 0xfde <GPIO_setupPinDirection+0xdc>
     f58:	2d 81       	ldd	r18, Y+5	; 0x05
     f5a:	3e 81       	ldd	r19, Y+6	; 0x06
     f5c:	22 30       	cpi	r18, 0x02	; 2
     f5e:	31 05       	cpc	r19, r1
     f60:	2c f4       	brge	.+10     	; 0xf6c <GPIO_setupPinDirection+0x6a>
     f62:	8d 81       	ldd	r24, Y+5	; 0x05
     f64:	9e 81       	ldd	r25, Y+6	; 0x06
     f66:	00 97       	sbiw	r24, 0x00	; 0
     f68:	71 f0       	breq	.+28     	; 0xf86 <GPIO_setupPinDirection+0x84>
     f6a:	bc c0       	rjmp	.+376    	; 0x10e4 <GPIO_setupPinDirection+0x1e2>
     f6c:	2d 81       	ldd	r18, Y+5	; 0x05
     f6e:	3e 81       	ldd	r19, Y+6	; 0x06
     f70:	22 30       	cpi	r18, 0x02	; 2
     f72:	31 05       	cpc	r19, r1
     f74:	09 f4       	brne	.+2      	; 0xf78 <GPIO_setupPinDirection+0x76>
     f76:	5f c0       	rjmp	.+190    	; 0x1036 <GPIO_setupPinDirection+0x134>
     f78:	8d 81       	ldd	r24, Y+5	; 0x05
     f7a:	9e 81       	ldd	r25, Y+6	; 0x06
     f7c:	83 30       	cpi	r24, 0x03	; 3
     f7e:	91 05       	cpc	r25, r1
     f80:	09 f4       	brne	.+2      	; 0xf84 <GPIO_setupPinDirection+0x82>
     f82:	85 c0       	rjmp	.+266    	; 0x108e <GPIO_setupPinDirection+0x18c>
     f84:	af c0       	rjmp	.+350    	; 0x10e4 <GPIO_setupPinDirection+0x1e2>
		case PORT_A:
			if(direction == PIN_OUTPUT) {
     f86:	8c 81       	ldd	r24, Y+4	; 0x04
     f88:	81 30       	cpi	r24, 0x01	; 1
     f8a:	a1 f4       	brne	.+40     	; 0xfb4 <GPIO_setupPinDirection+0xb2>
				SET_BIT(DDRA, pin_num);
     f8c:	aa e3       	ldi	r26, 0x3A	; 58
     f8e:	b0 e0       	ldi	r27, 0x00	; 0
     f90:	ea e3       	ldi	r30, 0x3A	; 58
     f92:	f0 e0       	ldi	r31, 0x00	; 0
     f94:	80 81       	ld	r24, Z
     f96:	48 2f       	mov	r20, r24
     f98:	8b 81       	ldd	r24, Y+3	; 0x03
     f9a:	28 2f       	mov	r18, r24
     f9c:	30 e0       	ldi	r19, 0x00	; 0
     f9e:	81 e0       	ldi	r24, 0x01	; 1
     fa0:	90 e0       	ldi	r25, 0x00	; 0
     fa2:	02 2e       	mov	r0, r18
     fa4:	02 c0       	rjmp	.+4      	; 0xfaa <GPIO_setupPinDirection+0xa8>
     fa6:	88 0f       	add	r24, r24
     fa8:	99 1f       	adc	r25, r25
     faa:	0a 94       	dec	r0
     fac:	e2 f7       	brpl	.-8      	; 0xfa6 <GPIO_setupPinDirection+0xa4>
     fae:	84 2b       	or	r24, r20
     fb0:	8c 93       	st	X, r24
     fb2:	98 c0       	rjmp	.+304    	; 0x10e4 <GPIO_setupPinDirection+0x1e2>
			}
			else {
				CLR_BIT(DDRA, pin_num);
     fb4:	aa e3       	ldi	r26, 0x3A	; 58
     fb6:	b0 e0       	ldi	r27, 0x00	; 0
     fb8:	ea e3       	ldi	r30, 0x3A	; 58
     fba:	f0 e0       	ldi	r31, 0x00	; 0
     fbc:	80 81       	ld	r24, Z
     fbe:	48 2f       	mov	r20, r24
     fc0:	8b 81       	ldd	r24, Y+3	; 0x03
     fc2:	28 2f       	mov	r18, r24
     fc4:	30 e0       	ldi	r19, 0x00	; 0
     fc6:	81 e0       	ldi	r24, 0x01	; 1
     fc8:	90 e0       	ldi	r25, 0x00	; 0
     fca:	02 2e       	mov	r0, r18
     fcc:	02 c0       	rjmp	.+4      	; 0xfd2 <GPIO_setupPinDirection+0xd0>
     fce:	88 0f       	add	r24, r24
     fd0:	99 1f       	adc	r25, r25
     fd2:	0a 94       	dec	r0
     fd4:	e2 f7       	brpl	.-8      	; 0xfce <GPIO_setupPinDirection+0xcc>
     fd6:	80 95       	com	r24
     fd8:	84 23       	and	r24, r20
     fda:	8c 93       	st	X, r24
     fdc:	83 c0       	rjmp	.+262    	; 0x10e4 <GPIO_setupPinDirection+0x1e2>
			}
			break;
		case PORT_B:
			if(direction == PIN_OUTPUT) {
     fde:	8c 81       	ldd	r24, Y+4	; 0x04
     fe0:	81 30       	cpi	r24, 0x01	; 1
     fe2:	a1 f4       	brne	.+40     	; 0x100c <GPIO_setupPinDirection+0x10a>
				SET_BIT(DDRB,pin_num);
     fe4:	a7 e3       	ldi	r26, 0x37	; 55
     fe6:	b0 e0       	ldi	r27, 0x00	; 0
     fe8:	e7 e3       	ldi	r30, 0x37	; 55
     fea:	f0 e0       	ldi	r31, 0x00	; 0
     fec:	80 81       	ld	r24, Z
     fee:	48 2f       	mov	r20, r24
     ff0:	8b 81       	ldd	r24, Y+3	; 0x03
     ff2:	28 2f       	mov	r18, r24
     ff4:	30 e0       	ldi	r19, 0x00	; 0
     ff6:	81 e0       	ldi	r24, 0x01	; 1
     ff8:	90 e0       	ldi	r25, 0x00	; 0
     ffa:	02 2e       	mov	r0, r18
     ffc:	02 c0       	rjmp	.+4      	; 0x1002 <GPIO_setupPinDirection+0x100>
     ffe:	88 0f       	add	r24, r24
    1000:	99 1f       	adc	r25, r25
    1002:	0a 94       	dec	r0
    1004:	e2 f7       	brpl	.-8      	; 0xffe <GPIO_setupPinDirection+0xfc>
    1006:	84 2b       	or	r24, r20
    1008:	8c 93       	st	X, r24
    100a:	6c c0       	rjmp	.+216    	; 0x10e4 <GPIO_setupPinDirection+0x1e2>
			}
			else {
				CLR_BIT(DDRB,pin_num);
    100c:	a7 e3       	ldi	r26, 0x37	; 55
    100e:	b0 e0       	ldi	r27, 0x00	; 0
    1010:	e7 e3       	ldi	r30, 0x37	; 55
    1012:	f0 e0       	ldi	r31, 0x00	; 0
    1014:	80 81       	ld	r24, Z
    1016:	48 2f       	mov	r20, r24
    1018:	8b 81       	ldd	r24, Y+3	; 0x03
    101a:	28 2f       	mov	r18, r24
    101c:	30 e0       	ldi	r19, 0x00	; 0
    101e:	81 e0       	ldi	r24, 0x01	; 1
    1020:	90 e0       	ldi	r25, 0x00	; 0
    1022:	02 2e       	mov	r0, r18
    1024:	02 c0       	rjmp	.+4      	; 0x102a <GPIO_setupPinDirection+0x128>
    1026:	88 0f       	add	r24, r24
    1028:	99 1f       	adc	r25, r25
    102a:	0a 94       	dec	r0
    102c:	e2 f7       	brpl	.-8      	; 0x1026 <GPIO_setupPinDirection+0x124>
    102e:	80 95       	com	r24
    1030:	84 23       	and	r24, r20
    1032:	8c 93       	st	X, r24
    1034:	57 c0       	rjmp	.+174    	; 0x10e4 <GPIO_setupPinDirection+0x1e2>
			}
			break;
		case PORT_C:
			if(direction == PIN_OUTPUT) {
    1036:	8c 81       	ldd	r24, Y+4	; 0x04
    1038:	81 30       	cpi	r24, 0x01	; 1
    103a:	a1 f4       	brne	.+40     	; 0x1064 <GPIO_setupPinDirection+0x162>
				SET_BIT(DDRC,pin_num);
    103c:	a4 e3       	ldi	r26, 0x34	; 52
    103e:	b0 e0       	ldi	r27, 0x00	; 0
    1040:	e4 e3       	ldi	r30, 0x34	; 52
    1042:	f0 e0       	ldi	r31, 0x00	; 0
    1044:	80 81       	ld	r24, Z
    1046:	48 2f       	mov	r20, r24
    1048:	8b 81       	ldd	r24, Y+3	; 0x03
    104a:	28 2f       	mov	r18, r24
    104c:	30 e0       	ldi	r19, 0x00	; 0
    104e:	81 e0       	ldi	r24, 0x01	; 1
    1050:	90 e0       	ldi	r25, 0x00	; 0
    1052:	02 2e       	mov	r0, r18
    1054:	02 c0       	rjmp	.+4      	; 0x105a <GPIO_setupPinDirection+0x158>
    1056:	88 0f       	add	r24, r24
    1058:	99 1f       	adc	r25, r25
    105a:	0a 94       	dec	r0
    105c:	e2 f7       	brpl	.-8      	; 0x1056 <GPIO_setupPinDirection+0x154>
    105e:	84 2b       	or	r24, r20
    1060:	8c 93       	st	X, r24
    1062:	40 c0       	rjmp	.+128    	; 0x10e4 <GPIO_setupPinDirection+0x1e2>
			}
			else {
				CLR_BIT(DDRC,pin_num);
    1064:	a4 e3       	ldi	r26, 0x34	; 52
    1066:	b0 e0       	ldi	r27, 0x00	; 0
    1068:	e4 e3       	ldi	r30, 0x34	; 52
    106a:	f0 e0       	ldi	r31, 0x00	; 0
    106c:	80 81       	ld	r24, Z
    106e:	48 2f       	mov	r20, r24
    1070:	8b 81       	ldd	r24, Y+3	; 0x03
    1072:	28 2f       	mov	r18, r24
    1074:	30 e0       	ldi	r19, 0x00	; 0
    1076:	81 e0       	ldi	r24, 0x01	; 1
    1078:	90 e0       	ldi	r25, 0x00	; 0
    107a:	02 2e       	mov	r0, r18
    107c:	02 c0       	rjmp	.+4      	; 0x1082 <GPIO_setupPinDirection+0x180>
    107e:	88 0f       	add	r24, r24
    1080:	99 1f       	adc	r25, r25
    1082:	0a 94       	dec	r0
    1084:	e2 f7       	brpl	.-8      	; 0x107e <GPIO_setupPinDirection+0x17c>
    1086:	80 95       	com	r24
    1088:	84 23       	and	r24, r20
    108a:	8c 93       	st	X, r24
    108c:	2b c0       	rjmp	.+86     	; 0x10e4 <GPIO_setupPinDirection+0x1e2>
			}
			break;
		case PORT_D:
			if(direction == PIN_OUTPUT) {
    108e:	8c 81       	ldd	r24, Y+4	; 0x04
    1090:	81 30       	cpi	r24, 0x01	; 1
    1092:	a1 f4       	brne	.+40     	; 0x10bc <GPIO_setupPinDirection+0x1ba>
				SET_BIT(DDRD,pin_num);
    1094:	a1 e3       	ldi	r26, 0x31	; 49
    1096:	b0 e0       	ldi	r27, 0x00	; 0
    1098:	e1 e3       	ldi	r30, 0x31	; 49
    109a:	f0 e0       	ldi	r31, 0x00	; 0
    109c:	80 81       	ld	r24, Z
    109e:	48 2f       	mov	r20, r24
    10a0:	8b 81       	ldd	r24, Y+3	; 0x03
    10a2:	28 2f       	mov	r18, r24
    10a4:	30 e0       	ldi	r19, 0x00	; 0
    10a6:	81 e0       	ldi	r24, 0x01	; 1
    10a8:	90 e0       	ldi	r25, 0x00	; 0
    10aa:	02 2e       	mov	r0, r18
    10ac:	02 c0       	rjmp	.+4      	; 0x10b2 <GPIO_setupPinDirection+0x1b0>
    10ae:	88 0f       	add	r24, r24
    10b0:	99 1f       	adc	r25, r25
    10b2:	0a 94       	dec	r0
    10b4:	e2 f7       	brpl	.-8      	; 0x10ae <GPIO_setupPinDirection+0x1ac>
    10b6:	84 2b       	or	r24, r20
    10b8:	8c 93       	st	X, r24
    10ba:	14 c0       	rjmp	.+40     	; 0x10e4 <GPIO_setupPinDirection+0x1e2>
			}
			else {
				CLR_BIT(DDRD,pin_num);
    10bc:	a1 e3       	ldi	r26, 0x31	; 49
    10be:	b0 e0       	ldi	r27, 0x00	; 0
    10c0:	e1 e3       	ldi	r30, 0x31	; 49
    10c2:	f0 e0       	ldi	r31, 0x00	; 0
    10c4:	80 81       	ld	r24, Z
    10c6:	48 2f       	mov	r20, r24
    10c8:	8b 81       	ldd	r24, Y+3	; 0x03
    10ca:	28 2f       	mov	r18, r24
    10cc:	30 e0       	ldi	r19, 0x00	; 0
    10ce:	81 e0       	ldi	r24, 0x01	; 1
    10d0:	90 e0       	ldi	r25, 0x00	; 0
    10d2:	02 2e       	mov	r0, r18
    10d4:	02 c0       	rjmp	.+4      	; 0x10da <GPIO_setupPinDirection+0x1d8>
    10d6:	88 0f       	add	r24, r24
    10d8:	99 1f       	adc	r25, r25
    10da:	0a 94       	dec	r0
    10dc:	e2 f7       	brpl	.-8      	; 0x10d6 <GPIO_setupPinDirection+0x1d4>
    10de:	80 95       	com	r24
    10e0:	84 23       	and	r24, r20
    10e2:	8c 93       	st	X, r24
			}
			break;
		}
		GPIO_Driver_Checker = GPIO_OK;
    10e4:	19 82       	std	Y+1, r1	; 0x01
	}
	return GPIO_Driver_Checker;
    10e6:	89 81       	ldd	r24, Y+1	; 0x01
}
    10e8:	26 96       	adiw	r28, 0x06	; 6
    10ea:	0f b6       	in	r0, 0x3f	; 63
    10ec:	f8 94       	cli
    10ee:	de bf       	out	0x3e, r29	; 62
    10f0:	0f be       	out	0x3f, r0	; 63
    10f2:	cd bf       	out	0x3d, r28	; 61
    10f4:	cf 91       	pop	r28
    10f6:	df 91       	pop	r29
    10f8:	08 95       	ret

000010fa <GPIO_writePin>:
 * Description :
 * Write the value Logic High or Logic Low on the required pin.
 * If the input port number or pin number are not correct, The function will not handle the request.
 * If the pin is input, this function will enable/disable the internal pull-up resistor.
 */
GPIO_Error_t GPIO_writePin(uint8 port_num, uint8 pin_num, uint8 value) {
    10fa:	df 93       	push	r29
    10fc:	cf 93       	push	r28
    10fe:	00 d0       	rcall	.+0      	; 0x1100 <GPIO_writePin+0x6>
    1100:	00 d0       	rcall	.+0      	; 0x1102 <GPIO_writePin+0x8>
    1102:	00 d0       	rcall	.+0      	; 0x1104 <GPIO_writePin+0xa>
    1104:	cd b7       	in	r28, 0x3d	; 61
    1106:	de b7       	in	r29, 0x3e	; 62
    1108:	8a 83       	std	Y+2, r24	; 0x02
    110a:	6b 83       	std	Y+3, r22	; 0x03
    110c:	4c 83       	std	Y+4, r20	; 0x04
	uint8_t GPIO_Driver_Checker = NULL;
    110e:	19 82       	std	Y+1, r1	; 0x01

	if((pin_num >= NUM_OF_PINS_PER_PORT)) {
    1110:	8b 81       	ldd	r24, Y+3	; 0x03
    1112:	88 30       	cpi	r24, 0x08	; 8
    1114:	18 f0       	brcs	.+6      	; 0x111c <GPIO_writePin+0x22>
		GPIO_Driver_Checker = GPIO_WRONG_PIN_NUMBER;
    1116:	81 e0       	ldi	r24, 0x01	; 1
    1118:	89 83       	std	Y+1, r24	; 0x01
    111a:	e1 c0       	rjmp	.+450    	; 0x12de <GPIO_writePin+0x1e4>
	}
	else if((port_num >= NUM_OF_PORTS)) {
    111c:	8a 81       	ldd	r24, Y+2	; 0x02
    111e:	84 30       	cpi	r24, 0x04	; 4
    1120:	18 f0       	brcs	.+6      	; 0x1128 <GPIO_writePin+0x2e>
		GPIO_Driver_Checker = GPIO_WRONG_PORT_NUMBER;
    1122:	82 e0       	ldi	r24, 0x02	; 2
    1124:	89 83       	std	Y+1, r24	; 0x01
    1126:	db c0       	rjmp	.+438    	; 0x12de <GPIO_writePin+0x1e4>
	}
	else if((value != LOGIC_HIGH) && (value != LOGIC_LOW)) {
    1128:	8c 81       	ldd	r24, Y+4	; 0x04
    112a:	81 30       	cpi	r24, 0x01	; 1
    112c:	31 f0       	breq	.+12     	; 0x113a <GPIO_writePin+0x40>
    112e:	8c 81       	ldd	r24, Y+4	; 0x04
    1130:	88 23       	and	r24, r24
    1132:	19 f0       	breq	.+6      	; 0x113a <GPIO_writePin+0x40>
		GPIO_Driver_Checker = GPIO_WRONG_DIRECTION;
    1134:	83 e0       	ldi	r24, 0x03	; 3
    1136:	89 83       	std	Y+1, r24	; 0x01
    1138:	d2 c0       	rjmp	.+420    	; 0x12de <GPIO_writePin+0x1e4>
	}
	else {
		switch(port_num) {
    113a:	8a 81       	ldd	r24, Y+2	; 0x02
    113c:	28 2f       	mov	r18, r24
    113e:	30 e0       	ldi	r19, 0x00	; 0
    1140:	3e 83       	std	Y+6, r19	; 0x06
    1142:	2d 83       	std	Y+5, r18	; 0x05
    1144:	8d 81       	ldd	r24, Y+5	; 0x05
    1146:	9e 81       	ldd	r25, Y+6	; 0x06
    1148:	81 30       	cpi	r24, 0x01	; 1
    114a:	91 05       	cpc	r25, r1
    114c:	09 f4       	brne	.+2      	; 0x1150 <GPIO_writePin+0x56>
    114e:	43 c0       	rjmp	.+134    	; 0x11d6 <GPIO_writePin+0xdc>
    1150:	2d 81       	ldd	r18, Y+5	; 0x05
    1152:	3e 81       	ldd	r19, Y+6	; 0x06
    1154:	22 30       	cpi	r18, 0x02	; 2
    1156:	31 05       	cpc	r19, r1
    1158:	2c f4       	brge	.+10     	; 0x1164 <GPIO_writePin+0x6a>
    115a:	8d 81       	ldd	r24, Y+5	; 0x05
    115c:	9e 81       	ldd	r25, Y+6	; 0x06
    115e:	00 97       	sbiw	r24, 0x00	; 0
    1160:	71 f0       	breq	.+28     	; 0x117e <GPIO_writePin+0x84>
    1162:	bc c0       	rjmp	.+376    	; 0x12dc <GPIO_writePin+0x1e2>
    1164:	2d 81       	ldd	r18, Y+5	; 0x05
    1166:	3e 81       	ldd	r19, Y+6	; 0x06
    1168:	22 30       	cpi	r18, 0x02	; 2
    116a:	31 05       	cpc	r19, r1
    116c:	09 f4       	brne	.+2      	; 0x1170 <GPIO_writePin+0x76>
    116e:	5f c0       	rjmp	.+190    	; 0x122e <GPIO_writePin+0x134>
    1170:	8d 81       	ldd	r24, Y+5	; 0x05
    1172:	9e 81       	ldd	r25, Y+6	; 0x06
    1174:	83 30       	cpi	r24, 0x03	; 3
    1176:	91 05       	cpc	r25, r1
    1178:	09 f4       	brne	.+2      	; 0x117c <GPIO_writePin+0x82>
    117a:	85 c0       	rjmp	.+266    	; 0x1286 <GPIO_writePin+0x18c>
    117c:	af c0       	rjmp	.+350    	; 0x12dc <GPIO_writePin+0x1e2>
		case PORT_A:
			if(value == LOGIC_HIGH) {
    117e:	8c 81       	ldd	r24, Y+4	; 0x04
    1180:	81 30       	cpi	r24, 0x01	; 1
    1182:	a1 f4       	brne	.+40     	; 0x11ac <GPIO_writePin+0xb2>
				SET_BIT(PORTA,pin_num);
    1184:	ab e3       	ldi	r26, 0x3B	; 59
    1186:	b0 e0       	ldi	r27, 0x00	; 0
    1188:	eb e3       	ldi	r30, 0x3B	; 59
    118a:	f0 e0       	ldi	r31, 0x00	; 0
    118c:	80 81       	ld	r24, Z
    118e:	48 2f       	mov	r20, r24
    1190:	8b 81       	ldd	r24, Y+3	; 0x03
    1192:	28 2f       	mov	r18, r24
    1194:	30 e0       	ldi	r19, 0x00	; 0
    1196:	81 e0       	ldi	r24, 0x01	; 1
    1198:	90 e0       	ldi	r25, 0x00	; 0
    119a:	02 2e       	mov	r0, r18
    119c:	02 c0       	rjmp	.+4      	; 0x11a2 <GPIO_writePin+0xa8>
    119e:	88 0f       	add	r24, r24
    11a0:	99 1f       	adc	r25, r25
    11a2:	0a 94       	dec	r0
    11a4:	e2 f7       	brpl	.-8      	; 0x119e <GPIO_writePin+0xa4>
    11a6:	84 2b       	or	r24, r20
    11a8:	8c 93       	st	X, r24
    11aa:	98 c0       	rjmp	.+304    	; 0x12dc <GPIO_writePin+0x1e2>
			}
			else {
				CLR_BIT(PORTA,pin_num);
    11ac:	ab e3       	ldi	r26, 0x3B	; 59
    11ae:	b0 e0       	ldi	r27, 0x00	; 0
    11b0:	eb e3       	ldi	r30, 0x3B	; 59
    11b2:	f0 e0       	ldi	r31, 0x00	; 0
    11b4:	80 81       	ld	r24, Z
    11b6:	48 2f       	mov	r20, r24
    11b8:	8b 81       	ldd	r24, Y+3	; 0x03
    11ba:	28 2f       	mov	r18, r24
    11bc:	30 e0       	ldi	r19, 0x00	; 0
    11be:	81 e0       	ldi	r24, 0x01	; 1
    11c0:	90 e0       	ldi	r25, 0x00	; 0
    11c2:	02 2e       	mov	r0, r18
    11c4:	02 c0       	rjmp	.+4      	; 0x11ca <GPIO_writePin+0xd0>
    11c6:	88 0f       	add	r24, r24
    11c8:	99 1f       	adc	r25, r25
    11ca:	0a 94       	dec	r0
    11cc:	e2 f7       	brpl	.-8      	; 0x11c6 <GPIO_writePin+0xcc>
    11ce:	80 95       	com	r24
    11d0:	84 23       	and	r24, r20
    11d2:	8c 93       	st	X, r24
    11d4:	83 c0       	rjmp	.+262    	; 0x12dc <GPIO_writePin+0x1e2>
			}
			break;
		case PORT_B:
			if(value == LOGIC_HIGH) {
    11d6:	8c 81       	ldd	r24, Y+4	; 0x04
    11d8:	81 30       	cpi	r24, 0x01	; 1
    11da:	a1 f4       	brne	.+40     	; 0x1204 <GPIO_writePin+0x10a>
				SET_BIT(PORTB,pin_num);
    11dc:	a8 e3       	ldi	r26, 0x38	; 56
    11de:	b0 e0       	ldi	r27, 0x00	; 0
    11e0:	e8 e3       	ldi	r30, 0x38	; 56
    11e2:	f0 e0       	ldi	r31, 0x00	; 0
    11e4:	80 81       	ld	r24, Z
    11e6:	48 2f       	mov	r20, r24
    11e8:	8b 81       	ldd	r24, Y+3	; 0x03
    11ea:	28 2f       	mov	r18, r24
    11ec:	30 e0       	ldi	r19, 0x00	; 0
    11ee:	81 e0       	ldi	r24, 0x01	; 1
    11f0:	90 e0       	ldi	r25, 0x00	; 0
    11f2:	02 2e       	mov	r0, r18
    11f4:	02 c0       	rjmp	.+4      	; 0x11fa <GPIO_writePin+0x100>
    11f6:	88 0f       	add	r24, r24
    11f8:	99 1f       	adc	r25, r25
    11fa:	0a 94       	dec	r0
    11fc:	e2 f7       	brpl	.-8      	; 0x11f6 <GPIO_writePin+0xfc>
    11fe:	84 2b       	or	r24, r20
    1200:	8c 93       	st	X, r24
    1202:	6c c0       	rjmp	.+216    	; 0x12dc <GPIO_writePin+0x1e2>
			}
			else {
				CLR_BIT(PORTB,pin_num);
    1204:	a8 e3       	ldi	r26, 0x38	; 56
    1206:	b0 e0       	ldi	r27, 0x00	; 0
    1208:	e8 e3       	ldi	r30, 0x38	; 56
    120a:	f0 e0       	ldi	r31, 0x00	; 0
    120c:	80 81       	ld	r24, Z
    120e:	48 2f       	mov	r20, r24
    1210:	8b 81       	ldd	r24, Y+3	; 0x03
    1212:	28 2f       	mov	r18, r24
    1214:	30 e0       	ldi	r19, 0x00	; 0
    1216:	81 e0       	ldi	r24, 0x01	; 1
    1218:	90 e0       	ldi	r25, 0x00	; 0
    121a:	02 2e       	mov	r0, r18
    121c:	02 c0       	rjmp	.+4      	; 0x1222 <GPIO_writePin+0x128>
    121e:	88 0f       	add	r24, r24
    1220:	99 1f       	adc	r25, r25
    1222:	0a 94       	dec	r0
    1224:	e2 f7       	brpl	.-8      	; 0x121e <GPIO_writePin+0x124>
    1226:	80 95       	com	r24
    1228:	84 23       	and	r24, r20
    122a:	8c 93       	st	X, r24
    122c:	57 c0       	rjmp	.+174    	; 0x12dc <GPIO_writePin+0x1e2>
			}
			break;
		case PORT_C:
			if(value == LOGIC_HIGH) {
    122e:	8c 81       	ldd	r24, Y+4	; 0x04
    1230:	81 30       	cpi	r24, 0x01	; 1
    1232:	a1 f4       	brne	.+40     	; 0x125c <GPIO_writePin+0x162>
				SET_BIT(PORTC,pin_num);
    1234:	a5 e3       	ldi	r26, 0x35	; 53
    1236:	b0 e0       	ldi	r27, 0x00	; 0
    1238:	e5 e3       	ldi	r30, 0x35	; 53
    123a:	f0 e0       	ldi	r31, 0x00	; 0
    123c:	80 81       	ld	r24, Z
    123e:	48 2f       	mov	r20, r24
    1240:	8b 81       	ldd	r24, Y+3	; 0x03
    1242:	28 2f       	mov	r18, r24
    1244:	30 e0       	ldi	r19, 0x00	; 0
    1246:	81 e0       	ldi	r24, 0x01	; 1
    1248:	90 e0       	ldi	r25, 0x00	; 0
    124a:	02 2e       	mov	r0, r18
    124c:	02 c0       	rjmp	.+4      	; 0x1252 <GPIO_writePin+0x158>
    124e:	88 0f       	add	r24, r24
    1250:	99 1f       	adc	r25, r25
    1252:	0a 94       	dec	r0
    1254:	e2 f7       	brpl	.-8      	; 0x124e <GPIO_writePin+0x154>
    1256:	84 2b       	or	r24, r20
    1258:	8c 93       	st	X, r24
    125a:	40 c0       	rjmp	.+128    	; 0x12dc <GPIO_writePin+0x1e2>
			}
			else {
				CLR_BIT(PORTC,pin_num);
    125c:	a5 e3       	ldi	r26, 0x35	; 53
    125e:	b0 e0       	ldi	r27, 0x00	; 0
    1260:	e5 e3       	ldi	r30, 0x35	; 53
    1262:	f0 e0       	ldi	r31, 0x00	; 0
    1264:	80 81       	ld	r24, Z
    1266:	48 2f       	mov	r20, r24
    1268:	8b 81       	ldd	r24, Y+3	; 0x03
    126a:	28 2f       	mov	r18, r24
    126c:	30 e0       	ldi	r19, 0x00	; 0
    126e:	81 e0       	ldi	r24, 0x01	; 1
    1270:	90 e0       	ldi	r25, 0x00	; 0
    1272:	02 2e       	mov	r0, r18
    1274:	02 c0       	rjmp	.+4      	; 0x127a <GPIO_writePin+0x180>
    1276:	88 0f       	add	r24, r24
    1278:	99 1f       	adc	r25, r25
    127a:	0a 94       	dec	r0
    127c:	e2 f7       	brpl	.-8      	; 0x1276 <GPIO_writePin+0x17c>
    127e:	80 95       	com	r24
    1280:	84 23       	and	r24, r20
    1282:	8c 93       	st	X, r24
    1284:	2b c0       	rjmp	.+86     	; 0x12dc <GPIO_writePin+0x1e2>
			}
			break;
		case PORT_D:
			if(value == LOGIC_HIGH) {
    1286:	8c 81       	ldd	r24, Y+4	; 0x04
    1288:	81 30       	cpi	r24, 0x01	; 1
    128a:	a1 f4       	brne	.+40     	; 0x12b4 <GPIO_writePin+0x1ba>
				SET_BIT(PORTD,pin_num);
    128c:	a2 e3       	ldi	r26, 0x32	; 50
    128e:	b0 e0       	ldi	r27, 0x00	; 0
    1290:	e2 e3       	ldi	r30, 0x32	; 50
    1292:	f0 e0       	ldi	r31, 0x00	; 0
    1294:	80 81       	ld	r24, Z
    1296:	48 2f       	mov	r20, r24
    1298:	8b 81       	ldd	r24, Y+3	; 0x03
    129a:	28 2f       	mov	r18, r24
    129c:	30 e0       	ldi	r19, 0x00	; 0
    129e:	81 e0       	ldi	r24, 0x01	; 1
    12a0:	90 e0       	ldi	r25, 0x00	; 0
    12a2:	02 2e       	mov	r0, r18
    12a4:	02 c0       	rjmp	.+4      	; 0x12aa <GPIO_writePin+0x1b0>
    12a6:	88 0f       	add	r24, r24
    12a8:	99 1f       	adc	r25, r25
    12aa:	0a 94       	dec	r0
    12ac:	e2 f7       	brpl	.-8      	; 0x12a6 <GPIO_writePin+0x1ac>
    12ae:	84 2b       	or	r24, r20
    12b0:	8c 93       	st	X, r24
    12b2:	14 c0       	rjmp	.+40     	; 0x12dc <GPIO_writePin+0x1e2>
			}
			else {
				CLR_BIT(PORTD,pin_num);
    12b4:	a2 e3       	ldi	r26, 0x32	; 50
    12b6:	b0 e0       	ldi	r27, 0x00	; 0
    12b8:	e2 e3       	ldi	r30, 0x32	; 50
    12ba:	f0 e0       	ldi	r31, 0x00	; 0
    12bc:	80 81       	ld	r24, Z
    12be:	48 2f       	mov	r20, r24
    12c0:	8b 81       	ldd	r24, Y+3	; 0x03
    12c2:	28 2f       	mov	r18, r24
    12c4:	30 e0       	ldi	r19, 0x00	; 0
    12c6:	81 e0       	ldi	r24, 0x01	; 1
    12c8:	90 e0       	ldi	r25, 0x00	; 0
    12ca:	02 2e       	mov	r0, r18
    12cc:	02 c0       	rjmp	.+4      	; 0x12d2 <GPIO_writePin+0x1d8>
    12ce:	88 0f       	add	r24, r24
    12d0:	99 1f       	adc	r25, r25
    12d2:	0a 94       	dec	r0
    12d4:	e2 f7       	brpl	.-8      	; 0x12ce <GPIO_writePin+0x1d4>
    12d6:	80 95       	com	r24
    12d8:	84 23       	and	r24, r20
    12da:	8c 93       	st	X, r24
			}
			break;
		}
		GPIO_Driver_Checker = GPIO_OK;
    12dc:	19 82       	std	Y+1, r1	; 0x01
	}
	return GPIO_Driver_Checker;
    12de:	89 81       	ldd	r24, Y+1	; 0x01
}
    12e0:	26 96       	adiw	r28, 0x06	; 6
    12e2:	0f b6       	in	r0, 0x3f	; 63
    12e4:	f8 94       	cli
    12e6:	de bf       	out	0x3e, r29	; 62
    12e8:	0f be       	out	0x3f, r0	; 63
    12ea:	cd bf       	out	0x3d, r28	; 61
    12ec:	cf 91       	pop	r28
    12ee:	df 91       	pop	r29
    12f0:	08 95       	ret

000012f2 <GPIO_togglePin>:
/*
 * Description :
 * Toggles a certain pin when requested.
 * If the input port number or pin number are not correct, The function will return an error.
 */
GPIO_Error_t GPIO_togglePin(uint8 port_num, uint8 pin_num) {
    12f2:	df 93       	push	r29
    12f4:	cf 93       	push	r28
    12f6:	00 d0       	rcall	.+0      	; 0x12f8 <GPIO_togglePin+0x6>
    12f8:	00 d0       	rcall	.+0      	; 0x12fa <GPIO_togglePin+0x8>
    12fa:	0f 92       	push	r0
    12fc:	cd b7       	in	r28, 0x3d	; 61
    12fe:	de b7       	in	r29, 0x3e	; 62
    1300:	8a 83       	std	Y+2, r24	; 0x02
    1302:	6b 83       	std	Y+3, r22	; 0x03
	uint8_t GPIO_Driver_Checker = NULL;
    1304:	19 82       	std	Y+1, r1	; 0x01

	if((pin_num >= NUM_OF_PINS_PER_PORT)) {
    1306:	8b 81       	ldd	r24, Y+3	; 0x03
    1308:	88 30       	cpi	r24, 0x08	; 8
    130a:	18 f0       	brcs	.+6      	; 0x1312 <GPIO_togglePin+0x20>
		GPIO_Driver_Checker = GPIO_WRONG_PIN_NUMBER;
    130c:	81 e0       	ldi	r24, 0x01	; 1
    130e:	89 83       	std	Y+1, r24	; 0x01
    1310:	75 c0       	rjmp	.+234    	; 0x13fc <GPIO_togglePin+0x10a>
	}
	else if((port_num >= NUM_OF_PORTS)) {
    1312:	8a 81       	ldd	r24, Y+2	; 0x02
    1314:	84 30       	cpi	r24, 0x04	; 4
    1316:	18 f0       	brcs	.+6      	; 0x131e <GPIO_togglePin+0x2c>
		GPIO_Driver_Checker = GPIO_WRONG_PORT_NUMBER;
    1318:	82 e0       	ldi	r24, 0x02	; 2
    131a:	89 83       	std	Y+1, r24	; 0x01
    131c:	6f c0       	rjmp	.+222    	; 0x13fc <GPIO_togglePin+0x10a>
	}
	else {
		switch(port_num) {
    131e:	8a 81       	ldd	r24, Y+2	; 0x02
    1320:	28 2f       	mov	r18, r24
    1322:	30 e0       	ldi	r19, 0x00	; 0
    1324:	3d 83       	std	Y+5, r19	; 0x05
    1326:	2c 83       	std	Y+4, r18	; 0x04
    1328:	8c 81       	ldd	r24, Y+4	; 0x04
    132a:	9d 81       	ldd	r25, Y+5	; 0x05
    132c:	81 30       	cpi	r24, 0x01	; 1
    132e:	91 05       	cpc	r25, r1
    1330:	49 f1       	breq	.+82     	; 0x1384 <GPIO_togglePin+0x92>
    1332:	2c 81       	ldd	r18, Y+4	; 0x04
    1334:	3d 81       	ldd	r19, Y+5	; 0x05
    1336:	22 30       	cpi	r18, 0x02	; 2
    1338:	31 05       	cpc	r19, r1
    133a:	2c f4       	brge	.+10     	; 0x1346 <GPIO_togglePin+0x54>
    133c:	8c 81       	ldd	r24, Y+4	; 0x04
    133e:	9d 81       	ldd	r25, Y+5	; 0x05
    1340:	00 97       	sbiw	r24, 0x00	; 0
    1342:	61 f0       	breq	.+24     	; 0x135c <GPIO_togglePin+0x6a>
    1344:	5a c0       	rjmp	.+180    	; 0x13fa <GPIO_togglePin+0x108>
    1346:	2c 81       	ldd	r18, Y+4	; 0x04
    1348:	3d 81       	ldd	r19, Y+5	; 0x05
    134a:	22 30       	cpi	r18, 0x02	; 2
    134c:	31 05       	cpc	r19, r1
    134e:	71 f1       	breq	.+92     	; 0x13ac <GPIO_togglePin+0xba>
    1350:	8c 81       	ldd	r24, Y+4	; 0x04
    1352:	9d 81       	ldd	r25, Y+5	; 0x05
    1354:	83 30       	cpi	r24, 0x03	; 3
    1356:	91 05       	cpc	r25, r1
    1358:	e9 f1       	breq	.+122    	; 0x13d4 <GPIO_togglePin+0xe2>
    135a:	4f c0       	rjmp	.+158    	; 0x13fa <GPIO_togglePin+0x108>
		case PORT_A:
			TOG_BIT(PORTA,pin_num);
    135c:	ab e3       	ldi	r26, 0x3B	; 59
    135e:	b0 e0       	ldi	r27, 0x00	; 0
    1360:	eb e3       	ldi	r30, 0x3B	; 59
    1362:	f0 e0       	ldi	r31, 0x00	; 0
    1364:	80 81       	ld	r24, Z
    1366:	48 2f       	mov	r20, r24
    1368:	8b 81       	ldd	r24, Y+3	; 0x03
    136a:	28 2f       	mov	r18, r24
    136c:	30 e0       	ldi	r19, 0x00	; 0
    136e:	81 e0       	ldi	r24, 0x01	; 1
    1370:	90 e0       	ldi	r25, 0x00	; 0
    1372:	02 2e       	mov	r0, r18
    1374:	02 c0       	rjmp	.+4      	; 0x137a <GPIO_togglePin+0x88>
    1376:	88 0f       	add	r24, r24
    1378:	99 1f       	adc	r25, r25
    137a:	0a 94       	dec	r0
    137c:	e2 f7       	brpl	.-8      	; 0x1376 <GPIO_togglePin+0x84>
    137e:	84 27       	eor	r24, r20
    1380:	8c 93       	st	X, r24
    1382:	3b c0       	rjmp	.+118    	; 0x13fa <GPIO_togglePin+0x108>
			break;
		case PORT_B:
			TOG_BIT(PORTB,pin_num);
    1384:	a8 e3       	ldi	r26, 0x38	; 56
    1386:	b0 e0       	ldi	r27, 0x00	; 0
    1388:	e8 e3       	ldi	r30, 0x38	; 56
    138a:	f0 e0       	ldi	r31, 0x00	; 0
    138c:	80 81       	ld	r24, Z
    138e:	48 2f       	mov	r20, r24
    1390:	8b 81       	ldd	r24, Y+3	; 0x03
    1392:	28 2f       	mov	r18, r24
    1394:	30 e0       	ldi	r19, 0x00	; 0
    1396:	81 e0       	ldi	r24, 0x01	; 1
    1398:	90 e0       	ldi	r25, 0x00	; 0
    139a:	02 2e       	mov	r0, r18
    139c:	02 c0       	rjmp	.+4      	; 0x13a2 <GPIO_togglePin+0xb0>
    139e:	88 0f       	add	r24, r24
    13a0:	99 1f       	adc	r25, r25
    13a2:	0a 94       	dec	r0
    13a4:	e2 f7       	brpl	.-8      	; 0x139e <GPIO_togglePin+0xac>
    13a6:	84 27       	eor	r24, r20
    13a8:	8c 93       	st	X, r24
    13aa:	27 c0       	rjmp	.+78     	; 0x13fa <GPIO_togglePin+0x108>
			break;
		case PORT_C:
			TOG_BIT(PORTC,pin_num);
    13ac:	a5 e3       	ldi	r26, 0x35	; 53
    13ae:	b0 e0       	ldi	r27, 0x00	; 0
    13b0:	e5 e3       	ldi	r30, 0x35	; 53
    13b2:	f0 e0       	ldi	r31, 0x00	; 0
    13b4:	80 81       	ld	r24, Z
    13b6:	48 2f       	mov	r20, r24
    13b8:	8b 81       	ldd	r24, Y+3	; 0x03
    13ba:	28 2f       	mov	r18, r24
    13bc:	30 e0       	ldi	r19, 0x00	; 0
    13be:	81 e0       	ldi	r24, 0x01	; 1
    13c0:	90 e0       	ldi	r25, 0x00	; 0
    13c2:	02 2e       	mov	r0, r18
    13c4:	02 c0       	rjmp	.+4      	; 0x13ca <GPIO_togglePin+0xd8>
    13c6:	88 0f       	add	r24, r24
    13c8:	99 1f       	adc	r25, r25
    13ca:	0a 94       	dec	r0
    13cc:	e2 f7       	brpl	.-8      	; 0x13c6 <GPIO_togglePin+0xd4>
    13ce:	84 27       	eor	r24, r20
    13d0:	8c 93       	st	X, r24
    13d2:	13 c0       	rjmp	.+38     	; 0x13fa <GPIO_togglePin+0x108>
			break;
		case PORT_D:
			TOG_BIT(PORTD,pin_num);
    13d4:	a2 e3       	ldi	r26, 0x32	; 50
    13d6:	b0 e0       	ldi	r27, 0x00	; 0
    13d8:	e2 e3       	ldi	r30, 0x32	; 50
    13da:	f0 e0       	ldi	r31, 0x00	; 0
    13dc:	80 81       	ld	r24, Z
    13de:	48 2f       	mov	r20, r24
    13e0:	8b 81       	ldd	r24, Y+3	; 0x03
    13e2:	28 2f       	mov	r18, r24
    13e4:	30 e0       	ldi	r19, 0x00	; 0
    13e6:	81 e0       	ldi	r24, 0x01	; 1
    13e8:	90 e0       	ldi	r25, 0x00	; 0
    13ea:	02 2e       	mov	r0, r18
    13ec:	02 c0       	rjmp	.+4      	; 0x13f2 <GPIO_togglePin+0x100>
    13ee:	88 0f       	add	r24, r24
    13f0:	99 1f       	adc	r25, r25
    13f2:	0a 94       	dec	r0
    13f4:	e2 f7       	brpl	.-8      	; 0x13ee <GPIO_togglePin+0xfc>
    13f6:	84 27       	eor	r24, r20
    13f8:	8c 93       	st	X, r24
			break;
		}
		GPIO_Driver_Checker = GPIO_OK;
    13fa:	19 82       	std	Y+1, r1	; 0x01
	}
	return GPIO_Driver_Checker;
    13fc:	89 81       	ldd	r24, Y+1	; 0x01
}
    13fe:	0f 90       	pop	r0
    1400:	0f 90       	pop	r0
    1402:	0f 90       	pop	r0
    1404:	0f 90       	pop	r0
    1406:	0f 90       	pop	r0
    1408:	cf 91       	pop	r28
    140a:	df 91       	pop	r29
    140c:	08 95       	ret

0000140e <GPIO_readPin>:
/*
 * Description :
 * Read and return the value for the required pin, it should be Logic High or Logic Low.
 * If the input port number or pin number are not correct, The function will return an error.
 */
uint8 GPIO_readPin(uint8 port_num, uint8 pin_num) {
    140e:	df 93       	push	r29
    1410:	cf 93       	push	r28
    1412:	cd b7       	in	r28, 0x3d	; 61
    1414:	de b7       	in	r29, 0x3e	; 62
    1416:	27 97       	sbiw	r28, 0x07	; 7
    1418:	0f b6       	in	r0, 0x3f	; 63
    141a:	f8 94       	cli
    141c:	de bf       	out	0x3e, r29	; 62
    141e:	0f be       	out	0x3f, r0	; 63
    1420:	cd bf       	out	0x3d, r28	; 61
    1422:	8b 83       	std	Y+3, r24	; 0x03
    1424:	6c 83       	std	Y+4, r22	; 0x04
	uint8 pin_value = LOGIC_LOW;
    1426:	1a 82       	std	Y+2, r1	; 0x02
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	uint8_t GPIO_Driver_Checker = NULL;
    1428:	19 82       	std	Y+1, r1	; 0x01

	if((pin_num >= NUM_OF_PINS_PER_PORT)) {
    142a:	8c 81       	ldd	r24, Y+4	; 0x04
    142c:	88 30       	cpi	r24, 0x08	; 8
    142e:	28 f0       	brcs	.+10     	; 0x143a <GPIO_readPin+0x2c>
		GPIO_Driver_Checker = GPIO_WRONG_PIN_NUMBER;
    1430:	81 e0       	ldi	r24, 0x01	; 1
    1432:	89 83       	std	Y+1, r24	; 0x01
		return GPIO_Driver_Checker;
    1434:	29 81       	ldd	r18, Y+1	; 0x01
    1436:	2f 83       	std	Y+7, r18	; 0x07
    1438:	8b c0       	rjmp	.+278    	; 0x1550 <GPIO_readPin+0x142>
	}
	else if((port_num >= NUM_OF_PORTS)) {
    143a:	8b 81       	ldd	r24, Y+3	; 0x03
    143c:	84 30       	cpi	r24, 0x04	; 4
    143e:	28 f0       	brcs	.+10     	; 0x144a <GPIO_readPin+0x3c>
		GPIO_Driver_Checker = GPIO_WRONG_PORT_NUMBER;
    1440:	82 e0       	ldi	r24, 0x02	; 2
    1442:	89 83       	std	Y+1, r24	; 0x01
		return GPIO_Driver_Checker;
    1444:	39 81       	ldd	r19, Y+1	; 0x01
    1446:	3f 83       	std	Y+7, r19	; 0x07
    1448:	83 c0       	rjmp	.+262    	; 0x1550 <GPIO_readPin+0x142>
	}
	else {
		/* Read the pin value as required */
		switch(port_num) {
    144a:	8b 81       	ldd	r24, Y+3	; 0x03
    144c:	48 2f       	mov	r20, r24
    144e:	50 e0       	ldi	r21, 0x00	; 0
    1450:	5e 83       	std	Y+6, r21	; 0x06
    1452:	4d 83       	std	Y+5, r20	; 0x05
    1454:	8d 81       	ldd	r24, Y+5	; 0x05
    1456:	9e 81       	ldd	r25, Y+6	; 0x06
    1458:	81 30       	cpi	r24, 0x01	; 1
    145a:	91 05       	cpc	r25, r1
    145c:	79 f1       	breq	.+94     	; 0x14bc <GPIO_readPin+0xae>
    145e:	2d 81       	ldd	r18, Y+5	; 0x05
    1460:	3e 81       	ldd	r19, Y+6	; 0x06
    1462:	22 30       	cpi	r18, 0x02	; 2
    1464:	31 05       	cpc	r19, r1
    1466:	34 f4       	brge	.+12     	; 0x1474 <GPIO_readPin+0x66>
    1468:	4d 81       	ldd	r20, Y+5	; 0x05
    146a:	5e 81       	ldd	r21, Y+6	; 0x06
    146c:	41 15       	cp	r20, r1
    146e:	51 05       	cpc	r21, r1
    1470:	69 f0       	breq	.+26     	; 0x148c <GPIO_readPin+0x7e>
    1472:	6b c0       	rjmp	.+214    	; 0x154a <GPIO_readPin+0x13c>
    1474:	8d 81       	ldd	r24, Y+5	; 0x05
    1476:	9e 81       	ldd	r25, Y+6	; 0x06
    1478:	82 30       	cpi	r24, 0x02	; 2
    147a:	91 05       	cpc	r25, r1
    147c:	b9 f1       	breq	.+110    	; 0x14ec <GPIO_readPin+0xde>
    147e:	2d 81       	ldd	r18, Y+5	; 0x05
    1480:	3e 81       	ldd	r19, Y+6	; 0x06
    1482:	23 30       	cpi	r18, 0x03	; 3
    1484:	31 05       	cpc	r19, r1
    1486:	09 f4       	brne	.+2      	; 0x148a <GPIO_readPin+0x7c>
    1488:	49 c0       	rjmp	.+146    	; 0x151c <GPIO_readPin+0x10e>
    148a:	5f c0       	rjmp	.+190    	; 0x154a <GPIO_readPin+0x13c>
		case PORT_A:
			// Checks if the bit equals '1' or not
			if(BIT_IS_SET(PINA,pin_num)) {
    148c:	e9 e3       	ldi	r30, 0x39	; 57
    148e:	f0 e0       	ldi	r31, 0x00	; 0
    1490:	80 81       	ld	r24, Z
    1492:	28 2f       	mov	r18, r24
    1494:	30 e0       	ldi	r19, 0x00	; 0
    1496:	8c 81       	ldd	r24, Y+4	; 0x04
    1498:	88 2f       	mov	r24, r24
    149a:	90 e0       	ldi	r25, 0x00	; 0
    149c:	a9 01       	movw	r20, r18
    149e:	02 c0       	rjmp	.+4      	; 0x14a4 <GPIO_readPin+0x96>
    14a0:	55 95       	asr	r21
    14a2:	47 95       	ror	r20
    14a4:	8a 95       	dec	r24
    14a6:	e2 f7       	brpl	.-8      	; 0x14a0 <GPIO_readPin+0x92>
    14a8:	ca 01       	movw	r24, r20
    14aa:	81 70       	andi	r24, 0x01	; 1
    14ac:	90 70       	andi	r25, 0x00	; 0
    14ae:	88 23       	and	r24, r24
    14b0:	19 f0       	breq	.+6      	; 0x14b8 <GPIO_readPin+0xaa>
				pin_value = LOGIC_HIGH;
    14b2:	81 e0       	ldi	r24, 0x01	; 1
    14b4:	8a 83       	std	Y+2, r24	; 0x02
    14b6:	49 c0       	rjmp	.+146    	; 0x154a <GPIO_readPin+0x13c>
			}
			else {
				pin_value = LOGIC_LOW;
    14b8:	1a 82       	std	Y+2, r1	; 0x02
    14ba:	47 c0       	rjmp	.+142    	; 0x154a <GPIO_readPin+0x13c>
			}
			break;
		case PORT_B:
			if(BIT_IS_SET(PINB,pin_num)) {
    14bc:	e6 e3       	ldi	r30, 0x36	; 54
    14be:	f0 e0       	ldi	r31, 0x00	; 0
    14c0:	80 81       	ld	r24, Z
    14c2:	28 2f       	mov	r18, r24
    14c4:	30 e0       	ldi	r19, 0x00	; 0
    14c6:	8c 81       	ldd	r24, Y+4	; 0x04
    14c8:	88 2f       	mov	r24, r24
    14ca:	90 e0       	ldi	r25, 0x00	; 0
    14cc:	a9 01       	movw	r20, r18
    14ce:	02 c0       	rjmp	.+4      	; 0x14d4 <GPIO_readPin+0xc6>
    14d0:	55 95       	asr	r21
    14d2:	47 95       	ror	r20
    14d4:	8a 95       	dec	r24
    14d6:	e2 f7       	brpl	.-8      	; 0x14d0 <GPIO_readPin+0xc2>
    14d8:	ca 01       	movw	r24, r20
    14da:	81 70       	andi	r24, 0x01	; 1
    14dc:	90 70       	andi	r25, 0x00	; 0
    14de:	88 23       	and	r24, r24
    14e0:	19 f0       	breq	.+6      	; 0x14e8 <GPIO_readPin+0xda>
				pin_value = LOGIC_HIGH;
    14e2:	81 e0       	ldi	r24, 0x01	; 1
    14e4:	8a 83       	std	Y+2, r24	; 0x02
    14e6:	31 c0       	rjmp	.+98     	; 0x154a <GPIO_readPin+0x13c>
			}
			else {
				pin_value = LOGIC_LOW;
    14e8:	1a 82       	std	Y+2, r1	; 0x02
    14ea:	2f c0       	rjmp	.+94     	; 0x154a <GPIO_readPin+0x13c>
			}
			break;
		case PORT_C:
			if(BIT_IS_SET(PINC,pin_num)) {
    14ec:	e3 e3       	ldi	r30, 0x33	; 51
    14ee:	f0 e0       	ldi	r31, 0x00	; 0
    14f0:	80 81       	ld	r24, Z
    14f2:	28 2f       	mov	r18, r24
    14f4:	30 e0       	ldi	r19, 0x00	; 0
    14f6:	8c 81       	ldd	r24, Y+4	; 0x04
    14f8:	88 2f       	mov	r24, r24
    14fa:	90 e0       	ldi	r25, 0x00	; 0
    14fc:	a9 01       	movw	r20, r18
    14fe:	02 c0       	rjmp	.+4      	; 0x1504 <GPIO_readPin+0xf6>
    1500:	55 95       	asr	r21
    1502:	47 95       	ror	r20
    1504:	8a 95       	dec	r24
    1506:	e2 f7       	brpl	.-8      	; 0x1500 <GPIO_readPin+0xf2>
    1508:	ca 01       	movw	r24, r20
    150a:	81 70       	andi	r24, 0x01	; 1
    150c:	90 70       	andi	r25, 0x00	; 0
    150e:	88 23       	and	r24, r24
    1510:	19 f0       	breq	.+6      	; 0x1518 <GPIO_readPin+0x10a>
				pin_value = LOGIC_HIGH;
    1512:	81 e0       	ldi	r24, 0x01	; 1
    1514:	8a 83       	std	Y+2, r24	; 0x02
    1516:	19 c0       	rjmp	.+50     	; 0x154a <GPIO_readPin+0x13c>
			}
			else {
				pin_value = LOGIC_LOW;
    1518:	1a 82       	std	Y+2, r1	; 0x02
    151a:	17 c0       	rjmp	.+46     	; 0x154a <GPIO_readPin+0x13c>
			}
			break;
		case PORT_D:
			if(BIT_IS_SET(PIND,pin_num)) {
    151c:	e0 e3       	ldi	r30, 0x30	; 48
    151e:	f0 e0       	ldi	r31, 0x00	; 0
    1520:	80 81       	ld	r24, Z
    1522:	28 2f       	mov	r18, r24
    1524:	30 e0       	ldi	r19, 0x00	; 0
    1526:	8c 81       	ldd	r24, Y+4	; 0x04
    1528:	88 2f       	mov	r24, r24
    152a:	90 e0       	ldi	r25, 0x00	; 0
    152c:	a9 01       	movw	r20, r18
    152e:	02 c0       	rjmp	.+4      	; 0x1534 <GPIO_readPin+0x126>
    1530:	55 95       	asr	r21
    1532:	47 95       	ror	r20
    1534:	8a 95       	dec	r24
    1536:	e2 f7       	brpl	.-8      	; 0x1530 <GPIO_readPin+0x122>
    1538:	ca 01       	movw	r24, r20
    153a:	81 70       	andi	r24, 0x01	; 1
    153c:	90 70       	andi	r25, 0x00	; 0
    153e:	88 23       	and	r24, r24
    1540:	19 f0       	breq	.+6      	; 0x1548 <GPIO_readPin+0x13a>
				pin_value = LOGIC_HIGH;
    1542:	81 e0       	ldi	r24, 0x01	; 1
    1544:	8a 83       	std	Y+2, r24	; 0x02
    1546:	01 c0       	rjmp	.+2      	; 0x154a <GPIO_readPin+0x13c>
			}
			else {
				pin_value = LOGIC_LOW;
    1548:	1a 82       	std	Y+2, r1	; 0x02
			}
			break;
		}
		GPIO_Driver_Checker = GPIO_OK;
    154a:	19 82       	std	Y+1, r1	; 0x01
	}
	return pin_value;
    154c:	5a 81       	ldd	r21, Y+2	; 0x02
    154e:	5f 83       	std	Y+7, r21	; 0x07
    1550:	8f 81       	ldd	r24, Y+7	; 0x07
}
    1552:	27 96       	adiw	r28, 0x07	; 7
    1554:	0f b6       	in	r0, 0x3f	; 63
    1556:	f8 94       	cli
    1558:	de bf       	out	0x3e, r29	; 62
    155a:	0f be       	out	0x3f, r0	; 63
    155c:	cd bf       	out	0x3d, r28	; 61
    155e:	cf 91       	pop	r28
    1560:	df 91       	pop	r29
    1562:	08 95       	ret

00001564 <GPIO_setupPortDirection>:
 * Setup the direction of the required port all pins input/output.
 * If the direction value is PORT_INPUT all pins in this port should be input pins.
 * If the direction value is PORT_OUTPUT all pins in this port should be output pins.
 * If the input port number is not correct, The function will not handle the request.
 */
GPIO_Error_t GPIO_setupPortDirection(uint8 port_num, GPIO_PortDirectionType direction) {
    1564:	df 93       	push	r29
    1566:	cf 93       	push	r28
    1568:	00 d0       	rcall	.+0      	; 0x156a <GPIO_setupPortDirection+0x6>
    156a:	00 d0       	rcall	.+0      	; 0x156c <GPIO_setupPortDirection+0x8>
    156c:	0f 92       	push	r0
    156e:	cd b7       	in	r28, 0x3d	; 61
    1570:	de b7       	in	r29, 0x3e	; 62
    1572:	8a 83       	std	Y+2, r24	; 0x02
    1574:	6b 83       	std	Y+3, r22	; 0x03
	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	uint8_t GPIO_Driver_Checker = NULL;
    1576:	19 82       	std	Y+1, r1	; 0x01

	if((port_num >= NUM_OF_PORTS)) {
    1578:	8a 81       	ldd	r24, Y+2	; 0x02
    157a:	84 30       	cpi	r24, 0x04	; 4
    157c:	18 f0       	brcs	.+6      	; 0x1584 <GPIO_setupPortDirection+0x20>
		GPIO_Driver_Checker = GPIO_WRONG_PORT_NUMBER;
    157e:	82 e0       	ldi	r24, 0x02	; 2
    1580:	89 83       	std	Y+1, r24	; 0x01
    1582:	3c c0       	rjmp	.+120    	; 0x15fc <GPIO_setupPortDirection+0x98>
	}
	else if((direction != PORT_INPUT) && (direction != PORT_OUTPUT)) {
    1584:	8b 81       	ldd	r24, Y+3	; 0x03
    1586:	88 23       	and	r24, r24
    1588:	31 f0       	breq	.+12     	; 0x1596 <GPIO_setupPortDirection+0x32>
    158a:	8b 81       	ldd	r24, Y+3	; 0x03
    158c:	8f 3f       	cpi	r24, 0xFF	; 255
    158e:	19 f0       	breq	.+6      	; 0x1596 <GPIO_setupPortDirection+0x32>
		GPIO_Driver_Checker = GPIO_WRONG_DIRECTION;
    1590:	83 e0       	ldi	r24, 0x03	; 3
    1592:	89 83       	std	Y+1, r24	; 0x01
    1594:	33 c0       	rjmp	.+102    	; 0x15fc <GPIO_setupPortDirection+0x98>
	}
	else {
		/* Setup the port direction as required */
		switch(port_num) {
    1596:	8a 81       	ldd	r24, Y+2	; 0x02
    1598:	28 2f       	mov	r18, r24
    159a:	30 e0       	ldi	r19, 0x00	; 0
    159c:	3d 83       	std	Y+5, r19	; 0x05
    159e:	2c 83       	std	Y+4, r18	; 0x04
    15a0:	8c 81       	ldd	r24, Y+4	; 0x04
    15a2:	9d 81       	ldd	r25, Y+5	; 0x05
    15a4:	81 30       	cpi	r24, 0x01	; 1
    15a6:	91 05       	cpc	r25, r1
    15a8:	d1 f0       	breq	.+52     	; 0x15de <GPIO_setupPortDirection+0x7a>
    15aa:	2c 81       	ldd	r18, Y+4	; 0x04
    15ac:	3d 81       	ldd	r19, Y+5	; 0x05
    15ae:	22 30       	cpi	r18, 0x02	; 2
    15b0:	31 05       	cpc	r19, r1
    15b2:	2c f4       	brge	.+10     	; 0x15be <GPIO_setupPortDirection+0x5a>
    15b4:	8c 81       	ldd	r24, Y+4	; 0x04
    15b6:	9d 81       	ldd	r25, Y+5	; 0x05
    15b8:	00 97       	sbiw	r24, 0x00	; 0
    15ba:	61 f0       	breq	.+24     	; 0x15d4 <GPIO_setupPortDirection+0x70>
    15bc:	1e c0       	rjmp	.+60     	; 0x15fa <GPIO_setupPortDirection+0x96>
    15be:	2c 81       	ldd	r18, Y+4	; 0x04
    15c0:	3d 81       	ldd	r19, Y+5	; 0x05
    15c2:	22 30       	cpi	r18, 0x02	; 2
    15c4:	31 05       	cpc	r19, r1
    15c6:	81 f0       	breq	.+32     	; 0x15e8 <GPIO_setupPortDirection+0x84>
    15c8:	8c 81       	ldd	r24, Y+4	; 0x04
    15ca:	9d 81       	ldd	r25, Y+5	; 0x05
    15cc:	83 30       	cpi	r24, 0x03	; 3
    15ce:	91 05       	cpc	r25, r1
    15d0:	81 f0       	breq	.+32     	; 0x15f2 <GPIO_setupPortDirection+0x8e>
    15d2:	13 c0       	rjmp	.+38     	; 0x15fa <GPIO_setupPortDirection+0x96>
		case PORT_A:
			DDRA = direction;
    15d4:	ea e3       	ldi	r30, 0x3A	; 58
    15d6:	f0 e0       	ldi	r31, 0x00	; 0
    15d8:	8b 81       	ldd	r24, Y+3	; 0x03
    15da:	80 83       	st	Z, r24
    15dc:	0e c0       	rjmp	.+28     	; 0x15fa <GPIO_setupPortDirection+0x96>
			break;
		case PORT_B:
			DDRB = direction;
    15de:	e7 e3       	ldi	r30, 0x37	; 55
    15e0:	f0 e0       	ldi	r31, 0x00	; 0
    15e2:	8b 81       	ldd	r24, Y+3	; 0x03
    15e4:	80 83       	st	Z, r24
    15e6:	09 c0       	rjmp	.+18     	; 0x15fa <GPIO_setupPortDirection+0x96>
			break;
		case PORT_C:
			DDRC = direction;
    15e8:	e4 e3       	ldi	r30, 0x34	; 52
    15ea:	f0 e0       	ldi	r31, 0x00	; 0
    15ec:	8b 81       	ldd	r24, Y+3	; 0x03
    15ee:	80 83       	st	Z, r24
    15f0:	04 c0       	rjmp	.+8      	; 0x15fa <GPIO_setupPortDirection+0x96>
			break;
		case PORT_D:
			DDRD = direction;
    15f2:	e1 e3       	ldi	r30, 0x31	; 49
    15f4:	f0 e0       	ldi	r31, 0x00	; 0
    15f6:	8b 81       	ldd	r24, Y+3	; 0x03
    15f8:	80 83       	st	Z, r24
			break;
		}
		GPIO_Driver_Checker = GPIO_OK;
    15fa:	19 82       	std	Y+1, r1	; 0x01
	}
	return GPIO_Driver_Checker;
    15fc:	89 81       	ldd	r24, Y+1	; 0x01
}
    15fe:	0f 90       	pop	r0
    1600:	0f 90       	pop	r0
    1602:	0f 90       	pop	r0
    1604:	0f 90       	pop	r0
    1606:	0f 90       	pop	r0
    1608:	cf 91       	pop	r28
    160a:	df 91       	pop	r29
    160c:	08 95       	ret

0000160e <GPIO_writePort>:
 * Write the value on the required port.
 * If any pin in the port is output pin the value will be written.
 * If any pin in the port is input pin this will activate/deactivate the internal pull-up resistor.
 * If the input port number is not correct, The function will not handle the request.
 */
GPIO_Error_t GPIO_writePort(uint8 port_num, uint8 value) {
    160e:	df 93       	push	r29
    1610:	cf 93       	push	r28
    1612:	00 d0       	rcall	.+0      	; 0x1614 <GPIO_writePort+0x6>
    1614:	00 d0       	rcall	.+0      	; 0x1616 <GPIO_writePort+0x8>
    1616:	0f 92       	push	r0
    1618:	cd b7       	in	r28, 0x3d	; 61
    161a:	de b7       	in	r29, 0x3e	; 62
    161c:	8a 83       	std	Y+2, r24	; 0x02
    161e:	6b 83       	std	Y+3, r22	; 0x03
	uint8_t GPIO_Driver_Checker = NULL;
    1620:	19 82       	std	Y+1, r1	; 0x01
	if((port_num >= NUM_OF_PORTS)) {
    1622:	8a 81       	ldd	r24, Y+2	; 0x02
    1624:	84 30       	cpi	r24, 0x04	; 4
    1626:	18 f0       	brcs	.+6      	; 0x162e <GPIO_writePort+0x20>
		GPIO_Driver_Checker = GPIO_WRONG_PORT_NUMBER;
    1628:	82 e0       	ldi	r24, 0x02	; 2
    162a:	89 83       	std	Y+1, r24	; 0x01
    162c:	33 c0       	rjmp	.+102    	; 0x1694 <GPIO_writePort+0x86>
	}
	else {
		/* Setup the port direction as required */
		switch(port_num) {
    162e:	8a 81       	ldd	r24, Y+2	; 0x02
    1630:	28 2f       	mov	r18, r24
    1632:	30 e0       	ldi	r19, 0x00	; 0
    1634:	3d 83       	std	Y+5, r19	; 0x05
    1636:	2c 83       	std	Y+4, r18	; 0x04
    1638:	8c 81       	ldd	r24, Y+4	; 0x04
    163a:	9d 81       	ldd	r25, Y+5	; 0x05
    163c:	81 30       	cpi	r24, 0x01	; 1
    163e:	91 05       	cpc	r25, r1
    1640:	d1 f0       	breq	.+52     	; 0x1676 <GPIO_writePort+0x68>
    1642:	2c 81       	ldd	r18, Y+4	; 0x04
    1644:	3d 81       	ldd	r19, Y+5	; 0x05
    1646:	22 30       	cpi	r18, 0x02	; 2
    1648:	31 05       	cpc	r19, r1
    164a:	2c f4       	brge	.+10     	; 0x1656 <GPIO_writePort+0x48>
    164c:	8c 81       	ldd	r24, Y+4	; 0x04
    164e:	9d 81       	ldd	r25, Y+5	; 0x05
    1650:	00 97       	sbiw	r24, 0x00	; 0
    1652:	61 f0       	breq	.+24     	; 0x166c <GPIO_writePort+0x5e>
    1654:	1e c0       	rjmp	.+60     	; 0x1692 <GPIO_writePort+0x84>
    1656:	2c 81       	ldd	r18, Y+4	; 0x04
    1658:	3d 81       	ldd	r19, Y+5	; 0x05
    165a:	22 30       	cpi	r18, 0x02	; 2
    165c:	31 05       	cpc	r19, r1
    165e:	81 f0       	breq	.+32     	; 0x1680 <GPIO_writePort+0x72>
    1660:	8c 81       	ldd	r24, Y+4	; 0x04
    1662:	9d 81       	ldd	r25, Y+5	; 0x05
    1664:	83 30       	cpi	r24, 0x03	; 3
    1666:	91 05       	cpc	r25, r1
    1668:	81 f0       	breq	.+32     	; 0x168a <GPIO_writePort+0x7c>
    166a:	13 c0       	rjmp	.+38     	; 0x1692 <GPIO_writePort+0x84>
		case PORT_A:
			PORTA = value;
    166c:	eb e3       	ldi	r30, 0x3B	; 59
    166e:	f0 e0       	ldi	r31, 0x00	; 0
    1670:	8b 81       	ldd	r24, Y+3	; 0x03
    1672:	80 83       	st	Z, r24
    1674:	0e c0       	rjmp	.+28     	; 0x1692 <GPIO_writePort+0x84>
			break;
		case PORT_B:
			PORTB = value;
    1676:	e8 e3       	ldi	r30, 0x38	; 56
    1678:	f0 e0       	ldi	r31, 0x00	; 0
    167a:	8b 81       	ldd	r24, Y+3	; 0x03
    167c:	80 83       	st	Z, r24
    167e:	09 c0       	rjmp	.+18     	; 0x1692 <GPIO_writePort+0x84>
			break;
		case PORT_C:
			PORTC = value;
    1680:	e5 e3       	ldi	r30, 0x35	; 53
    1682:	f0 e0       	ldi	r31, 0x00	; 0
    1684:	8b 81       	ldd	r24, Y+3	; 0x03
    1686:	80 83       	st	Z, r24
    1688:	04 c0       	rjmp	.+8      	; 0x1692 <GPIO_writePort+0x84>
			break;
		case PORT_D:
			PORTD = value;
    168a:	e2 e3       	ldi	r30, 0x32	; 50
    168c:	f0 e0       	ldi	r31, 0x00	; 0
    168e:	8b 81       	ldd	r24, Y+3	; 0x03
    1690:	80 83       	st	Z, r24
			break;
		}
		GPIO_Driver_Checker = GPIO_OK;
    1692:	19 82       	std	Y+1, r1	; 0x01
	}
	return GPIO_Driver_Checker;
    1694:	89 81       	ldd	r24, Y+1	; 0x01
}
    1696:	0f 90       	pop	r0
    1698:	0f 90       	pop	r0
    169a:	0f 90       	pop	r0
    169c:	0f 90       	pop	r0
    169e:	0f 90       	pop	r0
    16a0:	cf 91       	pop	r28
    16a2:	df 91       	pop	r29
    16a4:	08 95       	ret

000016a6 <GPIO_readPort>:
/*
 * Description :
 * Read and return the value of the required port.
 * If the input port number is not correct, The function will return ZERO value.
 */
uint8 GPIO_readPort(uint8 port_num) {
    16a6:	df 93       	push	r29
    16a8:	cf 93       	push	r28
    16aa:	00 d0       	rcall	.+0      	; 0x16ac <GPIO_readPort+0x6>
    16ac:	00 d0       	rcall	.+0      	; 0x16ae <GPIO_readPort+0x8>
    16ae:	0f 92       	push	r0
    16b0:	cd b7       	in	r28, 0x3d	; 61
    16b2:	de b7       	in	r29, 0x3e	; 62
    16b4:	8b 83       	std	Y+3, r24	; 0x03
	uint8 value = LOGIC_LOW;
    16b6:	1a 82       	std	Y+2, r1	; 0x02
	uint8_t GPIO_Driver_Checker = NULL;
    16b8:	19 82       	std	Y+1, r1	; 0x01

	if((port_num >= NUM_OF_PORTS)) {
    16ba:	8b 81       	ldd	r24, Y+3	; 0x03
    16bc:	84 30       	cpi	r24, 0x04	; 4
    16be:	18 f0       	brcs	.+6      	; 0x16c6 <GPIO_readPort+0x20>
		GPIO_Driver_Checker = GPIO_WRONG_PORT_NUMBER;
    16c0:	82 e0       	ldi	r24, 0x02	; 2
    16c2:	89 83       	std	Y+1, r24	; 0x01
    16c4:	32 c0       	rjmp	.+100    	; 0x172a <GPIO_readPort+0x84>
	}
	else {
		switch(port_num) {
    16c6:	8b 81       	ldd	r24, Y+3	; 0x03
    16c8:	28 2f       	mov	r18, r24
    16ca:	30 e0       	ldi	r19, 0x00	; 0
    16cc:	3d 83       	std	Y+5, r19	; 0x05
    16ce:	2c 83       	std	Y+4, r18	; 0x04
    16d0:	8c 81       	ldd	r24, Y+4	; 0x04
    16d2:	9d 81       	ldd	r25, Y+5	; 0x05
    16d4:	81 30       	cpi	r24, 0x01	; 1
    16d6:	91 05       	cpc	r25, r1
    16d8:	d1 f0       	breq	.+52     	; 0x170e <GPIO_readPort+0x68>
    16da:	2c 81       	ldd	r18, Y+4	; 0x04
    16dc:	3d 81       	ldd	r19, Y+5	; 0x05
    16de:	22 30       	cpi	r18, 0x02	; 2
    16e0:	31 05       	cpc	r19, r1
    16e2:	2c f4       	brge	.+10     	; 0x16ee <GPIO_readPort+0x48>
    16e4:	8c 81       	ldd	r24, Y+4	; 0x04
    16e6:	9d 81       	ldd	r25, Y+5	; 0x05
    16e8:	00 97       	sbiw	r24, 0x00	; 0
    16ea:	61 f0       	breq	.+24     	; 0x1704 <GPIO_readPort+0x5e>
    16ec:	1e c0       	rjmp	.+60     	; 0x172a <GPIO_readPort+0x84>
    16ee:	2c 81       	ldd	r18, Y+4	; 0x04
    16f0:	3d 81       	ldd	r19, Y+5	; 0x05
    16f2:	22 30       	cpi	r18, 0x02	; 2
    16f4:	31 05       	cpc	r19, r1
    16f6:	81 f0       	breq	.+32     	; 0x1718 <GPIO_readPort+0x72>
    16f8:	8c 81       	ldd	r24, Y+4	; 0x04
    16fa:	9d 81       	ldd	r25, Y+5	; 0x05
    16fc:	83 30       	cpi	r24, 0x03	; 3
    16fe:	91 05       	cpc	r25, r1
    1700:	81 f0       	breq	.+32     	; 0x1722 <GPIO_readPort+0x7c>
    1702:	13 c0       	rjmp	.+38     	; 0x172a <GPIO_readPort+0x84>
		case PORT_A:
			// Why value equals PINA?
			value = PINA;
    1704:	e9 e3       	ldi	r30, 0x39	; 57
    1706:	f0 e0       	ldi	r31, 0x00	; 0
    1708:	80 81       	ld	r24, Z
    170a:	8a 83       	std	Y+2, r24	; 0x02
    170c:	0e c0       	rjmp	.+28     	; 0x172a <GPIO_readPort+0x84>
			break;
		case PORT_B:
			value = PINB;
    170e:	e6 e3       	ldi	r30, 0x36	; 54
    1710:	f0 e0       	ldi	r31, 0x00	; 0
    1712:	80 81       	ld	r24, Z
    1714:	8a 83       	std	Y+2, r24	; 0x02
    1716:	09 c0       	rjmp	.+18     	; 0x172a <GPIO_readPort+0x84>
			break;
		case PORT_C:
			value = PINC;
    1718:	e3 e3       	ldi	r30, 0x33	; 51
    171a:	f0 e0       	ldi	r31, 0x00	; 0
    171c:	80 81       	ld	r24, Z
    171e:	8a 83       	std	Y+2, r24	; 0x02
    1720:	04 c0       	rjmp	.+8      	; 0x172a <GPIO_readPort+0x84>
			break;
		case PORT_D:
			value = PIND;
    1722:	e0 e3       	ldi	r30, 0x30	; 48
    1724:	f0 e0       	ldi	r31, 0x00	; 0
    1726:	80 81       	ld	r24, Z
    1728:	8a 83       	std	Y+2, r24	; 0x02
			break;
		}
	}
	return value;
    172a:	8a 81       	ldd	r24, Y+2	; 0x02
}
    172c:	0f 90       	pop	r0
    172e:	0f 90       	pop	r0
    1730:	0f 90       	pop	r0
    1732:	0f 90       	pop	r0
    1734:	0f 90       	pop	r0
    1736:	cf 91       	pop	r28
    1738:	df 91       	pop	r29
    173a:	08 95       	ret

0000173c <EXT_INTERRUPT_Init>:

#include "avr/io.h" /* To use the IO Ports Registers */
#include <util/delay.h>

// Initialize External Interrupt
void EXT_INTERRUPT_Init(void) {
    173c:	df 93       	push	r29
    173e:	cf 93       	push	r28
    1740:	cd b7       	in	r28, 0x3d	; 61
    1742:	de b7       	in	r29, 0x3e	; 62
	 */

	// Checking if INT0 is enabled or disabled
	#if (EXT_INTERRUPT_INT0_INIT_STATE == EXT_INTERRUPT_Enable_State)
		// Enabling the INT0 bit inside GICR
		SET_BIT(GICR, INT0);
    1744:	ab e5       	ldi	r26, 0x5B	; 91
    1746:	b0 e0       	ldi	r27, 0x00	; 0
    1748:	eb e5       	ldi	r30, 0x5B	; 91
    174a:	f0 e0       	ldi	r31, 0x00	; 0
    174c:	80 81       	ld	r24, Z
    174e:	80 64       	ori	r24, 0x40	; 64
    1750:	8c 93       	st	X, r24

		// Setup Pin PD2 "INT0" to Input
		GPIO_setupPinDirection(PORT_D, PIN_2, PIN_INPUT);
    1752:	83 e0       	ldi	r24, 0x03	; 3
    1754:	62 e0       	ldi	r22, 0x02	; 2
    1756:	40 e0       	ldi	r20, 0x00	; 0
    1758:	0e 94 81 07 	call	0xf02	; 0xf02 <GPIO_setupPinDirection>
			SET_BIT(MCUCR, ISC00);
		#elif (EXT_INTERRUPT_0_MODE == EXT_INTERRUPT_Falling_Edge)
			SET_BIT(MCUCR, ISC01);
			CLR_BIT(MCUCR, ISC00);
		#elif (EXT_INTERRUPT_0_MODE == EXT_INTERRUPT_Rising_Edge)
			SET_BIT(MCUCR, ISC01);
    175c:	a5 e5       	ldi	r26, 0x55	; 85
    175e:	b0 e0       	ldi	r27, 0x00	; 0
    1760:	e5 e5       	ldi	r30, 0x55	; 85
    1762:	f0 e0       	ldi	r31, 0x00	; 0
    1764:	80 81       	ld	r24, Z
    1766:	82 60       	ori	r24, 0x02	; 2
    1768:	8c 93       	st	X, r24
			SET_BIT(MCUCR, ISC00);
    176a:	a5 e5       	ldi	r26, 0x55	; 85
    176c:	b0 e0       	ldi	r27, 0x00	; 0
    176e:	e5 e5       	ldi	r30, 0x55	; 85
    1770:	f0 e0       	ldi	r31, 0x00	; 0
    1772:	80 81       	ld	r24, Z
    1774:	81 60       	ori	r24, 0x01	; 1
    1776:	8c 93       	st	X, r24
		#elif (EXT_INTERRUPT_1_MODE == EXT_INTERRUPT_Rising_Edge)
			SET_BIT(MCUCR, ISC11);
			SET_BIT(MCUCR, ISC10);
		#endif
	#elif (EXT_INTERRUPT_INT1_INIT_STATE == EXT_INTERRUPT_Disable_State)
			CLR_BIT(GICR, INT1);
    1778:	ab e5       	ldi	r26, 0x5B	; 91
    177a:	b0 e0       	ldi	r27, 0x00	; 0
    177c:	eb e5       	ldi	r30, 0x5B	; 91
    177e:	f0 e0       	ldi	r31, 0x00	; 0
    1780:	80 81       	ld	r24, Z
    1782:	8f 77       	andi	r24, 0x7F	; 127
    1784:	8c 93       	st	X, r24
			CLR_BIT(MCUCSR, ISC2);
		#elif (EXT_INTERRUPT_2_MODE == EXT_INTERRUPT_INT2_Rising_Edge)
			SET_BIT(MCUCSR, ISC2);
		#endif
	#elif (EXT_INTERRUPT_INT2_INIT_STATE == EXT_INTERRUPT_Disable_State)
			CLR_BIT(GICR, INT2);
    1786:	ab e5       	ldi	r26, 0x5B	; 91
    1788:	b0 e0       	ldi	r27, 0x00	; 0
    178a:	eb e5       	ldi	r30, 0x5B	; 91
    178c:	f0 e0       	ldi	r31, 0x00	; 0
    178e:	80 81       	ld	r24, Z
    1790:	8f 7d       	andi	r24, 0xDF	; 223
    1792:	8c 93       	st	X, r24

	/* Status Register  SREG Register Bits Description:
	 * Bit 7  I: Global Interrupt Enable
	 */
	// Enabling the I-Bit
	SET_BIT(SREG, SREG_I_BIT);
    1794:	af e5       	ldi	r26, 0x5F	; 95
    1796:	b0 e0       	ldi	r27, 0x00	; 0
    1798:	ef e5       	ldi	r30, 0x5F	; 95
    179a:	f0 e0       	ldi	r31, 0x00	; 0
    179c:	80 81       	ld	r24, Z
    179e:	80 68       	ori	r24, 0x80	; 128
    17a0:	8c 93       	st	X, r24
}
    17a2:	cf 91       	pop	r28
    17a4:	df 91       	pop	r29
    17a6:	08 95       	ret

000017a8 <EXT_INTERRUPT_DeInit>:

// Disable External Interrupt ISR
void EXT_INTERRUPT_DeInit(void) {
    17a8:	df 93       	push	r29
    17aa:	cf 93       	push	r28
    17ac:	cd b7       	in	r28, 0x3d	; 61
    17ae:	de b7       	in	r29, 0x3e	; 62

	#if (EXT_INTERRUPT_INT0_INIT_STATE == EXT_INTERRUPT_Enable_State)
		CLR_BIT(GICR, INT0);
    17b0:	ab e5       	ldi	r26, 0x5B	; 91
    17b2:	b0 e0       	ldi	r27, 0x00	; 0
    17b4:	eb e5       	ldi	r30, 0x5B	; 91
    17b6:	f0 e0       	ldi	r31, 0x00	; 0
    17b8:	80 81       	ld	r24, Z
    17ba:	8f 7b       	andi	r24, 0xBF	; 191
    17bc:	8c 93       	st	X, r24

	#if (EXT_INTERRUPT_INT2_INIT_STATE == EXT_INTERRUPT_Enable_State)
		CLR_BIT(GICR, INT2);
	#endif

	CLR_BIT(SREG, SREG_I_BIT);
    17be:	af e5       	ldi	r26, 0x5F	; 95
    17c0:	b0 e0       	ldi	r27, 0x00	; 0
    17c2:	ef e5       	ldi	r30, 0x5F	; 95
    17c4:	f0 e0       	ldi	r31, 0x00	; 0
    17c6:	80 81       	ld	r24, Z
    17c8:	8f 77       	andi	r24, 0x7F	; 127
    17ca:	8c 93       	st	X, r24
}
    17cc:	cf 91       	pop	r28
    17ce:	df 91       	pop	r29
    17d0:	08 95       	ret

000017d2 <EXT_INTERRUPT_SetCallBack>:

//The function that will be called in the EXT INT
void (*CallBackPtr) (void) = NULL;

// External Interrupt Call Back Function
void EXT_INTERRUPT_SetCallBack(void (*CopyFuncPtr) (void)) {
    17d2:	df 93       	push	r29
    17d4:	cf 93       	push	r28
    17d6:	00 d0       	rcall	.+0      	; 0x17d8 <EXT_INTERRUPT_SetCallBack+0x6>
    17d8:	cd b7       	in	r28, 0x3d	; 61
    17da:	de b7       	in	r29, 0x3e	; 62
    17dc:	9a 83       	std	Y+2, r25	; 0x02
    17de:	89 83       	std	Y+1, r24	; 0x01
	CallBackPtr = CopyFuncPtr;
    17e0:	89 81       	ldd	r24, Y+1	; 0x01
    17e2:	9a 81       	ldd	r25, Y+2	; 0x02
    17e4:	90 93 69 01 	sts	0x0169, r25
    17e8:	80 93 68 01 	sts	0x0168, r24
}
    17ec:	0f 90       	pop	r0
    17ee:	0f 90       	pop	r0
    17f0:	cf 91       	pop	r28
    17f2:	df 91       	pop	r29
    17f4:	08 95       	ret

000017f6 <ADC_Init>:
#include "avr/io.h" /* To use the IO Ports Registers */
#include <util/delay.h>


// Initializes and enables the ADC Module to start functionality
void ADC_Init(void) {
    17f6:	df 93       	push	r29
    17f8:	cf 93       	push	r28
    17fa:	cd b7       	in	r28, 0x3d	; 61
    17fc:	de b7       	in	r29, 0x3e	; 62
	 * 7:6, REFS1:0 = 01 to choose AVCC = 5v as reference voltage
	 * 5, ADLAR   = 0 right adjusted
	 * 4:0, MUX4:0  = 00000 to choose channel 0 as initialization
	 */
	// Sets REFS1:0 to '01'
	SET_BIT(ADMUX, REFS0);
    17fe:	a7 e2       	ldi	r26, 0x27	; 39
    1800:	b0 e0       	ldi	r27, 0x00	; 0
    1802:	e7 e2       	ldi	r30, 0x27	; 39
    1804:	f0 e0       	ldi	r31, 0x00	; 0
    1806:	80 81       	ld	r24, Z
    1808:	80 64       	ori	r24, 0x40	; 64
    180a:	8c 93       	st	X, r24
	CLR_BIT(ADMUX, REFS1);
    180c:	a7 e2       	ldi	r26, 0x27	; 39
    180e:	b0 e0       	ldi	r27, 0x00	; 0
    1810:	e7 e2       	ldi	r30, 0x27	; 39
    1812:	f0 e0       	ldi	r31, 0x00	; 0
    1814:	80 81       	ld	r24, Z
    1816:	8f 77       	andi	r24, 0x7F	; 127
    1818:	8c 93       	st	X, r24

	CLR_BIT(ADMUX, ADLAR);
    181a:	a7 e2       	ldi	r26, 0x27	; 39
    181c:	b0 e0       	ldi	r27, 0x00	; 0
    181e:	e7 e2       	ldi	r30, 0x27	; 39
    1820:	f0 e0       	ldi	r31, 0x00	; 0
    1822:	80 81       	ld	r24, Z
    1824:	8f 7d       	andi	r24, 0xDF	; 223
    1826:	8c 93       	st	X, r24

	CLR_BIT(ADMUX, MUX4);
    1828:	a7 e2       	ldi	r26, 0x27	; 39
    182a:	b0 e0       	ldi	r27, 0x00	; 0
    182c:	e7 e2       	ldi	r30, 0x27	; 39
    182e:	f0 e0       	ldi	r31, 0x00	; 0
    1830:	80 81       	ld	r24, Z
    1832:	8f 7e       	andi	r24, 0xEF	; 239
    1834:	8c 93       	st	X, r24
	CLR_BIT(ADMUX, MUX3);
    1836:	a7 e2       	ldi	r26, 0x27	; 39
    1838:	b0 e0       	ldi	r27, 0x00	; 0
    183a:	e7 e2       	ldi	r30, 0x27	; 39
    183c:	f0 e0       	ldi	r31, 0x00	; 0
    183e:	80 81       	ld	r24, Z
    1840:	87 7f       	andi	r24, 0xF7	; 247
    1842:	8c 93       	st	X, r24
	CLR_BIT(ADMUX, MUX2);
    1844:	a7 e2       	ldi	r26, 0x27	; 39
    1846:	b0 e0       	ldi	r27, 0x00	; 0
    1848:	e7 e2       	ldi	r30, 0x27	; 39
    184a:	f0 e0       	ldi	r31, 0x00	; 0
    184c:	80 81       	ld	r24, Z
    184e:	8b 7f       	andi	r24, 0xFB	; 251
    1850:	8c 93       	st	X, r24
	CLR_BIT(ADMUX, MUX1);
    1852:	a7 e2       	ldi	r26, 0x27	; 39
    1854:	b0 e0       	ldi	r27, 0x00	; 0
    1856:	e7 e2       	ldi	r30, 0x27	; 39
    1858:	f0 e0       	ldi	r31, 0x00	; 0
    185a:	80 81       	ld	r24, Z
    185c:	8d 7f       	andi	r24, 0xFD	; 253
    185e:	8c 93       	st	X, r24
	CLR_BIT(ADMUX, MUX0);
    1860:	a7 e2       	ldi	r26, 0x27	; 39
    1862:	b0 e0       	ldi	r27, 0x00	; 0
    1864:	e7 e2       	ldi	r30, 0x27	; 39
    1866:	f0 e0       	ldi	r31, 0x00	; 0
    1868:	80 81       	ld	r24, Z
    186a:	8e 7f       	andi	r24, 0xFE	; 254
    186c:	8c 93       	st	X, r24
	 * ADIE = 0 Disable ADC Interrupt
	 * ADATE = 0 Disable Auto Trigger
	 * ADPS2:0 = 111 to choose ADC_Clock = F_CPU/128 = 16Mhz/128 = 125Khz --> ADC must operate in range 50-200Khz
	 */
	// Enables ADC
	SET_BIT(ADCSRA, ADEN);
    186e:	a6 e2       	ldi	r26, 0x26	; 38
    1870:	b0 e0       	ldi	r27, 0x00	; 0
    1872:	e6 e2       	ldi	r30, 0x26	; 38
    1874:	f0 e0       	ldi	r31, 0x00	; 0
    1876:	80 81       	ld	r24, Z
    1878:	80 68       	ori	r24, 0x80	; 128
    187a:	8c 93       	st	X, r24
	CLR_BIT(ADCSRA, ADIE);
    187c:	a6 e2       	ldi	r26, 0x26	; 38
    187e:	b0 e0       	ldi	r27, 0x00	; 0
    1880:	e6 e2       	ldi	r30, 0x26	; 38
    1882:	f0 e0       	ldi	r31, 0x00	; 0
    1884:	80 81       	ld	r24, Z
    1886:	87 7f       	andi	r24, 0xF7	; 247
    1888:	8c 93       	st	X, r24
	CLR_BIT(ADCSRA, ADATE);
    188a:	a6 e2       	ldi	r26, 0x26	; 38
    188c:	b0 e0       	ldi	r27, 0x00	; 0
    188e:	e6 e2       	ldi	r30, 0x26	; 38
    1890:	f0 e0       	ldi	r31, 0x00	; 0
    1892:	80 81       	ld	r24, Z
    1894:	8f 7d       	andi	r24, 0xDF	; 223
    1896:	8c 93       	st	X, r24

	// Choose Prescaler: 128
	SET_BIT(ADCSRA, ADPS2);
    1898:	a6 e2       	ldi	r26, 0x26	; 38
    189a:	b0 e0       	ldi	r27, 0x00	; 0
    189c:	e6 e2       	ldi	r30, 0x26	; 38
    189e:	f0 e0       	ldi	r31, 0x00	; 0
    18a0:	80 81       	ld	r24, Z
    18a2:	84 60       	ori	r24, 0x04	; 4
    18a4:	8c 93       	st	X, r24
	SET_BIT(ADCSRA, ADPS1);
    18a6:	a6 e2       	ldi	r26, 0x26	; 38
    18a8:	b0 e0       	ldi	r27, 0x00	; 0
    18aa:	e6 e2       	ldi	r30, 0x26	; 38
    18ac:	f0 e0       	ldi	r31, 0x00	; 0
    18ae:	80 81       	ld	r24, Z
    18b0:	82 60       	ori	r24, 0x02	; 2
    18b2:	8c 93       	st	X, r24
	SET_BIT(ADCSRA, ADPS0);
    18b4:	a6 e2       	ldi	r26, 0x26	; 38
    18b6:	b0 e0       	ldi	r27, 0x00	; 0
    18b8:	e6 e2       	ldi	r30, 0x26	; 38
    18ba:	f0 e0       	ldi	r31, 0x00	; 0
    18bc:	80 81       	ld	r24, Z
    18be:	81 60       	ori	r24, 0x01	; 1
    18c0:	8c 93       	st	X, r24

}
    18c2:	cf 91       	pop	r28
    18c4:	df 91       	pop	r29
    18c6:	08 95       	ret

000018c8 <ADC_readChannel>:


// Reads the content written to the selected channel of the ADC
uint16 ADC_readChannel(uint8 channel_num) {
    18c8:	df 93       	push	r29
    18ca:	cf 93       	push	r28
    18cc:	0f 92       	push	r0
    18ce:	cd b7       	in	r28, 0x3d	; 61
    18d0:	de b7       	in	r29, 0x3e	; 62
    18d2:	89 83       	std	Y+1, r24	; 0x01

	// Insert Channel Number in ADMUX Procedure

	// Clears first 5 bits to zero
	ADMUX &= 0xE0; // 0b1110 0000
    18d4:	a7 e2       	ldi	r26, 0x27	; 39
    18d6:	b0 e0       	ldi	r27, 0x00	; 0
    18d8:	e7 e2       	ldi	r30, 0x27	; 39
    18da:	f0 e0       	ldi	r31, 0x00	; 0
    18dc:	80 81       	ld	r24, Z
    18de:	80 7e       	andi	r24, 0xE0	; 224
    18e0:	8c 93       	st	X, r24

	// Mask the Channel No. Input with max channel No.
	channel_num &= 0x07; // 0b0000 0111
    18e2:	89 81       	ldd	r24, Y+1	; 0x01
    18e4:	87 70       	andi	r24, 0x07	; 7
    18e6:	89 83       	std	Y+1, r24	; 0x01

	// Insert Channel no. into ADMUX Register
	ADMUX |= channel_num;
    18e8:	a7 e2       	ldi	r26, 0x27	; 39
    18ea:	b0 e0       	ldi	r27, 0x00	; 0
    18ec:	e7 e2       	ldi	r30, 0x27	; 39
    18ee:	f0 e0       	ldi	r31, 0x00	; 0
    18f0:	90 81       	ld	r25, Z
    18f2:	89 81       	ldd	r24, Y+1	; 0x01
    18f4:	89 2b       	or	r24, r25
    18f6:	8c 93       	st	X, r24

	// Starts ADC Conversion
	SET_BIT(ADCSRA, ADSC);
    18f8:	a6 e2       	ldi	r26, 0x26	; 38
    18fa:	b0 e0       	ldi	r27, 0x00	; 0
    18fc:	e6 e2       	ldi	r30, 0x26	; 38
    18fe:	f0 e0       	ldi	r31, 0x00	; 0
    1900:	80 81       	ld	r24, Z
    1902:	80 64       	ori	r24, 0x40	; 64
    1904:	8c 93       	st	X, r24

	// Busy wait (Polling) untill ADIF = 1
	while ( BIT_IS_CLR(ADCSRA, ADIF) );
    1906:	e6 e2       	ldi	r30, 0x26	; 38
    1908:	f0 e0       	ldi	r31, 0x00	; 0
    190a:	80 81       	ld	r24, Z
    190c:	88 2f       	mov	r24, r24
    190e:	90 e0       	ldi	r25, 0x00	; 0
    1910:	80 71       	andi	r24, 0x10	; 16
    1912:	90 70       	andi	r25, 0x00	; 0
    1914:	00 97       	sbiw	r24, 0x00	; 0
    1916:	b9 f3       	breq	.-18     	; 0x1906 <ADC_readChannel+0x3e>

	// sET FLAG BY 1 TO CLEAR
	SET_BIT(ADCSRA, ADIF);
    1918:	a6 e2       	ldi	r26, 0x26	; 38
    191a:	b0 e0       	ldi	r27, 0x00	; 0
    191c:	e6 e2       	ldi	r30, 0x26	; 38
    191e:	f0 e0       	ldi	r31, 0x00	; 0
    1920:	80 81       	ld	r24, Z
    1922:	80 61       	ori	r24, 0x10	; 16
    1924:	8c 93       	st	X, r24

	// Read Data
	return ADC;
    1926:	e4 e2       	ldi	r30, 0x24	; 36
    1928:	f0 e0       	ldi	r31, 0x00	; 0
    192a:	80 81       	ld	r24, Z
    192c:	91 81       	ldd	r25, Z+1	; 0x01
}
    192e:	0f 90       	pop	r0
    1930:	cf 91       	pop	r28
    1932:	df 91       	pop	r29
    1934:	08 95       	ret

00001936 <SEGMENT_Init>:
/*
 * Description :
 * Setup the direction of the required pin input/output.
 * If the input port number or pin number are not correct, The function will not handle the request.
 */
SEGMENT_Error_t SEGMENT_Init(uint8 port_num) {
    1936:	df 93       	push	r29
    1938:	cf 93       	push	r28
    193a:	00 d0       	rcall	.+0      	; 0x193c <SEGMENT_Init+0x6>
    193c:	cd b7       	in	r28, 0x3d	; 61
    193e:	de b7       	in	r29, 0x3e	; 62
    1940:	8a 83       	std	Y+2, r24	; 0x02
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	uint8_t SEGMENT_Driver_Checker = NULL;
    1942:	19 82       	std	Y+1, r1	; 0x01

	if((port_num >= NUM_OF_PORTS)) {
    1944:	8a 81       	ldd	r24, Y+2	; 0x02
    1946:	84 30       	cpi	r24, 0x04	; 4
    1948:	18 f0       	brcs	.+6      	; 0x1950 <SEGMENT_Init+0x1a>
		SEGMENT_Driver_Checker = SEGMENT_WRONG_PORT_NUMBER;
    194a:	82 e0       	ldi	r24, 0x02	; 2
    194c:	89 83       	std	Y+1, r24	; 0x01
    194e:	15 c0       	rjmp	.+42     	; 0x197a <SEGMENT_Init+0x44>
	}
	else {
		/* Setup the pin direction as required */
		GPIO_setupPinDirection(port_num, PIN_0, PIN_OUTPUT);
    1950:	8a 81       	ldd	r24, Y+2	; 0x02
    1952:	60 e0       	ldi	r22, 0x00	; 0
    1954:	41 e0       	ldi	r20, 0x01	; 1
    1956:	0e 94 81 07 	call	0xf02	; 0xf02 <GPIO_setupPinDirection>
		GPIO_setupPinDirection(port_num, PIN_1, PIN_OUTPUT);
    195a:	8a 81       	ldd	r24, Y+2	; 0x02
    195c:	61 e0       	ldi	r22, 0x01	; 1
    195e:	41 e0       	ldi	r20, 0x01	; 1
    1960:	0e 94 81 07 	call	0xf02	; 0xf02 <GPIO_setupPinDirection>
		GPIO_setupPinDirection(port_num, PIN_2, PIN_OUTPUT);
    1964:	8a 81       	ldd	r24, Y+2	; 0x02
    1966:	62 e0       	ldi	r22, 0x02	; 2
    1968:	41 e0       	ldi	r20, 0x01	; 1
    196a:	0e 94 81 07 	call	0xf02	; 0xf02 <GPIO_setupPinDirection>
		GPIO_setupPinDirection(port_num, PIN_3, PIN_OUTPUT);
    196e:	8a 81       	ldd	r24, Y+2	; 0x02
    1970:	63 e0       	ldi	r22, 0x03	; 3
    1972:	41 e0       	ldi	r20, 0x01	; 1
    1974:	0e 94 81 07 	call	0xf02	; 0xf02 <GPIO_setupPinDirection>
		SEGMENT_Driver_Checker = SEGMENT_OK;
    1978:	19 82       	std	Y+1, r1	; 0x01
	}
	return SEGMENT_Driver_Checker;
    197a:	89 81       	ldd	r24, Y+1	; 0x01
}
    197c:	0f 90       	pop	r0
    197e:	0f 90       	pop	r0
    1980:	cf 91       	pop	r28
    1982:	df 91       	pop	r29
    1984:	08 95       	ret

00001986 <SEGMENT_DISPLAY>:

SEGMENT_Error_t SEGMENT_DISPLAY(uint8 port_num, uint8 value) {
    1986:	df 93       	push	r29
    1988:	cf 93       	push	r28
    198a:	00 d0       	rcall	.+0      	; 0x198c <SEGMENT_DISPLAY+0x6>
    198c:	00 d0       	rcall	.+0      	; 0x198e <SEGMENT_DISPLAY+0x8>
    198e:	0f 92       	push	r0
    1990:	cd b7       	in	r28, 0x3d	; 61
    1992:	de b7       	in	r29, 0x3e	; 62
    1994:	8a 83       	std	Y+2, r24	; 0x02
    1996:	6b 83       	std	Y+3, r22	; 0x03
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	uint8_t SEGMENT_Driver_Checker = NULL;
    1998:	19 82       	std	Y+1, r1	; 0x01

	if((port_num >= NUM_OF_PORTS)) {
    199a:	8a 81       	ldd	r24, Y+2	; 0x02
    199c:	84 30       	cpi	r24, 0x04	; 4
    199e:	18 f0       	brcs	.+6      	; 0x19a6 <SEGMENT_DISPLAY+0x20>
		SEGMENT_Driver_Checker = SEGMENT_WRONG_PORT_NUMBER;
    19a0:	82 e0       	ldi	r24, 0x02	; 2
    19a2:	89 83       	std	Y+1, r24	; 0x01
    19a4:	24 c1       	rjmp	.+584    	; 0x1bee <SEGMENT_DISPLAY+0x268>
	}
	else if((value < 0 && value > 9)) {
		SEGMENT_Driver_Checker = SEGMENT_WRONG_VALUE;
	}
	else {
		switch(value) {
    19a6:	8b 81       	ldd	r24, Y+3	; 0x03
    19a8:	28 2f       	mov	r18, r24
    19aa:	30 e0       	ldi	r19, 0x00	; 0
    19ac:	3d 83       	std	Y+5, r19	; 0x05
    19ae:	2c 83       	std	Y+4, r18	; 0x04
    19b0:	8c 81       	ldd	r24, Y+4	; 0x04
    19b2:	9d 81       	ldd	r25, Y+5	; 0x05
    19b4:	84 30       	cpi	r24, 0x04	; 4
    19b6:	91 05       	cpc	r25, r1
    19b8:	09 f4       	brne	.+2      	; 0x19bc <SEGMENT_DISPLAY+0x36>
    19ba:	9b c0       	rjmp	.+310    	; 0x1af2 <SEGMENT_DISPLAY+0x16c>
    19bc:	2c 81       	ldd	r18, Y+4	; 0x04
    19be:	3d 81       	ldd	r19, Y+5	; 0x05
    19c0:	25 30       	cpi	r18, 0x05	; 5
    19c2:	31 05       	cpc	r19, r1
    19c4:	ec f4       	brge	.+58     	; 0x1a00 <SEGMENT_DISPLAY+0x7a>
    19c6:	8c 81       	ldd	r24, Y+4	; 0x04
    19c8:	9d 81       	ldd	r25, Y+5	; 0x05
    19ca:	81 30       	cpi	r24, 0x01	; 1
    19cc:	91 05       	cpc	r25, r1
    19ce:	09 f4       	brne	.+2      	; 0x19d2 <SEGMENT_DISPLAY+0x4c>
    19d0:	51 c0       	rjmp	.+162    	; 0x1a74 <SEGMENT_DISPLAY+0xee>
    19d2:	2c 81       	ldd	r18, Y+4	; 0x04
    19d4:	3d 81       	ldd	r19, Y+5	; 0x05
    19d6:	22 30       	cpi	r18, 0x02	; 2
    19d8:	31 05       	cpc	r19, r1
    19da:	2c f4       	brge	.+10     	; 0x19e6 <SEGMENT_DISPLAY+0x60>
    19dc:	8c 81       	ldd	r24, Y+4	; 0x04
    19de:	9d 81       	ldd	r25, Y+5	; 0x05
    19e0:	00 97       	sbiw	r24, 0x00	; 0
    19e2:	99 f1       	breq	.+102    	; 0x1a4a <SEGMENT_DISPLAY+0xc4>
    19e4:	03 c1       	rjmp	.+518    	; 0x1bec <SEGMENT_DISPLAY+0x266>
    19e6:	2c 81       	ldd	r18, Y+4	; 0x04
    19e8:	3d 81       	ldd	r19, Y+5	; 0x05
    19ea:	22 30       	cpi	r18, 0x02	; 2
    19ec:	31 05       	cpc	r19, r1
    19ee:	09 f4       	brne	.+2      	; 0x19f2 <SEGMENT_DISPLAY+0x6c>
    19f0:	56 c0       	rjmp	.+172    	; 0x1a9e <SEGMENT_DISPLAY+0x118>
    19f2:	8c 81       	ldd	r24, Y+4	; 0x04
    19f4:	9d 81       	ldd	r25, Y+5	; 0x05
    19f6:	83 30       	cpi	r24, 0x03	; 3
    19f8:	91 05       	cpc	r25, r1
    19fa:	09 f4       	brne	.+2      	; 0x19fe <SEGMENT_DISPLAY+0x78>
    19fc:	65 c0       	rjmp	.+202    	; 0x1ac8 <SEGMENT_DISPLAY+0x142>
    19fe:	f6 c0       	rjmp	.+492    	; 0x1bec <SEGMENT_DISPLAY+0x266>
    1a00:	2c 81       	ldd	r18, Y+4	; 0x04
    1a02:	3d 81       	ldd	r19, Y+5	; 0x05
    1a04:	27 30       	cpi	r18, 0x07	; 7
    1a06:	31 05       	cpc	r19, r1
    1a08:	09 f4       	brne	.+2      	; 0x1a0c <SEGMENT_DISPLAY+0x86>
    1a0a:	b2 c0       	rjmp	.+356    	; 0x1b70 <SEGMENT_DISPLAY+0x1ea>
    1a0c:	8c 81       	ldd	r24, Y+4	; 0x04
    1a0e:	9d 81       	ldd	r25, Y+5	; 0x05
    1a10:	88 30       	cpi	r24, 0x08	; 8
    1a12:	91 05       	cpc	r25, r1
    1a14:	6c f4       	brge	.+26     	; 0x1a30 <SEGMENT_DISPLAY+0xaa>
    1a16:	2c 81       	ldd	r18, Y+4	; 0x04
    1a18:	3d 81       	ldd	r19, Y+5	; 0x05
    1a1a:	25 30       	cpi	r18, 0x05	; 5
    1a1c:	31 05       	cpc	r19, r1
    1a1e:	09 f4       	brne	.+2      	; 0x1a22 <SEGMENT_DISPLAY+0x9c>
    1a20:	7d c0       	rjmp	.+250    	; 0x1b1c <SEGMENT_DISPLAY+0x196>
    1a22:	8c 81       	ldd	r24, Y+4	; 0x04
    1a24:	9d 81       	ldd	r25, Y+5	; 0x05
    1a26:	86 30       	cpi	r24, 0x06	; 6
    1a28:	91 05       	cpc	r25, r1
    1a2a:	09 f4       	brne	.+2      	; 0x1a2e <SEGMENT_DISPLAY+0xa8>
    1a2c:	8c c0       	rjmp	.+280    	; 0x1b46 <SEGMENT_DISPLAY+0x1c0>
    1a2e:	de c0       	rjmp	.+444    	; 0x1bec <SEGMENT_DISPLAY+0x266>
    1a30:	2c 81       	ldd	r18, Y+4	; 0x04
    1a32:	3d 81       	ldd	r19, Y+5	; 0x05
    1a34:	28 30       	cpi	r18, 0x08	; 8
    1a36:	31 05       	cpc	r19, r1
    1a38:	09 f4       	brne	.+2      	; 0x1a3c <SEGMENT_DISPLAY+0xb6>
    1a3a:	af c0       	rjmp	.+350    	; 0x1b9a <SEGMENT_DISPLAY+0x214>
    1a3c:	8c 81       	ldd	r24, Y+4	; 0x04
    1a3e:	9d 81       	ldd	r25, Y+5	; 0x05
    1a40:	89 30       	cpi	r24, 0x09	; 9
    1a42:	91 05       	cpc	r25, r1
    1a44:	09 f4       	brne	.+2      	; 0x1a48 <SEGMENT_DISPLAY+0xc2>
    1a46:	be c0       	rjmp	.+380    	; 0x1bc4 <SEGMENT_DISPLAY+0x23e>
    1a48:	d1 c0       	rjmp	.+418    	; 0x1bec <SEGMENT_DISPLAY+0x266>
			case 0:
				GPIO_writePin(port_num, PIN_0, LOGIC_LOW);
    1a4a:	8a 81       	ldd	r24, Y+2	; 0x02
    1a4c:	60 e0       	ldi	r22, 0x00	; 0
    1a4e:	40 e0       	ldi	r20, 0x00	; 0
    1a50:	0e 94 7d 08 	call	0x10fa	; 0x10fa <GPIO_writePin>
				GPIO_writePin(port_num, PIN_1, LOGIC_LOW);
    1a54:	8a 81       	ldd	r24, Y+2	; 0x02
    1a56:	61 e0       	ldi	r22, 0x01	; 1
    1a58:	40 e0       	ldi	r20, 0x00	; 0
    1a5a:	0e 94 7d 08 	call	0x10fa	; 0x10fa <GPIO_writePin>
				GPIO_writePin(port_num, PIN_2, LOGIC_LOW);
    1a5e:	8a 81       	ldd	r24, Y+2	; 0x02
    1a60:	62 e0       	ldi	r22, 0x02	; 2
    1a62:	40 e0       	ldi	r20, 0x00	; 0
    1a64:	0e 94 7d 08 	call	0x10fa	; 0x10fa <GPIO_writePin>
				GPIO_writePin(port_num, PIN_3, LOGIC_LOW);
    1a68:	8a 81       	ldd	r24, Y+2	; 0x02
    1a6a:	63 e0       	ldi	r22, 0x03	; 3
    1a6c:	40 e0       	ldi	r20, 0x00	; 0
    1a6e:	0e 94 7d 08 	call	0x10fa	; 0x10fa <GPIO_writePin>
    1a72:	bc c0       	rjmp	.+376    	; 0x1bec <SEGMENT_DISPLAY+0x266>
				break;
			case 1:
				GPIO_writePin(port_num, PIN_0, LOGIC_HIGH);
    1a74:	8a 81       	ldd	r24, Y+2	; 0x02
    1a76:	60 e0       	ldi	r22, 0x00	; 0
    1a78:	41 e0       	ldi	r20, 0x01	; 1
    1a7a:	0e 94 7d 08 	call	0x10fa	; 0x10fa <GPIO_writePin>
				GPIO_writePin(port_num, PIN_1, LOGIC_LOW);
    1a7e:	8a 81       	ldd	r24, Y+2	; 0x02
    1a80:	61 e0       	ldi	r22, 0x01	; 1
    1a82:	40 e0       	ldi	r20, 0x00	; 0
    1a84:	0e 94 7d 08 	call	0x10fa	; 0x10fa <GPIO_writePin>
				GPIO_writePin(port_num, PIN_2, LOGIC_LOW);
    1a88:	8a 81       	ldd	r24, Y+2	; 0x02
    1a8a:	62 e0       	ldi	r22, 0x02	; 2
    1a8c:	40 e0       	ldi	r20, 0x00	; 0
    1a8e:	0e 94 7d 08 	call	0x10fa	; 0x10fa <GPIO_writePin>
				GPIO_writePin(port_num, PIN_3, LOGIC_LOW);
    1a92:	8a 81       	ldd	r24, Y+2	; 0x02
    1a94:	63 e0       	ldi	r22, 0x03	; 3
    1a96:	40 e0       	ldi	r20, 0x00	; 0
    1a98:	0e 94 7d 08 	call	0x10fa	; 0x10fa <GPIO_writePin>
    1a9c:	a7 c0       	rjmp	.+334    	; 0x1bec <SEGMENT_DISPLAY+0x266>
				break;
			case 2:
				GPIO_writePin(port_num, PIN_0, LOGIC_LOW);
    1a9e:	8a 81       	ldd	r24, Y+2	; 0x02
    1aa0:	60 e0       	ldi	r22, 0x00	; 0
    1aa2:	40 e0       	ldi	r20, 0x00	; 0
    1aa4:	0e 94 7d 08 	call	0x10fa	; 0x10fa <GPIO_writePin>
				GPIO_writePin(port_num, PIN_1, LOGIC_HIGH);
    1aa8:	8a 81       	ldd	r24, Y+2	; 0x02
    1aaa:	61 e0       	ldi	r22, 0x01	; 1
    1aac:	41 e0       	ldi	r20, 0x01	; 1
    1aae:	0e 94 7d 08 	call	0x10fa	; 0x10fa <GPIO_writePin>
				GPIO_writePin(port_num, PIN_2, LOGIC_LOW);
    1ab2:	8a 81       	ldd	r24, Y+2	; 0x02
    1ab4:	62 e0       	ldi	r22, 0x02	; 2
    1ab6:	40 e0       	ldi	r20, 0x00	; 0
    1ab8:	0e 94 7d 08 	call	0x10fa	; 0x10fa <GPIO_writePin>
				GPIO_writePin(port_num, PIN_3, LOGIC_LOW);
    1abc:	8a 81       	ldd	r24, Y+2	; 0x02
    1abe:	63 e0       	ldi	r22, 0x03	; 3
    1ac0:	40 e0       	ldi	r20, 0x00	; 0
    1ac2:	0e 94 7d 08 	call	0x10fa	; 0x10fa <GPIO_writePin>
    1ac6:	92 c0       	rjmp	.+292    	; 0x1bec <SEGMENT_DISPLAY+0x266>
				break;
			case 3:
				GPIO_writePin(port_num, PIN_0, LOGIC_HIGH);
    1ac8:	8a 81       	ldd	r24, Y+2	; 0x02
    1aca:	60 e0       	ldi	r22, 0x00	; 0
    1acc:	41 e0       	ldi	r20, 0x01	; 1
    1ace:	0e 94 7d 08 	call	0x10fa	; 0x10fa <GPIO_writePin>
				GPIO_writePin(port_num, PIN_1, LOGIC_HIGH);
    1ad2:	8a 81       	ldd	r24, Y+2	; 0x02
    1ad4:	61 e0       	ldi	r22, 0x01	; 1
    1ad6:	41 e0       	ldi	r20, 0x01	; 1
    1ad8:	0e 94 7d 08 	call	0x10fa	; 0x10fa <GPIO_writePin>
				GPIO_writePin(port_num, PIN_2, LOGIC_LOW);
    1adc:	8a 81       	ldd	r24, Y+2	; 0x02
    1ade:	62 e0       	ldi	r22, 0x02	; 2
    1ae0:	40 e0       	ldi	r20, 0x00	; 0
    1ae2:	0e 94 7d 08 	call	0x10fa	; 0x10fa <GPIO_writePin>
				GPIO_writePin(port_num, PIN_3, LOGIC_LOW);
    1ae6:	8a 81       	ldd	r24, Y+2	; 0x02
    1ae8:	63 e0       	ldi	r22, 0x03	; 3
    1aea:	40 e0       	ldi	r20, 0x00	; 0
    1aec:	0e 94 7d 08 	call	0x10fa	; 0x10fa <GPIO_writePin>
    1af0:	7d c0       	rjmp	.+250    	; 0x1bec <SEGMENT_DISPLAY+0x266>
				break;
			case 4:
				GPIO_writePin(port_num, PIN_0, LOGIC_LOW);
    1af2:	8a 81       	ldd	r24, Y+2	; 0x02
    1af4:	60 e0       	ldi	r22, 0x00	; 0
    1af6:	40 e0       	ldi	r20, 0x00	; 0
    1af8:	0e 94 7d 08 	call	0x10fa	; 0x10fa <GPIO_writePin>
				GPIO_writePin(port_num, PIN_1, LOGIC_LOW);
    1afc:	8a 81       	ldd	r24, Y+2	; 0x02
    1afe:	61 e0       	ldi	r22, 0x01	; 1
    1b00:	40 e0       	ldi	r20, 0x00	; 0
    1b02:	0e 94 7d 08 	call	0x10fa	; 0x10fa <GPIO_writePin>
				GPIO_writePin(port_num, PIN_2, LOGIC_HIGH);
    1b06:	8a 81       	ldd	r24, Y+2	; 0x02
    1b08:	62 e0       	ldi	r22, 0x02	; 2
    1b0a:	41 e0       	ldi	r20, 0x01	; 1
    1b0c:	0e 94 7d 08 	call	0x10fa	; 0x10fa <GPIO_writePin>
				GPIO_writePin(port_num, PIN_3, LOGIC_LOW);
    1b10:	8a 81       	ldd	r24, Y+2	; 0x02
    1b12:	63 e0       	ldi	r22, 0x03	; 3
    1b14:	40 e0       	ldi	r20, 0x00	; 0
    1b16:	0e 94 7d 08 	call	0x10fa	; 0x10fa <GPIO_writePin>
    1b1a:	68 c0       	rjmp	.+208    	; 0x1bec <SEGMENT_DISPLAY+0x266>
				break;
			case 5:
				GPIO_writePin(port_num, PIN_0, LOGIC_HIGH);
    1b1c:	8a 81       	ldd	r24, Y+2	; 0x02
    1b1e:	60 e0       	ldi	r22, 0x00	; 0
    1b20:	41 e0       	ldi	r20, 0x01	; 1
    1b22:	0e 94 7d 08 	call	0x10fa	; 0x10fa <GPIO_writePin>
				GPIO_writePin(port_num, PIN_1, LOGIC_LOW);
    1b26:	8a 81       	ldd	r24, Y+2	; 0x02
    1b28:	61 e0       	ldi	r22, 0x01	; 1
    1b2a:	40 e0       	ldi	r20, 0x00	; 0
    1b2c:	0e 94 7d 08 	call	0x10fa	; 0x10fa <GPIO_writePin>
				GPIO_writePin(port_num, PIN_2, LOGIC_HIGH);
    1b30:	8a 81       	ldd	r24, Y+2	; 0x02
    1b32:	62 e0       	ldi	r22, 0x02	; 2
    1b34:	41 e0       	ldi	r20, 0x01	; 1
    1b36:	0e 94 7d 08 	call	0x10fa	; 0x10fa <GPIO_writePin>
				GPIO_writePin(port_num, PIN_3, LOGIC_LOW);
    1b3a:	8a 81       	ldd	r24, Y+2	; 0x02
    1b3c:	63 e0       	ldi	r22, 0x03	; 3
    1b3e:	40 e0       	ldi	r20, 0x00	; 0
    1b40:	0e 94 7d 08 	call	0x10fa	; 0x10fa <GPIO_writePin>
    1b44:	53 c0       	rjmp	.+166    	; 0x1bec <SEGMENT_DISPLAY+0x266>
				break;
			case 6:
				GPIO_writePin(port_num, PIN_0, LOGIC_LOW);
    1b46:	8a 81       	ldd	r24, Y+2	; 0x02
    1b48:	60 e0       	ldi	r22, 0x00	; 0
    1b4a:	40 e0       	ldi	r20, 0x00	; 0
    1b4c:	0e 94 7d 08 	call	0x10fa	; 0x10fa <GPIO_writePin>
				GPIO_writePin(port_num, PIN_1, LOGIC_HIGH);
    1b50:	8a 81       	ldd	r24, Y+2	; 0x02
    1b52:	61 e0       	ldi	r22, 0x01	; 1
    1b54:	41 e0       	ldi	r20, 0x01	; 1
    1b56:	0e 94 7d 08 	call	0x10fa	; 0x10fa <GPIO_writePin>
				GPIO_writePin(port_num, PIN_2, LOGIC_HIGH);
    1b5a:	8a 81       	ldd	r24, Y+2	; 0x02
    1b5c:	62 e0       	ldi	r22, 0x02	; 2
    1b5e:	41 e0       	ldi	r20, 0x01	; 1
    1b60:	0e 94 7d 08 	call	0x10fa	; 0x10fa <GPIO_writePin>
				GPIO_writePin(port_num, PIN_3, LOGIC_LOW);
    1b64:	8a 81       	ldd	r24, Y+2	; 0x02
    1b66:	63 e0       	ldi	r22, 0x03	; 3
    1b68:	40 e0       	ldi	r20, 0x00	; 0
    1b6a:	0e 94 7d 08 	call	0x10fa	; 0x10fa <GPIO_writePin>
    1b6e:	3e c0       	rjmp	.+124    	; 0x1bec <SEGMENT_DISPLAY+0x266>
				break;
			case 7:
				GPIO_writePin(port_num, PIN_0, LOGIC_HIGH);
    1b70:	8a 81       	ldd	r24, Y+2	; 0x02
    1b72:	60 e0       	ldi	r22, 0x00	; 0
    1b74:	41 e0       	ldi	r20, 0x01	; 1
    1b76:	0e 94 7d 08 	call	0x10fa	; 0x10fa <GPIO_writePin>
				GPIO_writePin(port_num, PIN_1, LOGIC_HIGH);
    1b7a:	8a 81       	ldd	r24, Y+2	; 0x02
    1b7c:	61 e0       	ldi	r22, 0x01	; 1
    1b7e:	41 e0       	ldi	r20, 0x01	; 1
    1b80:	0e 94 7d 08 	call	0x10fa	; 0x10fa <GPIO_writePin>
				GPIO_writePin(port_num, PIN_2, LOGIC_HIGH);
    1b84:	8a 81       	ldd	r24, Y+2	; 0x02
    1b86:	62 e0       	ldi	r22, 0x02	; 2
    1b88:	41 e0       	ldi	r20, 0x01	; 1
    1b8a:	0e 94 7d 08 	call	0x10fa	; 0x10fa <GPIO_writePin>
				GPIO_writePin(port_num, PIN_3, LOGIC_LOW);
    1b8e:	8a 81       	ldd	r24, Y+2	; 0x02
    1b90:	63 e0       	ldi	r22, 0x03	; 3
    1b92:	40 e0       	ldi	r20, 0x00	; 0
    1b94:	0e 94 7d 08 	call	0x10fa	; 0x10fa <GPIO_writePin>
    1b98:	29 c0       	rjmp	.+82     	; 0x1bec <SEGMENT_DISPLAY+0x266>
				break;
			case 8:
				GPIO_writePin(port_num, PIN_0, LOGIC_LOW);
    1b9a:	8a 81       	ldd	r24, Y+2	; 0x02
    1b9c:	60 e0       	ldi	r22, 0x00	; 0
    1b9e:	40 e0       	ldi	r20, 0x00	; 0
    1ba0:	0e 94 7d 08 	call	0x10fa	; 0x10fa <GPIO_writePin>
				GPIO_writePin(port_num, PIN_1, LOGIC_LOW);
    1ba4:	8a 81       	ldd	r24, Y+2	; 0x02
    1ba6:	61 e0       	ldi	r22, 0x01	; 1
    1ba8:	40 e0       	ldi	r20, 0x00	; 0
    1baa:	0e 94 7d 08 	call	0x10fa	; 0x10fa <GPIO_writePin>
				GPIO_writePin(port_num, PIN_2, LOGIC_LOW);
    1bae:	8a 81       	ldd	r24, Y+2	; 0x02
    1bb0:	62 e0       	ldi	r22, 0x02	; 2
    1bb2:	40 e0       	ldi	r20, 0x00	; 0
    1bb4:	0e 94 7d 08 	call	0x10fa	; 0x10fa <GPIO_writePin>
				GPIO_writePin(port_num, PIN_3, LOGIC_HIGH);
    1bb8:	8a 81       	ldd	r24, Y+2	; 0x02
    1bba:	63 e0       	ldi	r22, 0x03	; 3
    1bbc:	41 e0       	ldi	r20, 0x01	; 1
    1bbe:	0e 94 7d 08 	call	0x10fa	; 0x10fa <GPIO_writePin>
    1bc2:	14 c0       	rjmp	.+40     	; 0x1bec <SEGMENT_DISPLAY+0x266>
				break;
			case 9:
				GPIO_writePin(port_num, PIN_0, LOGIC_HIGH);
    1bc4:	8a 81       	ldd	r24, Y+2	; 0x02
    1bc6:	60 e0       	ldi	r22, 0x00	; 0
    1bc8:	41 e0       	ldi	r20, 0x01	; 1
    1bca:	0e 94 7d 08 	call	0x10fa	; 0x10fa <GPIO_writePin>
				GPIO_writePin(port_num, PIN_1, LOGIC_LOW);
    1bce:	8a 81       	ldd	r24, Y+2	; 0x02
    1bd0:	61 e0       	ldi	r22, 0x01	; 1
    1bd2:	40 e0       	ldi	r20, 0x00	; 0
    1bd4:	0e 94 7d 08 	call	0x10fa	; 0x10fa <GPIO_writePin>
				GPIO_writePin(port_num, PIN_2, LOGIC_LOW);
    1bd8:	8a 81       	ldd	r24, Y+2	; 0x02
    1bda:	62 e0       	ldi	r22, 0x02	; 2
    1bdc:	40 e0       	ldi	r20, 0x00	; 0
    1bde:	0e 94 7d 08 	call	0x10fa	; 0x10fa <GPIO_writePin>
				GPIO_writePin(port_num, PIN_3, LOGIC_HIGH);
    1be2:	8a 81       	ldd	r24, Y+2	; 0x02
    1be4:	63 e0       	ldi	r22, 0x03	; 3
    1be6:	41 e0       	ldi	r20, 0x01	; 1
    1be8:	0e 94 7d 08 	call	0x10fa	; 0x10fa <GPIO_writePin>
				break;
		}
		SEGMENT_Driver_Checker = SEGMENT_OK;
    1bec:	19 82       	std	Y+1, r1	; 0x01
	}
	return SEGMENT_Driver_Checker;
    1bee:	89 81       	ldd	r24, Y+1	; 0x01
}
    1bf0:	0f 90       	pop	r0
    1bf2:	0f 90       	pop	r0
    1bf4:	0f 90       	pop	r0
    1bf6:	0f 90       	pop	r0
    1bf8:	0f 90       	pop	r0
    1bfa:	cf 91       	pop	r28
    1bfc:	df 91       	pop	r29
    1bfe:	08 95       	ret

00001c00 <LM35_getTemperature>:
#include "avr/io.h" /* To use the IO Ports Registers */
#include <util/delay.h>


// Initializes and enables the ADC Module to start functionality
uint8 LM35_getTemperature(void) {
    1c00:	df 93       	push	r29
    1c02:	cf 93       	push	r28
    1c04:	00 d0       	rcall	.+0      	; 0x1c06 <LM35_getTemperature+0x6>
    1c06:	cd b7       	in	r28, 0x3d	; 61
    1c08:	de b7       	in	r29, 0x3e	; 62
	uint8 temperature = 0;
    1c0a:	1a 82       	std	Y+2, r1	; 0x02
	uint8 ADC_Value = 0;
    1c0c:	19 82       	std	Y+1, r1	; 0x01
	ADC_Value = ADC_readChannel(LM35_CH_ID);
    1c0e:	82 e0       	ldi	r24, 0x02	; 2
    1c10:	0e 94 64 0c 	call	0x18c8	; 0x18c8 <ADC_readChannel>
    1c14:	89 83       	std	Y+1, r24	; 0x01

	temperature = (uint8) ( ( (uint32)ADC_Value * LM35_MAX_TEMP * ADC_REFERENCE_VOLT_VALUE) / (ADC_MAX_VALUE * LM35_MAX_VOLT) );
    1c16:	89 81       	ldd	r24, Y+1	; 0x01
    1c18:	88 2f       	mov	r24, r24
    1c1a:	90 e0       	ldi	r25, 0x00	; 0
    1c1c:	a0 e0       	ldi	r26, 0x00	; 0
    1c1e:	b0 e0       	ldi	r27, 0x00	; 0
    1c20:	2e ee       	ldi	r18, 0xEE	; 238
    1c22:	32 e0       	ldi	r19, 0x02	; 2
    1c24:	40 e0       	ldi	r20, 0x00	; 0
    1c26:	50 e0       	ldi	r21, 0x00	; 0
    1c28:	bc 01       	movw	r22, r24
    1c2a:	cd 01       	movw	r24, r26
    1c2c:	0e 94 bd 19 	call	0x337a	; 0x337a <__mulsi3>
    1c30:	dc 01       	movw	r26, r24
    1c32:	cb 01       	movw	r24, r22
    1c34:	bc 01       	movw	r22, r24
    1c36:	cd 01       	movw	r24, r26
    1c38:	0e 94 a9 04 	call	0x952	; 0x952 <__floatunsisf>
    1c3c:	dc 01       	movw	r26, r24
    1c3e:	cb 01       	movw	r24, r22
    1c40:	bc 01       	movw	r22, r24
    1c42:	cd 01       	movw	r24, r26
    1c44:	20 e0       	ldi	r18, 0x00	; 0
    1c46:	30 ed       	ldi	r19, 0xD0	; 208
    1c48:	4f eb       	ldi	r20, 0xBF	; 191
    1c4a:	54 e4       	ldi	r21, 0x44	; 68
    1c4c:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    1c50:	dc 01       	movw	r26, r24
    1c52:	cb 01       	movw	r24, r22
    1c54:	bc 01       	movw	r22, r24
    1c56:	cd 01       	movw	r24, r26
    1c58:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1c5c:	dc 01       	movw	r26, r24
    1c5e:	cb 01       	movw	r24, r22
    1c60:	8a 83       	std	Y+2, r24	; 0x02

	return temperature;
    1c62:	8a 81       	ldd	r24, Y+2	; 0x02

}
    1c64:	0f 90       	pop	r0
    1c66:	0f 90       	pop	r0
    1c68:	cf 91       	pop	r28
    1c6a:	df 91       	pop	r29
    1c6c:	08 95       	ret

00001c6e <LED_Init>:
/*
 * Description :
 * Setup the direction of the required pin input/output.
 * If the input port number or pin number are not correct, The function will not handle the request.
 */
LED_Error_t LED_Init(uint8 port_num, uint8 pin_num) {
    1c6e:	df 93       	push	r29
    1c70:	cf 93       	push	r28
    1c72:	00 d0       	rcall	.+0      	; 0x1c74 <LED_Init+0x6>
    1c74:	0f 92       	push	r0
    1c76:	cd b7       	in	r28, 0x3d	; 61
    1c78:	de b7       	in	r29, 0x3e	; 62
    1c7a:	8a 83       	std	Y+2, r24	; 0x02
    1c7c:	6b 83       	std	Y+3, r22	; 0x03
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	uint8_t LED_Driver_Checker = NULL;
    1c7e:	19 82       	std	Y+1, r1	; 0x01
	if((pin_num >= NUM_OF_PINS_PER_PORT)) {
    1c80:	8b 81       	ldd	r24, Y+3	; 0x03
    1c82:	88 30       	cpi	r24, 0x08	; 8
    1c84:	18 f0       	brcs	.+6      	; 0x1c8c <LED_Init+0x1e>
		LED_Driver_Checker = LED_WRONG_PIN_NUMBER;
    1c86:	81 e0       	ldi	r24, 0x01	; 1
    1c88:	89 83       	std	Y+1, r24	; 0x01
    1c8a:	0c c0       	rjmp	.+24     	; 0x1ca4 <LED_Init+0x36>
	}
	else if((port_num >= NUM_OF_PORTS)) {
    1c8c:	8a 81       	ldd	r24, Y+2	; 0x02
    1c8e:	84 30       	cpi	r24, 0x04	; 4
    1c90:	18 f0       	brcs	.+6      	; 0x1c98 <LED_Init+0x2a>
		LED_Driver_Checker = LED_WRONG_PORT_NUMBER;
    1c92:	82 e0       	ldi	r24, 0x02	; 2
    1c94:	89 83       	std	Y+1, r24	; 0x01
    1c96:	06 c0       	rjmp	.+12     	; 0x1ca4 <LED_Init+0x36>
	}
	else {
		/* Setup the pin direction as required */
		GPIO_setupPinDirection(port_num, pin_num, PIN_OUTPUT);
    1c98:	8a 81       	ldd	r24, Y+2	; 0x02
    1c9a:	6b 81       	ldd	r22, Y+3	; 0x03
    1c9c:	41 e0       	ldi	r20, 0x01	; 1
    1c9e:	0e 94 81 07 	call	0xf02	; 0xf02 <GPIO_setupPinDirection>
		LED_Driver_Checker = LED_OK;
    1ca2:	19 82       	std	Y+1, r1	; 0x01
	}
	return LED_Driver_Checker;
    1ca4:	89 81       	ldd	r24, Y+1	; 0x01
}
    1ca6:	0f 90       	pop	r0
    1ca8:	0f 90       	pop	r0
    1caa:	0f 90       	pop	r0
    1cac:	cf 91       	pop	r28
    1cae:	df 91       	pop	r29
    1cb0:	08 95       	ret

00001cb2 <LED_On>:
 * Description :
 * Write the value Logic High or Logic Low on the required pin.
 * If the input port number or pin number are not correct, The function will not handle the request.
 * If the pin is input, this function will enable/disable the internal pull-up resistor.
 */
LED_Error_t LED_On(uint8 port_num, uint8 pin_num) {
    1cb2:	df 93       	push	r29
    1cb4:	cf 93       	push	r28
    1cb6:	00 d0       	rcall	.+0      	; 0x1cb8 <LED_On+0x6>
    1cb8:	0f 92       	push	r0
    1cba:	cd b7       	in	r28, 0x3d	; 61
    1cbc:	de b7       	in	r29, 0x3e	; 62
    1cbe:	8a 83       	std	Y+2, r24	; 0x02
    1cc0:	6b 83       	std	Y+3, r22	; 0x03

	uint8_t LED_Driver_Checker = NULL;
    1cc2:	19 82       	std	Y+1, r1	; 0x01
		if((pin_num >= NUM_OF_PINS_PER_PORT)) {
    1cc4:	8b 81       	ldd	r24, Y+3	; 0x03
    1cc6:	88 30       	cpi	r24, 0x08	; 8
    1cc8:	18 f0       	brcs	.+6      	; 0x1cd0 <LED_On+0x1e>
			LED_Driver_Checker = LED_WRONG_PIN_NUMBER;
    1cca:	81 e0       	ldi	r24, 0x01	; 1
    1ccc:	89 83       	std	Y+1, r24	; 0x01
    1cce:	0c c0       	rjmp	.+24     	; 0x1ce8 <LED_On+0x36>
		}
		else if((port_num >= NUM_OF_PORTS)) {
    1cd0:	8a 81       	ldd	r24, Y+2	; 0x02
    1cd2:	84 30       	cpi	r24, 0x04	; 4
    1cd4:	18 f0       	brcs	.+6      	; 0x1cdc <LED_On+0x2a>
			LED_Driver_Checker = LED_WRONG_PORT_NUMBER;
    1cd6:	82 e0       	ldi	r24, 0x02	; 2
    1cd8:	89 83       	std	Y+1, r24	; 0x01
    1cda:	06 c0       	rjmp	.+12     	; 0x1ce8 <LED_On+0x36>
		}
		else {
			/* Setup the pin direction as required */
			#if (LED_MODE == LED_NEGATIVE_LOGIC)
				GPIO_writePin(port_num, pin_num, LOGIC_LOW);
    1cdc:	8a 81       	ldd	r24, Y+2	; 0x02
    1cde:	6b 81       	ldd	r22, Y+3	; 0x03
    1ce0:	40 e0       	ldi	r20, 0x00	; 0
    1ce2:	0e 94 7d 08 	call	0x10fa	; 0x10fa <GPIO_writePin>
			#elif (LED_MODE == LED_POSITIVE_LOGIC)
				GPIO_writePin(port_num, pin_num, LOGIC_HIGH);
			#endif
			LED_Driver_Checker = LED_OK;
    1ce6:	19 82       	std	Y+1, r1	; 0x01
		}
		return LED_Driver_Checker;
    1ce8:	89 81       	ldd	r24, Y+1	; 0x01
}
    1cea:	0f 90       	pop	r0
    1cec:	0f 90       	pop	r0
    1cee:	0f 90       	pop	r0
    1cf0:	cf 91       	pop	r28
    1cf2:	df 91       	pop	r29
    1cf4:	08 95       	ret

00001cf6 <LED_Off>:
/*
 * Description :
 * Read and return the value for the required pin, it should be Logic High or Logic Low.
 * If the input port number or pin number are not correct, The function will return Logic Low.
 */
LED_Error_t LED_Off(uint8 port_num, uint8 pin_num) {
    1cf6:	df 93       	push	r29
    1cf8:	cf 93       	push	r28
    1cfa:	00 d0       	rcall	.+0      	; 0x1cfc <LED_Off+0x6>
    1cfc:	0f 92       	push	r0
    1cfe:	cd b7       	in	r28, 0x3d	; 61
    1d00:	de b7       	in	r29, 0x3e	; 62
    1d02:	8a 83       	std	Y+2, r24	; 0x02
    1d04:	6b 83       	std	Y+3, r22	; 0x03

	uint8_t LED_Driver_Checker = NULL;
    1d06:	19 82       	std	Y+1, r1	; 0x01
		if((pin_num >= NUM_OF_PINS_PER_PORT)) {
    1d08:	8b 81       	ldd	r24, Y+3	; 0x03
    1d0a:	88 30       	cpi	r24, 0x08	; 8
    1d0c:	18 f0       	brcs	.+6      	; 0x1d14 <LED_Off+0x1e>
			LED_Driver_Checker = LED_WRONG_PIN_NUMBER;
    1d0e:	81 e0       	ldi	r24, 0x01	; 1
    1d10:	89 83       	std	Y+1, r24	; 0x01
    1d12:	0c c0       	rjmp	.+24     	; 0x1d2c <LED_Off+0x36>
		}
		else if((port_num >= NUM_OF_PORTS)) {
    1d14:	8a 81       	ldd	r24, Y+2	; 0x02
    1d16:	84 30       	cpi	r24, 0x04	; 4
    1d18:	18 f0       	brcs	.+6      	; 0x1d20 <LED_Off+0x2a>
			LED_Driver_Checker = LED_WRONG_PORT_NUMBER;
    1d1a:	82 e0       	ldi	r24, 0x02	; 2
    1d1c:	89 83       	std	Y+1, r24	; 0x01
    1d1e:	06 c0       	rjmp	.+12     	; 0x1d2c <LED_Off+0x36>
		}
		else {
			/* Setup the pin direction as required */
			#if (LED_MODE == LED_NEGATIVE_LOGIC)
				GPIO_writePin(port_num, pin_num, LOGIC_HIGH);
    1d20:	8a 81       	ldd	r24, Y+2	; 0x02
    1d22:	6b 81       	ldd	r22, Y+3	; 0x03
    1d24:	41 e0       	ldi	r20, 0x01	; 1
    1d26:	0e 94 7d 08 	call	0x10fa	; 0x10fa <GPIO_writePin>
			#elif (LED_MODE == LED_POSITIVE_LOGIC)
				GPIO_writePin(port_num, pin_num, LOGIC_LOW);
			#endif
			LED_Driver_Checker = LED_OK;
    1d2a:	19 82       	std	Y+1, r1	; 0x01
		}
		return LED_Driver_Checker;
    1d2c:	89 81       	ldd	r24, Y+1	; 0x01
}
    1d2e:	0f 90       	pop	r0
    1d30:	0f 90       	pop	r0
    1d32:	0f 90       	pop	r0
    1d34:	cf 91       	pop	r28
    1d36:	df 91       	pop	r29
    1d38:	08 95       	ret

00001d3a <LED_Toggle>:

LED_Error_t LED_Toggle(uint8 port_num, uint8 pin_num) {
    1d3a:	df 93       	push	r29
    1d3c:	cf 93       	push	r28
    1d3e:	00 d0       	rcall	.+0      	; 0x1d40 <LED_Toggle+0x6>
    1d40:	0f 92       	push	r0
    1d42:	cd b7       	in	r28, 0x3d	; 61
    1d44:	de b7       	in	r29, 0x3e	; 62
    1d46:	8a 83       	std	Y+2, r24	; 0x02
    1d48:	6b 83       	std	Y+3, r22	; 0x03

	uint8_t LED_Driver_Checker = NULL;
    1d4a:	19 82       	std	Y+1, r1	; 0x01
		if((pin_num >= NUM_OF_PINS_PER_PORT)) {
    1d4c:	8b 81       	ldd	r24, Y+3	; 0x03
    1d4e:	88 30       	cpi	r24, 0x08	; 8
    1d50:	18 f0       	brcs	.+6      	; 0x1d58 <LED_Toggle+0x1e>
			LED_Driver_Checker = LED_WRONG_PIN_NUMBER;
    1d52:	81 e0       	ldi	r24, 0x01	; 1
    1d54:	89 83       	std	Y+1, r24	; 0x01
    1d56:	0b c0       	rjmp	.+22     	; 0x1d6e <LED_Toggle+0x34>
		}
		else if((port_num >= NUM_OF_PORTS)) {
    1d58:	8a 81       	ldd	r24, Y+2	; 0x02
    1d5a:	84 30       	cpi	r24, 0x04	; 4
    1d5c:	18 f0       	brcs	.+6      	; 0x1d64 <LED_Toggle+0x2a>
			LED_Driver_Checker = LED_WRONG_PORT_NUMBER;
    1d5e:	82 e0       	ldi	r24, 0x02	; 2
    1d60:	89 83       	std	Y+1, r24	; 0x01
    1d62:	05 c0       	rjmp	.+10     	; 0x1d6e <LED_Toggle+0x34>
		}
		else {
			/* Setup the pin direction as required */
			GPIO_togglePin(port_num, pin_num);
    1d64:	8a 81       	ldd	r24, Y+2	; 0x02
    1d66:	6b 81       	ldd	r22, Y+3	; 0x03
    1d68:	0e 94 79 09 	call	0x12f2	; 0x12f2 <GPIO_togglePin>
			LED_Driver_Checker = LED_OK;
    1d6c:	19 82       	std	Y+1, r1	; 0x01
		}
		return LED_Driver_Checker;
    1d6e:	89 81       	ldd	r24, Y+1	; 0x01
}
    1d70:	0f 90       	pop	r0
    1d72:	0f 90       	pop	r0
    1d74:	0f 90       	pop	r0
    1d76:	cf 91       	pop	r28
    1d78:	df 91       	pop	r29
    1d7a:	08 95       	ret

00001d7c <LCD_Init>:
#include "avr/io.h" /* To use the IO Ports Registers */
#include <util/delay.h>


// Initializes and enables the LCD Module to start functionality
void LCD_Init(void) {
    1d7c:	df 93       	push	r29
    1d7e:	cf 93       	push	r28
    1d80:	cd b7       	in	r28, 0x3d	; 61
    1d82:	de b7       	in	r29, 0x3e	; 62
    1d84:	2e 97       	sbiw	r28, 0x0e	; 14
    1d86:	0f b6       	in	r0, 0x3f	; 63
    1d88:	f8 94       	cli
    1d8a:	de bf       	out	0x3e, r29	; 62
    1d8c:	0f be       	out	0x3f, r0	; 63
    1d8e:	cd bf       	out	0x3d, r28	; 61
	// Initialize RS Pin
	GPIO_setupPinDirection(LCD_INIT_PORT, LCD_RS, PIN_OUTPUT);
    1d90:	80 e0       	ldi	r24, 0x00	; 0
    1d92:	61 e0       	ldi	r22, 0x01	; 1
    1d94:	41 e0       	ldi	r20, 0x01	; 1
    1d96:	0e 94 81 07 	call	0xf02	; 0xf02 <GPIO_setupPinDirection>

	// Initialize Enable Pin
	GPIO_setupPinDirection(LCD_INIT_PORT, LCD_ENABLE, PIN_OUTPUT);
    1d9a:	80 e0       	ldi	r24, 0x00	; 0
    1d9c:	62 e0       	ldi	r22, 0x02	; 2
    1d9e:	41 e0       	ldi	r20, 0x01	; 1
    1da0:	0e 94 81 07 	call	0xf02	; 0xf02 <GPIO_setupPinDirection>
    1da4:	80 e0       	ldi	r24, 0x00	; 0
    1da6:	90 e0       	ldi	r25, 0x00	; 0
    1da8:	a0 ea       	ldi	r26, 0xA0	; 160
    1daa:	b1 e4       	ldi	r27, 0x41	; 65
    1dac:	8b 87       	std	Y+11, r24	; 0x0b
    1dae:	9c 87       	std	Y+12, r25	; 0x0c
    1db0:	ad 87       	std	Y+13, r26	; 0x0d
    1db2:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1db4:	6b 85       	ldd	r22, Y+11	; 0x0b
    1db6:	7c 85       	ldd	r23, Y+12	; 0x0c
    1db8:	8d 85       	ldd	r24, Y+13	; 0x0d
    1dba:	9e 85       	ldd	r25, Y+14	; 0x0e
    1dbc:	20 e0       	ldi	r18, 0x00	; 0
    1dbe:	30 e0       	ldi	r19, 0x00	; 0
    1dc0:	4a e7       	ldi	r20, 0x7A	; 122
    1dc2:	53 e4       	ldi	r21, 0x43	; 67
    1dc4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1dc8:	dc 01       	movw	r26, r24
    1dca:	cb 01       	movw	r24, r22
    1dcc:	8f 83       	std	Y+7, r24	; 0x07
    1dce:	98 87       	std	Y+8, r25	; 0x08
    1dd0:	a9 87       	std	Y+9, r26	; 0x09
    1dd2:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1dd4:	6f 81       	ldd	r22, Y+7	; 0x07
    1dd6:	78 85       	ldd	r23, Y+8	; 0x08
    1dd8:	89 85       	ldd	r24, Y+9	; 0x09
    1dda:	9a 85       	ldd	r25, Y+10	; 0x0a
    1ddc:	20 e0       	ldi	r18, 0x00	; 0
    1dde:	30 e0       	ldi	r19, 0x00	; 0
    1de0:	40 e8       	ldi	r20, 0x80	; 128
    1de2:	5f e3       	ldi	r21, 0x3F	; 63
    1de4:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1de8:	88 23       	and	r24, r24
    1dea:	2c f4       	brge	.+10     	; 0x1df6 <LCD_Init+0x7a>
		__ticks = 1;
    1dec:	81 e0       	ldi	r24, 0x01	; 1
    1dee:	90 e0       	ldi	r25, 0x00	; 0
    1df0:	9e 83       	std	Y+6, r25	; 0x06
    1df2:	8d 83       	std	Y+5, r24	; 0x05
    1df4:	3f c0       	rjmp	.+126    	; 0x1e74 <LCD_Init+0xf8>
	else if (__tmp > 65535)
    1df6:	6f 81       	ldd	r22, Y+7	; 0x07
    1df8:	78 85       	ldd	r23, Y+8	; 0x08
    1dfa:	89 85       	ldd	r24, Y+9	; 0x09
    1dfc:	9a 85       	ldd	r25, Y+10	; 0x0a
    1dfe:	20 e0       	ldi	r18, 0x00	; 0
    1e00:	3f ef       	ldi	r19, 0xFF	; 255
    1e02:	4f e7       	ldi	r20, 0x7F	; 127
    1e04:	57 e4       	ldi	r21, 0x47	; 71
    1e06:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1e0a:	18 16       	cp	r1, r24
    1e0c:	4c f5       	brge	.+82     	; 0x1e60 <LCD_Init+0xe4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1e0e:	6b 85       	ldd	r22, Y+11	; 0x0b
    1e10:	7c 85       	ldd	r23, Y+12	; 0x0c
    1e12:	8d 85       	ldd	r24, Y+13	; 0x0d
    1e14:	9e 85       	ldd	r25, Y+14	; 0x0e
    1e16:	20 e0       	ldi	r18, 0x00	; 0
    1e18:	30 e0       	ldi	r19, 0x00	; 0
    1e1a:	40 e2       	ldi	r20, 0x20	; 32
    1e1c:	51 e4       	ldi	r21, 0x41	; 65
    1e1e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1e22:	dc 01       	movw	r26, r24
    1e24:	cb 01       	movw	r24, r22
    1e26:	bc 01       	movw	r22, r24
    1e28:	cd 01       	movw	r24, r26
    1e2a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1e2e:	dc 01       	movw	r26, r24
    1e30:	cb 01       	movw	r24, r22
    1e32:	9e 83       	std	Y+6, r25	; 0x06
    1e34:	8d 83       	std	Y+5, r24	; 0x05
    1e36:	0f c0       	rjmp	.+30     	; 0x1e56 <LCD_Init+0xda>
    1e38:	89 e1       	ldi	r24, 0x19	; 25
    1e3a:	90 e0       	ldi	r25, 0x00	; 0
    1e3c:	9c 83       	std	Y+4, r25	; 0x04
    1e3e:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1e40:	8b 81       	ldd	r24, Y+3	; 0x03
    1e42:	9c 81       	ldd	r25, Y+4	; 0x04
    1e44:	01 97       	sbiw	r24, 0x01	; 1
    1e46:	f1 f7       	brne	.-4      	; 0x1e44 <LCD_Init+0xc8>
    1e48:	9c 83       	std	Y+4, r25	; 0x04
    1e4a:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1e4c:	8d 81       	ldd	r24, Y+5	; 0x05
    1e4e:	9e 81       	ldd	r25, Y+6	; 0x06
    1e50:	01 97       	sbiw	r24, 0x01	; 1
    1e52:	9e 83       	std	Y+6, r25	; 0x06
    1e54:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1e56:	8d 81       	ldd	r24, Y+5	; 0x05
    1e58:	9e 81       	ldd	r25, Y+6	; 0x06
    1e5a:	00 97       	sbiw	r24, 0x00	; 0
    1e5c:	69 f7       	brne	.-38     	; 0x1e38 <LCD_Init+0xbc>
    1e5e:	14 c0       	rjmp	.+40     	; 0x1e88 <LCD_Init+0x10c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1e60:	6f 81       	ldd	r22, Y+7	; 0x07
    1e62:	78 85       	ldd	r23, Y+8	; 0x08
    1e64:	89 85       	ldd	r24, Y+9	; 0x09
    1e66:	9a 85       	ldd	r25, Y+10	; 0x0a
    1e68:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1e6c:	dc 01       	movw	r26, r24
    1e6e:	cb 01       	movw	r24, r22
    1e70:	9e 83       	std	Y+6, r25	; 0x06
    1e72:	8d 83       	std	Y+5, r24	; 0x05
    1e74:	8d 81       	ldd	r24, Y+5	; 0x05
    1e76:	9e 81       	ldd	r25, Y+6	; 0x06
    1e78:	9a 83       	std	Y+2, r25	; 0x02
    1e7a:	89 83       	std	Y+1, r24	; 0x01
    1e7c:	89 81       	ldd	r24, Y+1	; 0x01
    1e7e:	9a 81       	ldd	r25, Y+2	; 0x02
    1e80:	01 97       	sbiw	r24, 0x01	; 1
    1e82:	f1 f7       	brne	.-4      	; 0x1e80 <LCD_Init+0x104>
    1e84:	9a 83       	std	Y+2, r25	; 0x02
    1e86:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(20);

	// Initializing Sending Commands
	// Checks which BIT Mode, 4 or 8 line bit
	if (LCD_BIT_MODE == 4) {
		GPIO_setupPinDirection(LCD_DATA_PORT, (LCD_FOUR_BIT_DATAPIN + 0), PIN_OUTPUT);
    1e88:	80 e0       	ldi	r24, 0x00	; 0
    1e8a:	63 e0       	ldi	r22, 0x03	; 3
    1e8c:	41 e0       	ldi	r20, 0x01	; 1
    1e8e:	0e 94 81 07 	call	0xf02	; 0xf02 <GPIO_setupPinDirection>
		GPIO_setupPinDirection(LCD_DATA_PORT, (LCD_FOUR_BIT_DATAPIN + 1), PIN_OUTPUT);
    1e92:	80 e0       	ldi	r24, 0x00	; 0
    1e94:	64 e0       	ldi	r22, 0x04	; 4
    1e96:	41 e0       	ldi	r20, 0x01	; 1
    1e98:	0e 94 81 07 	call	0xf02	; 0xf02 <GPIO_setupPinDirection>
		GPIO_setupPinDirection(LCD_DATA_PORT, (LCD_FOUR_BIT_DATAPIN + 2), PIN_OUTPUT);
    1e9c:	80 e0       	ldi	r24, 0x00	; 0
    1e9e:	65 e0       	ldi	r22, 0x05	; 5
    1ea0:	41 e0       	ldi	r20, 0x01	; 1
    1ea2:	0e 94 81 07 	call	0xf02	; 0xf02 <GPIO_setupPinDirection>
		GPIO_setupPinDirection(LCD_DATA_PORT, (LCD_FOUR_BIT_DATAPIN + 3), PIN_OUTPUT);
    1ea6:	80 e0       	ldi	r24, 0x00	; 0
    1ea8:	66 e0       	ldi	r22, 0x06	; 6
    1eaa:	41 e0       	ldi	r20, 0x01	; 1
    1eac:	0e 94 81 07 	call	0xf02	; 0xf02 <GPIO_setupPinDirection>

		LCD_sendCommand(LCD_TWO_LINE_FOUR_BIT_INIT1);
    1eb0:	83 e3       	ldi	r24, 0x33	; 51
    1eb2:	0e 94 70 0f 	call	0x1ee0	; 0x1ee0 <LCD_sendCommand>
		LCD_sendCommand(LCD_TWO_LINE_FOUR_BIT_INIT2);
    1eb6:	82 e3       	ldi	r24, 0x32	; 50
    1eb8:	0e 94 70 0f 	call	0x1ee0	; 0x1ee0 <LCD_sendCommand>
		LCD_sendCommand(LCD_TWO_LINE_FOUR_BIT);
    1ebc:	88 e2       	ldi	r24, 0x28	; 40
    1ebe:	0e 94 70 0f 	call	0x1ee0	; 0x1ee0 <LCD_sendCommand>

		LCD_sendCommand(LCD_TWO_LINE_EIGHT_BIT);
	}

	// Makes the cursor off
	LCD_sendCommand(LCD_CURSOR_OFF);
    1ec2:	8c e0       	ldi	r24, 0x0C	; 12
    1ec4:	0e 94 70 0f 	call	0x1ee0	; 0x1ee0 <LCD_sendCommand>
	// Clears Display
	LCD_sendCommand(LCD_CLEAR_DISPLAY);
    1ec8:	81 e0       	ldi	r24, 0x01	; 1
    1eca:	0e 94 70 0f 	call	0x1ee0	; 0x1ee0 <LCD_sendCommand>
}
    1ece:	2e 96       	adiw	r28, 0x0e	; 14
    1ed0:	0f b6       	in	r0, 0x3f	; 63
    1ed2:	f8 94       	cli
    1ed4:	de bf       	out	0x3e, r29	; 62
    1ed6:	0f be       	out	0x3f, r0	; 63
    1ed8:	cd bf       	out	0x3d, r28	; 61
    1eda:	cf 91       	pop	r28
    1edc:	df 91       	pop	r29
    1ede:	08 95       	ret

00001ee0 <LCD_sendCommand>:


// Sends a command to the LCD
void LCD_sendCommand(uint8 command) {
    1ee0:	0f 93       	push	r16
    1ee2:	1f 93       	push	r17
    1ee4:	df 93       	push	r29
    1ee6:	cf 93       	push	r28
    1ee8:	cd b7       	in	r28, 0x3d	; 61
    1eea:	de b7       	in	r29, 0x3e	; 62
    1eec:	c3 56       	subi	r28, 0x63	; 99
    1eee:	d0 40       	sbci	r29, 0x00	; 0
    1ef0:	0f b6       	in	r0, 0x3f	; 63
    1ef2:	f8 94       	cli
    1ef4:	de bf       	out	0x3e, r29	; 62
    1ef6:	0f be       	out	0x3f, r0	; 63
    1ef8:	cd bf       	out	0x3d, r28	; 61
    1efa:	fe 01       	movw	r30, r28
    1efc:	ed 59       	subi	r30, 0x9D	; 157
    1efe:	ff 4f       	sbci	r31, 0xFF	; 255
    1f00:	80 83       	st	Z, r24
	// Set RS Pin to '0'
	GPIO_writePin(LCD_INIT_PORT, LCD_RS, LOGIC_LOW);
    1f02:	80 e0       	ldi	r24, 0x00	; 0
    1f04:	61 e0       	ldi	r22, 0x01	; 1
    1f06:	40 e0       	ldi	r20, 0x00	; 0
    1f08:	0e 94 7d 08 	call	0x10fa	; 0x10fa <GPIO_writePin>
    1f0c:	fe 01       	movw	r30, r28
    1f0e:	e1 5a       	subi	r30, 0xA1	; 161
    1f10:	ff 4f       	sbci	r31, 0xFF	; 255
    1f12:	80 e0       	ldi	r24, 0x00	; 0
    1f14:	90 e0       	ldi	r25, 0x00	; 0
    1f16:	a0 e8       	ldi	r26, 0x80	; 128
    1f18:	bf e3       	ldi	r27, 0x3F	; 63
    1f1a:	80 83       	st	Z, r24
    1f1c:	91 83       	std	Z+1, r25	; 0x01
    1f1e:	a2 83       	std	Z+2, r26	; 0x02
    1f20:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1f22:	8e 01       	movw	r16, r28
    1f24:	05 5a       	subi	r16, 0xA5	; 165
    1f26:	1f 4f       	sbci	r17, 0xFF	; 255
    1f28:	fe 01       	movw	r30, r28
    1f2a:	e1 5a       	subi	r30, 0xA1	; 161
    1f2c:	ff 4f       	sbci	r31, 0xFF	; 255
    1f2e:	60 81       	ld	r22, Z
    1f30:	71 81       	ldd	r23, Z+1	; 0x01
    1f32:	82 81       	ldd	r24, Z+2	; 0x02
    1f34:	93 81       	ldd	r25, Z+3	; 0x03
    1f36:	20 e0       	ldi	r18, 0x00	; 0
    1f38:	30 e0       	ldi	r19, 0x00	; 0
    1f3a:	4a e7       	ldi	r20, 0x7A	; 122
    1f3c:	53 e4       	ldi	r21, 0x43	; 67
    1f3e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1f42:	dc 01       	movw	r26, r24
    1f44:	cb 01       	movw	r24, r22
    1f46:	f8 01       	movw	r30, r16
    1f48:	80 83       	st	Z, r24
    1f4a:	91 83       	std	Z+1, r25	; 0x01
    1f4c:	a2 83       	std	Z+2, r26	; 0x02
    1f4e:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    1f50:	fe 01       	movw	r30, r28
    1f52:	e5 5a       	subi	r30, 0xA5	; 165
    1f54:	ff 4f       	sbci	r31, 0xFF	; 255
    1f56:	60 81       	ld	r22, Z
    1f58:	71 81       	ldd	r23, Z+1	; 0x01
    1f5a:	82 81       	ldd	r24, Z+2	; 0x02
    1f5c:	93 81       	ldd	r25, Z+3	; 0x03
    1f5e:	20 e0       	ldi	r18, 0x00	; 0
    1f60:	30 e0       	ldi	r19, 0x00	; 0
    1f62:	40 e8       	ldi	r20, 0x80	; 128
    1f64:	5f e3       	ldi	r21, 0x3F	; 63
    1f66:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1f6a:	88 23       	and	r24, r24
    1f6c:	44 f4       	brge	.+16     	; 0x1f7e <LCD_sendCommand+0x9e>
		__ticks = 1;
    1f6e:	fe 01       	movw	r30, r28
    1f70:	e7 5a       	subi	r30, 0xA7	; 167
    1f72:	ff 4f       	sbci	r31, 0xFF	; 255
    1f74:	81 e0       	ldi	r24, 0x01	; 1
    1f76:	90 e0       	ldi	r25, 0x00	; 0
    1f78:	91 83       	std	Z+1, r25	; 0x01
    1f7a:	80 83       	st	Z, r24
    1f7c:	64 c0       	rjmp	.+200    	; 0x2046 <LCD_sendCommand+0x166>
	else if (__tmp > 65535)
    1f7e:	fe 01       	movw	r30, r28
    1f80:	e5 5a       	subi	r30, 0xA5	; 165
    1f82:	ff 4f       	sbci	r31, 0xFF	; 255
    1f84:	60 81       	ld	r22, Z
    1f86:	71 81       	ldd	r23, Z+1	; 0x01
    1f88:	82 81       	ldd	r24, Z+2	; 0x02
    1f8a:	93 81       	ldd	r25, Z+3	; 0x03
    1f8c:	20 e0       	ldi	r18, 0x00	; 0
    1f8e:	3f ef       	ldi	r19, 0xFF	; 255
    1f90:	4f e7       	ldi	r20, 0x7F	; 127
    1f92:	57 e4       	ldi	r21, 0x47	; 71
    1f94:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1f98:	18 16       	cp	r1, r24
    1f9a:	0c f0       	brlt	.+2      	; 0x1f9e <LCD_sendCommand+0xbe>
    1f9c:	43 c0       	rjmp	.+134    	; 0x2024 <LCD_sendCommand+0x144>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1f9e:	fe 01       	movw	r30, r28
    1fa0:	e1 5a       	subi	r30, 0xA1	; 161
    1fa2:	ff 4f       	sbci	r31, 0xFF	; 255
    1fa4:	60 81       	ld	r22, Z
    1fa6:	71 81       	ldd	r23, Z+1	; 0x01
    1fa8:	82 81       	ldd	r24, Z+2	; 0x02
    1faa:	93 81       	ldd	r25, Z+3	; 0x03
    1fac:	20 e0       	ldi	r18, 0x00	; 0
    1fae:	30 e0       	ldi	r19, 0x00	; 0
    1fb0:	40 e2       	ldi	r20, 0x20	; 32
    1fb2:	51 e4       	ldi	r21, 0x41	; 65
    1fb4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1fb8:	dc 01       	movw	r26, r24
    1fba:	cb 01       	movw	r24, r22
    1fbc:	8e 01       	movw	r16, r28
    1fbe:	07 5a       	subi	r16, 0xA7	; 167
    1fc0:	1f 4f       	sbci	r17, 0xFF	; 255
    1fc2:	bc 01       	movw	r22, r24
    1fc4:	cd 01       	movw	r24, r26
    1fc6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1fca:	dc 01       	movw	r26, r24
    1fcc:	cb 01       	movw	r24, r22
    1fce:	f8 01       	movw	r30, r16
    1fd0:	91 83       	std	Z+1, r25	; 0x01
    1fd2:	80 83       	st	Z, r24
    1fd4:	1f c0       	rjmp	.+62     	; 0x2014 <LCD_sendCommand+0x134>
    1fd6:	fe 01       	movw	r30, r28
    1fd8:	e9 5a       	subi	r30, 0xA9	; 169
    1fda:	ff 4f       	sbci	r31, 0xFF	; 255
    1fdc:	89 e1       	ldi	r24, 0x19	; 25
    1fde:	90 e0       	ldi	r25, 0x00	; 0
    1fe0:	91 83       	std	Z+1, r25	; 0x01
    1fe2:	80 83       	st	Z, r24
    1fe4:	fe 01       	movw	r30, r28
    1fe6:	e9 5a       	subi	r30, 0xA9	; 169
    1fe8:	ff 4f       	sbci	r31, 0xFF	; 255
    1fea:	80 81       	ld	r24, Z
    1fec:	91 81       	ldd	r25, Z+1	; 0x01
    1fee:	01 97       	sbiw	r24, 0x01	; 1
    1ff0:	f1 f7       	brne	.-4      	; 0x1fee <LCD_sendCommand+0x10e>
    1ff2:	fe 01       	movw	r30, r28
    1ff4:	e9 5a       	subi	r30, 0xA9	; 169
    1ff6:	ff 4f       	sbci	r31, 0xFF	; 255
    1ff8:	91 83       	std	Z+1, r25	; 0x01
    1ffa:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1ffc:	de 01       	movw	r26, r28
    1ffe:	a7 5a       	subi	r26, 0xA7	; 167
    2000:	bf 4f       	sbci	r27, 0xFF	; 255
    2002:	fe 01       	movw	r30, r28
    2004:	e7 5a       	subi	r30, 0xA7	; 167
    2006:	ff 4f       	sbci	r31, 0xFF	; 255
    2008:	80 81       	ld	r24, Z
    200a:	91 81       	ldd	r25, Z+1	; 0x01
    200c:	01 97       	sbiw	r24, 0x01	; 1
    200e:	11 96       	adiw	r26, 0x01	; 1
    2010:	9c 93       	st	X, r25
    2012:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2014:	fe 01       	movw	r30, r28
    2016:	e7 5a       	subi	r30, 0xA7	; 167
    2018:	ff 4f       	sbci	r31, 0xFF	; 255
    201a:	80 81       	ld	r24, Z
    201c:	91 81       	ldd	r25, Z+1	; 0x01
    201e:	00 97       	sbiw	r24, 0x00	; 0
    2020:	d1 f6       	brne	.-76     	; 0x1fd6 <LCD_sendCommand+0xf6>
    2022:	27 c0       	rjmp	.+78     	; 0x2072 <LCD_sendCommand+0x192>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2024:	8e 01       	movw	r16, r28
    2026:	07 5a       	subi	r16, 0xA7	; 167
    2028:	1f 4f       	sbci	r17, 0xFF	; 255
    202a:	fe 01       	movw	r30, r28
    202c:	e5 5a       	subi	r30, 0xA5	; 165
    202e:	ff 4f       	sbci	r31, 0xFF	; 255
    2030:	60 81       	ld	r22, Z
    2032:	71 81       	ldd	r23, Z+1	; 0x01
    2034:	82 81       	ldd	r24, Z+2	; 0x02
    2036:	93 81       	ldd	r25, Z+3	; 0x03
    2038:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    203c:	dc 01       	movw	r26, r24
    203e:	cb 01       	movw	r24, r22
    2040:	f8 01       	movw	r30, r16
    2042:	91 83       	std	Z+1, r25	; 0x01
    2044:	80 83       	st	Z, r24
    2046:	de 01       	movw	r26, r28
    2048:	ab 5a       	subi	r26, 0xAB	; 171
    204a:	bf 4f       	sbci	r27, 0xFF	; 255
    204c:	fe 01       	movw	r30, r28
    204e:	e7 5a       	subi	r30, 0xA7	; 167
    2050:	ff 4f       	sbci	r31, 0xFF	; 255
    2052:	80 81       	ld	r24, Z
    2054:	91 81       	ldd	r25, Z+1	; 0x01
    2056:	8d 93       	st	X+, r24
    2058:	9c 93       	st	X, r25
    205a:	fe 01       	movw	r30, r28
    205c:	eb 5a       	subi	r30, 0xAB	; 171
    205e:	ff 4f       	sbci	r31, 0xFF	; 255
    2060:	80 81       	ld	r24, Z
    2062:	91 81       	ldd	r25, Z+1	; 0x01
    2064:	01 97       	sbiw	r24, 0x01	; 1
    2066:	f1 f7       	brne	.-4      	; 0x2064 <LCD_sendCommand+0x184>
    2068:	fe 01       	movw	r30, r28
    206a:	eb 5a       	subi	r30, 0xAB	; 171
    206c:	ff 4f       	sbci	r31, 0xFF	; 255
    206e:	91 83       	std	Z+1, r25	; 0x01
    2070:	80 83       	st	Z, r24
	_delay_ms(1);

	// Set Enable Pin to '1'
	GPIO_writePin(LCD_INIT_PORT, LCD_ENABLE, LOGIC_HIGH);
    2072:	80 e0       	ldi	r24, 0x00	; 0
    2074:	62 e0       	ldi	r22, 0x02	; 2
    2076:	41 e0       	ldi	r20, 0x01	; 1
    2078:	0e 94 7d 08 	call	0x10fa	; 0x10fa <GPIO_writePin>
    207c:	fe 01       	movw	r30, r28
    207e:	ef 5a       	subi	r30, 0xAF	; 175
    2080:	ff 4f       	sbci	r31, 0xFF	; 255
    2082:	80 e0       	ldi	r24, 0x00	; 0
    2084:	90 e0       	ldi	r25, 0x00	; 0
    2086:	a0 e8       	ldi	r26, 0x80	; 128
    2088:	bf e3       	ldi	r27, 0x3F	; 63
    208a:	80 83       	st	Z, r24
    208c:	91 83       	std	Z+1, r25	; 0x01
    208e:	a2 83       	std	Z+2, r26	; 0x02
    2090:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2092:	8e 01       	movw	r16, r28
    2094:	03 5b       	subi	r16, 0xB3	; 179
    2096:	1f 4f       	sbci	r17, 0xFF	; 255
    2098:	fe 01       	movw	r30, r28
    209a:	ef 5a       	subi	r30, 0xAF	; 175
    209c:	ff 4f       	sbci	r31, 0xFF	; 255
    209e:	60 81       	ld	r22, Z
    20a0:	71 81       	ldd	r23, Z+1	; 0x01
    20a2:	82 81       	ldd	r24, Z+2	; 0x02
    20a4:	93 81       	ldd	r25, Z+3	; 0x03
    20a6:	20 e0       	ldi	r18, 0x00	; 0
    20a8:	30 e0       	ldi	r19, 0x00	; 0
    20aa:	4a e7       	ldi	r20, 0x7A	; 122
    20ac:	53 e4       	ldi	r21, 0x43	; 67
    20ae:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    20b2:	dc 01       	movw	r26, r24
    20b4:	cb 01       	movw	r24, r22
    20b6:	f8 01       	movw	r30, r16
    20b8:	80 83       	st	Z, r24
    20ba:	91 83       	std	Z+1, r25	; 0x01
    20bc:	a2 83       	std	Z+2, r26	; 0x02
    20be:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    20c0:	fe 01       	movw	r30, r28
    20c2:	e3 5b       	subi	r30, 0xB3	; 179
    20c4:	ff 4f       	sbci	r31, 0xFF	; 255
    20c6:	60 81       	ld	r22, Z
    20c8:	71 81       	ldd	r23, Z+1	; 0x01
    20ca:	82 81       	ldd	r24, Z+2	; 0x02
    20cc:	93 81       	ldd	r25, Z+3	; 0x03
    20ce:	20 e0       	ldi	r18, 0x00	; 0
    20d0:	30 e0       	ldi	r19, 0x00	; 0
    20d2:	40 e8       	ldi	r20, 0x80	; 128
    20d4:	5f e3       	ldi	r21, 0x3F	; 63
    20d6:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    20da:	88 23       	and	r24, r24
    20dc:	44 f4       	brge	.+16     	; 0x20ee <LCD_sendCommand+0x20e>
		__ticks = 1;
    20de:	fe 01       	movw	r30, r28
    20e0:	e5 5b       	subi	r30, 0xB5	; 181
    20e2:	ff 4f       	sbci	r31, 0xFF	; 255
    20e4:	81 e0       	ldi	r24, 0x01	; 1
    20e6:	90 e0       	ldi	r25, 0x00	; 0
    20e8:	91 83       	std	Z+1, r25	; 0x01
    20ea:	80 83       	st	Z, r24
    20ec:	64 c0       	rjmp	.+200    	; 0x21b6 <LCD_sendCommand+0x2d6>
	else if (__tmp > 65535)
    20ee:	fe 01       	movw	r30, r28
    20f0:	e3 5b       	subi	r30, 0xB3	; 179
    20f2:	ff 4f       	sbci	r31, 0xFF	; 255
    20f4:	60 81       	ld	r22, Z
    20f6:	71 81       	ldd	r23, Z+1	; 0x01
    20f8:	82 81       	ldd	r24, Z+2	; 0x02
    20fa:	93 81       	ldd	r25, Z+3	; 0x03
    20fc:	20 e0       	ldi	r18, 0x00	; 0
    20fe:	3f ef       	ldi	r19, 0xFF	; 255
    2100:	4f e7       	ldi	r20, 0x7F	; 127
    2102:	57 e4       	ldi	r21, 0x47	; 71
    2104:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2108:	18 16       	cp	r1, r24
    210a:	0c f0       	brlt	.+2      	; 0x210e <LCD_sendCommand+0x22e>
    210c:	43 c0       	rjmp	.+134    	; 0x2194 <LCD_sendCommand+0x2b4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    210e:	fe 01       	movw	r30, r28
    2110:	ef 5a       	subi	r30, 0xAF	; 175
    2112:	ff 4f       	sbci	r31, 0xFF	; 255
    2114:	60 81       	ld	r22, Z
    2116:	71 81       	ldd	r23, Z+1	; 0x01
    2118:	82 81       	ldd	r24, Z+2	; 0x02
    211a:	93 81       	ldd	r25, Z+3	; 0x03
    211c:	20 e0       	ldi	r18, 0x00	; 0
    211e:	30 e0       	ldi	r19, 0x00	; 0
    2120:	40 e2       	ldi	r20, 0x20	; 32
    2122:	51 e4       	ldi	r21, 0x41	; 65
    2124:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2128:	dc 01       	movw	r26, r24
    212a:	cb 01       	movw	r24, r22
    212c:	8e 01       	movw	r16, r28
    212e:	05 5b       	subi	r16, 0xB5	; 181
    2130:	1f 4f       	sbci	r17, 0xFF	; 255
    2132:	bc 01       	movw	r22, r24
    2134:	cd 01       	movw	r24, r26
    2136:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    213a:	dc 01       	movw	r26, r24
    213c:	cb 01       	movw	r24, r22
    213e:	f8 01       	movw	r30, r16
    2140:	91 83       	std	Z+1, r25	; 0x01
    2142:	80 83       	st	Z, r24
    2144:	1f c0       	rjmp	.+62     	; 0x2184 <LCD_sendCommand+0x2a4>
    2146:	fe 01       	movw	r30, r28
    2148:	e7 5b       	subi	r30, 0xB7	; 183
    214a:	ff 4f       	sbci	r31, 0xFF	; 255
    214c:	89 e1       	ldi	r24, 0x19	; 25
    214e:	90 e0       	ldi	r25, 0x00	; 0
    2150:	91 83       	std	Z+1, r25	; 0x01
    2152:	80 83       	st	Z, r24
    2154:	fe 01       	movw	r30, r28
    2156:	e7 5b       	subi	r30, 0xB7	; 183
    2158:	ff 4f       	sbci	r31, 0xFF	; 255
    215a:	80 81       	ld	r24, Z
    215c:	91 81       	ldd	r25, Z+1	; 0x01
    215e:	01 97       	sbiw	r24, 0x01	; 1
    2160:	f1 f7       	brne	.-4      	; 0x215e <LCD_sendCommand+0x27e>
    2162:	fe 01       	movw	r30, r28
    2164:	e7 5b       	subi	r30, 0xB7	; 183
    2166:	ff 4f       	sbci	r31, 0xFF	; 255
    2168:	91 83       	std	Z+1, r25	; 0x01
    216a:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    216c:	de 01       	movw	r26, r28
    216e:	a5 5b       	subi	r26, 0xB5	; 181
    2170:	bf 4f       	sbci	r27, 0xFF	; 255
    2172:	fe 01       	movw	r30, r28
    2174:	e5 5b       	subi	r30, 0xB5	; 181
    2176:	ff 4f       	sbci	r31, 0xFF	; 255
    2178:	80 81       	ld	r24, Z
    217a:	91 81       	ldd	r25, Z+1	; 0x01
    217c:	01 97       	sbiw	r24, 0x01	; 1
    217e:	11 96       	adiw	r26, 0x01	; 1
    2180:	9c 93       	st	X, r25
    2182:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2184:	fe 01       	movw	r30, r28
    2186:	e5 5b       	subi	r30, 0xB5	; 181
    2188:	ff 4f       	sbci	r31, 0xFF	; 255
    218a:	80 81       	ld	r24, Z
    218c:	91 81       	ldd	r25, Z+1	; 0x01
    218e:	00 97       	sbiw	r24, 0x00	; 0
    2190:	d1 f6       	brne	.-76     	; 0x2146 <LCD_sendCommand+0x266>
    2192:	27 c0       	rjmp	.+78     	; 0x21e2 <LCD_sendCommand+0x302>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2194:	8e 01       	movw	r16, r28
    2196:	05 5b       	subi	r16, 0xB5	; 181
    2198:	1f 4f       	sbci	r17, 0xFF	; 255
    219a:	fe 01       	movw	r30, r28
    219c:	e3 5b       	subi	r30, 0xB3	; 179
    219e:	ff 4f       	sbci	r31, 0xFF	; 255
    21a0:	60 81       	ld	r22, Z
    21a2:	71 81       	ldd	r23, Z+1	; 0x01
    21a4:	82 81       	ldd	r24, Z+2	; 0x02
    21a6:	93 81       	ldd	r25, Z+3	; 0x03
    21a8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    21ac:	dc 01       	movw	r26, r24
    21ae:	cb 01       	movw	r24, r22
    21b0:	f8 01       	movw	r30, r16
    21b2:	91 83       	std	Z+1, r25	; 0x01
    21b4:	80 83       	st	Z, r24
    21b6:	de 01       	movw	r26, r28
    21b8:	a9 5b       	subi	r26, 0xB9	; 185
    21ba:	bf 4f       	sbci	r27, 0xFF	; 255
    21bc:	fe 01       	movw	r30, r28
    21be:	e5 5b       	subi	r30, 0xB5	; 181
    21c0:	ff 4f       	sbci	r31, 0xFF	; 255
    21c2:	80 81       	ld	r24, Z
    21c4:	91 81       	ldd	r25, Z+1	; 0x01
    21c6:	8d 93       	st	X+, r24
    21c8:	9c 93       	st	X, r25
    21ca:	fe 01       	movw	r30, r28
    21cc:	e9 5b       	subi	r30, 0xB9	; 185
    21ce:	ff 4f       	sbci	r31, 0xFF	; 255
    21d0:	80 81       	ld	r24, Z
    21d2:	91 81       	ldd	r25, Z+1	; 0x01
    21d4:	01 97       	sbiw	r24, 0x01	; 1
    21d6:	f1 f7       	brne	.-4      	; 0x21d4 <LCD_sendCommand+0x2f4>
    21d8:	fe 01       	movw	r30, r28
    21da:	e9 5b       	subi	r30, 0xB9	; 185
    21dc:	ff 4f       	sbci	r31, 0xFF	; 255
    21de:	91 83       	std	Z+1, r25	; 0x01
    21e0:	80 83       	st	Z, r24
	_delay_ms(1);

	// Inserts the command in the assigned PORT to be sent to the LCD
	// uint8 BIT_MODE;
	if (LCD_BIT_MODE == 4) {
		GPIO_writePin(LCD_DATA_PORT, (LCD_FOUR_BIT_DATAPIN + 0), GET_BIT( command, 4 ));
    21e2:	fe 01       	movw	r30, r28
    21e4:	ed 59       	subi	r30, 0x9D	; 157
    21e6:	ff 4f       	sbci	r31, 0xFF	; 255
    21e8:	80 81       	ld	r24, Z
    21ea:	82 95       	swap	r24
    21ec:	8f 70       	andi	r24, 0x0F	; 15
    21ee:	98 2f       	mov	r25, r24
    21f0:	91 70       	andi	r25, 0x01	; 1
    21f2:	80 e0       	ldi	r24, 0x00	; 0
    21f4:	63 e0       	ldi	r22, 0x03	; 3
    21f6:	49 2f       	mov	r20, r25
    21f8:	0e 94 7d 08 	call	0x10fa	; 0x10fa <GPIO_writePin>
		GPIO_writePin(LCD_DATA_PORT, (LCD_FOUR_BIT_DATAPIN + 1), GET_BIT( command, 5 ));
    21fc:	fe 01       	movw	r30, r28
    21fe:	ed 59       	subi	r30, 0x9D	; 157
    2200:	ff 4f       	sbci	r31, 0xFF	; 255
    2202:	80 81       	ld	r24, Z
    2204:	82 95       	swap	r24
    2206:	86 95       	lsr	r24
    2208:	87 70       	andi	r24, 0x07	; 7
    220a:	98 2f       	mov	r25, r24
    220c:	91 70       	andi	r25, 0x01	; 1
    220e:	80 e0       	ldi	r24, 0x00	; 0
    2210:	64 e0       	ldi	r22, 0x04	; 4
    2212:	49 2f       	mov	r20, r25
    2214:	0e 94 7d 08 	call	0x10fa	; 0x10fa <GPIO_writePin>
		GPIO_writePin(LCD_DATA_PORT, (LCD_FOUR_BIT_DATAPIN + 2), GET_BIT( command, 6 ));
    2218:	fe 01       	movw	r30, r28
    221a:	ed 59       	subi	r30, 0x9D	; 157
    221c:	ff 4f       	sbci	r31, 0xFF	; 255
    221e:	80 81       	ld	r24, Z
    2220:	82 95       	swap	r24
    2222:	86 95       	lsr	r24
    2224:	86 95       	lsr	r24
    2226:	83 70       	andi	r24, 0x03	; 3
    2228:	98 2f       	mov	r25, r24
    222a:	91 70       	andi	r25, 0x01	; 1
    222c:	80 e0       	ldi	r24, 0x00	; 0
    222e:	65 e0       	ldi	r22, 0x05	; 5
    2230:	49 2f       	mov	r20, r25
    2232:	0e 94 7d 08 	call	0x10fa	; 0x10fa <GPIO_writePin>
		GPIO_writePin(LCD_DATA_PORT, (LCD_FOUR_BIT_DATAPIN + 3), GET_BIT( command, 7 ));
    2236:	fe 01       	movw	r30, r28
    2238:	ed 59       	subi	r30, 0x9D	; 157
    223a:	ff 4f       	sbci	r31, 0xFF	; 255
    223c:	80 81       	ld	r24, Z
    223e:	98 2f       	mov	r25, r24
    2240:	99 1f       	adc	r25, r25
    2242:	99 27       	eor	r25, r25
    2244:	99 1f       	adc	r25, r25
    2246:	80 e0       	ldi	r24, 0x00	; 0
    2248:	66 e0       	ldi	r22, 0x06	; 6
    224a:	49 2f       	mov	r20, r25
    224c:	0e 94 7d 08 	call	0x10fa	; 0x10fa <GPIO_writePin>
    2250:	fe 01       	movw	r30, r28
    2252:	ed 5b       	subi	r30, 0xBD	; 189
    2254:	ff 4f       	sbci	r31, 0xFF	; 255
    2256:	80 e0       	ldi	r24, 0x00	; 0
    2258:	90 e0       	ldi	r25, 0x00	; 0
    225a:	a0 e8       	ldi	r26, 0x80	; 128
    225c:	bf e3       	ldi	r27, 0x3F	; 63
    225e:	80 83       	st	Z, r24
    2260:	91 83       	std	Z+1, r25	; 0x01
    2262:	a2 83       	std	Z+2, r26	; 0x02
    2264:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2266:	8e 01       	movw	r16, r28
    2268:	01 5c       	subi	r16, 0xC1	; 193
    226a:	1f 4f       	sbci	r17, 0xFF	; 255
    226c:	fe 01       	movw	r30, r28
    226e:	ed 5b       	subi	r30, 0xBD	; 189
    2270:	ff 4f       	sbci	r31, 0xFF	; 255
    2272:	60 81       	ld	r22, Z
    2274:	71 81       	ldd	r23, Z+1	; 0x01
    2276:	82 81       	ldd	r24, Z+2	; 0x02
    2278:	93 81       	ldd	r25, Z+3	; 0x03
    227a:	20 e0       	ldi	r18, 0x00	; 0
    227c:	30 e0       	ldi	r19, 0x00	; 0
    227e:	4a e7       	ldi	r20, 0x7A	; 122
    2280:	53 e4       	ldi	r21, 0x43	; 67
    2282:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2286:	dc 01       	movw	r26, r24
    2288:	cb 01       	movw	r24, r22
    228a:	f8 01       	movw	r30, r16
    228c:	80 83       	st	Z, r24
    228e:	91 83       	std	Z+1, r25	; 0x01
    2290:	a2 83       	std	Z+2, r26	; 0x02
    2292:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    2294:	fe 01       	movw	r30, r28
    2296:	ff 96       	adiw	r30, 0x3f	; 63
    2298:	60 81       	ld	r22, Z
    229a:	71 81       	ldd	r23, Z+1	; 0x01
    229c:	82 81       	ldd	r24, Z+2	; 0x02
    229e:	93 81       	ldd	r25, Z+3	; 0x03
    22a0:	20 e0       	ldi	r18, 0x00	; 0
    22a2:	30 e0       	ldi	r19, 0x00	; 0
    22a4:	40 e8       	ldi	r20, 0x80	; 128
    22a6:	5f e3       	ldi	r21, 0x3F	; 63
    22a8:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    22ac:	88 23       	and	r24, r24
    22ae:	2c f4       	brge	.+10     	; 0x22ba <LCD_sendCommand+0x3da>
		__ticks = 1;
    22b0:	81 e0       	ldi	r24, 0x01	; 1
    22b2:	90 e0       	ldi	r25, 0x00	; 0
    22b4:	9e af       	std	Y+62, r25	; 0x3e
    22b6:	8d af       	std	Y+61, r24	; 0x3d
    22b8:	46 c0       	rjmp	.+140    	; 0x2346 <LCD_sendCommand+0x466>
	else if (__tmp > 65535)
    22ba:	fe 01       	movw	r30, r28
    22bc:	ff 96       	adiw	r30, 0x3f	; 63
    22be:	60 81       	ld	r22, Z
    22c0:	71 81       	ldd	r23, Z+1	; 0x01
    22c2:	82 81       	ldd	r24, Z+2	; 0x02
    22c4:	93 81       	ldd	r25, Z+3	; 0x03
    22c6:	20 e0       	ldi	r18, 0x00	; 0
    22c8:	3f ef       	ldi	r19, 0xFF	; 255
    22ca:	4f e7       	ldi	r20, 0x7F	; 127
    22cc:	57 e4       	ldi	r21, 0x47	; 71
    22ce:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    22d2:	18 16       	cp	r1, r24
    22d4:	64 f5       	brge	.+88     	; 0x232e <LCD_sendCommand+0x44e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    22d6:	fe 01       	movw	r30, r28
    22d8:	ed 5b       	subi	r30, 0xBD	; 189
    22da:	ff 4f       	sbci	r31, 0xFF	; 255
    22dc:	60 81       	ld	r22, Z
    22de:	71 81       	ldd	r23, Z+1	; 0x01
    22e0:	82 81       	ldd	r24, Z+2	; 0x02
    22e2:	93 81       	ldd	r25, Z+3	; 0x03
    22e4:	20 e0       	ldi	r18, 0x00	; 0
    22e6:	30 e0       	ldi	r19, 0x00	; 0
    22e8:	40 e2       	ldi	r20, 0x20	; 32
    22ea:	51 e4       	ldi	r21, 0x41	; 65
    22ec:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    22f0:	dc 01       	movw	r26, r24
    22f2:	cb 01       	movw	r24, r22
    22f4:	bc 01       	movw	r22, r24
    22f6:	cd 01       	movw	r24, r26
    22f8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    22fc:	dc 01       	movw	r26, r24
    22fe:	cb 01       	movw	r24, r22
    2300:	9e af       	std	Y+62, r25	; 0x3e
    2302:	8d af       	std	Y+61, r24	; 0x3d
    2304:	0f c0       	rjmp	.+30     	; 0x2324 <LCD_sendCommand+0x444>
    2306:	89 e1       	ldi	r24, 0x19	; 25
    2308:	90 e0       	ldi	r25, 0x00	; 0
    230a:	9c af       	std	Y+60, r25	; 0x3c
    230c:	8b af       	std	Y+59, r24	; 0x3b
    230e:	8b ad       	ldd	r24, Y+59	; 0x3b
    2310:	9c ad       	ldd	r25, Y+60	; 0x3c
    2312:	01 97       	sbiw	r24, 0x01	; 1
    2314:	f1 f7       	brne	.-4      	; 0x2312 <LCD_sendCommand+0x432>
    2316:	9c af       	std	Y+60, r25	; 0x3c
    2318:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    231a:	8d ad       	ldd	r24, Y+61	; 0x3d
    231c:	9e ad       	ldd	r25, Y+62	; 0x3e
    231e:	01 97       	sbiw	r24, 0x01	; 1
    2320:	9e af       	std	Y+62, r25	; 0x3e
    2322:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2324:	8d ad       	ldd	r24, Y+61	; 0x3d
    2326:	9e ad       	ldd	r25, Y+62	; 0x3e
    2328:	00 97       	sbiw	r24, 0x00	; 0
    232a:	69 f7       	brne	.-38     	; 0x2306 <LCD_sendCommand+0x426>
    232c:	16 c0       	rjmp	.+44     	; 0x235a <LCD_sendCommand+0x47a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    232e:	fe 01       	movw	r30, r28
    2330:	ff 96       	adiw	r30, 0x3f	; 63
    2332:	60 81       	ld	r22, Z
    2334:	71 81       	ldd	r23, Z+1	; 0x01
    2336:	82 81       	ldd	r24, Z+2	; 0x02
    2338:	93 81       	ldd	r25, Z+3	; 0x03
    233a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    233e:	dc 01       	movw	r26, r24
    2340:	cb 01       	movw	r24, r22
    2342:	9e af       	std	Y+62, r25	; 0x3e
    2344:	8d af       	std	Y+61, r24	; 0x3d
    2346:	8d ad       	ldd	r24, Y+61	; 0x3d
    2348:	9e ad       	ldd	r25, Y+62	; 0x3e
    234a:	9a af       	std	Y+58, r25	; 0x3a
    234c:	89 af       	std	Y+57, r24	; 0x39
    234e:	89 ad       	ldd	r24, Y+57	; 0x39
    2350:	9a ad       	ldd	r25, Y+58	; 0x3a
    2352:	01 97       	sbiw	r24, 0x01	; 1
    2354:	f1 f7       	brne	.-4      	; 0x2352 <LCD_sendCommand+0x472>
    2356:	9a af       	std	Y+58, r25	; 0x3a
    2358:	89 af       	std	Y+57, r24	; 0x39
		_delay_ms(1);

		// Clear Enable Pin to '0'
		GPIO_writePin(LCD_INIT_PORT, LCD_ENABLE, LOGIC_LOW);
    235a:	80 e0       	ldi	r24, 0x00	; 0
    235c:	62 e0       	ldi	r22, 0x02	; 2
    235e:	40 e0       	ldi	r20, 0x00	; 0
    2360:	0e 94 7d 08 	call	0x10fa	; 0x10fa <GPIO_writePin>
    2364:	80 e0       	ldi	r24, 0x00	; 0
    2366:	90 e0       	ldi	r25, 0x00	; 0
    2368:	a0 e8       	ldi	r26, 0x80	; 128
    236a:	bf e3       	ldi	r27, 0x3F	; 63
    236c:	8d ab       	std	Y+53, r24	; 0x35
    236e:	9e ab       	std	Y+54, r25	; 0x36
    2370:	af ab       	std	Y+55, r26	; 0x37
    2372:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2374:	6d a9       	ldd	r22, Y+53	; 0x35
    2376:	7e a9       	ldd	r23, Y+54	; 0x36
    2378:	8f a9       	ldd	r24, Y+55	; 0x37
    237a:	98 ad       	ldd	r25, Y+56	; 0x38
    237c:	20 e0       	ldi	r18, 0x00	; 0
    237e:	30 e0       	ldi	r19, 0x00	; 0
    2380:	4a e7       	ldi	r20, 0x7A	; 122
    2382:	53 e4       	ldi	r21, 0x43	; 67
    2384:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2388:	dc 01       	movw	r26, r24
    238a:	cb 01       	movw	r24, r22
    238c:	89 ab       	std	Y+49, r24	; 0x31
    238e:	9a ab       	std	Y+50, r25	; 0x32
    2390:	ab ab       	std	Y+51, r26	; 0x33
    2392:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    2394:	69 a9       	ldd	r22, Y+49	; 0x31
    2396:	7a a9       	ldd	r23, Y+50	; 0x32
    2398:	8b a9       	ldd	r24, Y+51	; 0x33
    239a:	9c a9       	ldd	r25, Y+52	; 0x34
    239c:	20 e0       	ldi	r18, 0x00	; 0
    239e:	30 e0       	ldi	r19, 0x00	; 0
    23a0:	40 e8       	ldi	r20, 0x80	; 128
    23a2:	5f e3       	ldi	r21, 0x3F	; 63
    23a4:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    23a8:	88 23       	and	r24, r24
    23aa:	2c f4       	brge	.+10     	; 0x23b6 <LCD_sendCommand+0x4d6>
		__ticks = 1;
    23ac:	81 e0       	ldi	r24, 0x01	; 1
    23ae:	90 e0       	ldi	r25, 0x00	; 0
    23b0:	98 ab       	std	Y+48, r25	; 0x30
    23b2:	8f a7       	std	Y+47, r24	; 0x2f
    23b4:	3f c0       	rjmp	.+126    	; 0x2434 <LCD_sendCommand+0x554>
	else if (__tmp > 65535)
    23b6:	69 a9       	ldd	r22, Y+49	; 0x31
    23b8:	7a a9       	ldd	r23, Y+50	; 0x32
    23ba:	8b a9       	ldd	r24, Y+51	; 0x33
    23bc:	9c a9       	ldd	r25, Y+52	; 0x34
    23be:	20 e0       	ldi	r18, 0x00	; 0
    23c0:	3f ef       	ldi	r19, 0xFF	; 255
    23c2:	4f e7       	ldi	r20, 0x7F	; 127
    23c4:	57 e4       	ldi	r21, 0x47	; 71
    23c6:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    23ca:	18 16       	cp	r1, r24
    23cc:	4c f5       	brge	.+82     	; 0x2420 <LCD_sendCommand+0x540>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    23ce:	6d a9       	ldd	r22, Y+53	; 0x35
    23d0:	7e a9       	ldd	r23, Y+54	; 0x36
    23d2:	8f a9       	ldd	r24, Y+55	; 0x37
    23d4:	98 ad       	ldd	r25, Y+56	; 0x38
    23d6:	20 e0       	ldi	r18, 0x00	; 0
    23d8:	30 e0       	ldi	r19, 0x00	; 0
    23da:	40 e2       	ldi	r20, 0x20	; 32
    23dc:	51 e4       	ldi	r21, 0x41	; 65
    23de:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    23e2:	dc 01       	movw	r26, r24
    23e4:	cb 01       	movw	r24, r22
    23e6:	bc 01       	movw	r22, r24
    23e8:	cd 01       	movw	r24, r26
    23ea:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    23ee:	dc 01       	movw	r26, r24
    23f0:	cb 01       	movw	r24, r22
    23f2:	98 ab       	std	Y+48, r25	; 0x30
    23f4:	8f a7       	std	Y+47, r24	; 0x2f
    23f6:	0f c0       	rjmp	.+30     	; 0x2416 <LCD_sendCommand+0x536>
    23f8:	89 e1       	ldi	r24, 0x19	; 25
    23fa:	90 e0       	ldi	r25, 0x00	; 0
    23fc:	9e a7       	std	Y+46, r25	; 0x2e
    23fe:	8d a7       	std	Y+45, r24	; 0x2d
    2400:	8d a5       	ldd	r24, Y+45	; 0x2d
    2402:	9e a5       	ldd	r25, Y+46	; 0x2e
    2404:	01 97       	sbiw	r24, 0x01	; 1
    2406:	f1 f7       	brne	.-4      	; 0x2404 <LCD_sendCommand+0x524>
    2408:	9e a7       	std	Y+46, r25	; 0x2e
    240a:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    240c:	8f a5       	ldd	r24, Y+47	; 0x2f
    240e:	98 a9       	ldd	r25, Y+48	; 0x30
    2410:	01 97       	sbiw	r24, 0x01	; 1
    2412:	98 ab       	std	Y+48, r25	; 0x30
    2414:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2416:	8f a5       	ldd	r24, Y+47	; 0x2f
    2418:	98 a9       	ldd	r25, Y+48	; 0x30
    241a:	00 97       	sbiw	r24, 0x00	; 0
    241c:	69 f7       	brne	.-38     	; 0x23f8 <LCD_sendCommand+0x518>
    241e:	14 c0       	rjmp	.+40     	; 0x2448 <LCD_sendCommand+0x568>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2420:	69 a9       	ldd	r22, Y+49	; 0x31
    2422:	7a a9       	ldd	r23, Y+50	; 0x32
    2424:	8b a9       	ldd	r24, Y+51	; 0x33
    2426:	9c a9       	ldd	r25, Y+52	; 0x34
    2428:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    242c:	dc 01       	movw	r26, r24
    242e:	cb 01       	movw	r24, r22
    2430:	98 ab       	std	Y+48, r25	; 0x30
    2432:	8f a7       	std	Y+47, r24	; 0x2f
    2434:	8f a5       	ldd	r24, Y+47	; 0x2f
    2436:	98 a9       	ldd	r25, Y+48	; 0x30
    2438:	9c a7       	std	Y+44, r25	; 0x2c
    243a:	8b a7       	std	Y+43, r24	; 0x2b
    243c:	8b a5       	ldd	r24, Y+43	; 0x2b
    243e:	9c a5       	ldd	r25, Y+44	; 0x2c
    2440:	01 97       	sbiw	r24, 0x01	; 1
    2442:	f1 f7       	brne	.-4      	; 0x2440 <LCD_sendCommand+0x560>
    2444:	9c a7       	std	Y+44, r25	; 0x2c
    2446:	8b a7       	std	Y+43, r24	; 0x2b
		_delay_ms(1); /* delay for processing Th = 13ns */

		// Set Enable Pin to '1'
		GPIO_writePin(LCD_INIT_PORT, LCD_ENABLE, LOGIC_HIGH);
    2448:	80 e0       	ldi	r24, 0x00	; 0
    244a:	62 e0       	ldi	r22, 0x02	; 2
    244c:	41 e0       	ldi	r20, 0x01	; 1
    244e:	0e 94 7d 08 	call	0x10fa	; 0x10fa <GPIO_writePin>
    2452:	80 e0       	ldi	r24, 0x00	; 0
    2454:	90 e0       	ldi	r25, 0x00	; 0
    2456:	a0 e8       	ldi	r26, 0x80	; 128
    2458:	bf e3       	ldi	r27, 0x3F	; 63
    245a:	8f a3       	std	Y+39, r24	; 0x27
    245c:	98 a7       	std	Y+40, r25	; 0x28
    245e:	a9 a7       	std	Y+41, r26	; 0x29
    2460:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2462:	6f a1       	ldd	r22, Y+39	; 0x27
    2464:	78 a5       	ldd	r23, Y+40	; 0x28
    2466:	89 a5       	ldd	r24, Y+41	; 0x29
    2468:	9a a5       	ldd	r25, Y+42	; 0x2a
    246a:	20 e0       	ldi	r18, 0x00	; 0
    246c:	30 e0       	ldi	r19, 0x00	; 0
    246e:	4a e7       	ldi	r20, 0x7A	; 122
    2470:	53 e4       	ldi	r21, 0x43	; 67
    2472:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2476:	dc 01       	movw	r26, r24
    2478:	cb 01       	movw	r24, r22
    247a:	8b a3       	std	Y+35, r24	; 0x23
    247c:	9c a3       	std	Y+36, r25	; 0x24
    247e:	ad a3       	std	Y+37, r26	; 0x25
    2480:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    2482:	6b a1       	ldd	r22, Y+35	; 0x23
    2484:	7c a1       	ldd	r23, Y+36	; 0x24
    2486:	8d a1       	ldd	r24, Y+37	; 0x25
    2488:	9e a1       	ldd	r25, Y+38	; 0x26
    248a:	20 e0       	ldi	r18, 0x00	; 0
    248c:	30 e0       	ldi	r19, 0x00	; 0
    248e:	40 e8       	ldi	r20, 0x80	; 128
    2490:	5f e3       	ldi	r21, 0x3F	; 63
    2492:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2496:	88 23       	and	r24, r24
    2498:	2c f4       	brge	.+10     	; 0x24a4 <LCD_sendCommand+0x5c4>
		__ticks = 1;
    249a:	81 e0       	ldi	r24, 0x01	; 1
    249c:	90 e0       	ldi	r25, 0x00	; 0
    249e:	9a a3       	std	Y+34, r25	; 0x22
    24a0:	89 a3       	std	Y+33, r24	; 0x21
    24a2:	3f c0       	rjmp	.+126    	; 0x2522 <LCD_sendCommand+0x642>
	else if (__tmp > 65535)
    24a4:	6b a1       	ldd	r22, Y+35	; 0x23
    24a6:	7c a1       	ldd	r23, Y+36	; 0x24
    24a8:	8d a1       	ldd	r24, Y+37	; 0x25
    24aa:	9e a1       	ldd	r25, Y+38	; 0x26
    24ac:	20 e0       	ldi	r18, 0x00	; 0
    24ae:	3f ef       	ldi	r19, 0xFF	; 255
    24b0:	4f e7       	ldi	r20, 0x7F	; 127
    24b2:	57 e4       	ldi	r21, 0x47	; 71
    24b4:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    24b8:	18 16       	cp	r1, r24
    24ba:	4c f5       	brge	.+82     	; 0x250e <LCD_sendCommand+0x62e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    24bc:	6f a1       	ldd	r22, Y+39	; 0x27
    24be:	78 a5       	ldd	r23, Y+40	; 0x28
    24c0:	89 a5       	ldd	r24, Y+41	; 0x29
    24c2:	9a a5       	ldd	r25, Y+42	; 0x2a
    24c4:	20 e0       	ldi	r18, 0x00	; 0
    24c6:	30 e0       	ldi	r19, 0x00	; 0
    24c8:	40 e2       	ldi	r20, 0x20	; 32
    24ca:	51 e4       	ldi	r21, 0x41	; 65
    24cc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    24d0:	dc 01       	movw	r26, r24
    24d2:	cb 01       	movw	r24, r22
    24d4:	bc 01       	movw	r22, r24
    24d6:	cd 01       	movw	r24, r26
    24d8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    24dc:	dc 01       	movw	r26, r24
    24de:	cb 01       	movw	r24, r22
    24e0:	9a a3       	std	Y+34, r25	; 0x22
    24e2:	89 a3       	std	Y+33, r24	; 0x21
    24e4:	0f c0       	rjmp	.+30     	; 0x2504 <LCD_sendCommand+0x624>
    24e6:	89 e1       	ldi	r24, 0x19	; 25
    24e8:	90 e0       	ldi	r25, 0x00	; 0
    24ea:	98 a3       	std	Y+32, r25	; 0x20
    24ec:	8f 8f       	std	Y+31, r24	; 0x1f
    24ee:	8f 8d       	ldd	r24, Y+31	; 0x1f
    24f0:	98 a1       	ldd	r25, Y+32	; 0x20
    24f2:	01 97       	sbiw	r24, 0x01	; 1
    24f4:	f1 f7       	brne	.-4      	; 0x24f2 <LCD_sendCommand+0x612>
    24f6:	98 a3       	std	Y+32, r25	; 0x20
    24f8:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    24fa:	89 a1       	ldd	r24, Y+33	; 0x21
    24fc:	9a a1       	ldd	r25, Y+34	; 0x22
    24fe:	01 97       	sbiw	r24, 0x01	; 1
    2500:	9a a3       	std	Y+34, r25	; 0x22
    2502:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2504:	89 a1       	ldd	r24, Y+33	; 0x21
    2506:	9a a1       	ldd	r25, Y+34	; 0x22
    2508:	00 97       	sbiw	r24, 0x00	; 0
    250a:	69 f7       	brne	.-38     	; 0x24e6 <LCD_sendCommand+0x606>
    250c:	14 c0       	rjmp	.+40     	; 0x2536 <LCD_sendCommand+0x656>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    250e:	6b a1       	ldd	r22, Y+35	; 0x23
    2510:	7c a1       	ldd	r23, Y+36	; 0x24
    2512:	8d a1       	ldd	r24, Y+37	; 0x25
    2514:	9e a1       	ldd	r25, Y+38	; 0x26
    2516:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    251a:	dc 01       	movw	r26, r24
    251c:	cb 01       	movw	r24, r22
    251e:	9a a3       	std	Y+34, r25	; 0x22
    2520:	89 a3       	std	Y+33, r24	; 0x21
    2522:	89 a1       	ldd	r24, Y+33	; 0x21
    2524:	9a a1       	ldd	r25, Y+34	; 0x22
    2526:	9e 8f       	std	Y+30, r25	; 0x1e
    2528:	8d 8f       	std	Y+29, r24	; 0x1d
    252a:	8d 8d       	ldd	r24, Y+29	; 0x1d
    252c:	9e 8d       	ldd	r25, Y+30	; 0x1e
    252e:	01 97       	sbiw	r24, 0x01	; 1
    2530:	f1 f7       	brne	.-4      	; 0x252e <LCD_sendCommand+0x64e>
    2532:	9e 8f       	std	Y+30, r25	; 0x1e
    2534:	8d 8f       	std	Y+29, r24	; 0x1d
		_delay_ms(1); /* delay for processing Tpw - Tdws = 190ns */

		GPIO_writePin(LCD_DATA_PORT, (LCD_FOUR_BIT_DATAPIN + 0), GET_BIT( command, 0 ));
    2536:	fe 01       	movw	r30, r28
    2538:	ed 59       	subi	r30, 0x9D	; 157
    253a:	ff 4f       	sbci	r31, 0xFF	; 255
    253c:	80 81       	ld	r24, Z
    253e:	98 2f       	mov	r25, r24
    2540:	91 70       	andi	r25, 0x01	; 1
    2542:	80 e0       	ldi	r24, 0x00	; 0
    2544:	63 e0       	ldi	r22, 0x03	; 3
    2546:	49 2f       	mov	r20, r25
    2548:	0e 94 7d 08 	call	0x10fa	; 0x10fa <GPIO_writePin>
		GPIO_writePin(LCD_DATA_PORT, (LCD_FOUR_BIT_DATAPIN + 1), GET_BIT( command, 1 ));
    254c:	fe 01       	movw	r30, r28
    254e:	ed 59       	subi	r30, 0x9D	; 157
    2550:	ff 4f       	sbci	r31, 0xFF	; 255
    2552:	80 81       	ld	r24, Z
    2554:	86 95       	lsr	r24
    2556:	98 2f       	mov	r25, r24
    2558:	91 70       	andi	r25, 0x01	; 1
    255a:	80 e0       	ldi	r24, 0x00	; 0
    255c:	64 e0       	ldi	r22, 0x04	; 4
    255e:	49 2f       	mov	r20, r25
    2560:	0e 94 7d 08 	call	0x10fa	; 0x10fa <GPIO_writePin>
		GPIO_writePin(LCD_DATA_PORT, (LCD_FOUR_BIT_DATAPIN + 2), GET_BIT( command, 2 ));
    2564:	fe 01       	movw	r30, r28
    2566:	ed 59       	subi	r30, 0x9D	; 157
    2568:	ff 4f       	sbci	r31, 0xFF	; 255
    256a:	80 81       	ld	r24, Z
    256c:	86 95       	lsr	r24
    256e:	86 95       	lsr	r24
    2570:	98 2f       	mov	r25, r24
    2572:	91 70       	andi	r25, 0x01	; 1
    2574:	80 e0       	ldi	r24, 0x00	; 0
    2576:	65 e0       	ldi	r22, 0x05	; 5
    2578:	49 2f       	mov	r20, r25
    257a:	0e 94 7d 08 	call	0x10fa	; 0x10fa <GPIO_writePin>
		GPIO_writePin(LCD_DATA_PORT, (LCD_FOUR_BIT_DATAPIN + 3), GET_BIT( command, 3 ));
    257e:	fe 01       	movw	r30, r28
    2580:	ed 59       	subi	r30, 0x9D	; 157
    2582:	ff 4f       	sbci	r31, 0xFF	; 255
    2584:	80 81       	ld	r24, Z
    2586:	86 95       	lsr	r24
    2588:	86 95       	lsr	r24
    258a:	86 95       	lsr	r24
    258c:	98 2f       	mov	r25, r24
    258e:	91 70       	andi	r25, 0x01	; 1
    2590:	80 e0       	ldi	r24, 0x00	; 0
    2592:	66 e0       	ldi	r22, 0x06	; 6
    2594:	49 2f       	mov	r20, r25
    2596:	0e 94 7d 08 	call	0x10fa	; 0x10fa <GPIO_writePin>
    259a:	80 e0       	ldi	r24, 0x00	; 0
    259c:	90 e0       	ldi	r25, 0x00	; 0
    259e:	a0 e8       	ldi	r26, 0x80	; 128
    25a0:	bf e3       	ldi	r27, 0x3F	; 63
    25a2:	89 8f       	std	Y+25, r24	; 0x19
    25a4:	9a 8f       	std	Y+26, r25	; 0x1a
    25a6:	ab 8f       	std	Y+27, r26	; 0x1b
    25a8:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    25aa:	69 8d       	ldd	r22, Y+25	; 0x19
    25ac:	7a 8d       	ldd	r23, Y+26	; 0x1a
    25ae:	8b 8d       	ldd	r24, Y+27	; 0x1b
    25b0:	9c 8d       	ldd	r25, Y+28	; 0x1c
    25b2:	20 e0       	ldi	r18, 0x00	; 0
    25b4:	30 e0       	ldi	r19, 0x00	; 0
    25b6:	4a e7       	ldi	r20, 0x7A	; 122
    25b8:	53 e4       	ldi	r21, 0x43	; 67
    25ba:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    25be:	dc 01       	movw	r26, r24
    25c0:	cb 01       	movw	r24, r22
    25c2:	8d 8b       	std	Y+21, r24	; 0x15
    25c4:	9e 8b       	std	Y+22, r25	; 0x16
    25c6:	af 8b       	std	Y+23, r26	; 0x17
    25c8:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    25ca:	6d 89       	ldd	r22, Y+21	; 0x15
    25cc:	7e 89       	ldd	r23, Y+22	; 0x16
    25ce:	8f 89       	ldd	r24, Y+23	; 0x17
    25d0:	98 8d       	ldd	r25, Y+24	; 0x18
    25d2:	20 e0       	ldi	r18, 0x00	; 0
    25d4:	30 e0       	ldi	r19, 0x00	; 0
    25d6:	40 e8       	ldi	r20, 0x80	; 128
    25d8:	5f e3       	ldi	r21, 0x3F	; 63
    25da:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    25de:	88 23       	and	r24, r24
    25e0:	2c f4       	brge	.+10     	; 0x25ec <LCD_sendCommand+0x70c>
		__ticks = 1;
    25e2:	81 e0       	ldi	r24, 0x01	; 1
    25e4:	90 e0       	ldi	r25, 0x00	; 0
    25e6:	9c 8b       	std	Y+20, r25	; 0x14
    25e8:	8b 8b       	std	Y+19, r24	; 0x13
    25ea:	3f c0       	rjmp	.+126    	; 0x266a <LCD_sendCommand+0x78a>
	else if (__tmp > 65535)
    25ec:	6d 89       	ldd	r22, Y+21	; 0x15
    25ee:	7e 89       	ldd	r23, Y+22	; 0x16
    25f0:	8f 89       	ldd	r24, Y+23	; 0x17
    25f2:	98 8d       	ldd	r25, Y+24	; 0x18
    25f4:	20 e0       	ldi	r18, 0x00	; 0
    25f6:	3f ef       	ldi	r19, 0xFF	; 255
    25f8:	4f e7       	ldi	r20, 0x7F	; 127
    25fa:	57 e4       	ldi	r21, 0x47	; 71
    25fc:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2600:	18 16       	cp	r1, r24
    2602:	4c f5       	brge	.+82     	; 0x2656 <LCD_sendCommand+0x776>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2604:	69 8d       	ldd	r22, Y+25	; 0x19
    2606:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2608:	8b 8d       	ldd	r24, Y+27	; 0x1b
    260a:	9c 8d       	ldd	r25, Y+28	; 0x1c
    260c:	20 e0       	ldi	r18, 0x00	; 0
    260e:	30 e0       	ldi	r19, 0x00	; 0
    2610:	40 e2       	ldi	r20, 0x20	; 32
    2612:	51 e4       	ldi	r21, 0x41	; 65
    2614:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2618:	dc 01       	movw	r26, r24
    261a:	cb 01       	movw	r24, r22
    261c:	bc 01       	movw	r22, r24
    261e:	cd 01       	movw	r24, r26
    2620:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2624:	dc 01       	movw	r26, r24
    2626:	cb 01       	movw	r24, r22
    2628:	9c 8b       	std	Y+20, r25	; 0x14
    262a:	8b 8b       	std	Y+19, r24	; 0x13
    262c:	0f c0       	rjmp	.+30     	; 0x264c <LCD_sendCommand+0x76c>
    262e:	89 e1       	ldi	r24, 0x19	; 25
    2630:	90 e0       	ldi	r25, 0x00	; 0
    2632:	9a 8b       	std	Y+18, r25	; 0x12
    2634:	89 8b       	std	Y+17, r24	; 0x11
    2636:	89 89       	ldd	r24, Y+17	; 0x11
    2638:	9a 89       	ldd	r25, Y+18	; 0x12
    263a:	01 97       	sbiw	r24, 0x01	; 1
    263c:	f1 f7       	brne	.-4      	; 0x263a <LCD_sendCommand+0x75a>
    263e:	9a 8b       	std	Y+18, r25	; 0x12
    2640:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2642:	8b 89       	ldd	r24, Y+19	; 0x13
    2644:	9c 89       	ldd	r25, Y+20	; 0x14
    2646:	01 97       	sbiw	r24, 0x01	; 1
    2648:	9c 8b       	std	Y+20, r25	; 0x14
    264a:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    264c:	8b 89       	ldd	r24, Y+19	; 0x13
    264e:	9c 89       	ldd	r25, Y+20	; 0x14
    2650:	00 97       	sbiw	r24, 0x00	; 0
    2652:	69 f7       	brne	.-38     	; 0x262e <LCD_sendCommand+0x74e>
    2654:	14 c0       	rjmp	.+40     	; 0x267e <LCD_sendCommand+0x79e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2656:	6d 89       	ldd	r22, Y+21	; 0x15
    2658:	7e 89       	ldd	r23, Y+22	; 0x16
    265a:	8f 89       	ldd	r24, Y+23	; 0x17
    265c:	98 8d       	ldd	r25, Y+24	; 0x18
    265e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2662:	dc 01       	movw	r26, r24
    2664:	cb 01       	movw	r24, r22
    2666:	9c 8b       	std	Y+20, r25	; 0x14
    2668:	8b 8b       	std	Y+19, r24	; 0x13
    266a:	8b 89       	ldd	r24, Y+19	; 0x13
    266c:	9c 89       	ldd	r25, Y+20	; 0x14
    266e:	98 8b       	std	Y+16, r25	; 0x10
    2670:	8f 87       	std	Y+15, r24	; 0x0f
    2672:	8f 85       	ldd	r24, Y+15	; 0x0f
    2674:	98 89       	ldd	r25, Y+16	; 0x10
    2676:	01 97       	sbiw	r24, 0x01	; 1
    2678:	f1 f7       	brne	.-4      	; 0x2676 <LCD_sendCommand+0x796>
    267a:	98 8b       	std	Y+16, r25	; 0x10
    267c:	8f 87       	std	Y+15, r24	; 0x0f
		_delay_ms(1); /* delay for processing Tdsw = 100ns */

		// Clear Enable Pin to '0'
		GPIO_writePin(LCD_INIT_PORT, LCD_ENABLE, LOGIC_LOW);
    267e:	80 e0       	ldi	r24, 0x00	; 0
    2680:	62 e0       	ldi	r22, 0x02	; 2
    2682:	40 e0       	ldi	r20, 0x00	; 0
    2684:	0e 94 7d 08 	call	0x10fa	; 0x10fa <GPIO_writePin>
    2688:	80 e0       	ldi	r24, 0x00	; 0
    268a:	90 e0       	ldi	r25, 0x00	; 0
    268c:	a0 e8       	ldi	r26, 0x80	; 128
    268e:	bf e3       	ldi	r27, 0x3F	; 63
    2690:	8b 87       	std	Y+11, r24	; 0x0b
    2692:	9c 87       	std	Y+12, r25	; 0x0c
    2694:	ad 87       	std	Y+13, r26	; 0x0d
    2696:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2698:	6b 85       	ldd	r22, Y+11	; 0x0b
    269a:	7c 85       	ldd	r23, Y+12	; 0x0c
    269c:	8d 85       	ldd	r24, Y+13	; 0x0d
    269e:	9e 85       	ldd	r25, Y+14	; 0x0e
    26a0:	20 e0       	ldi	r18, 0x00	; 0
    26a2:	30 e0       	ldi	r19, 0x00	; 0
    26a4:	4a e7       	ldi	r20, 0x7A	; 122
    26a6:	53 e4       	ldi	r21, 0x43	; 67
    26a8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    26ac:	dc 01       	movw	r26, r24
    26ae:	cb 01       	movw	r24, r22
    26b0:	8f 83       	std	Y+7, r24	; 0x07
    26b2:	98 87       	std	Y+8, r25	; 0x08
    26b4:	a9 87       	std	Y+9, r26	; 0x09
    26b6:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    26b8:	6f 81       	ldd	r22, Y+7	; 0x07
    26ba:	78 85       	ldd	r23, Y+8	; 0x08
    26bc:	89 85       	ldd	r24, Y+9	; 0x09
    26be:	9a 85       	ldd	r25, Y+10	; 0x0a
    26c0:	20 e0       	ldi	r18, 0x00	; 0
    26c2:	30 e0       	ldi	r19, 0x00	; 0
    26c4:	40 e8       	ldi	r20, 0x80	; 128
    26c6:	5f e3       	ldi	r21, 0x3F	; 63
    26c8:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    26cc:	88 23       	and	r24, r24
    26ce:	2c f4       	brge	.+10     	; 0x26da <LCD_sendCommand+0x7fa>
		__ticks = 1;
    26d0:	81 e0       	ldi	r24, 0x01	; 1
    26d2:	90 e0       	ldi	r25, 0x00	; 0
    26d4:	9e 83       	std	Y+6, r25	; 0x06
    26d6:	8d 83       	std	Y+5, r24	; 0x05
    26d8:	3f c0       	rjmp	.+126    	; 0x2758 <LCD_sendCommand+0x878>
	else if (__tmp > 65535)
    26da:	6f 81       	ldd	r22, Y+7	; 0x07
    26dc:	78 85       	ldd	r23, Y+8	; 0x08
    26de:	89 85       	ldd	r24, Y+9	; 0x09
    26e0:	9a 85       	ldd	r25, Y+10	; 0x0a
    26e2:	20 e0       	ldi	r18, 0x00	; 0
    26e4:	3f ef       	ldi	r19, 0xFF	; 255
    26e6:	4f e7       	ldi	r20, 0x7F	; 127
    26e8:	57 e4       	ldi	r21, 0x47	; 71
    26ea:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    26ee:	18 16       	cp	r1, r24
    26f0:	4c f5       	brge	.+82     	; 0x2744 <LCD_sendCommand+0x864>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    26f2:	6b 85       	ldd	r22, Y+11	; 0x0b
    26f4:	7c 85       	ldd	r23, Y+12	; 0x0c
    26f6:	8d 85       	ldd	r24, Y+13	; 0x0d
    26f8:	9e 85       	ldd	r25, Y+14	; 0x0e
    26fa:	20 e0       	ldi	r18, 0x00	; 0
    26fc:	30 e0       	ldi	r19, 0x00	; 0
    26fe:	40 e2       	ldi	r20, 0x20	; 32
    2700:	51 e4       	ldi	r21, 0x41	; 65
    2702:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2706:	dc 01       	movw	r26, r24
    2708:	cb 01       	movw	r24, r22
    270a:	bc 01       	movw	r22, r24
    270c:	cd 01       	movw	r24, r26
    270e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2712:	dc 01       	movw	r26, r24
    2714:	cb 01       	movw	r24, r22
    2716:	9e 83       	std	Y+6, r25	; 0x06
    2718:	8d 83       	std	Y+5, r24	; 0x05
    271a:	0f c0       	rjmp	.+30     	; 0x273a <LCD_sendCommand+0x85a>
    271c:	89 e1       	ldi	r24, 0x19	; 25
    271e:	90 e0       	ldi	r25, 0x00	; 0
    2720:	9c 83       	std	Y+4, r25	; 0x04
    2722:	8b 83       	std	Y+3, r24	; 0x03
    2724:	8b 81       	ldd	r24, Y+3	; 0x03
    2726:	9c 81       	ldd	r25, Y+4	; 0x04
    2728:	01 97       	sbiw	r24, 0x01	; 1
    272a:	f1 f7       	brne	.-4      	; 0x2728 <LCD_sendCommand+0x848>
    272c:	9c 83       	std	Y+4, r25	; 0x04
    272e:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2730:	8d 81       	ldd	r24, Y+5	; 0x05
    2732:	9e 81       	ldd	r25, Y+6	; 0x06
    2734:	01 97       	sbiw	r24, 0x01	; 1
    2736:	9e 83       	std	Y+6, r25	; 0x06
    2738:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    273a:	8d 81       	ldd	r24, Y+5	; 0x05
    273c:	9e 81       	ldd	r25, Y+6	; 0x06
    273e:	00 97       	sbiw	r24, 0x00	; 0
    2740:	69 f7       	brne	.-38     	; 0x271c <LCD_sendCommand+0x83c>
    2742:	14 c0       	rjmp	.+40     	; 0x276c <LCD_sendCommand+0x88c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2744:	6f 81       	ldd	r22, Y+7	; 0x07
    2746:	78 85       	ldd	r23, Y+8	; 0x08
    2748:	89 85       	ldd	r24, Y+9	; 0x09
    274a:	9a 85       	ldd	r25, Y+10	; 0x0a
    274c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2750:	dc 01       	movw	r26, r24
    2752:	cb 01       	movw	r24, r22
    2754:	9e 83       	std	Y+6, r25	; 0x06
    2756:	8d 83       	std	Y+5, r24	; 0x05
    2758:	8d 81       	ldd	r24, Y+5	; 0x05
    275a:	9e 81       	ldd	r25, Y+6	; 0x06
    275c:	9a 83       	std	Y+2, r25	; 0x02
    275e:	89 83       	std	Y+1, r24	; 0x01
    2760:	89 81       	ldd	r24, Y+1	; 0x01
    2762:	9a 81       	ldd	r25, Y+2	; 0x02
    2764:	01 97       	sbiw	r24, 0x01	; 1
    2766:	f1 f7       	brne	.-4      	; 0x2764 <LCD_sendCommand+0x884>
    2768:	9a 83       	std	Y+2, r25	; 0x02
    276a:	89 83       	std	Y+1, r24	; 0x01

		// Clear Enable Pin to '0'
		GPIO_writePin(LCD_INIT_PORT, LCD_ENABLE, LOGIC_LOW);
		_delay_ms(1); /* delay for processing Th = 13ns */
	}
}
    276c:	cd 59       	subi	r28, 0x9D	; 157
    276e:	df 4f       	sbci	r29, 0xFF	; 255
    2770:	0f b6       	in	r0, 0x3f	; 63
    2772:	f8 94       	cli
    2774:	de bf       	out	0x3e, r29	; 62
    2776:	0f be       	out	0x3f, r0	; 63
    2778:	cd bf       	out	0x3d, r28	; 61
    277a:	cf 91       	pop	r28
    277c:	df 91       	pop	r29
    277e:	1f 91       	pop	r17
    2780:	0f 91       	pop	r16
    2782:	08 95       	ret

00002784 <LCD_displayCharacter>:


// Displays a character on the LCD
void LCD_displayCharacter(uint8 data) {
    2784:	0f 93       	push	r16
    2786:	1f 93       	push	r17
    2788:	df 93       	push	r29
    278a:	cf 93       	push	r28
    278c:	cd b7       	in	r28, 0x3d	; 61
    278e:	de b7       	in	r29, 0x3e	; 62
    2790:	c3 56       	subi	r28, 0x63	; 99
    2792:	d0 40       	sbci	r29, 0x00	; 0
    2794:	0f b6       	in	r0, 0x3f	; 63
    2796:	f8 94       	cli
    2798:	de bf       	out	0x3e, r29	; 62
    279a:	0f be       	out	0x3f, r0	; 63
    279c:	cd bf       	out	0x3d, r28	; 61
    279e:	fe 01       	movw	r30, r28
    27a0:	ed 59       	subi	r30, 0x9D	; 157
    27a2:	ff 4f       	sbci	r31, 0xFF	; 255
    27a4:	80 83       	st	Z, r24
	// Set RS Pin to '1'
	GPIO_writePin(LCD_INIT_PORT, LCD_RS, LOGIC_HIGH);
    27a6:	80 e0       	ldi	r24, 0x00	; 0
    27a8:	61 e0       	ldi	r22, 0x01	; 1
    27aa:	41 e0       	ldi	r20, 0x01	; 1
    27ac:	0e 94 7d 08 	call	0x10fa	; 0x10fa <GPIO_writePin>
    27b0:	fe 01       	movw	r30, r28
    27b2:	e1 5a       	subi	r30, 0xA1	; 161
    27b4:	ff 4f       	sbci	r31, 0xFF	; 255
    27b6:	80 e0       	ldi	r24, 0x00	; 0
    27b8:	90 e0       	ldi	r25, 0x00	; 0
    27ba:	a0 e8       	ldi	r26, 0x80	; 128
    27bc:	bf e3       	ldi	r27, 0x3F	; 63
    27be:	80 83       	st	Z, r24
    27c0:	91 83       	std	Z+1, r25	; 0x01
    27c2:	a2 83       	std	Z+2, r26	; 0x02
    27c4:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    27c6:	8e 01       	movw	r16, r28
    27c8:	05 5a       	subi	r16, 0xA5	; 165
    27ca:	1f 4f       	sbci	r17, 0xFF	; 255
    27cc:	fe 01       	movw	r30, r28
    27ce:	e1 5a       	subi	r30, 0xA1	; 161
    27d0:	ff 4f       	sbci	r31, 0xFF	; 255
    27d2:	60 81       	ld	r22, Z
    27d4:	71 81       	ldd	r23, Z+1	; 0x01
    27d6:	82 81       	ldd	r24, Z+2	; 0x02
    27d8:	93 81       	ldd	r25, Z+3	; 0x03
    27da:	20 e0       	ldi	r18, 0x00	; 0
    27dc:	30 e0       	ldi	r19, 0x00	; 0
    27de:	4a e7       	ldi	r20, 0x7A	; 122
    27e0:	53 e4       	ldi	r21, 0x43	; 67
    27e2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    27e6:	dc 01       	movw	r26, r24
    27e8:	cb 01       	movw	r24, r22
    27ea:	f8 01       	movw	r30, r16
    27ec:	80 83       	st	Z, r24
    27ee:	91 83       	std	Z+1, r25	; 0x01
    27f0:	a2 83       	std	Z+2, r26	; 0x02
    27f2:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    27f4:	fe 01       	movw	r30, r28
    27f6:	e5 5a       	subi	r30, 0xA5	; 165
    27f8:	ff 4f       	sbci	r31, 0xFF	; 255
    27fa:	60 81       	ld	r22, Z
    27fc:	71 81       	ldd	r23, Z+1	; 0x01
    27fe:	82 81       	ldd	r24, Z+2	; 0x02
    2800:	93 81       	ldd	r25, Z+3	; 0x03
    2802:	20 e0       	ldi	r18, 0x00	; 0
    2804:	30 e0       	ldi	r19, 0x00	; 0
    2806:	40 e8       	ldi	r20, 0x80	; 128
    2808:	5f e3       	ldi	r21, 0x3F	; 63
    280a:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    280e:	88 23       	and	r24, r24
    2810:	44 f4       	brge	.+16     	; 0x2822 <LCD_displayCharacter+0x9e>
		__ticks = 1;
    2812:	fe 01       	movw	r30, r28
    2814:	e7 5a       	subi	r30, 0xA7	; 167
    2816:	ff 4f       	sbci	r31, 0xFF	; 255
    2818:	81 e0       	ldi	r24, 0x01	; 1
    281a:	90 e0       	ldi	r25, 0x00	; 0
    281c:	91 83       	std	Z+1, r25	; 0x01
    281e:	80 83       	st	Z, r24
    2820:	64 c0       	rjmp	.+200    	; 0x28ea <LCD_displayCharacter+0x166>
	else if (__tmp > 65535)
    2822:	fe 01       	movw	r30, r28
    2824:	e5 5a       	subi	r30, 0xA5	; 165
    2826:	ff 4f       	sbci	r31, 0xFF	; 255
    2828:	60 81       	ld	r22, Z
    282a:	71 81       	ldd	r23, Z+1	; 0x01
    282c:	82 81       	ldd	r24, Z+2	; 0x02
    282e:	93 81       	ldd	r25, Z+3	; 0x03
    2830:	20 e0       	ldi	r18, 0x00	; 0
    2832:	3f ef       	ldi	r19, 0xFF	; 255
    2834:	4f e7       	ldi	r20, 0x7F	; 127
    2836:	57 e4       	ldi	r21, 0x47	; 71
    2838:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    283c:	18 16       	cp	r1, r24
    283e:	0c f0       	brlt	.+2      	; 0x2842 <LCD_displayCharacter+0xbe>
    2840:	43 c0       	rjmp	.+134    	; 0x28c8 <LCD_displayCharacter+0x144>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2842:	fe 01       	movw	r30, r28
    2844:	e1 5a       	subi	r30, 0xA1	; 161
    2846:	ff 4f       	sbci	r31, 0xFF	; 255
    2848:	60 81       	ld	r22, Z
    284a:	71 81       	ldd	r23, Z+1	; 0x01
    284c:	82 81       	ldd	r24, Z+2	; 0x02
    284e:	93 81       	ldd	r25, Z+3	; 0x03
    2850:	20 e0       	ldi	r18, 0x00	; 0
    2852:	30 e0       	ldi	r19, 0x00	; 0
    2854:	40 e2       	ldi	r20, 0x20	; 32
    2856:	51 e4       	ldi	r21, 0x41	; 65
    2858:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    285c:	dc 01       	movw	r26, r24
    285e:	cb 01       	movw	r24, r22
    2860:	8e 01       	movw	r16, r28
    2862:	07 5a       	subi	r16, 0xA7	; 167
    2864:	1f 4f       	sbci	r17, 0xFF	; 255
    2866:	bc 01       	movw	r22, r24
    2868:	cd 01       	movw	r24, r26
    286a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    286e:	dc 01       	movw	r26, r24
    2870:	cb 01       	movw	r24, r22
    2872:	f8 01       	movw	r30, r16
    2874:	91 83       	std	Z+1, r25	; 0x01
    2876:	80 83       	st	Z, r24
    2878:	1f c0       	rjmp	.+62     	; 0x28b8 <LCD_displayCharacter+0x134>
    287a:	fe 01       	movw	r30, r28
    287c:	e9 5a       	subi	r30, 0xA9	; 169
    287e:	ff 4f       	sbci	r31, 0xFF	; 255
    2880:	89 e1       	ldi	r24, 0x19	; 25
    2882:	90 e0       	ldi	r25, 0x00	; 0
    2884:	91 83       	std	Z+1, r25	; 0x01
    2886:	80 83       	st	Z, r24
    2888:	fe 01       	movw	r30, r28
    288a:	e9 5a       	subi	r30, 0xA9	; 169
    288c:	ff 4f       	sbci	r31, 0xFF	; 255
    288e:	80 81       	ld	r24, Z
    2890:	91 81       	ldd	r25, Z+1	; 0x01
    2892:	01 97       	sbiw	r24, 0x01	; 1
    2894:	f1 f7       	brne	.-4      	; 0x2892 <LCD_displayCharacter+0x10e>
    2896:	fe 01       	movw	r30, r28
    2898:	e9 5a       	subi	r30, 0xA9	; 169
    289a:	ff 4f       	sbci	r31, 0xFF	; 255
    289c:	91 83       	std	Z+1, r25	; 0x01
    289e:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    28a0:	de 01       	movw	r26, r28
    28a2:	a7 5a       	subi	r26, 0xA7	; 167
    28a4:	bf 4f       	sbci	r27, 0xFF	; 255
    28a6:	fe 01       	movw	r30, r28
    28a8:	e7 5a       	subi	r30, 0xA7	; 167
    28aa:	ff 4f       	sbci	r31, 0xFF	; 255
    28ac:	80 81       	ld	r24, Z
    28ae:	91 81       	ldd	r25, Z+1	; 0x01
    28b0:	01 97       	sbiw	r24, 0x01	; 1
    28b2:	11 96       	adiw	r26, 0x01	; 1
    28b4:	9c 93       	st	X, r25
    28b6:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    28b8:	fe 01       	movw	r30, r28
    28ba:	e7 5a       	subi	r30, 0xA7	; 167
    28bc:	ff 4f       	sbci	r31, 0xFF	; 255
    28be:	80 81       	ld	r24, Z
    28c0:	91 81       	ldd	r25, Z+1	; 0x01
    28c2:	00 97       	sbiw	r24, 0x00	; 0
    28c4:	d1 f6       	brne	.-76     	; 0x287a <LCD_displayCharacter+0xf6>
    28c6:	27 c0       	rjmp	.+78     	; 0x2916 <LCD_displayCharacter+0x192>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    28c8:	8e 01       	movw	r16, r28
    28ca:	07 5a       	subi	r16, 0xA7	; 167
    28cc:	1f 4f       	sbci	r17, 0xFF	; 255
    28ce:	fe 01       	movw	r30, r28
    28d0:	e5 5a       	subi	r30, 0xA5	; 165
    28d2:	ff 4f       	sbci	r31, 0xFF	; 255
    28d4:	60 81       	ld	r22, Z
    28d6:	71 81       	ldd	r23, Z+1	; 0x01
    28d8:	82 81       	ldd	r24, Z+2	; 0x02
    28da:	93 81       	ldd	r25, Z+3	; 0x03
    28dc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    28e0:	dc 01       	movw	r26, r24
    28e2:	cb 01       	movw	r24, r22
    28e4:	f8 01       	movw	r30, r16
    28e6:	91 83       	std	Z+1, r25	; 0x01
    28e8:	80 83       	st	Z, r24
    28ea:	de 01       	movw	r26, r28
    28ec:	ab 5a       	subi	r26, 0xAB	; 171
    28ee:	bf 4f       	sbci	r27, 0xFF	; 255
    28f0:	fe 01       	movw	r30, r28
    28f2:	e7 5a       	subi	r30, 0xA7	; 167
    28f4:	ff 4f       	sbci	r31, 0xFF	; 255
    28f6:	80 81       	ld	r24, Z
    28f8:	91 81       	ldd	r25, Z+1	; 0x01
    28fa:	8d 93       	st	X+, r24
    28fc:	9c 93       	st	X, r25
    28fe:	fe 01       	movw	r30, r28
    2900:	eb 5a       	subi	r30, 0xAB	; 171
    2902:	ff 4f       	sbci	r31, 0xFF	; 255
    2904:	80 81       	ld	r24, Z
    2906:	91 81       	ldd	r25, Z+1	; 0x01
    2908:	01 97       	sbiw	r24, 0x01	; 1
    290a:	f1 f7       	brne	.-4      	; 0x2908 <LCD_displayCharacter+0x184>
    290c:	fe 01       	movw	r30, r28
    290e:	eb 5a       	subi	r30, 0xAB	; 171
    2910:	ff 4f       	sbci	r31, 0xFF	; 255
    2912:	91 83       	std	Z+1, r25	; 0x01
    2914:	80 83       	st	Z, r24
	_delay_ms(1);

	// Set Enable Pin to '1'
	GPIO_writePin(LCD_INIT_PORT, LCD_ENABLE, LOGIC_HIGH);
    2916:	80 e0       	ldi	r24, 0x00	; 0
    2918:	62 e0       	ldi	r22, 0x02	; 2
    291a:	41 e0       	ldi	r20, 0x01	; 1
    291c:	0e 94 7d 08 	call	0x10fa	; 0x10fa <GPIO_writePin>
    2920:	fe 01       	movw	r30, r28
    2922:	ef 5a       	subi	r30, 0xAF	; 175
    2924:	ff 4f       	sbci	r31, 0xFF	; 255
    2926:	80 e0       	ldi	r24, 0x00	; 0
    2928:	90 e0       	ldi	r25, 0x00	; 0
    292a:	a0 e8       	ldi	r26, 0x80	; 128
    292c:	bf e3       	ldi	r27, 0x3F	; 63
    292e:	80 83       	st	Z, r24
    2930:	91 83       	std	Z+1, r25	; 0x01
    2932:	a2 83       	std	Z+2, r26	; 0x02
    2934:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2936:	8e 01       	movw	r16, r28
    2938:	03 5b       	subi	r16, 0xB3	; 179
    293a:	1f 4f       	sbci	r17, 0xFF	; 255
    293c:	fe 01       	movw	r30, r28
    293e:	ef 5a       	subi	r30, 0xAF	; 175
    2940:	ff 4f       	sbci	r31, 0xFF	; 255
    2942:	60 81       	ld	r22, Z
    2944:	71 81       	ldd	r23, Z+1	; 0x01
    2946:	82 81       	ldd	r24, Z+2	; 0x02
    2948:	93 81       	ldd	r25, Z+3	; 0x03
    294a:	20 e0       	ldi	r18, 0x00	; 0
    294c:	30 e0       	ldi	r19, 0x00	; 0
    294e:	4a e7       	ldi	r20, 0x7A	; 122
    2950:	53 e4       	ldi	r21, 0x43	; 67
    2952:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2956:	dc 01       	movw	r26, r24
    2958:	cb 01       	movw	r24, r22
    295a:	f8 01       	movw	r30, r16
    295c:	80 83       	st	Z, r24
    295e:	91 83       	std	Z+1, r25	; 0x01
    2960:	a2 83       	std	Z+2, r26	; 0x02
    2962:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    2964:	fe 01       	movw	r30, r28
    2966:	e3 5b       	subi	r30, 0xB3	; 179
    2968:	ff 4f       	sbci	r31, 0xFF	; 255
    296a:	60 81       	ld	r22, Z
    296c:	71 81       	ldd	r23, Z+1	; 0x01
    296e:	82 81       	ldd	r24, Z+2	; 0x02
    2970:	93 81       	ldd	r25, Z+3	; 0x03
    2972:	20 e0       	ldi	r18, 0x00	; 0
    2974:	30 e0       	ldi	r19, 0x00	; 0
    2976:	40 e8       	ldi	r20, 0x80	; 128
    2978:	5f e3       	ldi	r21, 0x3F	; 63
    297a:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    297e:	88 23       	and	r24, r24
    2980:	44 f4       	brge	.+16     	; 0x2992 <LCD_displayCharacter+0x20e>
		__ticks = 1;
    2982:	fe 01       	movw	r30, r28
    2984:	e5 5b       	subi	r30, 0xB5	; 181
    2986:	ff 4f       	sbci	r31, 0xFF	; 255
    2988:	81 e0       	ldi	r24, 0x01	; 1
    298a:	90 e0       	ldi	r25, 0x00	; 0
    298c:	91 83       	std	Z+1, r25	; 0x01
    298e:	80 83       	st	Z, r24
    2990:	64 c0       	rjmp	.+200    	; 0x2a5a <LCD_displayCharacter+0x2d6>
	else if (__tmp > 65535)
    2992:	fe 01       	movw	r30, r28
    2994:	e3 5b       	subi	r30, 0xB3	; 179
    2996:	ff 4f       	sbci	r31, 0xFF	; 255
    2998:	60 81       	ld	r22, Z
    299a:	71 81       	ldd	r23, Z+1	; 0x01
    299c:	82 81       	ldd	r24, Z+2	; 0x02
    299e:	93 81       	ldd	r25, Z+3	; 0x03
    29a0:	20 e0       	ldi	r18, 0x00	; 0
    29a2:	3f ef       	ldi	r19, 0xFF	; 255
    29a4:	4f e7       	ldi	r20, 0x7F	; 127
    29a6:	57 e4       	ldi	r21, 0x47	; 71
    29a8:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    29ac:	18 16       	cp	r1, r24
    29ae:	0c f0       	brlt	.+2      	; 0x29b2 <LCD_displayCharacter+0x22e>
    29b0:	43 c0       	rjmp	.+134    	; 0x2a38 <LCD_displayCharacter+0x2b4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    29b2:	fe 01       	movw	r30, r28
    29b4:	ef 5a       	subi	r30, 0xAF	; 175
    29b6:	ff 4f       	sbci	r31, 0xFF	; 255
    29b8:	60 81       	ld	r22, Z
    29ba:	71 81       	ldd	r23, Z+1	; 0x01
    29bc:	82 81       	ldd	r24, Z+2	; 0x02
    29be:	93 81       	ldd	r25, Z+3	; 0x03
    29c0:	20 e0       	ldi	r18, 0x00	; 0
    29c2:	30 e0       	ldi	r19, 0x00	; 0
    29c4:	40 e2       	ldi	r20, 0x20	; 32
    29c6:	51 e4       	ldi	r21, 0x41	; 65
    29c8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    29cc:	dc 01       	movw	r26, r24
    29ce:	cb 01       	movw	r24, r22
    29d0:	8e 01       	movw	r16, r28
    29d2:	05 5b       	subi	r16, 0xB5	; 181
    29d4:	1f 4f       	sbci	r17, 0xFF	; 255
    29d6:	bc 01       	movw	r22, r24
    29d8:	cd 01       	movw	r24, r26
    29da:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    29de:	dc 01       	movw	r26, r24
    29e0:	cb 01       	movw	r24, r22
    29e2:	f8 01       	movw	r30, r16
    29e4:	91 83       	std	Z+1, r25	; 0x01
    29e6:	80 83       	st	Z, r24
    29e8:	1f c0       	rjmp	.+62     	; 0x2a28 <LCD_displayCharacter+0x2a4>
    29ea:	fe 01       	movw	r30, r28
    29ec:	e7 5b       	subi	r30, 0xB7	; 183
    29ee:	ff 4f       	sbci	r31, 0xFF	; 255
    29f0:	89 e1       	ldi	r24, 0x19	; 25
    29f2:	90 e0       	ldi	r25, 0x00	; 0
    29f4:	91 83       	std	Z+1, r25	; 0x01
    29f6:	80 83       	st	Z, r24
    29f8:	fe 01       	movw	r30, r28
    29fa:	e7 5b       	subi	r30, 0xB7	; 183
    29fc:	ff 4f       	sbci	r31, 0xFF	; 255
    29fe:	80 81       	ld	r24, Z
    2a00:	91 81       	ldd	r25, Z+1	; 0x01
    2a02:	01 97       	sbiw	r24, 0x01	; 1
    2a04:	f1 f7       	brne	.-4      	; 0x2a02 <LCD_displayCharacter+0x27e>
    2a06:	fe 01       	movw	r30, r28
    2a08:	e7 5b       	subi	r30, 0xB7	; 183
    2a0a:	ff 4f       	sbci	r31, 0xFF	; 255
    2a0c:	91 83       	std	Z+1, r25	; 0x01
    2a0e:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2a10:	de 01       	movw	r26, r28
    2a12:	a5 5b       	subi	r26, 0xB5	; 181
    2a14:	bf 4f       	sbci	r27, 0xFF	; 255
    2a16:	fe 01       	movw	r30, r28
    2a18:	e5 5b       	subi	r30, 0xB5	; 181
    2a1a:	ff 4f       	sbci	r31, 0xFF	; 255
    2a1c:	80 81       	ld	r24, Z
    2a1e:	91 81       	ldd	r25, Z+1	; 0x01
    2a20:	01 97       	sbiw	r24, 0x01	; 1
    2a22:	11 96       	adiw	r26, 0x01	; 1
    2a24:	9c 93       	st	X, r25
    2a26:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2a28:	fe 01       	movw	r30, r28
    2a2a:	e5 5b       	subi	r30, 0xB5	; 181
    2a2c:	ff 4f       	sbci	r31, 0xFF	; 255
    2a2e:	80 81       	ld	r24, Z
    2a30:	91 81       	ldd	r25, Z+1	; 0x01
    2a32:	00 97       	sbiw	r24, 0x00	; 0
    2a34:	d1 f6       	brne	.-76     	; 0x29ea <LCD_displayCharacter+0x266>
    2a36:	27 c0       	rjmp	.+78     	; 0x2a86 <LCD_displayCharacter+0x302>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2a38:	8e 01       	movw	r16, r28
    2a3a:	05 5b       	subi	r16, 0xB5	; 181
    2a3c:	1f 4f       	sbci	r17, 0xFF	; 255
    2a3e:	fe 01       	movw	r30, r28
    2a40:	e3 5b       	subi	r30, 0xB3	; 179
    2a42:	ff 4f       	sbci	r31, 0xFF	; 255
    2a44:	60 81       	ld	r22, Z
    2a46:	71 81       	ldd	r23, Z+1	; 0x01
    2a48:	82 81       	ldd	r24, Z+2	; 0x02
    2a4a:	93 81       	ldd	r25, Z+3	; 0x03
    2a4c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2a50:	dc 01       	movw	r26, r24
    2a52:	cb 01       	movw	r24, r22
    2a54:	f8 01       	movw	r30, r16
    2a56:	91 83       	std	Z+1, r25	; 0x01
    2a58:	80 83       	st	Z, r24
    2a5a:	de 01       	movw	r26, r28
    2a5c:	a9 5b       	subi	r26, 0xB9	; 185
    2a5e:	bf 4f       	sbci	r27, 0xFF	; 255
    2a60:	fe 01       	movw	r30, r28
    2a62:	e5 5b       	subi	r30, 0xB5	; 181
    2a64:	ff 4f       	sbci	r31, 0xFF	; 255
    2a66:	80 81       	ld	r24, Z
    2a68:	91 81       	ldd	r25, Z+1	; 0x01
    2a6a:	8d 93       	st	X+, r24
    2a6c:	9c 93       	st	X, r25
    2a6e:	fe 01       	movw	r30, r28
    2a70:	e9 5b       	subi	r30, 0xB9	; 185
    2a72:	ff 4f       	sbci	r31, 0xFF	; 255
    2a74:	80 81       	ld	r24, Z
    2a76:	91 81       	ldd	r25, Z+1	; 0x01
    2a78:	01 97       	sbiw	r24, 0x01	; 1
    2a7a:	f1 f7       	brne	.-4      	; 0x2a78 <LCD_displayCharacter+0x2f4>
    2a7c:	fe 01       	movw	r30, r28
    2a7e:	e9 5b       	subi	r30, 0xB9	; 185
    2a80:	ff 4f       	sbci	r31, 0xFF	; 255
    2a82:	91 83       	std	Z+1, r25	; 0x01
    2a84:	80 83       	st	Z, r24
	_delay_ms(1);

	// Inserts the data in the assigned PORT to be sent to the LCD
	// Inserts the data in the assigned PORT to be sent to the LCD
	if (LCD_BIT_MODE == 4) {
		GPIO_writePin(LCD_DATA_PORT, (LCD_FOUR_BIT_DATAPIN + 0), GET_BIT( data, 4 ));
    2a86:	fe 01       	movw	r30, r28
    2a88:	ed 59       	subi	r30, 0x9D	; 157
    2a8a:	ff 4f       	sbci	r31, 0xFF	; 255
    2a8c:	80 81       	ld	r24, Z
    2a8e:	82 95       	swap	r24
    2a90:	8f 70       	andi	r24, 0x0F	; 15
    2a92:	98 2f       	mov	r25, r24
    2a94:	91 70       	andi	r25, 0x01	; 1
    2a96:	80 e0       	ldi	r24, 0x00	; 0
    2a98:	63 e0       	ldi	r22, 0x03	; 3
    2a9a:	49 2f       	mov	r20, r25
    2a9c:	0e 94 7d 08 	call	0x10fa	; 0x10fa <GPIO_writePin>
		GPIO_writePin(LCD_DATA_PORT, (LCD_FOUR_BIT_DATAPIN + 1), GET_BIT( data, 5 ));
    2aa0:	fe 01       	movw	r30, r28
    2aa2:	ed 59       	subi	r30, 0x9D	; 157
    2aa4:	ff 4f       	sbci	r31, 0xFF	; 255
    2aa6:	80 81       	ld	r24, Z
    2aa8:	82 95       	swap	r24
    2aaa:	86 95       	lsr	r24
    2aac:	87 70       	andi	r24, 0x07	; 7
    2aae:	98 2f       	mov	r25, r24
    2ab0:	91 70       	andi	r25, 0x01	; 1
    2ab2:	80 e0       	ldi	r24, 0x00	; 0
    2ab4:	64 e0       	ldi	r22, 0x04	; 4
    2ab6:	49 2f       	mov	r20, r25
    2ab8:	0e 94 7d 08 	call	0x10fa	; 0x10fa <GPIO_writePin>
		GPIO_writePin(LCD_DATA_PORT, (LCD_FOUR_BIT_DATAPIN + 2), GET_BIT( data, 6 ));
    2abc:	fe 01       	movw	r30, r28
    2abe:	ed 59       	subi	r30, 0x9D	; 157
    2ac0:	ff 4f       	sbci	r31, 0xFF	; 255
    2ac2:	80 81       	ld	r24, Z
    2ac4:	82 95       	swap	r24
    2ac6:	86 95       	lsr	r24
    2ac8:	86 95       	lsr	r24
    2aca:	83 70       	andi	r24, 0x03	; 3
    2acc:	98 2f       	mov	r25, r24
    2ace:	91 70       	andi	r25, 0x01	; 1
    2ad0:	80 e0       	ldi	r24, 0x00	; 0
    2ad2:	65 e0       	ldi	r22, 0x05	; 5
    2ad4:	49 2f       	mov	r20, r25
    2ad6:	0e 94 7d 08 	call	0x10fa	; 0x10fa <GPIO_writePin>
		GPIO_writePin(LCD_DATA_PORT, (LCD_FOUR_BIT_DATAPIN + 3), GET_BIT( data, 7 ));
    2ada:	fe 01       	movw	r30, r28
    2adc:	ed 59       	subi	r30, 0x9D	; 157
    2ade:	ff 4f       	sbci	r31, 0xFF	; 255
    2ae0:	80 81       	ld	r24, Z
    2ae2:	98 2f       	mov	r25, r24
    2ae4:	99 1f       	adc	r25, r25
    2ae6:	99 27       	eor	r25, r25
    2ae8:	99 1f       	adc	r25, r25
    2aea:	80 e0       	ldi	r24, 0x00	; 0
    2aec:	66 e0       	ldi	r22, 0x06	; 6
    2aee:	49 2f       	mov	r20, r25
    2af0:	0e 94 7d 08 	call	0x10fa	; 0x10fa <GPIO_writePin>
    2af4:	fe 01       	movw	r30, r28
    2af6:	ed 5b       	subi	r30, 0xBD	; 189
    2af8:	ff 4f       	sbci	r31, 0xFF	; 255
    2afa:	80 e0       	ldi	r24, 0x00	; 0
    2afc:	90 e0       	ldi	r25, 0x00	; 0
    2afe:	a0 e8       	ldi	r26, 0x80	; 128
    2b00:	bf e3       	ldi	r27, 0x3F	; 63
    2b02:	80 83       	st	Z, r24
    2b04:	91 83       	std	Z+1, r25	; 0x01
    2b06:	a2 83       	std	Z+2, r26	; 0x02
    2b08:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2b0a:	8e 01       	movw	r16, r28
    2b0c:	01 5c       	subi	r16, 0xC1	; 193
    2b0e:	1f 4f       	sbci	r17, 0xFF	; 255
    2b10:	fe 01       	movw	r30, r28
    2b12:	ed 5b       	subi	r30, 0xBD	; 189
    2b14:	ff 4f       	sbci	r31, 0xFF	; 255
    2b16:	60 81       	ld	r22, Z
    2b18:	71 81       	ldd	r23, Z+1	; 0x01
    2b1a:	82 81       	ldd	r24, Z+2	; 0x02
    2b1c:	93 81       	ldd	r25, Z+3	; 0x03
    2b1e:	20 e0       	ldi	r18, 0x00	; 0
    2b20:	30 e0       	ldi	r19, 0x00	; 0
    2b22:	4a e7       	ldi	r20, 0x7A	; 122
    2b24:	53 e4       	ldi	r21, 0x43	; 67
    2b26:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2b2a:	dc 01       	movw	r26, r24
    2b2c:	cb 01       	movw	r24, r22
    2b2e:	f8 01       	movw	r30, r16
    2b30:	80 83       	st	Z, r24
    2b32:	91 83       	std	Z+1, r25	; 0x01
    2b34:	a2 83       	std	Z+2, r26	; 0x02
    2b36:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    2b38:	fe 01       	movw	r30, r28
    2b3a:	ff 96       	adiw	r30, 0x3f	; 63
    2b3c:	60 81       	ld	r22, Z
    2b3e:	71 81       	ldd	r23, Z+1	; 0x01
    2b40:	82 81       	ldd	r24, Z+2	; 0x02
    2b42:	93 81       	ldd	r25, Z+3	; 0x03
    2b44:	20 e0       	ldi	r18, 0x00	; 0
    2b46:	30 e0       	ldi	r19, 0x00	; 0
    2b48:	40 e8       	ldi	r20, 0x80	; 128
    2b4a:	5f e3       	ldi	r21, 0x3F	; 63
    2b4c:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2b50:	88 23       	and	r24, r24
    2b52:	2c f4       	brge	.+10     	; 0x2b5e <LCD_displayCharacter+0x3da>
		__ticks = 1;
    2b54:	81 e0       	ldi	r24, 0x01	; 1
    2b56:	90 e0       	ldi	r25, 0x00	; 0
    2b58:	9e af       	std	Y+62, r25	; 0x3e
    2b5a:	8d af       	std	Y+61, r24	; 0x3d
    2b5c:	46 c0       	rjmp	.+140    	; 0x2bea <LCD_displayCharacter+0x466>
	else if (__tmp > 65535)
    2b5e:	fe 01       	movw	r30, r28
    2b60:	ff 96       	adiw	r30, 0x3f	; 63
    2b62:	60 81       	ld	r22, Z
    2b64:	71 81       	ldd	r23, Z+1	; 0x01
    2b66:	82 81       	ldd	r24, Z+2	; 0x02
    2b68:	93 81       	ldd	r25, Z+3	; 0x03
    2b6a:	20 e0       	ldi	r18, 0x00	; 0
    2b6c:	3f ef       	ldi	r19, 0xFF	; 255
    2b6e:	4f e7       	ldi	r20, 0x7F	; 127
    2b70:	57 e4       	ldi	r21, 0x47	; 71
    2b72:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2b76:	18 16       	cp	r1, r24
    2b78:	64 f5       	brge	.+88     	; 0x2bd2 <LCD_displayCharacter+0x44e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2b7a:	fe 01       	movw	r30, r28
    2b7c:	ed 5b       	subi	r30, 0xBD	; 189
    2b7e:	ff 4f       	sbci	r31, 0xFF	; 255
    2b80:	60 81       	ld	r22, Z
    2b82:	71 81       	ldd	r23, Z+1	; 0x01
    2b84:	82 81       	ldd	r24, Z+2	; 0x02
    2b86:	93 81       	ldd	r25, Z+3	; 0x03
    2b88:	20 e0       	ldi	r18, 0x00	; 0
    2b8a:	30 e0       	ldi	r19, 0x00	; 0
    2b8c:	40 e2       	ldi	r20, 0x20	; 32
    2b8e:	51 e4       	ldi	r21, 0x41	; 65
    2b90:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2b94:	dc 01       	movw	r26, r24
    2b96:	cb 01       	movw	r24, r22
    2b98:	bc 01       	movw	r22, r24
    2b9a:	cd 01       	movw	r24, r26
    2b9c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2ba0:	dc 01       	movw	r26, r24
    2ba2:	cb 01       	movw	r24, r22
    2ba4:	9e af       	std	Y+62, r25	; 0x3e
    2ba6:	8d af       	std	Y+61, r24	; 0x3d
    2ba8:	0f c0       	rjmp	.+30     	; 0x2bc8 <LCD_displayCharacter+0x444>
    2baa:	89 e1       	ldi	r24, 0x19	; 25
    2bac:	90 e0       	ldi	r25, 0x00	; 0
    2bae:	9c af       	std	Y+60, r25	; 0x3c
    2bb0:	8b af       	std	Y+59, r24	; 0x3b
    2bb2:	8b ad       	ldd	r24, Y+59	; 0x3b
    2bb4:	9c ad       	ldd	r25, Y+60	; 0x3c
    2bb6:	01 97       	sbiw	r24, 0x01	; 1
    2bb8:	f1 f7       	brne	.-4      	; 0x2bb6 <LCD_displayCharacter+0x432>
    2bba:	9c af       	std	Y+60, r25	; 0x3c
    2bbc:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2bbe:	8d ad       	ldd	r24, Y+61	; 0x3d
    2bc0:	9e ad       	ldd	r25, Y+62	; 0x3e
    2bc2:	01 97       	sbiw	r24, 0x01	; 1
    2bc4:	9e af       	std	Y+62, r25	; 0x3e
    2bc6:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2bc8:	8d ad       	ldd	r24, Y+61	; 0x3d
    2bca:	9e ad       	ldd	r25, Y+62	; 0x3e
    2bcc:	00 97       	sbiw	r24, 0x00	; 0
    2bce:	69 f7       	brne	.-38     	; 0x2baa <LCD_displayCharacter+0x426>
    2bd0:	16 c0       	rjmp	.+44     	; 0x2bfe <LCD_displayCharacter+0x47a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2bd2:	fe 01       	movw	r30, r28
    2bd4:	ff 96       	adiw	r30, 0x3f	; 63
    2bd6:	60 81       	ld	r22, Z
    2bd8:	71 81       	ldd	r23, Z+1	; 0x01
    2bda:	82 81       	ldd	r24, Z+2	; 0x02
    2bdc:	93 81       	ldd	r25, Z+3	; 0x03
    2bde:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2be2:	dc 01       	movw	r26, r24
    2be4:	cb 01       	movw	r24, r22
    2be6:	9e af       	std	Y+62, r25	; 0x3e
    2be8:	8d af       	std	Y+61, r24	; 0x3d
    2bea:	8d ad       	ldd	r24, Y+61	; 0x3d
    2bec:	9e ad       	ldd	r25, Y+62	; 0x3e
    2bee:	9a af       	std	Y+58, r25	; 0x3a
    2bf0:	89 af       	std	Y+57, r24	; 0x39
    2bf2:	89 ad       	ldd	r24, Y+57	; 0x39
    2bf4:	9a ad       	ldd	r25, Y+58	; 0x3a
    2bf6:	01 97       	sbiw	r24, 0x01	; 1
    2bf8:	f1 f7       	brne	.-4      	; 0x2bf6 <LCD_displayCharacter+0x472>
    2bfa:	9a af       	std	Y+58, r25	; 0x3a
    2bfc:	89 af       	std	Y+57, r24	; 0x39
		_delay_ms(1);

		// Clear Enable Pin to '0'
		GPIO_writePin(LCD_INIT_PORT, LCD_ENABLE, LOGIC_LOW);
    2bfe:	80 e0       	ldi	r24, 0x00	; 0
    2c00:	62 e0       	ldi	r22, 0x02	; 2
    2c02:	40 e0       	ldi	r20, 0x00	; 0
    2c04:	0e 94 7d 08 	call	0x10fa	; 0x10fa <GPIO_writePin>
    2c08:	80 e0       	ldi	r24, 0x00	; 0
    2c0a:	90 e0       	ldi	r25, 0x00	; 0
    2c0c:	a0 e8       	ldi	r26, 0x80	; 128
    2c0e:	bf e3       	ldi	r27, 0x3F	; 63
    2c10:	8d ab       	std	Y+53, r24	; 0x35
    2c12:	9e ab       	std	Y+54, r25	; 0x36
    2c14:	af ab       	std	Y+55, r26	; 0x37
    2c16:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2c18:	6d a9       	ldd	r22, Y+53	; 0x35
    2c1a:	7e a9       	ldd	r23, Y+54	; 0x36
    2c1c:	8f a9       	ldd	r24, Y+55	; 0x37
    2c1e:	98 ad       	ldd	r25, Y+56	; 0x38
    2c20:	20 e0       	ldi	r18, 0x00	; 0
    2c22:	30 e0       	ldi	r19, 0x00	; 0
    2c24:	4a e7       	ldi	r20, 0x7A	; 122
    2c26:	53 e4       	ldi	r21, 0x43	; 67
    2c28:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2c2c:	dc 01       	movw	r26, r24
    2c2e:	cb 01       	movw	r24, r22
    2c30:	89 ab       	std	Y+49, r24	; 0x31
    2c32:	9a ab       	std	Y+50, r25	; 0x32
    2c34:	ab ab       	std	Y+51, r26	; 0x33
    2c36:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    2c38:	69 a9       	ldd	r22, Y+49	; 0x31
    2c3a:	7a a9       	ldd	r23, Y+50	; 0x32
    2c3c:	8b a9       	ldd	r24, Y+51	; 0x33
    2c3e:	9c a9       	ldd	r25, Y+52	; 0x34
    2c40:	20 e0       	ldi	r18, 0x00	; 0
    2c42:	30 e0       	ldi	r19, 0x00	; 0
    2c44:	40 e8       	ldi	r20, 0x80	; 128
    2c46:	5f e3       	ldi	r21, 0x3F	; 63
    2c48:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2c4c:	88 23       	and	r24, r24
    2c4e:	2c f4       	brge	.+10     	; 0x2c5a <LCD_displayCharacter+0x4d6>
		__ticks = 1;
    2c50:	81 e0       	ldi	r24, 0x01	; 1
    2c52:	90 e0       	ldi	r25, 0x00	; 0
    2c54:	98 ab       	std	Y+48, r25	; 0x30
    2c56:	8f a7       	std	Y+47, r24	; 0x2f
    2c58:	3f c0       	rjmp	.+126    	; 0x2cd8 <LCD_displayCharacter+0x554>
	else if (__tmp > 65535)
    2c5a:	69 a9       	ldd	r22, Y+49	; 0x31
    2c5c:	7a a9       	ldd	r23, Y+50	; 0x32
    2c5e:	8b a9       	ldd	r24, Y+51	; 0x33
    2c60:	9c a9       	ldd	r25, Y+52	; 0x34
    2c62:	20 e0       	ldi	r18, 0x00	; 0
    2c64:	3f ef       	ldi	r19, 0xFF	; 255
    2c66:	4f e7       	ldi	r20, 0x7F	; 127
    2c68:	57 e4       	ldi	r21, 0x47	; 71
    2c6a:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2c6e:	18 16       	cp	r1, r24
    2c70:	4c f5       	brge	.+82     	; 0x2cc4 <LCD_displayCharacter+0x540>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2c72:	6d a9       	ldd	r22, Y+53	; 0x35
    2c74:	7e a9       	ldd	r23, Y+54	; 0x36
    2c76:	8f a9       	ldd	r24, Y+55	; 0x37
    2c78:	98 ad       	ldd	r25, Y+56	; 0x38
    2c7a:	20 e0       	ldi	r18, 0x00	; 0
    2c7c:	30 e0       	ldi	r19, 0x00	; 0
    2c7e:	40 e2       	ldi	r20, 0x20	; 32
    2c80:	51 e4       	ldi	r21, 0x41	; 65
    2c82:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2c86:	dc 01       	movw	r26, r24
    2c88:	cb 01       	movw	r24, r22
    2c8a:	bc 01       	movw	r22, r24
    2c8c:	cd 01       	movw	r24, r26
    2c8e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2c92:	dc 01       	movw	r26, r24
    2c94:	cb 01       	movw	r24, r22
    2c96:	98 ab       	std	Y+48, r25	; 0x30
    2c98:	8f a7       	std	Y+47, r24	; 0x2f
    2c9a:	0f c0       	rjmp	.+30     	; 0x2cba <LCD_displayCharacter+0x536>
    2c9c:	89 e1       	ldi	r24, 0x19	; 25
    2c9e:	90 e0       	ldi	r25, 0x00	; 0
    2ca0:	9e a7       	std	Y+46, r25	; 0x2e
    2ca2:	8d a7       	std	Y+45, r24	; 0x2d
    2ca4:	8d a5       	ldd	r24, Y+45	; 0x2d
    2ca6:	9e a5       	ldd	r25, Y+46	; 0x2e
    2ca8:	01 97       	sbiw	r24, 0x01	; 1
    2caa:	f1 f7       	brne	.-4      	; 0x2ca8 <LCD_displayCharacter+0x524>
    2cac:	9e a7       	std	Y+46, r25	; 0x2e
    2cae:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2cb0:	8f a5       	ldd	r24, Y+47	; 0x2f
    2cb2:	98 a9       	ldd	r25, Y+48	; 0x30
    2cb4:	01 97       	sbiw	r24, 0x01	; 1
    2cb6:	98 ab       	std	Y+48, r25	; 0x30
    2cb8:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2cba:	8f a5       	ldd	r24, Y+47	; 0x2f
    2cbc:	98 a9       	ldd	r25, Y+48	; 0x30
    2cbe:	00 97       	sbiw	r24, 0x00	; 0
    2cc0:	69 f7       	brne	.-38     	; 0x2c9c <LCD_displayCharacter+0x518>
    2cc2:	14 c0       	rjmp	.+40     	; 0x2cec <LCD_displayCharacter+0x568>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2cc4:	69 a9       	ldd	r22, Y+49	; 0x31
    2cc6:	7a a9       	ldd	r23, Y+50	; 0x32
    2cc8:	8b a9       	ldd	r24, Y+51	; 0x33
    2cca:	9c a9       	ldd	r25, Y+52	; 0x34
    2ccc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2cd0:	dc 01       	movw	r26, r24
    2cd2:	cb 01       	movw	r24, r22
    2cd4:	98 ab       	std	Y+48, r25	; 0x30
    2cd6:	8f a7       	std	Y+47, r24	; 0x2f
    2cd8:	8f a5       	ldd	r24, Y+47	; 0x2f
    2cda:	98 a9       	ldd	r25, Y+48	; 0x30
    2cdc:	9c a7       	std	Y+44, r25	; 0x2c
    2cde:	8b a7       	std	Y+43, r24	; 0x2b
    2ce0:	8b a5       	ldd	r24, Y+43	; 0x2b
    2ce2:	9c a5       	ldd	r25, Y+44	; 0x2c
    2ce4:	01 97       	sbiw	r24, 0x01	; 1
    2ce6:	f1 f7       	brne	.-4      	; 0x2ce4 <LCD_displayCharacter+0x560>
    2ce8:	9c a7       	std	Y+44, r25	; 0x2c
    2cea:	8b a7       	std	Y+43, r24	; 0x2b
		_delay_ms(1); /* delay for processing Th = 13ns */

		// Set Enable Pin to '1'
		GPIO_writePin(LCD_INIT_PORT, LCD_ENABLE, LOGIC_HIGH);
    2cec:	80 e0       	ldi	r24, 0x00	; 0
    2cee:	62 e0       	ldi	r22, 0x02	; 2
    2cf0:	41 e0       	ldi	r20, 0x01	; 1
    2cf2:	0e 94 7d 08 	call	0x10fa	; 0x10fa <GPIO_writePin>
    2cf6:	80 e0       	ldi	r24, 0x00	; 0
    2cf8:	90 e0       	ldi	r25, 0x00	; 0
    2cfa:	a0 e8       	ldi	r26, 0x80	; 128
    2cfc:	bf e3       	ldi	r27, 0x3F	; 63
    2cfe:	8f a3       	std	Y+39, r24	; 0x27
    2d00:	98 a7       	std	Y+40, r25	; 0x28
    2d02:	a9 a7       	std	Y+41, r26	; 0x29
    2d04:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2d06:	6f a1       	ldd	r22, Y+39	; 0x27
    2d08:	78 a5       	ldd	r23, Y+40	; 0x28
    2d0a:	89 a5       	ldd	r24, Y+41	; 0x29
    2d0c:	9a a5       	ldd	r25, Y+42	; 0x2a
    2d0e:	20 e0       	ldi	r18, 0x00	; 0
    2d10:	30 e0       	ldi	r19, 0x00	; 0
    2d12:	4a e7       	ldi	r20, 0x7A	; 122
    2d14:	53 e4       	ldi	r21, 0x43	; 67
    2d16:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2d1a:	dc 01       	movw	r26, r24
    2d1c:	cb 01       	movw	r24, r22
    2d1e:	8b a3       	std	Y+35, r24	; 0x23
    2d20:	9c a3       	std	Y+36, r25	; 0x24
    2d22:	ad a3       	std	Y+37, r26	; 0x25
    2d24:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    2d26:	6b a1       	ldd	r22, Y+35	; 0x23
    2d28:	7c a1       	ldd	r23, Y+36	; 0x24
    2d2a:	8d a1       	ldd	r24, Y+37	; 0x25
    2d2c:	9e a1       	ldd	r25, Y+38	; 0x26
    2d2e:	20 e0       	ldi	r18, 0x00	; 0
    2d30:	30 e0       	ldi	r19, 0x00	; 0
    2d32:	40 e8       	ldi	r20, 0x80	; 128
    2d34:	5f e3       	ldi	r21, 0x3F	; 63
    2d36:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2d3a:	88 23       	and	r24, r24
    2d3c:	2c f4       	brge	.+10     	; 0x2d48 <LCD_displayCharacter+0x5c4>
		__ticks = 1;
    2d3e:	81 e0       	ldi	r24, 0x01	; 1
    2d40:	90 e0       	ldi	r25, 0x00	; 0
    2d42:	9a a3       	std	Y+34, r25	; 0x22
    2d44:	89 a3       	std	Y+33, r24	; 0x21
    2d46:	3f c0       	rjmp	.+126    	; 0x2dc6 <LCD_displayCharacter+0x642>
	else if (__tmp > 65535)
    2d48:	6b a1       	ldd	r22, Y+35	; 0x23
    2d4a:	7c a1       	ldd	r23, Y+36	; 0x24
    2d4c:	8d a1       	ldd	r24, Y+37	; 0x25
    2d4e:	9e a1       	ldd	r25, Y+38	; 0x26
    2d50:	20 e0       	ldi	r18, 0x00	; 0
    2d52:	3f ef       	ldi	r19, 0xFF	; 255
    2d54:	4f e7       	ldi	r20, 0x7F	; 127
    2d56:	57 e4       	ldi	r21, 0x47	; 71
    2d58:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2d5c:	18 16       	cp	r1, r24
    2d5e:	4c f5       	brge	.+82     	; 0x2db2 <LCD_displayCharacter+0x62e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2d60:	6f a1       	ldd	r22, Y+39	; 0x27
    2d62:	78 a5       	ldd	r23, Y+40	; 0x28
    2d64:	89 a5       	ldd	r24, Y+41	; 0x29
    2d66:	9a a5       	ldd	r25, Y+42	; 0x2a
    2d68:	20 e0       	ldi	r18, 0x00	; 0
    2d6a:	30 e0       	ldi	r19, 0x00	; 0
    2d6c:	40 e2       	ldi	r20, 0x20	; 32
    2d6e:	51 e4       	ldi	r21, 0x41	; 65
    2d70:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2d74:	dc 01       	movw	r26, r24
    2d76:	cb 01       	movw	r24, r22
    2d78:	bc 01       	movw	r22, r24
    2d7a:	cd 01       	movw	r24, r26
    2d7c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2d80:	dc 01       	movw	r26, r24
    2d82:	cb 01       	movw	r24, r22
    2d84:	9a a3       	std	Y+34, r25	; 0x22
    2d86:	89 a3       	std	Y+33, r24	; 0x21
    2d88:	0f c0       	rjmp	.+30     	; 0x2da8 <LCD_displayCharacter+0x624>
    2d8a:	89 e1       	ldi	r24, 0x19	; 25
    2d8c:	90 e0       	ldi	r25, 0x00	; 0
    2d8e:	98 a3       	std	Y+32, r25	; 0x20
    2d90:	8f 8f       	std	Y+31, r24	; 0x1f
    2d92:	8f 8d       	ldd	r24, Y+31	; 0x1f
    2d94:	98 a1       	ldd	r25, Y+32	; 0x20
    2d96:	01 97       	sbiw	r24, 0x01	; 1
    2d98:	f1 f7       	brne	.-4      	; 0x2d96 <LCD_displayCharacter+0x612>
    2d9a:	98 a3       	std	Y+32, r25	; 0x20
    2d9c:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2d9e:	89 a1       	ldd	r24, Y+33	; 0x21
    2da0:	9a a1       	ldd	r25, Y+34	; 0x22
    2da2:	01 97       	sbiw	r24, 0x01	; 1
    2da4:	9a a3       	std	Y+34, r25	; 0x22
    2da6:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2da8:	89 a1       	ldd	r24, Y+33	; 0x21
    2daa:	9a a1       	ldd	r25, Y+34	; 0x22
    2dac:	00 97       	sbiw	r24, 0x00	; 0
    2dae:	69 f7       	brne	.-38     	; 0x2d8a <LCD_displayCharacter+0x606>
    2db0:	14 c0       	rjmp	.+40     	; 0x2dda <LCD_displayCharacter+0x656>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2db2:	6b a1       	ldd	r22, Y+35	; 0x23
    2db4:	7c a1       	ldd	r23, Y+36	; 0x24
    2db6:	8d a1       	ldd	r24, Y+37	; 0x25
    2db8:	9e a1       	ldd	r25, Y+38	; 0x26
    2dba:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2dbe:	dc 01       	movw	r26, r24
    2dc0:	cb 01       	movw	r24, r22
    2dc2:	9a a3       	std	Y+34, r25	; 0x22
    2dc4:	89 a3       	std	Y+33, r24	; 0x21
    2dc6:	89 a1       	ldd	r24, Y+33	; 0x21
    2dc8:	9a a1       	ldd	r25, Y+34	; 0x22
    2dca:	9e 8f       	std	Y+30, r25	; 0x1e
    2dcc:	8d 8f       	std	Y+29, r24	; 0x1d
    2dce:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2dd0:	9e 8d       	ldd	r25, Y+30	; 0x1e
    2dd2:	01 97       	sbiw	r24, 0x01	; 1
    2dd4:	f1 f7       	brne	.-4      	; 0x2dd2 <LCD_displayCharacter+0x64e>
    2dd6:	9e 8f       	std	Y+30, r25	; 0x1e
    2dd8:	8d 8f       	std	Y+29, r24	; 0x1d
		_delay_ms(1); /* delay for processing Tpw - Tdws = 190ns */

		GPIO_writePin(LCD_DATA_PORT, (LCD_FOUR_BIT_DATAPIN + 0), GET_BIT( data, 0 ));
    2dda:	fe 01       	movw	r30, r28
    2ddc:	ed 59       	subi	r30, 0x9D	; 157
    2dde:	ff 4f       	sbci	r31, 0xFF	; 255
    2de0:	80 81       	ld	r24, Z
    2de2:	98 2f       	mov	r25, r24
    2de4:	91 70       	andi	r25, 0x01	; 1
    2de6:	80 e0       	ldi	r24, 0x00	; 0
    2de8:	63 e0       	ldi	r22, 0x03	; 3
    2dea:	49 2f       	mov	r20, r25
    2dec:	0e 94 7d 08 	call	0x10fa	; 0x10fa <GPIO_writePin>
		GPIO_writePin(LCD_DATA_PORT, (LCD_FOUR_BIT_DATAPIN + 1), GET_BIT( data, 1 ));
    2df0:	fe 01       	movw	r30, r28
    2df2:	ed 59       	subi	r30, 0x9D	; 157
    2df4:	ff 4f       	sbci	r31, 0xFF	; 255
    2df6:	80 81       	ld	r24, Z
    2df8:	86 95       	lsr	r24
    2dfa:	98 2f       	mov	r25, r24
    2dfc:	91 70       	andi	r25, 0x01	; 1
    2dfe:	80 e0       	ldi	r24, 0x00	; 0
    2e00:	64 e0       	ldi	r22, 0x04	; 4
    2e02:	49 2f       	mov	r20, r25
    2e04:	0e 94 7d 08 	call	0x10fa	; 0x10fa <GPIO_writePin>
		GPIO_writePin(LCD_DATA_PORT, (LCD_FOUR_BIT_DATAPIN + 2), GET_BIT( data, 2 ));
    2e08:	fe 01       	movw	r30, r28
    2e0a:	ed 59       	subi	r30, 0x9D	; 157
    2e0c:	ff 4f       	sbci	r31, 0xFF	; 255
    2e0e:	80 81       	ld	r24, Z
    2e10:	86 95       	lsr	r24
    2e12:	86 95       	lsr	r24
    2e14:	98 2f       	mov	r25, r24
    2e16:	91 70       	andi	r25, 0x01	; 1
    2e18:	80 e0       	ldi	r24, 0x00	; 0
    2e1a:	65 e0       	ldi	r22, 0x05	; 5
    2e1c:	49 2f       	mov	r20, r25
    2e1e:	0e 94 7d 08 	call	0x10fa	; 0x10fa <GPIO_writePin>
		GPIO_writePin(LCD_DATA_PORT, (LCD_FOUR_BIT_DATAPIN + 3), GET_BIT( data, 3 ));
    2e22:	fe 01       	movw	r30, r28
    2e24:	ed 59       	subi	r30, 0x9D	; 157
    2e26:	ff 4f       	sbci	r31, 0xFF	; 255
    2e28:	80 81       	ld	r24, Z
    2e2a:	86 95       	lsr	r24
    2e2c:	86 95       	lsr	r24
    2e2e:	86 95       	lsr	r24
    2e30:	98 2f       	mov	r25, r24
    2e32:	91 70       	andi	r25, 0x01	; 1
    2e34:	80 e0       	ldi	r24, 0x00	; 0
    2e36:	66 e0       	ldi	r22, 0x06	; 6
    2e38:	49 2f       	mov	r20, r25
    2e3a:	0e 94 7d 08 	call	0x10fa	; 0x10fa <GPIO_writePin>
    2e3e:	80 e0       	ldi	r24, 0x00	; 0
    2e40:	90 e0       	ldi	r25, 0x00	; 0
    2e42:	a0 e8       	ldi	r26, 0x80	; 128
    2e44:	bf e3       	ldi	r27, 0x3F	; 63
    2e46:	89 8f       	std	Y+25, r24	; 0x19
    2e48:	9a 8f       	std	Y+26, r25	; 0x1a
    2e4a:	ab 8f       	std	Y+27, r26	; 0x1b
    2e4c:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2e4e:	69 8d       	ldd	r22, Y+25	; 0x19
    2e50:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2e52:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2e54:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2e56:	20 e0       	ldi	r18, 0x00	; 0
    2e58:	30 e0       	ldi	r19, 0x00	; 0
    2e5a:	4a e7       	ldi	r20, 0x7A	; 122
    2e5c:	53 e4       	ldi	r21, 0x43	; 67
    2e5e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2e62:	dc 01       	movw	r26, r24
    2e64:	cb 01       	movw	r24, r22
    2e66:	8d 8b       	std	Y+21, r24	; 0x15
    2e68:	9e 8b       	std	Y+22, r25	; 0x16
    2e6a:	af 8b       	std	Y+23, r26	; 0x17
    2e6c:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    2e6e:	6d 89       	ldd	r22, Y+21	; 0x15
    2e70:	7e 89       	ldd	r23, Y+22	; 0x16
    2e72:	8f 89       	ldd	r24, Y+23	; 0x17
    2e74:	98 8d       	ldd	r25, Y+24	; 0x18
    2e76:	20 e0       	ldi	r18, 0x00	; 0
    2e78:	30 e0       	ldi	r19, 0x00	; 0
    2e7a:	40 e8       	ldi	r20, 0x80	; 128
    2e7c:	5f e3       	ldi	r21, 0x3F	; 63
    2e7e:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2e82:	88 23       	and	r24, r24
    2e84:	2c f4       	brge	.+10     	; 0x2e90 <LCD_displayCharacter+0x70c>
		__ticks = 1;
    2e86:	81 e0       	ldi	r24, 0x01	; 1
    2e88:	90 e0       	ldi	r25, 0x00	; 0
    2e8a:	9c 8b       	std	Y+20, r25	; 0x14
    2e8c:	8b 8b       	std	Y+19, r24	; 0x13
    2e8e:	3f c0       	rjmp	.+126    	; 0x2f0e <LCD_displayCharacter+0x78a>
	else if (__tmp > 65535)
    2e90:	6d 89       	ldd	r22, Y+21	; 0x15
    2e92:	7e 89       	ldd	r23, Y+22	; 0x16
    2e94:	8f 89       	ldd	r24, Y+23	; 0x17
    2e96:	98 8d       	ldd	r25, Y+24	; 0x18
    2e98:	20 e0       	ldi	r18, 0x00	; 0
    2e9a:	3f ef       	ldi	r19, 0xFF	; 255
    2e9c:	4f e7       	ldi	r20, 0x7F	; 127
    2e9e:	57 e4       	ldi	r21, 0x47	; 71
    2ea0:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2ea4:	18 16       	cp	r1, r24
    2ea6:	4c f5       	brge	.+82     	; 0x2efa <LCD_displayCharacter+0x776>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2ea8:	69 8d       	ldd	r22, Y+25	; 0x19
    2eaa:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2eac:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2eae:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2eb0:	20 e0       	ldi	r18, 0x00	; 0
    2eb2:	30 e0       	ldi	r19, 0x00	; 0
    2eb4:	40 e2       	ldi	r20, 0x20	; 32
    2eb6:	51 e4       	ldi	r21, 0x41	; 65
    2eb8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2ebc:	dc 01       	movw	r26, r24
    2ebe:	cb 01       	movw	r24, r22
    2ec0:	bc 01       	movw	r22, r24
    2ec2:	cd 01       	movw	r24, r26
    2ec4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2ec8:	dc 01       	movw	r26, r24
    2eca:	cb 01       	movw	r24, r22
    2ecc:	9c 8b       	std	Y+20, r25	; 0x14
    2ece:	8b 8b       	std	Y+19, r24	; 0x13
    2ed0:	0f c0       	rjmp	.+30     	; 0x2ef0 <LCD_displayCharacter+0x76c>
    2ed2:	89 e1       	ldi	r24, 0x19	; 25
    2ed4:	90 e0       	ldi	r25, 0x00	; 0
    2ed6:	9a 8b       	std	Y+18, r25	; 0x12
    2ed8:	89 8b       	std	Y+17, r24	; 0x11
    2eda:	89 89       	ldd	r24, Y+17	; 0x11
    2edc:	9a 89       	ldd	r25, Y+18	; 0x12
    2ede:	01 97       	sbiw	r24, 0x01	; 1
    2ee0:	f1 f7       	brne	.-4      	; 0x2ede <LCD_displayCharacter+0x75a>
    2ee2:	9a 8b       	std	Y+18, r25	; 0x12
    2ee4:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2ee6:	8b 89       	ldd	r24, Y+19	; 0x13
    2ee8:	9c 89       	ldd	r25, Y+20	; 0x14
    2eea:	01 97       	sbiw	r24, 0x01	; 1
    2eec:	9c 8b       	std	Y+20, r25	; 0x14
    2eee:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2ef0:	8b 89       	ldd	r24, Y+19	; 0x13
    2ef2:	9c 89       	ldd	r25, Y+20	; 0x14
    2ef4:	00 97       	sbiw	r24, 0x00	; 0
    2ef6:	69 f7       	brne	.-38     	; 0x2ed2 <LCD_displayCharacter+0x74e>
    2ef8:	14 c0       	rjmp	.+40     	; 0x2f22 <LCD_displayCharacter+0x79e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2efa:	6d 89       	ldd	r22, Y+21	; 0x15
    2efc:	7e 89       	ldd	r23, Y+22	; 0x16
    2efe:	8f 89       	ldd	r24, Y+23	; 0x17
    2f00:	98 8d       	ldd	r25, Y+24	; 0x18
    2f02:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2f06:	dc 01       	movw	r26, r24
    2f08:	cb 01       	movw	r24, r22
    2f0a:	9c 8b       	std	Y+20, r25	; 0x14
    2f0c:	8b 8b       	std	Y+19, r24	; 0x13
    2f0e:	8b 89       	ldd	r24, Y+19	; 0x13
    2f10:	9c 89       	ldd	r25, Y+20	; 0x14
    2f12:	98 8b       	std	Y+16, r25	; 0x10
    2f14:	8f 87       	std	Y+15, r24	; 0x0f
    2f16:	8f 85       	ldd	r24, Y+15	; 0x0f
    2f18:	98 89       	ldd	r25, Y+16	; 0x10
    2f1a:	01 97       	sbiw	r24, 0x01	; 1
    2f1c:	f1 f7       	brne	.-4      	; 0x2f1a <LCD_displayCharacter+0x796>
    2f1e:	98 8b       	std	Y+16, r25	; 0x10
    2f20:	8f 87       	std	Y+15, r24	; 0x0f
		_delay_ms(1); /* delay for processing Tdsw = 100ns */

		// Clear Enable Pin to '0'
		GPIO_writePin(LCD_INIT_PORT, LCD_ENABLE, LOGIC_LOW);
    2f22:	80 e0       	ldi	r24, 0x00	; 0
    2f24:	62 e0       	ldi	r22, 0x02	; 2
    2f26:	40 e0       	ldi	r20, 0x00	; 0
    2f28:	0e 94 7d 08 	call	0x10fa	; 0x10fa <GPIO_writePin>
    2f2c:	80 e0       	ldi	r24, 0x00	; 0
    2f2e:	90 e0       	ldi	r25, 0x00	; 0
    2f30:	a0 e8       	ldi	r26, 0x80	; 128
    2f32:	bf e3       	ldi	r27, 0x3F	; 63
    2f34:	8b 87       	std	Y+11, r24	; 0x0b
    2f36:	9c 87       	std	Y+12, r25	; 0x0c
    2f38:	ad 87       	std	Y+13, r26	; 0x0d
    2f3a:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2f3c:	6b 85       	ldd	r22, Y+11	; 0x0b
    2f3e:	7c 85       	ldd	r23, Y+12	; 0x0c
    2f40:	8d 85       	ldd	r24, Y+13	; 0x0d
    2f42:	9e 85       	ldd	r25, Y+14	; 0x0e
    2f44:	20 e0       	ldi	r18, 0x00	; 0
    2f46:	30 e0       	ldi	r19, 0x00	; 0
    2f48:	4a e7       	ldi	r20, 0x7A	; 122
    2f4a:	53 e4       	ldi	r21, 0x43	; 67
    2f4c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2f50:	dc 01       	movw	r26, r24
    2f52:	cb 01       	movw	r24, r22
    2f54:	8f 83       	std	Y+7, r24	; 0x07
    2f56:	98 87       	std	Y+8, r25	; 0x08
    2f58:	a9 87       	std	Y+9, r26	; 0x09
    2f5a:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2f5c:	6f 81       	ldd	r22, Y+7	; 0x07
    2f5e:	78 85       	ldd	r23, Y+8	; 0x08
    2f60:	89 85       	ldd	r24, Y+9	; 0x09
    2f62:	9a 85       	ldd	r25, Y+10	; 0x0a
    2f64:	20 e0       	ldi	r18, 0x00	; 0
    2f66:	30 e0       	ldi	r19, 0x00	; 0
    2f68:	40 e8       	ldi	r20, 0x80	; 128
    2f6a:	5f e3       	ldi	r21, 0x3F	; 63
    2f6c:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2f70:	88 23       	and	r24, r24
    2f72:	2c f4       	brge	.+10     	; 0x2f7e <LCD_displayCharacter+0x7fa>
		__ticks = 1;
    2f74:	81 e0       	ldi	r24, 0x01	; 1
    2f76:	90 e0       	ldi	r25, 0x00	; 0
    2f78:	9e 83       	std	Y+6, r25	; 0x06
    2f7a:	8d 83       	std	Y+5, r24	; 0x05
    2f7c:	3f c0       	rjmp	.+126    	; 0x2ffc <LCD_displayCharacter+0x878>
	else if (__tmp > 65535)
    2f7e:	6f 81       	ldd	r22, Y+7	; 0x07
    2f80:	78 85       	ldd	r23, Y+8	; 0x08
    2f82:	89 85       	ldd	r24, Y+9	; 0x09
    2f84:	9a 85       	ldd	r25, Y+10	; 0x0a
    2f86:	20 e0       	ldi	r18, 0x00	; 0
    2f88:	3f ef       	ldi	r19, 0xFF	; 255
    2f8a:	4f e7       	ldi	r20, 0x7F	; 127
    2f8c:	57 e4       	ldi	r21, 0x47	; 71
    2f8e:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2f92:	18 16       	cp	r1, r24
    2f94:	4c f5       	brge	.+82     	; 0x2fe8 <LCD_displayCharacter+0x864>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2f96:	6b 85       	ldd	r22, Y+11	; 0x0b
    2f98:	7c 85       	ldd	r23, Y+12	; 0x0c
    2f9a:	8d 85       	ldd	r24, Y+13	; 0x0d
    2f9c:	9e 85       	ldd	r25, Y+14	; 0x0e
    2f9e:	20 e0       	ldi	r18, 0x00	; 0
    2fa0:	30 e0       	ldi	r19, 0x00	; 0
    2fa2:	40 e2       	ldi	r20, 0x20	; 32
    2fa4:	51 e4       	ldi	r21, 0x41	; 65
    2fa6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2faa:	dc 01       	movw	r26, r24
    2fac:	cb 01       	movw	r24, r22
    2fae:	bc 01       	movw	r22, r24
    2fb0:	cd 01       	movw	r24, r26
    2fb2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2fb6:	dc 01       	movw	r26, r24
    2fb8:	cb 01       	movw	r24, r22
    2fba:	9e 83       	std	Y+6, r25	; 0x06
    2fbc:	8d 83       	std	Y+5, r24	; 0x05
    2fbe:	0f c0       	rjmp	.+30     	; 0x2fde <LCD_displayCharacter+0x85a>
    2fc0:	89 e1       	ldi	r24, 0x19	; 25
    2fc2:	90 e0       	ldi	r25, 0x00	; 0
    2fc4:	9c 83       	std	Y+4, r25	; 0x04
    2fc6:	8b 83       	std	Y+3, r24	; 0x03
    2fc8:	8b 81       	ldd	r24, Y+3	; 0x03
    2fca:	9c 81       	ldd	r25, Y+4	; 0x04
    2fcc:	01 97       	sbiw	r24, 0x01	; 1
    2fce:	f1 f7       	brne	.-4      	; 0x2fcc <LCD_displayCharacter+0x848>
    2fd0:	9c 83       	std	Y+4, r25	; 0x04
    2fd2:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2fd4:	8d 81       	ldd	r24, Y+5	; 0x05
    2fd6:	9e 81       	ldd	r25, Y+6	; 0x06
    2fd8:	01 97       	sbiw	r24, 0x01	; 1
    2fda:	9e 83       	std	Y+6, r25	; 0x06
    2fdc:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2fde:	8d 81       	ldd	r24, Y+5	; 0x05
    2fe0:	9e 81       	ldd	r25, Y+6	; 0x06
    2fe2:	00 97       	sbiw	r24, 0x00	; 0
    2fe4:	69 f7       	brne	.-38     	; 0x2fc0 <LCD_displayCharacter+0x83c>
    2fe6:	14 c0       	rjmp	.+40     	; 0x3010 <LCD_displayCharacter+0x88c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2fe8:	6f 81       	ldd	r22, Y+7	; 0x07
    2fea:	78 85       	ldd	r23, Y+8	; 0x08
    2fec:	89 85       	ldd	r24, Y+9	; 0x09
    2fee:	9a 85       	ldd	r25, Y+10	; 0x0a
    2ff0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2ff4:	dc 01       	movw	r26, r24
    2ff6:	cb 01       	movw	r24, r22
    2ff8:	9e 83       	std	Y+6, r25	; 0x06
    2ffa:	8d 83       	std	Y+5, r24	; 0x05
    2ffc:	8d 81       	ldd	r24, Y+5	; 0x05
    2ffe:	9e 81       	ldd	r25, Y+6	; 0x06
    3000:	9a 83       	std	Y+2, r25	; 0x02
    3002:	89 83       	std	Y+1, r24	; 0x01
    3004:	89 81       	ldd	r24, Y+1	; 0x01
    3006:	9a 81       	ldd	r25, Y+2	; 0x02
    3008:	01 97       	sbiw	r24, 0x01	; 1
    300a:	f1 f7       	brne	.-4      	; 0x3008 <LCD_displayCharacter+0x884>
    300c:	9a 83       	std	Y+2, r25	; 0x02
    300e:	89 83       	std	Y+1, r24	; 0x01

		// Clear Enable Pin to '0'
		GPIO_writePin(LCD_INIT_PORT, LCD_ENABLE, LOGIC_LOW);
		_delay_ms(1); /* delay for processing Th = 13ns */
	}
}
    3010:	cd 59       	subi	r28, 0x9D	; 157
    3012:	df 4f       	sbci	r29, 0xFF	; 255
    3014:	0f b6       	in	r0, 0x3f	; 63
    3016:	f8 94       	cli
    3018:	de bf       	out	0x3e, r29	; 62
    301a:	0f be       	out	0x3f, r0	; 63
    301c:	cd bf       	out	0x3d, r28	; 61
    301e:	cf 91       	pop	r28
    3020:	df 91       	pop	r29
    3022:	1f 91       	pop	r17
    3024:	0f 91       	pop	r16
    3026:	08 95       	ret

00003028 <LCD_displayString>:


// Displays a string on the LCD
void LCD_displayString(const char *str) {
    3028:	df 93       	push	r29
    302a:	cf 93       	push	r28
    302c:	00 d0       	rcall	.+0      	; 0x302e <LCD_displayString+0x6>
    302e:	0f 92       	push	r0
    3030:	cd b7       	in	r28, 0x3d	; 61
    3032:	de b7       	in	r29, 0x3e	; 62
    3034:	9b 83       	std	Y+3, r25	; 0x03
    3036:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    3038:	19 82       	std	Y+1, r1	; 0x01
    303a:	0e c0       	rjmp	.+28     	; 0x3058 <LCD_displayString+0x30>
	while(str[i] != '\0') {
		LCD_displayCharacter(str[i]);
    303c:	89 81       	ldd	r24, Y+1	; 0x01
    303e:	28 2f       	mov	r18, r24
    3040:	30 e0       	ldi	r19, 0x00	; 0
    3042:	8a 81       	ldd	r24, Y+2	; 0x02
    3044:	9b 81       	ldd	r25, Y+3	; 0x03
    3046:	fc 01       	movw	r30, r24
    3048:	e2 0f       	add	r30, r18
    304a:	f3 1f       	adc	r31, r19
    304c:	80 81       	ld	r24, Z
    304e:	0e 94 c2 13 	call	0x2784	; 0x2784 <LCD_displayCharacter>
		i++;
    3052:	89 81       	ldd	r24, Y+1	; 0x01
    3054:	8f 5f       	subi	r24, 0xFF	; 255
    3056:	89 83       	std	Y+1, r24	; 0x01


// Displays a string on the LCD
void LCD_displayString(const char *str) {
	uint8 i = 0;
	while(str[i] != '\0') {
    3058:	89 81       	ldd	r24, Y+1	; 0x01
    305a:	28 2f       	mov	r18, r24
    305c:	30 e0       	ldi	r19, 0x00	; 0
    305e:	8a 81       	ldd	r24, Y+2	; 0x02
    3060:	9b 81       	ldd	r25, Y+3	; 0x03
    3062:	fc 01       	movw	r30, r24
    3064:	e2 0f       	add	r30, r18
    3066:	f3 1f       	adc	r31, r19
    3068:	80 81       	ld	r24, Z
    306a:	88 23       	and	r24, r24
    306c:	39 f7       	brne	.-50     	; 0x303c <LCD_displayString+0x14>
	}
	/*
	for (int i = 0 ; i < strlen(str) ; i++) {
		LCD_displayCharacters(str[i]);
	}*/
}
    306e:	0f 90       	pop	r0
    3070:	0f 90       	pop	r0
    3072:	0f 90       	pop	r0
    3074:	cf 91       	pop	r28
    3076:	df 91       	pop	r29
    3078:	08 95       	ret

0000307a <LCD_moveCursor>:


// Chooses where the cursor would stand on the LCD to type from it
void LCD_moveCursor(uint8 row, uint8 col) {
    307a:	df 93       	push	r29
    307c:	cf 93       	push	r28
    307e:	00 d0       	rcall	.+0      	; 0x3080 <LCD_moveCursor+0x6>
    3080:	00 d0       	rcall	.+0      	; 0x3082 <LCD_moveCursor+0x8>
    3082:	0f 92       	push	r0
    3084:	cd b7       	in	r28, 0x3d	; 61
    3086:	de b7       	in	r29, 0x3e	; 62
    3088:	8a 83       	std	Y+2, r24	; 0x02
    308a:	6b 83       	std	Y+3, r22	; 0x03
	uint8 LCD_MEMORY_ADDRESS;

	// Calculate the required address in the LCD DDRAM checking
	// The location of the cursor originally on which line
	switch(row) {
    308c:	8a 81       	ldd	r24, Y+2	; 0x02
    308e:	28 2f       	mov	r18, r24
    3090:	30 e0       	ldi	r19, 0x00	; 0
    3092:	3d 83       	std	Y+5, r19	; 0x05
    3094:	2c 83       	std	Y+4, r18	; 0x04
    3096:	8c 81       	ldd	r24, Y+4	; 0x04
    3098:	9d 81       	ldd	r25, Y+5	; 0x05
    309a:	81 30       	cpi	r24, 0x01	; 1
    309c:	91 05       	cpc	r25, r1
    309e:	c1 f0       	breq	.+48     	; 0x30d0 <LCD_moveCursor+0x56>
    30a0:	2c 81       	ldd	r18, Y+4	; 0x04
    30a2:	3d 81       	ldd	r19, Y+5	; 0x05
    30a4:	22 30       	cpi	r18, 0x02	; 2
    30a6:	31 05       	cpc	r19, r1
    30a8:	2c f4       	brge	.+10     	; 0x30b4 <LCD_moveCursor+0x3a>
    30aa:	8c 81       	ldd	r24, Y+4	; 0x04
    30ac:	9d 81       	ldd	r25, Y+5	; 0x05
    30ae:	00 97       	sbiw	r24, 0x00	; 0
    30b0:	61 f0       	breq	.+24     	; 0x30ca <LCD_moveCursor+0x50>
    30b2:	19 c0       	rjmp	.+50     	; 0x30e6 <LCD_moveCursor+0x6c>
    30b4:	2c 81       	ldd	r18, Y+4	; 0x04
    30b6:	3d 81       	ldd	r19, Y+5	; 0x05
    30b8:	22 30       	cpi	r18, 0x02	; 2
    30ba:	31 05       	cpc	r19, r1
    30bc:	69 f0       	breq	.+26     	; 0x30d8 <LCD_moveCursor+0x5e>
    30be:	8c 81       	ldd	r24, Y+4	; 0x04
    30c0:	9d 81       	ldd	r25, Y+5	; 0x05
    30c2:	83 30       	cpi	r24, 0x03	; 3
    30c4:	91 05       	cpc	r25, r1
    30c6:	61 f0       	breq	.+24     	; 0x30e0 <LCD_moveCursor+0x66>
    30c8:	0e c0       	rjmp	.+28     	; 0x30e6 <LCD_moveCursor+0x6c>
		case 0:
			LCD_MEMORY_ADDRESS = col;
    30ca:	8b 81       	ldd	r24, Y+3	; 0x03
    30cc:	89 83       	std	Y+1, r24	; 0x01
    30ce:	0b c0       	rjmp	.+22     	; 0x30e6 <LCD_moveCursor+0x6c>
				break;
		case 1:
			LCD_MEMORY_ADDRESS = col + 0x40;
    30d0:	8b 81       	ldd	r24, Y+3	; 0x03
    30d2:	80 5c       	subi	r24, 0xC0	; 192
    30d4:	89 83       	std	Y+1, r24	; 0x01
    30d6:	07 c0       	rjmp	.+14     	; 0x30e6 <LCD_moveCursor+0x6c>
				break;
		case 2:
			LCD_MEMORY_ADDRESS = col + 0x10;
    30d8:	8b 81       	ldd	r24, Y+3	; 0x03
    30da:	80 5f       	subi	r24, 0xF0	; 240
    30dc:	89 83       	std	Y+1, r24	; 0x01
    30de:	03 c0       	rjmp	.+6      	; 0x30e6 <LCD_moveCursor+0x6c>
				break;
		case 3:
			LCD_MEMORY_ADDRESS = col + 0x50;
    30e0:	8b 81       	ldd	r24, Y+3	; 0x03
    30e2:	80 5b       	subi	r24, 0xB0	; 176
    30e4:	89 83       	std	Y+1, r24	; 0x01
				break;
	}
	/* Move the LCD cursor to this specific address */
	LCD_sendCommand(LCD_MEMORY_ADDRESS | LCD_CURSOR_LOCATION);
    30e6:	89 81       	ldd	r24, Y+1	; 0x01
    30e8:	80 68       	ori	r24, 0x80	; 128
    30ea:	0e 94 70 0f 	call	0x1ee0	; 0x1ee0 <LCD_sendCommand>
}
    30ee:	0f 90       	pop	r0
    30f0:	0f 90       	pop	r0
    30f2:	0f 90       	pop	r0
    30f4:	0f 90       	pop	r0
    30f6:	0f 90       	pop	r0
    30f8:	cf 91       	pop	r28
    30fa:	df 91       	pop	r29
    30fc:	08 95       	ret

000030fe <LCD_displayStringRowColumn>:


// Displays a string on the LCD at a chosen cursor and row
void LCD_displayStringRowColumn(uint8 row, uint8 col, const char *Str) {
    30fe:	df 93       	push	r29
    3100:	cf 93       	push	r28
    3102:	00 d0       	rcall	.+0      	; 0x3104 <LCD_displayStringRowColumn+0x6>
    3104:	00 d0       	rcall	.+0      	; 0x3106 <LCD_displayStringRowColumn+0x8>
    3106:	cd b7       	in	r28, 0x3d	; 61
    3108:	de b7       	in	r29, 0x3e	; 62
    310a:	89 83       	std	Y+1, r24	; 0x01
    310c:	6a 83       	std	Y+2, r22	; 0x02
    310e:	5c 83       	std	Y+4, r21	; 0x04
    3110:	4b 83       	std	Y+3, r20	; 0x03
	// Go to to the required LCD position
	LCD_moveCursor(row, col);
    3112:	89 81       	ldd	r24, Y+1	; 0x01
    3114:	6a 81       	ldd	r22, Y+2	; 0x02
    3116:	0e 94 3d 18 	call	0x307a	; 0x307a <LCD_moveCursor>

	// Display the string from the cursor
	LCD_displayString(Str);
    311a:	8b 81       	ldd	r24, Y+3	; 0x03
    311c:	9c 81       	ldd	r25, Y+4	; 0x04
    311e:	0e 94 14 18 	call	0x3028	; 0x3028 <LCD_displayString>
}
    3122:	0f 90       	pop	r0
    3124:	0f 90       	pop	r0
    3126:	0f 90       	pop	r0
    3128:	0f 90       	pop	r0
    312a:	cf 91       	pop	r28
    312c:	df 91       	pop	r29
    312e:	08 95       	ret

00003130 <LCD_intgerToString>:

// LCD only understands ASCII, so this converts Int to a string
void LCD_intgerToString(int data) {
    3130:	df 93       	push	r29
    3132:	cf 93       	push	r28
    3134:	cd b7       	in	r28, 0x3d	; 61
    3136:	de b7       	in	r29, 0x3e	; 62
    3138:	62 97       	sbiw	r28, 0x12	; 18
    313a:	0f b6       	in	r0, 0x3f	; 63
    313c:	f8 94       	cli
    313e:	de bf       	out	0x3e, r29	; 62
    3140:	0f be       	out	0x3f, r0	; 63
    3142:	cd bf       	out	0x3d, r28	; 61
    3144:	9a 8b       	std	Y+18, r25	; 0x12
    3146:	89 8b       	std	Y+17, r24	; 0x11
	// A string to hold the ASCII values
	char buffer[16];

	// Converts data to its ASCII
	itoa(data, buffer, 10);
    3148:	89 89       	ldd	r24, Y+17	; 0x11
    314a:	9a 89       	ldd	r25, Y+18	; 0x12
    314c:	9e 01       	movw	r18, r28
    314e:	2f 5f       	subi	r18, 0xFF	; 255
    3150:	3f 4f       	sbci	r19, 0xFF	; 255
    3152:	b9 01       	movw	r22, r18
    3154:	4a e0       	ldi	r20, 0x0A	; 10
    3156:	50 e0       	ldi	r21, 0x00	; 0
    3158:	0e 94 13 1a 	call	0x3426	; 0x3426 <itoa>

	// Display string with the results in the buffer
	LCD_displayString(buffer);
    315c:	ce 01       	movw	r24, r28
    315e:	01 96       	adiw	r24, 0x01	; 1
    3160:	0e 94 14 18 	call	0x3028	; 0x3028 <LCD_displayString>
}
    3164:	62 96       	adiw	r28, 0x12	; 18
    3166:	0f b6       	in	r0, 0x3f	; 63
    3168:	f8 94       	cli
    316a:	de bf       	out	0x3e, r29	; 62
    316c:	0f be       	out	0x3f, r0	; 63
    316e:	cd bf       	out	0x3d, r28	; 61
    3170:	cf 91       	pop	r28
    3172:	df 91       	pop	r29
    3174:	08 95       	ret

00003176 <LCD_clearScreen>:

// Clears the LCD from any garbage
void LCD_clearScreen(void) {
    3176:	df 93       	push	r29
    3178:	cf 93       	push	r28
    317a:	cd b7       	in	r28, 0x3d	; 61
    317c:	de b7       	in	r29, 0x3e	; 62
	// Clears the LCD Display
	LCD_sendCommand(LCD_CLEAR_DISPLAY);
    317e:	81 e0       	ldi	r24, 0x01	; 1
    3180:	0e 94 70 0f 	call	0x1ee0	; 0x1ee0 <LCD_sendCommand>
}
    3184:	cf 91       	pop	r28
    3186:	df 91       	pop	r29
    3188:	08 95       	ret

0000318a <KEYPAD_Init>:
	#endif

#endif /* STD_KEYPAD */


void KEYPAD_Init(void) {
    318a:	df 93       	push	r29
    318c:	cf 93       	push	r28
    318e:	cd b7       	in	r28, 0x3d	; 61
    3190:	de b7       	in	r29, 0x3e	; 62
		/* Setup PORT and PINS for for KEYPAD Rows*/
		GPIO_setupPinDirection(KEYPAD_ROW_PORT, KEYPAD_FIRSTROW_PIN, PIN_INPUT);
    3192:	81 e0       	ldi	r24, 0x01	; 1
    3194:	64 e0       	ldi	r22, 0x04	; 4
    3196:	40 e0       	ldi	r20, 0x00	; 0
    3198:	0e 94 81 07 	call	0xf02	; 0xf02 <GPIO_setupPinDirection>
		GPIO_setupPinDirection(KEYPAD_ROW_PORT, KEYPAD_FIRSTROW_PIN+1, PIN_INPUT);
    319c:	81 e0       	ldi	r24, 0x01	; 1
    319e:	65 e0       	ldi	r22, 0x05	; 5
    31a0:	40 e0       	ldi	r20, 0x00	; 0
    31a2:	0e 94 81 07 	call	0xf02	; 0xf02 <GPIO_setupPinDirection>
		GPIO_setupPinDirection(KEYPAD_ROW_PORT, KEYPAD_FIRSTROW_PIN+2, PIN_INPUT);
    31a6:	81 e0       	ldi	r24, 0x01	; 1
    31a8:	66 e0       	ldi	r22, 0x06	; 6
    31aa:	40 e0       	ldi	r20, 0x00	; 0
    31ac:	0e 94 81 07 	call	0xf02	; 0xf02 <GPIO_setupPinDirection>
		GPIO_setupPinDirection(KEYPAD_ROW_PORT, KEYPAD_FIRSTROW_PIN+3, PIN_INPUT);
    31b0:	81 e0       	ldi	r24, 0x01	; 1
    31b2:	67 e0       	ldi	r22, 0x07	; 7
    31b4:	40 e0       	ldi	r20, 0x00	; 0
    31b6:	0e 94 81 07 	call	0xf02	; 0xf02 <GPIO_setupPinDirection>

		/* Setup PORT and PINS for for KEYPAD Columns*/
		GPIO_setupPinDirection(KEYPAD_COL_PORT, KEYPAD_FIRSTCOL_PIN, PIN_INPUT);
    31ba:	81 e0       	ldi	r24, 0x01	; 1
    31bc:	60 e0       	ldi	r22, 0x00	; 0
    31be:	40 e0       	ldi	r20, 0x00	; 0
    31c0:	0e 94 81 07 	call	0xf02	; 0xf02 <GPIO_setupPinDirection>
		GPIO_setupPinDirection(KEYPAD_COL_PORT, KEYPAD_FIRSTCOL_PIN+1, PIN_INPUT);
    31c4:	81 e0       	ldi	r24, 0x01	; 1
    31c6:	61 e0       	ldi	r22, 0x01	; 1
    31c8:	40 e0       	ldi	r20, 0x00	; 0
    31ca:	0e 94 81 07 	call	0xf02	; 0xf02 <GPIO_setupPinDirection>
		GPIO_setupPinDirection(KEYPAD_COL_PORT, KEYPAD_FIRSTCOL_PIN+2, PIN_INPUT);
    31ce:	81 e0       	ldi	r24, 0x01	; 1
    31d0:	62 e0       	ldi	r22, 0x02	; 2
    31d2:	40 e0       	ldi	r20, 0x00	; 0
    31d4:	0e 94 81 07 	call	0xf02	; 0xf02 <GPIO_setupPinDirection>

		#if(KEYPAD_COL_NUM == 4)
			GPIO_setupPinDirection(KEYPAD_COL_PORT, KEYPAD_FIRSTCOL_PIN+3, PIN_INPUT);
		#endif
}
    31d8:	cf 91       	pop	r28
    31da:	df 91       	pop	r29
    31dc:	08 95       	ret

000031de <KEYPAD_getPressedKey>:


uint8 KEYPAD_getPressedKey(void) {
    31de:	df 93       	push	r29
    31e0:	cf 93       	push	r28
    31e2:	00 d0       	rcall	.+0      	; 0x31e4 <KEYPAD_getPressedKey+0x6>
    31e4:	cd b7       	in	r28, 0x3d	; 61
    31e6:	de b7       	in	r29, 0x3e	; 62
	uint8 row, col;
	while(1) {
			for (row = 0 ; row < KEYPAD_ROW_NUM ; row++) {
    31e8:	1a 82       	std	Y+2, r1	; 0x02
    31ea:	3a c0       	rjmp	.+116    	; 0x3260 <KEYPAD_getPressedKey+0x82>
				// I set the pin by '1' for the row, and will iterate
				GPIO_setupPinDirection(KEYPAD_ROW_PORT, KEYPAD_FIRSTROW_PIN + row, PIN_OUTPUT);
    31ec:	8a 81       	ldd	r24, Y+2	; 0x02
    31ee:	98 2f       	mov	r25, r24
    31f0:	9c 5f       	subi	r25, 0xFC	; 252
    31f2:	81 e0       	ldi	r24, 0x01	; 1
    31f4:	69 2f       	mov	r22, r25
    31f6:	41 e0       	ldi	r20, 0x01	; 1
    31f8:	0e 94 81 07 	call	0xf02	; 0xf02 <GPIO_setupPinDirection>

				/* Set/Clear the row output pin */
				GPIO_writePin(KEYPAD_ROW_PORT, KEYPAD_FIRSTROW_PIN + row, KEYPAD_BUTTON_PRESSED);
    31fc:	8a 81       	ldd	r24, Y+2	; 0x02
    31fe:	98 2f       	mov	r25, r24
    3200:	9c 5f       	subi	r25, 0xFC	; 252
    3202:	81 e0       	ldi	r24, 0x01	; 1
    3204:	69 2f       	mov	r22, r25
    3206:	40 e0       	ldi	r20, 0x00	; 0
    3208:	0e 94 7d 08 	call	0x10fa	; 0x10fa <GPIO_writePin>

				for (col = 0 ; col < KEYPAD_COL_NUM ; col++) {
    320c:	19 82       	std	Y+1, r1	; 0x01
    320e:	1a c0       	rjmp	.+52     	; 0x3244 <KEYPAD_getPressedKey+0x66>
					/* Check if the switch is pressed in this column */
					if(GPIO_readPin(KEYPAD_COL_PORT,KEYPAD_FIRSTCOL_PIN + col) == KEYPAD_BUTTON_PRESSED) {
    3210:	81 e0       	ldi	r24, 0x01	; 1
    3212:	69 81       	ldd	r22, Y+1	; 0x01
    3214:	0e 94 07 0a 	call	0x140e	; 0x140e <GPIO_readPin>
    3218:	88 23       	and	r24, r24
    321a:	89 f4       	brne	.+34     	; 0x323e <KEYPAD_getPressedKey+0x60>
						#if (KEYPAD_COL_NUM == 3)
							#ifdef STD_KEYPAD
								return ( (row * KEYPAD_COL_NUM) + col + 1);
    321c:	8a 81       	ldd	r24, Y+2	; 0x02
    321e:	28 2f       	mov	r18, r24
    3220:	30 e0       	ldi	r19, 0x00	; 0
    3222:	c9 01       	movw	r24, r18
    3224:	88 0f       	add	r24, r24
    3226:	99 1f       	adc	r25, r25
    3228:	82 0f       	add	r24, r18
    322a:	93 1f       	adc	r25, r19
    322c:	98 2f       	mov	r25, r24
    322e:	89 81       	ldd	r24, Y+1	; 0x01
    3230:	89 0f       	add	r24, r25
    3232:	8f 5f       	subi	r24, 0xFF	; 255
					}
				}
				GPIO_setupPinDirection(KEYPAD_ROW_PORT, KEYPAD_FIRSTROW_PIN + row, PIN_INPUT);
			}
		}
}
    3234:	0f 90       	pop	r0
    3236:	0f 90       	pop	r0
    3238:	cf 91       	pop	r28
    323a:	df 91       	pop	r29
    323c:	08 95       	ret
				GPIO_setupPinDirection(KEYPAD_ROW_PORT, KEYPAD_FIRSTROW_PIN + row, PIN_OUTPUT);

				/* Set/Clear the row output pin */
				GPIO_writePin(KEYPAD_ROW_PORT, KEYPAD_FIRSTROW_PIN + row, KEYPAD_BUTTON_PRESSED);

				for (col = 0 ; col < KEYPAD_COL_NUM ; col++) {
    323e:	89 81       	ldd	r24, Y+1	; 0x01
    3240:	8f 5f       	subi	r24, 0xFF	; 255
    3242:	89 83       	std	Y+1, r24	; 0x01
    3244:	89 81       	ldd	r24, Y+1	; 0x01
    3246:	83 30       	cpi	r24, 0x03	; 3
    3248:	18 f3       	brcs	.-58     	; 0x3210 <KEYPAD_getPressedKey+0x32>
								return KEYPAD_4x4_adjustKeyNumber( (row * KEYPAD_COL_NUM) + col + 1);
							#endif
						#endif
					}
				}
				GPIO_setupPinDirection(KEYPAD_ROW_PORT, KEYPAD_FIRSTROW_PIN + row, PIN_INPUT);
    324a:	8a 81       	ldd	r24, Y+2	; 0x02
    324c:	98 2f       	mov	r25, r24
    324e:	9c 5f       	subi	r25, 0xFC	; 252
    3250:	81 e0       	ldi	r24, 0x01	; 1
    3252:	69 2f       	mov	r22, r25
    3254:	40 e0       	ldi	r20, 0x00	; 0
    3256:	0e 94 81 07 	call	0xf02	; 0xf02 <GPIO_setupPinDirection>


uint8 KEYPAD_getPressedKey(void) {
	uint8 row, col;
	while(1) {
			for (row = 0 ; row < KEYPAD_ROW_NUM ; row++) {
    325a:	8a 81       	ldd	r24, Y+2	; 0x02
    325c:	8f 5f       	subi	r24, 0xFF	; 255
    325e:	8a 83       	std	Y+2, r24	; 0x02
    3260:	8a 81       	ldd	r24, Y+2	; 0x02
    3262:	84 30       	cpi	r24, 0x04	; 4
    3264:	18 f2       	brcs	.-122    	; 0x31ec <KEYPAD_getPressedKey+0xe>
    3266:	c0 cf       	rjmp	.-128    	; 0x31e8 <KEYPAD_getPressedKey+0xa>

00003268 <BUTTON_Init>:
/*
 * Description :
 * Setup the direction of the required pin input/output.
 * If the input port number or pin number are not correct, The function will not handle the request.
 */
BUTTON_Error_t BUTTON_Init(uint8 port_num, uint8 pin_num) {
    3268:	df 93       	push	r29
    326a:	cf 93       	push	r28
    326c:	00 d0       	rcall	.+0      	; 0x326e <BUTTON_Init+0x6>
    326e:	0f 92       	push	r0
    3270:	cd b7       	in	r28, 0x3d	; 61
    3272:	de b7       	in	r29, 0x3e	; 62
    3274:	8a 83       	std	Y+2, r24	; 0x02
    3276:	6b 83       	std	Y+3, r22	; 0x03
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	uint8_t BUTTON_Driver_Checker = NULL;
    3278:	19 82       	std	Y+1, r1	; 0x01
	if((pin_num >= NUM_OF_PINS_PER_PORT)) {
    327a:	8b 81       	ldd	r24, Y+3	; 0x03
    327c:	88 30       	cpi	r24, 0x08	; 8
    327e:	18 f0       	brcs	.+6      	; 0x3286 <BUTTON_Init+0x1e>
		BUTTON_Driver_Checker = BUTTON_WRONG_PIN_NUMBER;
    3280:	81 e0       	ldi	r24, 0x01	; 1
    3282:	89 83       	std	Y+1, r24	; 0x01
    3284:	0c c0       	rjmp	.+24     	; 0x329e <BUTTON_Init+0x36>
	}
	else if((port_num >= NUM_OF_PORTS)) {
    3286:	8a 81       	ldd	r24, Y+2	; 0x02
    3288:	84 30       	cpi	r24, 0x04	; 4
    328a:	18 f0       	brcs	.+6      	; 0x3292 <BUTTON_Init+0x2a>
		BUTTON_Driver_Checker = BUTTON_WRONG_PORT_NUMBER;
    328c:	82 e0       	ldi	r24, 0x02	; 2
    328e:	89 83       	std	Y+1, r24	; 0x01
    3290:	06 c0       	rjmp	.+12     	; 0x329e <BUTTON_Init+0x36>
	}
	else {
		/* Setup the pin direction as required */
		GPIO_setupPinDirection(port_num, pin_num, PIN_INPUT);
    3292:	8a 81       	ldd	r24, Y+2	; 0x02
    3294:	6b 81       	ldd	r22, Y+3	; 0x03
    3296:	40 e0       	ldi	r20, 0x00	; 0
    3298:	0e 94 81 07 	call	0xf02	; 0xf02 <GPIO_setupPinDirection>
		BUTTON_Driver_Checker = BUTTON_OK;
    329c:	19 82       	std	Y+1, r1	; 0x01
	}
	return BUTTON_Driver_Checker;
    329e:	89 81       	ldd	r24, Y+1	; 0x01
}
    32a0:	0f 90       	pop	r0
    32a2:	0f 90       	pop	r0
    32a4:	0f 90       	pop	r0
    32a6:	cf 91       	pop	r28
    32a8:	df 91       	pop	r29
    32aa:	08 95       	ret

000032ac <BUTTON_Read>:
 * Description :
 * Write the value Logic High or Logic Low on the required pin.
 * If the input port number or pin number are not correct, The function will not handle the request.
 * If the pin is input, this function will enable/disable the internal pull-up resistor.
 */
uint8 BUTTON_Read(uint8 port_num, uint8 pin_num) {
    32ac:	df 93       	push	r29
    32ae:	cf 93       	push	r28
    32b0:	00 d0       	rcall	.+0      	; 0x32b2 <BUTTON_Read+0x6>
    32b2:	0f 92       	push	r0
    32b4:	cd b7       	in	r28, 0x3d	; 61
    32b6:	de b7       	in	r29, 0x3e	; 62
    32b8:	8a 83       	std	Y+2, r24	; 0x02
    32ba:	6b 83       	std	Y+3, r22	; 0x03

	uint8_t BUTTON_Driver_Checker = NULL;
    32bc:	19 82       	std	Y+1, r1	; 0x01
		if((pin_num >= NUM_OF_PINS_PER_PORT)) {
    32be:	8b 81       	ldd	r24, Y+3	; 0x03
    32c0:	88 30       	cpi	r24, 0x08	; 8
    32c2:	18 f0       	brcs	.+6      	; 0x32ca <BUTTON_Read+0x1e>
			BUTTON_Driver_Checker = BUTTON_WRONG_PIN_NUMBER;
    32c4:	81 e0       	ldi	r24, 0x01	; 1
    32c6:	89 83       	std	Y+1, r24	; 0x01
    32c8:	0b c0       	rjmp	.+22     	; 0x32e0 <BUTTON_Read+0x34>
		}
		else if((port_num >= NUM_OF_PORTS)) {
    32ca:	8a 81       	ldd	r24, Y+2	; 0x02
    32cc:	84 30       	cpi	r24, 0x04	; 4
    32ce:	18 f0       	brcs	.+6      	; 0x32d6 <BUTTON_Read+0x2a>
			BUTTON_Driver_Checker = BUTTON_WRONG_PORT_NUMBER;
    32d0:	82 e0       	ldi	r24, 0x02	; 2
    32d2:	89 83       	std	Y+1, r24	; 0x01
    32d4:	05 c0       	rjmp	.+10     	; 0x32e0 <BUTTON_Read+0x34>
		}
		else {
			/* Setup the pin direction as required */
			GPIO_readPin(port_num, pin_num);
    32d6:	8a 81       	ldd	r24, Y+2	; 0x02
    32d8:	6b 81       	ldd	r22, Y+3	; 0x03
    32da:	0e 94 07 0a 	call	0x140e	; 0x140e <GPIO_readPin>
			BUTTON_Driver_Checker = BUTTON_OK;
    32de:	19 82       	std	Y+1, r1	; 0x01
		}
		return GPIO_readPin(port_num, pin_num);
    32e0:	8a 81       	ldd	r24, Y+2	; 0x02
    32e2:	6b 81       	ldd	r22, Y+3	; 0x03
    32e4:	0e 94 07 0a 	call	0x140e	; 0x140e <GPIO_readPin>
}
    32e8:	0f 90       	pop	r0
    32ea:	0f 90       	pop	r0
    32ec:	0f 90       	pop	r0
    32ee:	cf 91       	pop	r28
    32f0:	df 91       	pop	r29
    32f2:	08 95       	ret

000032f4 <main>:
//#include "../ECUAL/SEVEN-SEGMENT_DRIVER/SEGMENT.h"
//#include "../ECUAL/KEYPAD_DRIVER/KEYPAD.h"
//#include "../ECUAL/LCD_DRIVER/LCD.h"
//#include "../MCAL/ADC_DRIVER/ADC.h"

int main(void) {
    32f4:	df 93       	push	r29
    32f6:	cf 93       	push	r28
    32f8:	cd b7       	in	r28, 0x3d	; 61
    32fa:	de b7       	in	r29, 0x3e	; 62

	// Initializes LED Driver
	LED_Init(PORT_C, PIN_0);
    32fc:	82 e0       	ldi	r24, 0x02	; 2
    32fe:	60 e0       	ldi	r22, 0x00	; 0
    3300:	0e 94 37 0e 	call	0x1c6e	; 0x1c6e <LED_Init>
	LED_Off(PORT_C, PIN_0);
    3304:	82 e0       	ldi	r24, 0x02	; 2
    3306:	60 e0       	ldi	r22, 0x00	; 0
    3308:	0e 94 7b 0e 	call	0x1cf6	; 0x1cf6 <LED_Off>


	// Initializes Button Driver
	BUTTON_Init(PORT_D, PIN_2);
    330c:	83 e0       	ldi	r24, 0x03	; 3
    330e:	62 e0       	ldi	r22, 0x02	; 2
    3310:	0e 94 34 19 	call	0x3268	; 0x3268 <BUTTON_Init>
	BUTTON_Read(PORT_D, PIN_2);
    3314:	83 e0       	ldi	r24, 0x03	; 3
    3316:	62 e0       	ldi	r22, 0x02	; 2
    3318:	0e 94 56 19 	call	0x32ac	; 0x32ac <BUTTON_Read>

	// Initializes External Interrupt Driver
	EXT_INTERRUPT_Init();
    331c:	0e 94 9e 0b 	call	0x173c	; 0x173c <EXT_INTERRUPT_Init>
    3320:	ff cf       	rjmp	.-2      	; 0x3320 <main+0x2c>

00003322 <__vector_1>:

	}
}

// The Interrupt Service Routine that will execute the Interrupt
ISR (INT0_vect) {
    3322:	1f 92       	push	r1
    3324:	0f 92       	push	r0
    3326:	0f b6       	in	r0, 0x3f	; 63
    3328:	0f 92       	push	r0
    332a:	11 24       	eor	r1, r1
    332c:	2f 93       	push	r18
    332e:	3f 93       	push	r19
    3330:	4f 93       	push	r20
    3332:	5f 93       	push	r21
    3334:	6f 93       	push	r22
    3336:	7f 93       	push	r23
    3338:	8f 93       	push	r24
    333a:	9f 93       	push	r25
    333c:	af 93       	push	r26
    333e:	bf 93       	push	r27
    3340:	ef 93       	push	r30
    3342:	ff 93       	push	r31
    3344:	df 93       	push	r29
    3346:	cf 93       	push	r28
    3348:	cd b7       	in	r28, 0x3d	; 61
    334a:	de b7       	in	r29, 0x3e	; 62
	LED_Toggle(PORT_C, PIN_0);
    334c:	82 e0       	ldi	r24, 0x02	; 2
    334e:	60 e0       	ldi	r22, 0x00	; 0
    3350:	0e 94 9d 0e 	call	0x1d3a	; 0x1d3a <LED_Toggle>
}
    3354:	cf 91       	pop	r28
    3356:	df 91       	pop	r29
    3358:	ff 91       	pop	r31
    335a:	ef 91       	pop	r30
    335c:	bf 91       	pop	r27
    335e:	af 91       	pop	r26
    3360:	9f 91       	pop	r25
    3362:	8f 91       	pop	r24
    3364:	7f 91       	pop	r23
    3366:	6f 91       	pop	r22
    3368:	5f 91       	pop	r21
    336a:	4f 91       	pop	r20
    336c:	3f 91       	pop	r19
    336e:	2f 91       	pop	r18
    3370:	0f 90       	pop	r0
    3372:	0f be       	out	0x3f, r0	; 63
    3374:	0f 90       	pop	r0
    3376:	1f 90       	pop	r1
    3378:	18 95       	reti

0000337a <__mulsi3>:
    337a:	62 9f       	mul	r22, r18
    337c:	d0 01       	movw	r26, r0
    337e:	73 9f       	mul	r23, r19
    3380:	f0 01       	movw	r30, r0
    3382:	82 9f       	mul	r24, r18
    3384:	e0 0d       	add	r30, r0
    3386:	f1 1d       	adc	r31, r1
    3388:	64 9f       	mul	r22, r20
    338a:	e0 0d       	add	r30, r0
    338c:	f1 1d       	adc	r31, r1
    338e:	92 9f       	mul	r25, r18
    3390:	f0 0d       	add	r31, r0
    3392:	83 9f       	mul	r24, r19
    3394:	f0 0d       	add	r31, r0
    3396:	74 9f       	mul	r23, r20
    3398:	f0 0d       	add	r31, r0
    339a:	65 9f       	mul	r22, r21
    339c:	f0 0d       	add	r31, r0
    339e:	99 27       	eor	r25, r25
    33a0:	72 9f       	mul	r23, r18
    33a2:	b0 0d       	add	r27, r0
    33a4:	e1 1d       	adc	r30, r1
    33a6:	f9 1f       	adc	r31, r25
    33a8:	63 9f       	mul	r22, r19
    33aa:	b0 0d       	add	r27, r0
    33ac:	e1 1d       	adc	r30, r1
    33ae:	f9 1f       	adc	r31, r25
    33b0:	bd 01       	movw	r22, r26
    33b2:	cf 01       	movw	r24, r30
    33b4:	11 24       	eor	r1, r1
    33b6:	08 95       	ret

000033b8 <__prologue_saves__>:
    33b8:	2f 92       	push	r2
    33ba:	3f 92       	push	r3
    33bc:	4f 92       	push	r4
    33be:	5f 92       	push	r5
    33c0:	6f 92       	push	r6
    33c2:	7f 92       	push	r7
    33c4:	8f 92       	push	r8
    33c6:	9f 92       	push	r9
    33c8:	af 92       	push	r10
    33ca:	bf 92       	push	r11
    33cc:	cf 92       	push	r12
    33ce:	df 92       	push	r13
    33d0:	ef 92       	push	r14
    33d2:	ff 92       	push	r15
    33d4:	0f 93       	push	r16
    33d6:	1f 93       	push	r17
    33d8:	cf 93       	push	r28
    33da:	df 93       	push	r29
    33dc:	cd b7       	in	r28, 0x3d	; 61
    33de:	de b7       	in	r29, 0x3e	; 62
    33e0:	ca 1b       	sub	r28, r26
    33e2:	db 0b       	sbc	r29, r27
    33e4:	0f b6       	in	r0, 0x3f	; 63
    33e6:	f8 94       	cli
    33e8:	de bf       	out	0x3e, r29	; 62
    33ea:	0f be       	out	0x3f, r0	; 63
    33ec:	cd bf       	out	0x3d, r28	; 61
    33ee:	09 94       	ijmp

000033f0 <__epilogue_restores__>:
    33f0:	2a 88       	ldd	r2, Y+18	; 0x12
    33f2:	39 88       	ldd	r3, Y+17	; 0x11
    33f4:	48 88       	ldd	r4, Y+16	; 0x10
    33f6:	5f 84       	ldd	r5, Y+15	; 0x0f
    33f8:	6e 84       	ldd	r6, Y+14	; 0x0e
    33fa:	7d 84       	ldd	r7, Y+13	; 0x0d
    33fc:	8c 84       	ldd	r8, Y+12	; 0x0c
    33fe:	9b 84       	ldd	r9, Y+11	; 0x0b
    3400:	aa 84       	ldd	r10, Y+10	; 0x0a
    3402:	b9 84       	ldd	r11, Y+9	; 0x09
    3404:	c8 84       	ldd	r12, Y+8	; 0x08
    3406:	df 80       	ldd	r13, Y+7	; 0x07
    3408:	ee 80       	ldd	r14, Y+6	; 0x06
    340a:	fd 80       	ldd	r15, Y+5	; 0x05
    340c:	0c 81       	ldd	r16, Y+4	; 0x04
    340e:	1b 81       	ldd	r17, Y+3	; 0x03
    3410:	aa 81       	ldd	r26, Y+2	; 0x02
    3412:	b9 81       	ldd	r27, Y+1	; 0x01
    3414:	ce 0f       	add	r28, r30
    3416:	d1 1d       	adc	r29, r1
    3418:	0f b6       	in	r0, 0x3f	; 63
    341a:	f8 94       	cli
    341c:	de bf       	out	0x3e, r29	; 62
    341e:	0f be       	out	0x3f, r0	; 63
    3420:	cd bf       	out	0x3d, r28	; 61
    3422:	ed 01       	movw	r28, r26
    3424:	08 95       	ret

00003426 <itoa>:
    3426:	fb 01       	movw	r30, r22
    3428:	9f 01       	movw	r18, r30
    342a:	e8 94       	clt
    342c:	42 30       	cpi	r20, 0x02	; 2
    342e:	c4 f0       	brlt	.+48     	; 0x3460 <itoa+0x3a>
    3430:	45 32       	cpi	r20, 0x25	; 37
    3432:	b4 f4       	brge	.+44     	; 0x3460 <itoa+0x3a>
    3434:	4a 30       	cpi	r20, 0x0A	; 10
    3436:	29 f4       	brne	.+10     	; 0x3442 <itoa+0x1c>
    3438:	97 fb       	bst	r25, 7
    343a:	1e f4       	brtc	.+6      	; 0x3442 <itoa+0x1c>
    343c:	90 95       	com	r25
    343e:	81 95       	neg	r24
    3440:	9f 4f       	sbci	r25, 0xFF	; 255
    3442:	64 2f       	mov	r22, r20
    3444:	77 27       	eor	r23, r23
    3446:	0e 94 44 1a 	call	0x3488	; 0x3488 <__udivmodhi4>
    344a:	80 5d       	subi	r24, 0xD0	; 208
    344c:	8a 33       	cpi	r24, 0x3A	; 58
    344e:	0c f0       	brlt	.+2      	; 0x3452 <itoa+0x2c>
    3450:	89 5d       	subi	r24, 0xD9	; 217
    3452:	81 93       	st	Z+, r24
    3454:	cb 01       	movw	r24, r22
    3456:	00 97       	sbiw	r24, 0x00	; 0
    3458:	a1 f7       	brne	.-24     	; 0x3442 <itoa+0x1c>
    345a:	16 f4       	brtc	.+4      	; 0x3460 <itoa+0x3a>
    345c:	5d e2       	ldi	r21, 0x2D	; 45
    345e:	51 93       	st	Z+, r21
    3460:	10 82       	st	Z, r1
    3462:	c9 01       	movw	r24, r18
    3464:	0c 94 34 1a 	jmp	0x3468	; 0x3468 <strrev>

00003468 <strrev>:
    3468:	dc 01       	movw	r26, r24
    346a:	fc 01       	movw	r30, r24
    346c:	67 2f       	mov	r22, r23
    346e:	71 91       	ld	r23, Z+
    3470:	77 23       	and	r23, r23
    3472:	e1 f7       	brne	.-8      	; 0x346c <strrev+0x4>
    3474:	32 97       	sbiw	r30, 0x02	; 2
    3476:	04 c0       	rjmp	.+8      	; 0x3480 <strrev+0x18>
    3478:	7c 91       	ld	r23, X
    347a:	6d 93       	st	X+, r22
    347c:	70 83       	st	Z, r23
    347e:	62 91       	ld	r22, -Z
    3480:	ae 17       	cp	r26, r30
    3482:	bf 07       	cpc	r27, r31
    3484:	c8 f3       	brcs	.-14     	; 0x3478 <strrev+0x10>
    3486:	08 95       	ret

00003488 <__udivmodhi4>:
    3488:	aa 1b       	sub	r26, r26
    348a:	bb 1b       	sub	r27, r27
    348c:	51 e1       	ldi	r21, 0x11	; 17
    348e:	07 c0       	rjmp	.+14     	; 0x349e <__udivmodhi4_ep>

00003490 <__udivmodhi4_loop>:
    3490:	aa 1f       	adc	r26, r26
    3492:	bb 1f       	adc	r27, r27
    3494:	a6 17       	cp	r26, r22
    3496:	b7 07       	cpc	r27, r23
    3498:	10 f0       	brcs	.+4      	; 0x349e <__udivmodhi4_ep>
    349a:	a6 1b       	sub	r26, r22
    349c:	b7 0b       	sbc	r27, r23

0000349e <__udivmodhi4_ep>:
    349e:	88 1f       	adc	r24, r24
    34a0:	99 1f       	adc	r25, r25
    34a2:	5a 95       	dec	r21
    34a4:	a9 f7       	brne	.-22     	; 0x3490 <__udivmodhi4_loop>
    34a6:	80 95       	com	r24
    34a8:	90 95       	com	r25
    34aa:	bc 01       	movw	r22, r24
    34ac:	cd 01       	movw	r24, r26
    34ae:	08 95       	ret

000034b0 <_exit>:
    34b0:	f8 94       	cli

000034b2 <__stop_program>:
    34b2:	ff cf       	rjmp	.-2      	; 0x34b2 <__stop_program>
