{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1563973962662 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1563973962663 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 24 15:12:42 2019 " "Processing started: Wed Jul 24 15:12:42 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1563973962663 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563973962663 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off net_decoder -c net_decoder " "Command: quartus_map --read_settings_files=on --write_settings_files=off net_decoder -c net_decoder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563973962663 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1563973963292 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1563973963292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "net_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file net_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 net_decoder-rtl " "Found design unit 1: net_decoder-rtl" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563973977415 ""} { "Info" "ISGN_ENTITY_NAME" "1 net_decoder " "Found entity 1: net_decoder" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563973977415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563973977415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "net_decoderTb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file net_decoderTb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 net_decoderTb-sim " "Found design unit 1: net_decoderTb-sim" {  } { { "net_decoderTb.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoderTb.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563973977416 ""} { "Info" "ISGN_ENTITY_NAME" "1 net_decoderTb " "Found entity 1: net_decoderTb" {  } { { "net_decoderTb.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoderTb.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563973977416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563973977416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmul.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmul.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gfmul-rtl " "Found design unit 1: gfmul-rtl" {  } { { "../gfmul/gfmul.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmul.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563973977417 ""} { "Info" "ISGN_ENTITY_NAME" "1 gfmul " "Found entity 1: gfmul" {  } { { "../gfmul/gfmul.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmul.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563973977417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563973977417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfdiv/gfdiv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfdiv/gfdiv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gfdiv-rtl " "Found design unit 1: gfdiv-rtl" {  } { { "../gfdiv/gfdiv.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfdiv/gfdiv.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563973977418 ""} { "Info" "ISGN_ENTITY_NAME" "1 gfdiv " "Found entity 1: gfdiv" {  } { { "../gfdiv/gfdiv.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfdiv/gfdiv.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563973977418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563973977418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfinv/gfinv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfinv/gfinv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gfinv-rtl " "Found design unit 1: gfinv-rtl" {  } { { "../gfinv/gfinv.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfinv/gfinv.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563973977419 ""} { "Info" "ISGN_ENTITY_NAME" "1 gfinv " "Found entity 1: gfinv" {  } { { "../gfinv/gfinv.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfinv/gfinv.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563973977419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563973977419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gj_divRow/gj_divRow.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gj_divRow/gj_divRow.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gj_divRow-rtl " "Found design unit 1: gj_divRow-rtl" {  } { { "../gj_divRow/gj_divRow.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gj_divRow/gj_divRow.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563973977421 ""} { "Info" "ISGN_ENTITY_NAME" "1 gj_divRow " "Found entity 1: gj_divRow" {  } { { "../gj_divRow/gj_divRow.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gj_divRow/gj_divRow.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563973977421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563973977421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gj_mulsubRow/gj_mulsubRow.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gj_mulsubRow/gj_mulsubRow.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gj_mulsubRow-rtl " "Found design unit 1: gj_mulsubRow-rtl" {  } { { "../gj_mulsubRow/gj_mulsubRow.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gj_mulsubRow/gj_mulsubRow.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563973977422 ""} { "Info" "ISGN_ENTITY_NAME" "1 gj_mulsubRow " "Found entity 1: gj_mulsubRow" {  } { { "../gj_mulsubRow/gj_mulsubRow.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gj_mulsubRow/gj_mulsubRow.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563973977422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563973977422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gj_elimination/gj_elimination.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gj_elimination/gj_elimination.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gj_elimination-rtl " "Found design unit 1: gj_elimination-rtl" {  } { { "../gj_elimination/gj_elimination.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gj_elimination/gj_elimination.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563973977425 ""} { "Info" "ISGN_ENTITY_NAME" "1 gj_elimination " "Found entity 1: gj_elimination" {  } { { "../gj_elimination/gj_elimination.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gj_elimination/gj_elimination.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563973977425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563973977425 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "net_decoder " "Elaborating entity \"net_decoder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1563973977519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gj_elimination gj_elimination:gj_elimination_1 " "Elaborating entity \"gj_elimination\" for hierarchy \"gj_elimination:gj_elimination_1\"" {  } { { "net_decoder.vhd" "gj_elimination_1" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563973977725 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "coeff_matrix " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"coeff_matrix\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1563973978100 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "data_matrix " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"data_matrix\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1563973978100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gj_mulsubRow gj_elimination:gj_elimination_1\|gj_mulsubRow:\\generate_gj_mulsubRows:0:gj_mulsubRows_1 " "Elaborating entity \"gj_mulsubRow\" for hierarchy \"gj_elimination:gj_elimination_1\|gj_mulsubRow:\\generate_gj_mulsubRows:0:gj_mulsubRows_1\"" {  } { { "../gj_elimination/gj_elimination.vhd" "\\generate_gj_mulsubRows:0:gj_mulsubRows_1" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gj_elimination/gj_elimination.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563973978107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gfmul gj_elimination:gj_elimination_1\|gj_mulsubRow:\\generate_gj_mulsubRows:0:gj_mulsubRows_1\|gfmul:\\generate_mulsh:0:gfmul_h " "Elaborating entity \"gfmul\" for hierarchy \"gj_elimination:gj_elimination_1\|gj_mulsubRow:\\generate_gj_mulsubRows:0:gj_mulsubRows_1\|gfmul:\\generate_mulsh:0:gfmul_h\"" {  } { { "../gj_mulsubRow/gj_mulsubRow.vhd" "\\generate_mulsh:0:gfmul_h" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gj_mulsubRow/gj_mulsubRow.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563973978127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gj_divRow gj_elimination:gj_elimination_1\|gj_divRow:gj_divRow_1 " "Elaborating entity \"gj_divRow\" for hierarchy \"gj_elimination:gj_elimination_1\|gj_divRow:gj_divRow_1\"" {  } { { "../gj_elimination/gj_elimination.vhd" "gj_divRow_1" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gj_elimination/gj_elimination.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563973978464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gfdiv gj_elimination:gj_elimination_1\|gj_divRow:gj_divRow_1\|gfdiv:\\generate_divsh:0:gfdiv_h " "Elaborating entity \"gfdiv\" for hierarchy \"gj_elimination:gj_elimination_1\|gj_divRow:gj_divRow_1\|gfdiv:\\generate_divsh:0:gfdiv_h\"" {  } { { "../gj_divRow/gj_divRow.vhd" "\\generate_divsh:0:gfdiv_h" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gj_divRow/gj_divRow.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563973978478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gfinv gj_elimination:gj_elimination_1\|gj_divRow:gj_divRow_1\|gfdiv:\\generate_divsh:0:gfdiv_h\|gfinv:gfinv_1 " "Elaborating entity \"gfinv\" for hierarchy \"gj_elimination:gj_elimination_1\|gj_divRow:gj_divRow_1\|gfdiv:\\generate_divsh:0:gfdiv_h\|gfinv:gfinv_1\"" {  } { { "../gfdiv/gfdiv.vhd" "gfinv_1" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfdiv/gfdiv.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563973978479 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1563974058945 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "gj_elimination:gj_elimination_1\|gj_mulsubRow:\\generate_gj_mulsubRows:0:gj_mulsubRows_1\|gfmul:\\generate_mulsN:0:gfmul_N\|count\[2\] High " "Register gj_elimination:gj_elimination_1\|gj_mulsubRow:\\generate_gj_mulsubRows:0:gj_mulsubRows_1\|gfmul:\\generate_mulsN:0:gfmul_N\|count\[2\] will power up to High" {  } { { "../gfmul/gfmul.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmul.vhd" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1563974060312 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "gj_elimination:gj_elimination_1\|gj_mulsubRow:\\generate_gj_mulsubRows:0:gj_mulsubRows_1\|gfmul:\\generate_mulsN:0:gfmul_N\|count\[1\] High " "Register gj_elimination:gj_elimination_1\|gj_mulsubRow:\\generate_gj_mulsubRows:0:gj_mulsubRows_1\|gfmul:\\generate_mulsN:0:gfmul_N\|count\[1\] will power up to High" {  } { { "../gfmul/gfmul.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmul.vhd" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1563974060312 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "gj_elimination:gj_elimination_1\|gj_mulsubRow:\\generate_gj_mulsubRows:0:gj_mulsubRows_1\|gfmul:\\generate_mulsN:0:gfmul_N\|count\[31\] Low " "Register gj_elimination:gj_elimination_1\|gj_mulsubRow:\\generate_gj_mulsubRows:0:gj_mulsubRows_1\|gfmul:\\generate_mulsN:0:gfmul_N\|count\[31\] will power up to Low" {  } { { "../gfmul/gfmul.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmul.vhd" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1563974060312 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "complete_count\[2\] High " "Register complete_count\[2\] will power up to High" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 87 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1563974060312 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "complete_count\[1\] High " "Register complete_count\[1\] will power up to High" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 87 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1563974060312 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "complete_count\[0\] High " "Register complete_count\[0\] will power up to High" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 87 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1563974060312 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "complete_count\[3\] High " "Register complete_count\[3\] will power up to High" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 87 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1563974060312 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "load_count\[3\] High " "Register load_count\[3\] will power up to High" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 87 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1563974060312 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "load_count\[2\] High " "Register load_count\[2\] will power up to High" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 87 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1563974060312 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "load_count\[1\] High " "Register load_count\[1\] will power up to High" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 87 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1563974060312 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "load_count\[0\] High " "Register load_count\[0\] will power up to High" {  } { { "net_decoder.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/net_decoder/net_decoder.vhd" 87 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1563974060312 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "gj_elimination:gj_elimination_1\|gj_divRow:gj_divRow_1\|gfdiv:\\generate_divsN:0:gfdiv_N\|gfmul:gfmul_1\|count\[2\] High " "Register gj_elimination:gj_elimination_1\|gj_divRow:gj_divRow_1\|gfdiv:\\generate_divsN:0:gfdiv_N\|gfmul:gfmul_1\|count\[2\] will power up to High" {  } { { "../gfmul/gfmul.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmul.vhd" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1563974060312 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "gj_elimination:gj_elimination_1\|gj_divRow:gj_divRow_1\|gfdiv:\\generate_divsN:0:gfdiv_N\|gfmul:gfmul_1\|count\[1\] High " "Register gj_elimination:gj_elimination_1\|gj_divRow:gj_divRow_1\|gfdiv:\\generate_divsN:0:gfdiv_N\|gfmul:gfmul_1\|count\[1\] will power up to High" {  } { { "../gfmul/gfmul.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmul.vhd" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1563974060312 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "gj_elimination:gj_elimination_1\|gj_divRow:gj_divRow_1\|gfdiv:\\generate_divsN:0:gfdiv_N\|gfmul:gfmul_1\|count\[31\] Low " "Register gj_elimination:gj_elimination_1\|gj_divRow:gj_divRow_1\|gfdiv:\\generate_divsN:0:gfdiv_N\|gfmul:gfmul_1\|count\[31\] will power up to Low" {  } { { "../gfmul/gfmul.vhd" "" { Text "/home/daniel/Dropbox/Academics/MEng/Working/OvS-DPDK-Coding-Switch/fpga/gfmul/gfmul.vhd" 27 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1563974060312 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1563974060312 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "33 " "33 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1563974108431 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1563974116222 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563974116222 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "44735 " "Implemented 44735 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "66 " "Implemented 66 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1563974122489 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1563974122489 ""} { "Info" "ICUT_CUT_TM_LCELLS" "44637 " "Implemented 44637 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1563974122489 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1563974122489 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1658 " "Peak virtual memory: 1658 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1563974122611 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 24 15:15:22 2019 " "Processing ended: Wed Jul 24 15:15:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1563974122611 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:40 " "Elapsed time: 00:02:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1563974122611 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:21 " "Total CPU time (on all processors): 00:03:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1563974122611 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1563974122611 ""}
