
*** Running vivado
    with args -log main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl


ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source main.tcl -notrace
create_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 472.562 ; gain = 175.691
Command: read_checkpoint -auto_incremental -incremental D:/Vivado_project/big_homework/big_homework.srcs/utils_1/imports/synth_1/main.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/Vivado_project/big_homework/big_homework.srcs/utils_1/imports/synth_1/main.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top main -part xc7a35tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcsg324-3
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23684
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1308.035 ; gain = 437.551
---------------------------------------------------------------------------------
WARNING: [Synth 8-10388] /* is inside a comment [D:/Vivado_project/big_homework/big_homework.srcs/sources_1/new/decimal_counter.v:21]
WARNING: [Synth 8-10388] /* is inside a comment [D:/Vivado_project/big_homework/big_homework.srcs/sources_1/new/decimal_counter.v:37]
WARNING: [Synth 8-10388] /* is inside a comment [D:/Vivado_project/big_homework/big_homework.srcs/sources_1/new/main.v:35]
WARNING: [Synth 8-10388] /* is inside a comment [D:/Vivado_project/big_homework/big_homework.srcs/sources_1/new/main.v:41]
ERROR: [Synth 8-2716] syntax error near 'reg' [D:/Vivado_project/big_homework/big_homework.srcs/sources_1/new/main.v:93]
ERROR: [Synth 8-10307] Verilog 2000 keyword 'reg' used in incorrect context [D:/Vivado_project/big_homework/big_homework.srcs/sources_1/new/main.v:93]
ERROR: [Synth 8-2716] syntax error near 'end' [D:/Vivado_project/big_homework/big_homework.srcs/sources_1/new/main.v:116]
ERROR: [Synth 8-10307] Verilog 2000 keyword 'end' used in incorrect context [D:/Vivado_project/big_homework/big_homework.srcs/sources_1/new/main.v:116]
INFO: [Synth 8-11241] undeclared symbol 'add10', assumed default net type 'wire' [D:/Vivado_project/big_homework/big_homework.srcs/sources_1/new/main.v:122]
INFO: [Synth 8-11241] undeclared symbol 'sub10', assumed default net type 'wire' [D:/Vivado_project/big_homework/big_homework.srcs/sources_1/new/main.v:123]
INFO: [Synth 8-11241] undeclared symbol 'add01', assumed default net type 'wire' [D:/Vivado_project/big_homework/big_homework.srcs/sources_1/new/main.v:124]
INFO: [Synth 8-11241] undeclared symbol 'sub01', assumed default net type 'wire' [D:/Vivado_project/big_homework/big_homework.srcs/sources_1/new/main.v:125]
INFO: [Synth 8-11241] undeclared symbol 'reg_choose_ten_digit_right', assumed default net type 'wire' [D:/Vivado_project/big_homework/big_homework.srcs/sources_1/new/main.v:153]
ERROR: [Synth 8-2716] syntax error near 'reg_choose_one_digit_right' [D:/Vivado_project/big_homework/big_homework.srcs/sources_1/new/main.v:154]
ERROR: [Synth 8-2716] syntax error near 'assign' [D:/Vivado_project/big_homework/big_homework.srcs/sources_1/new/main.v:172]
ERROR: [Synth 8-10307] Verilog 2000 keyword 'assign' used in incorrect context [D:/Vivado_project/big_homework/big_homework.srcs/sources_1/new/main.v:172]
INFO: [Synth 8-10285] module 'main' is ignored due to previous errors [D:/Vivado_project/big_homework/big_homework.srcs/sources_1/new/main.v:179]
INFO: [Synth 8-9084] Verilog file 'D:/Vivado_project/big_homework/big_homework.srcs/sources_1/new/main.v' ignored due to errors
ERROR: [Synth 8-439] module 'main' not found
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1414.520 ; gain = 544.035
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 4 Warnings, 0 Critical Warnings and 9 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Mon Nov 20 21:54:54 2023...
