<profile>

<section name = "Vivado HLS Report for 'pointwise_conv_2d_cl_array_array_ap_fixed_8_2_0_0_0_1u_config61_s'" level="0">
<item name = "Date">Mon Aug 12 14:08:35 2024
</item>
<item name = "Version">2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)</item>
<item name = "Project">myproject_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu13p-flga2577-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">2.78 ns, 2.266 ns, 0.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">773, 773, 2.147 us, 2.147 us, 773, 773, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- ReadInputHeight_ReadInputWidth">771, 771, 5, 1, 1, 768, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, 0, 0, 388, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 111, -</column>
<column name="Register">0, -, 172, 32, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">5376, 12288, 3456000, 1728000, 1280</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="mul_ln1118_14_fu_207_p2">*, 0, 0, 40, 5, 8</column>
<column name="mul_ln1118_15_fu_204_p2">*, 0, 0, 40, 6, 8</column>
<column name="mul_ln1118_16_fu_206_p2">*, 0, 0, 40, 7, 8</column>
<column name="mul_ln1118_fu_205_p2">*, 0, 0, 40, 6, 8</column>
<column name="acc_0_V_3_fu_484_p2">+, 0, 0, 17, 15, 15</column>
<column name="acc_0_V_fu_478_p2">+, 0, 0, 17, 15, 15</column>
<column name="add_ln106_fu_307_p2">+, 0, 0, 10, 10, 1</column>
<column name="add_ln1192_36_fu_463_p2">+, 0, 0, 17, 14, 14</column>
<column name="add_ln1192_fu_445_p2">+, 0, 0, 17, 14, 14</column>
<column name="add_ln415_21_fu_439_p2">+, 0, 0, 14, 14, 14</column>
<column name="add_ln415_fu_403_p2">+, 0, 0, 14, 14, 14</column>
<column name="p_Val2_1_fu_528_p2">+, 0, 0, 8, 8, 8</column>
<column name="and_ln779_fu_622_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln781_fu_636_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln786_fu_666_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state6_pp0_stage0_iter4">and, 0, 0, 2, 1, 1</column>
<column name="carry_1_fu_548_p2">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op18">and, 0, 0, 2, 1, 1</column>
<column name="overflow_fu_660_p2">and, 0, 0, 2, 1, 1</column>
<column name="underflow_fu_684_p2">and, 0, 0, 2, 1, 1</column>
<column name="Range1_all_ones_fu_588_p2">icmp, 0, 0, 9, 3, 2</column>
<column name="Range1_all_zeros_fu_594_p2">icmp, 0, 0, 9, 3, 1</column>
<column name="Range2_all_ones_fu_572_p2">icmp, 0, 0, 8, 2, 2</column>
<column name="icmp_ln106_fu_301_p2">icmp, 0, 0, 13, 10, 10</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="or_ln340_24_fu_700_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln340_3_fu_690_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln340_fu_696_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln785_3_fu_648_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln786_fu_672_p2">or, 0, 0, 2, 1, 1</column>
<column name="deleted_ones_fu_628_p3">select, 0, 0, 2, 1, 1</column>
<column name="deleted_zeros_fu_600_p3">select, 0, 0, 2, 1, 1</column>
<column name="res_V_data_V_din">select, 0, 0, 8, 1, 8</column>
<column name="select_ln340_fu_705_p3">select, 0, 0, 8, 1, 7</column>
<column name="select_ln388_fu_711_p3">select, 0, 0, 9, 1, 9</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="xor_ln416_fu_542_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln779_fu_616_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln785_5_fu_642_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln785_6_fu_654_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln786_fu_678_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter4">9, 2, 1, 2</column>
<column name="data_V_data_0_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_1_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_2_V_blk_n">9, 2, 1, 2</column>
<column name="data_V_data_3_V_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten_reg_193">9, 2, 10, 20</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="res_V_data_V_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln1192_36_reg_765">14, 0, 14, 0</column>
<column name="add_ln415_21_reg_760">14, 0, 14, 0</column>
<column name="add_ln415_reg_755">14, 0, 14, 0</column>
<column name="and_ln781_reg_776">1, 0, 1, 0</column>
<column name="and_ln786_reg_786">1, 0, 1, 0</column>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="icmp_ln106_reg_726">1, 0, 1, 0</column>
<column name="indvar_flatten_reg_193">10, 0, 10, 0</column>
<column name="or_ln340_3_reg_796">1, 0, 1, 0</column>
<column name="p_Val2_1_reg_770">8, 0, 8, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="tmp_data_0_V_reg_735">8, 0, 8, 0</column>
<column name="tmp_data_1_V_reg_740">8, 0, 8, 0</column>
<column name="tmp_data_2_V_reg_745">8, 0, 8, 0</column>
<column name="tmp_data_3_V_reg_750">8, 0, 8, 0</column>
<column name="underflow_reg_791">1, 0, 1, 0</column>
<column name="xor_ln785_6_reg_781">1, 0, 1, 0</column>
<column name="icmp_ln106_reg_726">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, pointwise_conv_2d_cl&lt;array,array&lt;ap_fixed&lt;8,2,0,0,0&gt;,1u&gt;,config61&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, pointwise_conv_2d_cl&lt;array,array&lt;ap_fixed&lt;8,2,0,0,0&gt;,1u&gt;,config61&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, pointwise_conv_2d_cl&lt;array,array&lt;ap_fixed&lt;8,2,0,0,0&gt;,1u&gt;,config61&gt;, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, pointwise_conv_2d_cl&lt;array,array&lt;ap_fixed&lt;8,2,0,0,0&gt;,1u&gt;,config61&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, pointwise_conv_2d_cl&lt;array,array&lt;ap_fixed&lt;8,2,0,0,0&gt;,1u&gt;,config61&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, pointwise_conv_2d_cl&lt;array,array&lt;ap_fixed&lt;8,2,0,0,0&gt;,1u&gt;,config61&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, pointwise_conv_2d_cl&lt;array,array&lt;ap_fixed&lt;8,2,0,0,0&gt;,1u&gt;,config61&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, pointwise_conv_2d_cl&lt;array,array&lt;ap_fixed&lt;8,2,0,0,0&gt;,1u&gt;,config61&gt;, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, pointwise_conv_2d_cl&lt;array,array&lt;ap_fixed&lt;8,2,0,0,0&gt;,1u&gt;,config61&gt;, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, pointwise_conv_2d_cl&lt;array,array&lt;ap_fixed&lt;8,2,0,0,0&gt;,1u&gt;,config61&gt;, return value</column>
<column name="data_V_data_0_V_dout">in, 8, ap_fifo, data_V_data_0_V, pointer</column>
<column name="data_V_data_0_V_empty_n">in, 1, ap_fifo, data_V_data_0_V, pointer</column>
<column name="data_V_data_0_V_read">out, 1, ap_fifo, data_V_data_0_V, pointer</column>
<column name="data_V_data_1_V_dout">in, 8, ap_fifo, data_V_data_1_V, pointer</column>
<column name="data_V_data_1_V_empty_n">in, 1, ap_fifo, data_V_data_1_V, pointer</column>
<column name="data_V_data_1_V_read">out, 1, ap_fifo, data_V_data_1_V, pointer</column>
<column name="data_V_data_2_V_dout">in, 8, ap_fifo, data_V_data_2_V, pointer</column>
<column name="data_V_data_2_V_empty_n">in, 1, ap_fifo, data_V_data_2_V, pointer</column>
<column name="data_V_data_2_V_read">out, 1, ap_fifo, data_V_data_2_V, pointer</column>
<column name="data_V_data_3_V_dout">in, 8, ap_fifo, data_V_data_3_V, pointer</column>
<column name="data_V_data_3_V_empty_n">in, 1, ap_fifo, data_V_data_3_V, pointer</column>
<column name="data_V_data_3_V_read">out, 1, ap_fifo, data_V_data_3_V, pointer</column>
<column name="res_V_data_V_din">out, 8, ap_fifo, res_V_data_V, pointer</column>
<column name="res_V_data_V_full_n">in, 1, ap_fifo, res_V_data_V, pointer</column>
<column name="res_V_data_V_write">out, 1, ap_fifo, res_V_data_V, pointer</column>
</table>
</item>
</section>
</profile>
