// Generated by PeakRDL-regblock - A free and open-source SystemVerilog generator
//  https://github.com/SystemRDL/PeakRDL-regblock

package examp_regs_pkg;

    localparam EXAMP_REGS_DATA_WIDTH = 32;
    localparam EXAMP_REGS_MIN_ADDR_WIDTH = 6;

    typedef struct {
        logic [31:0] next;
    } common_regfile__id__id__in_t;

    typedef struct {
        common_regfile__id__id__in_t id;
    } common_regfile__id__in_t;

    typedef struct {
        logic [7:0] next;
    } common_regfile__version__patch__in_t;

    typedef struct {
        logic [7:0] next;
    } common_regfile__version__minor__in_t;

    typedef struct {
        logic [7:0] next;
    } common_regfile__version__major__in_t;

    typedef struct {
        common_regfile__version__patch__in_t patch;
        common_regfile__version__minor__in_t minor;
        common_regfile__version__major__in_t major;
    } common_regfile__version__in_t;

    typedef struct {
        logic [31:0] next;
    } common_regfile__git__git__in_t;

    typedef struct {
        common_regfile__git__git__in_t git;
    } common_regfile__git__in_t;

    typedef struct {
        common_regfile__id__in_t id;
        common_regfile__version__in_t version;
        common_regfile__git__in_t git;
    } common_regfile__in_t;

    typedef struct {
        logic next;
    } examp_regs__status__sts0__in_t;

    typedef struct {
        logic next;
    } examp_regs__status__sts1__in_t;

    typedef struct {
        examp_regs__status__sts0__in_t sts0;
        examp_regs__status__sts1__in_t sts1;
    } examp_regs__status__in_t;

    typedef struct {
        logic [31:0] next;
        logic we;
    } examp_regs__hwrw__data__in_t;

    typedef struct {
        examp_regs__hwrw__data__in_t data;
    } examp_regs__hwrw__in_t;

    typedef struct {
        logic incr;
    } examp_regs__cntr__cnt__in_t;

    typedef struct {
        examp_regs__cntr__cnt__in_t cnt;
    } examp_regs__cntr__in_t;

    typedef struct {
        common_regfile__in_t common;
        examp_regs__status__in_t status;
        examp_regs__hwrw__in_t hwrw;
        examp_regs__cntr__in_t cntr[2];
    } examp_regs__in_t;

    typedef struct {
        logic value;
    } examp_regs__control__ctl0__out_t;

    typedef struct {
        logic value;
    } examp_regs__control__ctl1__out_t;

    typedef struct {
        examp_regs__control__ctl0__out_t ctl0;
        examp_regs__control__ctl1__out_t ctl1;
    } examp_regs__control__out_t;

    typedef struct {
        logic [31:0] value;
        logic swmod;
        logic swacc;
    } examp_regs__hwrw__data__out_t;

    typedef struct {
        examp_regs__hwrw__data__out_t data;
    } examp_regs__hwrw__out_t;

    typedef struct {
        logic value;
        logic swmod;
    } examp_regs__wr_pulse__data__out_t;

    typedef struct {
        examp_regs__wr_pulse__data__out_t data;
    } examp_regs__wr_pulse__out_t;

    typedef struct {
        examp_regs__control__out_t control;
        examp_regs__hwrw__out_t hwrw;
        examp_regs__wr_pulse__out_t wr_pulse[2];
    } examp_regs__out_t;
endpackage
