verilog xil_defaultlib --include "../../../../ResNetVivado.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../ResNetVivado.srcs/sources_1/bd/design_1/ipshared/0eaf/hdl" --include "../../../../ResNetVivado.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_3/sim_tlm" --include "../../../../ResNetVivado.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_3" --include "../../../../ResNetVivado.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../ResNetVivado.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" \
"../../../bd/design_1/sim/design_1.v" \
"../../../bd/design_1/ip/design_1_zynq_ultra_ps_e_0_3/sim/design_1_zynq_ultra_ps_e_0_3_vip_wrapper.v" \
"../../../../ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/batch_norm.v" \
"../../../../ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/biconv16.v" \
"../../../../ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/compute_engine_16.v" \
"../../../../ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/compute_engine_16bkb.v" \
"../../../../ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/compute_engine_64.v" \
"../../../../ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/compute_engine_64eOg.v" \
"../../../../ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/fill_fm_buf.v" \
"../../../../ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/fill_fm_buf_bn_16u_s.v" \
"../../../../ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/fill_fm_buf_bn_32u_s.v" \
"../../../../ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/fill_fm_buf_bn_64u_s.v" \
"../../../../ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/fill_fm_buf_inputdEe.v" \
"../../../../ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/matmul.v" \
"../../../../ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/matmul_linear_weikbM.v" \
"../../../../ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64_16u_s.v" \
"../../../../ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64_32u_s.v" \
"../../../../ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64_64u_s.v" \
"../../../../ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_16u_s.v" \
"../../../../ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/pgconv64s2_32u_s.v" \
"../../../../ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/relu.v" \
"../../../../ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_AXILiteS_s_axi.v" \
"../../../../ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_BUS32_m_axi.v" \
"../../../../ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_conv1_out_0.v" \
"../../../../ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_conv1_out_4.v" \
"../../../../ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_conv1_weigKfY.v" \
"../../../../ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_conv1_weigwdI.v" \
"../../../../ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_fm_buf_V_0.v" \
"../../../../ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_fm_buf_V_16.v" \
"../../../../ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_image_buf_Ee0.v" \
"../../../../ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_IMG_m_axi.v" \
"../../../../ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_input_buf_xdS.v" \
"../../../../ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_mac_muladdjbC.v" \
"../../../../ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_mux_42_1_1_1.v" \
"../../../../ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_mux_42_11_hbi.v" \
"../../../../ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_mux_42_64_g8j.v" \
"../../../../ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_mux_63_16_cud.v" \
"../../../../ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_mux_104_12vdy.v" \
"../../../../ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_mux_646_11ibs.v" \
"../../../../ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_mux_646_12udo.v" \
"../../../../ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_mux_646_64fYi.v" \
"../../../../ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet_out_buf0_V_0.v" \
"../../../../ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/sum_engine.v" \
"../../../../ResNetVivado.srcs/sources_1/bd/design_1/ipshared/5e5d/hdl/verilog/ResNet.v" \
"../../../bd/design_1/ip/design_1_ResNet_0_5/sim/design_1_ResNet_0_5.v" \
"../../../bd/design_1/ip/design_1_auto_ds_2/sim/design_1_auto_ds_2.v" \
"../../../bd/design_1/ip/design_1_auto_pc_3/sim/design_1_auto_pc_3.v" \
"../../../bd/design_1/ip/design_1_axi_smc_3/bd_0/ip/ip_0/sim/bd_ae83_one_0.v" \

sv xil_defaultlib --include "../../../../ResNetVivado.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../ResNetVivado.srcs/sources_1/bd/design_1/ipshared/0eaf/hdl" --include "../../../../ResNetVivado.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_3/sim_tlm" --include "../../../../ResNetVivado.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_3" --include "../../../../ResNetVivado.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../ResNetVivado.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_3/bd_0/ip/ip_2/sim/bd_ae83_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_3/bd_0/ip/ip_3/sim/bd_ae83_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_3/bd_0/ip/ip_4/sim/bd_ae83_s00sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_3/bd_0/ip/ip_5/sim/bd_ae83_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_3/bd_0/ip/ip_6/sim/bd_ae83_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_3/bd_0/ip/ip_7/sim/bd_ae83_srn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_3/bd_0/ip/ip_8/sim/bd_ae83_sawn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_3/bd_0/ip/ip_9/sim/bd_ae83_swn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_3/bd_0/ip/ip_10/sim/bd_ae83_sbn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_3/bd_0/ip/ip_11/sim/bd_ae83_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_3/bd_0/ip/ip_12/sim/bd_ae83_m00e_0.sv" \

verilog xil_defaultlib --include "../../../../ResNetVivado.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../ResNetVivado.srcs/sources_1/bd/design_1/ipshared/0eaf/hdl" --include "../../../../ResNetVivado.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_3/sim_tlm" --include "../../../../ResNetVivado.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_3" --include "../../../../ResNetVivado.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../ResNetVivado.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_3/bd_0/sim/bd_ae83.v" \
"../../../bd/design_1/ip/design_1_axi_smc_3/sim/design_1_axi_smc_3.v" \
"../../../bd/design_1/ip/design_1_axi_smc_1_2/bd_0/ip/ip_0/sim/bd_69f9_one_0.v" \

sv xil_defaultlib --include "../../../../ResNetVivado.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../ResNetVivado.srcs/sources_1/bd/design_1/ipshared/0eaf/hdl" --include "../../../../ResNetVivado.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_3/sim_tlm" --include "../../../../ResNetVivado.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_3" --include "../../../../ResNetVivado.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../ResNetVivado.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_1_2/bd_0/ip/ip_2/sim/bd_69f9_s00mmu_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_2/bd_0/ip/ip_3/sim/bd_69f9_s00tr_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_2/bd_0/ip/ip_4/sim/bd_69f9_s00sic_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_2/bd_0/ip/ip_5/sim/bd_69f9_s00a2s_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_2/bd_0/ip/ip_6/sim/bd_69f9_sarn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_2/bd_0/ip/ip_7/sim/bd_69f9_srn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_2/bd_0/ip/ip_8/sim/bd_69f9_sawn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_2/bd_0/ip/ip_9/sim/bd_69f9_swn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_2/bd_0/ip/ip_10/sim/bd_69f9_sbn_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_2/bd_0/ip/ip_11/sim/bd_69f9_m00s2a_0.sv" \
"../../../bd/design_1/ip/design_1_axi_smc_1_2/bd_0/ip/ip_12/sim/bd_69f9_m00e_0.sv" \

verilog xil_defaultlib --include "../../../../ResNetVivado.srcs/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../ResNetVivado.srcs/sources_1/bd/design_1/ipshared/0eaf/hdl" --include "../../../../ResNetVivado.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_3/sim_tlm" --include "../../../../ResNetVivado.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_3" --include "../../../../ResNetVivado.srcs/sources_1/bd/design_1/ipshared/1ddd/hdl/verilog" --include "../../../../ResNetVivado.srcs/sources_1/bd/design_1/ipshared/b2d0/hdl/verilog" \
"../../../bd/design_1/ip/design_1_axi_smc_1_2/bd_0/sim/bd_69f9.v" \
"../../../bd/design_1/ip/design_1_axi_smc_1_2/sim/design_1_axi_smc_1_2.v" \

verilog xil_defaultlib "glbl.v"

nosort
