#______________________________________________________________________#
#                        Toro - A VPR Front-End                        #
#      (c) Copyright 2012-2013 Texas Instruments (under GNU GPL)       #
#______________________________________________________________________#
#                     Circuit Design (VPR's BLIF)                      #
#______________________________________________________________________#
.model or1200_flat
.inputs top.clk top.clk_2 top.in_data_0 top.in_data_1
.outputs top.out_addr_0 top.out_addr_1
.latch n0 top.out_addr_0 re top.clk 0
.latch n1 top.out_addr_1 re top.clk 0
.names top.in_data_0 n0
.names top.in_data_1 n1
.end
#______________________________________________________________________#
