#-----------------------------------------------------------
# Vivado v2019.1.2 (64-bit)
# SW Build 2615518 on Fri Aug  9 15:53:29 MDT 2019
# IP Build 2614745 on Fri Aug  9 20:55:02 MDT 2019
# Start of session at: Tue Sep 10 20:35:54 2019
# Process ID: 31161
# Current directory: /home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.runs/impl_1
# Command line: vivado -log main.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source main.tcl -notrace
# Log file: /home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.runs/impl_1/main.vdi
# Journal file: /home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source main.tcl -notrace
Command: link_design -top main -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.srcs/constrs_1/new/constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'digitSelect[0]'. [/home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.srcs/constrs_1/new/constraints.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.srcs/constrs_1/new/constraints.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'digitSelect[1]'. [/home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.srcs/constrs_1/new/constraints.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.srcs/constrs_1/new/constraints.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'digitSelect[2]'. [/home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.srcs/constrs_1/new/constraints.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.srcs/constrs_1/new/constraints.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'digitSelect[3]'. [/home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.srcs/constrs_1/new/constraints.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.srcs/constrs_1/new/constraints.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.srcs/constrs_1/new/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1792.141 ; gain = 0.000 ; free physical = 1367 ; free virtual = 6889
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1798.078 ; gain = 347.363 ; free physical = 1368 ; free virtual = 6891
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1861.812 ; gain = 63.734 ; free physical = 1356 ; free virtual = 6890

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1ce0a8daa

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2254.664 ; gain = 392.852 ; free physical = 982 ; free virtual = 6515

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1ce0a8daa

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2369.602 ; gain = 0.000 ; free physical = 869 ; free virtual = 6402
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1ce0a8daa

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2369.602 ; gain = 0.000 ; free physical = 869 ; free virtual = 6402
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 16fd24bb9

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2369.602 ; gain = 0.000 ; free physical = 869 ; free virtual = 6402
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 16fd24bb9

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2369.602 ; gain = 0.000 ; free physical = 869 ; free virtual = 6402
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 16fd24bb9

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2369.602 ; gain = 0.000 ; free physical = 869 ; free virtual = 6402
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 16fd24bb9

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2369.602 ; gain = 0.000 ; free physical = 869 ; free virtual = 6402
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2369.602 ; gain = 0.000 ; free physical = 869 ; free virtual = 6402
Ending Logic Optimization Task | Checksum: 17b62de76

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2369.602 ; gain = 0.000 ; free physical = 869 ; free virtual = 6402

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 17b62de76

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2369.602 ; gain = 0.000 ; free physical = 868 ; free virtual = 6402

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 17b62de76

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2369.602 ; gain = 0.000 ; free physical = 868 ; free virtual = 6402

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2369.602 ; gain = 0.000 ; free physical = 868 ; free virtual = 6402
Ending Netlist Obfuscation Task | Checksum: 17b62de76

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2369.602 ; gain = 0.000 ; free physical = 868 ; free virtual = 6402
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2369.602 ; gain = 571.523 ; free physical = 868 ; free virtual = 6402
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2369.602 ; gain = 0.000 ; free physical = 868 ; free virtual = 6402
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2401.617 ; gain = 0.000 ; free physical = 865 ; free virtual = 6400
INFO: [Common 17-1381] The checkpoint '/home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.runs/impl_1/main_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file main_drc_opted.rpt -pb main_drc_opted.pb -rpx main_drc_opted.rpx
Command: report_drc -file main_drc_opted.rpt -pb main_drc_opted.pb -rpx main_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/margo/Xilinx/Vivado/2019.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.runs/impl_1/main_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2454.512 ; gain = 0.000 ; free physical = 854 ; free virtual = 6388
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ac66ecd8

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2454.512 ; gain = 0.000 ; free physical = 854 ; free virtual = 6388
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2454.512 ; gain = 0.000 ; free physical = 854 ; free virtual = 6388

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 963b4734

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2454.512 ; gain = 0.000 ; free physical = 845 ; free virtual = 6379

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: ed186eb3

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2454.512 ; gain = 0.000 ; free physical = 853 ; free virtual = 6387

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: ed186eb3

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2454.512 ; gain = 0.000 ; free physical = 853 ; free virtual = 6387
Phase 1 Placer Initialization | Checksum: ed186eb3

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2454.512 ; gain = 0.000 ; free physical = 853 ; free virtual = 6387

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: ed186eb3

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.37 . Memory (MB): peak = 2454.512 ; gain = 0.000 ; free physical = 852 ; free virtual = 6386

Phase 2.2 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.2 Global Placement Core | Checksum: c4cb29c5

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2454.512 ; gain = 0.000 ; free physical = 845 ; free virtual = 6380
Phase 2 Global Placement | Checksum: c4cb29c5

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2454.512 ; gain = 0.000 ; free physical = 846 ; free virtual = 6380

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: c4cb29c5

Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2454.512 ; gain = 0.000 ; free physical = 846 ; free virtual = 6380

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1cd0e5b8e

Time (s): cpu = 00:00:00.85 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2454.512 ; gain = 0.000 ; free physical = 846 ; free virtual = 6380

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 170af84e4

Time (s): cpu = 00:00:00.87 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2454.512 ; gain = 0.000 ; free physical = 846 ; free virtual = 6380

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 170af84e4

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2454.512 ; gain = 0.000 ; free physical = 846 ; free virtual = 6380

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 91cf956d

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2454.512 ; gain = 0.000 ; free physical = 844 ; free virtual = 6378

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 91cf956d

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2454.512 ; gain = 0.000 ; free physical = 844 ; free virtual = 6378

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 91cf956d

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2454.512 ; gain = 0.000 ; free physical = 844 ; free virtual = 6378
Phase 3 Detail Placement | Checksum: 91cf956d

Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2454.512 ; gain = 0.000 ; free physical = 844 ; free virtual = 6378

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 91cf956d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2454.512 ; gain = 0.000 ; free physical = 844 ; free virtual = 6378

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 91cf956d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2454.512 ; gain = 0.000 ; free physical = 844 ; free virtual = 6379

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 91cf956d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2454.512 ; gain = 0.000 ; free physical = 844 ; free virtual = 6379

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2454.512 ; gain = 0.000 ; free physical = 844 ; free virtual = 6379
Phase 4.4 Final Placement Cleanup | Checksum: 91cf956d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2454.512 ; gain = 0.000 ; free physical = 844 ; free virtual = 6379
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 91cf956d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2454.512 ; gain = 0.000 ; free physical = 844 ; free virtual = 6379
Ending Placer Task | Checksum: 6f18ac02

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.63 . Memory (MB): peak = 2454.512 ; gain = 0.000 ; free physical = 844 ; free virtual = 6379
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 5 Warnings, 4 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2454.512 ; gain = 0.000 ; free physical = 850 ; free virtual = 6384
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2454.512 ; gain = 0.000 ; free physical = 848 ; free virtual = 6384
INFO: [Common 17-1381] The checkpoint '/home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.runs/impl_1/main_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file main_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2454.512 ; gain = 0.000 ; free physical = 844 ; free virtual = 6379
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_placed.rpt -pb main_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file main_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2454.512 ; gain = 0.000 ; free physical = 848 ; free virtual = 6382
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 4a5602ee ConstDB: 0 ShapeSum: 24c2a914 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 101fd51ab

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2466.430 ; gain = 11.918 ; free physical = 746 ; free virtual = 6271
Post Restoration Checksum: NetGraph: 1a0e8bb7 NumContArr: e7eec5f4 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 2.1 Create Timer | Checksum: 101fd51ab

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2519.238 ; gain = 64.727 ; free physical = 728 ; free virtual = 6253

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 101fd51ab

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2528.238 ; gain = 73.727 ; free physical = 711 ; free virtual = 6236

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 101fd51ab

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2528.238 ; gain = 73.727 ; free physical = 711 ; free virtual = 6236
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 15354f66d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2538.246 ; gain = 83.734 ; free physical = 704 ; free virtual = 6229
INFO: [Route 35-416] Intermediate Timing Summary | WNS=80.831 | TNS=0.000  | WHS=-0.002 | THS=-0.018 |

Phase 2 Router Initialization | Checksum: ec31786f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2538.246 ; gain = 83.734 ; free physical = 703 ; free virtual = 6228

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 38
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 38
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: bf91feb7

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2541.250 ; gain = 86.738 ; free physical = 704 ; free virtual = 6230

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=80.767 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1afbc9c40

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2541.250 ; gain = 86.738 ; free physical = 704 ; free virtual = 6230
Phase 4 Rip-up And Reroute | Checksum: 1afbc9c40

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2541.250 ; gain = 86.738 ; free physical = 704 ; free virtual = 6230

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1afbc9c40

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2541.250 ; gain = 86.738 ; free physical = 704 ; free virtual = 6230

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1afbc9c40

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2541.250 ; gain = 86.738 ; free physical = 704 ; free virtual = 6230
Phase 5 Delay and Skew Optimization | Checksum: 1afbc9c40

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2541.250 ; gain = 86.738 ; free physical = 704 ; free virtual = 6230

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1b96d2019

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2541.250 ; gain = 86.738 ; free physical = 704 ; free virtual = 6230
INFO: [Route 35-416] Intermediate Timing Summary | WNS=80.861 | TNS=0.000  | WHS=0.237  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1b96d2019

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2541.250 ; gain = 86.738 ; free physical = 704 ; free virtual = 6230
Phase 6 Post Hold Fix | Checksum: 1b96d2019

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2541.250 ; gain = 86.738 ; free physical = 704 ; free virtual = 6230

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0125967 %
  Global Horizontal Routing Utilization  = 0.0206923 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1b96d2019

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2541.250 ; gain = 86.738 ; free physical = 704 ; free virtual = 6230

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1b96d2019

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2541.250 ; gain = 86.738 ; free physical = 704 ; free virtual = 6229

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1cfe146aa

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2541.250 ; gain = 86.738 ; free physical = 704 ; free virtual = 6229

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=80.861 | TNS=0.000  | WHS=0.237  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1cfe146aa

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2541.250 ; gain = 86.738 ; free physical = 705 ; free virtual = 6230
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2541.250 ; gain = 86.738 ; free physical = 721 ; free virtual = 6246

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 5 Warnings, 4 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2541.250 ; gain = 86.738 ; free physical = 721 ; free virtual = 6246
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2541.250 ; gain = 0.000 ; free physical = 721 ; free virtual = 6246
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2553.125 ; gain = 11.875 ; free physical = 718 ; free virtual = 6245
INFO: [Common 17-1381] The checkpoint '/home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.runs/impl_1/main_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file main_drc_routed.rpt -pb main_drc_routed.pb -rpx main_drc_routed.rpx
Command: report_drc -file main_drc_routed.rpt -pb main_drc_routed.pb -rpx main_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.runs/impl_1/main_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file main_methodology_drc_routed.rpt -pb main_methodology_drc_routed.pb -rpx main_methodology_drc_routed.rpx
Command: report_methodology -file main_methodology_drc_routed.rpt -pb main_methodology_drc_routed.pb -rpx main_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/margo/Documents/Programming/VHDL/segmentDisplay/segmentDisplay.runs/impl_1/main_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file main_power_routed.rpt -pb main_power_summary_routed.pb -rpx main_power_routed.rpx
Command: report_power -file main_power_routed.rpt -pb main_power_summary_routed.pb -rpx main_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
73 Infos, 5 Warnings, 4 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file main_route_status.rpt -pb main_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file main_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file main_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file main_bus_skew_routed.rpt -pb main_bus_skew_routed.pb -rpx main_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Sep 10 20:36:50 2019...
