<?xml version="1.0" encoding="utf-8"?>
<module id="VPORT" HW_revision="" XML_version="1" description=" This module provides an interface to program the VPORT (Video Port) registers. These registers are memory mapped.        ">
	<register id="VP_CTL" acronym="VP_CTL" offset="0x00C0" width="32" description="Video Port Control Register">
		<bitfield id="_RSVD" width="16" begin="31" end="16" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="VPRST" width="1" begin="15" end="15" resetval="0" description="Video Port Software Reset" range="" rwaccess="R">
		</bitfield>
		<bitfield id="VPHLT" width="1" begin="14" end="14" resetval="0" description="Video Port Halt" range="" rwaccess="R">
		</bitfield>
		<bitfield id="_RSVD" width="6" begin="13" end="8" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="VCLK2P" width="1" begin="7" end="7" resetval="0" description="VCTL1 Pin Polarity" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="VCT3P" width="1" begin="6" end="6" resetval="0" description="VCTL1 Pin Polarity" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="VCT2P" width="1" begin="5" end="5" resetval="0" description="VCTL1 Pin Polarity" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="VCT1P" width="1" begin="4" end="4" resetval="0" description="VCTL1 Pin Polarity" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="1" begin="3" end="3" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="TCI" width="1" begin="2" end="2" resetval="0" description="TCI Capture Mode" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="DISP" width="1" begin="1" end="1" resetval="0" description="Display Mode" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_2CHNL" width="1" begin="0" end="0" resetval="0" description="Dual Channel Mode" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="VP_STAT" acronym="VP_STAT" offset="0x00C4" width="32" description="Video Port Status Register">
		<bitfield id="_RSVD" width="28" begin="31" end="4" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="DCDIS" width="1" begin="3" end="3" resetval="0" description="Dual Channel Disabled" range="" rwaccess="R">
		</bitfield>
		<bitfield id="HIDATA" width="1" begin="2" end="2" resetval="0" description="High Data Half bus" range="" rwaccess="R">
		</bitfield>
		<bitfield id="Reserved" width="2" begin="1" end="0" resetval="0" description="" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="VP_IE" acronym="VP_IE" offset="0x00C8" width="32" description="Video Port Interrupt Enable Register">
		<bitfield id="_RSVD" width="8" begin="31" end="24" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="LFDB" width="1" begin="23" end="23" resetval="0" description="Lonfg field detected" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="SFDB" width="1" begin="22" end="22" resetval="0" description="Short field detected" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="VINTB2" width="1" begin="21" end="21" resetval="0" description="Field 2 vertical interrupt enable" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="VINTB1" width="1" begin="20" end="20" resetval="0" description="Field 1 Vertical interrupt enable" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="SERRB" width="1" begin="19" end="19" resetval="0" description="Synchronization" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="CCMPB" width="1" begin="18" end="18" resetval="0" description="Capture complete on A/B channel interrupt enable" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="COVRB" width="1" begin="17" end="17" resetval="0" description="Capture overrun on A/B channel interrupt enable" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="GPIO" width="1" begin="16" end="16" resetval="0" description="General Purpose I/O" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="1" begin="15" end="15" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="DCNA" width="1" begin="14" end="14" resetval="0" description="Display complete not acknowledge" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="DCMP" width="1" begin="13" end="13" resetval="0" description="Display complete" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="DUND" width="1" begin="12" end="12" resetval="0" description="Display underrun" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="TICK" width="1" begin="11" end="11" resetval="0" description="Clock tick" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STC" width="1" begin="10" end="10" resetval="0" description="System time clock" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="2" begin="9" end="8" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="LFDA" width="1" begin="7" end="7" resetval="0" description="Lonfg field detected" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="SFDA" width="1" begin="6" end="6" resetval="0" description="Short field detected" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="VINTA2" width="1" begin="5" end="5" resetval="0" description="Field 2 vertical interrupt enable" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="VINTA1" width="1" begin="4" end="4" resetval="0" description="Field 1 Vertical interrupt enable" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="SERRA" width="1" begin="3" end="3" resetval="0" description="Synchronization" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="CCMPA" width="1" begin="2" end="2" resetval="0" description="Capture complete on A/B channel interrupt enable" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="COVRA" width="1" begin="1" end="1" resetval="0" description="Capture overrun on A/B channel interrupt enable" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="VIE" width="1" begin="0" end="0" resetval="0" description="Video Port global interrupt enable" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="VP_IS" acronym="VP_IS" offset="0x00CC" width="32" description="Video Port Interrupt Status Register">
		<bitfield id="_RSVD" width="8" begin="31" end="24" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="LFDB" width="1" begin="23" end="23" resetval="0" description="Lonfg field detected" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="SFDB" width="1" begin="22" end="22" resetval="0" description="Short field detected" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="VINTB2" width="1" begin="21" end="21" resetval="0" description="Field 2 vertical interrupt enable" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="VINTB1" width="1" begin="20" end="20" resetval="0" description="Field 1 Vertical interrupt enable" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="SERRB" width="1" begin="19" end="19" resetval="0" description="Synchronization" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="CCMPB" width="1" begin="18" end="18" resetval="0" description="Capture complete on A/B channel interrupt enable" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="COVRB" width="1" begin="17" end="17" resetval="0" description="Capture overrun on A/B channel interrupt enable" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="GPIO" width="1" begin="16" end="16" resetval="0" description="General Purpose I/O" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="1" begin="15" end="15" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="DCNA" width="1" begin="14" end="14" resetval="0" description="Display complete not acknowledge" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="DCMP" width="1" begin="13" end="13" resetval="0" description="Display complete" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="DUND" width="1" begin="12" end="12" resetval="0" description="Display underrun" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="TICK" width="1" begin="11" end="11" resetval="0" description="Clock tick" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STC" width="1" begin="10" end="10" resetval="0" description="System time clock" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="2" begin="9" end="8" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="LFDA" width="1" begin="7" end="7" resetval="0" description="Lonfg field detected" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="SFDA" width="1" begin="6" end="6" resetval="0" description="Short field detected" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="VINTA2" width="1" begin="5" end="5" resetval="0" description="Field 2 vertical interrupt enable" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="VINTA1" width="1" begin="4" end="4" resetval="0" description="Field 1 Vertical interrupt enable" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="SERRA" width="1" begin="3" end="3" resetval="0" description="Synchronization" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="CCMPA" width="1" begin="2" end="2" resetval="0" description="Capture complete on A/B channel interrupt enable" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="COVRA" width="1" begin="1" end="1" resetval="0" description="Capture overrun on A/B channel interrupt enable" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="1" begin="0" end="0" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="PID" acronym="PID" offset="0x0000" width="32" description="Video Port Peripheral Identification Register">
		<bitfield id="_RSVD" width="8" begin="31" end="24" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="TYPE" width="8" begin="23" end="16" resetval="0" description="Peripheral Type" range="" rwaccess="R">
		</bitfield>
		<bitfield id="CLASS" width="8" begin="15" end="8" resetval="0" description="Peripheral Class" range="" rwaccess="R">
		</bitfield>
		<bitfield id="REVISION" width="8" begin="7" end="0" resetval="0" description="Peripheral Revision" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="PCR" acronym="PCR" offset="0x0004" width="32" description="Video Port Peripheral Control Register">
		<bitfield id="_RSVD" width="29" begin="31" end="3" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PEREN" width="1" begin="2" end="2" resetval="0" description="Peripheral Enable" range="" rwaccess="RW">
			<bitenum id="INP_DIS" value="0" token="INP_DIS" description="" />
			<bitenum id="PORT_FUNC" value="1" token="PORT_FUNC" description="" />
		</bitfield>
		<bitfield id="SOFT" width="1" begin="1" end="1" resetval="0" description="Emulation suspend" range="" rwaccess="R">
			<bitenum id="FLD_COMP_EMU_SUS" value="0" token="FLD_COMP_EMU_SUS" description="" />
			<bitenum id="ND" value="1" token="ND" description="" />
		</bitfield>
		<bitfield id="FREE" width="1" begin="0" end="0" resetval="0" description="Port Operation during emulation suspension" range="" rwaccess="RW">
			<bitenum id="SOFT_DET" value="0" token="SOFT_DET" description="" />
			<bitenum id="PORT_ENA_EMU_SUS" value="1" token="PORT_ENA_EMU_SUS" description="" />
		</bitfield>
	</register>
	<register id="PFUNC" acronym="PFUNC" offset="0x0020" width="32" description="Video Port Pin Function Register">
		<bitfield id="_RSVD" width="9" begin="31" end="23" resetval="0" description="Reserved" range="" rwaccess="N">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="Disable DMA Mode" />
			<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable DMA Mode" />
		</bitfield>
		<bitfield id="PFUNC22" width="1" begin="22" end="22" resetval="0" description="Controls VCTL3" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PFUNC21" width="1" begin="21" end="21" resetval="0" description="Controls VCTL2" range="" rwaccess="RW">
			<bitenum id="14BYTE" value="17" token="14BYTE" description="14 Bytes" />
		</bitfield>
		<bitfield id="PFUNC20" width="1" begin="20" end="20" resetval="0" description="Controls VCTL1" range="" rwaccess="RW">
			<bitenum id="8BYTE" value="16" token="8BYTE" description="8 Bytes" />
		</bitfield>
		<bitfield id="_RSVD" width="9" begin="19" end="11" resetval="0" description="Reserved" range="" rwaccess="N">
			<bitenum id="4BYTE" value="1" token="4BYTE" description="4 Bytes" />
		</bitfield>
		<bitfield id="PFUNC10" width="1" begin="10" end="10" resetval="0" description="Controls VDATA[19:10]" range="" rwaccess="RW">
			<bitenum id="1BYTE" value="0" token="1BYTE" description="1 Byte" />
		</bitfield>
		<bitfield id="_RSVD" width="9" begin="9" end="1" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PFUNC0" width="1" begin="0" end="0" resetval="0" description="Controls VDATA[9:0]" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="PDIR" acronym="PDIR" offset="0x0024" width="32" description="Video Port  Direction Register">
		<bitfield id="_RSVD" width="9" begin="31" end="23" resetval="0" description="These bits are not used" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PDIR22" width="1" begin="22" end="22" resetval="0" description="Controls VCTL3" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PDIR21" width="1" begin="21" end="21" resetval="0" description="Controls VCTL2" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PDIR20" width="1" begin="20" end="20" resetval="0" description="Controls VCTL1" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="3" begin="19" end="17" resetval="0" description="These bits are not used" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PDIR16" width="1" begin="16" end="16" resetval="0" description="Controls VDATA[19:16]" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="3" begin="15" end="13" resetval="0" description="These bits are not used" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PDIR12" width="1" begin="12" end="12" resetval="0" description="Controls VDATA[15:12]" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="1" begin="11" end="11" resetval="0" description="These bits are not used" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PDIR10" width="1" begin="10" end="10" resetval="0" description="Controls VDATA[11:10]" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="1" begin="9" end="9" resetval="0" description="These bits are not used" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PDIR8" width="1" begin="8" end="8" resetval="0" description="Controls VDATA[9:8]" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="3" begin="7" end="5" resetval="0" description="These bits are not used" range="" rwaccess="N">
			<bitenum id="ENABLE" value="1" token="ENABLE" description="Access the divisor latches" />
		</bitfield>
		<bitfield id="PDIR4" width="1" begin="4" end="4" resetval="0" description="Controls VDATA[7:4]" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="Access the RBR/THR and IER" />
		</bitfield>
		<bitfield id="_RSVD" width="3" begin="3" end="1" resetval="0" description="These bits are not used" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PDIR0" width="1" begin="0" end="0" resetval="0" description="Controls VDATA[3:0]" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="PDIN" acronym="PDIN" offset="0x0028" width="32" description="Video Port  Data In Register">
		<bitfield id="_RSVD" width="9" begin="31" end="23" resetval="0" description="These bits are not used" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PDIN22" width="1" begin="22" end="22" resetval="0" description="Pin 22 returns the value of VCTL3 PIN" range="" rwaccess="R">
		</bitfield>
		<bitfield id="PDIN21" width="1" begin="21" end="21" resetval="0" description="Pin 21 returns the value of VCTL2 PIN" range="" rwaccess="R">
		</bitfield>
		<bitfield id="PDIN20" width="1" begin="20" end="20" resetval="0" description="Pin 20 returns the value of VCTL1 PIN" range="" rwaccess="R">
		</bitfield>
		<bitfield id="PDIN19" width="1" begin="19" end="19" resetval="0" description="Return the value of VDATA  pins" range="" rwaccess="R">
		</bitfield>
		<bitfield id="PDIN18" width="1" begin="18" end="18" resetval="0" description="Return the value of VDATA  pins" range="" rwaccess="R">
		</bitfield>
		<bitfield id="PDIN17" width="1" begin="17" end="17" resetval="0" description="Return the value of VDATA  pins" range="" rwaccess="R">
		</bitfield>
		<bitfield id="PDIN16" width="1" begin="16" end="16" resetval="0" description="Return the value of VDATA  pins" range="" rwaccess="R">
		</bitfield>
		<bitfield id="PDIN15" width="1" begin="15" end="15" resetval="0" description="Return the value of VDATA  pins" range="" rwaccess="R">
		</bitfield>
		<bitfield id="PDIN14" width="1" begin="14" end="14" resetval="0" description="Return the value of VDATA  pins" range="" rwaccess="R">
		</bitfield>
		<bitfield id="PDIN13" width="1" begin="13" end="13" resetval="0" description="Return the value of VDATA  pins" range="" rwaccess="R">
		</bitfield>
		<bitfield id="PDIN12" width="1" begin="12" end="12" resetval="0" description="Return the value of VDATA  pins" range="" rwaccess="R">
		</bitfield>
		<bitfield id="PDIN11" width="1" begin="11" end="11" resetval="0" description="Return the value of VDATA  pins" range="" rwaccess="R">
		</bitfield>
		<bitfield id="PDIN10" width="1" begin="10" end="10" resetval="0" description="Return the value of VDATA  pins" range="" rwaccess="R">
		</bitfield>
		<bitfield id="PDIN9" width="1" begin="9" end="9" resetval="0" description="Return the value of VDATA  pins" range="" rwaccess="R">
		</bitfield>
		<bitfield id="PDIN8" width="1" begin="8" end="8" resetval="0" description="Return the value of VDATA  pins" range="" rwaccess="R">
		</bitfield>
		<bitfield id="PDIN7" width="1" begin="7" end="7" resetval="0" description="Return the value of VDATA  pins" range="" rwaccess="R">
		</bitfield>
		<bitfield id="PDIN6" width="1" begin="6" end="6" resetval="0" description="Return the value of VDATA  pins" range="" rwaccess="R">
		</bitfield>
		<bitfield id="PDIN5" width="1" begin="5" end="5" resetval="0" description="Return the value of VDATA  pins" range="" rwaccess="R">
		</bitfield>
		<bitfield id="PDIN4" width="1" begin="4" end="4" resetval="0" description="Return the value of VDATA  pins" range="" rwaccess="R">
		</bitfield>
		<bitfield id="PDIN3" width="1" begin="3" end="3" resetval="0" description="Return the value of VDATA  pins" range="" rwaccess="R">
		</bitfield>
		<bitfield id="PDIN2" width="1" begin="2" end="2" resetval="0" description="Return the value of VDATA  pins" range="" rwaccess="R">
		</bitfield>
		<bitfield id="PDIN1" width="1" begin="1" end="1" resetval="0" description="Return the value of VDATA  pins" range="" rwaccess="R">
		</bitfield>
		<bitfield id="PDIN0" width="1" begin="0" end="0" resetval="0" description="Return the value of VDATA  pins" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="PDOUT" acronym="PDOUT" offset="0x002C" width="32" description="Video Port Data Out Register">
		<bitfield id="_RSVD" width="9" begin="31" end="23" resetval="0" description="These bits are not used" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PDOUT22" width="1" begin="22" end="22" resetval="0" description="Controls VCTL3" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PDOUT21" width="1" begin="21" end="21" resetval="0" description="Controls VCTL2" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PDOUT20" width="1" begin="20" end="20" resetval="0" description="Controls VCTL1" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PDOUT19" width="1" begin="19" end="19" resetval="0" description="Controls VDATA" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PDOUT18" width="1" begin="18" end="18" resetval="0" description="Controls VDATA" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PDOUT17" width="1" begin="17" end="17" resetval="0" description="Controls VDATA" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PDOUT16" width="1" begin="16" end="16" resetval="0" description="Controls VDATA" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PDOUT15" width="1" begin="15" end="15" resetval="0" description="Controls VDATA" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PDOUT14" width="1" begin="14" end="14" resetval="0" description="Controls VDATA" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PDOUT13" width="1" begin="13" end="13" resetval="0" description="Controls VDATA" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PDOUT12" width="1" begin="12" end="12" resetval="0" description="Controls VDATA" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PDOUT11" width="1" begin="11" end="11" resetval="0" description="Controls VDATA" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PDOUT10" width="1" begin="10" end="10" resetval="0" description="Controls VDATA" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PDOUT9" width="1" begin="9" end="9" resetval="0" description="Controls VDATA" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PDOUT8" width="1" begin="8" end="8" resetval="0" description="Controls VDATA" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PDOUT7" width="1" begin="7" end="7" resetval="0" description="Controls VDATA" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PDOUT6" width="1" begin="6" end="6" resetval="0" description="Controls VDATA" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PDOUT5" width="1" begin="5" end="5" resetval="0" description="Controls VDATA" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PDOUT4" width="1" begin="4" end="4" resetval="0" description="Controls VDATA" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PDOUT3" width="1" begin="3" end="3" resetval="0" description="Controls VDATA" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PDOUT2" width="1" begin="2" end="2" resetval="0" description="Controls VDATA" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PDOUT1" width="1" begin="1" end="1" resetval="0" description="Controls VDATA" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PDOUT0" width="1" begin="0" end="0" resetval="0" description="Controls VDATA" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="PDSET" acronym="PDSET" offset="0x0030" width="32" description="Video Port Data Set Register">
		<bitfield id="_RSVD" width="9" begin="31" end="23" resetval="0" description="These bits are not used." range="" rwaccess="N">
		</bitfield>
		<bitfield id="PDSET22" width="1" begin="22" end="22" resetval="0" description="Sets corresponding bit in PDOUT" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PDSET21" width="1" begin="21" end="21" resetval="0" description="Sets corresponding bit in PDOUT" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PDSET20" width="1" begin="20" end="20" resetval="0" description="Sets corresponding bit in PDOUT" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PDSET19" width="1" begin="19" end="19" resetval="0" description="Sets corresponding bit in PDOUT" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PDSET18" width="1" begin="18" end="18" resetval="0" description="Sets corresponding bit in PDOUT" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PDSET17" width="1" begin="17" end="17" resetval="0" description="Sets corresponding bit in PDOUT" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PDSET16" width="1" begin="16" end="16" resetval="0" description="Sets corresponding bit in PDOUT" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PDSET15" width="1" begin="15" end="15" resetval="0" description="Sets corresponding bit in PDOUT" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PDSET14" width="1" begin="14" end="14" resetval="0" description="Sets corresponding bit in PDOUT" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PDSET13" width="1" begin="13" end="13" resetval="0" description="Sets corresponding bit in PDOUT" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PDSET12" width="1" begin="12" end="12" resetval="0" description="Sets corresponding bit in PDOUT" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PDSET11" width="1" begin="11" end="11" resetval="0" description="Sets corresponding bit in PDOUT" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PDSET10" width="1" begin="10" end="10" resetval="0" description="Sets corresponding bit in PDOUT" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PDSET9" width="1" begin="9" end="9" resetval="0" description="Sets corresponding bit in PDOUT" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PDSET8" width="1" begin="8" end="8" resetval="0" description="Sets corresponding bit in PDOUT" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PDSET7" width="1" begin="7" end="7" resetval="0" description="Sets corresponding bit in PDOUT" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PDSET6" width="1" begin="6" end="6" resetval="0" description="Sets corresponding bit in PDOUT" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PDSET5" width="1" begin="5" end="5" resetval="0" description="Sets corresponding bit in PDOUT" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PDSET4" width="1" begin="4" end="4" resetval="0" description="Sets corresponding bit in PDOUT" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PDSET3" width="1" begin="3" end="3" resetval="0" description="Sets corresponding bit in PDOUT" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PDSET2" width="1" begin="2" end="2" resetval="0" description="Sets corresponding bit in PDOUT" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PDSET1" width="1" begin="1" end="1" resetval="0" description="Sets corresponding bit in PDOUT" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PDSET0" width="1" begin="0" end="0" resetval="0" description="Sets corresponding bit in PDOUT" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="PDCLR" acronym="PDCLR" offset="0x0034" width="32" description="Video Port  Data Clear Register">
		<bitfield id="_RSVD" width="9" begin="31" end="23" resetval="0" description="These bits are not used." range="" rwaccess="N">
		</bitfield>
		<bitfield id="PDCLR22" width="1" begin="22" end="22" resetval="0" description="Controls VCTL3" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PDCLR21" width="1" begin="21" end="21" resetval="0" description="Controls VCTL2" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PDCLR20" width="1" begin="20" end="20" resetval="0" description="Controls VCTL1" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PDCLR19" width="1" begin="19" end="19" resetval="0" description="Clears corresponding bit in PDOUT" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PDCLR18" width="1" begin="18" end="18" resetval="0" description="Clears corresponding bit in PDOUT" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PDCLR17" width="1" begin="17" end="17" resetval="0" description="Clears corresponding bit in PDOUT" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PDCLR16" width="1" begin="16" end="16" resetval="0" description="Clears corresponding bit in PDOUT" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PDCLR15" width="1" begin="15" end="15" resetval="0" description="Clears corresponding bit in PDOUT" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PDCLR14" width="1" begin="14" end="14" resetval="0" description="Clears corresponding bit in PDOUT" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PDCLR13" width="1" begin="13" end="13" resetval="0" description="Clears corresponding bit in PDOUT" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PDCLR12" width="1" begin="12" end="12" resetval="0" description="Clears corresponding bit in PDOUT" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PDCLR11" width="1" begin="11" end="11" resetval="0" description="Clears corresponding bit in PDOUT" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PDCLR10" width="1" begin="10" end="10" resetval="0" description="Clears corresponding bit in PDOUT" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PDCLR9" width="1" begin="9" end="9" resetval="0" description="Clears corresponding bit in PDOUT" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PDCLR8" width="1" begin="8" end="8" resetval="0" description="Clears corresponding bit in PDOUT" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PDCLR7" width="1" begin="7" end="7" resetval="0" description="Clears corresponding bit in PDOUT" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PDCLR6" width="1" begin="6" end="6" resetval="0" description="Clears corresponding bit in PDOUT" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PDCLR5" width="1" begin="5" end="5" resetval="0" description="Clears corresponding bit in PDOUT" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PDCLR4" width="1" begin="4" end="4" resetval="0" description="Clears corresponding bit in PDOUT" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PDCLR3" width="1" begin="3" end="3" resetval="0" description="Clears corresponding bit in PDOUT" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PDCLR2" width="1" begin="2" end="2" resetval="0" description="Clears corresponding bit in PDOUT" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PDCLR1" width="1" begin="1" end="1" resetval="0" description="Clears corresponding bit in PDOUT" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PDSET0" width="1" begin="0" end="0" resetval="0" description="Clears corresponding bit in PDOUT" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="PIEN" acronym="PIEN" offset="0x0038" width="32" description="Video Port Interrupt Enable">
		<bitfield id="_RSVD" width="9" begin="31" end="23" resetval="0" description="These bits are not used." range="" rwaccess="N">
		</bitfield>
		<bitfield id="PIEN22" width="1" begin="22" end="22" resetval="0" description="Enable interrupt on VCTL3 pin" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PIEN21" width="1" begin="21" end="21" resetval="0" description="Enable interrupt on VCTL2 pin" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PIEN20" width="1" begin="20" end="20" resetval="0" description="Enable interrupt on VCTL1 pin" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PIEN19" width="1" begin="19" end="19" resetval="0" description="Enable interrupt on corresponding VDATA pin" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PIEN18" width="1" begin="18" end="18" resetval="0" description="Enable interrupt on corresponding VDATA pin" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PIEN17" width="1" begin="17" end="17" resetval="0" description="Enable interrupt on corresponding VDATA pin" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PIEN16" width="1" begin="16" end="16" resetval="0" description="Enable interrupt on corresponding VDATA pin" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PIEN15" width="1" begin="15" end="15" resetval="0" description="Enable interrupt on corresponding VDATA pin" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PIEN14" width="1" begin="14" end="14" resetval="0" description="Enable interrupt on corresponding VDATA pin" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PIEN13" width="1" begin="13" end="13" resetval="0" description="Enable interrupt on corresponding VDATA pin" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PIEN12" width="1" begin="12" end="12" resetval="0" description="Enable interrupt on corresponding VDATA pin" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PIEN11" width="1" begin="11" end="11" resetval="0" description="Enable interrupt on corresponding VDATA pin" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PIEN10" width="1" begin="10" end="10" resetval="0" description="Enable interrupt on corresponding VDATA pin" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PIEN9" width="1" begin="9" end="9" resetval="0" description="Enable interrupt on corresponding VDATA pin" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PIEN8" width="1" begin="8" end="8" resetval="0" description="Enable interrupt on corresponding VDATA pin" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PIEN7" width="1" begin="7" end="7" resetval="0" description="Enable interrupt on corresponding VDATA pin" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PIEN6" width="1" begin="6" end="6" resetval="0" description="Enable interrupt on corresponding VDATA pin" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PIEN5" width="1" begin="5" end="5" resetval="0" description="Enable interrupt on corresponding VDATA pin" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PIEN4" width="1" begin="4" end="4" resetval="0" description="Enable interrupt on corresponding VDATA pin" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PIEN3" width="1" begin="3" end="3" resetval="0" description="Enable interrupt on corresponding VDATA pin" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PIEN2" width="1" begin="2" end="2" resetval="0" description="Enable interrupt on corresponding VDATA pin" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PIEN1" width="1" begin="1" end="1" resetval="0" description="Enable interrupt on corresponding VDATA pin" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PIEN0" width="1" begin="0" end="0" resetval="0" description="Enable interrupt on corresponding VDATA pin" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="PIPOL" acronym="PIPOL" offset="0x003C" width="32" description="Video Port  Interrupt Polarity Register">
		<bitfield id="_RSVD" width="9" begin="31" end="23" resetval="0" description="These bits are not used." range="" rwaccess="N">
		</bitfield>
		<bitfield id="PIPOL22" width="1" begin="22" end="22" resetval="0" description="Controls interrupt on VCTL3" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PIPOL21" width="1" begin="21" end="21" resetval="0" description="Controls interrupt on VCTL2" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PIPOL20" width="1" begin="20" end="20" resetval="0" description="Controls interrupt on VCTL1" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PIPOL19" width="1" begin="19" end="19" resetval="0" description="Controls interrupt on VDATA pin" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PIPOL18" width="1" begin="18" end="18" resetval="0" description="Controls interrupt on VDATA pin" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PIPOL17" width="1" begin="17" end="17" resetval="0" description="Controls interrupt on VDATA pin" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PIPOL16" width="1" begin="16" end="16" resetval="0" description="Controls interrupt on VDATA pin" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PIPOL15" width="1" begin="15" end="15" resetval="0" description="Controls interrupt on VDATA pin" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PIPOL14" width="1" begin="14" end="14" resetval="0" description="Controls interrupt on VDATA pin" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PIPOL13" width="1" begin="13" end="13" resetval="0" description="Controls interrupt on VDATA pin" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PIPOL12" width="1" begin="12" end="12" resetval="0" description="Controls interrupt on VDATA pin" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PIPOL11" width="1" begin="11" end="11" resetval="0" description="Controls interrupt on VDATA pin" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PIPOL10" width="1" begin="10" end="10" resetval="0" description="Controls interrupt on VDATA pin" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PIPOL9" width="1" begin="9" end="9" resetval="0" description="Controls interrupt on VDATA pin" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PIPOL8" width="1" begin="8" end="8" resetval="0" description="Controls interrupt on VDATA pin" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PIPOL7" width="1" begin="7" end="7" resetval="0" description="Controls interrupt on VDATA pin" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PIPOL6" width="1" begin="6" end="6" resetval="0" description="Controls interrupt on VDATA pin" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PIPOL5" width="1" begin="5" end="5" resetval="0" description="Controls interrupt on VDATA pin" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PIPOL4" width="1" begin="4" end="4" resetval="0" description="Controls interrupt on VDATA pin" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PIPOL3" width="1" begin="3" end="3" resetval="0" description="Controls interrupt on VDATA pin" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PIPOL2" width="1" begin="2" end="2" resetval="0" description="Controls interrupt on VDATA pin" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PIPOL1" width="1" begin="1" end="1" resetval="0" description="Controls interrupt on VDATA" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PIPOL0" width="1" begin="0" end="0" resetval="0" description="Controls interrupt on VDATA" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="PISTAT" acronym="PISTAT" offset="0x0040" width="32" description="Video Port Interrupt Status Register ">
		<bitfield id="_RSVD" width="9" begin="31" end="23" resetval="0" description="These bits are not used." range="" rwaccess="N">
		</bitfield>
		<bitfield id="PISTAT22" width="1" begin="22" end="22" resetval="0" description="Indicates pending interrupt on VCTL3 pin" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PISTAT21" width="1" begin="21" end="21" resetval="0" description="Indicates pending interrupt on VCTL2 pin" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PISTAT20" width="1" begin="20" end="20" resetval="0" description="Indicates pending interrupt on VCTL1 pin" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PISTAT19" width="1" begin="19" end="19" resetval="0" description="Controls interrupt on VDATA pin" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PISTAT18" width="1" begin="18" end="18" resetval="0" description="Controls interrupt on VDATA pin" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PISTAT17" width="1" begin="17" end="17" resetval="0" description="Controls interrupt on VDATA pin" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PISTAT16" width="1" begin="16" end="16" resetval="0" description="Controls interrupt on VDATA pin" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PISTAT15" width="1" begin="15" end="15" resetval="0" description="Controls interrupt on VDATA pin" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PISTAT14" width="1" begin="14" end="14" resetval="0" description="Controls interrupt on VDATA pin" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PISTAT13" width="1" begin="13" end="13" resetval="0" description="Controls interrupt on VDATA pin" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PISTAT12" width="1" begin="12" end="12" resetval="0" description="Controls interrupt on VDATA pin" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PISTAT11" width="1" begin="11" end="11" resetval="0" description="Controls interrupt on VDATA pin" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PISTAT10" width="1" begin="10" end="10" resetval="0" description="Controls interrupt on VDATA pin" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PISTAT9" width="1" begin="9" end="9" resetval="0" description="Controls interrupt on VDATA pin" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PISTAT8" width="1" begin="8" end="8" resetval="0" description="Controls interrupt on VDATA pin" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PISTAT7" width="1" begin="7" end="7" resetval="0" description="Controls interrupt on VDATA pin" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PISTAT6" width="1" begin="6" end="6" resetval="0" description="Controls interrupt on VDATA pin" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PISTAT5" width="1" begin="5" end="5" resetval="0" description="Controls interrupt on VDATA pin" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PISTAT4" width="1" begin="4" end="4" resetval="0" description="Controls interrupt on VDATA pin" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PISTAT3" width="1" begin="3" end="3" resetval="0" description="Controls interrupt on VDATA pin" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PISTAT2" width="1" begin="2" end="2" resetval="0" description="Controls interrupt on VDATA pin" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PISTAT1" width="1" begin="1" end="1" resetval="0" description="Controls interrupt on VDATA pin" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PISTAT0" width="1" begin="0" end="0" resetval="0" description="Controls interrupt on VDATA pin" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="PICLR" acronym="PICLR" offset="0x0044" width="32" description="Video Port  Interrupt Clear Register">
		<bitfield id="_RSVD" width="9" begin="31" end="23" resetval="0" description="These bits are not used." range="" rwaccess="N">
		</bitfield>
		<bitfield id="PICLR22" width="1" begin="22" end="22" resetval="0" description="Writing 1 to PICLR clears corresponding bit in PISTAT" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PICLR21" width="1" begin="21" end="21" resetval="0" description="Writing 1 to PICLR clears corresponding bit in PISTAT" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PICLR20" width="1" begin="20" end="20" resetval="0" description="Writing 1 to PICLR clears corresponding bit in PISTAT" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PICLR19" width="1" begin="19" end="19" resetval="0" description="Writing 1 to PICLR clears corresponding bit in PISTAT" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PICLR18" width="1" begin="18" end="18" resetval="0" description="Writing 1 to PICLR clears corresponding bit in PISTAT" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PICLR17" width="1" begin="17" end="17" resetval="0" description="Writing 1 to PICLR clears corresponding bit in PISTAT" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PICLR16" width="1" begin="16" end="16" resetval="0" description="Writing 1 to PICLR clears corresponding bit in PISTAT" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PICLR15" width="1" begin="15" end="15" resetval="0" description="Writing 1 to PICLR clears corresponding bit in PISTAT" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PICLR14" width="1" begin="14" end="14" resetval="0" description="Writing 1 to PICLR clears corresponding bit in PISTAT" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PICLR13" width="1" begin="13" end="13" resetval="0" description="Writing 1 to PICLR clears corresponding bit in PISTAT" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PICLR12" width="1" begin="12" end="12" resetval="0" description="Writing 1 to PICLR clears corresponding bit in PISTAT" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PICLR11" width="1" begin="11" end="11" resetval="0" description="Writing 1 to PICLR clears corresponding bit in PISTAT" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PICLR10" width="1" begin="10" end="10" resetval="0" description="Writing 1 to PICLR clears corresponding bit in PISTAT" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PICLR9" width="1" begin="9" end="9" resetval="0" description="Writing 1 to PICLR clears corresponding bit in PISTAT" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PICLR8" width="1" begin="8" end="8" resetval="0" description="Writing 1 to PICLR clears corresponding bit in PISTAT" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PICLR7" width="1" begin="7" end="7" resetval="0" description="Writing 1 to PICLR clears corresponding bit in PISTAT" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PICLR6" width="1" begin="6" end="6" resetval="0" description="Writing 1 to PICLR clears corresponding bit in PISTAT" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PICLR5" width="1" begin="5" end="5" resetval="0" description="Writing 1 to PICLR clears corresponding bit in PISTAT" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PICLR4" width="1" begin="4" end="4" resetval="0" description="Writing 1 to PICLR clears corresponding bit in PISTAT" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PICLR3" width="1" begin="3" end="3" resetval="0" description="Writing 1 to PICLR clears corresponding bit in PISTAT" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PICLR2" width="1" begin="2" end="2" resetval="0" description="Writing 1 to PICLR clears corresponding bit in PISTAT" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PICLR1" width="1" begin="1" end="1" resetval="0" description="Writing 1 to PICLR clears corresponding bit in PISTAT" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="PICLR0" width="1" begin="0" end="0" resetval="0" description="Writing 1 to PICLR clears corresponding bit in PISTAT" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="VCA_STAT" acronym="VCA_STAT" offset="0x0100" width="32" description="Video Capture Status Register">
		<bitfield id="FSYNC" width="1" begin="31" end="31" resetval="0" description="Sync to the current frame" range="" rwaccess="R">
		</bitfield>
		<bitfield id="FRMC" width="1" begin="30" end="30" resetval="0" description="Indicates frame capture" range="" rwaccess="R">
		</bitfield>
		<bitfield id="F2C" width="1" begin="29" end="29" resetval="0" description="Indicates field 2 capture" range="" rwaccess="R">
		</bitfield>
		<bitfield id="F1C" width="1" begin="28" end="28" resetval="0" description="Indicates field 1 capture" range="" rwaccess="R">
		</bitfield>
		<bitfield id="VC_YPOS" width="12" begin="27" end="16" resetval="0" description="Indicates line that is currently being received" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="3" begin="15" end="13" resetval="0" description="These bits are not used." range="" rwaccess="N">
		</bitfield>
		<bitfield id="VCFLD" width="1" begin="12" end="12" resetval="0" description="Indicates which field is currently being captured" range="" rwaccess="R">
		</bitfield>
		<bitfield id="VC_XPOS" width="12" begin="11" end="0" resetval="0" description="Pixel index of last received pixel" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="VCA_CTL" acronym="VCA_CTL" offset="0x0104" width="32" description="Video Capture Control Register">
		<bitfield id="RSTCH" width="1" begin="31" end="31" resetval="0" description="" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="BLKCAP" width="1" begin="30" end="30" resetval="0" description="Block" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="8" begin="29" end="22" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="RDFE" width="1" begin="21" end="21" resetval="0" description="" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="FINV" width="1" begin="20" end="20" resetval="0" description="Detected Field invert" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="EXC" width="1" begin="19" end="19" resetval="0" description="Enable extenal control" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="FLDD" width="1" begin="18" end="18" resetval="0" description="Field Detect" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="VRST" width="1" begin="17" end="17" resetval="0" description="VCOUNT Reset method" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="HRST" width="1" begin="16" end="16" resetval="0" description="HCOUNT reset method" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="VCEN" width="1" begin="15" end="15" resetval="0" description="Video Capture Enable" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_10BPK1" width="1" begin="14" end="14" resetval="0" description="Packing Format" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_10BPK0" width="1" begin="13" end="13" resetval="0" description="Packing Format" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="LFDE" width="1" begin="12" end="12" resetval="0" description="Long Field Detect" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="SFDE" width="1" begin="11" end="11" resetval="0" description="Short Field Detect" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RESMPL" width="1" begin="10" end="10" resetval="0" description="Resampling" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="1" begin="9" end="9" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="SCALE" width="1" begin="8" end="8" resetval="0" description="Scaling" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="CON" width="1" begin="7" end="7" resetval="0" description="Continuous capture enable" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="FRAME" width="1" begin="6" end="6" resetval="0" description="Capture Frame" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="CF2" width="1" begin="5" end="5" resetval="0" description="Capture Field2" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="CF1" width="1" begin="4" end="4" resetval="0" description="Capture Field1" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="1" begin="3" end="3" resetval="0" description="These bits are not used." range="" rwaccess="N">
		</bitfield>
		<bitfield id="CMODE" width="3" begin="2" end="0" resetval="0" description="Mode in which port should work" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="VCA_STRT1" acronym="VCA_STRT1" offset="0x0108" width="32" description="Video Captur Field1 Start Register">
		<bitfield id="_RSVD" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="VC_YSTART" width="12" begin="27" end="16" resetval="0" description="Starting Line Number" range="" rwaccess="">
		</bitfield>
		<bitfield id="SSE" width="1" begin="15" end="15" resetval="0" description="This bit determines over-sampling mode." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="3" begin="14" end="12" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="VC_XSTART" width="12" begin="11" end="0" resetval="0" description="These bits are not used." range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="VCA_STOP1" acronym="VCA_STOP1" offset="0x010C" width="32" description="Video Capture Field1 Stop Register">
		<bitfield id="_RSVD" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="VC_YSTOP" width="12" begin="27" end="16" resetval="0" description="This bit determines over-sampling mode." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="VC_XSTOP" width="12" begin="11" end="0" resetval="0" description="These bits are not used." range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="VCA_STRT2" acronym="VCA_STRT2" offset="0x0110" width="32" description="Video Capture A Field2  Start Register">
		<bitfield id="_RSVD" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="VC_YSTART" width="12" begin="27" end="16" resetval="0" description="This bit determines over-sampling mode." range="" rwaccess="RW">
			<bitenum id="16xover-sampling" value="57344" token="16xover-sampling" description="" />
		</bitfield>
		<bitfield id="_RSVD" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="VC_XSTART" width="12" begin="11" end="0" resetval="0" description="These bits are not used." range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="VCA_STOP2" acronym="VCA_STOP2" offset="0x0114" width="32" description="Video Capture A Field2 Stop Register">
		<bitfield id="_RSVD" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="VC_YSTOP" width="12" begin="27" end="16" resetval="0" description="This bit determines over-sampling mode." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="VC_XSTOP" width="12" begin="11" end="0" resetval="0" description="These bits are not used." range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="VCA_VINT" acronym="VCA_VINT" offset="0x0118" width="32" description="Video Capture Vertical Interrupt Register">
		<bitfield id="VIF2" width="1" begin="31" end="31" resetval="0" description="Enable setting of VINT in field 2" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="FSCL2" width="1" begin="30" end="30" resetval="0" description="FSYNC bit to be cleared in field 2" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="2" begin="29" end="28" resetval="0" description="This bit determines over-sampling mode." range="" rwaccess="N">
			<bitenum id="16xover-sampling" value="57344" token="16xover-sampling" description="" />
		</bitfield>
		<bitfield id="VINT2" width="12" begin="27" end="16" resetval="0" description="Line on which vertical interrupt occurs" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="VIF1" width="1" begin="15" end="15" resetval="0" description="Enable setting of VINT1 in field 1" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="3" begin="14" end="12" resetval="0" description="These bits are not used." range="" rwaccess="N">
		</bitfield>
		<bitfield id="VINT1" width="12" begin="11" end="0" resetval="0" description="Enable setting of VINT in field 2" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="VCA_THRLD" acronym="VCA_THRLD" offset="0x011C" width="32" description="Video Capture Threshold Register">
		<bitfield id="_RSVD" width="6" begin="31" end="26" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="VCTHRLD2" width="10" begin="25" end="16" resetval="0" description="Field 2 threshold" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="6" begin="15" end="10" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="VCTHRLD1" width="10" begin="9" end="0" resetval="0" description="Field 1 threshold" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="VCA_EVTCT" acronym="VCA_EVTCT" offset="0x0120" width="32" description="Video Capture Event Count Register">
		<bitfield id="_RSVD" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="CAP_EVTCT2" width="12" begin="27" end="16" resetval="0" description="DMA event for field 2 capture" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="CAP_EVTCT1" width="12" begin="11" end="0" resetval="0" description="DMA event for field 1 capture" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="VCB_STAT" acronym="VCB_STAT" offset="0x0140" width="32" description="Video Capture Status Register">
		<bitfield id="FSYNC" width="1" begin="31" end="31" resetval="0" description="Sync to the current frame" range="" rwaccess="R">
		</bitfield>
		<bitfield id="FRMC" width="1" begin="30" end="30" resetval="0" description="Indicates frame capture" range="" rwaccess="R">
		</bitfield>
		<bitfield id="F2C" width="1" begin="29" end="29" resetval="0" description="Indicates field 2 capture" range="" rwaccess="R">
		</bitfield>
		<bitfield id="F1C" width="1" begin="28" end="28" resetval="0" description="Indicates field 1 capture" range="" rwaccess="R">
		</bitfield>
		<bitfield id="VC_YPOS" width="12" begin="27" end="16" resetval="0" description="Indicates line that is currently being received" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="3" begin="15" end="13" resetval="0" description="These bits are not used." range="" rwaccess="N">
		</bitfield>
		<bitfield id="VCFLD" width="1" begin="12" end="12" resetval="0" description="Indicates which field is currently being captured" range="" rwaccess="R">
		</bitfield>
		<bitfield id="VC_XPOS" width="12" begin="11" end="0" resetval="0" description="Pixel index of last received pixel" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="VCB_CTL" acronym="VCB_CTL" offset="0x0144" width="32" description="Video Capture Control Register">
		<bitfield id="RSTCH" width="1" begin="31" end="31" resetval="0" description="" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="BLKCAP" width="1" begin="30" end="30" resetval="0" description="Block" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="9" begin="29" end="21" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="FINV" width="1" begin="20" end="20" resetval="0" description="Detected Field invert" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="2" begin="19" end="18" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="VRST" width="1" begin="17" end="17" resetval="0" description="VCOUNT Reset method" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="HRST" width="1" begin="16" end="16" resetval="0" description="HCOUNT reset method" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="VCEN" width="1" begin="15" end="15" resetval="0" description="Video Capture Enable" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_10BPK1" width="1" begin="14" end="14" resetval="0" description="Packing Format" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_10BPK0" width="1" begin="13" end="13" resetval="0" description="Packing Format" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="LFDE" width="1" begin="12" end="12" resetval="0" description="Long Field Detect" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="SFDE" width="1" begin="11" end="11" resetval="0" description="Short Field Detect" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RESMPL" width="1" begin="10" end="10" resetval="0" description="Resampling" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="1" begin="9" end="9" resetval="0" description="Resampling" range="" rwaccess="N">
		</bitfield>
		<bitfield id="SCALE" width="1" begin="8" end="8" resetval="0" description="Scaling" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="CON" width="1" begin="7" end="7" resetval="0" description="Continuous capture enable" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="FRAME" width="1" begin="6" end="6" resetval="0" description="Capture Frame" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="CF2" width="1" begin="5" end="5" resetval="0" description="Capture Field2" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="CF1" width="1" begin="4" end="4" resetval="0" description="Capture Field1" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="1" begin="3" end="3" resetval="0" description="These bits are not used." range="" rwaccess="N">
		</bitfield>
		<bitfield id="Zero" width="1" begin="2" end="2" resetval="0" description="Value is zero" range="" rwaccess="R">
		</bitfield>
		<bitfield id="CMODE" width="2" begin="1" end="0" resetval="0" description="Mode in which port should work" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="VCB_STRT1" acronym="VCB_STRT1" offset="0x0148" width="32" description="Video Captur Field1 Start Register">
		<bitfield id="_RSVD" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="VC_YSTART" width="12" begin="27" end="16" resetval="0" description="Starting Line Number" range="" rwaccess="">
		</bitfield>
		<bitfield id="SSE" width="1" begin="15" end="15" resetval="0" description="This bit determines over-sampling mode." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="3" begin="14" end="12" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="VC_XSTART" width="12" begin="11" end="0" resetval="0" description="These bits are not used." range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="VCB_STOP1" acronym="VCB_STOP1" offset="0x014C" width="32" description="Video Capture Field1 Stop Register">
		<bitfield id="_RSVD" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="VC_YSTOP" width="12" begin="27" end="16" resetval="0" description="This bit determines over-sampling mode." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="VC_XSTOP" width="12" begin="11" end="0" resetval="0" description="These bits are not used." range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="VCB_STRT2" acronym="VCB_STRT2" offset="0x0150" width="32" description="Video Capture B Field2  Start Register">
		<bitfield id="_RSVD" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="VC_YSTART" width="12" begin="27" end="16" resetval="0" description="This bit determines over-sampling mode." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="VC_XSTART" width="12" begin="11" end="0" resetval="0" description="These bits are not used." range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="VCB_STOP2" acronym="VCB_STOP2" offset="0x0154" width="32" description="Video Capture B Field2 Stop Register">
		<bitfield id="_RSVD" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="VC_YSTOP" width="12" begin="27" end="16" resetval="0" description="This bit determines over-sampling mode." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="VC_XSTOP" width="12" begin="11" end="0" resetval="0" description="These bits are not used." range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="VCB_VINT" acronym="VCB_VINT" offset="0x0158" width="32" description="Video Capture Vertical Interrupt Register">
		<bitfield id="VIF2" width="1" begin="31" end="31" resetval="0" description="Enable setting of VINT in field 2" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="FSCL2" width="1" begin="30" end="30" resetval="0" description="FSYNC bit to be cleared in field 2" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="2" begin="29" end="28" resetval="0" description="This bit determines over-sampling mode." range="" rwaccess="N">
		</bitfield>
		<bitfield id="VINT2" width="12" begin="27" end="16" resetval="0" description="Line on which vertical interrupt occurs" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="VIF1" width="1" begin="15" end="15" resetval="0" description="Enable setting of VINT1 in field 1" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="3" begin="14" end="12" resetval="0" description="These bits are not used." range="" rwaccess="N">
		</bitfield>
		<bitfield id="VINT1" width="12" begin="11" end="0" resetval="0" description="Enable setting of VINT in field 2" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="VCB_THRLD" acronym="VCB_THRLD" offset="0x015C" width="32" description="Video Capture Vertical Interrupt Register">
		<bitfield id="_RSVD" width="6" begin="31" end="26" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="VCTHRLD2" width="10" begin="25" end="16" resetval="0" description="Field 2 threshold" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="6" begin="15" end="10" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="VCTHRLD1" width="10" begin="9" end="0" resetval="0" description="Field 1 threshold" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="VCB_EVTCT" acronym="VCB_EVTCT" offset="0x0160" width="32" description="Video Capture B Event Count Register">
		<bitfield id="_RSVD" width="4" begin="31" end="28" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="CAP_EVTCT2" width="12" begin="27" end="16" resetval="0" description="DMA event for field 2 capture" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="4" begin="15" end="12" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="CAP_EVTCT1" width="12" begin="11" end="0" resetval="0" description="DMA event for field 1 capture" range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="TC_CTL" acronym="TC_CTL" offset="0x0180" width="32" description="TCI Capture Control Register">
		<bitfield id="_RSVD" width="26" begin="31" end="6" resetval="0" description="These bits are not used." range="" rwaccess="N">
		</bitfield>
		<bitfield id="ENSTC" width="1" begin="5" end="5" resetval="0" description="Enable system time clock " range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
			<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
		</bitfield>
		<bitfield id="TCKEN" width="1" begin="4" end="4" resetval="0" description="Enable tick count interrupt" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
			<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
		</bitfield>
		<bitfield id="STEN" width="1" begin="3" end="3" resetval="0" description="Enable system time clock interrupt" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
			<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
		</bitfield>
		<bitfield id="CTMODE" width="1" begin="2" end="2" resetval="0" description="Counter Mode" range="" rwaccess="RW">
			<bitenum id="INC-90" value="0" token="INC-90" description="" />
			<bitenum id="INC-STCLK" value="1" token="INC-STCLK" description="" />
		</bitfield>
		<bitfield id="ERRFILT" width="1" begin="1" end="1" resetval="0" description="Enable error filtering" range="" rwaccess="N">
			<bitenum id="RECEIVED" value="0" token="RECEIVED" description="" />
			<bitenum id="FILTERED" value="1" token="FILTERED" description="" />
		</bitfield>
		<bitfield id="_RSVD" width="1" begin="0" end="0" resetval="0" description="These bits are not used." range="" rwaccess="N">
		</bitfield>
	</register>
	<register id="TC_CLKINITL" acronym="TC_CLKINITL" offset="0x0184" width="32" description="TCI Clock Initialization LSB Register">
		<bitfield id="IN_PCR" width="32" begin="31" end="0" resetval="0" description="Initialize the hardware counter to system time clock" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="TC_CLKINITM" acronym="TC_CLKINITM" offset="0x0188" width="32" description="TCI Clock Initialization MSB Register">
		<bitfield id="_RSVD" width="22" begin="31" end="10" resetval="0" description="These bits are not used." range="" rwaccess="N">
		</bitfield>
		<bitfield id="IN_PCRE" width="9" begin="9" end="1" resetval="0" description="Initialize to synchronize system time clock" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="IN_PCRM" width="1" begin="0" end="0" resetval="0" description="Initialize the MSB of system time clock" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="TC_STCLKL" acronym="TC_STCLKL" offset="0x018C" width="32" description="TCI System Time Clock LSB Register">
		<bitfield id="PCR" width="32" begin="31" end="0" resetval="0" description="Read system time clock" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="TC_STCLKM" acronym="TC_STCLKM" offset="0x0190" width="32" description="TCI System Time Clock MSB Register">
		<bitfield id="_RSVD" width="22" begin="31" end="10" resetval="0" description="These bits are not used." range="" rwaccess="N">
		</bitfield>
		<bitfield id="PCRE" width="9" begin="9" end="1" resetval="0" description="" range="" rwaccess="R">
		</bitfield>
		<bitfield id="PCRM" width="1" begin="0" end="0" resetval="0" description="" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="TC_STCMPL" acronym="TC_STCMPL" offset="0x0194" width="32" description="TCI STC Compare LSB Register">
		<bitfield id="ATC" width="32" begin="31" end="0" resetval="0" description="Absolute time compare" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="TC_STCMPM" acronym="TC_STCMPM" offset="0x0198" width="32" description="TCI STC Compare MSB Register">
		<bitfield id="_RSVD" width="31" begin="31" end="1" resetval="0" description="These bits are not used." range="" rwaccess="N">
		</bitfield>
		<bitfield id="ATC" width="1" begin="0" end="0" resetval="0" description="Absolute time compare" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="TC_STMSKL" acronym="TC_STMSKL" offset="0x019C" width="32" description="TCI STC Compare Mask LSB Register">
		<bitfield id="ATCM" width="32" begin="31" end="0" resetval="0" description="Absolute time compare mask" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="TC_STMSKM" acronym="TC_STMSKM" offset="0x01A0" width="32" description="TCI STC Compare Mask MSB Register">
		<bitfield id="_RSVD" width="31" begin="31" end="1" resetval="0" description="These bits are not used." range="" rwaccess="N">
		</bitfield>
		<bitfield id="ATCM" width="1" begin="0" end="0" resetval="0" description="Absolute time compare mask" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="TC_TICKS" acronym="TC_TICKS" offset="0x01A4" width="32" description="TCI STC Tick Count Register">
		<bitfield id="TICKCT" width="32" begin="31" end="0" resetval="0" description="Used to generate an interrupt after certain ticks" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="VD_STAT" acronym="VD_STAT" offset="0x0200" width="32" description="Video Display Status">
		<bitfield id="_RSVD" width="1" begin="31" end="31" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="FRMD" width="1" begin="30" end="30" resetval="0" description="Complete frame displayed" range="" rwaccess="R">
		</bitfield>
		<bitfield id="F2D" width="1" begin="29" end="29" resetval="0" description="Field 1 displayed" range="" rwaccess="R">
			<bitenum id="FLD2" value="0" token="FLD2" description="" />
			<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
		</bitfield>
		<bitfield id="F1D" width="1" begin="28" end="28" resetval="0" description="Field 1 displayed" range="" rwaccess="R">
			<bitenum id="FLD1" value="0" token="FLD1" description="" />
			<bitenum id="CLEAR" value="1" token="CLEAR" description="" />
		</bitfield>
		<bitfield id="VD_YPOS" width="12" begin="27" end="16" resetval="0" description="This bit determines over-sampling mode." range="" rwaccess="R">
		</bitfield>
		<bitfield id="_RSVD" width="2" begin="15" end="14" resetval="0" description="These bits are not used." range="" rwaccess="N">
		</bitfield>
		<bitfield id="VBLNK" width="1" begin="13" end="13" resetval="0" description="Vertical blanking" range="" rwaccess="R">
		</bitfield>
		<bitfield id="VDFLD" width="1" begin="12" end="12" resetval="0" description="Indicates which field displayed" range="" rwaccess="R">
			<bitenum id="FLD1" value="0" token="FLD1" description="" />
			<bitenum id="FLD2" value="1" token="FLD2" description="" />
		</bitfield>
		<bitfield id="VD_XPOS" width="12" begin="11" end="0" resetval="0" description="Index of most recently output pixel" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="VD_CTL" acronym="VD_CTL" offset="0x0204" width="32" description="Video Display Control">
		<bitfield id="RSTCH" width="1" begin="31" end="31" resetval="0" description="" range="" rwaccess="RW">
			<bitenum id="NA" value="0" token="NA" description="" />
			<bitenum id="RESET" value="1" token="RESET" description="" />
		</bitfield>
		<bitfield id="BLKDIS" width="1" begin="30" end="30" resetval="0" description="Block display events" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="1" begin="29" end="29" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="PVPSYN" width="1" begin="28" end="28" resetval="0" description="Video Port synchronization" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="4" begin="27" end="24" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="FXS" width="1" begin="23" end="23" resetval="0" description="Field external sync" range="" rwaccess="RW">
			<bitenum id="VCTL3O/P" value="0" token="VCTL3O/P" description="" />
			<bitenum id="VCTL3I/P" value="1" token="VCTL3I/P" description="" />
		</bitfield>
		<bitfield id="VXS" width="1" begin="22" end="22" resetval="0" description="Vertical external sync" range="" rwaccess="RW">
			<bitenum id="VCTL2O/P" value="0" token="VCTL2O/P" description="" />
			<bitenum id="VCTL2I/P" value="1" token="VCTL2I/P" description="" />
		</bitfield>
		<bitfield id="HXS" width="1" begin="21" end="21" resetval="0" description="Horizontal external sync" range="" rwaccess="RW">
			<bitenum id="VCTL1O/P" value="0" token="VCTL1O/P" description="" />
			<bitenum id="VCTL1I/P" value="1" token="VCTL1I/P" description="" />
		</bitfield>
		<bitfield id="VCTL3S" width="1" begin="20" end="20" resetval="0" description="VCTL3 output select" range="" rwaccess="RW">
			<bitenum id="CBLNK" value="0" token="CBLNK" description="" />
			<bitenum id="FLD" value="1" token="FLD" description="" />
		</bitfield>
		<bitfield id="VCTL2S" width="2" begin="19" end="18" resetval="0" description="VCTL2 output select" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="VCTL1S" width="2" begin="17" end="16" resetval="0" description="VCTL1 output select" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="VDEN" width="1" begin="15" end="15" resetval="0" description="video display enabled" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="DPK" width="1" begin="14" end="14" resetval="0" description="Bit packing" range="" rwaccess="RW">
			<bitenum id="NORMAL" value="0" token="NORMAL" description="" />
			<bitenum id="DENSE" value="1" token="DENSE" description="" />
		</bitfield>
		<bitfield id="RGBX" width="1" begin="13" end="13" resetval="0" description="RGB extract enable" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="RSYNC" width="1" begin="12" end="12" resetval="0" description="" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="DVEN" width="1" begin="11" end="11" resetval="0" description="Default value enable" range="" rwaccess="RW">
			<bitenum id="BLNKOUTPUT" value="0" token="BLNKOUTPUT" description="" />
			<bitenum id="DEFOUTPUT" value="1" token="DEFOUTPUT" description="" />
		</bitfield>
		<bitfield id="RESMPL" width="1" begin="10" end="10" resetval="0" description="Short Field Detect" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
			<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
		</bitfield>
		<bitfield id="_RSVD" width="1" begin="9" end="9" resetval="0" description="Resampling" range="" rwaccess="N">
		</bitfield>
		<bitfield id="SCALE" width="1" begin="8" end="8" resetval="0" description="Scaling" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
			<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
		</bitfield>
		<bitfield id="CON" width="1" begin="7" end="7" resetval="0" description="Continuous capture enable" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="FRAME" width="1" begin="6" end="6" resetval="0" description="Capture Frame" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="DF2" width="1" begin="5" end="5" resetval="0" description="Capture Field2" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="DF1" width="1" begin="4" end="4" resetval="0" description="Capture Field1" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="1" begin="3" end="3" resetval="0" description="These bits are not used." range="" rwaccess="N">
		</bitfield>
		<bitfield id="DMODE" width="3" begin="2" end="0" resetval="0" description="Mode in which port should work" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="VD_THRLD" acronym="VD_THRLD" offset="0x0238" width="32" description="Video Display Threshold register">
		<bitfield id="_RSVD" width="6" begin="31" end="26" resetval="0" description="These bits are not used." range="" rwaccess="N">
		</bitfield>
		<bitfield id="VDTHRLD2" width="10" begin="25" end="16" resetval="0" description="Field 2 threshold" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="INCPIX" width="4" begin="15" end="12" resetval="0" description="FPCOUNT increment in display mode" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="2" begin="11" end="10" resetval="0" description="These bits are not used." range="" rwaccess="N">
		</bitfield>
		<bitfield id="VDTHRLD1" width="10" begin="9" end="0" resetval="0" description="Field 1 threshold" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="VD_FRMSZ" acronym="VD_FRMSZ" offset="0x0208" width="32" description="Video Display Frame Size">
		<bitfield id="_RSVD" width="4" begin="31" end="28" resetval="0" description="These bits are not used." range="" rwaccess="N">
		</bitfield>
		<bitfield id="FRM_HEIGHT" width="12" begin="27" end="16" resetval="0" description="Defines the total number of lines per frame" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="4" begin="15" end="12" resetval="0" description="These bits are not used." range="" rwaccess="N">
		</bitfield>
		<bitfield id="FRM_WIDTH" width="12" begin="11" end="0" resetval="0" description="Defines the total number of pixels per line during blanking" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="VD_HBLNK" acronym="VD_HBLNK" offset="0x020C" width="32" description="Video Display Horizontal Blanking">
		<bitfield id="_RSVD" width="4" begin="31" end="28" resetval="0" description="These bits are not used." range="" rwaccess="N">
		</bitfield>
		<bitfield id="HBLNK_STOP" width="12" begin="27" end="16" resetval="0" description="Indicates location of SAV code and HBLNK inactive edge within the line" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="HBDLA" width="1" begin="15" end="15" resetval="0" description="When set,delays HBLNK inactive edge by 4 VCLKs" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="3" begin="14" end="12" resetval="0" description="These bits are not used." range="" rwaccess="N">
		</bitfield>
		<bitfield id="HBLNK_START" width="12" begin="11" end="0" resetval="0" description="Indicates location of EAV code and HBLNK active edge within the line" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="VD_VBLKS1" acronym="VD_VBLKS1" offset="0x0210" width="32" description="Video Display Vertical Blanking Start-Field 1">
		<bitfield id="_RSVD" width="4" begin="31" end="28" resetval="0" description="These bits are not used." range="" rwaccess="N">
		</bitfield>
		<bitfield id="VBLNK_YSTART1" width="12" begin="27" end="16" resetval="0" description="Specifies the line on which VBLNK active edge occurs for field 1" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="4" begin="15" end="12" resetval="0" description="These bits are not used." range="" rwaccess="N">
		</bitfield>
		<bitfield id="VBLNK_XSTART1" width="12" begin="11" end="0" resetval="0" description="Specifies the pixel on which VBLNK active edge occurs for field 1" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="VD_VBLKE1" acronym="VD_VBLKE1" offset="0x0214" width="32" description="Video Display Vertical Blanking End-Field1">
		<bitfield id="_RSVD" width="4" begin="31" end="28" resetval="0" description="These bits are not used." range="" rwaccess="N">
		</bitfield>
		<bitfield id="VBLNK_YSTOP1" width="12" begin="27" end="16" resetval="0" description="Specifies the line on which VBLNK inactive edge occurs for field 1" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="4" begin="15" end="12" resetval="0" description="These bits are not used." range="" rwaccess="N">
		</bitfield>
		<bitfield id="VBLNK_XSTOP1" width="12" begin="11" end="0" resetval="0" description="Specifies the pixel on which VBLNK inactive edge occurs for field 1" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="VD_VBLKS2" acronym="VD_VBLKS2" offset="0x0218" width="32" description="Video Display Vertical Blanking Start-Field2">
		<bitfield id="_RSVD" width="4" begin="31" end="28" resetval="0" description="These bits are not used." range="" rwaccess="N">
		</bitfield>
		<bitfield id="VBLNK_YSTART2" width="12" begin="27" end="16" resetval="0" description="Specifies the line on which VBLNK active edge occurs for field 2" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="4" begin="15" end="12" resetval="0" description="These bits are not used." range="" rwaccess="N">
		</bitfield>
		<bitfield id="VBLNK_XSTART2" width="12" begin="11" end="0" resetval="0" description="Specifies the pixel on which VBLNK active edge occurs for field 2" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="VD_VBLKE2" acronym="VD_VBLKE2" offset="0x021C" width="32" description="Video Display Vertical Blanking End-Field2">
		<bitfield id="_RSVD" width="4" begin="31" end="28" resetval="0" description="These bits are not used." range="" rwaccess="N">
		</bitfield>
		<bitfield id="VBLNK_YSTOP2" width="12" begin="27" end="16" resetval="0" description="Specifies the line on which VBLNK inactive edge occurs for field 2" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="4" begin="15" end="12" resetval="0" description="These bits are not used." range="" rwaccess="N">
		</bitfield>
		<bitfield id="VBLNK_XSTOP2" width="12" begin="11" end="0" resetval="0" description="Specifies the pixel on which VBLNK inactive edge occurs for field 2" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="VD_IMGOFF1" acronym="VD_IMGOFF1" offset="0x0220" width="32" description="Video Display Image Offset-Field 1">
		<bitfield id="NV" width="1" begin="31" end="31" resetval="0" description="Not used" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="3" begin="30" end="28" resetval="0" description="These bits are not used." range="" rwaccess="N">
		</bitfield>
		<bitfield id="IMG_VOFF1" width="12" begin="27" end="16" resetval="0" description="Specifies the display image height in lines" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="NH" width="1" begin="15" end="15" resetval="0" description="Not used" range="" rwaccess="">
		</bitfield>
		<bitfield id="_RSVD" width="3" begin="14" end="12" resetval="0" description="These bits are not used." range="" rwaccess="N">
		</bitfield>
		<bitfield id="IMG_HOFF1" width="12" begin="11" end="0" resetval="0" description="Specifies the display image width in pixels" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="VD_IMGSZ1" acronym="VD_IMGSZ1" offset="0x0224" width="32" description="Video Display Image Size-Field 1">
		<bitfield id="_RSVD" width="4" begin="31" end="28" resetval="0" description="These bits are not used." range="" rwaccess="N">
		</bitfield>
		<bitfield id="IMG_VSIZE1" width="12" begin="27" end="16" resetval="0" description="Specifies the display image height in lines" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="4" begin="15" end="12" resetval="0" description="These bits are not used." range="" rwaccess="N">
		</bitfield>
		<bitfield id="IMG_HSIZE1" width="12" begin="11" end="0" resetval="0" description="Specifies the display image width in pixels" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="VD_IMGOFF2" acronym="VD_IMGOFF2" offset="0X0228" width="32" description="Video Display Image Offset-Field 2">
		<bitfield id="NV" width="1" begin="31" end="31" resetval="0" description="" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="3" begin="30" end="28" resetval="0" description="These bits are not used." range="" rwaccess="N">
		</bitfield>
		<bitfield id="IMG_VOFF2" width="12" begin="27" end="16" resetval="0" description="Specifies the display image height in lines" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="NH" width="1" begin="15" end="15" resetval="0" description="" range="" rwaccess="">
		</bitfield>
		<bitfield id="_RSVD" width="3" begin="14" end="12" resetval="0" description="These bits are not used." range="" rwaccess="N">
		</bitfield>
		<bitfield id="IMG_HOFF2" width="12" begin="11" end="0" resetval="0" description="Specifies the display image width in pixels" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="VD_IMGSZ2" acronym="VD_IMGSZ2" offset="0x022C" width="32" description="Video Display Image Size-Field 2">
		<bitfield id="Reserved" width="4" begin="31" end="28" resetval="0" description="" range="" rwaccess="N">
		</bitfield>
		<bitfield id="IMG_VSIZE2" width="12" begin="27" end="16" resetval="0" description="Specifies the display image height in lines" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="4" begin="15" end="12" resetval="0" description="These bits are not used." range="" rwaccess="N">
		</bitfield>
		<bitfield id="IMG_HSIZE2" width="12" begin="11" end="0" resetval="0" description="Specifies the display image width in pixels" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="VD_FLDT1" acronym="VD_FLDT1" offset="0x0230" width="32" description="Video Display Field1 Timing">
		<bitfield id="Reserved" width="4" begin="31" end="28" resetval="0" description="" range="" rwaccess="N">
		</bitfield>
		<bitfield id="FLD1_YSTART" width="12" begin="27" end="16" resetval="0" description="Specifies the first line of field1 " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="4" begin="15" end="12" resetval="0" description="These bits are not used." range="" rwaccess="N">
		</bitfield>
		<bitfield id="FLD1_XSTART" width="12" begin="11" end="0" resetval="0" description="Specifies the pixel on the first line of field1 on which FLD output is deasserted" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="VD_FLDT2" acronym="VD_FLDT2" offset="0x0234" width="32" description="Video Display Field2 Timing">
		<bitfield id="Reserved" width="4" begin="31" end="28" resetval="0" description="" range="" rwaccess="N">
		</bitfield>
		<bitfield id="FLD2_YSTART" width="12" begin="27" end="16" resetval="0" description="Specifies  the first line of field2 . " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="4" begin="15" end="12" resetval="0" description="These bits are not used." range="" rwaccess="N">
		</bitfield>
		<bitfield id="FLD2_XSTART" width="12" begin="11" end="0" resetval="0" description="Specifies the pixel on the first line of field2 on which FLD output is asserted" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="VD_HSYNC" acronym="VD_HSYNC" offset="0x023C" width="32" description="Video Display Horizontal Sync">
		<bitfield id="Reserved" width="4" begin="31" end="28" resetval="0" description="" range="" rwaccess="N">
		</bitfield>
		<bitfield id="HSYNC_STOP" width="12" begin="27" end="16" resetval="0" description="Specifies the line on which HSYNC is desserted " range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="4" begin="15" end="12" resetval="0" description="These bits are not used." range="" rwaccess="N">
		</bitfield>
		<bitfield id="HSYNC_START" width="12" begin="11" end="0" resetval="0" description="Specifies the pixel on which HSYNC is asserted" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="VD_VSYNS1" acronym="VD_VSYNS1" offset="0x0240" width="32" description="Video Display Vertical Synchronization Start-Field 1">
		<bitfield id="Reserved" width="4" begin="31" end="28" resetval="0" description="" range="" rwaccess="N">
		</bitfield>
		<bitfield id="VSYNC_YSTART1" width="12" begin="27" end="16" resetval="0" description="Specifies the line on which VSYNC is asserted on field 1" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="4" begin="15" end="12" resetval="0" description="These bits are not used." range="" rwaccess="N">
		</bitfield>
		<bitfield id="VSYNC_XSTART1" width="12" begin="11" end="0" resetval="0" description="Specifies the pixel on which VSYNC is asserted on field 1" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="VD_VSYNE1" acronym="VD_VSYNE1" offset="0x0244" width="32" description="Video Display Vertical Synchronization End-Field 1">
		<bitfield id="Reserved" width="4" begin="31" end="28" resetval="0" description="" range="" rwaccess="N">
		</bitfield>
		<bitfield id="VSYNC_YSTOP1" width="12" begin="27" end="16" resetval="0" description="Specifies the line on which VSYNC is deasserted on field 1" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="4" begin="15" end="12" resetval="0" description="These bits are not used." range="" rwaccess="N">
		</bitfield>
		<bitfield id="VSYNC_XSTOP1" width="12" begin="11" end="0" resetval="0" description="Specifies the pixel on which VSYNC is deasserted on field 1" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="VD_VSYNS2" acronym="VD_VSYNS2" offset="0x0248" width="32" description="Video Display Vertical Synchronization Start-Field 2">
		<bitfield id="Reserved" width="4" begin="31" end="28" resetval="0" description="" range="" rwaccess="N">
		</bitfield>
		<bitfield id="VSYNC_YSTART2" width="12" begin="27" end="16" resetval="0" description="Specifies the line on which VSYNC is asserted on field 2" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="4" begin="15" end="12" resetval="0" description="These bits are not used." range="" rwaccess="N">
		</bitfield>
		<bitfield id="VSYNC_XSTART2" width="12" begin="11" end="0" resetval="0" description="Specifies the pixel on which VSYNC is asserted on field 2" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="VD_VSYNE2" acronym="VD_VSYNE2" offset="0x024C" width="32" description="Video Display Vertical Synchronization End-Field 2">
		<bitfield id="Reserved" width="4" begin="31" end="28" resetval="0" description="" range="" rwaccess="N">
		</bitfield>
		<bitfield id="VSYNC_YSTOP2" width="12" begin="27" end="16" resetval="0" description="Specifies the line on which VSYNC is deasserted on field 2" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="4" begin="15" end="12" resetval="0" description="These bits are not used." range="" rwaccess="N">
		</bitfield>
		<bitfield id="VSYNC_XSTOP2" width="12" begin="11" end="0" resetval="0" description="Specifies the pixel on which VSYNC is deasserted on field 2" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="VD_CLIP" acronym="VD_CLIP" offset="0x0258" width="32" description="Video Display Clipping Register">
		<bitfield id="CLIPC_HI" width="8" begin="31" end="24" resetval="0" description="A Cb or Cr value greater than CLIPY_HIGH is forced to CLIPY_HIGH value" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="CLIPC_LO" width="8" begin="23" end="16" resetval="0" description="A Y value less than CLIPY_LOW is forced to CLIPY_LOW value" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="CLIPY_HI" width="8" begin="15" end="8" resetval="0" description="A Cb or Cr  value greater than CLIPY_HIGH is forced to CLIPY_HIGH value" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="CLIPY_LO" width="8" begin="7" end="0" resetval="0" description="A Y value less than CLIPY_LOW is forced to CLIPY_LOW value" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="VD_DEFVAL" acronym="VD_DEFVAL" offset="0x025C" width="32" description="Video Display Default Display Value">
		<bitfield id="CrDEFVAL" width="8" begin="31" end="24" resetval="0" description="Specifies the 8 MS bits of default Cr display value" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="CbDEFVAL" width="8" begin="23" end="16" resetval="0" description="Specifies the 8 MS bits of default Cb display value" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="Not_Used" width="8" begin="15" end="8" resetval="0" description="Not Used" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="YDEFVAL" width="8" begin="7" end="0" resetval="0" description="Specifies the 8 MS bits of default Y display value" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="VD_RELOAD" acronym="VD_RELOAD" offset="0x0250" width="32" description="Video Display Default Display Value">
		<bitfield id="_RSVD" width="4" begin="31" end="28" resetval="0" description="These bits are not used." range="" rwaccess="N">
		</bitfield>
		<bitfield id="VRLD" width="12" begin="27" end="16" resetval="0" description="Value loaded into FLCOUNT when external VSYNC occurs" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="CRLD" width="4" begin="15" end="12" resetval="0" description="Value loaded into VCCOUNT when external HSYNC occurs" range="" rwaccess="R">
		</bitfield>
		<bitfield id="HRLD" width="12" begin="11" end="0" resetval="0" description="Value loaded into FPCOUNT when external HSYNC occurs" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="VD_DISPEVT" acronym="VD_DISPEVT" offset="0X0254" width="32" description="Video Display Default Display Value">
		<bitfield id="_RSVD" width="4" begin="31" end="28" resetval="0" description="These bits are not used." range="" rwaccess="N">
		</bitfield>
		<bitfield id="DISPEVT2" width="12" begin="27" end="16" resetval="0" description="Specifies DMA event state to be generated for field 2 output" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="4" begin="15" end="12" resetval="0" description="These bits are not used." range="" rwaccess="N">
		</bitfield>
		<bitfield id="DISPEVT1" width="12" begin="11" end="0" resetval="0" description="Specifies DMA event state to be generated for field 1 output" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="VD_VINT" acronym="VD_VINT" offset="0x0260" width="32" description="Video Display Vertical Interrupt">
		<bitfield id="V1F2" width="1" begin="31" end="31" resetval="0" description="Enables setting of VINT in field2" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="3" begin="30" end="28" resetval="0" description="These bits are not used." range="" rwaccess="N">
		</bitfield>
		<bitfield id="VINT2" width="12" begin="27" end="16" resetval="0" description="These bits are not used." range="" rwaccess="RW">
		</bitfield>
		<bitfield id="V1F1" width="1" begin="15" end="15" resetval="0" description="" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="3" begin="14" end="12" resetval="0" description="These bits are not used." range="" rwaccess="N">
		</bitfield>
		<bitfield id="VINT1" width="12" begin="11" end="0" resetval="0" description="These bits are not used." range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="VD_FBIT" acronym="VD_FBIT" offset="0x0264" width="32" description="Video Display Field Bit">
		<bitfield id="_RSVD" width="4" begin="31" end="28" resetval="0" description="These bits are not used." range="" rwaccess="N">
		</bitfield>
		<bitfield id="FBIT_SET" width="12" begin="27" end="16" resetval="0" description="Specifies the first line with an EAV of F = 1 indicating field 2 display" range="" rwaccess="N">
		</bitfield>
		<bitfield id="_RSVD" width="4" begin="15" end="12" resetval="0" description="These bits are not used." range="" rwaccess="N">
		</bitfield>
		<bitfield id="FBIT_CLR" width="12" begin="11" end="0" resetval="0" description="Control F bit value in EAV/SAV timing control modes" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="VD_VBIT1" acronym="VD_VBIT1" offset="0x0268" width="32" description="Video Display Vertical Blanking Bit-Field 1">
		<bitfield id="_RSVD" width="4" begin="31" end="28" resetval="0" description="These bits are not used." range="" rwaccess="N">
		</bitfield>
		<bitfield id="VBIT_CLR1" width="12" begin="27" end="16" resetval="0" description="Control V bit value in EAV/SAV timing control modes" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="4" begin="15" end="12" resetval="0" description="These bits are not used." range="" rwaccess="N">
		</bitfield>
		<bitfield id="VBIT_SET1" width="12" begin="11" end="0" resetval="0" description="Control V bit value in EAV/SAV timing control modes" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="VD_VBIT2" acronym="VD_VBIT2" offset="0x026C" width="32" description="Video Display Vertical Blanking Bit-Field 2">
		<bitfield id="_RSVD" width="4" begin="31" end="28" resetval="0" description="These bits are not used." range="" rwaccess="N">
		</bitfield>
		<bitfield id="VBIT_CLR2" width="12" begin="27" end="16" resetval="0" description="Control V bit value in EAV/SAV timing control modes" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="_RSVD" width="4" begin="15" end="12" resetval="0" description="These bits are not used." range="" rwaccess="N">
		</bitfield>
		<bitfield id="VBIT_SET2" width="12" begin="11" end="0" resetval="0" description="Control V bit value in EAV/SAV timing control modes" range="" rwaccess="RW">
		</bitfield>
	</register>
</module>
