{
    "project": "ASIC Verification",
    "team": {
      "lead": "John Doe",
      "members": [
        "Alice Smith",
        "Bob Johnson",
        "Charlie Brown"
      ]
    },
    "testbenches": [
      {
        "name": "ALU_Test",
        "description": "Tests arithmetic logic unit operations",
        "status": "completed",
        "metrics": {
          "passed": 120,
          "failed": 3,
          "coverage": 95.2
        }
      },
      {
        "name": "Memory_Interface_Test",
        "description": "Verifies memory read/write operations",
        "status": "in_progress",
        "metrics": {
          "passed": 78,
          "failed": 2,
          "coverage": 87.5
        }
      },
      {
        "name": "Clock_Domain_Crossing_Test",
        "description": "Tests clock domain crossing signals",
        "status": "pending",
        "metrics": {
          "passed": 0,
          "failed": 0,
          "coverage": 0.0
        }
      }
    ],
    "simulation_summary": {
      "total_tests": 3,
      "completed_tests": 2,
      "in_progress_tests": 1,
      "pending_tests": 1
    },
    "issues": [
      {
        "id": 101,
        "description": "ALU carry-out signal incorrect for edge cases",
        "priority": "high",
        "assigned_to": "Alice Smith",
        "status": "resolved"
      },
      {
        "id": 102,
        "description": "Memory access latency exceeds threshold",
        "priority": "medium",
        "assigned_to": "Bob Johnson",
        "status": "open"
      }
    ],
    "tools": [
      "Verilog",
      "SystemVerilog",
      "UVM",
      "VCS",
      "QuestaSim"
    ],
    "version_control": {
      "repository": "https://github.com/example/asic-verification",
      "last_commit": {
        "hash": "d3adb33f",
        "author": "John Doe",
        "timestamp": "2024-12-30T10:45:00Z"
      }
    }
  }