# system info hps on 2019.02.13.09:27:19
system_info:
name,value
DEVICE,5CSEBA6U23I7
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1550046425
#
#
# Files generated for hps on 2019.02.13.09:27:19
files:
filepath,kind,attributes,module,is_top
simulation/hps.vhd,VHDL,,hps,true
simulation/submodules/hps_gpio_hps.vhd,VHDL,,hps_gpio_hps,false
simulation/submodules/hps_hps_0.v,VERILOG,,hps_hps_0,false
simulation/submodules/hps_key.vhd,VHDL,,hps_key,false
simulation/submodules/hps_mm_interconnect_0.v,VERILOG,,hps_mm_interconnect_0,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,hps_hps_0_fpga_interfaces,false
simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,hps_hps_0_fpga_interfaces,false
simulation/submodules/avalon_mm_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_mm_pkg,hps_hps_0_fpga_interfaces,false
simulation/submodules/altera_avalon_mm_slave_bfm.sv,SYSTEM_VERILOG,,hps_hps_0_fpga_interfaces,false
simulation/submodules/questa_mvc_svapi.svh,SYSTEM_VERILOG,,hps_hps_0_fpga_interfaces,false
simulation/submodules/mgc_common_axi.sv,SYSTEM_VERILOG,,hps_hps_0_fpga_interfaces,false
simulation/submodules/mgc_axi_master.sv,SYSTEM_VERILOG,,hps_hps_0_fpga_interfaces,false
simulation/submodules/mgc_axi_slave.sv,SYSTEM_VERILOG,,hps_hps_0_fpga_interfaces,false
simulation/submodules/altera_avalon_interrupt_sink.sv,SYSTEM_VERILOG,,hps_hps_0_fpga_interfaces,false
simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,hps_hps_0_fpga_interfaces,false
simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,hps_hps_0_fpga_interfaces,false
simulation/submodules/hps_hps_0_fpga_interfaces.sv,SYSTEM_VERILOG,,hps_hps_0_fpga_interfaces,false
simulation/submodules/hps_hps_0_hps_io.v,VERILOG,,hps_hps_0_hps_io,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_axi_master_ni.sv,SYSTEM_VERILOG,,altera_merlin_axi_master_ni,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_axi_master_ni,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/hps_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,hps_mm_interconnect_0_router,false
simulation/submodules/hps_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,hps_mm_interconnect_0_router_002,false
simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_burst_adapter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_13_1.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_burst_adapter_new.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_incr_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_wrap_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_default_burst_converter.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_merlin_address_alignment.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_stage.sv,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_burst_adapter,false
simulation/submodules/hps_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,hps_mm_interconnect_0_cmd_demux,false
simulation/submodules/hps_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,hps_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,hps_mm_interconnect_0_cmd_mux,false
simulation/submodules/hps_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,hps_mm_interconnect_0_rsp_demux,false
simulation/submodules/hps_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,hps_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,hps_mm_interconnect_0_rsp_mux,false
simulation/submodules/hps_mm_interconnect_0_avalon_st_adapter.vhd,VHDL,,hps_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/verbosity_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_verbosity_pkg,hps_hps_0_hps_io_border,false
simulation/submodules/avalon_utilities_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_utilities_pkg,hps_hps_0_hps_io_border,false
simulation/submodules/avalon_mm_pkg.sv,SYSTEM_VERILOG, COMMON_SYSTEMVERILOG_PACKAGE=avalon_vip_avalon_mm_pkg,hps_hps_0_hps_io_border,false
simulation/submodules/altera_avalon_mm_slave_bfm.sv,SYSTEM_VERILOG,,hps_hps_0_hps_io_border,false
simulation/submodules/altera_avalon_interrupt_sink.sv,SYSTEM_VERILOG,,hps_hps_0_hps_io_border,false
simulation/submodules/altera_avalon_clock_source.sv,SYSTEM_VERILOG,,hps_hps_0_hps_io_border,false
simulation/submodules/altera_avalon_reset_source.sv,SYSTEM_VERILOG,,hps_hps_0_hps_io_border,false
simulation/submodules/hps_hps_0_hps_io_border_memory.sv,SYSTEM_VERILOG,,hps_hps_0_hps_io_border,false
simulation/submodules/hps_hps_0_hps_io_border_hps_io.sv,SYSTEM_VERILOG,,hps_hps_0_hps_io_border,false
simulation/submodules/hps_hps_0_hps_io_border.sv,SYSTEM_VERILOG,,hps_hps_0_hps_io_border,false
simulation/submodules/hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
hps.gpio_hps,hps_gpio_hps
hps.hps_0,hps_hps_0
hps.hps_0.fpga_interfaces,hps_hps_0_fpga_interfaces
hps.hps_0.hps_io,hps_hps_0_hps_io
hps.hps_0.hps_io.border,hps_hps_0_hps_io_border
hps.key,hps_key
hps.mm_interconnect_0,hps_mm_interconnect_0
hps.mm_interconnect_0.key_s1_translator,altera_merlin_slave_translator
hps.mm_interconnect_0.gpio_hps_s1_translator,altera_merlin_slave_translator
hps.mm_interconnect_0.hps_0_h2f_lw_axi_master_agent,altera_merlin_axi_master_ni
hps.mm_interconnect_0.key_s1_agent,altera_merlin_slave_agent
hps.mm_interconnect_0.gpio_hps_s1_agent,altera_merlin_slave_agent
hps.mm_interconnect_0.key_s1_agent_rsp_fifo,altera_avalon_sc_fifo
hps.mm_interconnect_0.key_s1_agent_rdata_fifo,altera_avalon_sc_fifo
hps.mm_interconnect_0.gpio_hps_s1_agent_rsp_fifo,altera_avalon_sc_fifo
hps.mm_interconnect_0.gpio_hps_s1_agent_rdata_fifo,altera_avalon_sc_fifo
hps.mm_interconnect_0.router,hps_mm_interconnect_0_router
hps.mm_interconnect_0.router_001,hps_mm_interconnect_0_router
hps.mm_interconnect_0.router_002,hps_mm_interconnect_0_router_002
hps.mm_interconnect_0.router_003,hps_mm_interconnect_0_router_002
hps.mm_interconnect_0.hps_0_h2f_lw_axi_master_wr_limiter,altera_merlin_traffic_limiter
hps.mm_interconnect_0.hps_0_h2f_lw_axi_master_rd_limiter,altera_merlin_traffic_limiter
hps.mm_interconnect_0.key_s1_burst_adapter,altera_merlin_burst_adapter
hps.mm_interconnect_0.gpio_hps_s1_burst_adapter,altera_merlin_burst_adapter
hps.mm_interconnect_0.cmd_demux,hps_mm_interconnect_0_cmd_demux
hps.mm_interconnect_0.cmd_demux_001,hps_mm_interconnect_0_cmd_demux
hps.mm_interconnect_0.cmd_mux,hps_mm_interconnect_0_cmd_mux
hps.mm_interconnect_0.cmd_mux_001,hps_mm_interconnect_0_cmd_mux
hps.mm_interconnect_0.rsp_demux,hps_mm_interconnect_0_rsp_demux
hps.mm_interconnect_0.rsp_demux_001,hps_mm_interconnect_0_rsp_demux
hps.mm_interconnect_0.rsp_mux,hps_mm_interconnect_0_rsp_mux
hps.mm_interconnect_0.rsp_mux_001,hps_mm_interconnect_0_rsp_mux
hps.mm_interconnect_0.avalon_st_adapter,hps_mm_interconnect_0_avalon_st_adapter
hps.mm_interconnect_0.avalon_st_adapter.error_adapter_0,hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0
hps.mm_interconnect_0.avalon_st_adapter_001,hps_mm_interconnect_0_avalon_st_adapter
hps.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,hps_mm_interconnect_0_avalon_st_adapter_error_adapter_0
hps.rst_controller,altera_reset_controller
hps.rst_controller_001,altera_reset_controller
