0.6
2017.1
Apr 14 2017
19:10:27
C:/College/Thesis/AES_2018/fall2018/pipeline_try1/pipeline_try1.sim/sim_1/synth/func/tb_func_synth.v,1536274757,verilog,,,,data_mem_gen_0;data_mem_gen_0_blk_mem_gen_generic_cstr;data_mem_gen_0_blk_mem_gen_prim_width;data_mem_gen_0_blk_mem_gen_prim_wrapper_init;data_mem_gen_0_blk_mem_gen_top;data_mem_gen_0_blk_mem_gen_v8_3_6;data_mem_gen_0_blk_mem_gen_v8_3_6_synth;glbl;top,,,,,,,,
C:/College/Thesis/AES_2018/fall2018/pipeline_try1/pipeline_try1.srcs/sim_1/new/tb.v,1536274374,verilog,,,,tb,,,,,,,,
