17:20:29 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\juan_\Documents\FPGA\JA-RM-IPD432\T4_P3_2\euc64_int\Vitis\temp_xsdb_launch_script.tcl
17:20:29 INFO  : Registering command handlers for Vitis TCF services
17:20:29 INFO  : Platform repository initialization has completed.
17:20:33 INFO  : XSCT server has started successfully.
17:20:33 INFO  : Successfully done setting XSCT server connection channel  
17:20:33 INFO  : plnx-install-location is set to ''
17:20:36 INFO  : Successfully done setting workspace for the tool. 
17:20:36 INFO  : Successfully done query RDI_DATADIR 
17:22:10 INFO  : Result from executing command 'getProjects': design_1_wrapper
17:22:10 INFO  : Result from executing command 'getPlatforms': 
17:22:10 WARN  : An unexpected exception occurred in the module 'platform project logging'
17:22:10 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
17:22:24 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
17:51:27 INFO  : Result from executing command 'getProjects': design_1_wrapper
17:51:27 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
17:51:27 INFO  : Checking for BSP changes to sync application flags for project 'euc64intTEST'...
17:52:26 INFO  : Checking for BSP changes to sync application flags for project 'euc64intTEST'...
17:57:05 INFO  : Checking for BSP changes to sync application flags for project 'euc64intTEST'...
17:58:31 INFO  : Checking for BSP changes to sync application flags for project 'euc64intTEST'...
17:59:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:59:18 INFO  : Jtag cable 'Digilent Zybo 210279A427BAA' is selected.
17:59:18 INFO  : 'jtag frequency' command is executed.
17:59:18 INFO  : Context for 'APU' is selected.
17:59:18 INFO  : System reset is completed.
17:59:21 INFO  : 'after 3000' command is executed.
17:59:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A427BAA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A427BAA-13722093-0"}' command is executed.
17:59:23 INFO  : Device configured successfully with "C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/bitstream/design_1_wrapper.bit"
17:59:23 INFO  : Context for 'APU' is selected.
17:59:23 INFO  : Hardware design and registers information is loaded from 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
17:59:23 INFO  : 'configparams force-mem-access 1' command is executed.
17:59:23 INFO  : Context for 'APU' is selected.
17:59:23 INFO  : Sourcing of 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/psinit/ps7_init.tcl' is done.
17:59:24 INFO  : 'ps7_init' command is executed.
17:59:24 INFO  : 'ps7_post_config' command is executed.
17:59:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:59:24 INFO  : The application 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/Debug/euc64intTEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:59:25 INFO  : 'configparams force-mem-access 0' command is executed.
17:59:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A427BAA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A427BAA-13722093-0"}
fpga -file C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/Debug/euc64intTEST.elf
configparams force-mem-access 0
----------------End of Script----------------

17:59:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:59:25 INFO  : 'con' command is executed.
17:59:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

17:59:25 INFO  : Launch script is exported to file 'C:\Users\juan_\Documents\FPGA\JA-RM-IPD432\T4_P3_2\euc64_int\Vitis\euc64intTEST_system\_ide\scripts\debugger_euc64inttest-default.tcl'
18:05:54 INFO  : Checking for BSP changes to sync application flags for project 'euc64intTEST'...
18:06:06 INFO  : Disconnected from the channel tcfchan#2.
18:06:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:06:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

18:06:16 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
18:06:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:06:25 INFO  : Jtag cable 'Digilent Zybo 210279A427BAA' is selected.
18:06:25 INFO  : 'jtag frequency' command is executed.
18:06:25 INFO  : Context for 'APU' is selected.
18:06:25 INFO  : System reset is completed.
18:06:28 INFO  : 'after 3000' command is executed.
18:06:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A427BAA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A427BAA-13722093-0"}' command is executed.
18:06:30 INFO  : Device configured successfully with "C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/bitstream/design_1_wrapper.bit"
18:06:30 INFO  : Context for 'APU' is selected.
18:06:30 INFO  : Hardware design and registers information is loaded from 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:06:30 INFO  : 'configparams force-mem-access 1' command is executed.
18:06:30 INFO  : Context for 'APU' is selected.
18:06:30 INFO  : Sourcing of 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/psinit/ps7_init.tcl' is done.
18:06:30 INFO  : 'ps7_init' command is executed.
18:06:30 INFO  : 'ps7_post_config' command is executed.
18:06:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:06:31 INFO  : The application 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/Debug/euc64intTEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:06:31 INFO  : 'configparams force-mem-access 0' command is executed.
18:06:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A427BAA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A427BAA-13722093-0"}
fpga -file C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/Debug/euc64intTEST.elf
configparams force-mem-access 0
----------------End of Script----------------

18:06:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:06:31 INFO  : 'con' command is executed.
18:06:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:06:31 INFO  : Launch script is exported to file 'C:\Users\juan_\Documents\FPGA\JA-RM-IPD432\T4_P3_2\euc64_int\Vitis\euc64intTEST_system\_ide\scripts\debugger_euc64inttest-default.tcl'
18:08:03 INFO  : Disconnected from the channel tcfchan#3.
18:32:21 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\juan_\Documents\FPGA\JA-RM-IPD432\T4_P3_2\euc64_int\Vitis\temp_xsdb_launch_script.tcl
18:32:26 INFO  : XSCT server has started successfully.
18:32:26 INFO  : plnx-install-location is set to ''
18:32:26 INFO  : Successfully done setting XSCT server connection channel  
18:32:26 INFO  : Successfully done setting workspace for the tool. 
18:32:26 INFO  : Platform repository initialization has completed.
18:32:27 INFO  : Successfully done query RDI_DATADIR 
18:32:27 INFO  : Registering command handlers for Vitis TCF services
18:41:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:41:17 INFO  : Jtag cable 'Digilent Zybo 210279A427BAA' is selected.
18:41:17 INFO  : 'jtag frequency' command is executed.
18:41:17 INFO  : Context for 'APU' is selected.
18:41:17 INFO  : System reset is completed.
18:41:20 INFO  : 'after 3000' command is executed.
18:41:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A427BAA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A427BAA-13722093-0"}' command is executed.
18:41:22 INFO  : Device configured successfully with "C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/bitstream/design_1_wrapper.bit"
18:41:22 INFO  : Context for 'APU' is selected.
18:41:22 INFO  : Hardware design and registers information is loaded from 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
18:41:22 INFO  : 'configparams force-mem-access 1' command is executed.
18:41:22 INFO  : Context for 'APU' is selected.
18:41:22 INFO  : Sourcing of 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/psinit/ps7_init.tcl' is done.
18:41:22 INFO  : 'ps7_init' command is executed.
18:41:22 INFO  : 'ps7_post_config' command is executed.
18:41:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:41:23 INFO  : The application 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/Debug/euc64intTEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:41:23 INFO  : 'configparams force-mem-access 0' command is executed.
18:41:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A427BAA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A427BAA-13722093-0"}
fpga -file C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/Debug/euc64intTEST.elf
configparams force-mem-access 0
----------------End of Script----------------

18:41:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:41:23 INFO  : 'con' command is executed.
18:41:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

18:41:23 INFO  : Launch script is exported to file 'C:\Users\juan_\Documents\FPGA\JA-RM-IPD432\T4_P3_2\euc64_int\Vitis\euc64intTEST_system\_ide\scripts\debugger_euc64inttest-default.tcl'
18:43:12 INFO  : Disconnected from the channel tcfchan#1.
21:33:24 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\juan_\Documents\FPGA\JA-RM-IPD432\T4_P3_2\euc64_int\Vitis\temp_xsdb_launch_script.tcl
21:33:28 INFO  : XSCT server has started successfully.
21:33:28 INFO  : plnx-install-location is set to ''
21:33:28 INFO  : Successfully done setting XSCT server connection channel  
21:33:28 INFO  : Successfully done setting workspace for the tool. 
21:33:29 INFO  : Platform repository initialization has completed.
21:33:29 INFO  : Successfully done query RDI_DATADIR 
21:33:30 INFO  : Registering command handlers for Vitis TCF services
21:47:54 INFO  : Result from executing command 'getProjects': design_1_wrapper
21:47:54 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm
21:47:55 INFO  : Checking for BSP changes to sync application flags for project 'euc64intTEST'...
21:48:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:48:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A427BAA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A427BAA-13722093-0"}' command is executed.
21:48:16 INFO  : Device configured successfully with "C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/bitstream/design_1_wrapper.bit"
21:48:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:48:27 INFO  : Jtag cable 'Digilent Zybo 210279A427BAA' is selected.
21:48:27 INFO  : 'jtag frequency' command is executed.
21:48:27 INFO  : Context for 'APU' is selected.
21:48:28 INFO  : System reset is completed.
21:48:31 INFO  : 'after 3000' command is executed.
21:48:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A427BAA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A427BAA-13722093-0"}' command is executed.
21:48:32 INFO  : Device configured successfully with "C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/bitstream/design_1_wrapper.bit"
21:48:32 INFO  : Context for 'APU' is selected.
21:48:32 INFO  : Hardware design and registers information is loaded from 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
21:48:32 INFO  : 'configparams force-mem-access 1' command is executed.
21:48:32 INFO  : Context for 'APU' is selected.
21:48:32 INFO  : Sourcing of 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/psinit/ps7_init.tcl' is done.
21:48:32 INFO  : 'ps7_init' command is executed.
21:48:32 INFO  : 'ps7_post_config' command is executed.
21:48:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:48:33 INFO  : The application 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/Debug/euc64intTEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:48:33 INFO  : 'configparams force-mem-access 0' command is executed.
21:48:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A427BAA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A427BAA-13722093-0"}
fpga -file C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/Debug/euc64intTEST.elf
configparams force-mem-access 0
----------------End of Script----------------

21:48:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:48:33 INFO  : 'con' command is executed.
21:48:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

21:48:33 INFO  : Launch script is exported to file 'C:\Users\juan_\Documents\FPGA\JA-RM-IPD432\T4_P3_2\euc64_int\Vitis\euc64intTEST_system\_ide\scripts\debugger_euc64inttest-default.tcl'
21:49:26 INFO  : Disconnected from the channel tcfchan#2.
21:49:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:49:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

21:49:36 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
22:09:41 INFO  : Checking for BSP changes to sync application flags for project 'euc64intTEST'...
22:11:15 INFO  : Checking for BSP changes to sync application flags for project 'euc64intTEST'...
22:11:17 INFO  : Checking for BSP changes to sync application flags for project 'euc64intTEST'...
22:11:43 INFO  : Checking for BSP changes to sync application flags for project 'euc64intTEST'...
22:12:00 INFO  : Checking for BSP changes to sync application flags for project 'euc64intTEST'...
22:12:13 INFO  : Checking for BSP changes to sync application flags for project 'euc64intTEST'...
22:13:10 INFO  : Checking for BSP changes to sync application flags for project 'euc64intTEST'...
22:13:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:13:28 INFO  : Jtag cable 'Digilent Zybo 210279A427BAA' is selected.
22:13:28 INFO  : 'jtag frequency' command is executed.
22:13:28 INFO  : Context for 'APU' is selected.
22:13:28 INFO  : System reset is completed.
22:13:31 INFO  : 'after 3000' command is executed.
22:13:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A427BAA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A427BAA-13722093-0"}' command is executed.
22:13:32 INFO  : Device configured successfully with "C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/bitstream/design_1_wrapper.bit"
22:13:33 INFO  : Context for 'APU' is selected.
22:13:33 INFO  : Hardware design and registers information is loaded from 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
22:13:33 INFO  : 'configparams force-mem-access 1' command is executed.
22:13:33 INFO  : Context for 'APU' is selected.
22:13:33 INFO  : Sourcing of 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/psinit/ps7_init.tcl' is done.
22:13:33 INFO  : 'ps7_init' command is executed.
22:13:33 INFO  : 'ps7_post_config' command is executed.
22:13:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:13:33 INFO  : The application 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/Debug/euc64intTEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:13:33 INFO  : 'configparams force-mem-access 0' command is executed.
22:13:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A427BAA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A427BAA-13722093-0"}
fpga -file C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/Debug/euc64intTEST.elf
configparams force-mem-access 0
----------------End of Script----------------

22:13:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:13:34 INFO  : 'con' command is executed.
22:13:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:13:34 INFO  : Launch script is exported to file 'C:\Users\juan_\Documents\FPGA\JA-RM-IPD432\T4_P3_2\euc64_int\Vitis\euc64intTEST_system\_ide\scripts\debugger_euc64inttest-default.tcl'
22:15:02 INFO  : Disconnected from the channel tcfchan#3.
22:15:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:15:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:15:12 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
22:15:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:15:34 INFO  : Jtag cable 'Digilent Zybo 210279A427BAA' is selected.
22:15:34 INFO  : 'jtag frequency' command is executed.
22:15:34 INFO  : Context for 'APU' is selected.
22:15:34 INFO  : System reset is completed.
22:15:37 INFO  : 'after 3000' command is executed.
22:15:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A427BAA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A427BAA-13722093-0"}' command is executed.
22:15:38 INFO  : Device configured successfully with "C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/bitstream/design_1_wrapper.bit"
22:15:38 INFO  : Context for 'APU' is selected.
22:15:38 INFO  : Hardware design and registers information is loaded from 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
22:15:38 INFO  : 'configparams force-mem-access 1' command is executed.
22:15:38 INFO  : Context for 'APU' is selected.
22:15:38 INFO  : Sourcing of 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/psinit/ps7_init.tcl' is done.
22:15:39 INFO  : 'ps7_init' command is executed.
22:15:39 INFO  : 'ps7_post_config' command is executed.
22:15:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:15:39 INFO  : The application 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/Debug/euc64intTEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:15:39 INFO  : 'configparams force-mem-access 0' command is executed.
22:15:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A427BAA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A427BAA-13722093-0"}
fpga -file C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/Debug/euc64intTEST.elf
configparams force-mem-access 0
----------------End of Script----------------

22:15:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:15:39 INFO  : 'con' command is executed.
22:15:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:15:39 INFO  : Launch script is exported to file 'C:\Users\juan_\Documents\FPGA\JA-RM-IPD432\T4_P3_2\euc64_int\Vitis\euc64intTEST_system\_ide\scripts\debugger_euc64inttest-default.tcl'
22:16:41 INFO  : Checking for BSP changes to sync application flags for project 'euc64intTEST'...
22:17:21 INFO  : Checking for BSP changes to sync application flags for project 'euc64intTEST'...
22:17:32 INFO  : Disconnected from the channel tcfchan#4.
22:17:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:17:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:17:42 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
22:17:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:17:49 INFO  : Jtag cable 'Digilent Zybo 210279A427BAA' is selected.
22:17:49 INFO  : 'jtag frequency' command is executed.
22:17:49 INFO  : Context for 'APU' is selected.
22:17:49 INFO  : System reset is completed.
22:17:52 INFO  : 'after 3000' command is executed.
22:17:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A427BAA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A427BAA-13722093-0"}' command is executed.
22:17:53 INFO  : Device configured successfully with "C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/bitstream/design_1_wrapper.bit"
22:17:53 INFO  : Context for 'APU' is selected.
22:17:53 INFO  : Hardware design and registers information is loaded from 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
22:17:53 INFO  : 'configparams force-mem-access 1' command is executed.
22:17:53 INFO  : Context for 'APU' is selected.
22:17:53 INFO  : Sourcing of 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/psinit/ps7_init.tcl' is done.
22:17:54 INFO  : 'ps7_init' command is executed.
22:17:54 INFO  : 'ps7_post_config' command is executed.
22:17:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:17:54 INFO  : The application 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/Debug/euc64intTEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:17:54 INFO  : 'configparams force-mem-access 0' command is executed.
22:17:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A427BAA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A427BAA-13722093-0"}
fpga -file C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/Debug/euc64intTEST.elf
configparams force-mem-access 0
----------------End of Script----------------

22:17:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:17:54 INFO  : 'con' command is executed.
22:17:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:17:54 INFO  : Launch script is exported to file 'C:\Users\juan_\Documents\FPGA\JA-RM-IPD432\T4_P3_2\euc64_int\Vitis\euc64intTEST_system\_ide\scripts\debugger_euc64inttest-default.tcl'
22:22:15 INFO  : Disconnected from the channel tcfchan#6.
22:22:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:22:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:22:25 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
22:22:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:22:32 INFO  : Jtag cable 'Digilent Zybo 210279A427BAA' is selected.
22:22:32 INFO  : 'jtag frequency' command is executed.
22:22:32 INFO  : Context for 'APU' is selected.
22:22:32 INFO  : System reset is completed.
22:22:35 INFO  : 'after 3000' command is executed.
22:22:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A427BAA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A427BAA-13722093-0"}' command is executed.
22:22:36 INFO  : Device configured successfully with "C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/bitstream/design_1_wrapper.bit"
22:22:36 INFO  : Context for 'APU' is selected.
22:22:36 INFO  : Hardware design and registers information is loaded from 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
22:22:36 INFO  : 'configparams force-mem-access 1' command is executed.
22:22:36 INFO  : Context for 'APU' is selected.
22:22:36 INFO  : Sourcing of 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/psinit/ps7_init.tcl' is done.
22:22:37 INFO  : 'ps7_init' command is executed.
22:22:37 INFO  : 'ps7_post_config' command is executed.
22:22:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:22:37 INFO  : The application 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/Debug/euc64intTEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:22:37 INFO  : 'configparams force-mem-access 0' command is executed.
22:22:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A427BAA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A427BAA-13722093-0"}
fpga -file C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/Debug/euc64intTEST.elf
configparams force-mem-access 0
----------------End of Script----------------

22:22:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:22:37 INFO  : 'con' command is executed.
22:22:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:22:37 INFO  : Launch script is exported to file 'C:\Users\juan_\Documents\FPGA\JA-RM-IPD432\T4_P3_2\euc64_int\Vitis\euc64intTEST_system\_ide\scripts\debugger_euc64inttest-default.tcl'
22:47:07 INFO  : Checking for BSP changes to sync application flags for project 'euc64intTEST'...
22:47:20 INFO  : Disconnected from the channel tcfchan#7.
22:47:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:47:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:47:31 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
22:47:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:47:41 INFO  : Jtag cable 'Digilent Zybo 210279A427BAA' is selected.
22:47:41 INFO  : 'jtag frequency' command is executed.
22:47:41 INFO  : Context for 'APU' is selected.
22:47:41 INFO  : System reset is completed.
22:47:44 INFO  : 'after 3000' command is executed.
22:47:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A427BAA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A427BAA-13722093-0"}' command is executed.
22:47:45 INFO  : Device configured successfully with "C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/bitstream/design_1_wrapper.bit"
22:47:46 INFO  : Context for 'APU' is selected.
22:47:46 INFO  : Hardware design and registers information is loaded from 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
22:47:46 INFO  : 'configparams force-mem-access 1' command is executed.
22:47:46 INFO  : Context for 'APU' is selected.
22:47:46 INFO  : Sourcing of 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/psinit/ps7_init.tcl' is done.
22:47:46 INFO  : 'ps7_init' command is executed.
22:47:46 INFO  : 'ps7_post_config' command is executed.
22:47:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:47:46 INFO  : The application 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/Debug/euc64intTEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:47:46 INFO  : 'configparams force-mem-access 0' command is executed.
22:47:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A427BAA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A427BAA-13722093-0"}
fpga -file C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/Debug/euc64intTEST.elf
configparams force-mem-access 0
----------------End of Script----------------

22:47:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:47:47 INFO  : 'con' command is executed.
22:47:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:47:47 INFO  : Launch script is exported to file 'C:\Users\juan_\Documents\FPGA\JA-RM-IPD432\T4_P3_2\euc64_int\Vitis\euc64intTEST_system\_ide\scripts\debugger_euc64inttest-default.tcl'
22:50:43 INFO  : Checking for BSP changes to sync application flags for project 'euc64intTEST'...
22:50:53 INFO  : Checking for BSP changes to sync application flags for project 'euc64intTEST'...
22:51:12 INFO  : Disconnected from the channel tcfchan#8.
22:51:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:51:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:51:22 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
22:51:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:51:51 INFO  : Jtag cable 'Digilent Zybo 210279A427BAA' is selected.
22:51:51 INFO  : 'jtag frequency' command is executed.
22:51:51 INFO  : Context for 'APU' is selected.
22:51:51 INFO  : System reset is completed.
22:51:54 INFO  : 'after 3000' command is executed.
22:51:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A427BAA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A427BAA-13722093-0"}' command is executed.
22:51:56 INFO  : Device configured successfully with "C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/bitstream/design_1_wrapper.bit"
22:51:56 INFO  : Context for 'APU' is selected.
22:51:56 INFO  : Hardware design and registers information is loaded from 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
22:51:56 INFO  : 'configparams force-mem-access 1' command is executed.
22:51:56 INFO  : Context for 'APU' is selected.
22:51:56 INFO  : Sourcing of 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/psinit/ps7_init.tcl' is done.
22:51:56 INFO  : 'ps7_init' command is executed.
22:51:56 INFO  : 'ps7_post_config' command is executed.
22:51:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:51:56 INFO  : The application 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/Debug/euc64intTEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:51:57 INFO  : 'configparams force-mem-access 0' command is executed.
22:51:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A427BAA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A427BAA-13722093-0"}
fpga -file C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/Debug/euc64intTEST.elf
configparams force-mem-access 0
----------------End of Script----------------

22:51:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:51:57 INFO  : 'con' command is executed.
22:51:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:51:57 INFO  : Launch script is exported to file 'C:\Users\juan_\Documents\FPGA\JA-RM-IPD432\T4_P3_2\euc64_int\Vitis\euc64intTEST_system\_ide\scripts\debugger_euc64inttest-default.tcl'
22:53:25 INFO  : Checking for BSP changes to sync application flags for project 'euc64intTEST'...
22:53:34 INFO  : Disconnected from the channel tcfchan#9.
22:53:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:53:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:53:44 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
22:53:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:53:51 INFO  : Jtag cable 'Digilent Zybo 210279A427BAA' is selected.
22:53:51 INFO  : 'jtag frequency' command is executed.
22:53:51 INFO  : Context for 'APU' is selected.
22:53:51 INFO  : System reset is completed.
22:53:54 INFO  : 'after 3000' command is executed.
22:53:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A427BAA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A427BAA-13722093-0"}' command is executed.
22:53:55 INFO  : Device configured successfully with "C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/bitstream/design_1_wrapper.bit"
22:53:55 INFO  : Context for 'APU' is selected.
22:53:55 INFO  : Hardware design and registers information is loaded from 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
22:53:55 INFO  : 'configparams force-mem-access 1' command is executed.
22:53:55 INFO  : Context for 'APU' is selected.
22:53:55 INFO  : Sourcing of 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/psinit/ps7_init.tcl' is done.
22:53:55 INFO  : 'ps7_init' command is executed.
22:53:55 INFO  : 'ps7_post_config' command is executed.
22:53:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:53:56 INFO  : The application 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/Debug/euc64intTEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:53:56 INFO  : 'configparams force-mem-access 0' command is executed.
22:53:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A427BAA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A427BAA-13722093-0"}
fpga -file C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/Debug/euc64intTEST.elf
configparams force-mem-access 0
----------------End of Script----------------

22:53:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:53:56 INFO  : 'con' command is executed.
22:53:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:53:56 INFO  : Launch script is exported to file 'C:\Users\juan_\Documents\FPGA\JA-RM-IPD432\T4_P3_2\euc64_int\Vitis\euc64intTEST_system\_ide\scripts\debugger_euc64inttest-default.tcl'
22:57:40 INFO  : Disconnected from the channel tcfchan#10.
22:57:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:57:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:57:51 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
22:58:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:58:16 INFO  : Jtag cable 'Digilent Zybo 210279A427BAA' is selected.
22:58:16 INFO  : 'jtag frequency' command is executed.
22:58:16 INFO  : Context for 'APU' is selected.
22:58:16 INFO  : System reset is completed.
22:58:19 INFO  : 'after 3000' command is executed.
22:58:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A427BAA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A427BAA-13722093-0"}' command is executed.
22:58:20 INFO  : Device configured successfully with "C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/bitstream/design_1_wrapper.bit"
22:58:20 INFO  : Context for 'APU' is selected.
22:58:20 INFO  : Hardware design and registers information is loaded from 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
22:58:20 INFO  : 'configparams force-mem-access 1' command is executed.
22:58:20 INFO  : Context for 'APU' is selected.
22:58:20 INFO  : Sourcing of 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/psinit/ps7_init.tcl' is done.
22:58:21 INFO  : 'ps7_init' command is executed.
22:58:21 INFO  : 'ps7_post_config' command is executed.
22:58:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:58:21 INFO  : The application 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/Debug/euc64intTEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:58:21 INFO  : 'configparams force-mem-access 0' command is executed.
22:58:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A427BAA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A427BAA-13722093-0"}
fpga -file C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/Debug/euc64intTEST.elf
configparams force-mem-access 0
----------------End of Script----------------

22:58:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:58:21 INFO  : 'con' command is executed.
22:58:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:58:21 INFO  : Launch script is exported to file 'C:\Users\juan_\Documents\FPGA\JA-RM-IPD432\T4_P3_2\euc64_int\Vitis\euc64intTEST_system\_ide\scripts\debugger_euc64inttest-default.tcl'
23:03:52 INFO  : Checking for BSP changes to sync application flags for project 'euc64intTEST'...
23:04:04 INFO  : Launch of emulator has been cancelled. Launch configuration will be terminated.
23:04:11 INFO  : Disconnected from the channel tcfchan#11.
23:04:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:04:14 INFO  : Jtag cable 'Digilent Zybo 210279A427BAA' is selected.
23:04:14 INFO  : 'jtag frequency' command is executed.
23:04:14 INFO  : Context for 'APU' is selected.
23:04:14 INFO  : System reset is completed.
23:04:17 INFO  : 'after 3000' command is executed.
23:04:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A427BAA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A427BAA-13722093-0"}' command is executed.
23:04:18 INFO  : Device configured successfully with "C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/bitstream/design_1_wrapper.bit"
23:04:18 INFO  : Context for 'APU' is selected.
23:04:18 INFO  : Hardware design and registers information is loaded from 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
23:04:18 INFO  : 'configparams force-mem-access 1' command is executed.
23:04:18 INFO  : Context for 'APU' is selected.
23:04:18 INFO  : Sourcing of 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/psinit/ps7_init.tcl' is done.
23:04:19 INFO  : 'ps7_init' command is executed.
23:04:19 INFO  : 'ps7_post_config' command is executed.
23:04:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:04:19 INFO  : The application 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/Debug/euc64intTEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:04:19 INFO  : 'configparams force-mem-access 0' command is executed.
23:04:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A427BAA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A427BAA-13722093-0"}
fpga -file C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/Debug/euc64intTEST.elf
configparams force-mem-access 0
----------------End of Script----------------

23:04:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:04:19 INFO  : 'con' command is executed.
23:04:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:04:19 INFO  : Launch script is exported to file 'C:\Users\juan_\Documents\FPGA\JA-RM-IPD432\T4_P3_2\euc64_int\Vitis\euc64intTEST_system\_ide\scripts\debugger_euc64inttest-default.tcl'
23:11:48 INFO  : Disconnected from the channel tcfchan#12.
23:11:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:11:49 INFO  : Jtag cable 'Digilent Zybo 210279A427BAA' is selected.
23:11:49 INFO  : 'jtag frequency' command is executed.
23:11:49 INFO  : Context for 'APU' is selected.
23:11:49 INFO  : System reset is completed.
23:11:52 INFO  : 'after 3000' command is executed.
23:11:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A427BAA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A427BAA-13722093-0"}' command is executed.
23:11:53 INFO  : Device configured successfully with "C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/bitstream/design_1_wrapper.bit"
23:11:53 INFO  : Context for 'APU' is selected.
23:11:53 INFO  : Hardware design and registers information is loaded from 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
23:11:53 INFO  : 'configparams force-mem-access 1' command is executed.
23:11:53 INFO  : Context for 'APU' is selected.
23:11:53 INFO  : Sourcing of 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/psinit/ps7_init.tcl' is done.
23:11:54 INFO  : 'ps7_init' command is executed.
23:11:54 INFO  : 'ps7_post_config' command is executed.
23:11:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:11:54 INFO  : The application 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/Debug/euc64intTEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:11:54 INFO  : 'configparams force-mem-access 0' command is executed.
23:11:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A427BAA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A427BAA-13722093-0"}
fpga -file C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/Debug/euc64intTEST.elf
configparams force-mem-access 0
----------------End of Script----------------

23:11:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:11:54 INFO  : 'con' command is executed.
23:11:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:11:54 INFO  : Launch script is exported to file 'C:\Users\juan_\Documents\FPGA\JA-RM-IPD432\T4_P3_2\euc64_int\Vitis\euc64intTEST_system\_ide\scripts\debugger_euc64inttest-default.tcl'
23:15:03 INFO  : Disconnected from the channel tcfchan#13.
23:15:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:15:06 INFO  : Jtag cable 'Digilent Zybo 210279A427BAA' is selected.
23:15:06 INFO  : 'jtag frequency' command is executed.
23:15:06 INFO  : Context for 'APU' is selected.
23:15:07 INFO  : System reset is completed.
23:15:10 INFO  : 'after 3000' command is executed.
23:15:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A427BAA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A427BAA-13722093-0"}' command is executed.
23:15:11 INFO  : Device configured successfully with "C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/bitstream/design_1_wrapper.bit"
23:15:11 INFO  : Context for 'APU' is selected.
23:15:11 INFO  : Hardware design and registers information is loaded from 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
23:15:11 INFO  : 'configparams force-mem-access 1' command is executed.
23:15:11 INFO  : Context for 'APU' is selected.
23:15:11 INFO  : Sourcing of 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/psinit/ps7_init.tcl' is done.
23:15:11 INFO  : 'ps7_init' command is executed.
23:15:11 INFO  : 'ps7_post_config' command is executed.
23:15:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:15:12 INFO  : The application 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/Debug/euc64intTEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:15:12 INFO  : 'configparams force-mem-access 0' command is executed.
23:15:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A427BAA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A427BAA-13722093-0"}
fpga -file C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/Debug/euc64intTEST.elf
configparams force-mem-access 0
----------------End of Script----------------

23:15:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:15:12 INFO  : 'con' command is executed.
23:15:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:15:12 INFO  : Launch script is exported to file 'C:\Users\juan_\Documents\FPGA\JA-RM-IPD432\T4_P3_2\euc64_int\Vitis\euc64intTEST_system\_ide\scripts\debugger_euc64inttest-default.tcl'
23:15:46 INFO  : Disconnected from the channel tcfchan#14.
23:15:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:15:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:15:56 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
23:16:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:16:03 INFO  : Jtag cable 'Digilent Zybo 210279A427BAA' is selected.
23:16:03 INFO  : 'jtag frequency' command is executed.
23:16:03 INFO  : Context for 'APU' is selected.
23:16:03 INFO  : System reset is completed.
23:16:06 INFO  : 'after 3000' command is executed.
23:16:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A427BAA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A427BAA-13722093-0"}' command is executed.
23:16:08 INFO  : Device configured successfully with "C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/bitstream/design_1_wrapper.bit"
23:16:08 INFO  : Context for 'APU' is selected.
23:16:08 INFO  : Hardware design and registers information is loaded from 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
23:16:08 INFO  : 'configparams force-mem-access 1' command is executed.
23:16:08 INFO  : Context for 'APU' is selected.
23:16:08 INFO  : Sourcing of 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/psinit/ps7_init.tcl' is done.
23:16:08 INFO  : 'ps7_init' command is executed.
23:16:08 INFO  : 'ps7_post_config' command is executed.
23:16:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:16:09 INFO  : The application 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/Debug/euc64intTEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:16:09 INFO  : 'configparams force-mem-access 0' command is executed.
23:16:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A427BAA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A427BAA-13722093-0"}
fpga -file C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/Debug/euc64intTEST.elf
configparams force-mem-access 0
----------------End of Script----------------

23:16:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:16:09 INFO  : 'con' command is executed.
23:16:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:16:09 INFO  : Launch script is exported to file 'C:\Users\juan_\Documents\FPGA\JA-RM-IPD432\T4_P3_2\euc64_int\Vitis\euc64intTEST_system\_ide\scripts\debugger_euc64inttest-default.tcl'
23:16:09 INFO  : Disconnected from the channel tcfchan#15.
23:16:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:16:11 INFO  : Jtag cable 'Digilent Zybo 210279A427BAA' is selected.
23:16:11 INFO  : 'jtag frequency' command is executed.
23:16:11 INFO  : Context for 'APU' is selected.
23:16:11 INFO  : System reset is completed.
23:16:14 INFO  : 'after 3000' command is executed.
23:16:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A427BAA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A427BAA-13722093-0"}' command is executed.
23:16:15 INFO  : Device configured successfully with "C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/bitstream/design_1_wrapper.bit"
23:16:15 INFO  : Context for 'APU' is selected.
23:16:15 INFO  : Hardware design and registers information is loaded from 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
23:16:15 INFO  : 'configparams force-mem-access 1' command is executed.
23:16:15 INFO  : Context for 'APU' is selected.
23:16:15 INFO  : Sourcing of 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/psinit/ps7_init.tcl' is done.
23:16:16 INFO  : 'ps7_init' command is executed.
23:16:16 INFO  : 'ps7_post_config' command is executed.
23:16:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:16:16 INFO  : The application 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/Debug/euc64intTEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:16:16 INFO  : 'configparams force-mem-access 0' command is executed.
23:16:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A427BAA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A427BAA-13722093-0"}
fpga -file C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/Debug/euc64intTEST.elf
configparams force-mem-access 0
----------------End of Script----------------

23:16:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:16:16 INFO  : 'con' command is executed.
23:16:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:16:16 INFO  : Launch script is exported to file 'C:\Users\juan_\Documents\FPGA\JA-RM-IPD432\T4_P3_2\euc64_int\Vitis\euc64intTEST_system\_ide\scripts\debugger_euc64inttest-default.tcl'
23:16:30 INFO  : Disconnected from the channel tcfchan#16.
23:16:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:16:34 INFO  : Jtag cable 'Digilent Zybo 210279A427BAA' is selected.
23:16:34 INFO  : 'jtag frequency' command is executed.
23:16:34 INFO  : Context for 'APU' is selected.
23:16:34 INFO  : System reset is completed.
23:16:37 INFO  : 'after 3000' command is executed.
23:16:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A427BAA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A427BAA-13722093-0"}' command is executed.
23:16:38 INFO  : Device configured successfully with "C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/bitstream/design_1_wrapper.bit"
23:16:38 INFO  : Context for 'APU' is selected.
23:16:38 INFO  : Hardware design and registers information is loaded from 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
23:16:38 INFO  : 'configparams force-mem-access 1' command is executed.
23:16:38 INFO  : Context for 'APU' is selected.
23:16:38 INFO  : Sourcing of 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/psinit/ps7_init.tcl' is done.
23:16:38 INFO  : 'ps7_init' command is executed.
23:16:38 INFO  : 'ps7_post_config' command is executed.
23:16:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:16:39 INFO  : The application 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/Debug/euc64intTEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:16:39 INFO  : 'configparams force-mem-access 0' command is executed.
23:16:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A427BAA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A427BAA-13722093-0"}
fpga -file C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/Debug/euc64intTEST.elf
configparams force-mem-access 0
----------------End of Script----------------

23:16:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:16:39 INFO  : 'con' command is executed.
23:16:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:16:39 INFO  : Launch script is exported to file 'C:\Users\juan_\Documents\FPGA\JA-RM-IPD432\T4_P3_2\euc64_int\Vitis\euc64intTEST_system\_ide\scripts\debugger_euc64inttest-default.tcl'
23:25:37 INFO  : Disconnected from the channel tcfchan#17.
23:25:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:25:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

23:25:47 ERROR : Could not find Jtag device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
23:25:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:25:51 INFO  : Jtag cable 'Digilent Zybo 210279A427BAA' is selected.
23:25:51 INFO  : 'jtag frequency' command is executed.
23:25:51 INFO  : Context for 'APU' is selected.
23:25:52 INFO  : System reset is completed.
23:25:55 INFO  : 'after 3000' command is executed.
23:25:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A427BAA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A427BAA-13722093-0"}' command is executed.
23:25:56 INFO  : Device configured successfully with "C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/bitstream/design_1_wrapper.bit"
23:25:56 INFO  : Context for 'APU' is selected.
23:25:56 INFO  : Hardware design and registers information is loaded from 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
23:25:56 INFO  : 'configparams force-mem-access 1' command is executed.
23:25:56 INFO  : Context for 'APU' is selected.
23:25:56 INFO  : Sourcing of 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/psinit/ps7_init.tcl' is done.
23:25:56 INFO  : 'ps7_init' command is executed.
23:25:56 INFO  : 'ps7_post_config' command is executed.
23:25:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:25:57 INFO  : The application 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/Debug/euc64intTEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:25:57 INFO  : 'configparams force-mem-access 0' command is executed.
23:25:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A427BAA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A427BAA-13722093-0"}
fpga -file C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/Debug/euc64intTEST.elf
configparams force-mem-access 0
----------------End of Script----------------

23:25:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:25:57 INFO  : 'con' command is executed.
23:25:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

23:25:57 INFO  : Launch script is exported to file 'C:\Users\juan_\Documents\FPGA\JA-RM-IPD432\T4_P3_2\euc64_int\Vitis\euc64intTEST_system\_ide\scripts\debugger_euc64inttest-default.tcl'
00:06:38 INFO  : Disconnected from the channel tcfchan#18.
00:06:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:06:42 INFO  : Jtag cable 'Digilent Zybo 210279A427BAA' is selected.
00:06:42 INFO  : 'jtag frequency' command is executed.
00:06:42 INFO  : Context for 'APU' is selected.
00:06:42 INFO  : System reset is completed.
00:06:45 INFO  : 'after 3000' command is executed.
00:06:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A427BAA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A427BAA-13722093-0"}' command is executed.
00:06:46 INFO  : Device configured successfully with "C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/bitstream/design_1_wrapper.bit"
00:06:46 INFO  : Context for 'APU' is selected.
00:06:46 INFO  : Hardware design and registers information is loaded from 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
00:06:46 INFO  : 'configparams force-mem-access 1' command is executed.
00:06:46 INFO  : Context for 'APU' is selected.
00:06:46 INFO  : Sourcing of 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/psinit/ps7_init.tcl' is done.
00:06:47 INFO  : 'ps7_init' command is executed.
00:06:47 INFO  : 'ps7_post_config' command is executed.
00:06:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:06:47 INFO  : The application 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/Debug/euc64intTEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:06:47 INFO  : 'configparams force-mem-access 0' command is executed.
00:06:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A427BAA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A427BAA-13722093-0"}
fpga -file C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/Debug/euc64intTEST.elf
configparams force-mem-access 0
----------------End of Script----------------

00:06:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:06:47 INFO  : 'con' command is executed.
00:06:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:06:47 INFO  : Launch script is exported to file 'C:\Users\juan_\Documents\FPGA\JA-RM-IPD432\T4_P3_2\euc64_int\Vitis\euc64intTEST_system\_ide\scripts\debugger_euc64inttest-default.tcl'
00:10:40 INFO  : Checking for BSP changes to sync application flags for project 'euc64intTEST'...
00:10:58 INFO  : Disconnected from the channel tcfchan#19.
00:10:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:11:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

00:11:08 ERROR : Could not find FPGA device on the board for connection 'Local'.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
00:11:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:11:17 INFO  : Jtag cable 'Digilent Zybo 210279A427BAA' is selected.
00:11:17 INFO  : 'jtag frequency' command is executed.
00:11:17 INFO  : Context for 'APU' is selected.
00:11:17 INFO  : System reset is completed.
00:11:20 INFO  : 'after 3000' command is executed.
00:11:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A427BAA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A427BAA-13722093-0"}' command is executed.
00:11:22 INFO  : Device configured successfully with "C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/bitstream/design_1_wrapper.bit"
00:11:22 INFO  : Context for 'APU' is selected.
00:11:22 INFO  : Hardware design and registers information is loaded from 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
00:11:22 INFO  : 'configparams force-mem-access 1' command is executed.
00:11:22 INFO  : Context for 'APU' is selected.
00:11:22 INFO  : Sourcing of 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/psinit/ps7_init.tcl' is done.
00:11:22 INFO  : 'ps7_init' command is executed.
00:11:22 INFO  : 'ps7_post_config' command is executed.
00:11:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:11:23 INFO  : The application 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/Debug/euc64intTEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:11:23 INFO  : 'configparams force-mem-access 0' command is executed.
00:11:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A427BAA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A427BAA-13722093-0"}
fpga -file C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/Debug/euc64intTEST.elf
configparams force-mem-access 0
----------------End of Script----------------

00:11:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:11:23 INFO  : 'con' command is executed.
00:11:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:11:23 INFO  : Launch script is exported to file 'C:\Users\juan_\Documents\FPGA\JA-RM-IPD432\T4_P3_2\euc64_int\Vitis\euc64intTEST_system\_ide\scripts\debugger_euc64inttest-default.tcl'
00:12:47 INFO  : Disconnected from the channel tcfchan#20.
00:12:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:12:49 INFO  : Jtag cable 'Digilent Zybo 210279A427BAA' is selected.
00:12:49 INFO  : 'jtag frequency' command is executed.
00:12:49 INFO  : Context for 'APU' is selected.
00:12:49 INFO  : System reset is completed.
00:12:52 INFO  : 'after 3000' command is executed.
00:12:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A427BAA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A427BAA-13722093-0"}' command is executed.
00:12:53 INFO  : Device configured successfully with "C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/bitstream/design_1_wrapper.bit"
00:12:53 INFO  : Context for 'APU' is selected.
00:12:53 INFO  : Hardware design and registers information is loaded from 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
00:12:53 INFO  : 'configparams force-mem-access 1' command is executed.
00:12:53 INFO  : Context for 'APU' is selected.
00:12:53 INFO  : Sourcing of 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/psinit/ps7_init.tcl' is done.
00:12:54 INFO  : 'ps7_init' command is executed.
00:12:54 INFO  : 'ps7_post_config' command is executed.
00:12:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:12:54 INFO  : The application 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/Debug/euc64intTEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
00:12:54 INFO  : 'configparams force-mem-access 0' command is executed.
00:12:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A427BAA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A427BAA-13722093-0"}
fpga -file C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/Debug/euc64intTEST.elf
configparams force-mem-access 0
----------------End of Script----------------

00:12:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
00:12:54 INFO  : 'con' command is executed.
00:12:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

00:12:54 INFO  : Launch script is exported to file 'C:\Users\juan_\Documents\FPGA\JA-RM-IPD432\T4_P3_2\euc64_int\Vitis\euc64intTEST_system\_ide\scripts\debugger_euc64inttest-default.tcl'
00:18:46 INFO  : Disconnected from the channel tcfchan#21.
01:38:21 INFO  : Launching XSCT server: xsct.bat -n  -interactive C:\Users\juan_\Documents\FPGA\JA-RM-IPD432\T4_P3_2\euc64_int\Vitis\temp_xsdb_launch_script.tcl
01:38:26 INFO  : XSCT server has started successfully.
01:38:26 INFO  : Successfully done setting XSCT server connection channel  
01:38:26 INFO  : plnx-install-location is set to ''
01:38:26 INFO  : Successfully done setting workspace for the tool. 
01:38:28 INFO  : Platform repository initialization has completed.
01:38:28 INFO  : Successfully done query RDI_DATADIR 
01:38:29 INFO  : Registering command handlers for Vitis TCF services
01:46:41 INFO  : Checking for BSP changes to sync application flags for project 'euc64intTEST'...
01:46:57 INFO  : Checking for BSP changes to sync application flags for project 'euc64intTEST'...
01:47:55 INFO  : Checking for BSP changes to sync application flags for project 'euc64intTEST'...
01:48:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:48:12 INFO  : Jtag cable 'Digilent Zybo 210279A427BAA' is selected.
01:48:12 INFO  : 'jtag frequency' command is executed.
01:48:12 INFO  : Context for 'APU' is selected.
01:48:12 INFO  : System reset is completed.
01:48:15 INFO  : 'after 3000' command is executed.
01:48:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A427BAA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A427BAA-13722093-0"}' command is executed.
01:48:17 INFO  : Device configured successfully with "C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/bitstream/design_1_wrapper.bit"
01:48:17 INFO  : Context for 'APU' is selected.
01:48:17 INFO  : Hardware design and registers information is loaded from 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
01:48:17 INFO  : 'configparams force-mem-access 1' command is executed.
01:48:17 INFO  : Context for 'APU' is selected.
01:48:17 INFO  : Sourcing of 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/psinit/ps7_init.tcl' is done.
01:48:18 INFO  : 'ps7_init' command is executed.
01:48:18 INFO  : 'ps7_post_config' command is executed.
01:48:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:48:18 INFO  : The application 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/Debug/euc64intTEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:48:18 INFO  : 'configparams force-mem-access 0' command is executed.
01:48:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A427BAA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A427BAA-13722093-0"}
fpga -file C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/Debug/euc64intTEST.elf
configparams force-mem-access 0
----------------End of Script----------------

01:48:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:48:19 INFO  : 'con' command is executed.
01:48:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:48:19 INFO  : Launch script is exported to file 'C:\Users\juan_\Documents\FPGA\JA-RM-IPD432\T4_P3_2\euc64_int\Vitis\euc64intTEST_system\_ide\scripts\debugger_euc64inttest-default.tcl'
01:52:51 INFO  : Checking for BSP changes to sync application flags for project 'euc64intTEST'...
01:53:01 INFO  : Disconnected from the channel tcfchan#1.
01:53:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:53:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

01:53:12 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
01:53:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:53:48 INFO  : Jtag cable 'Digilent Zybo 210279A427BAA' is selected.
01:53:48 INFO  : 'jtag frequency' command is executed.
01:53:48 INFO  : Context for 'APU' is selected.
01:53:48 INFO  : System reset is completed.
01:53:51 INFO  : 'after 3000' command is executed.
01:53:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A427BAA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A427BAA-13722093-0"}' command is executed.
01:53:52 INFO  : Device configured successfully with "C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/bitstream/design_1_wrapper.bit"
01:53:52 INFO  : Context for 'APU' is selected.
01:53:56 INFO  : Hardware design and registers information is loaded from 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
01:53:56 INFO  : 'configparams force-mem-access 1' command is executed.
01:53:56 INFO  : Context for 'APU' is selected.
01:53:56 INFO  : Sourcing of 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/psinit/ps7_init.tcl' is done.
01:53:57 INFO  : 'ps7_init' command is executed.
01:53:57 INFO  : 'ps7_post_config' command is executed.
01:53:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:53:57 INFO  : The application 'C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/Debug/euc64intTEST.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:53:57 INFO  : 'configparams force-mem-access 0' command is executed.
01:53:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279A427BAA" && level==0 && jtag_device_ctx=="jsn-Zybo-210279A427BAA-13722093-0"}
fpga -file C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow C:/Users/juan_/Documents/FPGA/JA-RM-IPD432/T4_P3_2/euc64_int/Vitis/euc64intTEST/Debug/euc64intTEST.elf
configparams force-mem-access 0
----------------End of Script----------------

01:53:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:53:57 INFO  : 'con' command is executed.
01:53:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

01:53:57 INFO  : Launch script is exported to file 'C:\Users\juan_\Documents\FPGA\JA-RM-IPD432\T4_P3_2\euc64_int\Vitis\euc64intTEST_system\_ide\scripts\debugger_euc64inttest-default.tcl'
01:54:55 INFO  : Disconnected from the channel tcfchan#2.
