// Seed: 2467526350
module module_0 (
    input tri1 id_0,
    output tri0 id_1,
    input supply1 id_2,
    input wor id_3,
    input supply1 id_4,
    input supply1 id_5,
    input supply1 id_6,
    id_14,
    output uwire id_7,
    output tri0 id_8,
    input uwire id_9,
    output tri0 id_10,
    input wor id_11,
    output tri1 id_12
);
  integer id_15 (
      1,
      -1,
      id_3,
      1,
      id_4,
      -1
  );
endmodule
module module_1 (
    output wand id_0,
    output logic id_1,
    input supply0 id_2
);
  logic id_4;
  assign id_1 = id_4;
  wire id_5;
  always_latch @(-1 or posedge 1'b0) id_1 <= 1'b0;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_0,
      id_0,
      id_2,
      id_0,
      id_2,
      id_0
  );
  wire id_6;
  initial id_4 = id_4;
endmodule
