 
****************************************
Report : area
Design : bit4_vedic
Version: O-2018.06-SP3
Date   : Fri Sep 22 09:28:47 2023
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    saed32hvt_ss0p95v125c (File: /home/admin/synopsys/EDK/SAED_EDK32.28nm/SAED32_EDK/lib/stdcell_hvt/db_nldm/saed32hvt_ss0p95v125c.db)

Number of ports:                          193
Number of nets:                           261
Number of cells:                          108
Number of combinational cells:             76
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       7

Combinational area:                256.177151
Buf/Inv area:                        0.000000
Noncombinational area:               0.000000
Macro/Black Box area:                0.000000
Net Interconnect area:              26.869607

Total cell area:                   256.177151
Total area:                        283.046758
1
