INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/project_7/project_7.srcs/sources_1/new/ALLLU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALLLU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/project_7/project_7.srcs/sim_1/new/ALLLU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
