// Seed: 4040367384
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wor id_1;
  assign id_1 = id_1;
  assign id_1 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  module_0 modCall_1 (
      id_8,
      id_11
  );
  assign modCall_1.id_1 = 0;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output reg id_1;
  localparam id_15 = 1;
  always @(-1 == id_8 or negedge id_7) begin : LABEL_0
    if (!1) id_1 <= 1;
  end
  initial assume (1);
endmodule
