Model {
  Name			  "Complete_DAC_mod3_CRFF_CTExample"
  Version		  7.9
  MdlSubVersion		  0
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.213"
    NumModelReferences	    0
    NumTestPointedSignals   0
  }
  SavedCharacterEncoding  "windows-1252"
  SaveDefaultBlockParams  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  DataTypeOverrideAppliesTo "AllNumericTypes"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  FPTRunName		  "Run 1"
  MaxMDLFileLineLength	  120
  Created		  "Thu May 24 20:15:03 2012"
  Creator		  "amyles"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "Arnaldi Isacco"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Sun Jul 23 15:08:51 2017"
  RTWModifiedTimeStamp	  422721382
  ModelVersionFormat	  "1.%<AutoIncrement:213>"
  ConfigurationManager	  "None"
  SampleTimeColors	  on
  SampleTimeAnnotations	  off
  LibraryLinkDisplay	  "none"
  WideLines		  off
  ShowLineDimensions	  on
  ShowPortDataTypes	  off
  ShowDesignRanges	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  SimulationMode	  "normal"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  CovForceBlockReductionOff on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  CovModelRefEnable	  "Off"
  CovExternalEMLEnable	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      1
      Version		      "1.12.0"
      Array {
	Type			"Handle"
	Dimension		8
	Simulink.SolverCC {
	  $ObjectID		  2
	  Version		  "1.12.0"
	  StartTime		  "0.0"
	  StopTime		  "simu.trantime"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  SolverMode		  "Auto"
	  EnableConcurrentExecution off
	  ConcurrentTasks	  off
	  Solver		  "ode45"
	  SolverName		  "ode45"
	  SolverJacobianMethodControl "auto"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "UseLocalSettings"
	  ZeroCrossAlgorithm	  "Adaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  on
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	}
	Simulink.DataIOCC {
	  $ObjectID		  3
	  Version		  "1.12.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "50000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveCompleteFinalSimState off
	  SaveFormat		  "Array"
	  SignalLoggingSaveFormat "ModelDataLogs"
	  SaveOutput		  off
	  SaveState		  off
	  SignalLogging		  on
	  DSMLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  off
	  ReturnWorkspaceOutputs  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  DSMLoggingName	  "dsmout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  ReturnWorkspaceOutputsName "out"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  4
	  Version		  "1.12.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    7
	    Cell		    "BooleansAsBitfields"
	    Cell		    "PassReuseOutputArgsAs"
	    Cell		    "PassReuseOutputArgsThreshold"
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    PropName		    "DisabledProps"
	  }
	  BlockReduction	  on
	  BooleanDataType	  on
	  ConditionallyExecuteInputs on
	  InlineParams		  on
	  UseIntDivNetSlope	  off
	  UseFloatMulNetSlope	  off
	  UseSpecifiedMinMax	  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  StrengthReduction	  off
	  ExpressionFolding	  on
	  BooleansAsBitfields	  off
	  BitfieldContainerType	  "uint_T"
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  ExpressionDepthLimit	  2147483647
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  off
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  MaxStackSize		  "Inherit from target"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "Off"
	  AccelVerboseBuild	  off
	  ParallelExecutionInRapidAccelerator on
	}
	Simulink.DebuggingCC {
	  $ObjectID		  5
	  Version		  "1.12.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"warning"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Simplified"
	  MergeDetectMultiDrivingBlocksExec "none"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "UseLocalSettings"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  MaskedZcDiagnostic	  "warning"
	  IgnoredZcDiagnostic	  "warning"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "error"
	  MultiTaskCondExecSysMsg "error"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  FixptConstUnderflowMsg  "none"
	  FixptConstOverflowMsg	  "none"
	  FixptConstPrecisionLossMsg "none"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "none"
	  FcnCallInpInsideContextMsg "Enable All"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  FrameProcessingCompatibilityMsg "warning"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceMultiInstanceNormalModeStructChecksumCheck "error"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  SimStateInterfaceChecksumMismatchMsg "warning"
	  SimStateOlderReleaseMsg "error"
	  InitInArrayFormatMsg	  "warning"
	  StrictBusMsg		  "ErrorOnBusTreatedAsVector"
	  BusNameAdapt		  "WarnAndRepair"
	  NonBusSignalsTreatedAsBus "none"
	  LoggingUnavailableSignals "error"
	  BlockIODiagnostic	  "none"
	  SFUnusedDataAndEventsDiag "warning"
	  SFUnexpectedBacktrackingDiag "warning"
	  SFInvalidInputDataAccessInChartInitDiag "warning"
	  SFNoUnconditionalDefaultTransitionDiag "warning"
	  SFTransitionOutsideNaturalParentDiag "warning"
	  SFUnconditionalTransitionShadowingDiag "warning"
	}
	Simulink.HardwareCC {
	  $ObjectID		  6
	  Version		  "1.12.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdBitPerFloat	  32
	  ProdBitPerDouble	  64
	  ProdBitPerPointer	  32
	  ProdLargestAtomicInteger "Char"
	  ProdLargestAtomicFloat  "None"
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetBitPerFloat	  32
	  TargetBitPerDouble	  64
	  TargetBitPerPointer	  32
	  TargetLargestAtomicInteger "Char"
	  TargetLargestAtomicFloat "None"
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  7
	  Version		  "1.12.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  EnableParallelModelReferenceBuilds off
	  ParallelModelReferenceErrorOnInvalidPool on
	  ParallelModelReferenceMATLABWorkerInit "None"
	  ModelReferenceNumInstancesAllowed "Single"
	  PropagateVarSize	  "Infer from blocks in model"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	  PropagateSignalLabelsOutOfModel off
	  SupportModelReferenceSimTargetCustomCode off
	}
	Simulink.SFSimCC {
	  $ObjectID		  8
	  Version		  "1.12.0"
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SimBlas		  on
	  SimCtrlC		  on
	  SimExtrinsic		  on
	  SimIntegrity		  on
	  SimUseLocalCustomCode	  off
	  SimParseCustomCode	  on
	  SimBuildMode		  "sf_incremental_build"
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  9
	  Version		  "1.12.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    6
	    Cell		    "IncludeHyperlinkInReport"
	    Cell		    "GenerateTraceInfo"
	    Cell		    "GenerateTraceReport"
	    Cell		    "GenerateTraceReportSl"
	    Cell		    "GenerateTraceReportSf"
	    Cell		    "GenerateTraceReportEml"
	    PropName		    "DisabledProps"
	  }
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  off
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateCodeInfo	  off
	  GenerateWebview	  off
	  GenerateCodeMetricsReport off
	  GenerateCodeReplacementReport	off
	  RTWCompilerOptimization "Off"
	  CheckMdlBeforeBuild	  "Off"
	  CustomRebuildMode	  "OnUpdate"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      10
	      Version		      "1.12.0"
	      Array {
		Type			"Cell"
		Dimension		19
		Cell			"IgnoreCustomStorageClasses"
		Cell			"IgnoreTestpoints"
		Cell			"InsertBlockDesc"
		Cell			"SFDataObjDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		Cell			"CustomSymbolStrGlobalVar"
		Cell			"CustomSymbolStrType"
		Cell			"CustomSymbolStrField"
		Cell			"CustomSymbolStrFcn"
		Cell			"CustomSymbolStrFcnArg"
		Cell			"CustomSymbolStrBlkIO"
		Cell			"CustomSymbolStrTmpVar"
		Cell			"CustomSymbolStrMacro"
		Cell			"ReqsInCode"
		PropName		"DisabledProps"
	      }
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IgnoreTestpoints	      off
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      MATLABFcnDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M_T"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrFcnArg   "rt$I$N$M"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      InsertPolySpaceComments off
	      SimulinkBlockComments   on
	      MATLABSourceComments    off
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      11
	      Version		      "1.12.0"
	      Array {
		Type			"Cell"
		Dimension		16
		Cell			"GeneratePreprocessorConditionals"
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"GenerateTestInterfaces"
		Cell			"ModelStepFunctionPrototypeControlCompliant"
		Cell			"CPPClassGenCompliant"
		Cell			"SupportNonInlinedSFcns"
		Cell			"PurelyIntegerCode"
		Cell			"PortableWordSizes"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"GenerateAllocFcn"
		PropName		"DisabledProps"
	      }
	      TargetFcnLib	      "ansi_tfl_table_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      CodeReplacementLibrary  "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      ERTMultiwordTypeDef     "System defined"
	      CodeExecutionProfiling  off
	      ERTMultiwordLength      256
	      MultiwordLength	      2048
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      ParMdlRefBuildCompliant on
	      CompOptLevelCompliant   on
	      ConcurrentExecutionCompliant on
	      IncludeMdlTerminateFcn  on
	      GeneratePreprocessorConditionals "Disable all"
	      CombineOutputUpdateFcns off
	      CombineSignalStateStructs	off
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      SupportVariableSizeSignals off
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      PortableWordSizes	      off
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    off
	      AutosarCompliant	      off
	      GRTInterface	      on
	      UseMalloc		      off
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      ExtModeIntrfLevel	      "Level1"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      RTWCAPIRootIO	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      CurrentDlgPage	      "Optimization/Stateflow"
      ConfigPrmDlgPosition     [ 220, 77, 1146, 628 ] 
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    1
  }
  ExplicitPartitioning	  off
  BlockDefaults {
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
    BlockRotation	    0
    BlockMirror		    off
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Bias
      Bias		      "0"
      SaturateOnIntegerOverflow	on
    }
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      SamplingMode	      "Sample based"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit from 'Constant value'"
      LockScale		      off
      SampleTime	      "inf"
      FramePeriod	      "inf"
      PreserveConstantTs      off
    }
    Block {
      BlockType		      DataTypeConversion
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit via back propagation"
      LockScale		      off
      ConvertRealWorld	      "Real World Value (RWV)"
      RndMeth		      "Zero"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Demux
      Outputs		      "4"
      DisplayOption	      "none"
      BusSelectionMode	      off
    }
    Block {
      BlockType		      From
      IconDisplay	      "Tag"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Gain
      Gain		      "1"
      Multiplication	      "Element-wise(K.*u)"
      ParamMin		      "[]"
      ParamMax		      "[]"
      ParamDataTypeStr	      "Inherit: Same as input"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Goto
      IconDisplay	      "Tag"
      TagVisibility	      "local"
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      OutputFunctionCall      off
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchInputForFeedbackSignals off
      Interpolate	      on
    }
    Block {
      BlockType		      Mux
      Inputs		      "4"
      DisplayOption	      "none"
      UseBusObject	      off
      BusObject		      "BusObject"
      NonVirtualBus	      off
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      SourceOfInitialOutputValue "Dialog"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      RateLimiter
      RisingSlewLimit	      "1"
      FallingSlewLimit	      "-1"
      SampleTimeMode	      "continuous"
      InitialCondition	      "0"
      LinearizeAsGain	      on
    }
    Block {
      BlockType		      S-Function
      FunctionName	      "system"
      SFunctionModules	      "''"
      PortCounts	      "[]"
      SFunctionDeploymentMode off
    }
    Block {
      BlockType		      Saturate
      UpperLimitSource	      "Dialog"
      UpperLimit	      "0.5"
      LowerLimitSource	      "Dialog"
      LowerLimit	      "-0.5"
      LinearizeAsGain	      on
      ZeroCross		      on
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as input"
      LockScale		      off
      RndMeth		      "Floor"
    }
    Block {
      BlockType		      Scope
      ModelBased	      off
      TickLabels	      "OneTimeTick"
      ZoomMode		      "on"
      Grid		      "on"
      TimeRange		      "auto"
      YMin		      "-5"
      YMax		      "5"
      SaveToWorkspace	      off
      SaveName		      "ScopeData"
      DataFormat	      "Array"
      LimitDataPoints	      on
      MaxDataPoints	      "5000"
      Decimation	      "1"
      SampleInput	      off
      SampleTime	      "-1"
    }
    Block {
      BlockType		      SignalGenerator
      WaveForm		      "sine"
      TimeSource	      "Use simulation time"
      Amplitude		      "1"
      Frequency		      "1"
      Units		      "Hertz"
      VectorParams1D	      on
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      CheckFcnCallInpInsideContextMsg off
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      DataTypeOverrideAppliesTo	"AllNumericTypes"
      MinMaxOverflowLogging   "UseLocalSettings"
      SFBlockType	      "NONE"
      Variant		      off
      GeneratePreprocessorConditionals off
    }
    Block {
      BlockType		      Sum
      IconShape		      "rectangular"
      Inputs		      "++"
      CollapseMode	      "All dimensions"
      CollapseDim	      "1"
      InputSameDT	      on
      AccumDataTypeStr	      "Inherit: Inherit via internal rule"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Terminator
    }
    Block {
      BlockType		      ToWorkspace
      VariableName	      "simulink_output"
      MaxDataPoints	      "1000"
      Decimation	      "1"
      SampleTime	      "0"
      SaveFormat	      "Array"
      FixptAsFi		      off
      NumInputs		      "1"
    }
    Block {
      BlockType		      ZeroOrderHold
      SampleTime	      "1"
    }
  }
  System {
    Name		    "Complete_DAC_mod3_CRFF_CTExample"
    Location		    [2, 75, 1364, 707]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "66"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "490"
    Block {
      BlockType		      SubSystem
      Name		      "2Bit, 4 level INTEGER  \noutput quantizer\n0, 1, 2, 3"
      SID		      "305"
      Ports		      [1, 7]
      Position		      [1225, 242, 1350, 358]
      ZOrder		      -1
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"2Bit, 4 level INTEGER  \noutput quantizer\n0, 1, 2, 3"
	Location		[2, 83, 1348, 715]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"95"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  SID			  "306"
	  Position		  [40, 323, 70, 337]
	  ZOrder		  -1
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Constant"
	  SID			  "307"
	  Ports			  [1, 1]
	  Position		  [140, 567, 205, 623]
	  ZOrder		  -2
	  LibraryVersion	  "1.260"
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	  SourceType		  "Compare To Constant"
	  relop			  ">="
	  const			  "-6/7"
	  OutDataTypeStr	  "uint8"
	  ZeroCross		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Constant1"
	  SID			  "308"
	  Ports			  [1, 1]
	  Position		  [140, 302, 205, 358]
	  ZOrder		  -3
	  LibraryVersion	  "1.260"
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	  SourceType		  "Compare To Constant"
	  relop			  ">="
	  const			  "0"
	  OutDataTypeStr	  "uint8"
	  ZeroCross		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Constant2"
	  SID			  "309"
	  Ports			  [1, 1]
	  Position		  [140, 22, 205, 78]
	  ZOrder		  -4
	  LibraryVersion	  "1.260"
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	  SourceType		  "Compare To Constant"
	  relop			  ">="
	  const			  "6/7"
	  OutDataTypeStr	  "uint8"
	  ZeroCross		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Constant3"
	  SID			  "438"
	  Ports			  [1, 1]
	  Position		  [140, 112, 205, 168]
	  ZOrder		  -2
	  LibraryVersion	  "1.260"
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	  SourceType		  "Compare To Constant"
	  relop			  ">="
	  const			  "4/7"
	  OutDataTypeStr	  "uint8"
	  ZeroCross		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Constant4"
	  SID			  "440"
	  Ports			  [1, 1]
	  Position		  [140, 477, 205, 533]
	  ZOrder		  -2
	  LibraryVersion	  "1.260"
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	  SourceType		  "Compare To Constant"
	  relop			  ">="
	  const			  "-4/7"
	  OutDataTypeStr	  "uint8"
	  ZeroCross		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Constant5"
	  SID			  "442"
	  Ports			  [1, 1]
	  Position		  [140, 392, 205, 448]
	  ZOrder		  -2
	  LibraryVersion	  "1.260"
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	  SourceType		  "Compare To Constant"
	  relop			  ">="
	  const			  "-2/7"
	  OutDataTypeStr	  "uint8"
	  ZeroCross		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "Compare\nTo Constant6"
	  SID			  "444"
	  Ports			  [1, 1]
	  Position		  [140, 207, 205, 263]
	  ZOrder		  -2
	  LibraryVersion	  "1.260"
	  SourceBlock		  "simulink/Logic and Bit\nOperations/Compare\nTo Constant"
	  SourceType		  "Compare To Constant"
	  relop			  ">="
	  const			  "2/7"
	  OutDataTypeStr	  "uint8"
	  ZeroCross		  on
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  SID			  "310"
	  Position		  [245, 588, 275, 602]
	  ZOrder		  -5
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out2"
	  SID			  "311"
	  Position		  [245, 498, 275, 512]
	  ZOrder		  -6
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out3"
	  SID			  "312"
	  Position		  [245, 413, 275, 427]
	  ZOrder		  -7
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out4"
	  SID			  "439"
	  Position		  [245, 323, 275, 337]
	  ZOrder		  -5
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out5"
	  SID			  "441"
	  Position		  [245, 228, 275, 242]
	  ZOrder		  -5
	  Port			  "5"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out6"
	  SID			  "443"
	  Position		  [245, 133, 275, 147]
	  ZOrder		  -5
	  Port			  "6"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out7"
	  SID			  "445"
	  Position		  [245, 43, 275, 57]
	  ZOrder		  -5
	  Port			  "7"
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  Points		  [25, 0]
	  Branch {
	    DstBlock		    "Compare\nTo Constant1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -95]
	    Branch {
	      Points		      [0, -95]
	      Branch {
		Points			[0, -90]
		DstBlock		"Compare\nTo Constant2"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Compare\nTo Constant3"
		DstPort			1
	      }
	    }
	    Branch {
	      DstBlock		      "Compare\nTo Constant6"
	      DstPort		      1
	    }
	  }
	  Branch {
	    Points		    [0, 90]
	    Branch {
	      DstBlock		      "Compare\nTo Constant5"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 85]
	      Branch {
		Points			[0, 90]
		DstBlock		"Compare\nTo Constant"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Compare\nTo Constant4"
		DstPort			1
	      }
	    }
	  }
	}
	Line {
	  SrcBlock		  "Compare\nTo Constant2"
	  SrcPort		  1
	  DstBlock		  "Out7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Compare\nTo Constant3"
	  SrcPort		  1
	  DstBlock		  "Out6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Compare\nTo Constant6"
	  SrcPort		  1
	  DstBlock		  "Out5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Compare\nTo Constant1"
	  SrcPort		  1
	  DstBlock		  "Out4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Compare\nTo Constant4"
	  SrcPort		  1
	  DstBlock		  "Out2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Compare\nTo Constant5"
	  SrcPort		  1
	  DstBlock		  "Out3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Compare\nTo Constant"
	  SrcPort		  1
	  DstBlock		  "Out1"
	  DstPort		  1
	}
	Annotation {
	  SID			  "313"
	  Name			  "This quantizer arrangement allows to obtain directly \nan output thermometer code which is needed for imp"
	  "lementing\nthe real DAC and eventually DEM. The standard Simulink\nquantizer could alternatevely be used but then t"
	  "he output\nwould need to convert to a thermometer code after it"
	  Position		  [626, 152]
	  FontSize		  18
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "Analog\nFilter Design"
      SID		      "314"
      Ports		      [1, 1]
      Position		      [1905, 602, 1970, 658]
      ZOrder		      -1
      AttributesFormatString  "Low-pass filter the loop output\\nto illustrate intuitively how the\\npulse density mod"
      "ulated +1/-1\\noutput stream does indeed capture\\nthe input signal"
      LibraryVersion	      "1.320"
      FontSize		      11
      SourceBlock	      "dsparch4/Analog\nFilter Design"
      SourceType	      "Analog Filter Design"
      method		      "Butterworth"
      filttype		      "Lowpass"
      N			      "8"
      Wlo		      "pi*(Fs/OSR)"
      Whi		      "80"
      Rp		      "2"
      Rs		      "40"
      Port {
	PortNumber		1
	Name			"OUTPUT(LPF)"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
    }
    Block {
      BlockType		      Reference
      Name		      "Array-Vector\nMultiply"
      SID		      "455"
      Ports		      [2, 1]
      Position		      [225, 721, 305, 774]
      BackgroundColor	      "magenta"
      LibraryVersion	      "1.898"
      SourceBlock	      "dspmtrx3/Array-Vector\nMultiply"
      SourceType	      "Array-Vector Multiply"
      mode		      "Mute"
      saveAsFlag	      "0"
      Dimension		      "2"
      V_Source		      "Input port"
      V_VectFromMask	      "[0.5 0.25]"
      additionalParams	      off
      allowOverrides	      on
      firstCoeffMode	      "Same word length as input"
      firstCoeffSignedness    "Auto"
      firstCoeffWordLength    "16"
      firstCoeffFracLength    "15"
      firstCoeffDataTypeStr   "Inherit: Same word length as input"
      firstCoeffLastDataTypeStr	"Inherit: Same word length as input"
      firstCoeffMin	      "[]"
      firstCoeffMax	      "[]"
      outputMode	      "Same as product output"
      outputSignedness	      "Auto"
      outputWordLength	      "16"
      outputFracLength	      "15"
      outputDataTypeStr	      "Inherit: Same as product output"
      outputLastDataTypeStr   "Inherit: Same as product output"
      outputMin		      "[]"
      outputMax		      "[]"
      accumMode		      "Inherit via internal rule"
      accumSignedness	      "Auto"
      accumWordLength	      "32"
      accumFracLength	      "30"
      accumDataTypeStr	      "Inherit: Inherit via internal rule"
      accumLastDataTypeStr    "Inherit: Inherit via internal rule"
      prodOutputMode	      "Inherit via internal rule"
      prodOutputSignedness    "Auto"
      prodOutputWordLength    "32"
      prodOutputFracLength    "30"
      prodOutputDataTypeStr   "Inherit: Inherit via internal rule"
      prodOutputLastDataTypeStr	"Inherit: Inherit via internal rule"
      roundingMode	      "Floor"
      overflowMode	      off
      LockScale		      off
    }
    Block {
      BlockType		      Bias
      Name		      "Bias1"
      SID		      "315"
      Position		      [670, 571, 735, 619]
      ZOrder		      -2
      BlockMirror	      on
      BackgroundColor	      "yellow"
      Bias		      "-1"
      SaturateOnIntegerOverflow	off
      Port {
	PortNumber		1
	Name			"Feedback"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
    }
    Block {
      BlockType		      Constant
      Name		      "Constant1"
      SID		      "316"
      Position		      [1495, 448, 1600, 482]
      ZOrder		      -3
      Value		      "dac.elements"
      SampleTime	      "1/Fs"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant2"
      SID		      "317"
      Position		      [1495, 335, 1595, 375]
      ZOrder		      -4
      Value		      "dac.dem_enable"
      SampleTime	      "1/Fs"
    }
    Block {
      BlockType		      Constant
      Name		      "Constant3"
      SID		      "318"
      Position		      [1495, 393, 1600, 427]
      ZOrder		      -3
      Value		      "dac.elecount"
      SampleTime	      "1/Fs"
    }
    Block {
      BlockType		      Constant
      Name		      "DC_INPUT"
      SID		      "468"
      Position		      [25, 73, 70, 117]
      ZOrder		      -2
      Value		      "dc"
      VectorParams1D	      off
      OutDataTypeStr	      "double"
      SampleTime	      "1/Fs"
    }
    Block {
      BlockType		      Gain
      Name		      "DITHER\nGAIN"
      SID		      "243"
      Position		      [1615, 104, 1675, 146]
      ZOrder		      -10
      FontSize		      12
      Gain		      "mod.dither"
      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      SaturateOnIntegerOverflow	off
      SampleTime	      "1/Fs"
      Port {
	PortNumber		1
	Name			"DITHER"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
    }
    Block {
      BlockType		      DataTypeConversion
      Name		      "Data Type Conversion"
      SID		      "320"
      Position		      [1175, 568, 1250, 602]
      ZOrder		      -4
      BlockMirror	      on
      BackgroundColor	      "cyan"
      LockScale		      on
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	off
      SampleTime	      "1/Fs"
      Port {
	PortNumber		1
	Name			"Quantizer"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
    }
    Block {
      BlockType		      Reference
      Name		      "ELD"
      SID		      "446"
      Ports		      [1, 1]
      Position		      [1520, 280, 1575, 320]
      ZOrder		      -2
      BackgroundColor	      "green"
      LibraryVersion	      "1.726"
      UserDataPersistent      on
      UserData		      "DataTag0"
      SourceBlock	      "dspsigops/Delay"
      SourceType	      "Delay"
      InputProcessing	      "Inherited (this choice will be removed - see release notes)"
      dly_unit		      "Samples"
      delay		      "0"
      ic_detail		      off
      dif_ic_for_ch	      off
      dif_ic_for_dly	      off
      ic		      "0"
      reset_popup	      "None"
    }
    Block {
      BlockType		      Reference
      Name		      "ELD1"
      SID		      "447"
      Ports		      [1, 1]
      Position		      [1390, 565, 1445, 605]
      ZOrder		      -2
      BlockMirror	      on
      BackgroundColor	      "green"
      NamePlacement	      "alternate"
      LibraryVersion	      "1.726"
      UserDataPersistent      on
      UserData		      "DataTag1"
      SourceBlock	      "dspsigops/Delay"
      SourceType	      "Delay"
      InputProcessing	      "Inherited (this choice will be removed - see release notes)"
      dly_unit		      "Samples"
      delay		      "0"
      ic_detail		      off
      dif_ic_for_ch	      off
      dif_ic_for_dly	      off
      ic		      "0"
      reset_popup	      "None"
    }
    Block {
      BlockType		      Reference
      Name		      "ELD2"
      SID		      "453"
      Ports		      [1, 1]
      Position		      [425, 740, 480, 780]
      ZOrder		      -2
      BlockMirror	      on
      BackgroundColor	      "magenta"
      NamePlacement	      "alternate"
      LibraryVersion	      "1.726"
      UserDataPersistent      on
      UserData		      "DataTag2"
      SourceBlock	      "dspsigops/Delay"
      SourceType	      "Delay"
      InputProcessing	      "Inherited (this choice will be removed - see release notes)"
      dly_unit		      "Samples"
      delay		      "1"
      ic_detail		      off
      dif_ic_for_ch	      off
      dif_ic_for_dly	      off
      ic		      "0"
      reset_popup	      "None"
    }
    Block {
      BlockType		      SubSystem
      Name		      "Embedded\nMATLAB Function\nDWA"
      SID		      "322"
      Ports		      [4, 1]
      Position		      [1660, 298, 1775, 372]
      ZOrder		      -11
      LibraryVersion	      "1.30"
      ErrorFcn		      "Stateflow.Translate.translate"
      PermitHierarchicalResolution "ExplicitOnly"
      TreatAsAtomicUnit	      on
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      SFBlockType	      "MATLAB Function"
      Port {
	PortNumber		1
	Name			"DACout"
	PropagatedSignals	"dacout"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
      System {
	Name			"Embedded\nMATLAB Function\nDWA"
	Location		[223, 338, 826, 833]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	SIDHighWatermark	"89"
	SIDPrevWatermark	"12"
	Block {
	  BlockType		  Inport
	  Name			  "dacin"
	  SID			  "322::78"
	  Position		  [20, 101, 40, 119]
	  ZOrder		  -1
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "dem_enable"
	  SID			  "322::86"
	  Position		  [20, 136, 40, 154]
	  ZOrder		  -2
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "elecount"
	  SID			  "322::87"
	  Position		  [20, 171, 40, 189]
	  ZOrder		  -3
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Inport
	  Name			  "elements"
	  SID			  "322::88"
	  Position		  [20, 206, 40, 224]
	  ZOrder		  -4
	  Port			  "4"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Demux
	  Name			  " Demux "
	  SID			  "322::84"
	  Ports			  [1, 1]
	  Position		  [270, 230, 320, 270]
	  ZOrder		  2
	  Outputs		  "1"
	}
	Block {
	  BlockType		  S-Function
	  Name			  " SFunction "
	  SID			  "322::83"
	  Tag			  "Stateflow S-Function Complete_DAC_mod3_CRFF_CTExample 2"
	  Ports			  [4, 2]
	  Position		  [180, 102, 230, 203]
	  ZOrder		  1
	  FunctionName		  "sf_sfun"
	  PortCounts		  "[4 2]"
	  EnableBusSupport	  on
	  Port {
	    PortNumber		    2
	    Name		    "dacout"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Terminator
	  Name			  " Terminator "
	  SID			  "322::85"
	  Position		  [460, 241, 480, 259]
	  ZOrder		  3
	}
	Block {
	  BlockType		  Outport
	  Name			  "dacout"
	  SID			  "322::89"
	  Position		  [460, 101, 480, 119]
	  ZOrder		  -8
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "dacin"
	  SrcPort		  1
	  DstBlock		  " SFunction "
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "dem_enable"
	  SrcPort		  1
	  DstBlock		  " SFunction "
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "elecount"
	  SrcPort		  1
	  DstBlock		  " SFunction "
	  DstPort		  3
	}
	Line {
	  SrcBlock		  "elements"
	  SrcPort		  1
	  DstBlock		  " SFunction "
	  DstPort		  4
	}
	Line {
	  Name			  "dacout"
	  Labels		  [0, 0]
	  SrcBlock		  " SFunction "
	  SrcPort		  2
	  DstBlock		  "dacout"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  " Demux "
	  SrcPort		  1
	  DstBlock		  " Terminator "
	  DstPort		  1
	}
	Line {
	  SrcBlock		  " SFunction "
	  SrcPort		  1
	  DstBlock		  " Demux "
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      From
      Name		      "From_DACout"
      SID		      "323"
      Position		      [1020, 618, 1075, 652]
      ZOrder		      -11
      BlockMirror	      on
      BackgroundColor	      "cyan"
      NamePlacement	      "alternate"
      GotoTag		      "dacout"
    }
    Block {
      BlockType		      From
      Name		      "From_DITHER1"
      SID		      "324"
      Position		      [1175, 241, 1215, 269]
      ZOrder		      -8
      BlockMirror	      on
      NamePlacement	      "alternate"
      GotoTag		      "D"
    }
    Block {
      BlockType		      From
      Name		      "From_Feedback"
      SID		      "325"
      Position		      [1735, 556, 1775, 584]
      ZOrder		      -9
      GotoTag		      "fb"
    }
    Block {
      BlockType		      From
      Name		      "From_Input"
      SID		      "326"
      Position		      [1735, 457, 1795, 483]
      ZOrder		      -12
      GotoTag		      "input"
    }
    Block {
      BlockType		      From
      Name		      "From_Quantizer1"
      SID		      "327"
      Position		      [1835, 516, 1875, 544]
      ZOrder		      -9
      GotoTag		      "Q"
    }
    Block {
      BlockType		      Gain
      Name		      "Gai2"
      SID		      "384"
      Position		      [645, 197, 705, 253]
      ZOrder		      -6
      BlockMirror	      on
      NamePlacement	      "alternate"
      ShowName		      off
      Gain		      "g(1)"
      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      SaturateOnIntegerOverflow	off
      Port {
	PortNumber		1
	Name			"Resonator"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
    }
    Block {
      BlockType		      Gain
      Name		      "Gai3"
      SID		      "385"
      Position		      [760, 269, 810, 331]
      ZOrder		      -7
      ShowName		      off
      Gain		      "c(3)"
      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      Gain
      Name		      "Gain1"
      SID		      "386"
      Position		      [222, 165, 278, 215]
      ZOrder		      -8
      BlockRotation	      270
      BlockMirror	      on
      NamePlacement	      "alternate"
      ShowName		      off
      Gain		      "b(1)"
      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      SaturateOnIntegerOverflow	off
      SampleTime	      "1/Fs"
    }
    Block {
      BlockType		      Gain
      Name		      "Gain10"
      SID		      "388"
      Position		      [815, 165, 875, 215]
      ZOrder		      -10
      BlockRotation	      270
      BlockMirror	      on
      NamePlacement	      "alternate"
      ShowName		      off
      Gain		      "b(3)"
      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      SaturateOnIntegerOverflow	off
      SampleTime	      "1/Fs"
    }
    Block {
      BlockType		      Gain
      Name		      "Gain11"
      SID		      "389"
      Position		      [1067, 165, 1123, 215]
      ZOrder		      -11
      BlockRotation	      270
      BlockMirror	      on
      NamePlacement	      "alternate"
      ShowName		      off
      Gain		      "b(4)"
      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      SaturateOnIntegerOverflow	off
      SampleTime	      "1/Fs"
    }
    Block {
      BlockType		      Gain
      Name		      "Gain12"
      SID		      "390"
      Position		      [221, 445, 279, 500]
      ZOrder		      -12
      BlockRotation	      270
      ShowName		      off
      Gain		      "c(1)"
      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      SaturateOnIntegerOverflow	off
      SampleTime	      "1/Fs"
    }
    Block {
      BlockType		      Gain
      Name		      "Gain13"
      SID		      "391"
      Position		      [1020, 444, 1070, 506]
      ZOrder		      10
      ShowName		      off
      Gain		      "a(1)"
      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      Gain
      Name		      "Gain14"
      SID		      "392"
      Position		      [1020, 272, 1070, 328]
      ZOrder		      -15
      ShowName		      off
      Gain		      "a(3)"
      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      Gain
      Name		      "Gain15"
      SID		      "393"
      Position		      [475, 272, 520, 328]
      ZOrder		      -16
      ShowName		      off
      Gain		      "c(2)"
      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      Gain
      Name		      "Gain16"
      SID		      "394"
      Position		      [1020, 359, 1070, 421]
      ZOrder		      9
      ShowName		      off
      Gain		      "a(2)"
      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      Gain
      Name		      "Gain2"
      SID		      "387"
      Position		      [505, 165, 565, 215]
      ZOrder		      -9
      BlockRotation	      270
      BlockMirror	      on
      NamePlacement	      "alternate"
      ShowName		      off
      Gain		      "b(2)"
      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      SaturateOnIntegerOverflow	off
      SampleTime	      "1/Fs"
    }
    Block {
      BlockType		      Gain
      Name		      "Gain3"
      SID		      "452"
      Position		      [442, 635, 498, 680]
      ZOrder		      -16
      BlockRotation	      270
      BlockMirror	      on
      BackgroundColor	      "magenta"
      NamePlacement	      "alternate"
      ShowName		      off
      Gain		      "0"
      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      SaturateOnIntegerOverflow	off
      SampleTime	      "1/Fs"
    }
    Block {
      BlockType		      Gain
      Name		      "Gain4"
      SID		      "458"
      Position		      [157, 680, 213, 725]
      ZOrder		      -16
      BlockRotation	      270
      BlockMirror	      on
      BackgroundColor	      "magenta"
      NamePlacement	      "alternate"
      ShowName		      off
      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      SaturateOnIntegerOverflow	off
      SampleTime	      "1/Fs"
    }
    Block {
      BlockType		      Gain
      Name		      "Gain6"
      SID		      "328"
      Position		      [780, 565, 845, 625]
      ZOrder		      -14
      BlockMirror	      on
      BackgroundColor	      "yellow"
      FontSize		      12
      Gain		      "2/7"
      ParamDataTypeStr	      "Inherit: Inherit via internal rule"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      SaturateOnIntegerOverflow	off
      SampleTime	      "1/Fs"
    }
    Block {
      BlockType		      Reference
      Name		      "Gaussian Noise\nGenerator"
      SID		      "459"
      Ports		      [0, 1]
      Position		      [125, 588, 205, 632]
      BackgroundColor	      "magenta"
      LibraryVersion	      "1.74"
      SourceBlock	      "commnoisgen2/Gaussian Noise\nGenerator"
      SourceType	      "Gaussian Noise Generator"
      m			      "50e-12"
      d			      "50"
      s			      "40"
      Ts		      "1/Fs"
      frameBased	      off
      sampPerFrame	      "1"
      orient		      on
      outDataType	      "double"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto_DITHER"
      SID		      "244"
      Position		      [1735, 110, 1775, 140]
      ZOrder		      -15
      GotoTag		      "D"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto_FBLoop"
      SID		      "330"
      Position		      [1885, 380, 1925, 430]
      ZOrder		      -16
      BlockRotation	      270
      BlockMirror	      on
      NamePlacement	      "alternate"
      GotoTag		      "dacout"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto_QScope"
      SID		      "331"
      Position		      [1067, 505, 1103, 555]
      ZOrder		      -18
      BlockRotation	      270
      BackgroundColor	      "cyan"
      GotoTag		      "Q"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto_Scope"
      SID		      "371"
      Position		      [233, 75, 267, 110]
      ZOrder		      -19
      BlockRotation	      270
      NamePlacement	      "alternate"
      GotoTag		      "input"
    }
    Block {
      BlockType		      Goto
      Name		      "Goto_Scope1"
      SID		      "332"
      Position		      [563, 525, 597, 560]
      ZOrder		      -19
      BlockRotation	      270
      NamePlacement	      "alternate"
      GotoTag		      "fb"
    }
    Block {
      BlockType		      SubSystem
      Name		      "Leaky\nDELAYLESS Integrator1"
      SID		      "395"
      Ports		      [1, 1]
      Position		      [605, 276, 670, 324]
      ZOrder		      -15
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      Port {
	PortNumber		1
	Name			"INT2OUT"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
      System {
	Name			"Leaky\nDELAYLESS Integrator1"
	Location		[363, 117, 1052, 765]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  SID			  "396"
	  Position		  [25, 48, 55, 62]
	  ZOrder		  -1
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay"
	  SID			  "397"
	  Ports			  [1, 1]
	  Position		  [105, 155, 160, 195]
	  ZOrder		  -2
	  BlockMirror		  on
	  LibraryVersion	  "1.726"
	  UserDataPersistent	  on
	  UserData		  "DataTag3"
	  SourceBlock		  "dspsigops/Delay"
	  SourceType		  "Delay"
	  InputProcessing	  "Inherited (this choice will be removed - see release notes)"
	  dly_unit		  "Samples"
	  delay			  "1"
	  ic_detail		  off
	  dif_ic_for_ch		  off
	  dif_ic_for_dly	  off
	  ic			  "0"
	  reset_popup		  "None"
	}
	Block {
	  BlockType		  Gain
	  Name			  "Gain"
	  SID			  "398"
	  Position		  [205, 127, 350, 223]
	  ZOrder		  -3
	  BlockMirror		  on
	  AttributesFormatString  "Integrator leakage"
	  FontSize		  12
	  Gain			  "1-1/mod.igain2"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  RateLimiter
	  Name			  "INTEGRATOR\nSLEW RATE1"
	  SID			  "399"
	  Position		  [245, 40, 275, 70]
	  ZOrder		  -7
	  NamePlacement		  "alternate"
	  FontName		  "Calibri"
	  FontSize		  12
	  RisingSlewLimit	  "mod.isr2"
	  FallingSlewLimit	  "-(mod.isr2)"
	  SampleTimeMode	  "inherited"
	}
	Block {
	  BlockType		  Saturate
	  Name			  "Saturation"
	  SID			  "400"
	  Ports			  [1, 1]
	  Position		  [155, 40, 185, 70]
	  ZOrder		  -4
	  NamePlacement		  "alternate"
	  InputPortMap		  "u0"
	  FontSize		  12
	  UpperLimit		  "mod.isat2"
	  LowerLimit		  "-(mod.isat2)"
	  Port {
	    PortNumber		    1
	    Name		    "INTOUT"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum"
	  SID			  "401"
	  Ports			  [2, 1]
	  Position		  [80, 45, 100, 65]
	  ZOrder		  -5
	  NamePlacement		  "alternate"
	  ShowName		  off
	  AttributesFormatString  "Integrator summer"
	  FontSize		  12
	  IconShape		  "round"
	  Inputs		  "|++"
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	  SampleTime		  "1/Fs"
	  Port {
	    PortNumber		    1
	    Name		    "INTSUM"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  SID			  "402"
	  Position		  [425, 48, 455, 62]
	  ZOrder		  -6
	  IconDisplay		  "Port number"
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  DstBlock		  "Sum"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gain"
	  SrcPort		  1
	  DstBlock		  "Delay"
	  DstPort		  1
	}
	Line {
	  Name			  "INTSUM"
	  Labels		  [0, 0]
	  SrcBlock		  "Sum"
	  SrcPort		  1
	  DstBlock		  "Saturation"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay"
	  SrcPort		  1
	  Points		  [-10, 0]
	  DstBlock		  "Sum"
	  DstPort		  2
	}
	Line {
	  Name			  "INTOUT"
	  Labels		  [0, 0]
	  SrcBlock		  "Saturation"
	  SrcPort		  1
	  DstBlock		  "INTEGRATOR\nSLEW RATE1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "INTEGRATOR\nSLEW RATE1"
	  SrcPort		  1
	  Points		  [100, 0]
	  Branch {
	    Points		    [0, 120]
	    DstBlock		    "Gain"
	    DstPort		    1
	  }
	  Branch {
	    DstBlock		    "Out1"
	    DstPort		    1
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Leaky delaying integrator1"
      SID		      "403"
      Ports		      [1, 1]
      Position		      [335, 276, 400, 324]
      ZOrder		      6
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      Port {
	PortNumber		1
	Name			"INT1OUT"
	PropagatedSignals	"INTOUT"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
      System {
	Name			"Leaky delaying integrator1"
	Location		[29, 115, 1375, 771]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  SID			  "404"
	  Position		  [25, 48, 55, 62]
	  ZOrder		  -1
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay1"
	  SID			  "405"
	  Ports			  [1, 1]
	  Position		  [160, 35, 215, 75]
	  ZOrder		  -2
	  LibraryVersion	  "1.726"
	  UserDataPersistent	  on
	  UserData		  "DataTag4"
	  SourceBlock		  "dspsigops/Delay"
	  SourceType		  "Delay"
	  InputProcessing	  "Inherited (this choice will be removed - see release notes)"
	  dly_unit		  "Samples"
	  delay			  "1"
	  ic_detail		  off
	  dif_ic_for_ch		  off
	  dif_ic_for_dly	  off
	  ic			  "0"
	  reset_popup		  "None"
	}
	Block {
	  BlockType		  Saturate
	  Name			  "INTEGRATOR\nSATURATION1"
	  SID			  "406"
	  Ports			  [1, 1]
	  Position		  [250, 40, 280, 70]
	  ZOrder		  -17
	  NamePlacement		  "alternate"
	  InputPortMap		  "u0"
	  FontName		  "Calibri"
	  FontSize		  12
	  UpperLimit		  "mod.isat1"
	  LowerLimit		  "-(mod.isat1)"
	}
	Block {
	  BlockType		  RateLimiter
	  Name			  "INTEGRATOR\nSLEW RATE"
	  SID			  "407"
	  Position		  [340, 40, 370, 70]
	  ZOrder		  -7
	  NamePlacement		  "alternate"
	  FontName		  "Calibri"
	  FontSize		  12
	  RisingSlewLimit	  "mod.isr1"
	  FallingSlewLimit	  "-(mod.isr1)"
	  SampleTimeMode	  "inherited"
	  Port {
	    PortNumber		    1
	    Name		    "INTOUT"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Gain
	  Name			  "INTEGRATOR DC GAIN"
	  SID			  "408"
	  Position		  [235, 119, 305, 181]
	  ZOrder		  -16
	  BlockMirror		  on
	  AttributesFormatString  "Integrator leakage\\n(model finite integrator dc/LF\\ngain in analog modulators)"
	  FontSize		  12
	  Gain			  "1-1/mod.igain1"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	  SampleTime		  "1/Fs"
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum"
	  SID			  "409"
	  Ports			  [2, 1]
	  Position		  [80, 45, 100, 65]
	  ZOrder		  -5
	  NamePlacement		  "alternate"
	  ShowName		  off
	  AttributesFormatString  "Integrator summer"
	  FontSize		  12
	  IconShape		  "round"
	  Inputs		  "|++"
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	  SampleTime		  "1/Fs"
	  Port {
	    PortNumber		    1
	    Name		    "INTSUM"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  SID			  "410"
	  Position		  [475, 48, 505, 62]
	  ZOrder		  -6
	  IconDisplay		  "Port number"
	}
	Line {
	  Name			  "INTSUM"
	  Labels		  [0, 0]
	  SrcBlock		  "Sum"
	  SrcPort		  1
	  DstBlock		  "Delay1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "INTEGRATOR DC GAIN"
	  SrcPort		  1
	  Points		  [-140, 0]
	  DstBlock		  "Sum"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "INTEGRATOR\nSATURATION1"
	  SrcPort		  1
	  DstBlock		  "INTEGRATOR\nSLEW RATE"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  DstBlock		  "Sum"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay1"
	  SrcPort		  1
	  DstBlock		  "INTEGRATOR\nSATURATION1"
	  DstPort		  1
	}
	Line {
	  Name			  "INTOUT"
	  Labels		  [0, 0]
	  SrcBlock		  "INTEGRATOR\nSLEW RATE"
	  SrcPort		  1
	  Points		  [50, 0]
	  Branch {
	    DstBlock		    "Out1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 95]
	    DstBlock		    "INTEGRATOR DC GAIN"
	    DstPort		    1
	  }
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Leaky delaying integrator3"
      SID		      "411"
      Ports		      [1, 1]
      Position		      [880, 276, 945, 324]
      ZOrder		      6
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      Port {
	PortNumber		1
	Name			"INT3OUT"
	PropagatedSignals	"INTOUT"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
      System {
	Name			"Leaky delaying integrator3"
	Location		[29, 115, 1375, 771]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  SID			  "412"
	  Position		  [25, 48, 55, 62]
	  ZOrder		  -1
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay1"
	  SID			  "413"
	  Ports			  [1, 1]
	  Position		  [160, 35, 215, 75]
	  ZOrder		  -2
	  LibraryVersion	  "1.726"
	  UserDataPersistent	  on
	  UserData		  "DataTag5"
	  SourceBlock		  "dspsigops/Delay"
	  SourceType		  "Delay"
	  InputProcessing	  "Inherited (this choice will be removed - see release notes)"
	  dly_unit		  "Samples"
	  delay			  "1"
	  ic_detail		  off
	  dif_ic_for_ch		  off
	  dif_ic_for_dly	  off
	  ic			  "0"
	  reset_popup		  "None"
	}
	Block {
	  BlockType		  Saturate
	  Name			  "INTEGRATOR\nSATURATION1"
	  SID			  "414"
	  Ports			  [1, 1]
	  Position		  [250, 40, 280, 70]
	  ZOrder		  -17
	  NamePlacement		  "alternate"
	  InputPortMap		  "u0"
	  FontName		  "Calibri"
	  FontSize		  12
	  UpperLimit		  "mod.isat3"
	  LowerLimit		  "-(mod.isat3)"
	}
	Block {
	  BlockType		  RateLimiter
	  Name			  "INTEGRATOR\nSLEW RATE"
	  SID			  "415"
	  Position		  [340, 40, 370, 70]
	  ZOrder		  -7
	  NamePlacement		  "alternate"
	  FontName		  "Calibri"
	  FontSize		  12
	  RisingSlewLimit	  "mod.isr3"
	  FallingSlewLimit	  "-(mod.isr3)"
	  SampleTimeMode	  "inherited"
	  Port {
	    PortNumber		    1
	    Name		    "INTOUT"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Gain
	  Name			  "INTEGRATOR DC GAIN"
	  SID			  "416"
	  Position		  [235, 119, 305, 181]
	  ZOrder		  -16
	  BlockMirror		  on
	  AttributesFormatString  "Integrator leakage\\n(model finite integrator dc/LF\\ngain in analog modulators)"
	  FontSize		  12
	  Gain			  "1-1/mod.igain3"
	  ParamDataTypeStr	  "Inherit: Inherit via internal rule"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum"
	  SID			  "417"
	  Ports			  [2, 1]
	  Position		  [80, 45, 100, 65]
	  ZOrder		  -5
	  NamePlacement		  "alternate"
	  ShowName		  off
	  AttributesFormatString  "Integrator summer"
	  FontSize		  12
	  IconShape		  "round"
	  Inputs		  "|++"
	  InputSameDT		  off
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	  SaturateOnIntegerOverflow off
	  SampleTime		  "1/Fs"
	  Port {
	    PortNumber		    1
	    Name		    "INTSUM"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "Out1"
	  SID			  "418"
	  Position		  [475, 48, 505, 62]
	  ZOrder		  -6
	  IconDisplay		  "Port number"
	}
	Line {
	  Name			  "INTSUM"
	  Labels		  [0, 0]
	  SrcBlock		  "Sum"
	  SrcPort		  1
	  DstBlock		  "Delay1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "INTEGRATOR DC GAIN"
	  SrcPort		  1
	  Points		  [-140, 0]
	  DstBlock		  "Sum"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "INTEGRATOR\nSATURATION1"
	  SrcPort		  1
	  DstBlock		  "INTEGRATOR\nSLEW RATE"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  DstBlock		  "Sum"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Delay1"
	  SrcPort		  1
	  DstBlock		  "INTEGRATOR\nSATURATION1"
	  DstPort		  1
	}
	Line {
	  Name			  "INTOUT"
	  Labels		  [0, 0]
	  SrcBlock		  "INTEGRATOR\nSLEW RATE"
	  SrcPort		  1
	  Points		  [50, 0]
	  Branch {
	    DstBlock		    "Out1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 95]
	    DstBlock		    "INTEGRATOR DC GAIN"
	    DstPort		    1
	  }
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "MANUAL\nSWITCH"
      SID		      "333"
      Ports		      [2, 1]
      Position		      [915, 577, 945, 613]
      ZOrder		      -13
      BlockMirror	      on
      AttributesFormatString  "Double click to\\nselect the desired\\ninput"
      LibraryVersion	      "1.260"
      SourceBlock	      "simulink/Signal\nRouting/Manual Switch"
      SourceType	      "Manual Switch"
      sw		      "0"
      action		      "0"
      varsize		      off
    }
    Block {
      BlockType		      Reference
      Name		      "MANUAL\nSWITCH1"
      SID		      "469"
      Ports		      [2, 1]
      Position		      [115, 122, 145, 158]
      ZOrder		      -13
      NamePlacement	      "alternate"
      AttributesFormatString  "Double click to\\nselect the desired\\ninput"
      LibraryVersion	      "1.260"
      SourceBlock	      "simulink/Signal\nRouting/Manual Switch"
      SourceType	      "Manual Switch"
      sw		      "0"
      action		      "0"
      varsize		      off
    }
    Block {
      BlockType		      Mux
      Name		      "Mux1"
      SID		      "334"
      Ports		      [2, 1]
      Position		      [1870, 458, 1875, 507]
      ZOrder		      -21
      ShowName		      off
      Inputs		      "2"
      DisplayOption	      "bar"
    }
    Block {
      BlockType		      Reference
      Name		      "Random\nSource"
      SID		      "245"
      Ports		      [0, 1]
      Position		      [1555, 103, 1600, 147]
      ZOrder		      -22
      LibraryVersion	      "1.725"
      UserDataPersistent      on
      UserData		      "DataTag6"
      FontSize		      12
      SourceBlock	      "dspsrcs4/Random\nSource"
      SourceType	      "Random Source"
      SrcType		      "Uniform"
      NormMethod	      "Ziggurat"
      CltLength		      "12"
      MinVal		      "-1"
      MaxVal		      "1"
      MeanVal		      "0"
      VarVal		      "1"
      RepMode		      "Not repeatable"
      rawSeed		      "1"
      IsInherit		      off
      SampMode		      "Discrete"
      SampTime		      "1/Fs"
      SampFrame		      "1"
      DataType		      "Double"
      OutComplex	      "Real"
    }
    Block {
      BlockType		      RateLimiter
      Name		      "Rate Limiter - ISI"
      SID		      "456"
      Position		      [265, 575, 305, 615]
      ZOrder		      -7
      BlockMirror	      on
      BackgroundColor	      "orange"
      NamePlacement	      "alternate"
      RisingSlewLimit	      "inf"
      FallingSlewLimit	      "-inf"
      SampleTimeMode	      "inherited"
    }
    Block {
      BlockType		      ZeroOrderHold
      Name		      "SAMPLER"
      SID		      "470"
      Position		      [165, 120, 205, 160]
      ZOrder		      -19
      SampleTime	      "1/Fs"
      Port {
	PortNumber		1
	Name			"IN"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
    }
    Block {
      BlockType		      SignalGenerator
      Name		      "SIGNAL \nGENERATOR1"
      SID		      "471"
      Ports		      [0, 1]
      Position		      [25, 165, 70, 215]
      ZOrder		      -19
      Amplitude		      "sinamp"
      Frequency		      "sinfreq"
      VectorParams1D	      off
    }
    Block {
      BlockType		      Scope
      Name		      "Scope"
      SID		      "352"
      Ports		      [4]
      Position		      [2005, 441, 2040, 559]
      ZOrder		      -23
      Floating		      off
      Location		      [5, 49, 1367, 727]
      Open		      off
      NumInputPorts	      "4"
      ZoomMode		      "xonly"
      List {
	ListType		AxesTitles
	axes1			"Raw DAC output, [0:3] range"
	axes2			"Input Signal and DAC Feedback to Input"
	axes3			"MOD_OUT"
	axes4			"%<SignalLabel>"
      }
      List {
	ListType		ScopeGraphics
	FigureColor		"[1 1 1]"
	AxesColor		"[1 1 1]"
	AxesTickColor		"[0 0 0]"
	LineColors		"[1 0 0;1 0 1;0 1 1;1 0 0;0 1 0;0 0 1]"
	LineStyles		"-|-|-|-|-|-"
	LineWidths		"[0.5 0.5 0.5 0.5 0.5 0.5]"
	MarkerStyles		"none|none|none|none|none|none"
      }
      ShowLegends	      off
      YMin		      "0~-1~-1~-1"
      YMax		      "3.5~1~1~1"
      DataFormat	      "StructureWithTime"
      SampleTime	      "0"
    }
    Block {
      BlockType		      Sum
      Name		      "Sum1"
      SID		      "427"
      Ports		      [2, 1]
      Position		      [1150, 290, 1170, 310]
      ZOrder		      -17
      ShowName		      off
      IconShape		      "round"
      Inputs		      "++|"
      InputSameDT	      off
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      SaturateOnIntegerOverflow	off
      SampleTime	      "1/Fs"
    }
    Block {
      BlockType		      Sum
      Name		      "Sum2"
      SID		      "419"
      Ports		      [2, 1]
      Position		      [240, 290, 260, 310]
      ZOrder		      -17
      ShowName		      off
      IconShape		      "round"
      Inputs		      "+-"
      InputSameDT	      off
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      SaturateOnIntegerOverflow	off
      SampleTime	      "1/Fs"
      Port {
	PortNumber		1
	Name			"LOOPERR"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
    }
    Block {
      BlockType		      Sum
      Name		      "Sum3"
      SID		      "451"
      Ports		      [2, 1]
      Position		      [335, 585, 355, 605]
      ZOrder		      -19
      BlockMirror	      on
      BackgroundColor	      "magenta"
      NamePlacement	      "alternate"
      ShowName		      off
      IconShape		      "round"
      Inputs		      "|++"
      InputSameDT	      off
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      SaturateOnIntegerOverflow	off
      SampleTime	      "1/Fs"
    }
    Block {
      BlockType		      Sum
      Name		      "Sum4"
      SID		      "420"
      Ports		      [3, 1]
      Position		      [540, 280, 580, 320]
      ZOrder		      -18
      ShowName		      off
      IconShape		      "round"
      Inputs		      "-++||"
      InputSameDT	      off
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      Sum
      Name		      "Sum5"
      SID		      "421"
      Ports		      [2, 1]
      Position		      [835, 290, 855, 310]
      ZOrder		      -19
      ShowName		      off
      IconShape		      "round"
      Inputs		      "++|"
      InputSameDT	      off
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      Sum
      Name		      "Sum6"
      SID		      "454"
      Ports		      [2, 1]
      Position		      [355, 700, 375, 720]
      ZOrder		      -19
      BlockMirror	      on
      BackgroundColor	      "magenta"
      NamePlacement	      "alternate"
      ShowName		      off
      IconShape		      "round"
      Inputs		      "-+"
      InputSameDT	      off
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      SaturateOnIntegerOverflow	off
      SampleTime	      "1/Fs"
    }
    Block {
      BlockType		      Sum
      Name		      "Sum7"
      SID		      "422"
      Ports		      [4, 1]
      Position		      [1095, 280, 1135, 320]
      ZOrder		      -20
      ShowName		      off
      IconShape		      "round"
      Inputs		      "|+|+|++"
      InputSameDT	      off
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      SaturateOnIntegerOverflow	off
    }
    Block {
      BlockType		      Sum
      Name		      "Sum8"
      SID		      "356"
      Ports		      [7, 1]
      Position		      [1385, 237, 1410, 363]
      ZOrder		      -31
      NamePlacement	      "alternate"
      ShowName		      off
      FontSize		      12
      Inputs		      "+++++++"
      InputSameDT	      off
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      SaturateOnIntegerOverflow	off
      SampleTime	      "1/Fs"
    }
    Block {
      BlockType		      ToWorkspace
      Name		      "To Workspace3"
      SID		      "366"
      Ports		      [1]
      Position		      [1905, 555, 1965, 585]
      ZOrder		      -29
      FontSize		      12
      VariableName	      "mod_out"
      MaxDataPoints	      "inf"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      ToWorkspace
      Name		      "To Workspace4"
      SID		      "358"
      Ports		      [1]
      Position		      [1980, 320, 2040, 350]
      ZOrder		      -32
      VariableName	      "DACout"
      MaxDataPoints	      "inf"
      SampleTime	      "-1"
    }
    Line {
      SrcBlock		      "Random\nSource"
      SrcPort		      1
      DstBlock		      "DITHER\nGAIN"
      DstPort		      1
    }
    Line {
      Name		      "DITHER"
      Labels		      [0, 0]
      SrcBlock		      "DITHER\nGAIN"
      SrcPort		      1
      DstBlock		      "Goto_DITHER"
      DstPort		      1
    }
    Line {
      SrcBlock		      "MANUAL\nSWITCH"
      SrcPort		      1
      DstBlock		      "Gain6"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Gain6"
      SrcPort		      1
      DstBlock		      "Bias1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From_DACout"
      SrcPort		      1
      Points		      [-35, 0; 0, -30]
      DstBlock		      "MANUAL\nSWITCH"
      DstPort		      2
    }
    Line {
      Name		      "DACout"
      Labels		      [0, 0]
      SrcBlock		      "Embedded\nMATLAB Function\nDWA"
      SrcPort		      1
      Points		      [125, 0]
      Branch {
	DstBlock		"Goto_FBLoop"
	DstPort			1
      }
      Branch {
	Points			[30, 0]
	Branch {
	  DstBlock		  "To Workspace4"
	  DstPort		  1
	}
	Branch {
	  Points		  [0, 120]
	  DstBlock		  "Scope"
	  DstPort		  1
	}
      }
    }
    Line {
      SrcBlock		      "From_Input"
      SrcPort		      1
      DstBlock		      "Mux1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From_Feedback"
      SrcPort		      1
      Points		      [20, 0]
      Branch {
	Points			[0, -75]
	DstBlock		"Mux1"
	DstPort			2
      }
      Branch {
	Points			[0, 60; 55, 0]
	Branch {
	  DstBlock		  "Analog\nFilter Design"
	  DstPort		  1
	}
	Branch {
	  Points		  [0, -60]
	  DstBlock		  "To Workspace3"
	  DstPort		  1
	}
      }
    }
    Line {
      SrcBlock		      "Mux1"
      SrcPort		      1
      DstBlock		      "Scope"
      DstPort		      2
    }
    Line {
      SrcBlock		      "From_Quantizer1"
      SrcPort		      1
      Points		      [10, 0; 0, -15]
      DstBlock		      "Scope"
      DstPort		      3
    }
    Line {
      Name		      "OUTPUT(LPF)"
      Labels		      [0, 0]
      SrcBlock		      "Analog\nFilter Design"
      SrcPort		      1
      Points		      [15, 0]
      DstBlock		      "Scope"
      DstPort		      4
    }
    Line {
      SrcBlock		      "Constant2"
      SrcPort		      1
      Points		      [20, 0; 0, -30]
      DstBlock		      "Embedded\nMATLAB Function\nDWA"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Constant3"
      SrcPort		      1
      Points		      [25, 0; 0, -65]
      DstBlock		      "Embedded\nMATLAB Function\nDWA"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Constant1"
      SrcPort		      1
      Points		      [35, 0; 0, -100]
      DstBlock		      "Embedded\nMATLAB Function\nDWA"
      DstPort		      4
    }
    Line {
      Name		      "IN"
      Labels		      [0, 0]
      SrcBlock		      "SAMPLER"
      SrcPort		      1
      Points		      [45, 0]
      Branch {
	Points			[285, 0]
	Branch {
	  Points		  [310, 0]
	  Branch {
	    Points		    [245, 0]
	    DstBlock		    "Gain11"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 10]
	    DstBlock		    "Gain10"
	    DstPort		    1
	  }
	}
	Branch {
	  Points		  [0, 10]
	  DstBlock		  "Gain2"
	  DstPort		  1
	}
      }
      Branch {
	Points			[0, 10]
	DstBlock		"Gain1"
	DstPort			1
      }
      Branch {
	Points			[0, -15]
	DstBlock		"Goto_Scope"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Gain15"
      SrcPort		      1
      DstBlock		      "Sum4"
      DstPort		      3
    }
    Line {
      Name		      "INT2OUT"
      Labels		      [0, 0]
      SrcBlock		      "Leaky\nDELAYLESS Integrator1"
      SrcPort		      1
      Points		      [66, 0]
      Branch {
	DstBlock		"Gai3"
	DstPort			1
      }
      Branch {
	Points			[-1, 90]
	DstBlock		"Gain16"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Gai3"
      SrcPort		      1
      DstBlock		      "Sum5"
      DstPort		      2
    }
    Line {
      Name		      "INT3OUT"
      Labels		      [0, 0]
      SrcBlock		      "Leaky delaying integrator3"
      SrcPort		      1
      Points		      [4, 0]
      Branch {
	DstBlock		"Gain14"
	DstPort			1
      }
      Branch {
	Points			[0, -75]
	DstBlock		"Gai2"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Gain12"
      SrcPort		      1
      DstBlock		      "Sum2"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Gain1"
      SrcPort		      1
      DstBlock		      "Sum2"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Gain2"
      SrcPort		      1
      Points		      [0, 47; 1, 0]
      DstBlock		      "Sum4"
      DstPort		      2
    }
    Line {
      Name		      "Resonator"
      Labels		      [0, 0]
      SrcBlock		      "Gai2"
      SrcPort		      1
      Points		      [-80, 0]
      DstBlock		      "Sum4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Gain10"
      SrcPort		      1
      DstBlock		      "Sum5"
      DstPort		      1
    }
    Line {
      Name		      "LOOPERR"
      Labels		      [0, 0]
      SrcBlock		      "Sum2"
      SrcPort		      1
      DstBlock		      "Leaky delaying integrator1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Sum5"
      SrcPort		      1
      DstBlock		      "Leaky delaying integrator3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Sum4"
      SrcPort		      1
      DstBlock		      "Leaky\nDELAYLESS Integrator1"
      DstPort		      1
    }
    Line {
      Name		      "INT1OUT"
      Labels		      [0, 0]
      SrcBlock		      "Leaky delaying integrator1"
      SrcPort		      1
      Points		      [55, 0]
      Branch {
	DstBlock		"Gain15"
	DstPort			1
      }
      Branch {
	Points			[0, 175]
	DstBlock		"Gain13"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Gain14"
      SrcPort		      1
      DstBlock		      "Sum7"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Gain11"
      SrcPort		      1
      Points		      [0, 25; 3, 0]
      DstBlock		      "Sum7"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Gain16"
      SrcPort		      1
      Points		      [23, 0]
      DstBlock		      "Sum7"
      DstPort		      3
    }
    Line {
      SrcBlock		      "Gain13"
      SrcPort		      1
      Points		      [40, 0]
      DstBlock		      "Sum7"
      DstPort		      4
    }
    Line {
      SrcBlock		      "Sum7"
      SrcPort		      1
      DstBlock		      "Sum1"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Sum1"
      SrcPort		      1
      DstBlock		      "2Bit, 4 level INTEGER  \noutput quantizer\n0, 1, 2, 3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "From_DITHER1"
      SrcPort		      1
      Points		      [-10, 0]
      DstBlock		      "Sum1"
      DstPort		      1
    }
    Line {
      Name		      "Quantizer"
      Labels		      [0, 0]
      SrcBlock		      "Data Type Conversion"
      SrcPort		      1
      Points		      [-85, 0]
      Branch {
	DstBlock		"MANUAL\nSWITCH"
	DstPort			1
      }
      Branch {
	DstBlock		"Goto_QScope"
	DstPort			1
      }
    }
    Line {
      Name		      "Feedback"
      Labels		      [0, 0]
      SrcBlock		      "Bias1"
      SrcPort		      1
      Points		      [-85, 0]
      Branch {
	DstBlock		"Goto_Scope1"
	DstPort			1
      }
      Branch {
	Points			[-110, 0]
	Branch {
	  DstBlock		  "Sum3"
	  DstPort		  1
	}
	Branch {
	  DstBlock		  "Gain3"
	  DstPort		  1
	}
      }
    }
    Line {
      SrcBlock		      "Sum8"
      SrcPort		      1
      Points		      [60, 0]
      Branch {
	DstBlock		"ELD"
	DstPort			1
      }
      Branch {
	Points			[0, 285]
	DstBlock		"ELD1"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "2Bit, 4 level INTEGER  \noutput quantizer\n0, 1, 2, 3"
      SrcPort		      1
      Points		      [15, 0]
      DstBlock		      "Sum8"
      DstPort		      1
    }
    Line {
      SrcBlock		      "2Bit, 4 level INTEGER  \noutput quantizer\n0, 1, 2, 3"
      SrcPort		      2
      Points		      [15, 0]
      DstBlock		      "Sum8"
      DstPort		      2
    }
    Line {
      SrcBlock		      "2Bit, 4 level INTEGER  \noutput quantizer\n0, 1, 2, 3"
      SrcPort		      3
      Points		      [15, 0]
      DstBlock		      "Sum8"
      DstPort		      3
    }
    Line {
      SrcBlock		      "2Bit, 4 level INTEGER  \noutput quantizer\n0, 1, 2, 3"
      SrcPort		      4
      DstBlock		      "Sum8"
      DstPort		      4
    }
    Line {
      SrcBlock		      "2Bit, 4 level INTEGER  \noutput quantizer\n0, 1, 2, 3"
      SrcPort		      5
      Points		      [15, 0]
      DstBlock		      "Sum8"
      DstPort		      5
    }
    Line {
      SrcBlock		      "2Bit, 4 level INTEGER  \noutput quantizer\n0, 1, 2, 3"
      SrcPort		      6
      Points		      [15, 0]
      DstBlock		      "Sum8"
      DstPort		      6
    }
    Line {
      SrcBlock		      "2Bit, 4 level INTEGER  \noutput quantizer\n0, 1, 2, 3"
      SrcPort		      7
      Points		      [0, 15]
      DstBlock		      "Sum8"
      DstPort		      7
    }
    Line {
      SrcBlock		      "ELD"
      SrcPort		      1
      Points		      [30, 0; 0, 5]
      DstBlock		      "Embedded\nMATLAB Function\nDWA"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Gain3"
      SrcPort		      1
      Points		      [0, 0]
      Branch {
	DstBlock		"Sum6"
	DstPort			1
      }
      Branch {
	Points			[25, 0]
	DstBlock		"ELD2"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "ELD2"
      SrcPort		      1
      Points		      [-55, 0]
      DstBlock		      "Sum6"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Sum6"
      SrcPort		      1
      Points		      [-140, 0]
      DstBlock		      "Array-Vector\nMultiply"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Array-Vector\nMultiply"
      SrcPort		      1
      Points		      [35, 0]
      DstBlock		      "Sum3"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Sum3"
      SrcPort		      1
      DstBlock		      "Rate Limiter - ISI"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Rate Limiter - ISI"
      SrcPort		      1
      Points		      [-10, 0]
      DstBlock		      "Gain12"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Gain4"
      SrcPort		      1
      Points		      [0, 30]
      DstBlock		      "Array-Vector\nMultiply"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Gaussian Noise\nGenerator"
      SrcPort		      1
      Points		      [0, 55]
      DstBlock		      "Gain4"
      DstPort		      1
    }
    Line {
      SrcBlock		      "ELD1"
      SrcPort		      1
      DstBlock		      "Data Type Conversion"
      DstPort		      1
    }
    Line {
      SrcBlock		      "DC_INPUT"
      SrcPort		      1
      Points		      [15, 0; 0, 35]
      DstBlock		      "MANUAL\nSWITCH1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "SIGNAL \nGENERATOR1"
      SrcPort		      1
      Points		      [15, 0; 0, -40]
      DstBlock		      "MANUAL\nSWITCH1"
      DstPort		      2
    }
    Line {
      SrcBlock		      "MANUAL\nSWITCH1"
      SrcPort		      1
      DstBlock		      "SAMPLER"
      DstPort		      1
    }
    Annotation {
      SID		      "246"
      Name		      "                             DITHER                         \n\n\n\n\n\n                "
      Position		      [1671, 128]
      BackgroundColor	      "[0.752941, 0.752941, 0.752941]"
      FontName		      "Calibri"
      FontSize		      18
      FontWeight	      "bold"
    }
    Annotation {
      SID		      "359"
      Name		      "Convert quantizer 0, 1, 2, 3 integer\noutput back  to -1,-1/3,1/3,1 range for\nunity gain quantizer"
      "/DAC"
      Position		      [695, 717]
      BackgroundColor	      "yellow"
      DropShadow	      on
      FontSize		      18
    }
    Annotation {
      SID		      "360"
      Name		      "               Select either an ideal DAC               \n(i.e. the quantizer output) or real\nDEM-"
      "DAC feedback (bottom position) to \ncomplete the feedback loop"
      Position		      [1115, 732]
      BackgroundColor	      "cyan"
      DropShadow	      on
      FontSize		      18
    }
    Annotation {
      SID		      "363"
      Name		      " "
      Position		      [1820, 469]
    }
    Annotation {
      SID		      "460"
      Name		      "    ELD\nNote that a fractional \ndelay has to be \nconstructed out of \nan array of delays\nsince "
      "only integers\nare allowed in the \ndelay block"
      Position		      [1415, 717]
      BackgroundColor	      "green"
      DropShadow	      on
      FontSize		      18
    }
    Annotation {
      SID		      "461"
      Name		      "    ELD"
      Position		      [1545, 252]
      BackgroundColor	      "green"
      DropShadow	      on
      FontSize		      18
    }
    Annotation {
      SID		      "462"
      Name		      " Jitter Model"
      Position		      [405, 537]
      BackgroundColor	      "magenta"
      DropShadow	      on
      FontSize		      18
    }
    Annotation {
      SID		      "463"
      Name		      "ISI"
      Position		      [290, 537]
      BackgroundColor	      "orange"
      DropShadow	      on
      FontSize		      18
    }
    Annotation {
      SID		      "464"
      Position		      [303, 603]
    }
  }
}
MatData {
  NumRecords		  7
  DataRecord {
    Tag			    DataTag6
    Data		    "  %)30     .    V     8    (     @         %    \"     $    !     0         %  0 \"0    $    2    4V5E9"
    "       4V5E9$9L86<         #@   #@    &    \"     0         !0    @    !    !0    $         $     4    R,S$Q,P    "
    "X   !     !@    @    $          4    (     0    T    !         !     -    1&].;W13879E4V5E9     "
  }
  DataRecord {
    Tag			    DataTag5
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag4
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag3
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag2
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag1
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
  DataRecord {
    Tag			    DataTag0
    Data		    "  %)30     .    B     8    (     @         %    \"     $    !     0         %  0 $P    $    3    :&%S26"
    "YH97)I=&5D3W!T:6]N        #@   #     &    \"     D\"        !0    @    !     0    $          @ !  $    "
  }
}
# Finite State Machines
#
#    Stateflow Version 7.6 (R2011b) dated Jan 25 2012, 21:03:37
#
#


Stateflow {
  machine {
    id			    1
    name		    "Complete_DAC_mod3_CRFF_CTExample"
    created		    "17-Nov-2016 16:42:42"
    isLibrary		    0
    firstTarget		    12
    sfVersion		    76014001.00040001
  }
  chart {
    id			    2
    name		    "Embedded\nMATLAB Function\nDWA"
    windowPosition	    [347.829 81.75 200 423]
    viewLimits		    [0 156.75 0 153.75]
    screen		    [1 1 1366 768 1.333333333333333]
    treeNode		    [0 3 0 0]
    firstTransition	    5
    firstJunction	    4
    viewObj		    2
    machine		    1
    ssIdHighWaterMark	    8
    decomposition	    CLUSTER_CHART
    type		    EML_CHART
    firstData		    6
    chartFileNumber	    2
    disableImplicitCasting  1
    eml {
      name		      "DAC"
    }
  }
  state {
    id			    3
    labelString		    "eML_blk_kernel()"
    position		    [18 64.5 118 66]
    fontSize		    12
    chart		    2
    treeNode		    [2 0 0 0]
    superState		    SUBCHART
    subviewer		    2
    ssIdNumber		    1
    type		    FUNC_STATE
    decomposition	    CLUSTER_STATE
    eml {
      isEML		      1
      script		      "function dacout = DAC(dacin, dem_enable, elecount, elements)\n%% ------------------- DATA WEIGHTI"
      "NG AVERAGING DEM -----------------------\n%\n% This function performs DWA DEM and assumes the routines load_par "
      "has been\n% compiled in order to load the dac structure needed for the code to function.\n\n%% FUNCTION CODE:\n\n"
      "persistent dwa_pointer; % Persistent rotator state\n\n% DEM DISABLED:\n\nif isempty(dwa_pointer) || (dem_enable "
      "== 0)\n    dwa_pointer = 1;    % Reset if not rotating\nend\n\n% DEM ENABLED:\n\ndacout = 0.0;\n\nfor indx = 1:1"
      ":dacin\n    dacout = dacout + elements(dwa_pointer);\n    dwa_pointer = dwa_pointer + 1;\n    if (dwa_pointer > "
      "elecount)\n        dwa_pointer = 1;\n    end\nend\n\nend"
      editorLayout	      "100 M4x1[10 5 700 500]"
    }
  }
  junction {
    id			    4
    position		    [23.5747 49.5747 7]
    chart		    2
    linkNode		    [2 0 0]
    subviewer		    2
    ssIdNumber		    3
    type		    CONNECTIVE_JUNCTION
  }
  transition {
    id			    5
    labelString		    "{eML_blk_kernel();}"
    labelPosition	    [32.125 19.875 102.544 14.964]
    fontSize		    12
    src {
      intersection	      [0 0 1 0 23.5747 14.625 0 0]
    }
    dst {
      id		      4
      intersection	      [1 0 -1 0 23.5747 42.5747 0 0]
    }
    midPoint		    [23.5747 24.9468]
    chart		    2
    linkNode		    [2 0 0]
    dataLimits		    [23.575 23.575 14.625 34.575]
    subviewer		    2
    drawStyle		    SMART
    slide {
      sticky		      BOTH_STICK
    }
    executionOrder	    1
    ssIdNumber		    2
  }
  data {
    id			    6
    ssIdNumber		    4
    name		    "dacin"
    linkNode		    [2 0 7]
    scope		    INPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
      }
      complexity	      SF_COMPLEX_INHERITED
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    7
    ssIdNumber		    5
    name		    "dacout"
    linkNode		    [2 6 8]
    scope		    OUTPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_NO
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    8
    ssIdNumber		    6
    name		    "dem_enable"
    linkNode		    [2 7 9]
    scope		    INPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_INHERITED
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    9
    ssIdNumber		    8
    name		    "elecount"
    linkNode		    [2 8 10]
    scope		    INPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_INHERITED
    }
    dataType		    "Inherit: Same as Simulink"
  }
  data {
    id			    10
    ssIdNumber		    7
    name		    "elements"
    linkNode		    [2 9 0]
    scope		    INPUT_DATA
    machine		    1
    props {
      array {
	size			"-1"
      }
      type {
	method			SF_INHERITED_TYPE
	primitive		SF_DOUBLE_TYPE
	isSigned		1
	wordLength		"16"
      }
      complexity	      SF_COMPLEX_INHERITED
      frame		      SF_FRAME_INHERITED
    }
    dataType		    "Inherit: Same as Simulink"
  }
  instance {
    id			    11
    name		    "Embedded\nMATLAB Function\nDWA"
    machine		    1
    chart		    2
  }
  target {
    id			    12
    name		    "sfun"
    description		    "Default Simulink S-Function Target."
    machine		    1
    linkNode		    [1 0 0]
  }
}
