 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 40
        -max_paths 40
Design : micro_controller_1
Version: E-2010.12-SP5-3
Date   : Sun May  3 02:19:26 2015
****************************************

Operating Conditions: TYPICAL   Library: saed90nm_typ_ht_pg
Wire Load Model Mode: top

  Startpoint: c7/u1/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: c7/pwm_out_reg
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  c7/u1/output_reg[0]/CLK (DFFARX1)      0.0000     0.4000 r
  c7/u1/output_reg[0]/Q (DFFARX1)        0.3941     0.7941 r
  c7/u1/output[0] (ndff_n8_6)            0.0000     0.7941 r
  c7/U13/QN (INVX0)                      0.0859     0.8800 f
  c7/U51/Q (AND2X1)                      0.1469     1.0269 f
  c7/U52/Q (OA22X1)                      0.2106     1.2375 f
  c7/U53/QN (NOR4X0)                     0.2404     1.4779 r
  c7/U4/QN (INVX0)                       0.1496     1.6275 f
  c7/U39/Q (AND2X1)                      0.1757     1.8032 f
  c7/U57/Q (OA222X1)                     0.3183     2.1215 f
  c7/U58/Q (AO221X1)                     0.2044     2.3258 f
  c7/U59/Q (OA221X1)                     0.2290     2.5549 f
  c7/U60/Q (AO221X1)                     0.2006     2.7555 f
  c7/U61/Q (OA221X1)                     0.2277     2.9832 f
  c7/U62/Q (OA22X1)                      0.1794     3.1625 f
  c7/U12/QN (AOI21X1)                    0.1877     3.3503 r
  c7/pwm_out_reg/D (DFFNARX1)            0.0251     3.3754 r
  data arrival time                                 3.3754

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  c7/pwm_out_reg/CLK (DFFNARX1)          0.0000     5.1000 f
  library setup time                     0.0752     5.1752
  data required time                                5.1752
  -----------------------------------------------------------
  data required time                                5.1752
  data arrival time                                -3.3754
  -----------------------------------------------------------
  slack (MET)                                       1.7998


  Startpoint: c7/u1/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: c7/pwm_out_reg
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  c7/u1/output_reg[0]/CLK (DFFARX1)      0.0000     0.4000 r
  c7/u1/output_reg[0]/Q (DFFARX1)        0.3941     0.7941 r
  c7/u1/output[0] (ndff_n8_6)            0.0000     0.7941 r
  c7/U13/QN (INVX0)                      0.0859     0.8800 f
  c7/U51/Q (AND2X1)                      0.1469     1.0269 f
  c7/U52/Q (OA22X1)                      0.2106     1.2375 f
  c7/U53/QN (NOR4X0)                     0.2404     1.4779 r
  c7/U4/QN (INVX0)                       0.1496     1.6275 f
  c7/U40/Q (AND2X1)                      0.1690     1.7966 f
  c7/U57/Q (OA222X1)                     0.3083     2.1049 f
  c7/U58/Q (AO221X1)                     0.2044     2.3092 f
  c7/U59/Q (OA221X1)                     0.2290     2.5383 f
  c7/U60/Q (AO221X1)                     0.2006     2.7389 f
  c7/U61/Q (OA221X1)                     0.2277     2.9666 f
  c7/U62/Q (OA22X1)                      0.1794     3.1459 f
  c7/U12/QN (AOI21X1)                    0.1877     3.3337 r
  c7/pwm_out_reg/D (DFFNARX1)            0.0251     3.3588 r
  data arrival time                                 3.3588

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  c7/pwm_out_reg/CLK (DFFNARX1)          0.0000     5.1000 f
  library setup time                     0.0752     5.1752
  data required time                                5.1752
  -----------------------------------------------------------
  data required time                                5.1752
  data arrival time                                -3.3588
  -----------------------------------------------------------
  slack (MET)                                       1.8164


  Startpoint: c7/u1/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: c7/pwm_out_reg
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  c7/u1/output_reg[0]/CLK (DFFARX1)      0.0000     0.4000 r
  c7/u1/output_reg[0]/Q (DFFARX1)        0.3941     0.7941 r
  c7/u1/output[0] (ndff_n8_6)            0.0000     0.7941 r
  c7/U13/QN (INVX0)                      0.0859     0.8800 f
  c7/U51/Q (AND2X1)                      0.1469     1.0269 f
  c7/U52/Q (OA22X1)                      0.1793     1.2062 f
  c7/U53/QN (NOR4X0)                     0.2404     1.4466 r
  c7/U4/QN (INVX0)                       0.1496     1.5962 f
  c7/U39/Q (AND2X1)                      0.1757     1.7719 f
  c7/U57/Q (OA222X1)                     0.3183     2.0902 f
  c7/U58/Q (AO221X1)                     0.2044     2.2945 f
  c7/U59/Q (OA221X1)                     0.2290     2.5236 f
  c7/U60/Q (AO221X1)                     0.2006     2.7242 f
  c7/U61/Q (OA221X1)                     0.2277     2.9519 f
  c7/U62/Q (OA22X1)                      0.1794     3.1312 f
  c7/U12/QN (AOI21X1)                    0.1877     3.3190 r
  c7/pwm_out_reg/D (DFFNARX1)            0.0251     3.3441 r
  data arrival time                                 3.3441

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  c7/pwm_out_reg/CLK (DFFNARX1)          0.0000     5.1000 f
  library setup time                     0.0752     5.1752
  data required time                                5.1752
  -----------------------------------------------------------
  data required time                                5.1752
  data arrival time                                -3.3441
  -----------------------------------------------------------
  slack (MET)                                       1.8311


  Startpoint: c7/u1/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: c7/pwm_out_reg
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  c7/u1/output_reg[0]/CLK (DFFARX1)      0.0000     0.4000 r
  c7/u1/output_reg[0]/Q (DFFARX1)        0.4259     0.8259 f
  c7/u1/output[0] (ndff_n8_6)            0.0000     0.8259 f
  c7/U13/QN (INVX0)                      0.0936     0.9195 r
  c7/U49/QN (NOR2X0)                     0.0998     1.0193 f
  c7/U50/Q (OA22X1)                      0.2011     1.2203 f
  c7/U53/QN (NOR4X0)                     0.2252     1.4455 r
  c7/U4/QN (INVX0)                       0.1496     1.5952 f
  c7/U39/Q (AND2X1)                      0.1757     1.7709 f
  c7/U57/Q (OA222X1)                     0.3183     2.0891 f
  c7/U58/Q (AO221X1)                     0.2044     2.2935 f
  c7/U59/Q (OA221X1)                     0.2290     2.5225 f
  c7/U60/Q (AO221X1)                     0.2006     2.7231 f
  c7/U61/Q (OA221X1)                     0.2277     2.9508 f
  c7/U62/Q (OA22X1)                      0.1794     3.1302 f
  c7/U12/QN (AOI21X1)                    0.1877     3.3179 r
  c7/pwm_out_reg/D (DFFNARX1)            0.0251     3.3431 r
  data arrival time                                 3.3431

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  c7/pwm_out_reg/CLK (DFFNARX1)          0.0000     5.1000 f
  library setup time                     0.0752     5.1752
  data required time                                5.1752
  -----------------------------------------------------------
  data required time                                5.1752
  data arrival time                                -3.3431
  -----------------------------------------------------------
  slack (MET)                                       1.8321


  Startpoint: c7/u1/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: c7/pwm_out_reg
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  c7/u1/output_reg[0]/CLK (DFFARX1)      0.0000     0.4000 r
  c7/u1/output_reg[0]/Q (DFFARX1)        0.4259     0.8259 f
  c7/u1/output[0] (ndff_n8_6)            0.0000     0.8259 f
  c7/U13/QN (INVX0)                      0.0936     0.9195 r
  c7/U49/QN (NOR2X0)                     0.0998     1.0193 f
  c7/U50/Q (OA22X1)                      0.1970     1.2163 f
  c7/U53/QN (NOR4X0)                     0.2252     1.4415 r
  c7/U4/QN (INVX0)                       0.1496     1.5911 f
  c7/U39/Q (AND2X1)                      0.1757     1.7668 f
  c7/U57/Q (OA222X1)                     0.3183     2.0851 f
  c7/U58/Q (AO221X1)                     0.2044     2.2895 f
  c7/U59/Q (OA221X1)                     0.2290     2.5185 f
  c7/U60/Q (AO221X1)                     0.2006     2.7191 f
  c7/U61/Q (OA221X1)                     0.2277     2.9468 f
  c7/U62/Q (OA22X1)                      0.1794     3.1262 f
  c7/U12/QN (AOI21X1)                    0.1877     3.3139 r
  c7/pwm_out_reg/D (DFFNARX1)            0.0251     3.3390 r
  data arrival time                                 3.3390

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  c7/pwm_out_reg/CLK (DFFNARX1)          0.0000     5.1000 f
  library setup time                     0.0752     5.1752
  data required time                                5.1752
  -----------------------------------------------------------
  data required time                                5.1752
  data arrival time                                -3.3390
  -----------------------------------------------------------
  slack (MET)                                       1.8362


  Startpoint: c7/u1/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: c7/pwm_out_reg
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  c7/u1/output_reg[0]/CLK (DFFARX1)      0.0000     0.4000 r
  c7/u1/output_reg[0]/Q (DFFARX1)        0.3941     0.7941 r
  c7/u1/output[0] (ndff_n8_6)            0.0000     0.7941 r
  c7/U13/QN (INVX0)                      0.0859     0.8800 f
  c7/U51/Q (AND2X1)                      0.1469     1.0269 f
  c7/U52/Q (OA22X1)                      0.1793     1.2062 f
  c7/U53/QN (NOR4X0)                     0.2404     1.4466 r
  c7/U4/QN (INVX0)                       0.1496     1.5962 f
  c7/U40/Q (AND2X1)                      0.1690     1.7653 f
  c7/U57/Q (OA222X1)                     0.3083     2.0736 f
  c7/U58/Q (AO221X1)                     0.2044     2.2779 f
  c7/U59/Q (OA221X1)                     0.2290     2.5070 f
  c7/U60/Q (AO221X1)                     0.2006     2.7076 f
  c7/U61/Q (OA221X1)                     0.2277     2.9353 f
  c7/U62/Q (OA22X1)                      0.1794     3.1146 f
  c7/U12/QN (AOI21X1)                    0.1877     3.3024 r
  c7/pwm_out_reg/D (DFFNARX1)            0.0251     3.3275 r
  data arrival time                                 3.3275

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  c7/pwm_out_reg/CLK (DFFNARX1)          0.0000     5.1000 f
  library setup time                     0.0752     5.1752
  data required time                                5.1752
  -----------------------------------------------------------
  data required time                                5.1752
  data arrival time                                -3.3275
  -----------------------------------------------------------
  slack (MET)                                       1.8477


  Startpoint: c7/u1/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: c7/pwm_out_reg
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  c7/u1/output_reg[0]/CLK (DFFARX1)      0.0000     0.4000 r
  c7/u1/output_reg[0]/Q (DFFARX1)        0.4259     0.8259 f
  c7/u1/output[0] (ndff_n8_6)            0.0000     0.8259 f
  c7/U13/QN (INVX0)                      0.0936     0.9195 r
  c7/U49/QN (NOR2X0)                     0.0998     1.0193 f
  c7/U50/Q (OA22X1)                      0.2011     1.2203 f
  c7/U53/QN (NOR4X0)                     0.2252     1.4455 r
  c7/U4/QN (INVX0)                       0.1496     1.5952 f
  c7/U40/Q (AND2X1)                      0.1690     1.7642 f
  c7/U57/Q (OA222X1)                     0.3083     2.0725 f
  c7/U58/Q (AO221X1)                     0.2044     2.2769 f
  c7/U59/Q (OA221X1)                     0.2290     2.5059 f
  c7/U60/Q (AO221X1)                     0.2006     2.7065 f
  c7/U61/Q (OA221X1)                     0.2277     2.9342 f
  c7/U62/Q (OA22X1)                      0.1794     3.1136 f
  c7/U12/QN (AOI21X1)                    0.1877     3.3013 r
  c7/pwm_out_reg/D (DFFNARX1)            0.0251     3.3264 r
  data arrival time                                 3.3264

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  c7/pwm_out_reg/CLK (DFFNARX1)          0.0000     5.1000 f
  library setup time                     0.0752     5.1752
  data required time                                5.1752
  -----------------------------------------------------------
  data required time                                5.1752
  data arrival time                                -3.3264
  -----------------------------------------------------------
  slack (MET)                                       1.8488


  Startpoint: c7/u1/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: c7/pwm_out_reg
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  c7/u1/output_reg[0]/CLK (DFFARX1)      0.0000     0.4000 r
  c7/u1/output_reg[0]/Q (DFFARX1)        0.4259     0.8259 f
  c7/u1/output[0] (ndff_n8_6)            0.0000     0.8259 f
  c7/U13/QN (INVX0)                      0.0936     0.9195 r
  c7/U51/Q (AND2X1)                      0.1412     1.0607 r
  c7/U52/Q (OA22X1)                      0.2118     1.2726 r
  c7/U53/QN (NOR4X0)                     0.1468     1.4194 f
  c7/U41/Q (OR2X1)                       0.1420     1.5614 f
  c7/U55/QN (NAND2X0)                    0.1106     1.6719 r
  c7/U56/QN (NOR2X0)                     0.1094     1.7813 f
  c7/U57/Q (OA222X1)                     0.2887     2.0701 f
  c7/U58/Q (AO221X1)                     0.2044     2.2744 f
  c7/U59/Q (OA221X1)                     0.2290     2.5035 f
  c7/U60/Q (AO221X1)                     0.2006     2.7041 f
  c7/U61/Q (OA221X1)                     0.2277     2.9318 f
  c7/U62/Q (OA22X1)                      0.1794     3.1111 f
  c7/U12/QN (AOI21X1)                    0.1877     3.2989 r
  c7/pwm_out_reg/D (DFFNARX1)            0.0251     3.3240 r
  data arrival time                                 3.3240

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  c7/pwm_out_reg/CLK (DFFNARX1)          0.0000     5.1000 f
  library setup time                     0.0752     5.1752
  data required time                                5.1752
  -----------------------------------------------------------
  data required time                                5.1752
  data arrival time                                -3.3240
  -----------------------------------------------------------
  slack (MET)                                       1.8512


  Startpoint: c7/u1/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: c7/pwm_out_reg
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  c7/u1/output_reg[0]/CLK (DFFARX1)      0.0000     0.4000 r
  c7/u1/output_reg[0]/Q (DFFARX1)        0.4259     0.8259 f
  c7/u1/output[0] (ndff_n8_6)            0.0000     0.8259 f
  c7/U13/QN (INVX0)                      0.0936     0.9195 r
  c7/U49/QN (NOR2X0)                     0.0998     1.0193 f
  c7/U50/Q (OA22X1)                      0.1970     1.2163 f
  c7/U53/QN (NOR4X0)                     0.2252     1.4415 r
  c7/U4/QN (INVX0)                       0.1496     1.5911 f
  c7/U40/Q (AND2X1)                      0.1690     1.7602 f
  c7/U57/Q (OA222X1)                     0.3083     2.0685 f
  c7/U58/Q (AO221X1)                     0.2044     2.2729 f
  c7/U59/Q (OA221X1)                     0.2290     2.5019 f
  c7/U60/Q (AO221X1)                     0.2006     2.7025 f
  c7/U61/Q (OA221X1)                     0.2277     2.9302 f
  c7/U62/Q (OA22X1)                      0.1794     3.1096 f
  c7/U12/QN (AOI21X1)                    0.1877     3.2973 r
  c7/pwm_out_reg/D (DFFNARX1)            0.0251     3.3224 r
  data arrival time                                 3.3224

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  c7/pwm_out_reg/CLK (DFFNARX1)          0.0000     5.1000 f
  library setup time                     0.0752     5.1752
  data required time                                5.1752
  -----------------------------------------------------------
  data required time                                5.1752
  data arrival time                                -3.3224
  -----------------------------------------------------------
  slack (MET)                                       1.8528


  Startpoint: c7/u1/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: c7/pwm_out_reg
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  c7/u1/output_reg[0]/CLK (DFFARX1)      0.0000     0.4000 r
  c7/u1/output_reg[0]/Q (DFFARX1)        0.3941     0.7941 r
  c7/u1/output[0] (ndff_n8_6)            0.0000     0.7941 r
  c7/U13/QN (INVX0)                      0.0859     0.8800 f
  c7/U51/Q (AND2X1)                      0.1469     1.0269 f
  c7/U52/Q (OA22X1)                      0.2106     1.2375 f
  c7/U53/QN (NOR4X0)                     0.2404     1.4779 r
  c7/U41/Q (OR2X1)                       0.1531     1.6310 r
  c7/U55/QN (NAND2X0)                    0.1066     1.7376 f
  c7/U56/QN (NOR2X0)                     0.1085     1.8461 r
  c7/U57/Q (OA222X1)                     0.2728     2.1190 r
  c7/U58/Q (AO221X1)                     0.1467     2.2656 r
  c7/U59/Q (OA221X1)                     0.2037     2.4693 r
  c7/U60/Q (AO221X1)                     0.1436     2.6129 r
  c7/U61/Q (OA221X1)                     0.2024     2.8153 r
  c7/U62/Q (OA22X1)                      0.1646     2.9799 r
  c7/U12/QN (AOI21X1)                    0.1373     3.1172 f
  c7/pwm_out_reg/D (DFFNARX1)            0.0251     3.1423 f
  data arrival time                                 3.1423

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  c7/pwm_out_reg/CLK (DFFNARX1)          0.0000     5.1000 f
  library setup time                    -0.0835     5.0165
  data required time                                5.0165
  -----------------------------------------------------------
  data required time                                5.0165
  data arrival time                                -3.1423
  -----------------------------------------------------------
  slack (MET)                                       1.8742


  Startpoint: c7/u1/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: c7/pwm_out_reg
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  c7/u1/output_reg[0]/CLK (DFFARX1)      0.0000     0.4000 r
  c7/u1/output_reg[0]/Q (DFFARX1)        0.4259     0.8259 f
  c7/u1/output[0] (ndff_n8_6)            0.0000     0.8259 f
  c7/U13/QN (INVX0)                      0.0936     0.9195 r
  c7/U51/Q (AND2X1)                      0.1412     1.0607 r
  c7/U52/Q (OA22X1)                      0.1675     1.2282 r
  c7/U53/QN (NOR4X0)                     0.1468     1.3750 f
  c7/U41/Q (OR2X1)                       0.1420     1.5170 f
  c7/U55/QN (NAND2X0)                    0.1106     1.6276 r
  c7/U56/QN (NOR2X0)                     0.1094     1.7370 f
  c7/U57/Q (OA222X1)                     0.2887     2.0257 f
  c7/U58/Q (AO221X1)                     0.2044     2.2301 f
  c7/U59/Q (OA221X1)                     0.2290     2.4591 f
  c7/U60/Q (AO221X1)                     0.2006     2.6597 f
  c7/U61/Q (OA221X1)                     0.2277     2.8874 f
  c7/U62/Q (OA22X1)                      0.1794     3.0668 f
  c7/U12/QN (AOI21X1)                    0.1877     3.2545 r
  c7/pwm_out_reg/D (DFFNARX1)            0.0251     3.2796 r
  data arrival time                                 3.2796

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  c7/pwm_out_reg/CLK (DFFNARX1)          0.0000     5.1000 f
  library setup time                     0.0752     5.1752
  data required time                                5.1752
  -----------------------------------------------------------
  data required time                                5.1752
  data arrival time                                -3.2796
  -----------------------------------------------------------
  slack (MET)                                       1.8956


  Startpoint: c7/u1/output_reg[2]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: c7/pwm_out_reg
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  c7/u1/output_reg[2]/CLK (DFFARX1)      0.0000     0.4000 r
  c7/u1/output_reg[2]/Q (DFFARX1)        0.4296     0.8296 f
  c7/u1/output[2] (ndff_n8_6)            0.0000     0.8296 f
  c7/U46/Q (XNOR2X1)                     0.2671     1.0966 r
  c7/U48/QN (NAND2X0)                    0.0903     1.1869 f
  c7/U53/QN (NOR4X0)                     0.1903     1.3772 r
  c7/U4/QN (INVX0)                       0.1496     1.5268 f
  c7/U39/Q (AND2X1)                      0.1757     1.7025 f
  c7/U57/Q (OA222X1)                     0.3183     2.0207 f
  c7/U58/Q (AO221X1)                     0.2044     2.2251 f
  c7/U59/Q (OA221X1)                     0.2290     2.4542 f
  c7/U60/Q (AO221X1)                     0.2006     2.6548 f
  c7/U61/Q (OA221X1)                     0.2277     2.8824 f
  c7/U62/Q (OA22X1)                      0.1794     3.0618 f
  c7/U12/QN (AOI21X1)                    0.1877     3.2496 r
  c7/pwm_out_reg/D (DFFNARX1)            0.0251     3.2747 r
  data arrival time                                 3.2747

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  c7/pwm_out_reg/CLK (DFFNARX1)          0.0000     5.1000 f
  library setup time                     0.0752     5.1752
  data required time                                5.1752
  -----------------------------------------------------------
  data required time                                5.1752
  data arrival time                                -3.2747
  -----------------------------------------------------------
  slack (MET)                                       1.9005


  Startpoint: c7/u1/output_reg[7]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: c7/pwm_out_reg
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  c7/u1/output_reg[7]/CLK (DFFARX1)      0.0000     0.4000 r
  c7/u1/output_reg[7]/Q (DFFARX1)        0.4296     0.8296 f
  c7/u1/output[7] (ndff_n8_6)            0.0000     0.8296 f
  c7/U47/Q (XNOR2X1)                     0.2667     1.0963 r
  c7/U48/QN (NAND2X0)                    0.0905     1.1868 f
  c7/U53/QN (NOR4X0)                     0.1903     1.3771 r
  c7/U4/QN (INVX0)                       0.1496     1.5267 f
  c7/U39/Q (AND2X1)                      0.1757     1.7024 f
  c7/U57/Q (OA222X1)                     0.3183     2.0207 f
  c7/U58/Q (AO221X1)                     0.2044     2.2250 f
  c7/U59/Q (OA221X1)                     0.2290     2.4541 f
  c7/U60/Q (AO221X1)                     0.2006     2.6547 f
  c7/U61/Q (OA221X1)                     0.2277     2.8824 f
  c7/U62/Q (OA22X1)                      0.1794     3.0617 f
  c7/U12/QN (AOI21X1)                    0.1877     3.2495 r
  c7/pwm_out_reg/D (DFFNARX1)            0.0251     3.2746 r
  data arrival time                                 3.2746

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  c7/pwm_out_reg/CLK (DFFNARX1)          0.0000     5.1000 f
  library setup time                     0.0752     5.1752
  data required time                                5.1752
  -----------------------------------------------------------
  data required time                                5.1752
  data arrival time                                -3.2746
  -----------------------------------------------------------
  slack (MET)                                       1.9006


  Startpoint: c7/u1/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: c7/pwm_out_reg
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  c7/u1/output_reg[0]/CLK (DFFARX1)      0.0000     0.4000 r
  c7/u1/output_reg[0]/Q (DFFARX1)        0.4259     0.8259 f
  c7/u1/output[0] (ndff_n8_6)            0.0000     0.8259 f
  c7/U13/QN (INVX0)                      0.0936     0.9195 r
  c7/U51/Q (AND2X1)                      0.1412     1.0607 r
  c7/U52/Q (OA22X1)                      0.2118     1.2726 r
  c7/U53/QN (NOR4X0)                     0.1468     1.4194 f
  c7/U41/Q (OR2X1)                       0.1420     1.5614 f
  c7/U55/QN (NAND2X0)                    0.1106     1.6719 r
  c7/U5/QN (INVX0)                       0.0782     1.7501 f
  c7/U57/Q (OA222X1)                     0.2687     2.0188 f
  c7/U58/Q (AO221X1)                     0.2044     2.2232 f
  c7/U59/Q (OA221X1)                     0.2290     2.4522 f
  c7/U60/Q (AO221X1)                     0.2006     2.6528 f
  c7/U61/Q (OA221X1)                     0.2277     2.8805 f
  c7/U62/Q (OA22X1)                      0.1794     3.0599 f
  c7/U12/QN (AOI21X1)                    0.1877     3.2476 r
  c7/pwm_out_reg/D (DFFNARX1)            0.0251     3.2727 r
  data arrival time                                 3.2727

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  c7/pwm_out_reg/CLK (DFFNARX1)          0.0000     5.1000 f
  library setup time                     0.0752     5.1752
  data required time                                5.1752
  -----------------------------------------------------------
  data required time                                5.1752
  data arrival time                                -3.2727
  -----------------------------------------------------------
  slack (MET)                                       1.9025


  Startpoint: c7/u1/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: c7/pwm_out_reg
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  c7/u1/output_reg[0]/CLK (DFFARX1)      0.0000     0.4000 r
  c7/u1/output_reg[0]/Q (DFFARX1)        0.3941     0.7941 r
  c7/u1/output[0] (ndff_n8_6)            0.0000     0.7941 r
  c7/U13/QN (INVX0)                      0.0859     0.8800 f
  c7/U51/Q (AND2X1)                      0.1469     1.0269 f
  c7/U52/Q (OA22X1)                      0.1793     1.2062 f
  c7/U53/QN (NOR4X0)                     0.2404     1.4466 r
  c7/U41/Q (OR2X1)                       0.1531     1.5997 r
  c7/U55/QN (NAND2X0)                    0.1066     1.7063 f
  c7/U56/QN (NOR2X0)                     0.1085     1.8148 r
  c7/U57/Q (OA222X1)                     0.2728     2.0877 r
  c7/U58/Q (AO221X1)                     0.1467     2.2343 r
  c7/U59/Q (OA221X1)                     0.2037     2.4380 r
  c7/U60/Q (AO221X1)                     0.1436     2.5816 r
  c7/U61/Q (OA221X1)                     0.2024     2.7840 r
  c7/U62/Q (OA22X1)                      0.1646     2.9486 r
  c7/U12/QN (AOI21X1)                    0.1373     3.0859 f
  c7/pwm_out_reg/D (DFFNARX1)            0.0251     3.1110 f
  data arrival time                                 3.1110

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  c7/pwm_out_reg/CLK (DFFNARX1)          0.0000     5.1000 f
  library setup time                    -0.0835     5.0165
  data required time                                5.0165
  -----------------------------------------------------------
  data required time                                5.0165
  data arrival time                                -3.1110
  -----------------------------------------------------------
  slack (MET)                                       1.9055


  Startpoint: c7/u1/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: c7/pwm_out_reg
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  c7/u1/output_reg[0]/CLK (DFFARX1)      0.0000     0.4000 r
  c7/u1/output_reg[0]/Q (DFFARX1)        0.4259     0.8259 f
  c7/u1/output[0] (ndff_n8_6)            0.0000     0.8259 f
  c7/U13/QN (INVX0)                      0.0936     0.9195 r
  c7/U49/QN (NOR2X0)                     0.0998     1.0193 f
  c7/U50/Q (OA22X1)                      0.2011     1.2203 f
  c7/U53/QN (NOR4X0)                     0.2252     1.4455 r
  c7/U41/Q (OR2X1)                       0.1531     1.5987 r
  c7/U55/QN (NAND2X0)                    0.1066     1.7053 f
  c7/U56/QN (NOR2X0)                     0.1085     1.8138 r
  c7/U57/Q (OA222X1)                     0.2728     2.0866 r
  c7/U58/Q (AO221X1)                     0.1467     2.2333 r
  c7/U59/Q (OA221X1)                     0.2037     2.4370 r
  c7/U60/Q (AO221X1)                     0.1436     2.5805 r
  c7/U61/Q (OA221X1)                     0.2024     2.7830 r
  c7/U62/Q (OA22X1)                      0.1646     2.9476 r
  c7/U12/QN (AOI21X1)                    0.1373     3.0849 f
  c7/pwm_out_reg/D (DFFNARX1)            0.0251     3.1100 f
  data arrival time                                 3.1100

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  c7/pwm_out_reg/CLK (DFFNARX1)          0.0000     5.1000 f
  library setup time                    -0.0835     5.0165
  data required time                                5.0165
  -----------------------------------------------------------
  data required time                                5.0165
  data arrival time                                -3.1100
  -----------------------------------------------------------
  slack (MET)                                       1.9065


  Startpoint: c7/u1/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: c7/pwm_out_reg
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  c7/u1/output_reg[0]/CLK (DFFARX1)      0.0000     0.4000 r
  c7/u1/output_reg[0]/Q (DFFARX1)        0.3941     0.7941 r
  c7/u1/output[0] (ndff_n8_6)            0.0000     0.7941 r
  c7/U13/QN (INVX0)                      0.0859     0.8800 f
  c7/U51/Q (AND2X1)                      0.1469     1.0269 f
  c7/U52/Q (OA22X1)                      0.2106     1.2375 f
  c7/U53/QN (NOR4X0)                     0.2404     1.4779 r
  c7/U41/Q (OR2X1)                       0.1531     1.6310 r
  c7/U55/QN (NAND2X0)                    0.1066     1.7376 f
  c7/U5/QN (INVX0)                       0.0825     1.8201 r
  c7/U57/Q (OA222X1)                     0.2626     2.0827 r
  c7/U58/Q (AO221X1)                     0.1467     2.2294 r
  c7/U59/Q (OA221X1)                     0.2037     2.4331 r
  c7/U60/Q (AO221X1)                     0.1436     2.5766 r
  c7/U61/Q (OA221X1)                     0.2024     2.7791 r
  c7/U62/Q (OA22X1)                      0.1646     2.9437 r
  c7/U12/QN (AOI21X1)                    0.1373     3.0810 f
  c7/pwm_out_reg/D (DFFNARX1)            0.0251     3.1061 f
  data arrival time                                 3.1061

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  c7/pwm_out_reg/CLK (DFFNARX1)          0.0000     5.1000 f
  library setup time                    -0.0835     5.0165
  data required time                                5.0165
  -----------------------------------------------------------
  data required time                                5.0165
  data arrival time                                -3.1061
  -----------------------------------------------------------
  slack (MET)                                       1.9104


  Startpoint: c7/u1/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: c7/pwm_out_reg
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  c7/u1/output_reg[0]/CLK (DFFARX1)      0.0000     0.4000 r
  c7/u1/output_reg[0]/Q (DFFARX1)        0.4259     0.8259 f
  c7/u1/output[0] (ndff_n8_6)            0.0000     0.8259 f
  c7/U13/QN (INVX0)                      0.0936     0.9195 r
  c7/U49/QN (NOR2X0)                     0.0998     1.0193 f
  c7/U50/Q (OA22X1)                      0.1970     1.2163 f
  c7/U53/QN (NOR4X0)                     0.2252     1.4415 r
  c7/U41/Q (OR2X1)                       0.1531     1.5947 r
  c7/U55/QN (NAND2X0)                    0.1066     1.7012 f
  c7/U56/QN (NOR2X0)                     0.1085     1.8097 r
  c7/U57/Q (OA222X1)                     0.2728     2.0826 r
  c7/U58/Q (AO221X1)                     0.1467     2.2293 r
  c7/U59/Q (OA221X1)                     0.2037     2.4329 r
  c7/U60/Q (AO221X1)                     0.1436     2.5765 r
  c7/U61/Q (OA221X1)                     0.2024     2.7789 r
  c7/U62/Q (OA22X1)                      0.1646     2.9436 r
  c7/U12/QN (AOI21X1)                    0.1373     3.0808 f
  c7/pwm_out_reg/D (DFFNARX1)            0.0251     3.1060 f
  data arrival time                                 3.1060

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  c7/pwm_out_reg/CLK (DFFNARX1)          0.0000     5.1000 f
  library setup time                    -0.0835     5.0165
  data required time                                5.0165
  -----------------------------------------------------------
  data required time                                5.0165
  data arrival time                                -3.1060
  -----------------------------------------------------------
  slack (MET)                                       1.9105


  Startpoint: c7/u1/output_reg[3]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: c7/pwm_out_reg
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  c7/u1/output_reg[3]/CLK (DFFARX1)      0.0000     0.4000 r
  c7/u1/output_reg[3]/Q (DFFARX1)        0.4296     0.8296 f
  c7/u1/output[3] (ndff_n8_6)            0.0000     0.8296 f
  c7/U44/Q (XNOR2X1)                     0.2696     1.0992 r
  c7/U45/QN (NAND4X0)                    0.1188     1.2180 f
  c7/U53/QN (NOR4X0)                     0.1453     1.3634 r
  c7/U4/QN (INVX0)                       0.1496     1.5130 f
  c7/U39/Q (AND2X1)                      0.1757     1.6887 f
  c7/U57/Q (OA222X1)                     0.3183     2.0069 f
  c7/U58/Q (AO221X1)                     0.2044     2.2113 f
  c7/U59/Q (OA221X1)                     0.2290     2.4404 f
  c7/U60/Q (AO221X1)                     0.2006     2.6410 f
  c7/U61/Q (OA221X1)                     0.2277     2.8686 f
  c7/U62/Q (OA22X1)                      0.1794     3.0480 f
  c7/U12/QN (AOI21X1)                    0.1877     3.2358 r
  c7/pwm_out_reg/D (DFFNARX1)            0.0251     3.2609 r
  data arrival time                                 3.2609

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  c7/pwm_out_reg/CLK (DFFNARX1)          0.0000     5.1000 f
  library setup time                     0.0752     5.1752
  data required time                                5.1752
  -----------------------------------------------------------
  data required time                                5.1752
  data arrival time                                -3.2609
  -----------------------------------------------------------
  slack (MET)                                       1.9143


  Startpoint: c7/u1/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: c7/pwm_out_reg
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  c7/u1/output_reg[4]/CLK (DFFARX1)      0.0000     0.4000 r
  c7/u1/output_reg[4]/Q (DFFARX1)        0.4296     0.8296 f
  c7/u1/output[4] (ndff_n8_6)            0.0000     0.8296 f
  c7/U43/Q (XNOR2X1)                     0.2697     1.0993 r
  c7/U45/QN (NAND4X0)                    0.1161     1.2154 f
  c7/U53/QN (NOR4X0)                     0.1453     1.3607 r
  c7/U4/QN (INVX0)                       0.1496     1.5103 f
  c7/U39/Q (AND2X1)                      0.1757     1.6860 f
  c7/U57/Q (OA222X1)                     0.3183     2.0043 f
  c7/U58/Q (AO221X1)                     0.2044     2.2086 f
  c7/U59/Q (OA221X1)                     0.2290     2.4377 f
  c7/U60/Q (AO221X1)                     0.2006     2.6383 f
  c7/U61/Q (OA221X1)                     0.2277     2.8660 f
  c7/U62/Q (OA22X1)                      0.1794     3.0453 f
  c7/U12/QN (AOI21X1)                    0.1877     3.2331 r
  c7/pwm_out_reg/D (DFFNARX1)            0.0251     3.2582 r
  data arrival time                                 3.2582

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  c7/pwm_out_reg/CLK (DFFNARX1)          0.0000     5.1000 f
  library setup time                     0.0752     5.1752
  data required time                                5.1752
  -----------------------------------------------------------
  data required time                                5.1752
  data arrival time                                -3.2582
  -----------------------------------------------------------
  slack (MET)                                       1.9170


  Startpoint: c7/u1/output_reg[2]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: c7/pwm_out_reg
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  c7/u1/output_reg[2]/CLK (DFFARX1)      0.0000     0.4000 r
  c7/u1/output_reg[2]/Q (DFFARX1)        0.4296     0.8296 f
  c7/u1/output[2] (ndff_n8_6)            0.0000     0.8296 f
  c7/U46/Q (XNOR2X1)                     0.2671     1.0966 r
  c7/U48/QN (NAND2X0)                    0.0903     1.1869 f
  c7/U53/QN (NOR4X0)                     0.1903     1.3772 r
  c7/U4/QN (INVX0)                       0.1496     1.5268 f
  c7/U40/Q (AND2X1)                      0.1690     1.6958 f
  c7/U57/Q (OA222X1)                     0.3083     2.0041 f
  c7/U58/Q (AO221X1)                     0.2044     2.2085 f
  c7/U59/Q (OA221X1)                     0.2290     2.4375 f
  c7/U60/Q (AO221X1)                     0.2006     2.6381 f
  c7/U61/Q (OA221X1)                     0.2277     2.8658 f
  c7/U62/Q (OA22X1)                      0.1794     3.0452 f
  c7/U12/QN (AOI21X1)                    0.1877     3.2330 r
  c7/pwm_out_reg/D (DFFNARX1)            0.0251     3.2581 r
  data arrival time                                 3.2581

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  c7/pwm_out_reg/CLK (DFFNARX1)          0.0000     5.1000 f
  library setup time                     0.0752     5.1752
  data required time                                5.1752
  -----------------------------------------------------------
  data required time                                5.1752
  data arrival time                                -3.2581
  -----------------------------------------------------------
  slack (MET)                                       1.9171


  Startpoint: c7/u1/output_reg[7]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: c7/pwm_out_reg
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  c7/u1/output_reg[7]/CLK (DFFARX1)      0.0000     0.4000 r
  c7/u1/output_reg[7]/Q (DFFARX1)        0.4296     0.8296 f
  c7/u1/output[7] (ndff_n8_6)            0.0000     0.8296 f
  c7/U47/Q (XNOR2X1)                     0.2667     1.0963 r
  c7/U48/QN (NAND2X0)                    0.0905     1.1868 f
  c7/U53/QN (NOR4X0)                     0.1903     1.3771 r
  c7/U4/QN (INVX0)                       0.1496     1.5267 f
  c7/U40/Q (AND2X1)                      0.1690     1.6957 f
  c7/U57/Q (OA222X1)                     0.3083     2.0041 f
  c7/U58/Q (AO221X1)                     0.2044     2.2084 f
  c7/U59/Q (OA221X1)                     0.2290     2.4375 f
  c7/U60/Q (AO221X1)                     0.2006     2.6381 f
  c7/U61/Q (OA221X1)                     0.2277     2.8658 f
  c7/U62/Q (OA22X1)                      0.1794     3.0451 f
  c7/U12/QN (AOI21X1)                    0.1877     3.2329 r
  c7/pwm_out_reg/D (DFFNARX1)            0.0251     3.2580 r
  data arrival time                                 3.2580

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  c7/pwm_out_reg/CLK (DFFNARX1)          0.0000     5.1000 f
  library setup time                     0.0752     5.1752
  data required time                                5.1752
  -----------------------------------------------------------
  data required time                                5.1752
  data arrival time                                -3.2580
  -----------------------------------------------------------
  slack (MET)                                       1.9172


  Startpoint: c7/u1/output_reg[3]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: c7/pwm_out_reg
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  c7/u1/output_reg[3]/CLK (DFFARX1)      0.0000     0.4000 r
  c7/u1/output_reg[3]/Q (DFFARX1)        0.4296     0.8296 f
  c7/u1/output[3] (ndff_n8_6)            0.0000     0.8296 f
  c7/U44/Q (XNOR2X1)                     0.2410     1.0705 f
  c7/U45/QN (NAND4X0)                    0.1480     1.2185 r
  c7/U53/QN (NOR4X0)                     0.1304     1.3489 f
  c7/U41/Q (OR2X1)                       0.1420     1.4910 f
  c7/U55/QN (NAND2X0)                    0.1106     1.6015 r
  c7/U56/QN (NOR2X0)                     0.1094     1.7109 f
  c7/U57/Q (OA222X1)                     0.2887     1.9996 f
  c7/U58/Q (AO221X1)                     0.2044     2.2040 f
  c7/U59/Q (OA221X1)                     0.2290     2.4330 f
  c7/U60/Q (AO221X1)                     0.2006     2.6336 f
  c7/U61/Q (OA221X1)                     0.2277     2.8613 f
  c7/U62/Q (OA22X1)                      0.1794     3.0407 f
  c7/U12/QN (AOI21X1)                    0.1877     3.2285 r
  c7/pwm_out_reg/D (DFFNARX1)            0.0251     3.2536 r
  data arrival time                                 3.2536

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  c7/pwm_out_reg/CLK (DFFNARX1)          0.0000     5.1000 f
  library setup time                     0.0752     5.1752
  data required time                                5.1752
  -----------------------------------------------------------
  data required time                                5.1752
  data arrival time                                -3.2536
  -----------------------------------------------------------
  slack (MET)                                       1.9216


  Startpoint: c7/u1/output_reg[5]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: c7/pwm_out_reg
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  c7/u1/output_reg[5]/CLK (DFFARX1)      0.0000     0.4000 r
  c7/u1/output_reg[5]/Q (DFFARX1)        0.4296     0.8296 f
  c7/u1/output[5] (ndff_n8_6)            0.0000     0.8296 f
  c7/U42/Q (XNOR2X1)                     0.2696     1.0991 r
  c7/U45/QN (NAND4X0)                    0.1065     1.2056 f
  c7/U53/QN (NOR4X0)                     0.1453     1.3510 r
  c7/U4/QN (INVX0)                       0.1496     1.5006 f
  c7/U39/Q (AND2X1)                      0.1757     1.6763 f
  c7/U57/Q (OA222X1)                     0.3183     1.9945 f
  c7/U58/Q (AO221X1)                     0.2044     2.1989 f
  c7/U59/Q (OA221X1)                     0.2290     2.4279 f
  c7/U60/Q (AO221X1)                     0.2006     2.6285 f
  c7/U61/Q (OA221X1)                     0.2277     2.8562 f
  c7/U62/Q (OA22X1)                      0.1794     3.0356 f
  c7/U12/QN (AOI21X1)                    0.1877     3.2234 r
  c7/pwm_out_reg/D (DFFNARX1)            0.0251     3.2485 r
  data arrival time                                 3.2485

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  c7/pwm_out_reg/CLK (DFFNARX1)          0.0000     5.1000 f
  library setup time                     0.0752     5.1752
  data required time                                5.1752
  -----------------------------------------------------------
  data required time                                5.1752
  data arrival time                                -3.2485
  -----------------------------------------------------------
  slack (MET)                                       1.9267


  Startpoint: c7/u1/output_reg[2]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: c7/pwm_out_reg
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  c7/u1/output_reg[2]/CLK (DFFARX1)      0.0000     0.4000 r
  c7/u1/output_reg[2]/Q (DFFARX1)        0.3978     0.7978 r
  c7/u1/output[2] (ndff_n8_6)            0.0000     0.7978 r
  c7/U46/Q (XNOR2X1)                     0.2704     1.0683 r
  c7/U48/QN (NAND2X0)                    0.0903     1.1585 f
  c7/U53/QN (NOR4X0)                     0.1903     1.3488 r
  c7/U4/QN (INVX0)                       0.1496     1.4984 f
  c7/U39/Q (AND2X1)                      0.1757     1.6741 f
  c7/U57/Q (OA222X1)                     0.3183     1.9924 f
  c7/U58/Q (AO221X1)                     0.2044     2.1967 f
  c7/U59/Q (OA221X1)                     0.2290     2.4258 f
  c7/U60/Q (AO221X1)                     0.2006     2.6264 f
  c7/U61/Q (OA221X1)                     0.2277     2.8541 f
  c7/U62/Q (OA22X1)                      0.1794     3.0334 f
  c7/U12/QN (AOI21X1)                    0.1877     3.2212 r
  c7/pwm_out_reg/D (DFFNARX1)            0.0251     3.2463 r
  data arrival time                                 3.2463

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  c7/pwm_out_reg/CLK (DFFNARX1)          0.0000     5.1000 f
  library setup time                     0.0752     5.1752
  data required time                                5.1752
  -----------------------------------------------------------
  data required time                                5.1752
  data arrival time                                -3.2463
  -----------------------------------------------------------
  slack (MET)                                       1.9289


  Startpoint: c7/u1/output_reg[7]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: c7/pwm_out_reg
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  c7/u1/output_reg[7]/CLK (DFFARX1)      0.0000     0.4000 r
  c7/u1/output_reg[7]/Q (DFFARX1)        0.3978     0.7978 r
  c7/u1/output[7] (ndff_n8_6)            0.0000     0.7978 r
  c7/U47/Q (XNOR2X1)                     0.2700     1.0679 r
  c7/U48/QN (NAND2X0)                    0.0905     1.1584 f
  c7/U53/QN (NOR4X0)                     0.1903     1.3487 r
  c7/U4/QN (INVX0)                       0.1496     1.4983 f
  c7/U39/Q (AND2X1)                      0.1757     1.6740 f
  c7/U57/Q (OA222X1)                     0.3183     1.9923 f
  c7/U58/Q (AO221X1)                     0.2044     2.1967 f
  c7/U59/Q (OA221X1)                     0.2290     2.4257 f
  c7/U60/Q (AO221X1)                     0.2006     2.6263 f
  c7/U61/Q (OA221X1)                     0.2277     2.8540 f
  c7/U62/Q (OA22X1)                      0.1794     3.0333 f
  c7/U12/QN (AOI21X1)                    0.1877     3.2211 r
  c7/pwm_out_reg/D (DFFNARX1)            0.0251     3.2462 r
  data arrival time                                 3.2462

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  c7/pwm_out_reg/CLK (DFFNARX1)          0.0000     5.1000 f
  library setup time                     0.0752     5.1752
  data required time                                5.1752
  -----------------------------------------------------------
  data required time                                5.1752
  data arrival time                                -3.2462
  -----------------------------------------------------------
  slack (MET)                                       1.9290


  Startpoint: c7/u1/output_reg[3]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: c7/pwm_out_reg
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  c7/u1/output_reg[3]/CLK (DFFARX1)      0.0000     0.4000 r
  c7/u1/output_reg[3]/Q (DFFARX1)        0.4296     0.8296 f
  c7/u1/output[3] (ndff_n8_6)            0.0000     0.8296 f
  c7/U44/Q (XNOR2X1)                     0.2696     1.0992 r
  c7/U45/QN (NAND4X0)                    0.1188     1.2180 f
  c7/U53/QN (NOR4X0)                     0.1453     1.3634 r
  c7/U4/QN (INVX0)                       0.1496     1.5130 f
  c7/U40/Q (AND2X1)                      0.1690     1.6820 f
  c7/U57/Q (OA222X1)                     0.3083     1.9903 f
  c7/U58/Q (AO221X1)                     0.2044     2.1947 f
  c7/U59/Q (OA221X1)                     0.2290     2.4237 f
  c7/U60/Q (AO221X1)                     0.2006     2.6243 f
  c7/U61/Q (OA221X1)                     0.2277     2.8520 f
  c7/U62/Q (OA22X1)                      0.1794     3.0314 f
  c7/U12/QN (AOI21X1)                    0.1877     3.2191 r
  c7/pwm_out_reg/D (DFFNARX1)            0.0251     3.2443 r
  data arrival time                                 3.2443

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  c7/pwm_out_reg/CLK (DFFNARX1)          0.0000     5.1000 f
  library setup time                     0.0752     5.1752
  data required time                                5.1752
  -----------------------------------------------------------
  data required time                                5.1752
  data arrival time                                -3.2443
  -----------------------------------------------------------
  slack (MET)                                       1.9309


  Startpoint: c7/u1/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: c7/pwm_out_reg
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  c7/u1/output_reg[4]/CLK (DFFARX1)      0.0000     0.4000 r
  c7/u1/output_reg[4]/Q (DFFARX1)        0.4296     0.8296 f
  c7/u1/output[4] (ndff_n8_6)            0.0000     0.8296 f
  c7/U43/Q (XNOR2X1)                     0.2410     1.0706 f
  c7/U45/QN (NAND4X0)                    0.1384     1.2090 r
  c7/U53/QN (NOR4X0)                     0.1304     1.3394 f
  c7/U41/Q (OR2X1)                       0.1420     1.4814 f
  c7/U55/QN (NAND2X0)                    0.1106     1.5920 r
  c7/U56/QN (NOR2X0)                     0.1094     1.7014 f
  c7/U57/Q (OA222X1)                     0.2887     1.9901 f
  c7/U58/Q (AO221X1)                     0.2044     2.1945 f
  c7/U59/Q (OA221X1)                     0.2290     2.4235 f
  c7/U60/Q (AO221X1)                     0.2006     2.6241 f
  c7/U61/Q (OA221X1)                     0.2277     2.8518 f
  c7/U62/Q (OA22X1)                      0.1794     3.0312 f
  c7/U12/QN (AOI21X1)                    0.1877     3.2189 r
  c7/pwm_out_reg/D (DFFNARX1)            0.0251     3.2440 r
  data arrival time                                 3.2440

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  c7/pwm_out_reg/CLK (DFFNARX1)          0.0000     5.1000 f
  library setup time                     0.0752     5.1752
  data required time                                5.1752
  -----------------------------------------------------------
  data required time                                5.1752
  data arrival time                                -3.2440
  -----------------------------------------------------------
  slack (MET)                                       1.9312


  Startpoint: c7/u1/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: c7/pwm_out_reg
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  c7/u1/output_reg[4]/CLK (DFFARX1)      0.0000     0.4000 r
  c7/u1/output_reg[4]/Q (DFFARX1)        0.4296     0.8296 f
  c7/u1/output[4] (ndff_n8_6)            0.0000     0.8296 f
  c7/U43/Q (XNOR2X1)                     0.2697     1.0993 r
  c7/U45/QN (NAND4X0)                    0.1161     1.2154 f
  c7/U53/QN (NOR4X0)                     0.1453     1.3607 r
  c7/U4/QN (INVX0)                       0.1496     1.5103 f
  c7/U40/Q (AND2X1)                      0.1690     1.6794 f
  c7/U57/Q (OA222X1)                     0.3083     1.9877 f
  c7/U58/Q (AO221X1)                     0.2044     2.1920 f
  c7/U59/Q (OA221X1)                     0.2290     2.4211 f
  c7/U60/Q (AO221X1)                     0.2006     2.6217 f
  c7/U61/Q (OA221X1)                     0.2277     2.8494 f
  c7/U62/Q (OA22X1)                      0.1794     3.0287 f
  c7/U12/QN (AOI21X1)                    0.1877     3.2165 r
  c7/pwm_out_reg/D (DFFNARX1)            0.0251     3.2416 r
  data arrival time                                 3.2416

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  c7/pwm_out_reg/CLK (DFFNARX1)          0.0000     5.1000 f
  library setup time                     0.0752     5.1752
  data required time                                5.1752
  -----------------------------------------------------------
  data required time                                5.1752
  data arrival time                                -3.2416
  -----------------------------------------------------------
  slack (MET)                                       1.9336


  Startpoint: c7/u1/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: c7/pwm_out_reg
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  c7/u1/output_reg[0]/CLK (DFFARX1)      0.0000     0.4000 r
  c7/u1/output_reg[0]/Q (DFFARX1)        0.3941     0.7941 r
  c7/u1/output[0] (ndff_n8_6)            0.0000     0.7941 r
  c7/U13/QN (INVX0)                      0.0859     0.8800 f
  c7/U49/QN (NOR2X0)                     0.1105     0.9904 r
  c7/U50/Q (OA22X1)                      0.1994     1.1898 r
  c7/U53/QN (NOR4X0)                     0.1430     1.3328 f
  c7/U41/Q (OR2X1)                       0.1420     1.4748 f
  c7/U55/QN (NAND2X0)                    0.1106     1.5854 r
  c7/U56/QN (NOR2X0)                     0.1094     1.6948 f
  c7/U57/Q (OA222X1)                     0.2887     1.9835 f
  c7/U58/Q (AO221X1)                     0.2044     2.1879 f
  c7/U59/Q (OA221X1)                     0.2290     2.4169 f
  c7/U60/Q (AO221X1)                     0.2006     2.6175 f
  c7/U61/Q (OA221X1)                     0.2277     2.8452 f
  c7/U62/Q (OA22X1)                      0.1794     3.0246 f
  c7/U12/QN (AOI21X1)                    0.1877     3.2123 r
  c7/pwm_out_reg/D (DFFNARX1)            0.0251     3.2374 r
  data arrival time                                 3.2374

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  c7/pwm_out_reg/CLK (DFFNARX1)          0.0000     5.1000 f
  library setup time                     0.0752     5.1752
  data required time                                5.1752
  -----------------------------------------------------------
  data required time                                5.1752
  data arrival time                                -3.2374
  -----------------------------------------------------------
  slack (MET)                                       1.9378


  Startpoint: c7/u1/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: c7/pwm_out_reg
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  c7/u1/output_reg[0]/CLK (DFFARX1)      0.0000     0.4000 r
  c7/u1/output_reg[0]/Q (DFFARX1)        0.4259     0.8259 f
  c7/u1/output[0] (ndff_n8_6)            0.0000     0.8259 f
  c7/U13/QN (INVX0)                      0.0936     0.9195 r
  c7/U51/Q (AND2X1)                      0.1412     1.0607 r
  c7/U52/Q (OA22X1)                      0.2118     1.2726 r
  c7/U53/QN (NOR4X0)                     0.1468     1.4194 f
  c7/U4/QN (INVX0)                       0.1515     1.5708 r
  c7/U39/Q (AND2X1)                      0.1640     1.7349 r
  c7/U57/Q (OA222X1)                     0.3177     2.0526 r
  c7/U58/Q (AO221X1)                     0.1467     2.1992 r
  c7/U59/Q (OA221X1)                     0.2037     2.4029 r
  c7/U60/Q (AO221X1)                     0.1436     2.5465 r
  c7/U61/Q (OA221X1)                     0.2024     2.7489 r
  c7/U62/Q (OA22X1)                      0.1646     2.9135 r
  c7/U12/QN (AOI21X1)                    0.1373     3.0508 f
  c7/pwm_out_reg/D (DFFNARX1)            0.0251     3.0759 f
  data arrival time                                 3.0759

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  c7/pwm_out_reg/CLK (DFFNARX1)          0.0000     5.1000 f
  library setup time                    -0.0835     5.0165
  data required time                                5.0165
  -----------------------------------------------------------
  data required time                                5.0165
  data arrival time                                -3.0759
  -----------------------------------------------------------
  slack (MET)                                       1.9406


  Startpoint: c7/u1/output_reg[6]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: c7/pwm_out_reg
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  c7/u1/output_reg[6]/CLK (DFFARX1)      0.0000     0.4000 r
  c7/u1/output_reg[6]/Q (DFFARX1)        0.4296     0.8296 f
  c7/u1/output[6] (ndff_n8_6)            0.0000     0.8296 f
  c7/U25/Q (XNOR2X1)                     0.2691     1.0987 r
  c7/U45/QN (NAND4X0)                    0.0923     1.1909 f
  c7/U53/QN (NOR4X0)                     0.1453     1.3363 r
  c7/U4/QN (INVX0)                       0.1496     1.4859 f
  c7/U39/Q (AND2X1)                      0.1757     1.6616 f
  c7/U57/Q (OA222X1)                     0.3183     1.9798 f
  c7/U58/Q (AO221X1)                     0.2044     2.1842 f
  c7/U59/Q (OA221X1)                     0.2290     2.4133 f
  c7/U60/Q (AO221X1)                     0.2006     2.6139 f
  c7/U61/Q (OA221X1)                     0.2277     2.8415 f
  c7/U62/Q (OA22X1)                      0.1794     3.0209 f
  c7/U12/QN (AOI21X1)                    0.1877     3.2087 r
  c7/pwm_out_reg/D (DFFNARX1)            0.0251     3.2338 r
  data arrival time                                 3.2338

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  c7/pwm_out_reg/CLK (DFFNARX1)          0.0000     5.1000 f
  library setup time                     0.0752     5.1752
  data required time                                5.1752
  -----------------------------------------------------------
  data required time                                5.1752
  data arrival time                                -3.2338
  -----------------------------------------------------------
  slack (MET)                                       1.9414


  Startpoint: c7/u1/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: c7/pwm_out_reg
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  c7/u1/output_reg[0]/CLK (DFFARX1)      0.0000     0.4000 r
  c7/u1/output_reg[0]/Q (DFFARX1)        0.3941     0.7941 r
  c7/u1/output[0] (ndff_n8_6)            0.0000     0.7941 r
  c7/U13/QN (INVX0)                      0.0859     0.8800 f
  c7/U51/Q (AND2X1)                      0.1469     1.0269 f
  c7/U52/Q (OA22X1)                      0.1793     1.2062 f
  c7/U53/QN (NOR4X0)                     0.2404     1.4466 r
  c7/U41/Q (OR2X1)                       0.1531     1.5997 r
  c7/U55/QN (NAND2X0)                    0.1066     1.7063 f
  c7/U5/QN (INVX0)                       0.0825     1.7888 r
  c7/U57/Q (OA222X1)                     0.2626     2.0514 r
  c7/U58/Q (AO221X1)                     0.1467     2.1981 r
  c7/U59/Q (OA221X1)                     0.2037     2.4018 r
  c7/U60/Q (AO221X1)                     0.1436     2.5453 r
  c7/U61/Q (OA221X1)                     0.2024     2.7478 r
  c7/U62/Q (OA22X1)                      0.1646     2.9124 r
  c7/U12/QN (AOI21X1)                    0.1373     3.0497 f
  c7/pwm_out_reg/D (DFFNARX1)            0.0251     3.0748 f
  data arrival time                                 3.0748

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  c7/pwm_out_reg/CLK (DFFNARX1)          0.0000     5.1000 f
  library setup time                    -0.0835     5.0165
  data required time                                5.0165
  -----------------------------------------------------------
  data required time                                5.0165
  data arrival time                                -3.0748
  -----------------------------------------------------------
  slack (MET)                                       1.9417


  Startpoint: c7/u1/output_reg[3]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: c7/pwm_out_reg
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  c7/u1/output_reg[3]/CLK (DFFARX1)      0.0000     0.4000 r
  c7/u1/output_reg[3]/Q (DFFARX1)        0.3978     0.7978 r
  c7/u1/output[3] (ndff_n8_6)            0.0000     0.7978 r
  c7/U44/Q (XNOR2X1)                     0.2730     1.0708 r
  c7/U45/QN (NAND4X0)                    0.1188     1.1897 f
  c7/U53/QN (NOR4X0)                     0.1453     1.3350 r
  c7/U4/QN (INVX0)                       0.1496     1.4846 f
  c7/U39/Q (AND2X1)                      0.1757     1.6603 f
  c7/U57/Q (OA222X1)                     0.3183     1.9786 f
  c7/U58/Q (AO221X1)                     0.2044     2.1829 f
  c7/U59/Q (OA221X1)                     0.2290     2.4120 f
  c7/U60/Q (AO221X1)                     0.2006     2.6126 f
  c7/U61/Q (OA221X1)                     0.2277     2.8403 f
  c7/U62/Q (OA22X1)                      0.1794     3.0196 f
  c7/U12/QN (AOI21X1)                    0.1877     3.2074 r
  c7/pwm_out_reg/D (DFFNARX1)            0.0251     3.2325 r
  data arrival time                                 3.2325

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  c7/pwm_out_reg/CLK (DFFNARX1)          0.0000     5.1000 f
  library setup time                     0.0752     5.1752
  data required time                                5.1752
  -----------------------------------------------------------
  data required time                                5.1752
  data arrival time                                -3.2325
  -----------------------------------------------------------
  slack (MET)                                       1.9427


  Startpoint: c7/u1/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: c7/pwm_out_reg
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  c7/u1/output_reg[0]/CLK (DFFARX1)      0.0000     0.4000 r
  c7/u1/output_reg[0]/Q (DFFARX1)        0.4259     0.8259 f
  c7/u1/output[0] (ndff_n8_6)            0.0000     0.8259 f
  c7/U13/QN (INVX0)                      0.0936     0.9195 r
  c7/U49/QN (NOR2X0)                     0.0998     1.0193 f
  c7/U50/Q (OA22X1)                      0.2011     1.2203 f
  c7/U53/QN (NOR4X0)                     0.2252     1.4455 r
  c7/U41/Q (OR2X1)                       0.1531     1.5987 r
  c7/U55/QN (NAND2X0)                    0.1066     1.7053 f
  c7/U5/QN (INVX0)                       0.0825     1.7878 r
  c7/U57/Q (OA222X1)                     0.2626     2.0504 r
  c7/U58/Q (AO221X1)                     0.1467     2.1971 r
  c7/U59/Q (OA221X1)                     0.2037     2.4007 r
  c7/U60/Q (AO221X1)                     0.1436     2.5443 r
  c7/U61/Q (OA221X1)                     0.2024     2.7468 r
  c7/U62/Q (OA22X1)                      0.1646     2.9114 r
  c7/U12/QN (AOI21X1)                    0.1373     3.0486 f
  c7/pwm_out_reg/D (DFFNARX1)            0.0251     3.0738 f
  data arrival time                                 3.0738

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  c7/pwm_out_reg/CLK (DFFNARX1)          0.0000     5.1000 f
  library setup time                    -0.0835     5.0165
  data required time                                5.0165
  -----------------------------------------------------------
  data required time                                5.0165
  data arrival time                                -3.0738
  -----------------------------------------------------------
  slack (MET)                                       1.9427


  Startpoint: c7/u1/output_reg[5]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: c7/pwm_out_reg
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  c7/u1/output_reg[5]/CLK (DFFARX1)      0.0000     0.4000 r
  c7/u1/output_reg[5]/Q (DFFARX1)        0.4296     0.8296 f
  c7/u1/output[5] (ndff_n8_6)            0.0000     0.8296 f
  c7/U42/Q (XNOR2X1)                     0.2696     1.0991 r
  c7/U45/QN (NAND4X0)                    0.1065     1.2056 f
  c7/U53/QN (NOR4X0)                     0.1453     1.3510 r
  c7/U4/QN (INVX0)                       0.1496     1.5006 f
  c7/U40/Q (AND2X1)                      0.1690     1.6696 f
  c7/U57/Q (OA222X1)                     0.3083     1.9779 f
  c7/U58/Q (AO221X1)                     0.2044     2.1823 f
  c7/U59/Q (OA221X1)                     0.2290     2.4113 f
  c7/U60/Q (AO221X1)                     0.2006     2.6119 f
  c7/U61/Q (OA221X1)                     0.2277     2.8396 f
  c7/U62/Q (OA22X1)                      0.1794     3.0190 f
  c7/U12/QN (AOI21X1)                    0.1877     3.2067 r
  c7/pwm_out_reg/D (DFFNARX1)            0.0251     3.2319 r
  data arrival time                                 3.2319

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  c7/pwm_out_reg/CLK (DFFNARX1)          0.0000     5.1000 f
  library setup time                     0.0752     5.1752
  data required time                                5.1752
  -----------------------------------------------------------
  data required time                                5.1752
  data arrival time                                -3.2319
  -----------------------------------------------------------
  slack (MET)                                       1.9434


  Startpoint: c7/u1/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: c7/pwm_out_reg
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  c7/u1/output_reg[0]/CLK (DFFARX1)      0.0000     0.4000 r
  c7/u1/output_reg[0]/Q (DFFARX1)        0.3941     0.7941 r
  c7/u1/output[0] (ndff_n8_6)            0.0000     0.7941 r
  c7/U13/QN (INVX0)                      0.0859     0.8800 f
  c7/U49/QN (NOR2X0)                     0.1105     0.9904 r
  c7/U50/Q (OA22X1)                      0.1922     1.1827 r
  c7/U53/QN (NOR4X0)                     0.1430     1.3257 f
  c7/U41/Q (OR2X1)                       0.1420     1.4677 f
  c7/U55/QN (NAND2X0)                    0.1106     1.5782 r
  c7/U56/QN (NOR2X0)                     0.1094     1.6876 f
  c7/U57/Q (OA222X1)                     0.2887     1.9764 f
  c7/U58/Q (AO221X1)                     0.2044     2.1807 f
  c7/U59/Q (OA221X1)                     0.2290     2.4098 f
  c7/U60/Q (AO221X1)                     0.2006     2.6104 f
  c7/U61/Q (OA221X1)                     0.2277     2.8381 f
  c7/U62/Q (OA22X1)                      0.1794     3.0174 f
  c7/U12/QN (AOI21X1)                    0.1877     3.2052 r
  c7/pwm_out_reg/D (DFFNARX1)            0.0251     3.2303 r
  data arrival time                                 3.2303

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  c7/pwm_out_reg/CLK (DFFNARX1)          0.0000     5.1000 f
  library setup time                     0.0752     5.1752
  data required time                                5.1752
  -----------------------------------------------------------
  data required time                                5.1752
  data arrival time                                -3.2303
  -----------------------------------------------------------
  slack (MET)                                       1.9449


  Startpoint: c7/u1/output_reg[5]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: c7/pwm_out_reg
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  c7/u1/output_reg[5]/CLK (DFFARX1)      0.0000     0.4000 r
  c7/u1/output_reg[5]/Q (DFFARX1)        0.4296     0.8296 f
  c7/u1/output[5] (ndff_n8_6)            0.0000     0.8296 f
  c7/U42/Q (XNOR2X1)                     0.2409     1.0705 f
  c7/U45/QN (NAND4X0)                    0.1243     1.1948 r
  c7/U53/QN (NOR4X0)                     0.1304     1.3252 f
  c7/U41/Q (OR2X1)                       0.1420     1.4672 f
  c7/U55/QN (NAND2X0)                    0.1106     1.5778 r
  c7/U56/QN (NOR2X0)                     0.1094     1.6872 f
  c7/U57/Q (OA222X1)                     0.2887     1.9759 f
  c7/U58/Q (AO221X1)                     0.2044     2.1803 f
  c7/U59/Q (OA221X1)                     0.2290     2.4093 f
  c7/U60/Q (AO221X1)                     0.2006     2.6099 f
  c7/U61/Q (OA221X1)                     0.2277     2.8376 f
  c7/U62/Q (OA22X1)                      0.1794     3.0170 f
  c7/U12/QN (AOI21X1)                    0.1877     3.2047 r
  c7/pwm_out_reg/D (DFFNARX1)            0.0251     3.2298 r
  data arrival time                                 3.2298

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  c7/pwm_out_reg/CLK (DFFNARX1)          0.0000     5.1000 f
  library setup time                     0.0752     5.1752
  data required time                                5.1752
  -----------------------------------------------------------
  data required time                                5.1752
  data arrival time                                -3.2298
  -----------------------------------------------------------
  slack (MET)                                       1.9454


  Startpoint: c7/u1/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: c7/pwm_out_reg
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  c7/u1/output_reg[4]/CLK (DFFARX1)      0.0000     0.4000 r
  c7/u1/output_reg[4]/Q (DFFARX1)        0.3978     0.7978 r
  c7/u1/output[4] (ndff_n8_6)            0.0000     0.7978 r
  c7/U43/Q (XNOR2X1)                     0.2731     1.0709 r
  c7/U45/QN (NAND4X0)                    0.1161     1.1870 f
  c7/U53/QN (NOR4X0)                     0.1453     1.3323 r
  c7/U4/QN (INVX0)                       0.1496     1.4819 f
  c7/U39/Q (AND2X1)                      0.1757     1.6576 f
  c7/U57/Q (OA222X1)                     0.3183     1.9759 f
  c7/U58/Q (AO221X1)                     0.2044     2.1803 f
  c7/U59/Q (OA221X1)                     0.2290     2.4093 f
  c7/U60/Q (AO221X1)                     0.2006     2.6099 f
  c7/U61/Q (OA221X1)                     0.2277     2.8376 f
  c7/U62/Q (OA22X1)                      0.1794     3.0170 f
  c7/U12/QN (AOI21X1)                    0.1877     3.2047 r
  c7/pwm_out_reg/D (DFFNARX1)            0.0251     3.2298 r
  data arrival time                                 3.2298

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  c7/pwm_out_reg/CLK (DFFNARX1)          0.0000     5.1000 f
  library setup time                     0.0752     5.1752
  data required time                                5.1752
  -----------------------------------------------------------
  data required time                                5.1752
  data arrival time                                -3.2298
  -----------------------------------------------------------
  slack (MET)                                       1.9454


  Startpoint: c7/u1/output_reg[2]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: c7/pwm_out_reg
            (falling edge-triggered flip-flop clocked by internal_clock)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)       0.0000     0.0000
  clock network delay (ideal)            0.4000     0.4000
  c7/u1/output_reg[2]/CLK (DFFARX1)      0.0000     0.4000 r
  c7/u1/output_reg[2]/Q (DFFARX1)        0.3978     0.7978 r
  c7/u1/output[2] (ndff_n8_6)            0.0000     0.7978 r
  c7/U46/Q (XNOR2X1)                     0.2704     1.0683 r
  c7/U48/QN (NAND2X0)                    0.0903     1.1585 f
  c7/U53/QN (NOR4X0)                     0.1903     1.3488 r
  c7/U4/QN (INVX0)                       0.1496     1.4984 f
  c7/U40/Q (AND2X1)                      0.1690     1.6674 f
  c7/U57/Q (OA222X1)                     0.3083     1.9758 f
  c7/U58/Q (AO221X1)                     0.2044     2.1801 f
  c7/U59/Q (OA221X1)                     0.2290     2.4092 f
  c7/U60/Q (AO221X1)                     0.2006     2.6098 f
  c7/U61/Q (OA221X1)                     0.2277     2.8375 f
  c7/U62/Q (OA22X1)                      0.1794     3.0168 f
  c7/U12/QN (AOI21X1)                    0.1877     3.2046 r
  c7/pwm_out_reg/D (DFFNARX1)            0.0251     3.2297 r
  data arrival time                                 3.2297

  clock internal_clock (fall edge)       5.0000     5.0000
  clock network delay (ideal)            0.4000     5.4000
  clock uncertainty                     -0.3000     5.1000
  c7/pwm_out_reg/CLK (DFFNARX1)          0.0000     5.1000 f
  library setup time                     0.0752     5.1752
  data required time                                5.1752
  -----------------------------------------------------------
  data required time                                5.1752
  data arrival time                                -3.2297
  -----------------------------------------------------------
  slack (MET)                                       1.9455


  Startpoint: en (input port clocked by external_clock)
  Endpoint: c9/configReg/output_reg[0]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  input external delay                                  2.0000     2.4000 f
  en (in)                                               0.0000     2.4000 f
  c9/E (gpio_n8)                                        0.0000     2.4000 f
  c9/U6/QN (INVX0)                                      0.1879     2.5879 r
  c9/U8/QN (NOR4X0)                                     0.2020     2.7899 f
  c9/U28/QN (NAND4X0)                                   0.1805     2.9704 r
  c9/U3/QN (INVX0)                                      0.0966     3.0670 f
  c9/U27/QN (NAND3X0)                                   0.1176     3.1846 r
  c9/U2/QN (NOR2X0)                                     0.1754     3.3600 f
  c9/configReg/E (ndff_n8_3)                            0.0000     3.3600 f
  c9/configReg/U9/QN (INVX0)                            0.1852     3.5452 r
  c9/configReg/U2/Q (AO22X1)                            0.1628     3.7080 r
  c9/configReg/output_reg[0]/D (DFFARX1)                0.0240     3.7320 r
  data arrival time                                                3.7320

  clock internal_clock (rise edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  clock uncertainty                                    -0.3000    10.1000
  c9/configReg/output_reg[0]/CLK (DFFARX1)              0.0000    10.1000 r
  library setup time                                   -0.1629     9.9371
  data required time                                               9.9371
  --------------------------------------------------------------------------
  data required time                                               9.9371
  data arrival time                                               -3.7320
  --------------------------------------------------------------------------
  slack (MET)                                                      6.2051


  Startpoint: en (input port clocked by external_clock)
  Endpoint: c9/configReg/output_reg[1]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  input external delay                                  2.0000     2.4000 f
  en (in)                                               0.0000     2.4000 f
  c9/E (gpio_n8)                                        0.0000     2.4000 f
  c9/U6/QN (INVX0)                                      0.1879     2.5879 r
  c9/U8/QN (NOR4X0)                                     0.2020     2.7899 f
  c9/U28/QN (NAND4X0)                                   0.1805     2.9704 r
  c9/U3/QN (INVX0)                                      0.0966     3.0670 f
  c9/U27/QN (NAND3X0)                                   0.1176     3.1846 r
  c9/U2/QN (NOR2X0)                                     0.1754     3.3600 f
  c9/configReg/E (ndff_n8_3)                            0.0000     3.3600 f
  c9/configReg/U9/QN (INVX0)                            0.1852     3.5452 r
  c9/configReg/U3/Q (AO22X1)                            0.1628     3.7080 r
  c9/configReg/output_reg[1]/D (DFFARX1)                0.0240     3.7320 r
  data arrival time                                                3.7320

  clock internal_clock (rise edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  clock uncertainty                                    -0.3000    10.1000
  c9/configReg/output_reg[1]/CLK (DFFARX1)              0.0000    10.1000 r
  library setup time                                   -0.1629     9.9371
  data required time                                               9.9371
  --------------------------------------------------------------------------
  data required time                                               9.9371
  data arrival time                                               -3.7320
  --------------------------------------------------------------------------
  slack (MET)                                                      6.2051


  Startpoint: en (input port clocked by external_clock)
  Endpoint: c9/configReg/output_reg[2]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  input external delay                                  2.0000     2.4000 f
  en (in)                                               0.0000     2.4000 f
  c9/E (gpio_n8)                                        0.0000     2.4000 f
  c9/U6/QN (INVX0)                                      0.1879     2.5879 r
  c9/U8/QN (NOR4X0)                                     0.2020     2.7899 f
  c9/U28/QN (NAND4X0)                                   0.1805     2.9704 r
  c9/U3/QN (INVX0)                                      0.0966     3.0670 f
  c9/U27/QN (NAND3X0)                                   0.1176     3.1846 r
  c9/U2/QN (NOR2X0)                                     0.1754     3.3600 f
  c9/configReg/E (ndff_n8_3)                            0.0000     3.3600 f
  c9/configReg/U9/QN (INVX0)                            0.1852     3.5452 r
  c9/configReg/U4/Q (AO22X1)                            0.1628     3.7080 r
  c9/configReg/output_reg[2]/D (DFFARX1)                0.0240     3.7320 r
  data arrival time                                                3.7320

  clock internal_clock (rise edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  clock uncertainty                                    -0.3000    10.1000
  c9/configReg/output_reg[2]/CLK (DFFARX1)              0.0000    10.1000 r
  library setup time                                   -0.1629     9.9371
  data required time                                               9.9371
  --------------------------------------------------------------------------
  data required time                                               9.9371
  data arrival time                                               -3.7320
  --------------------------------------------------------------------------
  slack (MET)                                                      6.2051


  Startpoint: en (input port clocked by external_clock)
  Endpoint: c9/configReg/output_reg[3]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  input external delay                                  2.0000     2.4000 f
  en (in)                                               0.0000     2.4000 f
  c9/E (gpio_n8)                                        0.0000     2.4000 f
  c9/U6/QN (INVX0)                                      0.1879     2.5879 r
  c9/U8/QN (NOR4X0)                                     0.2020     2.7899 f
  c9/U28/QN (NAND4X0)                                   0.1805     2.9704 r
  c9/U3/QN (INVX0)                                      0.0966     3.0670 f
  c9/U27/QN (NAND3X0)                                   0.1176     3.1846 r
  c9/U2/QN (NOR2X0)                                     0.1754     3.3600 f
  c9/configReg/E (ndff_n8_3)                            0.0000     3.3600 f
  c9/configReg/U9/QN (INVX0)                            0.1852     3.5452 r
  c9/configReg/U5/Q (AO22X1)                            0.1628     3.7080 r
  c9/configReg/output_reg[3]/D (DFFARX1)                0.0240     3.7320 r
  data arrival time                                                3.7320

  clock internal_clock (rise edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  clock uncertainty                                    -0.3000    10.1000
  c9/configReg/output_reg[3]/CLK (DFFARX1)              0.0000    10.1000 r
  library setup time                                   -0.1629     9.9371
  data required time                                               9.9371
  --------------------------------------------------------------------------
  data required time                                               9.9371
  data arrival time                                               -3.7320
  --------------------------------------------------------------------------
  slack (MET)                                                      6.2051


  Startpoint: en (input port clocked by external_clock)
  Endpoint: c9/configReg/output_reg[4]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  input external delay                                  2.0000     2.4000 f
  en (in)                                               0.0000     2.4000 f
  c9/E (gpio_n8)                                        0.0000     2.4000 f
  c9/U6/QN (INVX0)                                      0.1879     2.5879 r
  c9/U8/QN (NOR4X0)                                     0.2020     2.7899 f
  c9/U28/QN (NAND4X0)                                   0.1805     2.9704 r
  c9/U3/QN (INVX0)                                      0.0966     3.0670 f
  c9/U27/QN (NAND3X0)                                   0.1176     3.1846 r
  c9/U2/QN (NOR2X0)                                     0.1754     3.3600 f
  c9/configReg/E (ndff_n8_3)                            0.0000     3.3600 f
  c9/configReg/U9/QN (INVX0)                            0.1852     3.5452 r
  c9/configReg/U6/Q (AO22X1)                            0.1628     3.7080 r
  c9/configReg/output_reg[4]/D (DFFARX1)                0.0240     3.7320 r
  data arrival time                                                3.7320

  clock internal_clock (rise edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  clock uncertainty                                    -0.3000    10.1000
  c9/configReg/output_reg[4]/CLK (DFFARX1)              0.0000    10.1000 r
  library setup time                                   -0.1629     9.9371
  data required time                                               9.9371
  --------------------------------------------------------------------------
  data required time                                               9.9371
  data arrival time                                               -3.7320
  --------------------------------------------------------------------------
  slack (MET)                                                      6.2051


  Startpoint: en (input port clocked by external_clock)
  Endpoint: c9/configReg/output_reg[5]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  input external delay                                  2.0000     2.4000 f
  en (in)                                               0.0000     2.4000 f
  c9/E (gpio_n8)                                        0.0000     2.4000 f
  c9/U6/QN (INVX0)                                      0.1879     2.5879 r
  c9/U8/QN (NOR4X0)                                     0.2020     2.7899 f
  c9/U28/QN (NAND4X0)                                   0.1805     2.9704 r
  c9/U3/QN (INVX0)                                      0.0966     3.0670 f
  c9/U27/QN (NAND3X0)                                   0.1176     3.1846 r
  c9/U2/QN (NOR2X0)                                     0.1754     3.3600 f
  c9/configReg/E (ndff_n8_3)                            0.0000     3.3600 f
  c9/configReg/U9/QN (INVX0)                            0.1852     3.5452 r
  c9/configReg/U7/Q (AO22X1)                            0.1628     3.7080 r
  c9/configReg/output_reg[5]/D (DFFARX1)                0.0240     3.7320 r
  data arrival time                                                3.7320

  clock internal_clock (rise edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  clock uncertainty                                    -0.3000    10.1000
  c9/configReg/output_reg[5]/CLK (DFFARX1)              0.0000    10.1000 r
  library setup time                                   -0.1629     9.9371
  data required time                                               9.9371
  --------------------------------------------------------------------------
  data required time                                               9.9371
  data arrival time                                               -3.7320
  --------------------------------------------------------------------------
  slack (MET)                                                      6.2051


  Startpoint: en (input port clocked by external_clock)
  Endpoint: c9/configReg/output_reg[6]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  input external delay                                  2.0000     2.4000 f
  en (in)                                               0.0000     2.4000 f
  c9/E (gpio_n8)                                        0.0000     2.4000 f
  c9/U6/QN (INVX0)                                      0.1879     2.5879 r
  c9/U8/QN (NOR4X0)                                     0.2020     2.7899 f
  c9/U28/QN (NAND4X0)                                   0.1805     2.9704 r
  c9/U3/QN (INVX0)                                      0.0966     3.0670 f
  c9/U27/QN (NAND3X0)                                   0.1176     3.1846 r
  c9/U2/QN (NOR2X0)                                     0.1754     3.3600 f
  c9/configReg/E (ndff_n8_3)                            0.0000     3.3600 f
  c9/configReg/U9/QN (INVX0)                            0.1852     3.5452 r
  c9/configReg/U8/Q (AO22X1)                            0.1628     3.7080 r
  c9/configReg/output_reg[6]/D (DFFARX1)                0.0240     3.7320 r
  data arrival time                                                3.7320

  clock internal_clock (rise edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  clock uncertainty                                    -0.3000    10.1000
  c9/configReg/output_reg[6]/CLK (DFFARX1)              0.0000    10.1000 r
  library setup time                                   -0.1629     9.9371
  data required time                                               9.9371
  --------------------------------------------------------------------------
  data required time                                               9.9371
  data arrival time                                               -3.7320
  --------------------------------------------------------------------------
  slack (MET)                                                      6.2051


  Startpoint: en (input port clocked by external_clock)
  Endpoint: c9/configReg/output_reg[7]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  input external delay                                  2.0000     2.4000 f
  en (in)                                               0.0000     2.4000 f
  c9/E (gpio_n8)                                        0.0000     2.4000 f
  c9/U6/QN (INVX0)                                      0.1879     2.5879 r
  c9/U8/QN (NOR4X0)                                     0.2020     2.7899 f
  c9/U28/QN (NAND4X0)                                   0.1805     2.9704 r
  c9/U3/QN (INVX0)                                      0.0966     3.0670 f
  c9/U27/QN (NAND3X0)                                   0.1176     3.1846 r
  c9/U2/QN (NOR2X0)                                     0.1754     3.3600 f
  c9/configReg/E (ndff_n8_3)                            0.0000     3.3600 f
  c9/configReg/U9/QN (INVX0)                            0.1852     3.5452 r
  c9/configReg/U10/Q (AO22X1)                           0.1628     3.7080 r
  c9/configReg/output_reg[7]/D (DFFARX1)                0.0240     3.7320 r
  data arrival time                                                3.7320

  clock internal_clock (rise edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  clock uncertainty                                    -0.3000    10.1000
  c9/configReg/output_reg[7]/CLK (DFFARX1)              0.0000    10.1000 r
  library setup time                                   -0.1629     9.9371
  data required time                                               9.9371
  --------------------------------------------------------------------------
  data required time                                               9.9371
  data arrival time                                               -3.7320
  --------------------------------------------------------------------------
  slack (MET)                                                      6.2051


  Startpoint: en (input port clocked by external_clock)
  Endpoint: c9/dataReg0/output_reg[0]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  input external delay                                  2.0000     2.4000 f
  en (in)                                               0.0000     2.4000 f
  c9/E (gpio_n8)                                        0.0000     2.4000 f
  c9/U6/QN (INVX0)                                      0.1879     2.5879 r
  c9/U8/QN (NOR4X0)                                     0.2020     2.7899 f
  c9/U28/QN (NAND4X0)                                   0.1805     2.9704 r
  c9/U3/QN (INVX0)                                      0.0966     3.0670 f
  c9/U27/QN (NAND3X0)                                   0.1176     3.1846 r
  c9/U4/QN (NOR2X0)                                     0.1754     3.3600 f
  c9/dataReg0/E (ndff_n8_2)                             0.0000     3.3600 f
  c9/dataReg0/U9/QN (INVX0)                             0.1852     3.5452 r
  c9/dataReg0/U2/Q (AO22X1)                             0.1628     3.7080 r
  c9/dataReg0/output_reg[0]/D (DFFARX1)                 0.0240     3.7320 r
  data arrival time                                                3.7320

  clock internal_clock (rise edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  clock uncertainty                                    -0.3000    10.1000
  c9/dataReg0/output_reg[0]/CLK (DFFARX1)               0.0000    10.1000 r
  library setup time                                   -0.1629     9.9371
  data required time                                               9.9371
  --------------------------------------------------------------------------
  data required time                                               9.9371
  data arrival time                                               -3.7320
  --------------------------------------------------------------------------
  slack (MET)                                                      6.2051


  Startpoint: en (input port clocked by external_clock)
  Endpoint: c9/dataReg0/output_reg[1]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  input external delay                                  2.0000     2.4000 f
  en (in)                                               0.0000     2.4000 f
  c9/E (gpio_n8)                                        0.0000     2.4000 f
  c9/U6/QN (INVX0)                                      0.1879     2.5879 r
  c9/U8/QN (NOR4X0)                                     0.2020     2.7899 f
  c9/U28/QN (NAND4X0)                                   0.1805     2.9704 r
  c9/U3/QN (INVX0)                                      0.0966     3.0670 f
  c9/U27/QN (NAND3X0)                                   0.1176     3.1846 r
  c9/U4/QN (NOR2X0)                                     0.1754     3.3600 f
  c9/dataReg0/E (ndff_n8_2)                             0.0000     3.3600 f
  c9/dataReg0/U9/QN (INVX0)                             0.1852     3.5452 r
  c9/dataReg0/U3/Q (AO22X1)                             0.1628     3.7080 r
  c9/dataReg0/output_reg[1]/D (DFFARX1)                 0.0240     3.7320 r
  data arrival time                                                3.7320

  clock internal_clock (rise edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  clock uncertainty                                    -0.3000    10.1000
  c9/dataReg0/output_reg[1]/CLK (DFFARX1)               0.0000    10.1000 r
  library setup time                                   -0.1629     9.9371
  data required time                                               9.9371
  --------------------------------------------------------------------------
  data required time                                               9.9371
  data arrival time                                               -3.7320
  --------------------------------------------------------------------------
  slack (MET)                                                      6.2051


  Startpoint: en (input port clocked by external_clock)
  Endpoint: c9/dataReg0/output_reg[2]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  input external delay                                  2.0000     2.4000 f
  en (in)                                               0.0000     2.4000 f
  c9/E (gpio_n8)                                        0.0000     2.4000 f
  c9/U6/QN (INVX0)                                      0.1879     2.5879 r
  c9/U8/QN (NOR4X0)                                     0.2020     2.7899 f
  c9/U28/QN (NAND4X0)                                   0.1805     2.9704 r
  c9/U3/QN (INVX0)                                      0.0966     3.0670 f
  c9/U27/QN (NAND3X0)                                   0.1176     3.1846 r
  c9/U4/QN (NOR2X0)                                     0.1754     3.3600 f
  c9/dataReg0/E (ndff_n8_2)                             0.0000     3.3600 f
  c9/dataReg0/U9/QN (INVX0)                             0.1852     3.5452 r
  c9/dataReg0/U4/Q (AO22X1)                             0.1628     3.7080 r
  c9/dataReg0/output_reg[2]/D (DFFARX1)                 0.0240     3.7320 r
  data arrival time                                                3.7320

  clock internal_clock (rise edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  clock uncertainty                                    -0.3000    10.1000
  c9/dataReg0/output_reg[2]/CLK (DFFARX1)               0.0000    10.1000 r
  library setup time                                   -0.1629     9.9371
  data required time                                               9.9371
  --------------------------------------------------------------------------
  data required time                                               9.9371
  data arrival time                                               -3.7320
  --------------------------------------------------------------------------
  slack (MET)                                                      6.2051


  Startpoint: en (input port clocked by external_clock)
  Endpoint: c9/dataReg0/output_reg[3]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  input external delay                                  2.0000     2.4000 f
  en (in)                                               0.0000     2.4000 f
  c9/E (gpio_n8)                                        0.0000     2.4000 f
  c9/U6/QN (INVX0)                                      0.1879     2.5879 r
  c9/U8/QN (NOR4X0)                                     0.2020     2.7899 f
  c9/U28/QN (NAND4X0)                                   0.1805     2.9704 r
  c9/U3/QN (INVX0)                                      0.0966     3.0670 f
  c9/U27/QN (NAND3X0)                                   0.1176     3.1846 r
  c9/U4/QN (NOR2X0)                                     0.1754     3.3600 f
  c9/dataReg0/E (ndff_n8_2)                             0.0000     3.3600 f
  c9/dataReg0/U9/QN (INVX0)                             0.1852     3.5452 r
  c9/dataReg0/U5/Q (AO22X1)                             0.1628     3.7080 r
  c9/dataReg0/output_reg[3]/D (DFFARX1)                 0.0240     3.7320 r
  data arrival time                                                3.7320

  clock internal_clock (rise edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  clock uncertainty                                    -0.3000    10.1000
  c9/dataReg0/output_reg[3]/CLK (DFFARX1)               0.0000    10.1000 r
  library setup time                                   -0.1629     9.9371
  data required time                                               9.9371
  --------------------------------------------------------------------------
  data required time                                               9.9371
  data arrival time                                               -3.7320
  --------------------------------------------------------------------------
  slack (MET)                                                      6.2051


  Startpoint: en (input port clocked by external_clock)
  Endpoint: c9/dataReg0/output_reg[4]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  input external delay                                  2.0000     2.4000 f
  en (in)                                               0.0000     2.4000 f
  c9/E (gpio_n8)                                        0.0000     2.4000 f
  c9/U6/QN (INVX0)                                      0.1879     2.5879 r
  c9/U8/QN (NOR4X0)                                     0.2020     2.7899 f
  c9/U28/QN (NAND4X0)                                   0.1805     2.9704 r
  c9/U3/QN (INVX0)                                      0.0966     3.0670 f
  c9/U27/QN (NAND3X0)                                   0.1176     3.1846 r
  c9/U4/QN (NOR2X0)                                     0.1754     3.3600 f
  c9/dataReg0/E (ndff_n8_2)                             0.0000     3.3600 f
  c9/dataReg0/U9/QN (INVX0)                             0.1852     3.5452 r
  c9/dataReg0/U6/Q (AO22X1)                             0.1628     3.7080 r
  c9/dataReg0/output_reg[4]/D (DFFARX1)                 0.0240     3.7320 r
  data arrival time                                                3.7320

  clock internal_clock (rise edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  clock uncertainty                                    -0.3000    10.1000
  c9/dataReg0/output_reg[4]/CLK (DFFARX1)               0.0000    10.1000 r
  library setup time                                   -0.1629     9.9371
  data required time                                               9.9371
  --------------------------------------------------------------------------
  data required time                                               9.9371
  data arrival time                                               -3.7320
  --------------------------------------------------------------------------
  slack (MET)                                                      6.2051


  Startpoint: en (input port clocked by external_clock)
  Endpoint: c9/dataReg0/output_reg[5]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  input external delay                                  2.0000     2.4000 f
  en (in)                                               0.0000     2.4000 f
  c9/E (gpio_n8)                                        0.0000     2.4000 f
  c9/U6/QN (INVX0)                                      0.1879     2.5879 r
  c9/U8/QN (NOR4X0)                                     0.2020     2.7899 f
  c9/U28/QN (NAND4X0)                                   0.1805     2.9704 r
  c9/U3/QN (INVX0)                                      0.0966     3.0670 f
  c9/U27/QN (NAND3X0)                                   0.1176     3.1846 r
  c9/U4/QN (NOR2X0)                                     0.1754     3.3600 f
  c9/dataReg0/E (ndff_n8_2)                             0.0000     3.3600 f
  c9/dataReg0/U9/QN (INVX0)                             0.1852     3.5452 r
  c9/dataReg0/U7/Q (AO22X1)                             0.1628     3.7080 r
  c9/dataReg0/output_reg[5]/D (DFFARX1)                 0.0240     3.7320 r
  data arrival time                                                3.7320

  clock internal_clock (rise edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  clock uncertainty                                    -0.3000    10.1000
  c9/dataReg0/output_reg[5]/CLK (DFFARX1)               0.0000    10.1000 r
  library setup time                                   -0.1629     9.9371
  data required time                                               9.9371
  --------------------------------------------------------------------------
  data required time                                               9.9371
  data arrival time                                               -3.7320
  --------------------------------------------------------------------------
  slack (MET)                                                      6.2051


  Startpoint: en (input port clocked by external_clock)
  Endpoint: c9/dataReg0/output_reg[6]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  input external delay                                  2.0000     2.4000 f
  en (in)                                               0.0000     2.4000 f
  c9/E (gpio_n8)                                        0.0000     2.4000 f
  c9/U6/QN (INVX0)                                      0.1879     2.5879 r
  c9/U8/QN (NOR4X0)                                     0.2020     2.7899 f
  c9/U28/QN (NAND4X0)                                   0.1805     2.9704 r
  c9/U3/QN (INVX0)                                      0.0966     3.0670 f
  c9/U27/QN (NAND3X0)                                   0.1176     3.1846 r
  c9/U4/QN (NOR2X0)                                     0.1754     3.3600 f
  c9/dataReg0/E (ndff_n8_2)                             0.0000     3.3600 f
  c9/dataReg0/U9/QN (INVX0)                             0.1852     3.5452 r
  c9/dataReg0/U8/Q (AO22X1)                             0.1628     3.7080 r
  c9/dataReg0/output_reg[6]/D (DFFARX1)                 0.0240     3.7320 r
  data arrival time                                                3.7320

  clock internal_clock (rise edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  clock uncertainty                                    -0.3000    10.1000
  c9/dataReg0/output_reg[6]/CLK (DFFARX1)               0.0000    10.1000 r
  library setup time                                   -0.1629     9.9371
  data required time                                               9.9371
  --------------------------------------------------------------------------
  data required time                                               9.9371
  data arrival time                                               -3.7320
  --------------------------------------------------------------------------
  slack (MET)                                                      6.2051


  Startpoint: en (input port clocked by external_clock)
  Endpoint: c9/dataReg0/output_reg[7]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  input external delay                                  2.0000     2.4000 f
  en (in)                                               0.0000     2.4000 f
  c9/E (gpio_n8)                                        0.0000     2.4000 f
  c9/U6/QN (INVX0)                                      0.1879     2.5879 r
  c9/U8/QN (NOR4X0)                                     0.2020     2.7899 f
  c9/U28/QN (NAND4X0)                                   0.1805     2.9704 r
  c9/U3/QN (INVX0)                                      0.0966     3.0670 f
  c9/U27/QN (NAND3X0)                                   0.1176     3.1846 r
  c9/U4/QN (NOR2X0)                                     0.1754     3.3600 f
  c9/dataReg0/E (ndff_n8_2)                             0.0000     3.3600 f
  c9/dataReg0/U9/QN (INVX0)                             0.1852     3.5452 r
  c9/dataReg0/U10/Q (AO22X1)                            0.1628     3.7080 r
  c9/dataReg0/output_reg[7]/D (DFFARX1)                 0.0240     3.7320 r
  data arrival time                                                3.7320

  clock internal_clock (rise edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  clock uncertainty                                    -0.3000    10.1000
  c9/dataReg0/output_reg[7]/CLK (DFFARX1)               0.0000    10.1000 r
  library setup time                                   -0.1629     9.9371
  data required time                                               9.9371
  --------------------------------------------------------------------------
  data required time                                               9.9371
  data arrival time                                               -3.7320
  --------------------------------------------------------------------------
  slack (MET)                                                      6.2051


  Startpoint: en (input port clocked by external_clock)
  Endpoint: c9/pinsReg/output_reg[0]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  input external delay                                  2.0000     2.4000 r
  en (in)                                               0.0000     2.4000 r
  c9/E (gpio_n8)                                        0.0000     2.4000 r
  c9/U6/QN (INVX0)                                      0.1463     2.5463 f
  c9/U8/QN (NOR4X0)                                     0.2462     2.7924 r
  c9/U28/QN (NAND4X0)                                   0.1299     2.9223 f
  c9/U5/QN (NOR4X0)                                     0.3838     3.3061 r
  c9/pinsReg/E (ndff_n8_1)                              0.0000     3.3061 r
  c9/pinsReg/U9/Q (NBUFFX2)                             0.2270     3.5331 r
  c9/pinsReg/U2/Q (AO22X1)                              0.1714     3.7045 r
  c9/pinsReg/output_reg[0]/D (DFFARX1)                  0.0240     3.7285 r
  data arrival time                                                3.7285

  clock internal_clock (rise edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  clock uncertainty                                    -0.3000    10.1000
  c9/pinsReg/output_reg[0]/CLK (DFFARX1)                0.0000    10.1000 r
  library setup time                                   -0.1629     9.9371
  data required time                                               9.9371
  --------------------------------------------------------------------------
  data required time                                               9.9371
  data arrival time                                               -3.7285
  --------------------------------------------------------------------------
  slack (MET)                                                      6.2086


  Startpoint: en (input port clocked by external_clock)
  Endpoint: c9/pinsReg/output_reg[1]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  input external delay                                  2.0000     2.4000 r
  en (in)                                               0.0000     2.4000 r
  c9/E (gpio_n8)                                        0.0000     2.4000 r
  c9/U6/QN (INVX0)                                      0.1463     2.5463 f
  c9/U8/QN (NOR4X0)                                     0.2462     2.7924 r
  c9/U28/QN (NAND4X0)                                   0.1299     2.9223 f
  c9/U5/QN (NOR4X0)                                     0.3838     3.3061 r
  c9/pinsReg/E (ndff_n8_1)                              0.0000     3.3061 r
  c9/pinsReg/U9/Q (NBUFFX2)                             0.2270     3.5331 r
  c9/pinsReg/U3/Q (AO22X1)                              0.1714     3.7045 r
  c9/pinsReg/output_reg[1]/D (DFFARX1)                  0.0240     3.7285 r
  data arrival time                                                3.7285

  clock internal_clock (rise edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  clock uncertainty                                    -0.3000    10.1000
  c9/pinsReg/output_reg[1]/CLK (DFFARX1)                0.0000    10.1000 r
  library setup time                                   -0.1629     9.9371
  data required time                                               9.9371
  --------------------------------------------------------------------------
  data required time                                               9.9371
  data arrival time                                               -3.7285
  --------------------------------------------------------------------------
  slack (MET)                                                      6.2086


  Startpoint: en (input port clocked by external_clock)
  Endpoint: c9/pinsReg/output_reg[2]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  input external delay                                  2.0000     2.4000 r
  en (in)                                               0.0000     2.4000 r
  c9/E (gpio_n8)                                        0.0000     2.4000 r
  c9/U6/QN (INVX0)                                      0.1463     2.5463 f
  c9/U8/QN (NOR4X0)                                     0.2462     2.7924 r
  c9/U28/QN (NAND4X0)                                   0.1299     2.9223 f
  c9/U5/QN (NOR4X0)                                     0.3838     3.3061 r
  c9/pinsReg/E (ndff_n8_1)                              0.0000     3.3061 r
  c9/pinsReg/U9/Q (NBUFFX2)                             0.2270     3.5331 r
  c9/pinsReg/U4/Q (AO22X1)                              0.1714     3.7045 r
  c9/pinsReg/output_reg[2]/D (DFFARX1)                  0.0240     3.7285 r
  data arrival time                                                3.7285

  clock internal_clock (rise edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  clock uncertainty                                    -0.3000    10.1000
  c9/pinsReg/output_reg[2]/CLK (DFFARX1)                0.0000    10.1000 r
  library setup time                                   -0.1629     9.9371
  data required time                                               9.9371
  --------------------------------------------------------------------------
  data required time                                               9.9371
  data arrival time                                               -3.7285
  --------------------------------------------------------------------------
  slack (MET)                                                      6.2086


  Startpoint: en (input port clocked by external_clock)
  Endpoint: c9/pinsReg/output_reg[3]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  input external delay                                  2.0000     2.4000 r
  en (in)                                               0.0000     2.4000 r
  c9/E (gpio_n8)                                        0.0000     2.4000 r
  c9/U6/QN (INVX0)                                      0.1463     2.5463 f
  c9/U8/QN (NOR4X0)                                     0.2462     2.7924 r
  c9/U28/QN (NAND4X0)                                   0.1299     2.9223 f
  c9/U5/QN (NOR4X0)                                     0.3838     3.3061 r
  c9/pinsReg/E (ndff_n8_1)                              0.0000     3.3061 r
  c9/pinsReg/U9/Q (NBUFFX2)                             0.2270     3.5331 r
  c9/pinsReg/U5/Q (AO22X1)                              0.1714     3.7045 r
  c9/pinsReg/output_reg[3]/D (DFFARX1)                  0.0240     3.7285 r
  data arrival time                                                3.7285

  clock internal_clock (rise edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  clock uncertainty                                    -0.3000    10.1000
  c9/pinsReg/output_reg[3]/CLK (DFFARX1)                0.0000    10.1000 r
  library setup time                                   -0.1629     9.9371
  data required time                                               9.9371
  --------------------------------------------------------------------------
  data required time                                               9.9371
  data arrival time                                               -3.7285
  --------------------------------------------------------------------------
  slack (MET)                                                      6.2086


  Startpoint: en (input port clocked by external_clock)
  Endpoint: c9/pinsReg/output_reg[4]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  input external delay                                  2.0000     2.4000 r
  en (in)                                               0.0000     2.4000 r
  c9/E (gpio_n8)                                        0.0000     2.4000 r
  c9/U6/QN (INVX0)                                      0.1463     2.5463 f
  c9/U8/QN (NOR4X0)                                     0.2462     2.7924 r
  c9/U28/QN (NAND4X0)                                   0.1299     2.9223 f
  c9/U5/QN (NOR4X0)                                     0.3838     3.3061 r
  c9/pinsReg/E (ndff_n8_1)                              0.0000     3.3061 r
  c9/pinsReg/U9/Q (NBUFFX2)                             0.2270     3.5331 r
  c9/pinsReg/U6/Q (AO22X1)                              0.1714     3.7045 r
  c9/pinsReg/output_reg[4]/D (DFFARX1)                  0.0240     3.7285 r
  data arrival time                                                3.7285

  clock internal_clock (rise edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  clock uncertainty                                    -0.3000    10.1000
  c9/pinsReg/output_reg[4]/CLK (DFFARX1)                0.0000    10.1000 r
  library setup time                                   -0.1629     9.9371
  data required time                                               9.9371
  --------------------------------------------------------------------------
  data required time                                               9.9371
  data arrival time                                               -3.7285
  --------------------------------------------------------------------------
  slack (MET)                                                      6.2086


  Startpoint: en (input port clocked by external_clock)
  Endpoint: c9/pinsReg/output_reg[5]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  input external delay                                  2.0000     2.4000 r
  en (in)                                               0.0000     2.4000 r
  c9/E (gpio_n8)                                        0.0000     2.4000 r
  c9/U6/QN (INVX0)                                      0.1463     2.5463 f
  c9/U8/QN (NOR4X0)                                     0.2462     2.7924 r
  c9/U28/QN (NAND4X0)                                   0.1299     2.9223 f
  c9/U5/QN (NOR4X0)                                     0.3838     3.3061 r
  c9/pinsReg/E (ndff_n8_1)                              0.0000     3.3061 r
  c9/pinsReg/U9/Q (NBUFFX2)                             0.2270     3.5331 r
  c9/pinsReg/U7/Q (AO22X1)                              0.1714     3.7045 r
  c9/pinsReg/output_reg[5]/D (DFFARX1)                  0.0240     3.7285 r
  data arrival time                                                3.7285

  clock internal_clock (rise edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  clock uncertainty                                    -0.3000    10.1000
  c9/pinsReg/output_reg[5]/CLK (DFFARX1)                0.0000    10.1000 r
  library setup time                                   -0.1629     9.9371
  data required time                                               9.9371
  --------------------------------------------------------------------------
  data required time                                               9.9371
  data arrival time                                               -3.7285
  --------------------------------------------------------------------------
  slack (MET)                                                      6.2086


  Startpoint: en (input port clocked by external_clock)
  Endpoint: c9/pinsReg/output_reg[6]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  input external delay                                  2.0000     2.4000 r
  en (in)                                               0.0000     2.4000 r
  c9/E (gpio_n8)                                        0.0000     2.4000 r
  c9/U6/QN (INVX0)                                      0.1463     2.5463 f
  c9/U8/QN (NOR4X0)                                     0.2462     2.7924 r
  c9/U28/QN (NAND4X0)                                   0.1299     2.9223 f
  c9/U5/QN (NOR4X0)                                     0.3838     3.3061 r
  c9/pinsReg/E (ndff_n8_1)                              0.0000     3.3061 r
  c9/pinsReg/U9/Q (NBUFFX2)                             0.2270     3.5331 r
  c9/pinsReg/U8/Q (AO22X1)                              0.1714     3.7045 r
  c9/pinsReg/output_reg[6]/D (DFFARX1)                  0.0240     3.7285 r
  data arrival time                                                3.7285

  clock internal_clock (rise edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  clock uncertainty                                    -0.3000    10.1000
  c9/pinsReg/output_reg[6]/CLK (DFFARX1)                0.0000    10.1000 r
  library setup time                                   -0.1629     9.9371
  data required time                                               9.9371
  --------------------------------------------------------------------------
  data required time                                               9.9371
  data arrival time                                               -3.7285
  --------------------------------------------------------------------------
  slack (MET)                                                      6.2086


  Startpoint: en (input port clocked by external_clock)
  Endpoint: c9/pinsReg/output_reg[7]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  input external delay                                  2.0000     2.4000 r
  en (in)                                               0.0000     2.4000 r
  c9/E (gpio_n8)                                        0.0000     2.4000 r
  c9/U6/QN (INVX0)                                      0.1463     2.5463 f
  c9/U8/QN (NOR4X0)                                     0.2462     2.7924 r
  c9/U28/QN (NAND4X0)                                   0.1299     2.9223 f
  c9/U5/QN (NOR4X0)                                     0.3838     3.3061 r
  c9/pinsReg/E (ndff_n8_1)                              0.0000     3.3061 r
  c9/pinsReg/U9/Q (NBUFFX2)                             0.2270     3.5331 r
  c9/pinsReg/U10/Q (AO22X1)                             0.1714     3.7045 r
  c9/pinsReg/output_reg[7]/D (DFFARX1)                  0.0240     3.7285 r
  data arrival time                                                3.7285

  clock internal_clock (rise edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  clock uncertainty                                    -0.3000    10.1000
  c9/pinsReg/output_reg[7]/CLK (DFFARX1)                0.0000    10.1000 r
  library setup time                                   -0.1629     9.9371
  data required time                                               9.9371
  --------------------------------------------------------------------------
  data required time                                               9.9371
  data arrival time                                               -3.7285
  --------------------------------------------------------------------------
  slack (MET)                                                      6.2086


  Startpoint: en (input port clocked by external_clock)
  Endpoint: c9/pinsReg/output_reg[0]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  input external delay                                  2.0000     2.4000 r
  en (in)                                               0.0000     2.4000 r
  c9/E (gpio_n8)                                        0.0000     2.4000 r
  c9/U6/QN (INVX0)                                      0.1463     2.5463 f
  c9/U8/QN (NOR4X0)                                     0.2462     2.7924 r
  c9/U28/QN (NAND4X0)                                   0.1299     2.9223 f
  c9/U5/QN (NOR4X0)                                     0.3838     3.3061 r
  c9/pinsReg/E (ndff_n8_1)                              0.0000     3.3061 r
  c9/pinsReg/U11/QN (INVX0)                             0.2096     3.5158 f
  c9/pinsReg/U2/Q (AO22X1)                              0.2324     3.7482 f
  c9/pinsReg/output_reg[0]/D (DFFARX1)                  0.0240     3.7722 f
  data arrival time                                                3.7722

  clock internal_clock (rise edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  clock uncertainty                                    -0.3000    10.1000
  c9/pinsReg/output_reg[0]/CLK (DFFARX1)                0.0000    10.1000 r
  library setup time                                   -0.1181     9.9819
  data required time                                               9.9819
  --------------------------------------------------------------------------
  data required time                                               9.9819
  data arrival time                                               -3.7722
  --------------------------------------------------------------------------
  slack (MET)                                                      6.2097


  Startpoint: en (input port clocked by external_clock)
  Endpoint: c9/pinsReg/output_reg[1]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  input external delay                                  2.0000     2.4000 r
  en (in)                                               0.0000     2.4000 r
  c9/E (gpio_n8)                                        0.0000     2.4000 r
  c9/U6/QN (INVX0)                                      0.1463     2.5463 f
  c9/U8/QN (NOR4X0)                                     0.2462     2.7924 r
  c9/U28/QN (NAND4X0)                                   0.1299     2.9223 f
  c9/U5/QN (NOR4X0)                                     0.3838     3.3061 r
  c9/pinsReg/E (ndff_n8_1)                              0.0000     3.3061 r
  c9/pinsReg/U11/QN (INVX0)                             0.2096     3.5158 f
  c9/pinsReg/U3/Q (AO22X1)                              0.2324     3.7482 f
  c9/pinsReg/output_reg[1]/D (DFFARX1)                  0.0240     3.7722 f
  data arrival time                                                3.7722

  clock internal_clock (rise edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  clock uncertainty                                    -0.3000    10.1000
  c9/pinsReg/output_reg[1]/CLK (DFFARX1)                0.0000    10.1000 r
  library setup time                                   -0.1181     9.9819
  data required time                                               9.9819
  --------------------------------------------------------------------------
  data required time                                               9.9819
  data arrival time                                               -3.7722
  --------------------------------------------------------------------------
  slack (MET)                                                      6.2097


  Startpoint: en (input port clocked by external_clock)
  Endpoint: c9/pinsReg/output_reg[2]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  input external delay                                  2.0000     2.4000 r
  en (in)                                               0.0000     2.4000 r
  c9/E (gpio_n8)                                        0.0000     2.4000 r
  c9/U6/QN (INVX0)                                      0.1463     2.5463 f
  c9/U8/QN (NOR4X0)                                     0.2462     2.7924 r
  c9/U28/QN (NAND4X0)                                   0.1299     2.9223 f
  c9/U5/QN (NOR4X0)                                     0.3838     3.3061 r
  c9/pinsReg/E (ndff_n8_1)                              0.0000     3.3061 r
  c9/pinsReg/U11/QN (INVX0)                             0.2096     3.5158 f
  c9/pinsReg/U4/Q (AO22X1)                              0.2324     3.7482 f
  c9/pinsReg/output_reg[2]/D (DFFARX1)                  0.0240     3.7722 f
  data arrival time                                                3.7722

  clock internal_clock (rise edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  clock uncertainty                                    -0.3000    10.1000
  c9/pinsReg/output_reg[2]/CLK (DFFARX1)                0.0000    10.1000 r
  library setup time                                   -0.1181     9.9819
  data required time                                               9.9819
  --------------------------------------------------------------------------
  data required time                                               9.9819
  data arrival time                                               -3.7722
  --------------------------------------------------------------------------
  slack (MET)                                                      6.2097


  Startpoint: en (input port clocked by external_clock)
  Endpoint: c9/pinsReg/output_reg[3]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  input external delay                                  2.0000     2.4000 r
  en (in)                                               0.0000     2.4000 r
  c9/E (gpio_n8)                                        0.0000     2.4000 r
  c9/U6/QN (INVX0)                                      0.1463     2.5463 f
  c9/U8/QN (NOR4X0)                                     0.2462     2.7924 r
  c9/U28/QN (NAND4X0)                                   0.1299     2.9223 f
  c9/U5/QN (NOR4X0)                                     0.3838     3.3061 r
  c9/pinsReg/E (ndff_n8_1)                              0.0000     3.3061 r
  c9/pinsReg/U11/QN (INVX0)                             0.2096     3.5158 f
  c9/pinsReg/U5/Q (AO22X1)                              0.2324     3.7482 f
  c9/pinsReg/output_reg[3]/D (DFFARX1)                  0.0240     3.7722 f
  data arrival time                                                3.7722

  clock internal_clock (rise edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  clock uncertainty                                    -0.3000    10.1000
  c9/pinsReg/output_reg[3]/CLK (DFFARX1)                0.0000    10.1000 r
  library setup time                                   -0.1181     9.9819
  data required time                                               9.9819
  --------------------------------------------------------------------------
  data required time                                               9.9819
  data arrival time                                               -3.7722
  --------------------------------------------------------------------------
  slack (MET)                                                      6.2097


  Startpoint: en (input port clocked by external_clock)
  Endpoint: c9/pinsReg/output_reg[4]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  input external delay                                  2.0000     2.4000 r
  en (in)                                               0.0000     2.4000 r
  c9/E (gpio_n8)                                        0.0000     2.4000 r
  c9/U6/QN (INVX0)                                      0.1463     2.5463 f
  c9/U8/QN (NOR4X0)                                     0.2462     2.7924 r
  c9/U28/QN (NAND4X0)                                   0.1299     2.9223 f
  c9/U5/QN (NOR4X0)                                     0.3838     3.3061 r
  c9/pinsReg/E (ndff_n8_1)                              0.0000     3.3061 r
  c9/pinsReg/U11/QN (INVX0)                             0.2096     3.5158 f
  c9/pinsReg/U6/Q (AO22X1)                              0.2324     3.7482 f
  c9/pinsReg/output_reg[4]/D (DFFARX1)                  0.0240     3.7722 f
  data arrival time                                                3.7722

  clock internal_clock (rise edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  clock uncertainty                                    -0.3000    10.1000
  c9/pinsReg/output_reg[4]/CLK (DFFARX1)                0.0000    10.1000 r
  library setup time                                   -0.1181     9.9819
  data required time                                               9.9819
  --------------------------------------------------------------------------
  data required time                                               9.9819
  data arrival time                                               -3.7722
  --------------------------------------------------------------------------
  slack (MET)                                                      6.2097


  Startpoint: en (input port clocked by external_clock)
  Endpoint: c9/pinsReg/output_reg[5]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  input external delay                                  2.0000     2.4000 r
  en (in)                                               0.0000     2.4000 r
  c9/E (gpio_n8)                                        0.0000     2.4000 r
  c9/U6/QN (INVX0)                                      0.1463     2.5463 f
  c9/U8/QN (NOR4X0)                                     0.2462     2.7924 r
  c9/U28/QN (NAND4X0)                                   0.1299     2.9223 f
  c9/U5/QN (NOR4X0)                                     0.3838     3.3061 r
  c9/pinsReg/E (ndff_n8_1)                              0.0000     3.3061 r
  c9/pinsReg/U11/QN (INVX0)                             0.2096     3.5158 f
  c9/pinsReg/U7/Q (AO22X1)                              0.2324     3.7482 f
  c9/pinsReg/output_reg[5]/D (DFFARX1)                  0.0240     3.7722 f
  data arrival time                                                3.7722

  clock internal_clock (rise edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  clock uncertainty                                    -0.3000    10.1000
  c9/pinsReg/output_reg[5]/CLK (DFFARX1)                0.0000    10.1000 r
  library setup time                                   -0.1181     9.9819
  data required time                                               9.9819
  --------------------------------------------------------------------------
  data required time                                               9.9819
  data arrival time                                               -3.7722
  --------------------------------------------------------------------------
  slack (MET)                                                      6.2097


  Startpoint: en (input port clocked by external_clock)
  Endpoint: c9/pinsReg/output_reg[6]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  input external delay                                  2.0000     2.4000 r
  en (in)                                               0.0000     2.4000 r
  c9/E (gpio_n8)                                        0.0000     2.4000 r
  c9/U6/QN (INVX0)                                      0.1463     2.5463 f
  c9/U8/QN (NOR4X0)                                     0.2462     2.7924 r
  c9/U28/QN (NAND4X0)                                   0.1299     2.9223 f
  c9/U5/QN (NOR4X0)                                     0.3838     3.3061 r
  c9/pinsReg/E (ndff_n8_1)                              0.0000     3.3061 r
  c9/pinsReg/U11/QN (INVX0)                             0.2096     3.5158 f
  c9/pinsReg/U8/Q (AO22X1)                              0.2324     3.7482 f
  c9/pinsReg/output_reg[6]/D (DFFARX1)                  0.0240     3.7722 f
  data arrival time                                                3.7722

  clock internal_clock (rise edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  clock uncertainty                                    -0.3000    10.1000
  c9/pinsReg/output_reg[6]/CLK (DFFARX1)                0.0000    10.1000 r
  library setup time                                   -0.1181     9.9819
  data required time                                               9.9819
  --------------------------------------------------------------------------
  data required time                                               9.9819
  data arrival time                                               -3.7722
  --------------------------------------------------------------------------
  slack (MET)                                                      6.2097


  Startpoint: en (input port clocked by external_clock)
  Endpoint: c9/pinsReg/output_reg[7]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  input external delay                                  2.0000     2.4000 r
  en (in)                                               0.0000     2.4000 r
  c9/E (gpio_n8)                                        0.0000     2.4000 r
  c9/U6/QN (INVX0)                                      0.1463     2.5463 f
  c9/U8/QN (NOR4X0)                                     0.2462     2.7924 r
  c9/U28/QN (NAND4X0)                                   0.1299     2.9223 f
  c9/U5/QN (NOR4X0)                                     0.3838     3.3061 r
  c9/pinsReg/E (ndff_n8_1)                              0.0000     3.3061 r
  c9/pinsReg/U11/QN (INVX0)                             0.2096     3.5158 f
  c9/pinsReg/U10/Q (AO22X1)                             0.2324     3.7482 f
  c9/pinsReg/output_reg[7]/D (DFFARX1)                  0.0240     3.7722 f
  data arrival time                                                3.7722

  clock internal_clock (rise edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  clock uncertainty                                    -0.3000    10.1000
  c9/pinsReg/output_reg[7]/CLK (DFFARX1)                0.0000    10.1000 r
  library setup time                                   -0.1181     9.9819
  data required time                                               9.9819
  --------------------------------------------------------------------------
  data required time                                               9.9819
  data arrival time                                               -3.7722
  --------------------------------------------------------------------------
  slack (MET)                                                      6.2097


  Startpoint: en (input port clocked by external_clock)
  Endpoint: c9/configReg/output_reg[0]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  input external delay                                  2.0000     2.4000 r
  en (in)                                               0.0000     2.4000 r
  c9/E (gpio_n8)                                        0.0000     2.4000 r
  c9/U6/QN (INVX0)                                      0.1463     2.5463 f
  c9/U8/QN (NOR4X0)                                     0.2462     2.7924 r
  c9/U28/QN (NAND4X0)                                   0.1299     2.9223 f
  c9/U3/QN (INVX0)                                      0.1000     3.0223 r
  c9/U27/QN (NAND3X0)                                   0.1081     3.1303 f
  c9/U2/QN (NOR2X0)                                     0.2160     3.3463 r
  c9/configReg/E (ndff_n8_3)                            0.0000     3.3463 r
  c9/configReg/U9/QN (INVX0)                            0.1782     3.5245 f
  c9/configReg/U2/Q (AO22X1)                            0.2209     3.7454 f
  c9/configReg/output_reg[0]/D (DFFARX1)                0.0240     3.7694 f
  data arrival time                                                3.7694

  clock internal_clock (rise edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  clock uncertainty                                    -0.3000    10.1000
  c9/configReg/output_reg[0]/CLK (DFFARX1)              0.0000    10.1000 r
  library setup time                                   -0.1181     9.9819
  data required time                                               9.9819
  --------------------------------------------------------------------------
  data required time                                               9.9819
  data arrival time                                               -3.7694
  --------------------------------------------------------------------------
  slack (MET)                                                      6.2125


  Startpoint: en (input port clocked by external_clock)
  Endpoint: c9/configReg/output_reg[1]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  input external delay                                  2.0000     2.4000 r
  en (in)                                               0.0000     2.4000 r
  c9/E (gpio_n8)                                        0.0000     2.4000 r
  c9/U6/QN (INVX0)                                      0.1463     2.5463 f
  c9/U8/QN (NOR4X0)                                     0.2462     2.7924 r
  c9/U28/QN (NAND4X0)                                   0.1299     2.9223 f
  c9/U3/QN (INVX0)                                      0.1000     3.0223 r
  c9/U27/QN (NAND3X0)                                   0.1081     3.1303 f
  c9/U2/QN (NOR2X0)                                     0.2160     3.3463 r
  c9/configReg/E (ndff_n8_3)                            0.0000     3.3463 r
  c9/configReg/U9/QN (INVX0)                            0.1782     3.5245 f
  c9/configReg/U3/Q (AO22X1)                            0.2209     3.7454 f
  c9/configReg/output_reg[1]/D (DFFARX1)                0.0240     3.7694 f
  data arrival time                                                3.7694

  clock internal_clock (rise edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  clock uncertainty                                    -0.3000    10.1000
  c9/configReg/output_reg[1]/CLK (DFFARX1)              0.0000    10.1000 r
  library setup time                                   -0.1181     9.9819
  data required time                                               9.9819
  --------------------------------------------------------------------------
  data required time                                               9.9819
  data arrival time                                               -3.7694
  --------------------------------------------------------------------------
  slack (MET)                                                      6.2125


  Startpoint: en (input port clocked by external_clock)
  Endpoint: c9/configReg/output_reg[2]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  input external delay                                  2.0000     2.4000 r
  en (in)                                               0.0000     2.4000 r
  c9/E (gpio_n8)                                        0.0000     2.4000 r
  c9/U6/QN (INVX0)                                      0.1463     2.5463 f
  c9/U8/QN (NOR4X0)                                     0.2462     2.7924 r
  c9/U28/QN (NAND4X0)                                   0.1299     2.9223 f
  c9/U3/QN (INVX0)                                      0.1000     3.0223 r
  c9/U27/QN (NAND3X0)                                   0.1081     3.1303 f
  c9/U2/QN (NOR2X0)                                     0.2160     3.3463 r
  c9/configReg/E (ndff_n8_3)                            0.0000     3.3463 r
  c9/configReg/U9/QN (INVX0)                            0.1782     3.5245 f
  c9/configReg/U4/Q (AO22X1)                            0.2209     3.7454 f
  c9/configReg/output_reg[2]/D (DFFARX1)                0.0240     3.7694 f
  data arrival time                                                3.7694

  clock internal_clock (rise edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  clock uncertainty                                    -0.3000    10.1000
  c9/configReg/output_reg[2]/CLK (DFFARX1)              0.0000    10.1000 r
  library setup time                                   -0.1181     9.9819
  data required time                                               9.9819
  --------------------------------------------------------------------------
  data required time                                               9.9819
  data arrival time                                               -3.7694
  --------------------------------------------------------------------------
  slack (MET)                                                      6.2125


  Startpoint: en (input port clocked by external_clock)
  Endpoint: c9/configReg/output_reg[3]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  input external delay                                  2.0000     2.4000 r
  en (in)                                               0.0000     2.4000 r
  c9/E (gpio_n8)                                        0.0000     2.4000 r
  c9/U6/QN (INVX0)                                      0.1463     2.5463 f
  c9/U8/QN (NOR4X0)                                     0.2462     2.7924 r
  c9/U28/QN (NAND4X0)                                   0.1299     2.9223 f
  c9/U3/QN (INVX0)                                      0.1000     3.0223 r
  c9/U27/QN (NAND3X0)                                   0.1081     3.1303 f
  c9/U2/QN (NOR2X0)                                     0.2160     3.3463 r
  c9/configReg/E (ndff_n8_3)                            0.0000     3.3463 r
  c9/configReg/U9/QN (INVX0)                            0.1782     3.5245 f
  c9/configReg/U5/Q (AO22X1)                            0.2209     3.7454 f
  c9/configReg/output_reg[3]/D (DFFARX1)                0.0240     3.7694 f
  data arrival time                                                3.7694

  clock internal_clock (rise edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  clock uncertainty                                    -0.3000    10.1000
  c9/configReg/output_reg[3]/CLK (DFFARX1)              0.0000    10.1000 r
  library setup time                                   -0.1181     9.9819
  data required time                                               9.9819
  --------------------------------------------------------------------------
  data required time                                               9.9819
  data arrival time                                               -3.7694
  --------------------------------------------------------------------------
  slack (MET)                                                      6.2125


  Startpoint: en (input port clocked by external_clock)
  Endpoint: c9/configReg/output_reg[4]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  input external delay                                  2.0000     2.4000 r
  en (in)                                               0.0000     2.4000 r
  c9/E (gpio_n8)                                        0.0000     2.4000 r
  c9/U6/QN (INVX0)                                      0.1463     2.5463 f
  c9/U8/QN (NOR4X0)                                     0.2462     2.7924 r
  c9/U28/QN (NAND4X0)                                   0.1299     2.9223 f
  c9/U3/QN (INVX0)                                      0.1000     3.0223 r
  c9/U27/QN (NAND3X0)                                   0.1081     3.1303 f
  c9/U2/QN (NOR2X0)                                     0.2160     3.3463 r
  c9/configReg/E (ndff_n8_3)                            0.0000     3.3463 r
  c9/configReg/U9/QN (INVX0)                            0.1782     3.5245 f
  c9/configReg/U6/Q (AO22X1)                            0.2209     3.7454 f
  c9/configReg/output_reg[4]/D (DFFARX1)                0.0240     3.7694 f
  data arrival time                                                3.7694

  clock internal_clock (rise edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  clock uncertainty                                    -0.3000    10.1000
  c9/configReg/output_reg[4]/CLK (DFFARX1)              0.0000    10.1000 r
  library setup time                                   -0.1181     9.9819
  data required time                                               9.9819
  --------------------------------------------------------------------------
  data required time                                               9.9819
  data arrival time                                               -3.7694
  --------------------------------------------------------------------------
  slack (MET)                                                      6.2125


  Startpoint: en (input port clocked by external_clock)
  Endpoint: c9/configReg/output_reg[5]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  input external delay                                  2.0000     2.4000 r
  en (in)                                               0.0000     2.4000 r
  c9/E (gpio_n8)                                        0.0000     2.4000 r
  c9/U6/QN (INVX0)                                      0.1463     2.5463 f
  c9/U8/QN (NOR4X0)                                     0.2462     2.7924 r
  c9/U28/QN (NAND4X0)                                   0.1299     2.9223 f
  c9/U3/QN (INVX0)                                      0.1000     3.0223 r
  c9/U27/QN (NAND3X0)                                   0.1081     3.1303 f
  c9/U2/QN (NOR2X0)                                     0.2160     3.3463 r
  c9/configReg/E (ndff_n8_3)                            0.0000     3.3463 r
  c9/configReg/U9/QN (INVX0)                            0.1782     3.5245 f
  c9/configReg/U7/Q (AO22X1)                            0.2209     3.7454 f
  c9/configReg/output_reg[5]/D (DFFARX1)                0.0240     3.7694 f
  data arrival time                                                3.7694

  clock internal_clock (rise edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  clock uncertainty                                    -0.3000    10.1000
  c9/configReg/output_reg[5]/CLK (DFFARX1)              0.0000    10.1000 r
  library setup time                                   -0.1181     9.9819
  data required time                                               9.9819
  --------------------------------------------------------------------------
  data required time                                               9.9819
  data arrival time                                               -3.7694
  --------------------------------------------------------------------------
  slack (MET)                                                      6.2125


  Startpoint: en (input port clocked by external_clock)
  Endpoint: c9/configReg/output_reg[6]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  input external delay                                  2.0000     2.4000 r
  en (in)                                               0.0000     2.4000 r
  c9/E (gpio_n8)                                        0.0000     2.4000 r
  c9/U6/QN (INVX0)                                      0.1463     2.5463 f
  c9/U8/QN (NOR4X0)                                     0.2462     2.7924 r
  c9/U28/QN (NAND4X0)                                   0.1299     2.9223 f
  c9/U3/QN (INVX0)                                      0.1000     3.0223 r
  c9/U27/QN (NAND3X0)                                   0.1081     3.1303 f
  c9/U2/QN (NOR2X0)                                     0.2160     3.3463 r
  c9/configReg/E (ndff_n8_3)                            0.0000     3.3463 r
  c9/configReg/U9/QN (INVX0)                            0.1782     3.5245 f
  c9/configReg/U8/Q (AO22X1)                            0.2209     3.7454 f
  c9/configReg/output_reg[6]/D (DFFARX1)                0.0240     3.7694 f
  data arrival time                                                3.7694

  clock internal_clock (rise edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  clock uncertainty                                    -0.3000    10.1000
  c9/configReg/output_reg[6]/CLK (DFFARX1)              0.0000    10.1000 r
  library setup time                                   -0.1181     9.9819
  data required time                                               9.9819
  --------------------------------------------------------------------------
  data required time                                               9.9819
  data arrival time                                               -3.7694
  --------------------------------------------------------------------------
  slack (MET)                                                      6.2125


  Startpoint: en (input port clocked by external_clock)
  Endpoint: c9/configReg/output_reg[7]
            (rising edge-triggered flip-flop clocked by internal_clock)
  Path Group: INPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  input external delay                                  2.0000     2.4000 r
  en (in)                                               0.0000     2.4000 r
  c9/E (gpio_n8)                                        0.0000     2.4000 r
  c9/U6/QN (INVX0)                                      0.1463     2.5463 f
  c9/U8/QN (NOR4X0)                                     0.2462     2.7924 r
  c9/U28/QN (NAND4X0)                                   0.1299     2.9223 f
  c9/U3/QN (INVX0)                                      0.1000     3.0223 r
  c9/U27/QN (NAND3X0)                                   0.1081     3.1303 f
  c9/U2/QN (NOR2X0)                                     0.2160     3.3463 r
  c9/configReg/E (ndff_n8_3)                            0.0000     3.3463 r
  c9/configReg/U9/QN (INVX0)                            0.1782     3.5245 f
  c9/configReg/U10/Q (AO22X1)                           0.2209     3.7454 f
  c9/configReg/output_reg[7]/D (DFFARX1)                0.0240     3.7694 f
  data arrival time                                                3.7694

  clock internal_clock (rise edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  clock uncertainty                                    -0.3000    10.1000
  c9/configReg/output_reg[7]/CLK (DFFARX1)              0.0000    10.1000 r
  library setup time                                   -0.1181     9.9819
  data required time                                               9.9819
  --------------------------------------------------------------------------
  data required time                                               9.9819
  data arrival time                                               -3.7694
  --------------------------------------------------------------------------
  slack (MET)                                                      6.2125


  Startpoint: c7/pwm_out_reg
              (falling edge-triggered flip-flop clocked by internal_clock)
  Endpoint: io_pins[2] (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (fall edge)      15.0000    15.0000
  clock network delay (ideal)            0.4000    15.4000
  c7/pwm_out_reg/CLK (DFFNARX1)          0.0000    15.4000 f
  c7/pwm_out_reg/Q (DFFNARX1)            0.4879    15.8878 f
  c7/pwm_out (pwm_n8)                    0.0000    15.8878 f
  c9/pwm (gpio_n8)                       0.0000    15.8878 f
  c9/mod2OrBus/b (mux2_bit_1_1)          0.0000    15.8878 f
  c9/mod2OrBus/U2/Q (AO22X1)             0.2131    16.1009 f
  c9/mod2OrBus/x (mux2_bit_1_1)          0.0000    16.1009 f
  c9/dataTsb2/Input (tsb_bit_1_14)       0.0000    16.1009 f
  c9/dataTsb2/Output_tri/Z (TNBUFFX1)    0.2229    16.3238 f
  c9/dataTsb2/Output (tsb_bit_1_14)      0.0000    16.3238 f
  c9/IOPINS[2] (gpio_n8)                 0.0000    16.3238 f
  io_pins[2] (inout)                     0.5193    16.8431 f
  data arrival time                                16.8431

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  output external delay                 -1.0000    19.1000
  data required time                               19.1000
  -----------------------------------------------------------
  data required time                               19.1000
  data arrival time                               -16.8431
  -----------------------------------------------------------
  slack (MET)                                       2.2569


  Startpoint: c7/pwm_out_reg
              (falling edge-triggered flip-flop clocked by internal_clock)
  Endpoint: io_pins[2] (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (fall edge)      15.0000    15.0000
  clock network delay (ideal)            0.4000    15.4000
  c7/pwm_out_reg/CLK (DFFNARX1)          0.0000    15.4000 f
  c7/pwm_out_reg/Q (DFFNARX1)            0.4892    15.8892 r
  c7/pwm_out (pwm_n8)                    0.0000    15.8892 r
  c9/pwm (gpio_n8)                       0.0000    15.8892 r
  c9/mod2OrBus/b (mux2_bit_1_1)          0.0000    15.8892 r
  c9/mod2OrBus/U2/Q (AO22X1)             0.1595    16.0488 r
  c9/mod2OrBus/x (mux2_bit_1_1)          0.0000    16.0488 r
  c9/dataTsb2/Input (tsb_bit_1_14)       0.0000    16.0488 r
  c9/dataTsb2/Output_tri/Z (TNBUFFX1)    0.2372    16.2859 r
  c9/dataTsb2/Output (tsb_bit_1_14)      0.0000    16.2859 r
  c9/IOPINS[2] (gpio_n8)                 0.0000    16.2859 r
  io_pins[2] (inout)                     0.5193    16.8052 r
  data arrival time                                16.8052

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  output external delay                 -1.0000    19.1000
  data required time                               19.1000
  -----------------------------------------------------------
  data required time                               19.1000
  data arrival time                               -16.8052
  -----------------------------------------------------------
  slack (MET)                                       2.2948


  Startpoint: c9/configReg/output_reg[3]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[3]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  c9/configReg/output_reg[3]/CLK (DFFARX1)              0.0000    10.4000 r
  c9/configReg/output_reg[3]/Q (DFFARX1)                0.3916    10.7916 r
  c9/configReg/output[3] (ndff_n8_3)                    0.0000    10.7916 r
  c9/U22/Q (AND2X1)                                     0.1416    10.9332 r
  c9/dataTsbPin3/E (tsb_bit_1_5)                        0.0000    10.9332 r
  c9/dataTsbPin3/Output_tri/Z (TNBUFFX1)                0.3391    11.2723 r
  c9/dataTsbPin3/Output (tsb_bit_1_5)                   0.0000    11.2723 r
  c9/dataBus[3] (gpio_n8)                               0.0000    11.2723 r
  data_bus[3] (inout)                                   1.8995    13.1717 r
  data arrival time                                               13.1717

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                    -0.3000    20.1000
  output external delay                                -1.0000    19.1000
  data required time                                              19.1000
  --------------------------------------------------------------------------
  data required time                                              19.1000
  data arrival time                                              -13.1717
  --------------------------------------------------------------------------
  slack (MET)                                                      5.9283


  Startpoint: c9/configReg/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[4]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  c9/configReg/output_reg[4]/CLK (DFFARX1)              0.0000    10.4000 r
  c9/configReg/output_reg[4]/Q (DFFARX1)                0.3916    10.7916 r
  c9/configReg/output[4] (ndff_n8_3)                    0.0000    10.7916 r
  c9/U21/Q (AND2X1)                                     0.1416    10.9332 r
  c9/dataTsbPin4/E (tsb_bit_1_4)                        0.0000    10.9332 r
  c9/dataTsbPin4/Output_tri/Z (TNBUFFX1)                0.3391    11.2723 r
  c9/dataTsbPin4/Output (tsb_bit_1_4)                   0.0000    11.2723 r
  c9/dataBus[4] (gpio_n8)                               0.0000    11.2723 r
  data_bus[4] (inout)                                   1.8995    13.1717 r
  data arrival time                                               13.1717

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                    -0.3000    20.1000
  output external delay                                -1.0000    19.1000
  data required time                                              19.1000
  --------------------------------------------------------------------------
  data required time                                              19.1000
  data arrival time                                              -13.1717
  --------------------------------------------------------------------------
  slack (MET)                                                      5.9283


  Startpoint: c9/configReg/output_reg[5]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[5]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  c9/configReg/output_reg[5]/CLK (DFFARX1)              0.0000    10.4000 r
  c9/configReg/output_reg[5]/Q (DFFARX1)                0.3916    10.7916 r
  c9/configReg/output[5] (ndff_n8_3)                    0.0000    10.7916 r
  c9/U20/Q (AND2X1)                                     0.1416    10.9332 r
  c9/dataTsbPin5/E (tsb_bit_1_3)                        0.0000    10.9332 r
  c9/dataTsbPin5/Output_tri/Z (TNBUFFX1)                0.3391    11.2723 r
  c9/dataTsbPin5/Output (tsb_bit_1_3)                   0.0000    11.2723 r
  c9/dataBus[5] (gpio_n8)                               0.0000    11.2723 r
  data_bus[5] (inout)                                   1.8995    13.1717 r
  data arrival time                                               13.1717

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                    -0.3000    20.1000
  output external delay                                -1.0000    19.1000
  data required time                                              19.1000
  --------------------------------------------------------------------------
  data required time                                              19.1000
  data arrival time                                              -13.1717
  --------------------------------------------------------------------------
  slack (MET)                                                      5.9283


  Startpoint: c9/configReg/output_reg[6]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[6]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  c9/configReg/output_reg[6]/CLK (DFFARX1)              0.0000    10.4000 r
  c9/configReg/output_reg[6]/Q (DFFARX1)                0.3916    10.7916 r
  c9/configReg/output[6] (ndff_n8_3)                    0.0000    10.7916 r
  c9/U19/Q (AND2X1)                                     0.1416    10.9332 r
  c9/dataTsbPin6/E (tsb_bit_1_2)                        0.0000    10.9332 r
  c9/dataTsbPin6/Output_tri/Z (TNBUFFX1)                0.3391    11.2723 r
  c9/dataTsbPin6/Output (tsb_bit_1_2)                   0.0000    11.2723 r
  c9/dataBus[6] (gpio_n8)                               0.0000    11.2723 r
  data_bus[6] (inout)                                   1.8995    13.1717 r
  data arrival time                                               13.1717

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                    -0.3000    20.1000
  output external delay                                -1.0000    19.1000
  data required time                                              19.1000
  --------------------------------------------------------------------------
  data required time                                              19.1000
  data arrival time                                              -13.1717
  --------------------------------------------------------------------------
  slack (MET)                                                      5.9283


  Startpoint: c9/configReg/output_reg[7]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[7]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  c9/configReg/output_reg[7]/CLK (DFFARX1)              0.0000    10.4000 r
  c9/configReg/output_reg[7]/Q (DFFARX1)                0.3916    10.7916 r
  c9/configReg/output[7] (ndff_n8_3)                    0.0000    10.7916 r
  c9/U18/Q (AND2X1)                                     0.1416    10.9332 r
  c9/dataTsbPin7/E (tsb_bit_1_1)                        0.0000    10.9332 r
  c9/dataTsbPin7/Output_tri/Z (TNBUFFX1)                0.3391    11.2723 r
  c9/dataTsbPin7/Output (tsb_bit_1_1)                   0.0000    11.2723 r
  c9/dataBus[7] (gpio_n8)                               0.0000    11.2723 r
  data_bus[7] (inout)                                   1.8995    13.1717 r
  data arrival time                                               13.1717

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                    -0.3000    20.1000
  output external delay                                -1.0000    19.1000
  data required time                                              19.1000
  --------------------------------------------------------------------------
  data required time                                              19.1000
  data arrival time                                              -13.1717
  --------------------------------------------------------------------------
  slack (MET)                                                      5.9283


  Startpoint: c9/configReg/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[0]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  c9/configReg/output_reg[0]/CLK (DFFARX1)              0.0000    10.4000 r
  c9/configReg/output_reg[0]/Q (DFFARX1)                0.3916    10.7916 r
  c9/configReg/output[0] (ndff_n8_3)                    0.0000    10.7916 r
  c9/U25/Q (AND2X1)                                     0.1416    10.9332 r
  c9/dataTsbPin0/E (tsb_bit_1_8)                        0.0000    10.9332 r
  c9/dataTsbPin0/Output_tri/Z (TNBUFFX1)                0.3449    11.2781 r
  c9/dataTsbPin0/Output (tsb_bit_1_8)                   0.0000    11.2781 r
  c9/dataBus[0] (gpio_n8)                               0.0000    11.2781 r
  data_bus[0] (inout)                                   1.8869    13.1650 r
  data arrival time                                               13.1650

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                    -0.3000    20.1000
  output external delay                                -1.0000    19.1000
  data required time                                              19.1000
  --------------------------------------------------------------------------
  data required time                                              19.1000
  data arrival time                                              -13.1650
  --------------------------------------------------------------------------
  slack (MET)                                                      5.9350


  Startpoint: c9/configReg/output_reg[1]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[1]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  c9/configReg/output_reg[1]/CLK (DFFARX1)              0.0000    10.4000 r
  c9/configReg/output_reg[1]/Q (DFFARX1)                0.3916    10.7916 r
  c9/configReg/output[1] (ndff_n8_3)                    0.0000    10.7916 r
  c9/U24/Q (AND2X1)                                     0.1416    10.9332 r
  c9/dataTsbPin1/E (tsb_bit_1_7)                        0.0000    10.9332 r
  c9/dataTsbPin1/Output_tri/Z (TNBUFFX1)                0.3449    11.2781 r
  c9/dataTsbPin1/Output (tsb_bit_1_7)                   0.0000    11.2781 r
  c9/dataBus[1] (gpio_n8)                               0.0000    11.2781 r
  data_bus[1] (inout)                                   1.8869    13.1650 r
  data arrival time                                               13.1650

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                    -0.3000    20.1000
  output external delay                                -1.0000    19.1000
  data required time                                              19.1000
  --------------------------------------------------------------------------
  data required time                                              19.1000
  data arrival time                                              -13.1650
  --------------------------------------------------------------------------
  slack (MET)                                                      5.9350


  Startpoint: c9/configReg/output_reg[2]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[2]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  c9/configReg/output_reg[2]/CLK (DFFARX1)              0.0000    10.4000 r
  c9/configReg/output_reg[2]/Q (DFFARX1)                0.3916    10.7916 r
  c9/configReg/output[2] (ndff_n8_3)                    0.0000    10.7916 r
  c9/U23/Q (AND2X1)                                     0.1416    10.9332 r
  c9/dataTsbPin2/E (tsb_bit_1_6)                        0.0000    10.9332 r
  c9/dataTsbPin2/Output_tri/Z (TNBUFFX1)                0.3449    11.2781 r
  c9/dataTsbPin2/Output (tsb_bit_1_6)                   0.0000    11.2781 r
  c9/dataBus[2] (gpio_n8)                               0.0000    11.2781 r
  data_bus[2] (inout)                                   1.8869    13.1650 r
  data arrival time                                               13.1650

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                    -0.3000    20.1000
  output external delay                                -1.0000    19.1000
  data required time                                              19.1000
  --------------------------------------------------------------------------
  data required time                                              19.1000
  data arrival time                                              -13.1650
  --------------------------------------------------------------------------
  slack (MET)                                                      5.9350


  Startpoint: c9/configReg/output_reg[3]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[3]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  c9/configReg/output_reg[3]/CLK (DFFARX1)              0.0000    10.4000 r
  c9/configReg/output_reg[3]/Q (DFFARX1)                0.3916    10.7916 r
  c9/configReg/output[3] (ndff_n8_3)                    0.0000    10.7916 r
  c9/U22/Q (AND2X1)                                     0.1416    10.9332 r
  c9/dataTsbPin3/E (tsb_bit_1_5)                        0.0000    10.9332 r
  c9/dataTsbPin3/Output_tri/Z (TNBUFFX1)                0.3088    11.2420 f
  c9/dataTsbPin3/Output (tsb_bit_1_5)                   0.0000    11.2420 f
  c9/dataBus[3] (gpio_n8)                               0.0000    11.2420 f
  data_bus[3] (inout)                                   1.8995    13.1415 f
  data arrival time                                               13.1415

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                    -0.3000    20.1000
  output external delay                                -1.0000    19.1000
  data required time                                              19.1000
  --------------------------------------------------------------------------
  data required time                                              19.1000
  data arrival time                                              -13.1415
  --------------------------------------------------------------------------
  slack (MET)                                                      5.9585


  Startpoint: c9/configReg/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[4]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  c9/configReg/output_reg[4]/CLK (DFFARX1)              0.0000    10.4000 r
  c9/configReg/output_reg[4]/Q (DFFARX1)                0.3916    10.7916 r
  c9/configReg/output[4] (ndff_n8_3)                    0.0000    10.7916 r
  c9/U21/Q (AND2X1)                                     0.1416    10.9332 r
  c9/dataTsbPin4/E (tsb_bit_1_4)                        0.0000    10.9332 r
  c9/dataTsbPin4/Output_tri/Z (TNBUFFX1)                0.3088    11.2420 f
  c9/dataTsbPin4/Output (tsb_bit_1_4)                   0.0000    11.2420 f
  c9/dataBus[4] (gpio_n8)                               0.0000    11.2420 f
  data_bus[4] (inout)                                   1.8995    13.1415 f
  data arrival time                                               13.1415

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                    -0.3000    20.1000
  output external delay                                -1.0000    19.1000
  data required time                                              19.1000
  --------------------------------------------------------------------------
  data required time                                              19.1000
  data arrival time                                              -13.1415
  --------------------------------------------------------------------------
  slack (MET)                                                      5.9585


  Startpoint: c9/configReg/output_reg[5]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[5]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  c9/configReg/output_reg[5]/CLK (DFFARX1)              0.0000    10.4000 r
  c9/configReg/output_reg[5]/Q (DFFARX1)                0.3916    10.7916 r
  c9/configReg/output[5] (ndff_n8_3)                    0.0000    10.7916 r
  c9/U20/Q (AND2X1)                                     0.1416    10.9332 r
  c9/dataTsbPin5/E (tsb_bit_1_3)                        0.0000    10.9332 r
  c9/dataTsbPin5/Output_tri/Z (TNBUFFX1)                0.3088    11.2420 f
  c9/dataTsbPin5/Output (tsb_bit_1_3)                   0.0000    11.2420 f
  c9/dataBus[5] (gpio_n8)                               0.0000    11.2420 f
  data_bus[5] (inout)                                   1.8995    13.1415 f
  data arrival time                                               13.1415

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                    -0.3000    20.1000
  output external delay                                -1.0000    19.1000
  data required time                                              19.1000
  --------------------------------------------------------------------------
  data required time                                              19.1000
  data arrival time                                              -13.1415
  --------------------------------------------------------------------------
  slack (MET)                                                      5.9585


  Startpoint: c9/configReg/output_reg[6]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[6]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  c9/configReg/output_reg[6]/CLK (DFFARX1)              0.0000    10.4000 r
  c9/configReg/output_reg[6]/Q (DFFARX1)                0.3916    10.7916 r
  c9/configReg/output[6] (ndff_n8_3)                    0.0000    10.7916 r
  c9/U19/Q (AND2X1)                                     0.1416    10.9332 r
  c9/dataTsbPin6/E (tsb_bit_1_2)                        0.0000    10.9332 r
  c9/dataTsbPin6/Output_tri/Z (TNBUFFX1)                0.3088    11.2420 f
  c9/dataTsbPin6/Output (tsb_bit_1_2)                   0.0000    11.2420 f
  c9/dataBus[6] (gpio_n8)                               0.0000    11.2420 f
  data_bus[6] (inout)                                   1.8995    13.1415 f
  data arrival time                                               13.1415

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                    -0.3000    20.1000
  output external delay                                -1.0000    19.1000
  data required time                                              19.1000
  --------------------------------------------------------------------------
  data required time                                              19.1000
  data arrival time                                              -13.1415
  --------------------------------------------------------------------------
  slack (MET)                                                      5.9585


  Startpoint: c9/configReg/output_reg[7]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[7]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  c9/configReg/output_reg[7]/CLK (DFFARX1)              0.0000    10.4000 r
  c9/configReg/output_reg[7]/Q (DFFARX1)                0.3916    10.7916 r
  c9/configReg/output[7] (ndff_n8_3)                    0.0000    10.7916 r
  c9/U18/Q (AND2X1)                                     0.1416    10.9332 r
  c9/dataTsbPin7/E (tsb_bit_1_1)                        0.0000    10.9332 r
  c9/dataTsbPin7/Output_tri/Z (TNBUFFX1)                0.3088    11.2420 f
  c9/dataTsbPin7/Output (tsb_bit_1_1)                   0.0000    11.2420 f
  c9/dataBus[7] (gpio_n8)                               0.0000    11.2420 f
  data_bus[7] (inout)                                   1.8995    13.1415 f
  data arrival time                                               13.1415

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                    -0.3000    20.1000
  output external delay                                -1.0000    19.1000
  data required time                                              19.1000
  --------------------------------------------------------------------------
  data required time                                              19.1000
  data arrival time                                              -13.1415
  --------------------------------------------------------------------------
  slack (MET)                                                      5.9585


  Startpoint: c9/configReg/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[0]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  c9/configReg/output_reg[0]/CLK (DFFARX1)              0.0000    10.4000 r
  c9/configReg/output_reg[0]/Q (DFFARX1)                0.3916    10.7916 r
  c9/configReg/output[0] (ndff_n8_3)                    0.0000    10.7916 r
  c9/U25/Q (AND2X1)                                     0.1416    10.9332 r
  c9/dataTsbPin0/E (tsb_bit_1_8)                        0.0000    10.9332 r
  c9/dataTsbPin0/Output_tri/Z (TNBUFFX1)                0.3127    11.2459 f
  c9/dataTsbPin0/Output (tsb_bit_1_8)                   0.0000    11.2459 f
  c9/dataBus[0] (gpio_n8)                               0.0000    11.2459 f
  data_bus[0] (inout)                                   1.8869    13.1328 f
  data arrival time                                               13.1328

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                    -0.3000    20.1000
  output external delay                                -1.0000    19.1000
  data required time                                              19.1000
  --------------------------------------------------------------------------
  data required time                                              19.1000
  data arrival time                                              -13.1328
  --------------------------------------------------------------------------
  slack (MET)                                                      5.9672


  Startpoint: c9/configReg/output_reg[1]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[1]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  c9/configReg/output_reg[1]/CLK (DFFARX1)              0.0000    10.4000 r
  c9/configReg/output_reg[1]/Q (DFFARX1)                0.3916    10.7916 r
  c9/configReg/output[1] (ndff_n8_3)                    0.0000    10.7916 r
  c9/U24/Q (AND2X1)                                     0.1416    10.9332 r
  c9/dataTsbPin1/E (tsb_bit_1_7)                        0.0000    10.9332 r
  c9/dataTsbPin1/Output_tri/Z (TNBUFFX1)                0.3127    11.2459 f
  c9/dataTsbPin1/Output (tsb_bit_1_7)                   0.0000    11.2459 f
  c9/dataBus[1] (gpio_n8)                               0.0000    11.2459 f
  data_bus[1] (inout)                                   1.8869    13.1328 f
  data arrival time                                               13.1328

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                    -0.3000    20.1000
  output external delay                                -1.0000    19.1000
  data required time                                              19.1000
  --------------------------------------------------------------------------
  data required time                                              19.1000
  data arrival time                                              -13.1328
  --------------------------------------------------------------------------
  slack (MET)                                                      5.9672


  Startpoint: c9/configReg/output_reg[2]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[2]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock internal_clock (rise edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  c9/configReg/output_reg[2]/CLK (DFFARX1)              0.0000    10.4000 r
  c9/configReg/output_reg[2]/Q (DFFARX1)                0.3916    10.7916 r
  c9/configReg/output[2] (ndff_n8_3)                    0.0000    10.7916 r
  c9/U23/Q (AND2X1)                                     0.1416    10.9332 r
  c9/dataTsbPin2/E (tsb_bit_1_6)                        0.0000    10.9332 r
  c9/dataTsbPin2/Output_tri/Z (TNBUFFX1)                0.3127    11.2459 f
  c9/dataTsbPin2/Output (tsb_bit_1_6)                   0.0000    11.2459 f
  c9/dataBus[2] (gpio_n8)                               0.0000    11.2459 f
  data_bus[2] (inout)                                   1.8869    13.1328 f
  data arrival time                                               13.1328

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                    -0.3000    20.1000
  output external delay                                -1.0000    19.1000
  data required time                                              19.1000
  --------------------------------------------------------------------------
  data required time                                              19.1000
  data arrival time                                              -13.1328
  --------------------------------------------------------------------------
  slack (MET)                                                      5.9672


  Startpoint: c5/u3/output_reg[3]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[3]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  c5/u3/output_reg[3]/CLK (DFFARX1)      0.0000    10.4000 r
  c5/u3/output_reg[3]/Q (DFFARX1)        0.4101    10.8101 r
  c5/u3/output[3] (ndff_n8_11)           0.0000    10.8101 r
  c5/u4/Input[3] (tsb_n8_8)              0.0000    10.8101 r
  c5/u4/Output_tri[3]/Z (TNBUFFX1)       0.3944    11.2045 r
  c5/u4/Output[3] (tsb_n8_8)             0.0000    11.2045 r
  c5/data_bus[3] (timer0_1)              0.0000    11.2045 r
  data_bus[3] (inout)                    1.8995    13.1039 r
  data arrival time                                13.1039

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  output external delay                 -1.0000    19.1000
  data required time                               19.1000
  -----------------------------------------------------------
  data required time                               19.1000
  data arrival time                               -13.1039
  -----------------------------------------------------------
  slack (MET)                                       5.9961


  Startpoint: c5/u3/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[4]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  c5/u3/output_reg[4]/CLK (DFFARX1)      0.0000    10.4000 r
  c5/u3/output_reg[4]/Q (DFFARX1)        0.4101    10.8101 r
  c5/u3/output[4] (ndff_n8_11)           0.0000    10.8101 r
  c5/u4/Input[4] (tsb_n8_8)              0.0000    10.8101 r
  c5/u4/Output_tri[4]/Z (TNBUFFX1)       0.3944    11.2045 r
  c5/u4/Output[4] (tsb_n8_8)             0.0000    11.2045 r
  c5/data_bus[4] (timer0_1)              0.0000    11.2045 r
  data_bus[4] (inout)                    1.8995    13.1039 r
  data arrival time                                13.1039

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  output external delay                 -1.0000    19.1000
  data required time                               19.1000
  -----------------------------------------------------------
  data required time                               19.1000
  data arrival time                               -13.1039
  -----------------------------------------------------------
  slack (MET)                                       5.9961


  Startpoint: c5/u3/output_reg[5]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[5]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  c5/u3/output_reg[5]/CLK (DFFARX1)      0.0000    10.4000 r
  c5/u3/output_reg[5]/Q (DFFARX1)        0.4101    10.8101 r
  c5/u3/output[5] (ndff_n8_11)           0.0000    10.8101 r
  c5/u4/Input[5] (tsb_n8_8)              0.0000    10.8101 r
  c5/u4/Output_tri[5]/Z (TNBUFFX1)       0.3944    11.2045 r
  c5/u4/Output[5] (tsb_n8_8)             0.0000    11.2045 r
  c5/data_bus[5] (timer0_1)              0.0000    11.2045 r
  data_bus[5] (inout)                    1.8995    13.1039 r
  data arrival time                                13.1039

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  output external delay                 -1.0000    19.1000
  data required time                               19.1000
  -----------------------------------------------------------
  data required time                               19.1000
  data arrival time                               -13.1039
  -----------------------------------------------------------
  slack (MET)                                       5.9961


  Startpoint: c5/u3/output_reg[6]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[6]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  c5/u3/output_reg[6]/CLK (DFFARX1)      0.0000    10.4000 r
  c5/u3/output_reg[6]/Q (DFFARX1)        0.4101    10.8101 r
  c5/u3/output[6] (ndff_n8_11)           0.0000    10.8101 r
  c5/u4/Input[6] (tsb_n8_8)              0.0000    10.8101 r
  c5/u4/Output_tri[6]/Z (TNBUFFX1)       0.3944    11.2045 r
  c5/u4/Output[6] (tsb_n8_8)             0.0000    11.2045 r
  c5/data_bus[6] (timer0_1)              0.0000    11.2045 r
  data_bus[6] (inout)                    1.8995    13.1039 r
  data arrival time                                13.1039

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  output external delay                 -1.0000    19.1000
  data required time                               19.1000
  -----------------------------------------------------------
  data required time                               19.1000
  data arrival time                               -13.1039
  -----------------------------------------------------------
  slack (MET)                                       5.9961


  Startpoint: c5/u3/output_reg[7]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[7]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  c5/u3/output_reg[7]/CLK (DFFARX1)      0.0000    10.4000 r
  c5/u3/output_reg[7]/Q (DFFARX1)        0.4101    10.8101 r
  c5/u3/output[7] (ndff_n8_11)           0.0000    10.8101 r
  c5/u4/Input[7] (tsb_n8_8)              0.0000    10.8101 r
  c5/u4/Output_tri[7]/Z (TNBUFFX1)       0.3944    11.2045 r
  c5/u4/Output[7] (tsb_n8_8)             0.0000    11.2045 r
  c5/data_bus[7] (timer0_1)              0.0000    11.2045 r
  data_bus[7] (inout)                    1.8995    13.1039 r
  data arrival time                                13.1039

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  output external delay                 -1.0000    19.1000
  data required time                               19.1000
  -----------------------------------------------------------
  data required time                               19.1000
  data arrival time                               -13.1039
  -----------------------------------------------------------
  slack (MET)                                       5.9961


  Startpoint: c5/u1/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[4]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  c5/u1/output_reg[4]/CLK (DFFARX1)      0.0000    10.4000 r
  c5/u1/output_reg[4]/Q (DFFARX1)        0.4097    10.8097 r
  c5/u1/output[4] (ndff_n8_0)            0.0000    10.8097 r
  c5/u2/Input[4] (tsb_n8_0)              0.0000    10.8097 r
  c5/u2/Output_tri[4]/Z (TNBUFFX1)       0.3943    11.2040 r
  c5/u2/Output[4] (tsb_n8_0)             0.0000    11.2040 r
  c5/data_bus[4] (timer0_1)              0.0000    11.2040 r
  data_bus[4] (inout)                    1.8995    13.1035 r
  data arrival time                                13.1035

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  output external delay                 -1.0000    19.1000
  data required time                               19.1000
  -----------------------------------------------------------
  data required time                               19.1000
  data arrival time                               -13.1035
  -----------------------------------------------------------
  slack (MET)                                       5.9965


  Startpoint: c6/u1/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[4]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  c6/u1/output_reg[4]/CLK (DFFARX1)      0.0000    10.4000 r
  c6/u1/output_reg[4]/Q (DFFARX1)        0.4086    10.8086 r
  c6/u1/output[4] (ndff_n8_10)           0.0000    10.8086 r
  c6/u6/Input[4] (tsb_n8_5)              0.0000    10.8086 r
  c6/u6/Output_tri[4]/Z (TNBUFFX1)       0.3912    11.1998 r
  c6/u6/Output[4] (tsb_n8_5)             0.0000    11.1998 r
  c6/data_bus[4] (timer1_1)              0.0000    11.1998 r
  data_bus[4] (inout)                    1.8995    13.0993 r
  data arrival time                                13.0993

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  output external delay                 -1.0000    19.1000
  data required time                               19.1000
  -----------------------------------------------------------
  data required time                               19.1000
  data arrival time                               -13.0993
  -----------------------------------------------------------
  slack (MET)                                       6.0007


  Startpoint: c5/u3/output_reg[0]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[0]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  c5/u3/output_reg[0]/CLK (DFFARX1)      0.0000    10.4000 r
  c5/u3/output_reg[0]/Q (DFFARX1)        0.4101    10.8101 r
  c5/u3/output[0] (ndff_n8_11)           0.0000    10.8101 r
  c5/u4/Input[0] (tsb_n8_8)              0.0000    10.8101 r
  c5/u4/Output_tri[0]/Z (TNBUFFX1)       0.4003    11.2103 r
  c5/u4/Output[0] (tsb_n8_8)             0.0000    11.2103 r
  c5/data_bus[0] (timer0_1)              0.0000    11.2103 r
  data_bus[0] (inout)                    1.8869    13.0972 r
  data arrival time                                13.0972

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  output external delay                 -1.0000    19.1000
  data required time                               19.1000
  -----------------------------------------------------------
  data required time                               19.1000
  data arrival time                               -13.0972
  -----------------------------------------------------------
  slack (MET)                                       6.0028


  Startpoint: c5/u3/output_reg[1]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[1]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  c5/u3/output_reg[1]/CLK (DFFARX1)      0.0000    10.4000 r
  c5/u3/output_reg[1]/Q (DFFARX1)        0.4101    10.8101 r
  c5/u3/output[1] (ndff_n8_11)           0.0000    10.8101 r
  c5/u4/Input[1] (tsb_n8_8)              0.0000    10.8101 r
  c5/u4/Output_tri[1]/Z (TNBUFFX1)       0.4003    11.2103 r
  c5/u4/Output[1] (tsb_n8_8)             0.0000    11.2103 r
  c5/data_bus[1] (timer0_1)              0.0000    11.2103 r
  data_bus[1] (inout)                    1.8869    13.0972 r
  data arrival time                                13.0972

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  output external delay                 -1.0000    19.1000
  data required time                               19.1000
  -----------------------------------------------------------
  data required time                               19.1000
  data arrival time                               -13.0972
  -----------------------------------------------------------
  slack (MET)                                       6.0028


  Startpoint: c5/u3/output_reg[2]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[2]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  c5/u3/output_reg[2]/CLK (DFFARX1)      0.0000    10.4000 r
  c5/u3/output_reg[2]/Q (DFFARX1)        0.4101    10.8101 r
  c5/u3/output[2] (ndff_n8_11)           0.0000    10.8101 r
  c5/u4/Input[2] (tsb_n8_8)              0.0000    10.8101 r
  c5/u4/Output_tri[2]/Z (TNBUFFX1)       0.4003    11.2103 r
  c5/u4/Output[2] (tsb_n8_8)             0.0000    11.2103 r
  c5/data_bus[2] (timer0_1)              0.0000    11.2103 r
  data_bus[2] (inout)                    1.8869    13.0972 r
  data arrival time                                13.0972

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  output external delay                 -1.0000    19.1000
  data required time                               19.1000
  -----------------------------------------------------------
  data required time                               19.1000
  data arrival time                               -13.0972
  -----------------------------------------------------------
  slack (MET)                                       6.0028


  Startpoint: c6/u1/output_reg[5]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[5]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  c6/u1/output_reg[5]/CLK (DFFARX1)      0.0000    10.4000 r
  c6/u1/output_reg[5]/Q (DFFARX1)        0.4042    10.8042 r
  c6/u1/output[5] (ndff_n8_10)           0.0000    10.8042 r
  c6/u6/Input[5] (tsb_n8_5)              0.0000    10.8042 r
  c6/u6/Output_tri[5]/Z (TNBUFFX1)       0.3895    11.1937 r
  c6/u6/Output[5] (tsb_n8_5)             0.0000    11.1937 r
  c6/data_bus[5] (timer1_1)              0.0000    11.1937 r
  data_bus[5] (inout)                    1.8995    13.0932 r
  data arrival time                                13.0932

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  output external delay                 -1.0000    19.1000
  data required time                               19.1000
  -----------------------------------------------------------
  data required time                               19.1000
  data arrival time                               -13.0932
  -----------------------------------------------------------
  slack (MET)                                       6.0068


  Startpoint: c6/u1/output_reg[3]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[3]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  c6/u1/output_reg[3]/CLK (DFFARX1)      0.0000    10.4000 r
  c6/u1/output_reg[3]/Q (DFFARX1)        0.3994    10.7994 r
  c6/u1/output[3] (ndff_n8_10)           0.0000    10.7994 r
  c6/u6/Input[3] (tsb_n8_5)              0.0000    10.7994 r
  c6/u6/Output_tri[3]/Z (TNBUFFX1)       0.3850    11.1844 r
  c6/u6/Output[3] (tsb_n8_5)             0.0000    11.1844 r
  c6/data_bus[3] (timer1_1)              0.0000    11.1844 r
  data_bus[3] (inout)                    1.8995    13.0839 r
  data arrival time                                13.0839

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  output external delay                 -1.0000    19.1000
  data required time                               19.1000
  -----------------------------------------------------------
  data required time                               19.1000
  data arrival time                               -13.0839
  -----------------------------------------------------------
  slack (MET)                                       6.0161


  Startpoint: c5/u1/output_reg[1]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[1]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  c5/u1/output_reg[1]/CLK (DFFARX1)      0.0000    10.4000 r
  c5/u1/output_reg[1]/Q (DFFARX1)        0.4021    10.8021 r
  c5/u1/output[1] (ndff_n8_0)            0.0000    10.8021 r
  c5/u2/Input[1] (tsb_n8_0)              0.0000    10.8021 r
  c5/u2/Output_tri[1]/Z (TNBUFFX1)       0.3919    11.1940 r
  c5/u2/Output[1] (tsb_n8_0)             0.0000    11.1940 r
  c5/data_bus[1] (timer0_1)              0.0000    11.1940 r
  data_bus[1] (inout)                    1.8869    13.0808 r
  data arrival time                                13.0808

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  output external delay                 -1.0000    19.1000
  data required time                               19.1000
  -----------------------------------------------------------
  data required time                               19.1000
  data arrival time                               -13.0808
  -----------------------------------------------------------
  slack (MET)                                       6.0192


  Startpoint: c7/u3/output_reg[1]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[1]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  c7/u3/output_reg[1]/CLK (DFFARX1)      0.0000    10.4000 r
  c7/u3/output_reg[1]/Q (DFFARX1)        0.4009    10.8009 r
  c7/u3/output[1] (ndff_n8_5)            0.0000    10.8009 r
  c7/u4/Input[1] (tsb_n8_2)              0.0000    10.8009 r
  c7/u4/Output_tri[1]/Z (TNBUFFX1)       0.3915    11.1924 r
  c7/u4/Output[1] (tsb_n8_2)             0.0000    11.1924 r
  c7/data_bus[1] (pwm_n8)                0.0000    11.1924 r
  data_bus[1] (inout)                    1.8869    13.0793 r
  data arrival time                                13.0793

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  output external delay                 -1.0000    19.1000
  data required time                               19.1000
  -----------------------------------------------------------
  data required time                               19.1000
  data arrival time                               -13.0793
  -----------------------------------------------------------
  slack (MET)                                       6.0207


  Startpoint: c6/u3/output_reg[3]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[3]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  c6/u3/output_reg[3]/CLK (DFFARX1)      0.0000    10.4000 r
  c6/u3/output_reg[3]/Q (DFFARX1)        0.3978    10.7978 r
  c6/u3/output[3] (ndff_n8_8)            0.0000    10.7978 r
  c6/u5/Input[3] (tsb_n8_6)              0.0000    10.7978 r
  c6/u5/Output_tri[3]/Z (TNBUFFX1)       0.3816    11.1795 r
  c6/u5/Output[3] (tsb_n8_6)             0.0000    11.1795 r
  c6/data_bus[3] (timer1_1)              0.0000    11.1795 r
  data_bus[3] (inout)                    1.8995    13.0789 r
  data arrival time                                13.0789

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  output external delay                 -1.0000    19.1000
  data required time                               19.1000
  -----------------------------------------------------------
  data required time                               19.1000
  data arrival time                               -13.0789
  -----------------------------------------------------------
  slack (MET)                                       6.0211


  Startpoint: c7/u1/output_reg[3]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[3]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  c7/u1/output_reg[3]/CLK (DFFARX1)      0.0000    10.4000 r
  c7/u1/output_reg[3]/Q (DFFARX1)        0.3978    10.7978 r
  c7/u1/output[3] (ndff_n8_6)            0.0000    10.7978 r
  c7/u2/Input[3] (tsb_n8_3)              0.0000    10.7978 r
  c7/u2/Output_tri[3]/Z (TNBUFFX1)       0.3816    11.1795 r
  c7/u2/Output[3] (tsb_n8_3)             0.0000    11.1795 r
  c7/data_bus[3] (pwm_n8)                0.0000    11.1795 r
  data_bus[3] (inout)                    1.8995    13.0789 r
  data arrival time                                13.0789

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  output external delay                 -1.0000    19.1000
  data required time                               19.1000
  -----------------------------------------------------------
  data required time                               19.1000
  data arrival time                               -13.0789
  -----------------------------------------------------------
  slack (MET)                                       6.0211


  Startpoint: c6/u3/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[4]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  c6/u3/output_reg[4]/CLK (DFFARX1)      0.0000    10.4000 r
  c6/u3/output_reg[4]/Q (DFFARX1)        0.3978    10.7978 r
  c6/u3/output[4] (ndff_n8_8)            0.0000    10.7978 r
  c6/u5/Input[4] (tsb_n8_6)              0.0000    10.7978 r
  c6/u5/Output_tri[4]/Z (TNBUFFX1)       0.3816    11.1795 r
  c6/u5/Output[4] (tsb_n8_6)             0.0000    11.1795 r
  c6/data_bus[4] (timer1_1)              0.0000    11.1795 r
  data_bus[4] (inout)                    1.8995    13.0789 r
  data arrival time                                13.0789

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  output external delay                 -1.0000    19.1000
  data required time                               19.1000
  -----------------------------------------------------------
  data required time                               19.1000
  data arrival time                               -13.0789
  -----------------------------------------------------------
  slack (MET)                                       6.0211


  Startpoint: c7/u1/output_reg[4]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[4]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  c7/u1/output_reg[4]/CLK (DFFARX1)      0.0000    10.4000 r
  c7/u1/output_reg[4]/Q (DFFARX1)        0.3978    10.7978 r
  c7/u1/output[4] (ndff_n8_6)            0.0000    10.7978 r
  c7/u2/Input[4] (tsb_n8_3)              0.0000    10.7978 r
  c7/u2/Output_tri[4]/Z (TNBUFFX1)       0.3816    11.1795 r
  c7/u2/Output[4] (tsb_n8_3)             0.0000    11.1795 r
  c7/data_bus[4] (pwm_n8)                0.0000    11.1795 r
  data_bus[4] (inout)                    1.8995    13.0789 r
  data arrival time                                13.0789

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  output external delay                 -1.0000    19.1000
  data required time                               19.1000
  -----------------------------------------------------------
  data required time                               19.1000
  data arrival time                               -13.0789
  -----------------------------------------------------------
  slack (MET)                                       6.0211


  Startpoint: c6/u3/output_reg[5]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[5]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  c6/u3/output_reg[5]/CLK (DFFARX1)      0.0000    10.4000 r
  c6/u3/output_reg[5]/Q (DFFARX1)        0.3978    10.7978 r
  c6/u3/output[5] (ndff_n8_8)            0.0000    10.7978 r
  c6/u5/Input[5] (tsb_n8_6)              0.0000    10.7978 r
  c6/u5/Output_tri[5]/Z (TNBUFFX1)       0.3816    11.1795 r
  c6/u5/Output[5] (tsb_n8_6)             0.0000    11.1795 r
  c6/data_bus[5] (timer1_1)              0.0000    11.1795 r
  data_bus[5] (inout)                    1.8995    13.0789 r
  data arrival time                                13.0789

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  output external delay                 -1.0000    19.1000
  data required time                               19.1000
  -----------------------------------------------------------
  data required time                               19.1000
  data arrival time                               -13.0789
  -----------------------------------------------------------
  slack (MET)                                       6.0211


  Startpoint: c7/u1/output_reg[5]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[5]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  c7/u1/output_reg[5]/CLK (DFFARX1)      0.0000    10.4000 r
  c7/u1/output_reg[5]/Q (DFFARX1)        0.3978    10.7978 r
  c7/u1/output[5] (ndff_n8_6)            0.0000    10.7978 r
  c7/u2/Input[5] (tsb_n8_3)              0.0000    10.7978 r
  c7/u2/Output_tri[5]/Z (TNBUFFX1)       0.3816    11.1795 r
  c7/u2/Output[5] (tsb_n8_3)             0.0000    11.1795 r
  c7/data_bus[5] (pwm_n8)                0.0000    11.1795 r
  data_bus[5] (inout)                    1.8995    13.0789 r
  data arrival time                                13.0789

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  output external delay                 -1.0000    19.1000
  data required time                               19.1000
  -----------------------------------------------------------
  data required time                               19.1000
  data arrival time                               -13.0789
  -----------------------------------------------------------
  slack (MET)                                       6.0211


  Startpoint: c7/u1/output_reg[6]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[6]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  c7/u1/output_reg[6]/CLK (DFFARX1)      0.0000    10.4000 r
  c7/u1/output_reg[6]/Q (DFFARX1)        0.3978    10.7978 r
  c7/u1/output[6] (ndff_n8_6)            0.0000    10.7978 r
  c7/u2/Input[6] (tsb_n8_3)              0.0000    10.7978 r
  c7/u2/Output_tri[6]/Z (TNBUFFX1)       0.3816    11.1795 r
  c7/u2/Output[6] (tsb_n8_3)             0.0000    11.1795 r
  c7/data_bus[6] (pwm_n8)                0.0000    11.1795 r
  data_bus[6] (inout)                    1.8995    13.0789 r
  data arrival time                                13.0789

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  output external delay                 -1.0000    19.1000
  data required time                               19.1000
  -----------------------------------------------------------
  data required time                               19.1000
  data arrival time                               -13.0789
  -----------------------------------------------------------
  slack (MET)                                       6.0211


  Startpoint: c7/u1/output_reg[7]
              (rising edge-triggered flip-flop clocked by internal_clock)
  Endpoint: data_bus[7]
            (output port clocked by external_clock)
  Path Group: OUTPUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock internal_clock (rise edge)      10.0000    10.0000
  clock network delay (ideal)            0.4000    10.4000
  c7/u1/output_reg[7]/CLK (DFFARX1)      0.0000    10.4000 r
  c7/u1/output_reg[7]/Q (DFFARX1)        0.3978    10.7978 r
  c7/u1/output[7] (ndff_n8_6)            0.0000    10.7978 r
  c7/u2/Input[7] (tsb_n8_3)              0.0000    10.7978 r
  c7/u2/Output_tri[7]/Z (TNBUFFX1)       0.3816    11.1795 r
  c7/u2/Output[7] (tsb_n8_3)             0.0000    11.1795 r
  c7/data_bus[7] (pwm_n8)                0.0000    11.1795 r
  data_bus[7] (inout)                    1.8995    13.0789 r
  data arrival time                                13.0789

  clock external_clock (rise edge)      20.0000    20.0000
  clock network delay (ideal)            0.4000    20.4000
  clock uncertainty                     -0.3000    20.1000
  output external delay                 -1.0000    19.1000
  data required time                               19.1000
  -----------------------------------------------------------
  data required time                               19.1000
  data arrival time                               -13.0789
  -----------------------------------------------------------
  slack (MET)                                       6.0211


  Startpoint: c5/counter1_reg[0]
              (rising edge-triggered flip-flop clocked by external_clock)
  Endpoint: c5/counter1_reg[7]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  c5/counter1_reg[0]/CLK (DFFASRX1)                     0.0000     0.4000 r
  c5/counter1_reg[0]/Q (DFFASRX1)                       0.4959     0.8959 f
  c5/add_100/A[0] (timer0_1_DW01_inc_1)                 0.0000     0.8959 f
  c5/add_100/U1_1_1/C1 (HADDX1)                         0.2644     1.1603 f
  c5/add_100/U1_1_2/C1 (HADDX1)                         0.2514     1.4117 f
  c5/add_100/U1_1_3/C1 (HADDX1)                         0.2514     1.6631 f
  c5/add_100/U1_1_4/C1 (HADDX1)                         0.2514     1.9145 f
  c5/add_100/U1_1_5/C1 (HADDX1)                         0.2514     2.1659 f
  c5/add_100/U1_1_6/C1 (HADDX1)                         0.2502     2.4161 f
  c5/add_100/U2/Q (XOR2X1)                              0.1958     2.6120 f
  c5/add_100/SUM[7] (timer0_1_DW01_inc_1)               0.0000     2.6120 f
  c5/U70/Q (AO222X1)                                    0.2779     2.8899 f
  c5/counter1_reg[7]/D (DFFASRX1)                       0.0267     2.9166 f
  data arrival time                                                2.9166

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                    -0.3000    20.1000
  c5/counter1_reg[7]/CLK (DFFASRX1)                     0.0000    20.1000 r
  library setup time                                   -0.1402    19.9598
  data required time                                              19.9598
  --------------------------------------------------------------------------
  data required time                                              19.9598
  data arrival time                                               -2.9166
  --------------------------------------------------------------------------
  slack (MET)                                                     17.0432


  Startpoint: c5/counter1_reg[1]
              (rising edge-triggered flip-flop clocked by external_clock)
  Endpoint: c5/counter1_reg[7]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  c5/counter1_reg[1]/CLK (DFFASRX1)                     0.0000     0.4000 r
  c5/counter1_reg[1]/Q (DFFASRX1)                       0.4860     0.8860 f
  c5/add_100/A[1] (timer0_1_DW01_inc_1)                 0.0000     0.8860 f
  c5/add_100/U1_1_1/C1 (HADDX1)                         0.2731     1.1591 f
  c5/add_100/U1_1_2/C1 (HADDX1)                         0.2514     1.4105 f
  c5/add_100/U1_1_3/C1 (HADDX1)                         0.2514     1.6619 f
  c5/add_100/U1_1_4/C1 (HADDX1)                         0.2514     1.9133 f
  c5/add_100/U1_1_5/C1 (HADDX1)                         0.2514     2.1647 f
  c5/add_100/U1_1_6/C1 (HADDX1)                         0.2502     2.4149 f
  c5/add_100/U2/Q (XOR2X1)                              0.1958     2.6107 f
  c5/add_100/SUM[7] (timer0_1_DW01_inc_1)               0.0000     2.6107 f
  c5/U70/Q (AO222X1)                                    0.2779     2.8886 f
  c5/counter1_reg[7]/D (DFFASRX1)                       0.0267     2.9154 f
  data arrival time                                                2.9154

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                    -0.3000    20.1000
  c5/counter1_reg[7]/CLK (DFFASRX1)                     0.0000    20.1000 r
  library setup time                                   -0.1402    19.9598
  data required time                                              19.9598
  --------------------------------------------------------------------------
  data required time                                              19.9598
  data arrival time                                               -2.9154
  --------------------------------------------------------------------------
  slack (MET)                                                     17.0444


  Startpoint: c5/counter1_reg[0]
              (rising edge-triggered flip-flop clocked by external_clock)
  Endpoint: c5/counter1_reg[7]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  c5/counter1_reg[0]/CLK (DFFASRX1)                     0.0000     0.4000 r
  c5/counter1_reg[0]/Q (DFFASRX1)                       0.4959     0.8959 f
  c5/add_100/A[0] (timer0_1_DW01_inc_1)                 0.0000     0.8959 f
  c5/add_100/U1_1_1/C1 (HADDX1)                         0.2644     1.1603 f
  c5/add_100/U1_1_2/C1 (HADDX1)                         0.2514     1.4117 f
  c5/add_100/U1_1_3/C1 (HADDX1)                         0.2514     1.6631 f
  c5/add_100/U1_1_4/C1 (HADDX1)                         0.2514     1.9145 f
  c5/add_100/U1_1_5/C1 (HADDX1)                         0.2514     2.1659 f
  c5/add_100/U1_1_6/C1 (HADDX1)                         0.2502     2.4161 f
  c5/add_100/U2/Q (XOR2X1)                              0.2186     2.6347 r
  c5/add_100/SUM[7] (timer0_1_DW01_inc_1)               0.0000     2.6347 r
  c5/U70/Q (AO222X1)                                    0.1863     2.8210 r
  c5/counter1_reg[7]/D (DFFASRX1)                       0.0267     2.8477 r
  data arrival time                                                2.8477

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                    -0.3000    20.1000
  c5/counter1_reg[7]/CLK (DFFASRX1)                     0.0000    20.1000 r
  library setup time                                   -0.1524    19.9476
  data required time                                              19.9476
  --------------------------------------------------------------------------
  data required time                                              19.9476
  data arrival time                                               -2.8477
  --------------------------------------------------------------------------
  slack (MET)                                                     17.0998


  Startpoint: c5/counter1_reg[1]
              (rising edge-triggered flip-flop clocked by external_clock)
  Endpoint: c5/counter1_reg[7]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  c5/counter1_reg[1]/CLK (DFFASRX1)                     0.0000     0.4000 r
  c5/counter1_reg[1]/Q (DFFASRX1)                       0.4860     0.8860 f
  c5/add_100/A[1] (timer0_1_DW01_inc_1)                 0.0000     0.8860 f
  c5/add_100/U1_1_1/C1 (HADDX1)                         0.2731     1.1591 f
  c5/add_100/U1_1_2/C1 (HADDX1)                         0.2514     1.4105 f
  c5/add_100/U1_1_3/C1 (HADDX1)                         0.2514     1.6619 f
  c5/add_100/U1_1_4/C1 (HADDX1)                         0.2514     1.9133 f
  c5/add_100/U1_1_5/C1 (HADDX1)                         0.2514     2.1647 f
  c5/add_100/U1_1_6/C1 (HADDX1)                         0.2502     2.4149 f
  c5/add_100/U2/Q (XOR2X1)                              0.2186     2.6335 r
  c5/add_100/SUM[7] (timer0_1_DW01_inc_1)               0.0000     2.6335 r
  c5/U70/Q (AO222X1)                                    0.1863     2.8198 r
  c5/counter1_reg[7]/D (DFFASRX1)                       0.0267     2.8465 r
  data arrival time                                                2.8465

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                    -0.3000    20.1000
  c5/counter1_reg[7]/CLK (DFFASRX1)                     0.0000    20.1000 r
  library setup time                                   -0.1524    19.9476
  data required time                                              19.9476
  --------------------------------------------------------------------------
  data required time                                              19.9476
  data arrival time                                               -2.8465
  --------------------------------------------------------------------------
  slack (MET)                                                     17.1011


  Startpoint: c5/counter2_reg[1]
              (falling edge-triggered flip-flop clocked by external_clock)
  Endpoint: c5/counter2_reg[7]
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (fall edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  c5/counter2_reg[1]/CLK (DFFNASRQX1)                   0.0000    10.4000 f
  c5/counter2_reg[1]/Q (DFFNASRQX1)                     0.4957    10.8957 f
  c5/add_121/A[1] (timer0_1_DW01_inc_0)                 0.0000    10.8957 f
  c5/add_121/U1_1_1/C1 (HADDX1)                         0.2801    11.1758 f
  c5/add_121/U1_1_2/C1 (HADDX1)                         0.2514    11.4272 f
  c5/add_121/U1_1_3/C1 (HADDX1)                         0.2514    11.6786 f
  c5/add_121/U1_1_4/C1 (HADDX1)                         0.2514    11.9300 f
  c5/add_121/U1_1_5/C1 (HADDX1)                         0.2514    12.1814 f
  c5/add_121/U1_1_6/C1 (HADDX1)                         0.2502    12.4316 f
  c5/add_121/U2/Q (XOR2X1)                              0.1958    12.6275 f
  c5/add_121/SUM[7] (timer0_1_DW01_inc_0)               0.0000    12.6275 f
  c5/U29/Q (AO222X1)                                    0.2773    12.9048 f
  c5/counter2_reg[7]/D (DFFNASRQX1)                     0.0245    12.9293 f
  data arrival time                                               12.9293

  clock external_clock (fall edge)                     30.0000    30.0000
  clock network delay (ideal)                           0.4000    30.4000
  clock uncertainty                                    -0.3000    30.1000
  c5/counter2_reg[7]/CLK (DFFNASRQX1)                   0.0000    30.1000 f
  library setup time                                   -0.0437    30.0563
  data required time                                              30.0563
  --------------------------------------------------------------------------
  data required time                                              30.0563
  data arrival time                                              -12.9293
  --------------------------------------------------------------------------
  slack (MET)                                                     17.1270


  Startpoint: c5/counter2_reg[0]
              (falling edge-triggered flip-flop clocked by external_clock)
  Endpoint: c5/counter2_reg[7]
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (fall edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  c5/counter2_reg[0]/CLK (DFFNASRQX1)                   0.0000    10.4000 f
  c5/counter2_reg[0]/Q (DFFNASRQX1)                     0.5008    10.9008 f
  c5/add_121/A[0] (timer0_1_DW01_inc_0)                 0.0000    10.9008 f
  c5/add_121/U1_1_1/C1 (HADDX1)                         0.2662    11.1670 f
  c5/add_121/U1_1_2/C1 (HADDX1)                         0.2514    11.4184 f
  c5/add_121/U1_1_3/C1 (HADDX1)                         0.2514    11.6698 f
  c5/add_121/U1_1_4/C1 (HADDX1)                         0.2514    11.9212 f
  c5/add_121/U1_1_5/C1 (HADDX1)                         0.2514    12.1726 f
  c5/add_121/U1_1_6/C1 (HADDX1)                         0.2502    12.4228 f
  c5/add_121/U2/Q (XOR2X1)                              0.1958    12.6187 f
  c5/add_121/SUM[7] (timer0_1_DW01_inc_0)               0.0000    12.6187 f
  c5/U29/Q (AO222X1)                                    0.2773    12.8960 f
  c5/counter2_reg[7]/D (DFFNASRQX1)                     0.0245    12.9205 f
  data arrival time                                               12.9205

  clock external_clock (fall edge)                     30.0000    30.0000
  clock network delay (ideal)                           0.4000    30.4000
  clock uncertainty                                    -0.3000    30.1000
  c5/counter2_reg[7]/CLK (DFFNASRQX1)                   0.0000    30.1000 f
  library setup time                                   -0.0437    30.0563
  data required time                                              30.0563
  --------------------------------------------------------------------------
  data required time                                              30.0563
  data arrival time                                              -12.9205
  --------------------------------------------------------------------------
  slack (MET)                                                     17.1358


  Startpoint: c5/counter1_reg[0]
              (rising edge-triggered flip-flop clocked by external_clock)
  Endpoint: c5/counter1_reg[6]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  c5/counter1_reg[0]/CLK (DFFASRX1)                     0.0000     0.4000 r
  c5/counter1_reg[0]/Q (DFFASRX1)                       0.4959     0.8959 f
  c5/add_100/A[0] (timer0_1_DW01_inc_1)                 0.0000     0.8959 f
  c5/add_100/U1_1_1/C1 (HADDX1)                         0.2644     1.1603 f
  c5/add_100/U1_1_2/C1 (HADDX1)                         0.2514     1.4117 f
  c5/add_100/U1_1_3/C1 (HADDX1)                         0.2514     1.6631 f
  c5/add_100/U1_1_4/C1 (HADDX1)                         0.2514     1.9145 f
  c5/add_100/U1_1_5/C1 (HADDX1)                         0.2514     2.1659 f
  c5/add_100/U1_1_6/SO (HADDX1)                         0.3335     2.4994 f
  c5/add_100/SUM[6] (timer0_1_DW01_inc_1)               0.0000     2.4994 f
  c5/U41/Q (AO222X1)                                    0.2781     2.7775 f
  c5/counter1_reg[6]/D (DFFASRX1)                       0.0267     2.8043 f
  data arrival time                                                2.8043

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                    -0.3000    20.1000
  c5/counter1_reg[6]/CLK (DFFASRX1)                     0.0000    20.1000 r
  library setup time                                   -0.1402    19.9598
  data required time                                              19.9598
  --------------------------------------------------------------------------
  data required time                                              19.9598
  data arrival time                                               -2.8043
  --------------------------------------------------------------------------
  slack (MET)                                                     17.1555


  Startpoint: c5/counter1_reg[1]
              (rising edge-triggered flip-flop clocked by external_clock)
  Endpoint: c5/counter1_reg[6]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  c5/counter1_reg[1]/CLK (DFFASRX1)                     0.0000     0.4000 r
  c5/counter1_reg[1]/Q (DFFASRX1)                       0.4860     0.8860 f
  c5/add_100/A[1] (timer0_1_DW01_inc_1)                 0.0000     0.8860 f
  c5/add_100/U1_1_1/C1 (HADDX1)                         0.2731     1.1591 f
  c5/add_100/U1_1_2/C1 (HADDX1)                         0.2514     1.4105 f
  c5/add_100/U1_1_3/C1 (HADDX1)                         0.2514     1.6619 f
  c5/add_100/U1_1_4/C1 (HADDX1)                         0.2514     1.9133 f
  c5/add_100/U1_1_5/C1 (HADDX1)                         0.2514     2.1647 f
  c5/add_100/U1_1_6/SO (HADDX1)                         0.3335     2.4982 f
  c5/add_100/SUM[6] (timer0_1_DW01_inc_1)               0.0000     2.4982 f
  c5/U41/Q (AO222X1)                                    0.2781     2.7763 f
  c5/counter1_reg[6]/D (DFFASRX1)                       0.0267     2.8030 f
  data arrival time                                                2.8030

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                    -0.3000    20.1000
  c5/counter1_reg[6]/CLK (DFFASRX1)                     0.0000    20.1000 r
  library setup time                                   -0.1402    19.9598
  data required time                                              19.9598
  --------------------------------------------------------------------------
  data required time                                              19.9598
  data arrival time                                               -2.8030
  --------------------------------------------------------------------------
  slack (MET)                                                     17.1567


  Startpoint: c5/counter1_reg[0]
              (rising edge-triggered flip-flop clocked by external_clock)
  Endpoint: c5/counter1_reg[6]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  c5/counter1_reg[0]/CLK (DFFASRX1)                     0.0000     0.4000 r
  c5/counter1_reg[0]/Q (DFFASRX1)                       0.4959     0.8959 f
  c5/add_100/A[0] (timer0_1_DW01_inc_1)                 0.0000     0.8959 f
  c5/add_100/U1_1_1/C1 (HADDX1)                         0.2644     1.1603 f
  c5/add_100/U1_1_2/C1 (HADDX1)                         0.2514     1.4117 f
  c5/add_100/U1_1_3/C1 (HADDX1)                         0.2514     1.6631 f
  c5/add_100/U1_1_4/C1 (HADDX1)                         0.2514     1.9145 f
  c5/add_100/U1_1_5/C1 (HADDX1)                         0.2514     2.1659 f
  c5/add_100/U1_1_6/SO (HADDX1)                         0.3854     2.5513 r
  c5/add_100/SUM[6] (timer0_1_DW01_inc_1)               0.0000     2.5513 r
  c5/U41/Q (AO222X1)                                    0.1889     2.7402 r
  c5/counter1_reg[6]/D (DFFASRX1)                       0.0267     2.7669 r
  data arrival time                                                2.7669

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                    -0.3000    20.1000
  c5/counter1_reg[6]/CLK (DFFASRX1)                     0.0000    20.1000 r
  library setup time                                   -0.1524    19.9476
  data required time                                              19.9476
  --------------------------------------------------------------------------
  data required time                                              19.9476
  data arrival time                                               -2.7669
  --------------------------------------------------------------------------
  slack (MET)                                                     17.1806


  Startpoint: c5/counter1_reg[1]
              (rising edge-triggered flip-flop clocked by external_clock)
  Endpoint: c5/counter1_reg[6]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  c5/counter1_reg[1]/CLK (DFFASRX1)                     0.0000     0.4000 r
  c5/counter1_reg[1]/Q (DFFASRX1)                       0.4860     0.8860 f
  c5/add_100/A[1] (timer0_1_DW01_inc_1)                 0.0000     0.8860 f
  c5/add_100/U1_1_1/C1 (HADDX1)                         0.2731     1.1591 f
  c5/add_100/U1_1_2/C1 (HADDX1)                         0.2514     1.4105 f
  c5/add_100/U1_1_3/C1 (HADDX1)                         0.2514     1.6619 f
  c5/add_100/U1_1_4/C1 (HADDX1)                         0.2514     1.9133 f
  c5/add_100/U1_1_5/C1 (HADDX1)                         0.2514     2.1647 f
  c5/add_100/U1_1_6/SO (HADDX1)                         0.3854     2.5501 r
  c5/add_100/SUM[6] (timer0_1_DW01_inc_1)               0.0000     2.5501 r
  c5/U41/Q (AO222X1)                                    0.1889     2.7390 r
  c5/counter1_reg[6]/D (DFFASRX1)                       0.0267     2.7657 r
  data arrival time                                                2.7657

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                    -0.3000    20.1000
  c5/counter1_reg[6]/CLK (DFFASRX1)                     0.0000    20.1000 r
  library setup time                                   -0.1524    19.9476
  data required time                                              19.9476
  --------------------------------------------------------------------------
  data required time                                              19.9476
  data arrival time                                               -2.7657
  --------------------------------------------------------------------------
  slack (MET)                                                     17.1818


  Startpoint: c5/counter2_reg[1]
              (falling edge-triggered flip-flop clocked by external_clock)
  Endpoint: c5/counter2_reg[6]
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (fall edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  c5/counter2_reg[1]/CLK (DFFNASRQX1)                   0.0000    10.4000 f
  c5/counter2_reg[1]/Q (DFFNASRQX1)                     0.4957    10.8957 f
  c5/add_121/A[1] (timer0_1_DW01_inc_0)                 0.0000    10.8957 f
  c5/add_121/U1_1_1/C1 (HADDX1)                         0.2801    11.1758 f
  c5/add_121/U1_1_2/C1 (HADDX1)                         0.2514    11.4272 f
  c5/add_121/U1_1_3/C1 (HADDX1)                         0.2514    11.6786 f
  c5/add_121/U1_1_4/C1 (HADDX1)                         0.2514    11.9300 f
  c5/add_121/U1_1_5/C1 (HADDX1)                         0.2514    12.1814 f
  c5/add_121/U1_1_6/SO (HADDX1)                         0.3335    12.5149 f
  c5/add_121/SUM[6] (timer0_1_DW01_inc_0)               0.0000    12.5149 f
  c5/U23/Q (AO222X1)                                    0.2775    12.7924 f
  c5/counter2_reg[6]/D (DFFNASRQX1)                     0.0245    12.8170 f
  data arrival time                                               12.8170

  clock external_clock (fall edge)                     30.0000    30.0000
  clock network delay (ideal)                           0.4000    30.4000
  clock uncertainty                                    -0.3000    30.1000
  c5/counter2_reg[6]/CLK (DFFNASRQX1)                   0.0000    30.1000 f
  library setup time                                   -0.0437    30.0563
  data required time                                              30.0563
  --------------------------------------------------------------------------
  data required time                                              30.0563
  data arrival time                                              -12.8170
  --------------------------------------------------------------------------
  slack (MET)                                                     17.2393


  Startpoint: c5/counter2_reg[0]
              (falling edge-triggered flip-flop clocked by external_clock)
  Endpoint: c5/counter2_reg[6]
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (fall edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  c5/counter2_reg[0]/CLK (DFFNASRQX1)                   0.0000    10.4000 f
  c5/counter2_reg[0]/Q (DFFNASRQX1)                     0.5008    10.9008 f
  c5/add_121/A[0] (timer0_1_DW01_inc_0)                 0.0000    10.9008 f
  c5/add_121/U1_1_1/C1 (HADDX1)                         0.2662    11.1670 f
  c5/add_121/U1_1_2/C1 (HADDX1)                         0.2514    11.4184 f
  c5/add_121/U1_1_3/C1 (HADDX1)                         0.2514    11.6698 f
  c5/add_121/U1_1_4/C1 (HADDX1)                         0.2514    11.9212 f
  c5/add_121/U1_1_5/C1 (HADDX1)                         0.2514    12.1726 f
  c5/add_121/U1_1_6/SO (HADDX1)                         0.3335    12.5061 f
  c5/add_121/SUM[6] (timer0_1_DW01_inc_0)               0.0000    12.5061 f
  c5/U23/Q (AO222X1)                                    0.2775    12.7836 f
  c5/counter2_reg[6]/D (DFFNASRQX1)                     0.0245    12.8082 f
  data arrival time                                               12.8082

  clock external_clock (fall edge)                     30.0000    30.0000
  clock network delay (ideal)                           0.4000    30.4000
  clock uncertainty                                    -0.3000    30.1000
  c5/counter2_reg[6]/CLK (DFFNASRQX1)                   0.0000    30.1000 f
  library setup time                                   -0.0437    30.0563
  data required time                                              30.0563
  --------------------------------------------------------------------------
  data required time                                              30.0563
  data arrival time                                              -12.8082
  --------------------------------------------------------------------------
  slack (MET)                                                     17.2481


  Startpoint: c5/counter1_reg[2]
              (rising edge-triggered flip-flop clocked by external_clock)
  Endpoint: c5/counter1_reg[7]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  c5/counter1_reg[2]/CLK (DFFASRX1)                     0.0000     0.4000 r
  c5/counter1_reg[2]/Q (DFFASRX1)                       0.4860     0.8860 f
  c5/add_100/A[2] (timer0_1_DW01_inc_1)                 0.0000     0.8860 f
  c5/add_100/U1_1_2/C1 (HADDX1)                         0.2731     1.1591 f
  c5/add_100/U1_1_3/C1 (HADDX1)                         0.2514     1.4105 f
  c5/add_100/U1_1_4/C1 (HADDX1)                         0.2514     1.6619 f
  c5/add_100/U1_1_5/C1 (HADDX1)                         0.2514     1.9133 f
  c5/add_100/U1_1_6/C1 (HADDX1)                         0.2502     2.1635 f
  c5/add_100/U2/Q (XOR2X1)                              0.1958     2.3593 f
  c5/add_100/SUM[7] (timer0_1_DW01_inc_1)               0.0000     2.3593 f
  c5/U70/Q (AO222X1)                                    0.2779     2.6372 f
  c5/counter1_reg[7]/D (DFFASRX1)                       0.0267     2.6640 f
  data arrival time                                                2.6640

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                    -0.3000    20.1000
  c5/counter1_reg[7]/CLK (DFFASRX1)                     0.0000    20.1000 r
  library setup time                                   -0.1402    19.9598
  data required time                                              19.9598
  --------------------------------------------------------------------------
  data required time                                              19.9598
  data arrival time                                               -2.6640
  --------------------------------------------------------------------------
  slack (MET)                                                     17.2958


  Startpoint: c5/counter1_reg[0]
              (rising edge-triggered flip-flop clocked by external_clock)
  Endpoint: c5/counter1_reg[7]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  c5/counter1_reg[0]/CLK (DFFASRX1)                     0.0000     0.4000 r
  c5/counter1_reg[0]/Q (DFFASRX1)                       0.4825     0.8825 r
  c5/add_100/A[0] (timer0_1_DW01_inc_1)                 0.0000     0.8825 r
  c5/add_100/U1_1_1/C1 (HADDX1)                         0.2259     1.1083 r
  c5/add_100/U1_1_2/C1 (HADDX1)                         0.2082     1.3166 r
  c5/add_100/U1_1_3/C1 (HADDX1)                         0.2082     1.5248 r
  c5/add_100/U1_1_4/C1 (HADDX1)                         0.2082     1.7330 r
  c5/add_100/U1_1_5/C1 (HADDX1)                         0.2082     1.9412 r
  c5/add_100/U1_1_6/C1 (HADDX1)                         0.2071     2.1483 r
  c5/add_100/U2/Q (XOR2X1)                              0.1943     2.3427 f
  c5/add_100/SUM[7] (timer0_1_DW01_inc_1)               0.0000     2.3427 f
  c5/U70/Q (AO222X1)                                    0.2779     2.6206 f
  c5/counter1_reg[7]/D (DFFASRX1)                       0.0267     2.6473 f
  data arrival time                                                2.6473

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                    -0.3000    20.1000
  c5/counter1_reg[7]/CLK (DFFASRX1)                     0.0000    20.1000 r
  library setup time                                   -0.1402    19.9598
  data required time                                              19.9598
  --------------------------------------------------------------------------
  data required time                                              19.9598
  data arrival time                                               -2.6473
  --------------------------------------------------------------------------
  slack (MET)                                                     17.3125


  Startpoint: c5/counter1_reg[1]
              (rising edge-triggered flip-flop clocked by external_clock)
  Endpoint: c5/counter1_reg[7]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  c5/counter1_reg[1]/CLK (DFFASRX1)                     0.0000     0.4000 r
  c5/counter1_reg[1]/Q (DFFASRX1)                       0.4725     0.8725 r
  c5/add_100/A[1] (timer0_1_DW01_inc_1)                 0.0000     0.8725 r
  c5/add_100/U1_1_1/C1 (HADDX1)                         0.2234     1.0958 r
  c5/add_100/U1_1_2/C1 (HADDX1)                         0.2082     1.3040 r
  c5/add_100/U1_1_3/C1 (HADDX1)                         0.2082     1.5123 r
  c5/add_100/U1_1_4/C1 (HADDX1)                         0.2082     1.7205 r
  c5/add_100/U1_1_5/C1 (HADDX1)                         0.2082     1.9287 r
  c5/add_100/U1_1_6/C1 (HADDX1)                         0.2071     2.1358 r
  c5/add_100/U2/Q (XOR2X1)                              0.1943     2.3302 f
  c5/add_100/SUM[7] (timer0_1_DW01_inc_1)               0.0000     2.3302 f
  c5/U70/Q (AO222X1)                                    0.2779     2.6080 f
  c5/counter1_reg[7]/D (DFFASRX1)                       0.0267     2.6348 f
  data arrival time                                                2.6348

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                    -0.3000    20.1000
  c5/counter1_reg[7]/CLK (DFFASRX1)                     0.0000    20.1000 r
  library setup time                                   -0.1402    19.9598
  data required time                                              19.9598
  --------------------------------------------------------------------------
  data required time                                              19.9598
  data arrival time                                               -2.6348
  --------------------------------------------------------------------------
  slack (MET)                                                     17.3250


  Startpoint: c5/counter2_reg[1]
              (falling edge-triggered flip-flop clocked by external_clock)
  Endpoint: c5/counter2_reg[7]
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (fall edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  c5/counter2_reg[1]/CLK (DFFNASRQX1)                   0.0000    10.4000 f
  c5/counter2_reg[1]/Q (DFFNASRQX1)                     0.4957    10.8957 f
  c5/add_121/A[1] (timer0_1_DW01_inc_0)                 0.0000    10.8957 f
  c5/add_121/U1_1_1/C1 (HADDX1)                         0.2801    11.1758 f
  c5/add_121/U1_1_2/C1 (HADDX1)                         0.2514    11.4272 f
  c5/add_121/U1_1_3/C1 (HADDX1)                         0.2514    11.6786 f
  c5/add_121/U1_1_4/C1 (HADDX1)                         0.2514    11.9300 f
  c5/add_121/U1_1_5/C1 (HADDX1)                         0.2514    12.1814 f
  c5/add_121/U1_1_6/C1 (HADDX1)                         0.2502    12.4316 f
  c5/add_121/U2/Q (XOR2X1)                              0.2186    12.6502 r
  c5/add_121/SUM[7] (timer0_1_DW01_inc_0)               0.0000    12.6502 r
  c5/U29/Q (AO222X1)                                    0.1857    12.8360 r
  c5/counter2_reg[7]/D (DFFNASRQX1)                     0.0245    12.8605 r
  data arrival time                                               12.8605

  clock external_clock (fall edge)                     30.0000    30.0000
  clock network delay (ideal)                           0.4000    30.4000
  clock uncertainty                                    -0.3000    30.1000
  c5/counter2_reg[7]/CLK (DFFNASRQX1)                   0.0000    30.1000 f
  library setup time                                    0.0890    30.1890
  data required time                                              30.1890
  --------------------------------------------------------------------------
  data required time                                              30.1890
  data arrival time                                              -12.8605
  --------------------------------------------------------------------------
  slack (MET)                                                     17.3285


  Startpoint: c5/counter2_reg[0]
              (falling edge-triggered flip-flop clocked by external_clock)
  Endpoint: c5/counter2_reg[7]
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (fall edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  c5/counter2_reg[0]/CLK (DFFNASRQX1)                   0.0000    10.4000 f
  c5/counter2_reg[0]/Q (DFFNASRQX1)                     0.5008    10.9008 f
  c5/add_121/A[0] (timer0_1_DW01_inc_0)                 0.0000    10.9008 f
  c5/add_121/U1_1_1/C1 (HADDX1)                         0.2662    11.1670 f
  c5/add_121/U1_1_2/C1 (HADDX1)                         0.2514    11.4184 f
  c5/add_121/U1_1_3/C1 (HADDX1)                         0.2514    11.6698 f
  c5/add_121/U1_1_4/C1 (HADDX1)                         0.2514    11.9212 f
  c5/add_121/U1_1_5/C1 (HADDX1)                         0.2514    12.1726 f
  c5/add_121/U1_1_6/C1 (HADDX1)                         0.2502    12.4228 f
  c5/add_121/U2/Q (XOR2X1)                              0.2186    12.6414 r
  c5/add_121/SUM[7] (timer0_1_DW01_inc_0)               0.0000    12.6414 r
  c5/U29/Q (AO222X1)                                    0.1857    12.8272 r
  c5/counter2_reg[7]/D (DFFNASRQX1)                     0.0245    12.8517 r
  data arrival time                                               12.8517

  clock external_clock (fall edge)                     30.0000    30.0000
  clock network delay (ideal)                           0.4000    30.4000
  clock uncertainty                                    -0.3000    30.1000
  c5/counter2_reg[7]/CLK (DFFNASRQX1)                   0.0000    30.1000 f
  library setup time                                    0.0890    30.1890
  data required time                                              30.1890
  --------------------------------------------------------------------------
  data required time                                              30.1890
  data arrival time                                              -12.8517
  --------------------------------------------------------------------------
  slack (MET)                                                     17.3373


  Startpoint: c5/counter1_reg[2]
              (rising edge-triggered flip-flop clocked by external_clock)
  Endpoint: c5/counter1_reg[7]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  c5/counter1_reg[2]/CLK (DFFASRX1)                     0.0000     0.4000 r
  c5/counter1_reg[2]/Q (DFFASRX1)                       0.4860     0.8860 f
  c5/add_100/A[2] (timer0_1_DW01_inc_1)                 0.0000     0.8860 f
  c5/add_100/U1_1_2/C1 (HADDX1)                         0.2731     1.1591 f
  c5/add_100/U1_1_3/C1 (HADDX1)                         0.2514     1.4105 f
  c5/add_100/U1_1_4/C1 (HADDX1)                         0.2514     1.6619 f
  c5/add_100/U1_1_5/C1 (HADDX1)                         0.2514     1.9133 f
  c5/add_100/U1_1_6/C1 (HADDX1)                         0.2502     2.1635 f
  c5/add_100/U2/Q (XOR2X1)                              0.2186     2.3821 r
  c5/add_100/SUM[7] (timer0_1_DW01_inc_1)               0.0000     2.3821 r
  c5/U70/Q (AO222X1)                                    0.1863     2.5684 r
  c5/counter1_reg[7]/D (DFFASRX1)                       0.0267     2.5951 r
  data arrival time                                                2.5951

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                    -0.3000    20.1000
  c5/counter1_reg[7]/CLK (DFFASRX1)                     0.0000    20.1000 r
  library setup time                                   -0.1524    19.9476
  data required time                                              19.9476
  --------------------------------------------------------------------------
  data required time                                              19.9476
  data arrival time                                               -2.5951
  --------------------------------------------------------------------------
  slack (MET)                                                     17.3525


  Startpoint: c5/counter1_reg[0]
              (rising edge-triggered flip-flop clocked by external_clock)
  Endpoint: c5/counter1_reg[7]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  c5/counter1_reg[0]/CLK (DFFASRX1)                     0.0000     0.4000 r
  c5/counter1_reg[0]/Q (DFFASRX1)                       0.4825     0.8825 r
  c5/add_100/A[0] (timer0_1_DW01_inc_1)                 0.0000     0.8825 r
  c5/add_100/U1_1_1/C1 (HADDX1)                         0.2259     1.1083 r
  c5/add_100/U1_1_2/C1 (HADDX1)                         0.2082     1.3166 r
  c5/add_100/U1_1_3/C1 (HADDX1)                         0.2082     1.5248 r
  c5/add_100/U1_1_4/C1 (HADDX1)                         0.2082     1.7330 r
  c5/add_100/U1_1_5/C1 (HADDX1)                         0.2082     1.9412 r
  c5/add_100/U1_1_6/C1 (HADDX1)                         0.2071     2.1483 r
  c5/add_100/U2/Q (XOR2X1)                              0.2167     2.3650 r
  c5/add_100/SUM[7] (timer0_1_DW01_inc_1)               0.0000     2.3650 r
  c5/U70/Q (AO222X1)                                    0.1863     2.5513 r
  c5/counter1_reg[7]/D (DFFASRX1)                       0.0267     2.5780 r
  data arrival time                                                2.5780

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                    -0.3000    20.1000
  c5/counter1_reg[7]/CLK (DFFASRX1)                     0.0000    20.1000 r
  library setup time                                   -0.1524    19.9476
  data required time                                              19.9476
  --------------------------------------------------------------------------
  data required time                                              19.9476
  data arrival time                                               -2.5780
  --------------------------------------------------------------------------
  slack (MET)                                                     17.3695


  Startpoint: c5/counter2_reg[2]
              (falling edge-triggered flip-flop clocked by external_clock)
  Endpoint: c5/counter2_reg[7]
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (fall edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  c5/counter2_reg[2]/CLK (DFFNASRQX1)                   0.0000    10.4000 f
  c5/counter2_reg[2]/Q (DFFNASRQX1)                     0.4965    10.8965 f
  c5/add_121/A[2] (timer0_1_DW01_inc_0)                 0.0000    10.8965 f
  c5/add_121/U1_1_2/C1 (HADDX1)                         0.2802    11.1767 f
  c5/add_121/U1_1_3/C1 (HADDX1)                         0.2514    11.4281 f
  c5/add_121/U1_1_4/C1 (HADDX1)                         0.2514    11.6795 f
  c5/add_121/U1_1_5/C1 (HADDX1)                         0.2514    11.9309 f
  c5/add_121/U1_1_6/C1 (HADDX1)                         0.2502    12.1811 f
  c5/add_121/U2/Q (XOR2X1)                              0.1958    12.3770 f
  c5/add_121/SUM[7] (timer0_1_DW01_inc_0)               0.0000    12.3770 f
  c5/U29/Q (AO222X1)                                    0.2773    12.6543 f
  c5/counter2_reg[7]/D (DFFNASRQX1)                     0.0245    12.6788 f
  data arrival time                                               12.6788

  clock external_clock (fall edge)                     30.0000    30.0000
  clock network delay (ideal)                           0.4000    30.4000
  clock uncertainty                                    -0.3000    30.1000
  c5/counter2_reg[7]/CLK (DFFNASRQX1)                   0.0000    30.1000 f
  library setup time                                   -0.0437    30.0563
  data required time                                              30.0563
  --------------------------------------------------------------------------
  data required time                                              30.0563
  data arrival time                                              -12.6788
  --------------------------------------------------------------------------
  slack (MET)                                                     17.3774


  Startpoint: c5/counter1_reg[1]
              (rising edge-triggered flip-flop clocked by external_clock)
  Endpoint: c5/counter1_reg[7]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  c5/counter1_reg[1]/CLK (DFFASRX1)                     0.0000     0.4000 r
  c5/counter1_reg[1]/Q (DFFASRX1)                       0.4725     0.8725 r
  c5/add_100/A[1] (timer0_1_DW01_inc_1)                 0.0000     0.8725 r
  c5/add_100/U1_1_1/C1 (HADDX1)                         0.2234     1.0958 r
  c5/add_100/U1_1_2/C1 (HADDX1)                         0.2082     1.3040 r
  c5/add_100/U1_1_3/C1 (HADDX1)                         0.2082     1.5123 r
  c5/add_100/U1_1_4/C1 (HADDX1)                         0.2082     1.7205 r
  c5/add_100/U1_1_5/C1 (HADDX1)                         0.2082     1.9287 r
  c5/add_100/U1_1_6/C1 (HADDX1)                         0.2071     2.1358 r
  c5/add_100/U2/Q (XOR2X1)                              0.2167     2.3525 r
  c5/add_100/SUM[7] (timer0_1_DW01_inc_1)               0.0000     2.3525 r
  c5/U70/Q (AO222X1)                                    0.1863     2.5388 r
  c5/counter1_reg[7]/D (DFFASRX1)                       0.0267     2.5655 r
  data arrival time                                                2.5655

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                    -0.3000    20.1000
  c5/counter1_reg[7]/CLK (DFFASRX1)                     0.0000    20.1000 r
  library setup time                                   -0.1524    19.9476
  data required time                                              19.9476
  --------------------------------------------------------------------------
  data required time                                              19.9476
  data arrival time                                               -2.5655
  --------------------------------------------------------------------------
  slack (MET)                                                     17.3820


  Startpoint: c5/counter1_reg[0]
              (rising edge-triggered flip-flop clocked by external_clock)
  Endpoint: c5/counter1_reg[6]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  c5/counter1_reg[0]/CLK (DFFASRX1)                     0.0000     0.4000 r
  c5/counter1_reg[0]/Q (DFFASRX1)                       0.4825     0.8825 r
  c5/add_100/A[0] (timer0_1_DW01_inc_1)                 0.0000     0.8825 r
  c5/add_100/U1_1_1/C1 (HADDX1)                         0.2259     1.1083 r
  c5/add_100/U1_1_2/C1 (HADDX1)                         0.2082     1.3166 r
  c5/add_100/U1_1_3/C1 (HADDX1)                         0.2082     1.5248 r
  c5/add_100/U1_1_4/C1 (HADDX1)                         0.2082     1.7330 r
  c5/add_100/U1_1_5/C1 (HADDX1)                         0.2082     1.9412 r
  c5/add_100/U1_1_6/SO (HADDX1)                         0.3316     2.2729 f
  c5/add_100/SUM[6] (timer0_1_DW01_inc_1)               0.0000     2.2729 f
  c5/U41/Q (AO222X1)                                    0.2781     2.5510 f
  c5/counter1_reg[6]/D (DFFASRX1)                       0.0267     2.5777 f
  data arrival time                                                2.5777

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                    -0.3000    20.1000
  c5/counter1_reg[6]/CLK (DFFASRX1)                     0.0000    20.1000 r
  library setup time                                   -0.1402    19.9598
  data required time                                              19.9598
  --------------------------------------------------------------------------
  data required time                                              19.9598
  data arrival time                                               -2.5777
  --------------------------------------------------------------------------
  slack (MET)                                                     17.3821


  Startpoint: c5/counter1_reg[1]
              (rising edge-triggered flip-flop clocked by external_clock)
  Endpoint: c5/counter1_reg[6]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  c5/counter1_reg[1]/CLK (DFFASRX1)                     0.0000     0.4000 r
  c5/counter1_reg[1]/Q (DFFASRX1)                       0.4725     0.8725 r
  c5/add_100/A[1] (timer0_1_DW01_inc_1)                 0.0000     0.8725 r
  c5/add_100/U1_1_1/C1 (HADDX1)                         0.2234     1.0958 r
  c5/add_100/U1_1_2/C1 (HADDX1)                         0.2082     1.3040 r
  c5/add_100/U1_1_3/C1 (HADDX1)                         0.2082     1.5123 r
  c5/add_100/U1_1_4/C1 (HADDX1)                         0.2082     1.7205 r
  c5/add_100/U1_1_5/C1 (HADDX1)                         0.2082     1.9287 r
  c5/add_100/U1_1_6/SO (HADDX1)                         0.3316     2.2604 f
  c5/add_100/SUM[6] (timer0_1_DW01_inc_1)               0.0000     2.2604 f
  c5/U41/Q (AO222X1)                                    0.2781     2.5385 f
  c5/counter1_reg[6]/D (DFFASRX1)                       0.0267     2.5652 f
  data arrival time                                                2.5652

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                    -0.3000    20.1000
  c5/counter1_reg[6]/CLK (DFFASRX1)                     0.0000    20.1000 r
  library setup time                                   -0.1402    19.9598
  data required time                                              19.9598
  --------------------------------------------------------------------------
  data required time                                              19.9598
  data arrival time                                               -2.5652
  --------------------------------------------------------------------------
  slack (MET)                                                     17.3946


  Startpoint: c5/counter1_reg[0]
              (rising edge-triggered flip-flop clocked by external_clock)
  Endpoint: c5/counter1_reg[5]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  c5/counter1_reg[0]/CLK (DFFASRX1)                     0.0000     0.4000 r
  c5/counter1_reg[0]/Q (DFFASRX1)                       0.4959     0.8959 f
  c5/add_100/A[0] (timer0_1_DW01_inc_1)                 0.0000     0.8959 f
  c5/add_100/U1_1_1/C1 (HADDX1)                         0.2644     1.1603 f
  c5/add_100/U1_1_2/C1 (HADDX1)                         0.2514     1.4117 f
  c5/add_100/U1_1_3/C1 (HADDX1)                         0.2514     1.6631 f
  c5/add_100/U1_1_4/C1 (HADDX1)                         0.2514     1.9145 f
  c5/add_100/U1_1_5/SO (HADDX1)                         0.3335     2.2480 f
  c5/add_100/SUM[5] (timer0_1_DW01_inc_1)               0.0000     2.2480 f
  c5/U46/Q (AO222X1)                                    0.2781     2.5261 f
  c5/counter1_reg[5]/D (DFFASRX1)                       0.0267     2.5529 f
  data arrival time                                                2.5529

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                    -0.3000    20.1000
  c5/counter1_reg[5]/CLK (DFFASRX1)                     0.0000    20.1000 r
  library setup time                                   -0.1402    19.9598
  data required time                                              19.9598
  --------------------------------------------------------------------------
  data required time                                              19.9598
  data arrival time                                               -2.5529
  --------------------------------------------------------------------------
  slack (MET)                                                     17.4069


  Startpoint: c5/counter1_reg[0]
              (rising edge-triggered flip-flop clocked by external_clock)
  Endpoint: c5/counter1_reg[6]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  c5/counter1_reg[0]/CLK (DFFASRX1)                     0.0000     0.4000 r
  c5/counter1_reg[0]/Q (DFFASRX1)                       0.4825     0.8825 r
  c5/add_100/A[0] (timer0_1_DW01_inc_1)                 0.0000     0.8825 r
  c5/add_100/U1_1_1/C1 (HADDX1)                         0.2259     1.1083 r
  c5/add_100/U1_1_2/C1 (HADDX1)                         0.2082     1.3166 r
  c5/add_100/U1_1_3/C1 (HADDX1)                         0.2082     1.5248 r
  c5/add_100/U1_1_4/C1 (HADDX1)                         0.2082     1.7330 r
  c5/add_100/U1_1_5/C1 (HADDX1)                         0.2082     1.9412 r
  c5/add_100/U1_1_6/SO (HADDX1)                         0.3837     2.3249 r
  c5/add_100/SUM[6] (timer0_1_DW01_inc_1)               0.0000     2.3249 r
  c5/U41/Q (AO222X1)                                    0.1889     2.5138 r
  c5/counter1_reg[6]/D (DFFASRX1)                       0.0267     2.5405 r
  data arrival time                                                2.5405

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                    -0.3000    20.1000
  c5/counter1_reg[6]/CLK (DFFASRX1)                     0.0000    20.1000 r
  library setup time                                   -0.1524    19.9476
  data required time                                              19.9476
  --------------------------------------------------------------------------
  data required time                                              19.9476
  data arrival time                                               -2.5405
  --------------------------------------------------------------------------
  slack (MET)                                                     17.4070


  Startpoint: c5/counter1_reg[1]
              (rising edge-triggered flip-flop clocked by external_clock)
  Endpoint: c5/counter1_reg[5]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  c5/counter1_reg[1]/CLK (DFFASRX1)                     0.0000     0.4000 r
  c5/counter1_reg[1]/Q (DFFASRX1)                       0.4860     0.8860 f
  c5/add_100/A[1] (timer0_1_DW01_inc_1)                 0.0000     0.8860 f
  c5/add_100/U1_1_1/C1 (HADDX1)                         0.2731     1.1591 f
  c5/add_100/U1_1_2/C1 (HADDX1)                         0.2514     1.4105 f
  c5/add_100/U1_1_3/C1 (HADDX1)                         0.2514     1.6619 f
  c5/add_100/U1_1_4/C1 (HADDX1)                         0.2514     1.9133 f
  c5/add_100/U1_1_5/SO (HADDX1)                         0.3335     2.2468 f
  c5/add_100/SUM[5] (timer0_1_DW01_inc_1)               0.0000     2.2468 f
  c5/U46/Q (AO222X1)                                    0.2781     2.5249 f
  c5/counter1_reg[5]/D (DFFASRX1)                       0.0267     2.5516 f
  data arrival time                                                2.5516

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                    -0.3000    20.1000
  c5/counter1_reg[5]/CLK (DFFASRX1)                     0.0000    20.1000 r
  library setup time                                   -0.1402    19.9598
  data required time                                              19.9598
  --------------------------------------------------------------------------
  data required time                                              19.9598
  data arrival time                                               -2.5516
  --------------------------------------------------------------------------
  slack (MET)                                                     17.4081


  Startpoint: c5/counter1_reg[2]
              (rising edge-triggered flip-flop clocked by external_clock)
  Endpoint: c5/counter1_reg[6]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  c5/counter1_reg[2]/CLK (DFFASRX1)                     0.0000     0.4000 r
  c5/counter1_reg[2]/Q (DFFASRX1)                       0.4860     0.8860 f
  c5/add_100/A[2] (timer0_1_DW01_inc_1)                 0.0000     0.8860 f
  c5/add_100/U1_1_2/C1 (HADDX1)                         0.2731     1.1591 f
  c5/add_100/U1_1_3/C1 (HADDX1)                         0.2514     1.4105 f
  c5/add_100/U1_1_4/C1 (HADDX1)                         0.2514     1.6619 f
  c5/add_100/U1_1_5/C1 (HADDX1)                         0.2514     1.9133 f
  c5/add_100/U1_1_6/SO (HADDX1)                         0.3335     2.2468 f
  c5/add_100/SUM[6] (timer0_1_DW01_inc_1)               0.0000     2.2468 f
  c5/U41/Q (AO222X1)                                    0.2781     2.5249 f
  c5/counter1_reg[6]/D (DFFASRX1)                       0.0267     2.5516 f
  data arrival time                                                2.5516

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                    -0.3000    20.1000
  c5/counter1_reg[6]/CLK (DFFASRX1)                     0.0000    20.1000 r
  library setup time                                   -0.1402    19.9598
  data required time                                              19.9598
  --------------------------------------------------------------------------
  data required time                                              19.9598
  data arrival time                                               -2.5516
  --------------------------------------------------------------------------
  slack (MET)                                                     17.4081


  Startpoint: c5/counter2_reg[1]
              (falling edge-triggered flip-flop clocked by external_clock)
  Endpoint: c5/counter2_reg[6]
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (fall edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  c5/counter2_reg[1]/CLK (DFFNASRQX1)                   0.0000    10.4000 f
  c5/counter2_reg[1]/Q (DFFNASRQX1)                     0.4957    10.8957 f
  c5/add_121/A[1] (timer0_1_DW01_inc_0)                 0.0000    10.8957 f
  c5/add_121/U1_1_1/C1 (HADDX1)                         0.2801    11.1758 f
  c5/add_121/U1_1_2/C1 (HADDX1)                         0.2514    11.4272 f
  c5/add_121/U1_1_3/C1 (HADDX1)                         0.2514    11.6786 f
  c5/add_121/U1_1_4/C1 (HADDX1)                         0.2514    11.9300 f
  c5/add_121/U1_1_5/C1 (HADDX1)                         0.2514    12.1814 f
  c5/add_121/U1_1_6/SO (HADDX1)                         0.3854    12.5669 r
  c5/add_121/SUM[6] (timer0_1_DW01_inc_0)               0.0000    12.5669 r
  c5/U23/Q (AO222X1)                                    0.1883    12.7552 r
  c5/counter2_reg[6]/D (DFFNASRQX1)                     0.0245    12.7797 r
  data arrival time                                               12.7797

  clock external_clock (fall edge)                     30.0000    30.0000
  clock network delay (ideal)                           0.4000    30.4000
  clock uncertainty                                    -0.3000    30.1000
  c5/counter2_reg[6]/CLK (DFFNASRQX1)                   0.0000    30.1000 f
  library setup time                                    0.0890    30.1890
  data required time                                              30.1890
  --------------------------------------------------------------------------
  data required time                                              30.1890
  data arrival time                                              -12.7797
  --------------------------------------------------------------------------
  slack (MET)                                                     17.4092


  Startpoint: c5/counter2_reg[0]
              (falling edge-triggered flip-flop clocked by external_clock)
  Endpoint: c5/counter2_reg[7]
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (fall edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  c5/counter2_reg[0]/CLK (DFFNASRQX1)                   0.0000    10.4000 f
  c5/counter2_reg[0]/Q (DFFNASRQX1)                     0.4789    10.8789 r
  c5/add_121/A[0] (timer0_1_DW01_inc_0)                 0.0000    10.8789 r
  c5/add_121/U1_1_1/C1 (HADDX1)                         0.2244    11.1033 r
  c5/add_121/U1_1_2/C1 (HADDX1)                         0.2082    11.3116 r
  c5/add_121/U1_1_3/C1 (HADDX1)                         0.2082    11.5198 r
  c5/add_121/U1_1_4/C1 (HADDX1)                         0.2082    11.7280 r
  c5/add_121/U1_1_5/C1 (HADDX1)                         0.2082    11.9362 r
  c5/add_121/U1_1_6/C1 (HADDX1)                         0.2071    12.1433 r
  c5/add_121/U2/Q (XOR2X1)                              0.1943    12.3377 f
  c5/add_121/SUM[7] (timer0_1_DW01_inc_0)               0.0000    12.3377 f
  c5/U29/Q (AO222X1)                                    0.2773    12.6150 f
  c5/counter2_reg[7]/D (DFFNASRQX1)                     0.0245    12.6395 f
  data arrival time                                               12.6395

  clock external_clock (fall edge)                     30.0000    30.0000
  clock network delay (ideal)                           0.4000    30.4000
  clock uncertainty                                    -0.3000    30.1000
  c5/counter2_reg[7]/CLK (DFFNASRQX1)                   0.0000    30.1000 f
  library setup time                                   -0.0437    30.0563
  data required time                                              30.0563
  --------------------------------------------------------------------------
  data required time                                              30.0563
  data arrival time                                              -12.6395
  --------------------------------------------------------------------------
  slack (MET)                                                     17.4168


  Startpoint: c5/counter2_reg[0]
              (falling edge-triggered flip-flop clocked by external_clock)
  Endpoint: c5/counter2_reg[6]
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (fall edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  c5/counter2_reg[0]/CLK (DFFNASRQX1)                   0.0000    10.4000 f
  c5/counter2_reg[0]/Q (DFFNASRQX1)                     0.5008    10.9008 f
  c5/add_121/A[0] (timer0_1_DW01_inc_0)                 0.0000    10.9008 f
  c5/add_121/U1_1_1/C1 (HADDX1)                         0.2662    11.1670 f
  c5/add_121/U1_1_2/C1 (HADDX1)                         0.2514    11.4184 f
  c5/add_121/U1_1_3/C1 (HADDX1)                         0.2514    11.6698 f
  c5/add_121/U1_1_4/C1 (HADDX1)                         0.2514    11.9212 f
  c5/add_121/U1_1_5/C1 (HADDX1)                         0.2514    12.1726 f
  c5/add_121/U1_1_6/SO (HADDX1)                         0.3854    12.5581 r
  c5/add_121/SUM[6] (timer0_1_DW01_inc_0)               0.0000    12.5581 r
  c5/U23/Q (AO222X1)                                    0.1883    12.7464 r
  c5/counter2_reg[6]/D (DFFNASRQX1)                     0.0245    12.7709 r
  data arrival time                                               12.7709

  clock external_clock (fall edge)                     30.0000    30.0000
  clock network delay (ideal)                           0.4000    30.4000
  clock uncertainty                                    -0.3000    30.1000
  c5/counter2_reg[6]/CLK (DFFNASRQX1)                   0.0000    30.1000 f
  library setup time                                    0.0890    30.1890
  data required time                                              30.1890
  --------------------------------------------------------------------------
  data required time                                              30.1890
  data arrival time                                              -12.7709
  --------------------------------------------------------------------------
  slack (MET)                                                     17.4180


  Startpoint: c5/counter2_reg[1]
              (falling edge-triggered flip-flop clocked by external_clock)
  Endpoint: c5/counter2_reg[7]
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (fall edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  c5/counter2_reg[1]/CLK (DFFNASRQX1)                   0.0000    10.4000 f
  c5/counter2_reg[1]/Q (DFFNASRQX1)                     0.4732    10.8732 r
  c5/add_121/A[1] (timer0_1_DW01_inc_0)                 0.0000    10.8732 r
  c5/add_121/U1_1_1/C1 (HADDX1)                         0.2274    11.1006 r
  c5/add_121/U1_1_2/C1 (HADDX1)                         0.2082    11.3088 r
  c5/add_121/U1_1_3/C1 (HADDX1)                         0.2082    11.5171 r
  c5/add_121/U1_1_4/C1 (HADDX1)                         0.2082    11.7253 r
  c5/add_121/U1_1_5/C1 (HADDX1)                         0.2082    11.9335 r
  c5/add_121/U1_1_6/C1 (HADDX1)                         0.2071    12.1406 r
  c5/add_121/U2/Q (XOR2X1)                              0.1943    12.3349 f
  c5/add_121/SUM[7] (timer0_1_DW01_inc_0)               0.0000    12.3349 f
  c5/U29/Q (AO222X1)                                    0.2773    12.6122 f
  c5/counter2_reg[7]/D (DFFNASRQX1)                     0.0245    12.6368 f
  data arrival time                                               12.6368

  clock external_clock (fall edge)                     30.0000    30.0000
  clock network delay (ideal)                           0.4000    30.4000
  clock uncertainty                                    -0.3000    30.1000
  c5/counter2_reg[7]/CLK (DFFNASRQX1)                   0.0000    30.1000 f
  library setup time                                   -0.0437    30.0563
  data required time                                              30.0563
  --------------------------------------------------------------------------
  data required time                                              30.0563
  data arrival time                                              -12.6368
  --------------------------------------------------------------------------
  slack (MET)                                                     17.4195


  Startpoint: c5/counter1_reg[1]
              (rising edge-triggered flip-flop clocked by external_clock)
  Endpoint: c5/counter1_reg[6]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  c5/counter1_reg[1]/CLK (DFFASRX1)                     0.0000     0.4000 r
  c5/counter1_reg[1]/Q (DFFASRX1)                       0.4725     0.8725 r
  c5/add_100/A[1] (timer0_1_DW01_inc_1)                 0.0000     0.8725 r
  c5/add_100/U1_1_1/C1 (HADDX1)                         0.2234     1.0958 r
  c5/add_100/U1_1_2/C1 (HADDX1)                         0.2082     1.3040 r
  c5/add_100/U1_1_3/C1 (HADDX1)                         0.2082     1.5123 r
  c5/add_100/U1_1_4/C1 (HADDX1)                         0.2082     1.7205 r
  c5/add_100/U1_1_5/C1 (HADDX1)                         0.2082     1.9287 r
  c5/add_100/U1_1_6/SO (HADDX1)                         0.3837     2.3124 r
  c5/add_100/SUM[6] (timer0_1_DW01_inc_1)               0.0000     2.3124 r
  c5/U41/Q (AO222X1)                                    0.1889     2.5013 r
  c5/counter1_reg[6]/D (DFFASRX1)                       0.0267     2.5280 r
  data arrival time                                                2.5280

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                    -0.3000    20.1000
  c5/counter1_reg[6]/CLK (DFFASRX1)                     0.0000    20.1000 r
  library setup time                                   -0.1524    19.9476
  data required time                                              19.9476
  --------------------------------------------------------------------------
  data required time                                              19.9476
  data arrival time                                               -2.5280
  --------------------------------------------------------------------------
  slack (MET)                                                     17.4195


  Startpoint: c5/counter1_reg[0]
              (rising edge-triggered flip-flop clocked by external_clock)
  Endpoint: c5/counter1_reg[5]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  c5/counter1_reg[0]/CLK (DFFASRX1)                     0.0000     0.4000 r
  c5/counter1_reg[0]/Q (DFFASRX1)                       0.4959     0.8959 f
  c5/add_100/A[0] (timer0_1_DW01_inc_1)                 0.0000     0.8959 f
  c5/add_100/U1_1_1/C1 (HADDX1)                         0.2644     1.1603 f
  c5/add_100/U1_1_2/C1 (HADDX1)                         0.2514     1.4117 f
  c5/add_100/U1_1_3/C1 (HADDX1)                         0.2514     1.6631 f
  c5/add_100/U1_1_4/C1 (HADDX1)                         0.2514     1.9145 f
  c5/add_100/U1_1_5/SO (HADDX1)                         0.3854     2.2999 r
  c5/add_100/SUM[5] (timer0_1_DW01_inc_1)               0.0000     2.2999 r
  c5/U46/Q (AO222X1)                                    0.1889     2.4888 r
  c5/counter1_reg[5]/D (DFFASRX1)                       0.0267     2.5155 r
  data arrival time                                                2.5155

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                    -0.3000    20.1000
  c5/counter1_reg[5]/CLK (DFFASRX1)                     0.0000    20.1000 r
  library setup time                                   -0.1524    19.9476
  data required time                                              19.9476
  --------------------------------------------------------------------------
  data required time                                              19.9476
  data arrival time                                               -2.5155
  --------------------------------------------------------------------------
  slack (MET)                                                     17.4320


  Startpoint: c5/counter1_reg[1]
              (rising edge-triggered flip-flop clocked by external_clock)
  Endpoint: c5/counter1_reg[5]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  c5/counter1_reg[1]/CLK (DFFASRX1)                     0.0000     0.4000 r
  c5/counter1_reg[1]/Q (DFFASRX1)                       0.4860     0.8860 f
  c5/add_100/A[1] (timer0_1_DW01_inc_1)                 0.0000     0.8860 f
  c5/add_100/U1_1_1/C1 (HADDX1)                         0.2731     1.1591 f
  c5/add_100/U1_1_2/C1 (HADDX1)                         0.2514     1.4105 f
  c5/add_100/U1_1_3/C1 (HADDX1)                         0.2514     1.6619 f
  c5/add_100/U1_1_4/C1 (HADDX1)                         0.2514     1.9133 f
  c5/add_100/U1_1_5/SO (HADDX1)                         0.3854     2.2987 r
  c5/add_100/SUM[5] (timer0_1_DW01_inc_1)               0.0000     2.2987 r
  c5/U46/Q (AO222X1)                                    0.1889     2.4876 r
  c5/counter1_reg[5]/D (DFFASRX1)                       0.0267     2.5143 r
  data arrival time                                                2.5143

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                    -0.3000    20.1000
  c5/counter1_reg[5]/CLK (DFFASRX1)                     0.0000    20.1000 r
  library setup time                                   -0.1524    19.9476
  data required time                                              19.9476
  --------------------------------------------------------------------------
  data required time                                              19.9476
  data arrival time                                               -2.5143
  --------------------------------------------------------------------------
  slack (MET)                                                     17.4332


  Startpoint: c5/counter1_reg[2]
              (rising edge-triggered flip-flop clocked by external_clock)
  Endpoint: c5/counter1_reg[6]
            (rising edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (rise edge)                      0.0000     0.0000
  clock network delay (ideal)                           0.4000     0.4000
  c5/counter1_reg[2]/CLK (DFFASRX1)                     0.0000     0.4000 r
  c5/counter1_reg[2]/Q (DFFASRX1)                       0.4860     0.8860 f
  c5/add_100/A[2] (timer0_1_DW01_inc_1)                 0.0000     0.8860 f
  c5/add_100/U1_1_2/C1 (HADDX1)                         0.2731     1.1591 f
  c5/add_100/U1_1_3/C1 (HADDX1)                         0.2514     1.4105 f
  c5/add_100/U1_1_4/C1 (HADDX1)                         0.2514     1.6619 f
  c5/add_100/U1_1_5/C1 (HADDX1)                         0.2514     1.9133 f
  c5/add_100/U1_1_6/SO (HADDX1)                         0.3854     2.2987 r
  c5/add_100/SUM[6] (timer0_1_DW01_inc_1)               0.0000     2.2987 r
  c5/U41/Q (AO222X1)                                    0.1889     2.4876 r
  c5/counter1_reg[6]/D (DFFASRX1)                       0.0267     2.5143 r
  data arrival time                                                2.5143

  clock external_clock (rise edge)                     20.0000    20.0000
  clock network delay (ideal)                           0.4000    20.4000
  clock uncertainty                                    -0.3000    20.1000
  c5/counter1_reg[6]/CLK (DFFASRX1)                     0.0000    20.1000 r
  library setup time                                   -0.1524    19.9476
  data required time                                              19.9476
  --------------------------------------------------------------------------
  data required time                                              19.9476
  data arrival time                                               -2.5143
  --------------------------------------------------------------------------
  slack (MET)                                                     17.4332


  Startpoint: c5/counter2_reg[0]
              (falling edge-triggered flip-flop clocked by external_clock)
  Endpoint: c5/counter2_reg[6]
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (fall edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  c5/counter2_reg[0]/CLK (DFFNASRQX1)                   0.0000    10.4000 f
  c5/counter2_reg[0]/Q (DFFNASRQX1)                     0.4789    10.8789 r
  c5/add_121/A[0] (timer0_1_DW01_inc_0)                 0.0000    10.8789 r
  c5/add_121/U1_1_1/C1 (HADDX1)                         0.2244    11.1033 r
  c5/add_121/U1_1_2/C1 (HADDX1)                         0.2082    11.3116 r
  c5/add_121/U1_1_3/C1 (HADDX1)                         0.2082    11.5198 r
  c5/add_121/U1_1_4/C1 (HADDX1)                         0.2082    11.7280 r
  c5/add_121/U1_1_5/C1 (HADDX1)                         0.2082    11.9362 r
  c5/add_121/U1_1_6/SO (HADDX1)                         0.3316    12.2679 f
  c5/add_121/SUM[6] (timer0_1_DW01_inc_0)               0.0000    12.2679 f
  c5/U23/Q (AO222X1)                                    0.2775    12.5454 f
  c5/counter2_reg[6]/D (DFFNASRQX1)                     0.0245    12.5700 f
  data arrival time                                               12.5700

  clock external_clock (fall edge)                     30.0000    30.0000
  clock network delay (ideal)                           0.4000    30.4000
  clock uncertainty                                    -0.3000    30.1000
  c5/counter2_reg[6]/CLK (DFFNASRQX1)                   0.0000    30.1000 f
  library setup time                                   -0.0437    30.0563
  data required time                                              30.0563
  --------------------------------------------------------------------------
  data required time                                              30.0563
  data arrival time                                              -12.5700
  --------------------------------------------------------------------------
  slack (MET)                                                     17.4863


  Startpoint: c5/counter2_reg[1]
              (falling edge-triggered flip-flop clocked by external_clock)
  Endpoint: c5/counter2_reg[6]
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (fall edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  c5/counter2_reg[1]/CLK (DFFNASRQX1)                   0.0000    10.4000 f
  c5/counter2_reg[1]/Q (DFFNASRQX1)                     0.4732    10.8732 r
  c5/add_121/A[1] (timer0_1_DW01_inc_0)                 0.0000    10.8732 r
  c5/add_121/U1_1_1/C1 (HADDX1)                         0.2274    11.1006 r
  c5/add_121/U1_1_2/C1 (HADDX1)                         0.2082    11.3088 r
  c5/add_121/U1_1_3/C1 (HADDX1)                         0.2082    11.5171 r
  c5/add_121/U1_1_4/C1 (HADDX1)                         0.2082    11.7253 r
  c5/add_121/U1_1_5/C1 (HADDX1)                         0.2082    11.9335 r
  c5/add_121/U1_1_6/SO (HADDX1)                         0.3316    12.2651 f
  c5/add_121/SUM[6] (timer0_1_DW01_inc_0)               0.0000    12.2651 f
  c5/U23/Q (AO222X1)                                    0.2775    12.5427 f
  c5/counter2_reg[6]/D (DFFNASRQX1)                     0.0245    12.5672 f
  data arrival time                                               12.5672

  clock external_clock (fall edge)                     30.0000    30.0000
  clock network delay (ideal)                           0.4000    30.4000
  clock uncertainty                                    -0.3000    30.1000
  c5/counter2_reg[6]/CLK (DFFNASRQX1)                   0.0000    30.1000 f
  library setup time                                   -0.0437    30.0563
  data required time                                              30.0563
  --------------------------------------------------------------------------
  data required time                                              30.0563
  data arrival time                                              -12.5672
  --------------------------------------------------------------------------
  slack (MET)                                                     17.4890


  Startpoint: c5/counter2_reg[2]
              (falling edge-triggered flip-flop clocked by external_clock)
  Endpoint: c5/counter2_reg[6]
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (fall edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  c5/counter2_reg[2]/CLK (DFFNASRQX1)                   0.0000    10.4000 f
  c5/counter2_reg[2]/Q (DFFNASRQX1)                     0.4965    10.8965 f
  c5/add_121/A[2] (timer0_1_DW01_inc_0)                 0.0000    10.8965 f
  c5/add_121/U1_1_2/C1 (HADDX1)                         0.2802    11.1767 f
  c5/add_121/U1_1_3/C1 (HADDX1)                         0.2514    11.4281 f
  c5/add_121/U1_1_4/C1 (HADDX1)                         0.2514    11.6795 f
  c5/add_121/U1_1_5/C1 (HADDX1)                         0.2514    11.9309 f
  c5/add_121/U1_1_6/SO (HADDX1)                         0.3335    12.2644 f
  c5/add_121/SUM[6] (timer0_1_DW01_inc_0)               0.0000    12.2644 f
  c5/U23/Q (AO222X1)                                    0.2775    12.5420 f
  c5/counter2_reg[6]/D (DFFNASRQX1)                     0.0245    12.5665 f
  data arrival time                                               12.5665

  clock external_clock (fall edge)                     30.0000    30.0000
  clock network delay (ideal)                           0.4000    30.4000
  clock uncertainty                                    -0.3000    30.1000
  c5/counter2_reg[6]/CLK (DFFNASRQX1)                   0.0000    30.1000 f
  library setup time                                   -0.0437    30.0563
  data required time                                              30.0563
  --------------------------------------------------------------------------
  data required time                                              30.0563
  data arrival time                                              -12.5665
  --------------------------------------------------------------------------
  slack (MET)                                                     17.4898


  Startpoint: c5/counter2_reg[1]
              (falling edge-triggered flip-flop clocked by external_clock)
  Endpoint: c5/counter2_reg[5]
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (fall edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  c5/counter2_reg[1]/CLK (DFFNASRQX1)                   0.0000    10.4000 f
  c5/counter2_reg[1]/Q (DFFNASRQX1)                     0.4957    10.8957 f
  c5/add_121/A[1] (timer0_1_DW01_inc_0)                 0.0000    10.8957 f
  c5/add_121/U1_1_1/C1 (HADDX1)                         0.2801    11.1758 f
  c5/add_121/U1_1_2/C1 (HADDX1)                         0.2514    11.4272 f
  c5/add_121/U1_1_3/C1 (HADDX1)                         0.2514    11.6786 f
  c5/add_121/U1_1_4/C1 (HADDX1)                         0.2514    11.9300 f
  c5/add_121/U1_1_5/SO (HADDX1)                         0.3335    12.2635 f
  c5/add_121/SUM[5] (timer0_1_DW01_inc_0)               0.0000    12.2635 f
  c5/U24/Q (AO222X1)                                    0.2775    12.5410 f
  c5/counter2_reg[5]/D (DFFNASRQX1)                     0.0245    12.5656 f
  data arrival time                                               12.5656

  clock external_clock (fall edge)                     30.0000    30.0000
  clock network delay (ideal)                           0.4000    30.4000
  clock uncertainty                                    -0.3000    30.1000
  c5/counter2_reg[5]/CLK (DFFNASRQX1)                   0.0000    30.1000 f
  library setup time                                   -0.0437    30.0563
  data required time                                              30.0563
  --------------------------------------------------------------------------
  data required time                                              30.0563
  data arrival time                                              -12.5656
  --------------------------------------------------------------------------
  slack (MET)                                                     17.4907


  Startpoint: c5/counter2_reg[0]
              (falling edge-triggered flip-flop clocked by external_clock)
  Endpoint: c5/counter2_reg[5]
            (falling edge-triggered flip-flop clocked by external_clock)
  Path Group: external_clock
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  micro_controller_1 ForQA                 saed90nm_typ_ht

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock external_clock (fall edge)                     10.0000    10.0000
  clock network delay (ideal)                           0.4000    10.4000
  c5/counter2_reg[0]/CLK (DFFNASRQX1)                   0.0000    10.4000 f
  c5/counter2_reg[0]/Q (DFFNASRQX1)                     0.5008    10.9008 f
  c5/add_121/A[0] (timer0_1_DW01_inc_0)                 0.0000    10.9008 f
  c5/add_121/U1_1_1/C1 (HADDX1)                         0.2662    11.1670 f
  c5/add_121/U1_1_2/C1 (HADDX1)                         0.2514    11.4184 f
  c5/add_121/U1_1_3/C1 (HADDX1)                         0.2514    11.6698 f
  c5/add_121/U1_1_4/C1 (HADDX1)                         0.2514    11.9212 f
  c5/add_121/U1_1_5/SO (HADDX1)                         0.3335    12.2547 f
  c5/add_121/SUM[5] (timer0_1_DW01_inc_0)               0.0000    12.2547 f
  c5/U24/Q (AO222X1)                                    0.2775    12.5322 f
  c5/counter2_reg[5]/D (DFFNASRQX1)                     0.0245    12.5568 f
  data arrival time                                               12.5568

  clock external_clock (fall edge)                     30.0000    30.0000
  clock network delay (ideal)                           0.4000    30.4000
  clock uncertainty                                    -0.3000    30.1000
  c5/counter2_reg[5]/CLK (DFFNASRQX1)                   0.0000    30.1000 f
  library setup time                                   -0.0437    30.0563
  data required time                                              30.0563
  --------------------------------------------------------------------------
  data required time                                              30.0563
  data arrival time                                              -12.5568
  --------------------------------------------------------------------------
  slack (MET)                                                     17.4995


1
