Command: vcs -Mupdate driver.sv -o salidadriver -full64 -sverilog -kdb -lca -debug_acc+all \
-debug_region+cell+encrypt -l log_test+lint=TFIPC-L -cm line+tgl+cond+fsm+branch+assert \

                         Chronologic VCS (TM)
       Version R-2020.12-SP2_Full64 -- Mon Oct  2 00:59:49 2023

                    Copyright (c) 1991 - 2021 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.


Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS Release Notes

Parsing design file 'driver.sv'

Warning-[IPDW] Identifier previously declared
driver.sv, 9
  Second declaration for identifier 'pndng' ignored
  Identifier 'pndng' previously declared as bit. [driver.sv, 5]


Error-[SE] Syntax error
  Following verilog source has syntax error :
  "driver.sv", 67: token is 'int'
      int valor_leido;
         ^
  SystemVerilog  keyword 'int' is not expected to be used in this context.

2 warnings
1 error
CPU time: .167 seconds to compile
