{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1631997498977 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1631997498981 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 18 22:38:18 2021 " "Processing started: Sat Sep 18 22:38:18 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1631997498981 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631997498981 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off calculette-v2 -c calculette-v2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off calculette-v2 -c calculette-v2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631997498981 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1631997499208 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1631997499209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verif_add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file verif_add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 verif_add-archi_verif_add " "Found design unit 1: verif_add-archi_verif_add" {  } { { "verif_add.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet-test/verif_add.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631997505622 ""} { "Info" "ISGN_ENTITY_NAME" "1 verif_add " "Found entity 1: verif_add" {  } { { "verif_add.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet-test/verif_add.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631997505622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631997505622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "additionneur_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file additionneur_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add1_bit-archi_add1bit " "Found design unit 1: add1_bit-archi_add1bit" {  } { { "additionneur_1bit.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet-test/additionneur_1bit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631997505625 ""} { "Info" "ISGN_ENTITY_NAME" "1 add1_bit " "Found entity 1: add1_bit" {  } { { "additionneur_1bit.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet-test/additionneur_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631997505625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631997505625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "additionneur_4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file additionneur_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add4_bits-archi_add4bits " "Found design unit 1: add4_bits-archi_add4bits" {  } { { "additionneur_4bits.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet-test/additionneur_4bits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631997505627 ""} { "Info" "ISGN_ENTITY_NAME" "1 add4_bits " "Found entity 1: add4_bits" {  } { { "additionneur_4bits.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet-test/additionneur_4bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631997505627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631997505627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla_use.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cla_use.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 use_cla-archi_use_cla " "Found design unit 1: use_cla-archi_use_cla" {  } { { "cla_use.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet-test/cla_use.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631997505630 ""} { "Info" "ISGN_ENTITY_NAME" "1 use_Cla " "Found entity 1: use_Cla" {  } { { "cla_use.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet-test/cla_use.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631997505630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631997505630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calculateur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file calculateur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 calculateur-archi_calcu " "Found design unit 1: calculateur-archi_calcu" {  } { { "calculateur.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet-test/calculateur.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631997505633 ""} { "Info" "ISGN_ENTITY_NAME" "1 calculateur " "Found entity 1: calculateur" {  } { { "calculateur.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet-test/calculateur.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631997505633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631997505633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "choix_afficheur.vhd 2 1 " "Found 2 design units, including 1 entities, in source file choix_afficheur.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 choix_display-archi_choix_display " "Found design unit 1: choix_display-archi_choix_display" {  } { { "choix_afficheur.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet-test/choix_afficheur.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631997505635 ""} { "Info" "ISGN_ENTITY_NAME" "1 choix_display " "Found entity 1: choix_display" {  } { { "choix_afficheur.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet-test/choix_afficheur.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631997505635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631997505635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplication.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplication.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplicateur_4bits-archi_multi4bits " "Found design unit 1: multiplicateur_4bits-archi_multi4bits" {  } { { "multiplication.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet-test/multiplication.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631997505638 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplicateur_4bits " "Found entity 1: multiplicateur_4bits" {  } { { "multiplication.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet-test/multiplication.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631997505638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631997505638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "additionneur_complet.vhd 2 1 " "Found 2 design units, including 1 entities, in source file additionneur_complet.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_add_comp-archi_full_add_comp " "Found design unit 1: full_add_comp-archi_full_add_comp" {  } { { "additionneur_complet.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet-test/additionneur_complet.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631997505641 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_add_comp " "Found entity 1: full_add_comp" {  } { { "additionneur_complet.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet-test/additionneur_complet.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631997505641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631997505641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verif_multiplication.vhd 2 1 " "Found 2 design units, including 1 entities, in source file verif_multiplication.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 verif_multi-archi_verif_multi " "Found design unit 1: verif_multi-archi_verif_multi" {  } { { "verif_multiplication.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet-test/verif_multiplication.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631997505644 ""} { "Info" "ISGN_ENTITY_NAME" "1 verif_multi " "Found entity 1: verif_multi" {  } { { "verif_multiplication.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet-test/verif_multiplication.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631997505644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631997505644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplicateur_complet.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplicateur_complet.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_multi_comp-archi_full_multi_comp " "Found design unit 1: full_multi_comp-archi_full_multi_comp" {  } { { "multiplicateur_complet.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet-test/multiplicateur_complet.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631997505647 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_multi_comp " "Found entity 1: full_multi_comp" {  } { { "multiplicateur_complet.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet-test/multiplicateur_complet.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631997505647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631997505647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3vers1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux3vers1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux3vers1-archi_Mux3vers1 " "Found design unit 1: Mux3vers1-archi_Mux3vers1" {  } { { "mux3vers1.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet-test/mux3vers1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631997505650 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux3vers1 " "Found entity 1: Mux3vers1" {  } { { "mux3vers1.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet-test/mux3vers1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1631997505650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1631997505650 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "calculateur " "Elaborating entity \"calculateur\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1631997505702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "full_add_comp full_add_comp:additionneur0 A:archi_full_add_comp " "Elaborating entity \"full_add_comp\" using architecture \"A:archi_full_add_comp\" for hierarchy \"full_add_comp:additionneur0\"" {  } { { "calculateur.vhd" "additionneur0" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet-test/calculateur.vhd" 22 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631997505709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "add4_bits full_add_comp:additionneur0\|add4_bits:additionneur0 A:archi_add4bits " "Elaborating entity \"add4_bits\" using architecture \"A:archi_add4bits\" for hierarchy \"full_add_comp:additionneur0\|add4_bits:additionneur0\"" {  } { { "additionneur_complet.vhd" "additionneur0" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet-test/additionneur_complet.vhd" 17 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631997505715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "add1_bit full_add_comp:additionneur0\|add4_bits:additionneur0\|add1_bit:add0 A:archi_add1bit " "Elaborating entity \"add1_bit\" using architecture \"A:archi_add1bit\" for hierarchy \"full_add_comp:additionneur0\|add4_bits:additionneur0\|add1_bit:add0\"" {  } { { "additionneur_4bits.vhd" "add0" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet-test/additionneur_4bits.vhd" 18 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631997505719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "verif_add full_add_comp:additionneur0\|verif_add:verif0 A:archi_verif_add " "Elaborating entity \"verif_add\" using architecture \"A:archi_verif_add\" for hierarchy \"full_add_comp:additionneur0\|verif_add:verif0\"" {  } { { "additionneur_complet.vhd" "verif0" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet-test/additionneur_complet.vhd" 26 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631997505725 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ErrorMode verif_add.vhd(27) " "VHDL Process Statement warning at verif_add.vhd(27): signal \"ErrorMode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "verif_add.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet-test/verif_add.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1631997505726 "|calculateur|full_add_comp:additionneur0|verif_add:verif0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "full_multi_comp full_multi_comp:multiplicateur0 A:archi_full_multi_comp " "Elaborating entity \"full_multi_comp\" using architecture \"A:archi_full_multi_comp\" for hierarchy \"full_multi_comp:multiplicateur0\"" {  } { { "calculateur.vhd" "multiplicateur0" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet-test/calculateur.vhd" 32 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631997505728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "multiplicateur_4bits full_multi_comp:multiplicateur0\|multiplicateur_4bits:multiplicateur0 A:archi_multi4bits " "Elaborating entity \"multiplicateur_4bits\" using architecture \"A:archi_multi4bits\" for hierarchy \"full_multi_comp:multiplicateur0\|multiplicateur_4bits:multiplicateur0\"" {  } { { "multiplicateur_complet.vhd" "multiplicateur0" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet-test/multiplicateur_complet.vhd" 17 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631997505734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "verif_multi full_multi_comp:multiplicateur0\|verif_multi:verif0 A:archi_verif_multi " "Elaborating entity \"verif_multi\" using architecture \"A:archi_verif_multi\" for hierarchy \"full_multi_comp:multiplicateur0\|verif_multi:verif0\"" {  } { { "multiplicateur_complet.vhd" "verif0" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet-test/multiplicateur_complet.vhd" 26 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631997505750 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ErrorMode verif_multiplication.vhd(26) " "VHDL Process Statement warning at verif_multiplication.vhd(26): signal \"ErrorMode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "verif_multiplication.vhd" "" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet-test/verif_multiplication.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1631997505750 "|calculateur|full_multi_comp:multiplicateur0|verif_multi:verif0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "choix_display choix_display:MuxAfficheur A:archi_choix_display " "Elaborating entity \"choix_display\" using architecture \"A:archi_choix_display\" for hierarchy \"choix_display:MuxAfficheur\"" {  } { { "calculateur.vhd" "MuxAfficheur" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet-test/calculateur.vhd" 43 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631997505757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Mux3vers1 Mux3vers1:MuxError A:archi_mux3vers1 " "Elaborating entity \"Mux3vers1\" using architecture \"A:archi_mux3vers1\" for hierarchy \"Mux3vers1:MuxError\"" {  } { { "calculateur.vhd" "MuxError" { Text "C:/Users/thoma/OneDrive/Documents/VHDL-FPGA/Projet-VHDL/Projet-test/calculateur.vhd" 57 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631997505759 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1631997506072 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1631997506326 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1631997506326 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "49 " "Implemented 49 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1631997506345 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1631997506345 ""} { "Info" "ICUT_CUT_TM_LCELLS" "28 " "Implemented 28 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1631997506345 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1631997506345 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4794 " "Peak virtual memory: 4794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1631997506353 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 18 22:38:26 2021 " "Processing ended: Sat Sep 18 22:38:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1631997506353 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1631997506353 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1631997506353 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1631997506353 ""}
