TRACE::2020-06-02.11:52:42::SCWPlatform::Trying to open the hw design at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:42::SCWPlatform::DSA given C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:42::SCWPlatform::DSA absoulate path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:44::SCWPlatform::DSA directory C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw
TRACE::2020-06-02.11:52:44::SCWPlatform:: Platform Path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:44::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.11:52:44::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-06-02.11:52:46::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2020-06-02.11:52:46::SCWWriter::formatted JSON is {
	"platformName":	"12_PS_7_SEG",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"12_PS_7_SEG",
	"platHandOff":	"C:/eFPGA/12_PS_7_SEG/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2020-06-02.11:52:46::SCWWriter::formatted JSON is {
	"platformName":	"12_PS_7_SEG",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"12_PS_7_SEG",
	"platHandOff":	"C:/eFPGA/12_PS_7_SEG/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"12_PS_7_SEG",
	"systems":	[{
			"systemName":	"12_PS_7_SEG",
			"systemDesc":	"12_PS_7_SEG",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"12_PS_7_SEG"
		}]
}
TRACE::2020-06-02.11:52:46::SCWPlatform::Boot application domains not present, creating them
TRACE::2020-06-02.11:52:46::SCWDomain::checking for install qemu data   : 
TRACE::2020-06-02.11:52:46::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-06-02.11:52:46::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-06-02.11:52:46::SCWPlatform::Trying to open the hw design at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:46::SCWPlatform::DSA given C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:46::SCWPlatform::DSA absoulate path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:46::SCWPlatform::DSA directory C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw
TRACE::2020-06-02.11:52:46::SCWPlatform:: Platform Path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:46::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.11:52:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.11:52:46::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.11:52:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.11:52:46::SCWPlatform::Trying to open the hw design at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:46::SCWPlatform::DSA given C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:46::SCWPlatform::DSA absoulate path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:46::SCWPlatform::DSA directory C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw
TRACE::2020-06-02.11:52:46::SCWPlatform:: Platform Path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:46::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.11:52:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.11:52:46::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.11:52:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.11:52:46::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2020-06-02.11:52:46::SCWPlatform::Generating the sources  .
TRACE::2020-06-02.11:52:46::SCWBDomain::Generating boot domain sources.
TRACE::2020-06-02.11:52:46::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2020-06-02.11:52:46::SCWPlatform::Trying to open the hw design at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:46::SCWPlatform::DSA given C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:46::SCWPlatform::DSA absoulate path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:46::SCWPlatform::DSA directory C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw
TRACE::2020-06-02.11:52:46::SCWPlatform:: Platform Path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:46::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.11:52:46::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.11:52:46::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.11:52:46::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.11:52:46::SCWMssOS::Checking the sw design at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.11:52:46::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-06-02.11:52:46::SCWMssOS::No sw design opened at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.11:52:46::SCWMssOS::mss does not exists at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.11:52:46::SCWMssOS::Creating sw design at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.11:52:46::SCWMssOS::Adding the swdes entry, created swdb C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.11:52:46::SCWMssOS::updating the scw layer changes to swdes at   C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.11:52:46::SCWMssOS::Writing mss at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.11:52:46::SCWMssOS::Completed writing the mss file at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-06-02.11:52:46::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-06-02.11:52:46::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-06-02.11:52:46::SCWBDomain::Completed writing the mss file at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-06-02.11:52:55::SCWPlatform::Generating sources Done.
TRACE::2020-06-02.11:52:55::SCWPlatform::Trying to open the hw design at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:55::SCWPlatform::DSA given C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:55::SCWPlatform::DSA absoulate path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:55::SCWPlatform::DSA directory C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw
TRACE::2020-06-02.11:52:55::SCWPlatform:: Platform Path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:55::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.11:52:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.11:52:55::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.11:52:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.11:52:55::SCWMssOS::Checking the sw design at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.11:52:55::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss|C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2020-06-02.11:52:55::SCWMssOS::Could not open the swdb for C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2020-06-02.11:52:55::SCWMssOS::Could not open the sw design at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2020-06-02.11:52:55::SCWMssOS::Cleared the swdb table entry
TRACE::2020-06-02.11:52:55::SCWMssOS::No sw design opened at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.11:52:55::SCWMssOS::mss exists loading the mss file  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.11:52:55::SCWMssOS::Opened the sw design from mss  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.11:52:55::SCWMssOS::Adding the swdes entry C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-06-02.11:52:55::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-02.11:52:55::SCWMssOS::Opened the sw design.  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.11:52:55::SCWPlatform::Trying to open the hw design at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:55::SCWPlatform::DSA given C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:55::SCWPlatform::DSA absoulate path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:55::SCWPlatform::DSA directory C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw
TRACE::2020-06-02.11:52:55::SCWPlatform:: Platform Path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:55::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.11:52:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.11:52:55::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.11:52:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.11:52:55::SCWMssOS::Checking the sw design at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.11:52:55::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.11:52:55::SCWMssOS::Sw design exists and opened at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.11:52:55::SCWPlatform::Trying to open the hw design at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:55::SCWPlatform::DSA given C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:55::SCWPlatform::DSA absoulate path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:55::SCWPlatform::DSA directory C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw
TRACE::2020-06-02.11:52:55::SCWPlatform:: Platform Path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:55::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.11:52:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.11:52:55::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.11:52:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.11:52:55::SCWMssOS::Checking the sw design at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.11:52:55::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.11:52:55::SCWMssOS::Sw design exists and opened at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.11:52:55::SCWPlatform::Trying to open the hw design at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:55::SCWPlatform::DSA given C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:55::SCWPlatform::DSA absoulate path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:55::SCWPlatform::DSA directory C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw
TRACE::2020-06-02.11:52:55::SCWPlatform:: Platform Path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:55::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.11:52:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.11:52:55::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.11:52:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.11:52:55::SCWMssOS::Checking the sw design at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.11:52:55::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.11:52:55::SCWMssOS::Sw design exists and opened at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.11:52:55::SCWWriter::formatted JSON is {
	"platformName":	"12_PS_7_SEG",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"12_PS_7_SEG",
	"platHandOff":	"C:/eFPGA/12_PS_7_SEG/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"12_PS_7_SEG",
	"systems":	[{
			"systemName":	"12_PS_7_SEG",
			"systemDesc":	"12_PS_7_SEG",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"12_PS_7_SEG",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"296750e29237d2b4baf511cec1a5b995",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-06-02.11:52:55::SCWDomain::checking for install qemu data   : 
TRACE::2020-06-02.11:52:55::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-06-02.11:52:56::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-06-02.11:52:56::SCWPlatform::Trying to open the hw design at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:56::SCWPlatform::DSA given C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:56::SCWPlatform::DSA absoulate path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:56::SCWPlatform::DSA directory C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw
TRACE::2020-06-02.11:52:56::SCWPlatform:: Platform Path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:56::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.11:52:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.11:52:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.11:52:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.11:52:56::SCWPlatform::Trying to open the hw design at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:56::SCWPlatform::DSA given C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:56::SCWPlatform::DSA absoulate path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:56::SCWPlatform::DSA directory C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw
TRACE::2020-06-02.11:52:56::SCWPlatform:: Platform Path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:56::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.11:52:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.11:52:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.11:52:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.11:52:56::SCWMssOS::Checking the sw design at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:52:56::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.11:52:56::SCWMssOS::No sw design opened at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:52:56::SCWMssOS::mss does not exists at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:52:56::SCWMssOS::Creating sw design at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:52:56::SCWMssOS::Adding the swdes entry, created swdb C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:52:56::SCWMssOS::updating the scw layer changes to swdes at   C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:52:56::SCWMssOS::Writing mss at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:52:56::SCWMssOS::Completed writing the mss file at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-06-02.11:52:56::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-06-02.11:52:56::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-06-02.11:52:56::SCWPlatform::Trying to open the hw design at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:56::SCWPlatform::DSA given C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:56::SCWPlatform::DSA absoulate path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:56::SCWPlatform::DSA directory C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw
TRACE::2020-06-02.11:52:56::SCWPlatform:: Platform Path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:56::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.11:52:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.11:52:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.11:52:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.11:52:56::SCWMssOS::Checking the sw design at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.11:52:56::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.11:52:56::SCWMssOS::Sw design exists and opened at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.11:52:56::SCWPlatform::Trying to open the hw design at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:56::SCWPlatform::DSA given C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:56::SCWPlatform::DSA absoulate path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:56::SCWPlatform::DSA directory C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw
TRACE::2020-06-02.11:52:56::SCWPlatform:: Platform Path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:56::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.11:52:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.11:52:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.11:52:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.11:52:56::SCWMssOS::Checking the sw design at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.11:52:56::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.11:52:56::SCWMssOS::Sw design exists and opened at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.11:52:56::SCWPlatform::Trying to open the hw design at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:56::SCWPlatform::DSA given C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:56::SCWPlatform::DSA absoulate path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:56::SCWPlatform::DSA directory C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw
TRACE::2020-06-02.11:52:56::SCWPlatform:: Platform Path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:56::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.11:52:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.11:52:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.11:52:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.11:52:56::SCWMssOS::Checking the sw design at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.11:52:56::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.11:52:56::SCWMssOS::Sw design exists and opened at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.11:52:56::SCWPlatform::Trying to open the hw design at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:56::SCWPlatform::DSA given C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:56::SCWPlatform::DSA absoulate path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:56::SCWPlatform::DSA directory C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw
TRACE::2020-06-02.11:52:56::SCWPlatform:: Platform Path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:56::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.11:52:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.11:52:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.11:52:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.11:52:56::SCWMssOS::Checking the sw design at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:52:56::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.11:52:56::SCWMssOS::Sw design exists and opened at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:52:56::SCWPlatform::Trying to open the hw design at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:56::SCWPlatform::DSA given C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:56::SCWPlatform::DSA absoulate path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:56::SCWPlatform::DSA directory C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw
TRACE::2020-06-02.11:52:56::SCWPlatform:: Platform Path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:56::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.11:52:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.11:52:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.11:52:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.11:52:56::SCWMssOS::Checking the sw design at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:52:56::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.11:52:56::SCWMssOS::Sw design exists and opened at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:52:56::SCWPlatform::Trying to open the hw design at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:56::SCWPlatform::DSA given C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:56::SCWPlatform::DSA absoulate path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:56::SCWPlatform::DSA directory C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw
TRACE::2020-06-02.11:52:56::SCWPlatform:: Platform Path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:56::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.11:52:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.11:52:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.11:52:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.11:52:56::SCWMssOS::Checking the sw design at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:52:56::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.11:52:56::SCWMssOS::Sw design exists and opened at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:52:56::SCWWriter::formatted JSON is {
	"platformName":	"12_PS_7_SEG",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"12_PS_7_SEG",
	"platHandOff":	"C:/eFPGA/12_PS_7_SEG/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"12_PS_7_SEG",
	"systems":	[{
			"systemName":	"12_PS_7_SEG",
			"systemDesc":	"12_PS_7_SEG",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"12_PS_7_SEG",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"296750e29237d2b4baf511cec1a5b995",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-06-02.11:52:56::SCWPlatform::Trying to open the hw design at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:56::SCWPlatform::DSA given C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:56::SCWPlatform::DSA absoulate path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:56::SCWPlatform::DSA directory C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw
TRACE::2020-06-02.11:52:56::SCWPlatform:: Platform Path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:56::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.11:52:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.11:52:56::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.11:52:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.11:52:56::SCWMssOS::Checking the sw design at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:52:56::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.11:52:56::SCWMssOS::Sw design exists and opened at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:52:56::SCWMssOS::Completed writing the mss file at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-06-02.11:52:56::SCWMssOS::Forcing BSP Sources regeneration.
LOG::2020-06-02.11:52:57::SCWPlatform::Started generating the artifacts platform 12_PS_7_SEG
TRACE::2020-06-02.11:52:57::SCWPlatform::Sanity checking of platform is completed
LOG::2020-06-02.11:52:57::SCWPlatform::Started generating the artifacts for system configuration 12_PS_7_SEG
LOG::2020-06-02.11:52:57::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-06-02.11:52:57::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-06-02.11:52:57::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-06-02.11:52:57::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2020-06-02.11:52:57::SCWSystem::Checking the domain standalone_domain
LOG::2020-06-02.11:52:57::SCWSystem::Not a boot domain 
LOG::2020-06-02.11:52:57::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-06-02.11:52:57::SCWDomain::Generating domain artifcats
TRACE::2020-06-02.11:52:57::SCWMssOS::Generating standalone artifcats
TRACE::2020-06-02.11:52:57::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/export/12_PS_7_SEG/sw/12_PS_7_SEG/qemu/
TRACE::2020-06-02.11:52:57::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/export/12_PS_7_SEG/sw/12_PS_7_SEG/standalone_domain/qemu/
TRACE::2020-06-02.11:52:57::SCWMssOS:: Copying the user libraries. 
TRACE::2020-06-02.11:52:57::SCWPlatform::Trying to open the hw design at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:57::SCWPlatform::DSA given C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:57::SCWPlatform::DSA absoulate path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:57::SCWPlatform::DSA directory C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw
TRACE::2020-06-02.11:52:57::SCWPlatform:: Platform Path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:57::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.11:52:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.11:52:57::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.11:52:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.11:52:57::SCWMssOS::Checking the sw design at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:52:57::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss|C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss||
C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-06-02.11:52:57::SCWMssOS::Could not open the swdb for C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
KEYINFO::2020-06-02.11:52:57::SCWMssOS::Could not open the sw design at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss is not found

TRACE::2020-06-02.11:52:57::SCWMssOS::Cleared the swdb table entry
TRACE::2020-06-02.11:52:57::SCWMssOS::No sw design opened at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:52:57::SCWMssOS::mss exists loading the mss file  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:52:57::SCWMssOS::Opened the sw design from mss  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:52:57::SCWMssOS::Adding the swdes entry C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-06-02.11:52:57::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-02.11:52:57::SCWMssOS::Opened the sw design.  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:52:57::SCWMssOS::Completed writing the mss file at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-06-02.11:52:57::SCWMssOS::Mss edits present, copying mssfile into export location C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:52:57::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-06-02.11:52:57::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-06-02.11:52:57::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2020-06-02.11:52:57::SCWMssOS::skipping the bsp build ... 
TRACE::2020-06-02.11:52:57::SCWMssOS::Copying to export directory.
TRACE::2020-06-02.11:52:57::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-06-02.11:52:57::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2020-06-02.11:52:57::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2020-06-02.11:52:57::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-06-02.11:52:57::SCWSystem::Completed Processing the sysconfig 12_PS_7_SEG
LOG::2020-06-02.11:52:57::SCWPlatform::Completed generating the artifacts for system configuration 12_PS_7_SEG
TRACE::2020-06-02.11:52:57::SCWPlatform::Started preparing the platform 
TRACE::2020-06-02.11:52:57::SCWSystem::Writing the bif file for system config 12_PS_7_SEG
TRACE::2020-06-02.11:52:57::SCWSystem::dir created 
TRACE::2020-06-02.11:52:57::SCWSystem::Writing the bif 
TRACE::2020-06-02.11:52:57::SCWPlatform::Started writing the spfm file 
TRACE::2020-06-02.11:52:57::SCWPlatform::Started writing the xpfm file 
TRACE::2020-06-02.11:52:57::SCWPlatform::Completed generating the platform
TRACE::2020-06-02.11:52:57::SCWPlatform::Trying to open the hw design at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:57::SCWPlatform::DSA given C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:57::SCWPlatform::DSA absoulate path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:57::SCWPlatform::DSA directory C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw
TRACE::2020-06-02.11:52:57::SCWPlatform:: Platform Path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:57::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.11:52:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.11:52:57::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.11:52:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.11:52:57::SCWMssOS::Checking the sw design at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.11:52:57::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.11:52:57::SCWMssOS::Sw design exists and opened at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.11:52:57::SCWPlatform::Trying to open the hw design at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:57::SCWPlatform::DSA given C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:57::SCWPlatform::DSA absoulate path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:57::SCWPlatform::DSA directory C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw
TRACE::2020-06-02.11:52:57::SCWPlatform:: Platform Path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:57::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.11:52:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.11:52:57::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.11:52:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.11:52:57::SCWMssOS::Checking the sw design at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.11:52:57::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.11:52:57::SCWMssOS::Sw design exists and opened at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.11:52:57::SCWPlatform::Trying to open the hw design at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:57::SCWPlatform::DSA given C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:57::SCWPlatform::DSA absoulate path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:57::SCWPlatform::DSA directory C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw
TRACE::2020-06-02.11:52:57::SCWPlatform:: Platform Path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:57::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.11:52:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.11:52:57::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.11:52:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.11:52:57::SCWMssOS::Checking the sw design at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.11:52:57::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.11:52:57::SCWMssOS::Sw design exists and opened at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.11:52:57::SCWPlatform::Trying to open the hw design at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:57::SCWPlatform::DSA given C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:57::SCWPlatform::DSA absoulate path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:57::SCWPlatform::DSA directory C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw
TRACE::2020-06-02.11:52:57::SCWPlatform:: Platform Path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:57::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.11:52:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.11:52:57::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.11:52:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.11:52:57::SCWMssOS::Checking the sw design at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:52:57::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.11:52:57::SCWMssOS::Sw design exists and opened at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:52:57::SCWPlatform::Trying to open the hw design at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:57::SCWPlatform::DSA given C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:57::SCWPlatform::DSA absoulate path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:57::SCWPlatform::DSA directory C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw
TRACE::2020-06-02.11:52:57::SCWPlatform:: Platform Path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:57::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.11:52:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.11:52:57::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.11:52:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.11:52:57::SCWMssOS::Checking the sw design at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:52:57::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.11:52:57::SCWMssOS::Sw design exists and opened at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:52:57::SCWPlatform::Trying to open the hw design at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:57::SCWPlatform::DSA given C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:57::SCWPlatform::DSA absoulate path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:57::SCWPlatform::DSA directory C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw
TRACE::2020-06-02.11:52:57::SCWPlatform:: Platform Path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:57::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.11:52:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.11:52:57::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.11:52:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.11:52:57::SCWMssOS::Checking the sw design at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:52:57::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.11:52:57::SCWMssOS::Sw design exists and opened at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:52:57::SCWWriter::formatted JSON is {
	"platformName":	"12_PS_7_SEG",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"12_PS_7_SEG",
	"platHandOff":	"C:/eFPGA/12_PS_7_SEG/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"12_PS_7_SEG",
	"systems":	[{
			"systemName":	"12_PS_7_SEG",
			"systemDesc":	"12_PS_7_SEG",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"12_PS_7_SEG",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"296750e29237d2b4baf511cec1a5b995",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f8f89f0aedca9324c2ed90b2fe2fcfa3",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-06-02.11:52:57::SCWPlatform::updated the xpfm file.
TRACE::2020-06-02.11:52:57::SCWPlatform::Trying to open the hw design at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:57::SCWPlatform::DSA given C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:57::SCWPlatform::DSA absoulate path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:57::SCWPlatform::DSA directory C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw
TRACE::2020-06-02.11:52:57::SCWPlatform:: Platform Path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:57::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.11:52:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.11:52:57::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.11:52:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.11:52:57::SCWMssOS::Checking the sw design at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:52:57::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.11:52:57::SCWMssOS::Sw design exists and opened at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:52:57::SCWPlatform::Trying to open the hw design at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:57::SCWPlatform::DSA given C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:57::SCWPlatform::DSA absoulate path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:57::SCWPlatform::DSA directory C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw
TRACE::2020-06-02.11:52:57::SCWPlatform:: Platform Path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:57::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.11:52:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.11:52:57::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.11:52:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.11:52:57::SCWMssOS::Checking the sw design at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.11:52:57::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.11:52:57::SCWMssOS::Sw design exists and opened at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.11:52:57::SCWPlatform::Trying to open the hw design at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:57::SCWPlatform::DSA given C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:57::SCWPlatform::DSA absoulate path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:57::SCWPlatform::DSA directory C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw
TRACE::2020-06-02.11:52:57::SCWPlatform:: Platform Path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:57::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.11:52:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.11:52:58::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.11:52:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.11:52:58::SCWMssOS::Checking the sw design at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.11:52:58::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.11:52:58::SCWMssOS::Sw design exists and opened at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.11:52:58::SCWPlatform::Trying to open the hw design at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:58::SCWPlatform::DSA given C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:58::SCWPlatform::DSA absoulate path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:58::SCWPlatform::DSA directory C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw
TRACE::2020-06-02.11:52:58::SCWPlatform:: Platform Path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:58::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.11:52:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.11:52:58::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.11:52:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.11:52:58::SCWMssOS::Checking the sw design at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.11:52:58::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.11:52:58::SCWMssOS::Sw design exists and opened at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.11:52:58::SCWPlatform::Trying to open the hw design at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:58::SCWPlatform::DSA given C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:58::SCWPlatform::DSA absoulate path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:58::SCWPlatform::DSA directory C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw
TRACE::2020-06-02.11:52:58::SCWPlatform:: Platform Path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:58::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.11:52:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.11:52:58::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.11:52:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.11:52:58::SCWMssOS::Checking the sw design at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:52:58::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.11:52:58::SCWMssOS::Sw design exists and opened at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:52:58::SCWPlatform::Trying to open the hw design at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:58::SCWPlatform::DSA given C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:58::SCWPlatform::DSA absoulate path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:58::SCWPlatform::DSA directory C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw
TRACE::2020-06-02.11:52:58::SCWPlatform:: Platform Path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:58::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.11:52:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.11:52:58::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.11:52:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.11:52:58::SCWMssOS::Checking the sw design at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:52:58::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.11:52:58::SCWMssOS::Sw design exists and opened at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:52:58::SCWPlatform::Trying to open the hw design at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:58::SCWPlatform::DSA given C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:58::SCWPlatform::DSA absoulate path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:58::SCWPlatform::DSA directory C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw
TRACE::2020-06-02.11:52:58::SCWPlatform:: Platform Path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:58::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.11:52:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.11:52:58::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.11:52:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.11:52:58::SCWMssOS::Checking the sw design at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:52:58::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.11:52:58::SCWMssOS::Sw design exists and opened at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:52:58::SCWWriter::formatted JSON is {
	"platformName":	"12_PS_7_SEG",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"12_PS_7_SEG",
	"platHandOff":	"C:/eFPGA/12_PS_7_SEG/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"12_PS_7_SEG",
	"systems":	[{
			"systemName":	"12_PS_7_SEG",
			"systemDesc":	"12_PS_7_SEG",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"12_PS_7_SEG",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"296750e29237d2b4baf511cec1a5b995",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f8f89f0aedca9324c2ed90b2fe2fcfa3",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-06-02.11:52:58::SCWPlatform::Trying to open the hw design at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:58::SCWPlatform::DSA given C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:58::SCWPlatform::DSA absoulate path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:58::SCWPlatform::DSA directory C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw
TRACE::2020-06-02.11:52:58::SCWPlatform:: Platform Path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:58::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.11:52:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.11:52:58::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.11:52:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.11:52:58::SCWMssOS::Checking the sw design at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:52:58::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.11:52:58::SCWMssOS::Sw design exists and opened at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:52:58::SCWPlatform::Trying to open the hw design at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:58::SCWPlatform::DSA given C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:58::SCWPlatform::DSA absoulate path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:58::SCWPlatform::DSA directory C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw
TRACE::2020-06-02.11:52:58::SCWPlatform:: Platform Path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:58::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.11:52:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.11:52:58::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.11:52:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.11:52:58::SCWMssOS::Checking the sw design at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:52:58::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.11:52:58::SCWMssOS::Sw design exists and opened at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:52:58::SCWPlatform::Trying to open the hw design at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:58::SCWPlatform::DSA given C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:58::SCWPlatform::DSA absoulate path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:58::SCWPlatform::DSA directory C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw
TRACE::2020-06-02.11:52:58::SCWPlatform:: Platform Path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:58::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.11:52:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.11:52:58::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.11:52:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.11:52:58::SCWMssOS::Checking the sw design at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:52:58::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.11:52:58::SCWMssOS::Sw design exists and opened at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:52:58::SCWPlatform::Trying to open the hw design at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:58::SCWPlatform::DSA given C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:58::SCWPlatform::DSA absoulate path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:58::SCWPlatform::DSA directory C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw
TRACE::2020-06-02.11:52:58::SCWPlatform:: Platform Path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:58::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.11:52:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.11:52:58::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.11:52:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.11:52:58::SCWMssOS::Checking the sw design at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.11:52:58::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.11:52:58::SCWMssOS::Sw design exists and opened at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.11:52:58::SCWPlatform::Trying to open the hw design at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:58::SCWPlatform::DSA given C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:58::SCWPlatform::DSA absoulate path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:58::SCWPlatform::DSA directory C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw
TRACE::2020-06-02.11:52:58::SCWPlatform:: Platform Path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:58::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.11:52:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.11:52:58::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.11:52:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.11:52:58::SCWMssOS::Checking the sw design at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.11:52:58::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.11:52:58::SCWMssOS::Sw design exists and opened at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.11:52:58::SCWPlatform::Trying to open the hw design at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:58::SCWPlatform::DSA given C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:58::SCWPlatform::DSA absoulate path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:58::SCWPlatform::DSA directory C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw
TRACE::2020-06-02.11:52:58::SCWPlatform:: Platform Path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:58::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.11:52:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.11:52:58::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.11:52:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.11:52:58::SCWMssOS::Checking the sw design at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.11:52:58::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.11:52:58::SCWMssOS::Sw design exists and opened at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.11:52:58::SCWPlatform::Trying to open the hw design at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:58::SCWPlatform::DSA given C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:58::SCWPlatform::DSA absoulate path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:58::SCWPlatform::DSA directory C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw
TRACE::2020-06-02.11:52:58::SCWPlatform:: Platform Path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:58::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.11:52:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.11:52:58::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.11:52:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.11:52:58::SCWMssOS::Checking the sw design at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:52:58::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.11:52:58::SCWMssOS::Sw design exists and opened at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:52:58::SCWPlatform::Trying to open the hw design at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:58::SCWPlatform::DSA given C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:58::SCWPlatform::DSA absoulate path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:58::SCWPlatform::DSA directory C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw
TRACE::2020-06-02.11:52:58::SCWPlatform:: Platform Path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:58::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.11:52:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.11:52:58::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.11:52:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.11:52:58::SCWMssOS::Checking the sw design at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:52:58::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.11:52:58::SCWMssOS::Sw design exists and opened at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:52:58::SCWPlatform::Trying to open the hw design at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:58::SCWPlatform::DSA given C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:58::SCWPlatform::DSA absoulate path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:58::SCWPlatform::DSA directory C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw
TRACE::2020-06-02.11:52:58::SCWPlatform:: Platform Path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:58::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.11:52:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.11:52:58::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.11:52:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.11:52:58::SCWMssOS::Checking the sw design at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:52:58::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.11:52:58::SCWMssOS::Sw design exists and opened at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:52:58::SCWWriter::formatted JSON is {
	"platformName":	"12_PS_7_SEG",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"12_PS_7_SEG",
	"platHandOff":	"C:/eFPGA/12_PS_7_SEG/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"12_PS_7_SEG",
	"systems":	[{
			"systemName":	"12_PS_7_SEG",
			"systemDesc":	"12_PS_7_SEG",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"12_PS_7_SEG",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"296750e29237d2b4baf511cec1a5b995",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f8f89f0aedca9324c2ed90b2fe2fcfa3",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-06-02.11:52:58::SCWPlatform::Trying to open the hw design at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:58::SCWPlatform::DSA given C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:58::SCWPlatform::DSA absoulate path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:58::SCWPlatform::DSA directory C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw
TRACE::2020-06-02.11:52:58::SCWPlatform:: Platform Path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:58::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.11:52:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.11:52:58::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.11:52:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.11:52:58::SCWMssOS::Checking the sw design at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.11:52:58::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.11:52:58::SCWMssOS::Sw design exists and opened at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.11:52:58::SCWPlatform::Trying to open the hw design at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:58::SCWPlatform::DSA given C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:58::SCWPlatform::DSA absoulate path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:58::SCWPlatform::DSA directory C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw
TRACE::2020-06-02.11:52:58::SCWPlatform:: Platform Path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:58::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.11:52:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.11:52:58::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.11:52:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.11:52:58::SCWMssOS::Checking the sw design at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.11:52:58::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.11:52:58::SCWMssOS::Sw design exists and opened at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.11:52:58::SCWPlatform::Trying to open the hw design at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:58::SCWPlatform::DSA given C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:58::SCWPlatform::DSA absoulate path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:58::SCWPlatform::DSA directory C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw
TRACE::2020-06-02.11:52:58::SCWPlatform:: Platform Path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:58::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.11:52:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.11:52:58::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.11:52:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.11:52:58::SCWMssOS::Checking the sw design at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.11:52:58::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.11:52:58::SCWMssOS::Sw design exists and opened at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.11:52:58::SCWPlatform::Trying to open the hw design at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:58::SCWPlatform::DSA given C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:58::SCWPlatform::DSA absoulate path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:58::SCWPlatform::DSA directory C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw
TRACE::2020-06-02.11:52:58::SCWPlatform:: Platform Path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:58::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.11:52:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.11:52:58::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.11:52:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.11:52:58::SCWMssOS::Checking the sw design at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:52:58::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.11:52:58::SCWMssOS::Sw design exists and opened at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:52:58::SCWPlatform::Trying to open the hw design at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:58::SCWPlatform::DSA given C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:58::SCWPlatform::DSA absoulate path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:58::SCWPlatform::DSA directory C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw
TRACE::2020-06-02.11:52:58::SCWPlatform:: Platform Path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:58::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.11:52:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.11:52:58::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.11:52:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.11:52:58::SCWMssOS::Checking the sw design at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:52:58::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.11:52:58::SCWMssOS::Sw design exists and opened at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:52:58::SCWPlatform::Trying to open the hw design at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:58::SCWPlatform::DSA given C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:58::SCWPlatform::DSA absoulate path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:58::SCWPlatform::DSA directory C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw
TRACE::2020-06-02.11:52:58::SCWPlatform:: Platform Path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:58::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.11:52:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2020-06-02.11:52:58::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2020-06-02.11:52:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.11:52:58::SCWMssOS::Checking the sw design at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:52:58::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.11:52:58::SCWMssOS::Sw design exists and opened at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:52:58::SCWWriter::formatted JSON is {
	"platformName":	"12_PS_7_SEG",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"12_PS_7_SEG",
	"platHandOff":	"C:/eFPGA/12_PS_7_SEG/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"12_PS_7_SEG",
	"systems":	[{
			"systemName":	"12_PS_7_SEG",
			"systemDesc":	"12_PS_7_SEG",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"12_PS_7_SEG",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"296750e29237d2b4baf511cec1a5b995",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f8f89f0aedca9324c2ed90b2fe2fcfa3",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-06-02.11:52:58::SCWPlatform::Clearing the existing platform
TRACE::2020-06-02.11:52:58::SCWSystem::Clearing the existing sysconfig
TRACE::2020-06-02.11:52:58::SCWBDomain::clearing the fsbl build
TRACE::2020-06-02.11:52:58::SCWMssOS::Removing the swdes entry for  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.11:52:58::SCWMssOS::Removing the swdes entry for  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:52:58::SCWSystem::Clearing the domains completed.
TRACE::2020-06-02.11:52:58::SCWPlatform::Clearing the opened hw db.
TRACE::2020-06-02.11:52:58::SCWPlatform::DSA given C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:58::SCWPlatform::DSA absoulate path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:58::SCWPlatform:: Platform location is C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw
TRACE::2020-06-02.11:52:58::SCWPlatform:: Platform Path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:59::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.11:52:59::SCWPlatform::Removing the HwDB with name C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:59::SCWPlatform::Trying to open the hw design at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:59::SCWPlatform::DSA given C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:59::SCWPlatform::DSA absoulate path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:59::SCWPlatform::DSA directory C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw
TRACE::2020-06-02.11:52:59::SCWPlatform:: Platform Path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:52:59::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.11:52:59::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-06-02.11:53:01::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2020-06-02.11:53:01::SCWReader::Active system found as  12_PS_7_SEG
TRACE::2020-06-02.11:53:01::SCWReader::Handling sysconfig 12_PS_7_SEG
TRACE::2020-06-02.11:53:01::SCWDomain::checking for install qemu data   : 
TRACE::2020-06-02.11:53:01::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-06-02.11:53:01::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-06-02.11:53:01::SCWPlatform::Trying to open the hw design at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:01::SCWPlatform::DSA given C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:01::SCWPlatform::DSA absoulate path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:01::SCWPlatform::DSA directory C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw
TRACE::2020-06-02.11:53:01::SCWPlatform:: Platform Path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:01::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.11:53:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-02.11:53:01::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.11:53:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.11:53:01::SCWPlatform::Trying to open the hw design at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:01::SCWPlatform::DSA given C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:01::SCWPlatform::DSA absoulate path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:01::SCWPlatform::DSA directory C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw
TRACE::2020-06-02.11:53:01::SCWPlatform:: Platform Path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:01::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.11:53:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-02.11:53:01::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.11:53:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.11:53:01::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2020-06-02.11:53:01::SCWPlatform::Trying to open the hw design at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:01::SCWPlatform::DSA given C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:01::SCWPlatform::DSA absoulate path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:01::SCWPlatform::DSA directory C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw
TRACE::2020-06-02.11:53:01::SCWPlatform:: Platform Path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:01::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.11:53:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-02.11:53:01::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.11:53:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.11:53:01::SCWMssOS::Checking the sw design at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.11:53:01::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-06-02.11:53:01::SCWMssOS::No sw design opened at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.11:53:01::SCWMssOS::mss exists loading the mss file  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.11:53:01::SCWMssOS::Opened the sw design from mss  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.11:53:01::SCWMssOS::Adding the swdes entry C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2020-06-02.11:53:01::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-02.11:53:01::SCWMssOS::Opened the sw design.  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.11:53:01::SCWPlatform::Trying to open the hw design at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:01::SCWPlatform::DSA given C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:01::SCWPlatform::DSA absoulate path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:01::SCWPlatform::DSA directory C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw
TRACE::2020-06-02.11:53:01::SCWPlatform:: Platform Path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:01::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.11:53:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-02.11:53:01::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.11:53:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.11:53:01::SCWMssOS::Checking the sw design at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.11:53:01::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.11:53:01::SCWMssOS::Sw design exists and opened at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.11:53:01::SCWMssOS:: library already available in sw design:  xilffs:4.2
TRACE::2020-06-02.11:53:01::SCWPlatform::Trying to open the hw design at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:01::SCWPlatform::DSA given C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:01::SCWPlatform::DSA absoulate path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:01::SCWPlatform::DSA directory C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw
TRACE::2020-06-02.11:53:01::SCWPlatform:: Platform Path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:01::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.11:53:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-02.11:53:01::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.11:53:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.11:53:01::SCWMssOS::Checking the sw design at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.11:53:01::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.11:53:01::SCWMssOS::Sw design exists and opened at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.11:53:01::SCWMssOS:: library already available in sw design:  xilrsa:1.5
TRACE::2020-06-02.11:53:01::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-06-02.11:53:01::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-06-02.11:53:01::SCWPlatform::Trying to open the hw design at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:01::SCWPlatform::DSA given C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:01::SCWPlatform::DSA absoulate path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:01::SCWPlatform::DSA directory C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw
TRACE::2020-06-02.11:53:01::SCWPlatform:: Platform Path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:01::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.11:53:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-02.11:53:01::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.11:53:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.11:53:01::SCWMssOS::Checking the sw design at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.11:53:01::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.11:53:01::SCWMssOS::Sw design exists and opened at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.11:53:01::SCWReader::No isolation master present  
TRACE::2020-06-02.11:53:01::SCWDomain::checking for install qemu data   : 
TRACE::2020-06-02.11:53:01::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/
TRACE::2020-06-02.11:53:01::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2020-06-02.11:53:01::SCWPlatform::Trying to open the hw design at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:01::SCWPlatform::DSA given C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:01::SCWPlatform::DSA absoulate path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:01::SCWPlatform::DSA directory C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw
TRACE::2020-06-02.11:53:01::SCWPlatform:: Platform Path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:01::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.11:53:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-02.11:53:01::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.11:53:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.11:53:01::SCWPlatform::Trying to open the hw design at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:01::SCWPlatform::DSA given C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:01::SCWPlatform::DSA absoulate path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:01::SCWPlatform::DSA directory C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw
TRACE::2020-06-02.11:53:01::SCWPlatform:: Platform Path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:01::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.11:53:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-02.11:53:01::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.11:53:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.11:53:01::SCWMssOS::Checking the sw design at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:53:01::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.11:53:01::SCWMssOS::No sw design opened at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:53:01::SCWMssOS::mss exists loading the mss file  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:53:01::SCWMssOS::Opened the sw design from mss  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:53:01::SCWMssOS::Adding the swdes entry C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-06-02.11:53:01::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-02.11:53:01::SCWMssOS::Opened the sw design.  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:53:01::SCWReader::Adding prebuilt librarypaths as   
TRACE::2020-06-02.11:53:01::SCWReader::Adding prebuilt incpaths  as   
TRACE::2020-06-02.11:53:01::SCWPlatform::Trying to open the hw design at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:01::SCWPlatform::DSA given C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:01::SCWPlatform::DSA absoulate path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:01::SCWPlatform::DSA directory C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw
TRACE::2020-06-02.11:53:01::SCWPlatform:: Platform Path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:01::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.11:53:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-02.11:53:01::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.11:53:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.11:53:01::SCWMssOS::Checking the sw design at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:53:01::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.11:53:01::SCWMssOS::Sw design exists and opened at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:53:01::SCWReader::No isolation master present  
TRACE::2020-06-02.11:53:01::SCWPlatform::Trying to open the hw design at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:01::SCWPlatform::DSA given C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:01::SCWPlatform::DSA absoulate path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:01::SCWPlatform::DSA directory C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw
TRACE::2020-06-02.11:53:01::SCWPlatform:: Platform Path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:01::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.11:53:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-02.11:53:01::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.11:53:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.11:53:01::SCWMssOS::Checking the sw design at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.11:53:01::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.11:53:01::SCWMssOS::Sw design exists and opened at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.11:53:01::SCWPlatform::Trying to open the hw design at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:01::SCWPlatform::DSA given C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:01::SCWPlatform::DSA absoulate path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:01::SCWPlatform::DSA directory C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw
TRACE::2020-06-02.11:53:01::SCWPlatform:: Platform Path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:01::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.11:53:01::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-02.11:53:01::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.11:53:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.11:53:01::SCWMssOS::Checking the sw design at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:53:01::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.11:53:01::SCWMssOS::Sw design exists and opened at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:53:02::SCWMssOS::In reload Mss file.
TRACE::2020-06-02.11:53:02::SCWPlatform::Trying to open the hw design at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:02::SCWPlatform::DSA given C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:02::SCWPlatform::DSA absoulate path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:02::SCWPlatform::DSA directory C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw
TRACE::2020-06-02.11:53:02::SCWPlatform:: Platform Path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:02::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.11:53:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-02.11:53:02::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.11:53:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.11:53:02::SCWMssOS::Checking the sw design at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:53:02::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-06-02.11:53:02::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-06-02.11:53:02::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-06-02.11:53:02::SCWMssOS::Cleared the swdb table entry
TRACE::2020-06-02.11:53:02::SCWMssOS::No sw design opened at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:53:02::SCWMssOS::mss exists loading the mss file  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:53:02::SCWMssOS::Opened the sw design from mss  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:53:02::SCWMssOS::Adding the swdes entry C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-06-02.11:53:02::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-02.11:53:02::SCWMssOS::Opened the sw design.  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:53:02::SCWPlatform::Trying to open the hw design at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:02::SCWPlatform::DSA given C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:02::SCWPlatform::DSA absoulate path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:02::SCWPlatform::DSA directory C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw
TRACE::2020-06-02.11:53:02::SCWPlatform:: Platform Path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:02::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.11:53:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-02.11:53:02::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.11:53:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.11:53:02::SCWMssOS::Checking the sw design at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:53:02::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.11:53:02::SCWMssOS::Sw design exists and opened at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:53:02::SCWMssOS::Removing the swdes entry for  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:53:02::SCWMssOS::In reload Mss file.
TRACE::2020-06-02.11:53:02::SCWPlatform::Trying to open the hw design at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:02::SCWPlatform::DSA given C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:02::SCWPlatform::DSA absoulate path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:02::SCWPlatform::DSA directory C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw
TRACE::2020-06-02.11:53:02::SCWPlatform:: Platform Path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:02::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.11:53:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-02.11:53:02::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.11:53:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.11:53:02::SCWMssOS::Checking the sw design at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:53:02::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.11:53:02::SCWMssOS::No sw design opened at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:53:02::SCWMssOS::mss exists loading the mss file  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:53:02::SCWMssOS::Opened the sw design from mss  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:53:02::SCWMssOS::Adding the swdes entry C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-06-02.11:53:02::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-02.11:53:02::SCWMssOS::Opened the sw design.  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:53:02::SCWPlatform::Trying to open the hw design at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:02::SCWPlatform::DSA given C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:02::SCWPlatform::DSA absoulate path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:02::SCWPlatform::DSA directory C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw
TRACE::2020-06-02.11:53:02::SCWPlatform:: Platform Path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:02::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.11:53:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-02.11:53:02::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.11:53:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.11:53:02::SCWMssOS::Checking the sw design at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:53:02::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.11:53:02::SCWMssOS::Sw design exists and opened at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:53:02::SCWMssOS::Removing the swdes entry for  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:53:08::SCWPlatform::Trying to open the hw design at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:08::SCWPlatform::DSA given C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:08::SCWPlatform::DSA absoulate path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:08::SCWPlatform::DSA directory C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw
TRACE::2020-06-02.11:53:08::SCWPlatform:: Platform Path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:08::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.11:53:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-02.11:53:08::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.11:53:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.11:53:08::SCWMssOS::Checking the sw design at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:53:08::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.11:53:08::SCWMssOS::No sw design opened at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:53:08::SCWMssOS::mss exists loading the mss file  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:53:08::SCWMssOS::Opened the sw design from mss  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:53:08::SCWMssOS::Adding the swdes entry C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-06-02.11:53:08::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-02.11:53:08::SCWMssOS::Opened the sw design.  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:53:12::SCWPlatform::Trying to open the hw design at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:12::SCWPlatform::DSA given C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:12::SCWPlatform::DSA absoulate path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:12::SCWPlatform::DSA directory C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw
TRACE::2020-06-02.11:53:12::SCWPlatform:: Platform Path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:12::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.11:53:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-02.11:53:12::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.11:53:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.11:53:12::SCWMssOS::Checking the sw design at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:53:12::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.11:53:12::SCWMssOS::Sw design exists and opened at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:53:12::SCWPlatform::Trying to open the hw design at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:12::SCWPlatform::DSA given C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:12::SCWPlatform::DSA absoulate path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:12::SCWPlatform::DSA directory C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw
TRACE::2020-06-02.11:53:12::SCWPlatform:: Platform Path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:12::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.11:53:12::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-02.11:53:12::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.11:53:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.11:53:12::SCWMssOS::Checking the sw design at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:53:12::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.11:53:12::SCWMssOS::Sw design exists and opened at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:53:14::SCWPlatform::Trying to open the hw design at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:14::SCWPlatform::DSA given C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:14::SCWPlatform::DSA absoulate path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:14::SCWPlatform::DSA directory C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw
TRACE::2020-06-02.11:53:14::SCWPlatform:: Platform Path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:14::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.11:53:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-02.11:53:14::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.11:53:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.11:53:14::SCWMssOS::Checking the sw design at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:53:14::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.11:53:14::SCWMssOS::Sw design exists and opened at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:53:14::SCWPlatform::Trying to open the hw design at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:14::SCWPlatform::DSA given C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:14::SCWPlatform::DSA absoulate path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:14::SCWPlatform::DSA directory C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw
TRACE::2020-06-02.11:53:14::SCWPlatform:: Platform Path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:14::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.11:53:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-02.11:53:14::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.11:53:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.11:53:14::SCWMssOS::Checking the sw design at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:53:14::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.11:53:14::SCWMssOS::Sw design exists and opened at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:53:14::SCWPlatform::Trying to open the hw design at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:14::SCWPlatform::DSA given C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:14::SCWPlatform::DSA absoulate path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:14::SCWPlatform::DSA directory C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw
TRACE::2020-06-02.11:53:14::SCWPlatform:: Platform Path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:14::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.11:53:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-02.11:53:14::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.11:53:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.11:53:14::SCWMssOS::Checking the sw design at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.11:53:14::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.11:53:14::SCWMssOS::Sw design exists and opened at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.11:53:14::SCWPlatform::Trying to open the hw design at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:14::SCWPlatform::DSA given C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:14::SCWPlatform::DSA absoulate path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:14::SCWPlatform::DSA directory C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw
TRACE::2020-06-02.11:53:14::SCWPlatform:: Platform Path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:14::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.11:53:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-02.11:53:14::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.11:53:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.11:53:14::SCWMssOS::Checking the sw design at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:53:14::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.11:53:14::SCWMssOS::Sw design exists and opened at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:53:14::SCWWriter::formatted JSON is {
	"platformName":	"12_PS_7_SEG",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"12_PS_7_SEG",
	"platHandOff":	"C:/eFPGA/12_PS_7_SEG/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"12_PS_7_SEG",
	"systems":	[{
			"systemName":	"12_PS_7_SEG",
			"systemDesc":	"12_PS_7_SEG",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"12_PS_7_SEG",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"296750e29237d2b4baf511cec1a5b995",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"f8f89f0aedca9324c2ed90b2fe2fcfa3",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_uart_1",
							"stdout":	"ps7_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-06-02.11:53:14::SCWPlatform::Trying to open the hw design at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:14::SCWPlatform::DSA given C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:14::SCWPlatform::DSA absoulate path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:14::SCWPlatform::DSA directory C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw
TRACE::2020-06-02.11:53:14::SCWPlatform:: Platform Path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:14::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.11:53:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-02.11:53:14::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.11:53:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.11:53:14::SCWMssOS::Checking the sw design at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:53:14::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.11:53:14::SCWMssOS::Sw design exists and opened at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:53:14::SCWMssOS::Removing the swdes entry for  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:53:14::SCWMssOS::In reload Mss file.
TRACE::2020-06-02.11:53:14::SCWPlatform::Trying to open the hw design at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:14::SCWPlatform::DSA given C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:14::SCWPlatform::DSA absoulate path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:14::SCWPlatform::DSA directory C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw
TRACE::2020-06-02.11:53:14::SCWPlatform:: Platform Path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:14::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.11:53:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-02.11:53:14::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.11:53:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.11:53:14::SCWMssOS::Checking the sw design at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:53:14::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.11:53:14::SCWMssOS::No sw design opened at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:53:14::SCWMssOS::mss exists loading the mss file  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:53:14::SCWMssOS::Opened the sw design from mss  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:53:14::SCWMssOS::Adding the swdes entry C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-06-02.11:53:14::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-02.11:53:14::SCWMssOS::Opened the sw design.  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:53:14::SCWPlatform::Trying to open the hw design at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:14::SCWPlatform::DSA given C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:14::SCWPlatform::DSA absoulate path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:14::SCWPlatform::DSA directory C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw
TRACE::2020-06-02.11:53:14::SCWPlatform:: Platform Path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:14::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.11:53:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-02.11:53:14::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.11:53:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.11:53:14::SCWMssOS::Checking the sw design at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:53:14::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.11:53:14::SCWMssOS::Sw design exists and opened at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:53:14::SCWPlatform::Trying to open the hw design at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:14::SCWPlatform::DSA given C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:14::SCWPlatform::DSA absoulate path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:14::SCWPlatform::DSA directory C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw
TRACE::2020-06-02.11:53:14::SCWPlatform:: Platform Path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:14::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.11:53:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-02.11:53:14::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.11:53:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.11:53:14::SCWMssOS::Checking the sw design at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:53:14::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.11:53:14::SCWMssOS::Sw design exists and opened at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:53:14::SCWPlatform::Trying to open the hw design at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:14::SCWPlatform::DSA given C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:14::SCWPlatform::DSA absoulate path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:14::SCWPlatform::DSA directory C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw
TRACE::2020-06-02.11:53:14::SCWPlatform:: Platform Path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:14::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.11:53:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-02.11:53:14::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.11:53:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.11:53:14::SCWMssOS::Checking the sw design at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:53:14::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.11:53:14::SCWMssOS::Sw design exists and opened at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:53:14::SCWPlatform::Trying to open the hw design at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:14::SCWPlatform::DSA given C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:14::SCWPlatform::DSA absoulate path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:14::SCWPlatform::DSA directory C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw
TRACE::2020-06-02.11:53:14::SCWPlatform:: Platform Path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:14::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.11:53:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-02.11:53:14::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.11:53:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.11:53:14::SCWMssOS::Checking the sw design at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:53:14::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.11:53:14::SCWMssOS::Sw design exists and opened at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:53:14::SCWPlatform::Trying to open the hw design at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:14::SCWPlatform::DSA given C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:14::SCWPlatform::DSA absoulate path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:14::SCWPlatform::DSA directory C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw
TRACE::2020-06-02.11:53:14::SCWPlatform:: Platform Path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:14::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.11:53:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-02.11:53:14::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.11:53:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.11:53:15::SCWMssOS::Checking the sw design at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:53:15::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.11:53:15::SCWMssOS::Sw design exists and opened at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:53:15::SCWMssOS::Removing the swdes entry for  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:53:15::SCWPlatform::Trying to open the hw design at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:15::SCWPlatform::DSA given C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:15::SCWPlatform::DSA absoulate path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:15::SCWPlatform::DSA directory C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw
TRACE::2020-06-02.11:53:15::SCWPlatform:: Platform Path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:15::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.11:53:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-02.11:53:15::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.11:53:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.11:53:15::SCWMssOS::Checking the sw design at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:53:15::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.11:53:15::SCWMssOS::No sw design opened at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:53:15::SCWMssOS::mss exists loading the mss file  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:53:15::SCWMssOS::Opened the sw design from mss  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:53:15::SCWMssOS::Adding the swdes entry C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-06-02.11:53:15::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-02.11:53:15::SCWMssOS::Opened the sw design.  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:53:15::SCWMssOS::Completed writing the mss file at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-06-02.11:53:15::SCWMssOS::Forcing BSP Sources regeneration.
KEYINFO::2020-06-02.11:53:16::SCWMssOS::Removing file C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp\system_0.mss
LOG::2020-06-02.11:53:19::SCWPlatform::Started generating the artifacts platform 12_PS_7_SEG
TRACE::2020-06-02.11:53:19::SCWPlatform::Sanity checking of platform is completed
LOG::2020-06-02.11:53:19::SCWPlatform::Started generating the artifacts for system configuration 12_PS_7_SEG
LOG::2020-06-02.11:53:19::SCWSystem::Checking the domain zynq_fsbl
LOG::2020-06-02.11:53:19::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2020-06-02.11:53:19::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-06-02.11:53:19::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2020-06-02.11:53:19::SCWPlatform::Trying to open the hw design at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:19::SCWPlatform::DSA given C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:19::SCWPlatform::DSA absoulate path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:19::SCWPlatform::DSA directory C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw
TRACE::2020-06-02.11:53:19::SCWPlatform:: Platform Path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:19::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.11:53:19::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-02.11:53:19::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.11:53:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.11:53:19::SCWMssOS::Checking the sw design at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.11:53:19::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.11:53:19::SCWMssOS::Sw design exists and opened at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.11:53:19::SCWBDomain::Completed writing the mss file at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp
TRACE::2020-06-02.11:53:19::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-06-02.11:53:19::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2020-06-02.11:53:19::SCWBDomain::System Command Ran  C:&  cd  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl & make 
TRACE::2020-06-02.11:53:20::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2020-06-02.11:53:20::SCWBDomain::make[1]: Entering directory 'C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-06-02.11:53:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-06-02.11:53:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-06-02.11:53:20::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-06-02.11:53:20::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-06-02.11:53:20::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_
TRACE::2020-06-02.11:53:20::SCWBDomain::6/src'

TRACE::2020-06-02.11:53:20::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6
TRACE::2020-06-02.11:53:20::SCWBDomain::/src'

TRACE::2020-06-02.11:53:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-06-02.11:53:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-06-02.11:53:20::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-06-02.11:53:20::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-06-02.11:53:20::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/s
TRACE::2020-06-02.11:53:20::SCWBDomain::rc'

TRACE::2020-06-02.11:53:20::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/sr
TRACE::2020-06-02.11:53:20::SCWBDomain::c'

TRACE::2020-06-02.11:53:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-06-02.11:53:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-06-02.11:53:20::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-06-02.11:53:20::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-06-02.11:53:20::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2020-06-02.11:53:20::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2020-06-02.11:53:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-06-02.11:53:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-02.11:53:20::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-02.11:53:20::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-06-02.11:53:20::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2020-06-02.11:53:20::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2020-06-02.11:53:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-06-02.11:53:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-06-02.11:53:20::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-06-02.11:53:20::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-06-02.11:53:20::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2020-06-02.11:53:20::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2020-06-02.11:53:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-06-02.11:53:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-02.11:53:20::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-02.11:53:20::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-06-02.11:53:20::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2020-06-02.11:53:20::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2020-06-02.11:53:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2020-06-02.11:53:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-06-02.11:53:20::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-06-02.11:53:20::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-06-02.11:53:20::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpio_v4_5/src'

TRACE::2020-06-02.11:53:20::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpio_v4_5/src'

TRACE::2020-06-02.11:53:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-06-02.11:53:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-02.11:53:20::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-02.11:53:20::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-06-02.11:53:20::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/iicps_v3_10/src'

TRACE::2020-06-02.11:53:20::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/iicps_v3_10/src'

TRACE::2020-06-02.11:53:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-06-02.11:53:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-02.11:53:20::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-02.11:53:20::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-06-02.11:53:20::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2020-06-02.11:53:20::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2020-06-02.11:53:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-06-02.11:53:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-02.11:53:20::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-02.11:53:20::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-06-02.11:53:20::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2020-06-02.11:53:20::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2020-06-02.11:53:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-06-02.11:53:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-06-02.11:53:20::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-06-02.11:53:20::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2020-06-02.11:53:20::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2020-06-02.11:53:20::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2020-06-02.11:53:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-06-02.11:53:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-02.11:53:20::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-02.11:53:20::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-06-02.11:53:20::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2020-06-02.11:53:20::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2020-06-02.11:53:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-06-02.11:53:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-06-02.11:53:20::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-06-02.11:53:20::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2020-06-02.11:53:20::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2020-06-02.11:53:20::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2020-06-02.11:53:20::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-06-02.11:53:20::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-06-02.11:53:20::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-06-02.11:53:20::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2020-06-02.11:53:20::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_1/src
TRACE::2020-06-02.11:53:20::SCWBDomain::'

TRACE::2020-06-02.11:53:21::SCWBDomain::make[3]: Entering directory 'C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_1/src
TRACE::2020-06-02.11:53:21::SCWBDomain::/profile'

TRACE::2020-06-02.11:53:21::SCWBDomain::make[3]: Leaving directory 'C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_1/src/
TRACE::2020-06-02.11:53:21::SCWBDomain::profile'

TRACE::2020-06-02.11:53:21::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_1/src'
TRACE::2020-06-02.11:53:21::SCWBDomain::

TRACE::2020-06-02.11:53:21::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-06-02.11:53:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-02.11:53:21::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-02.11:53:21::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-06-02.11:53:21::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2020-06-02.11:53:21::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2020-06-02.11:53:21::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-06-02.11:53:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-06-02.11:53:21::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-06-02.11:53:21::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-06-02.11:53:21::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2020-06-02.11:53:21::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2020-06-02.11:53:21::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-06-02.11:53:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-02.11:53:21::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-02.11:53:21::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-06-02.11:53:21::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2020-06-02.11:53:21::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2020-06-02.11:53:21::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2020-06-02.11:53:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-02.11:53:21::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-02.11:53:21::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-06-02.11:53:21::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2020-06-02.11:53:21::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2020-06-02.11:53:21::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2020-06-02.11:53:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-02.11:53:21::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-02.11:53:21::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2020-06-02.11:53:21::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2020-06-02.11:53:21::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2020-06-02.11:53:21::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-06-02.11:53:21::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-06-02.11:53:21::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-06-02.11:53:21::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-06-02.11:53:21::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_
TRACE::2020-06-02.11:53:21::SCWBDomain::6/src'

TRACE::2020-06-02.11:53:21::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2020-06-02.11:53:22::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6
TRACE::2020-06-02.11:53:22::SCWBDomain::/src'

TRACE::2020-06-02.11:53:22::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-06-02.11:53:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-06-02.11:53:22::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-06-02.11:53:22::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2020-06-02.11:53:22::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/s
TRACE::2020-06-02.11:53:22::SCWBDomain::rc'

TRACE::2020-06-02.11:53:22::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2020-06-02.11:53:22::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/sr
TRACE::2020-06-02.11:53:22::SCWBDomain::c'

TRACE::2020-06-02.11:53:22::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-06-02.11:53:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-06-02.11:53:22::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-06-02.11:53:22::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-06-02.11:53:22::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2020-06-02.11:53:22::SCWBDomain::"Compiling ddrps"

TRACE::2020-06-02.11:53:22::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_0/src'

TRACE::2020-06-02.11:53:22::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-06-02.11:53:22::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-02.11:53:22::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-02.11:53:22::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-06-02.11:53:22::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2020-06-02.11:53:22::SCWBDomain::"Compiling devcfg"

TRACE::2020-06-02.11:53:23::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_5/src'

TRACE::2020-06-02.11:53:23::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-06-02.11:53:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-06-02.11:53:23::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-06-02.11:53:23::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-06-02.11:53:23::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2020-06-02.11:53:23::SCWBDomain::"Compiling dmaps"

TRACE::2020-06-02.11:53:23::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_5/src'

TRACE::2020-06-02.11:53:23::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-06-02.11:53:23::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-02.11:53:23::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-02.11:53:23::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-06-02.11:53:23::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2020-06-02.11:53:23::SCWBDomain::"Compiling gpiops"

TRACE::2020-06-02.11:53:24::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_6/src'

TRACE::2020-06-02.11:53:24::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2020-06-02.11:53:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-06-02.11:53:24::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-06-02.11:53:24::SCWBDomain::les -g -Wall -Wextra"

TRACE::2020-06-02.11:53:24::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpio_v4_5/src'

TRACE::2020-06-02.11:53:24::SCWBDomain::"Compiling gpio"

TRACE::2020-06-02.11:53:25::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpio_v4_5/src'

TRACE::2020-06-02.11:53:25::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-06-02.11:53:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-02.11:53:25::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-02.11:53:25::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-06-02.11:53:25::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/iicps_v3_10/src'

TRACE::2020-06-02.11:53:25::SCWBDomain::"Compiling iicps"

TRACE::2020-06-02.11:53:26::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/iicps_v3_10/src'

TRACE::2020-06-02.11:53:26::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-06-02.11:53:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-02.11:53:26::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-02.11:53:26::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-06-02.11:53:26::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2020-06-02.11:53:26::SCWBDomain::"Compiling qspips"

TRACE::2020-06-02.11:53:27::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_6/src'

TRACE::2020-06-02.11:53:27::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-06-02.11:53:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-02.11:53:27::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-02.11:53:27::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-06-02.11:53:27::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2020-06-02.11:53:27::SCWBDomain::"Compiling scugic"

TRACE::2020-06-02.11:53:28::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_1/src'

TRACE::2020-06-02.11:53:28::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-06-02.11:53:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-06-02.11:53:28::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-06-02.11:53:28::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2020-06-02.11:53:28::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2020-06-02.11:53:28::SCWBDomain::"Compiling scutimer"

TRACE::2020-06-02.11:53:28::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_1/src'

TRACE::2020-06-02.11:53:28::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-06-02.11:53:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-02.11:53:28::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-02.11:53:28::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-06-02.11:53:28::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2020-06-02.11:53:28::SCWBDomain::"Compiling scuwdt"

TRACE::2020-06-02.11:53:29::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_1/src'

TRACE::2020-06-02.11:53:29::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-06-02.11:53:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-06-02.11:53:29::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-06-02.11:53:29::SCWBDomain::les -g -Wall -Wextra"

TRACE::2020-06-02.11:53:29::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2020-06-02.11:53:29::SCWBDomain::"Compiling sdps"

TRACE::2020-06-02.11:53:30::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_8/src'

TRACE::2020-06-02.11:53:30::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-06-02.11:53:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-06-02.11:53:30::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-06-02.11:53:30::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2020-06-02.11:53:30::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_1/src
TRACE::2020-06-02.11:53:30::SCWBDomain::'

TRACE::2020-06-02.11:53:30::SCWBDomain::"Compiling standalone"

TRACE::2020-06-02.11:53:34::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_1/src'
TRACE::2020-06-02.11:53:34::SCWBDomain::

TRACE::2020-06-02.11:53:34::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-06-02.11:53:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-02.11:53:34::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-02.11:53:34::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-06-02.11:53:34::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2020-06-02.11:53:34::SCWBDomain::"Compiling uartps"

TRACE::2020-06-02.11:53:35::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_8/src'

TRACE::2020-06-02.11:53:35::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-06-02.11:53:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-06-02.11:53:35::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-06-02.11:53:35::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2020-06-02.11:53:35::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2020-06-02.11:53:35::SCWBDomain::"Compiling usbps"

TRACE::2020-06-02.11:53:36::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_4/src'

TRACE::2020-06-02.11:53:36::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-06-02.11:53:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-02.11:53:36::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-02.11:53:36::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-06-02.11:53:36::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2020-06-02.11:53:36::SCWBDomain::"Compiling xadcps"

TRACE::2020-06-02.11:53:37::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_3/src'

TRACE::2020-06-02.11:53:37::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_2/src"

TRACE::2020-06-02.11:53:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-02.11:53:37::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-02.11:53:37::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-06-02.11:53:37::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2020-06-02.11:53:37::SCWBDomain::"Compiling XilFFs Library"

TRACE::2020-06-02.11:53:38::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_2/src'

TRACE::2020-06-02.11:53:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_5/src"

TRACE::2020-06-02.11:53:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-02.11:53:38::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-02.11:53:38::SCWBDomain::files -g -Wall -Wextra"

TRACE::2020-06-02.11:53:38::SCWBDomain::make[2]: Entering directory 'C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2020-06-02.11:53:38::SCWBDomain::make[2]: Leaving directory 'C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_5/src'

TRACE::2020-06-02.11:53:38::SCWBDomain::'Finished building libraries'

TRACE::2020-06-02.11:53:38::SCWBDomain::make[1]: Leaving directory 'C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2020-06-02.11:53:38::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2020-06-02.11:53:38::SCWBDomain::include -I.

TRACE::2020-06-02.11:53:38::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-06-02.11:53:38::SCWBDomain::9_0/include -I.

TRACE::2020-06-02.11:53:38::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-06-02.11:53:38::SCWBDomain::0/include -I.

TRACE::2020-06-02.11:53:38::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c image_mover.c -o image_mover.o -Izynq_fsbl_b
TRACE::2020-06-02.11:53:38::SCWBDomain::sp/ps7_cortexa9_0/include -I.

TRACE::2020-06-02.11:53:39::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-06-02.11:53:39::SCWBDomain::0/include -I.

TRACE::2020-06-02.11:53:39::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_fsbl_bsp
TRACE::2020-06-02.11:53:39::SCWBDomain::/ps7_cortexa9_0/include -I.

TRACE::2020-06-02.11:53:39::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c main.c -o main.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-06-02.11:53:39::SCWBDomain::9_0/include -I.

TRACE::2020-06-02.11:53:39::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_cortexa9_
TRACE::2020-06-02.11:53:39::SCWBDomain::0/include -I.

TRACE::2020-06-02.11:53:39::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-06-02.11:53:39::SCWBDomain::9_0/include -I.

TRACE::2020-06-02.11:53:39::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c ps7_init.c -o ps7_init.o -Izynq_fsbl_bsp/ps7
TRACE::2020-06-02.11:53:39::SCWBDomain::_cortexa9_0/include -I.

TRACE::2020-06-02.11:53:39::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_cortexa
TRACE::2020-06-02.11:53:39::SCWBDomain::9_0/include -I.

TRACE::2020-06-02.11:53:39::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -c fsbl_handoff.S -o fsbl_handoff.o -Izynq_fsbl
TRACE::2020-06-02.11:53:39::SCWBDomain::_bsp/ps7_cortexa9_0/include -I.

TRACE::2020-06-02.11:53:39::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o
TRACE::2020-06-02.11:53:39::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2020-06-02.11:53:39::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2020-06-02.11:53:39::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                      -Wl,--gc-secti
TRACE::2020-06-02.11:53:39::SCWBDomain::ons -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2020-06-02.11:53:39::SCWSystem::Checking the domain standalone_domain
LOG::2020-06-02.11:53:39::SCWSystem::Not a boot domain 
LOG::2020-06-02.11:53:39::SCWSystem::Started Processing the domain standalone_domain
TRACE::2020-06-02.11:53:39::SCWDomain::Generating domain artifcats
TRACE::2020-06-02.11:53:39::SCWMssOS::Generating standalone artifcats
TRACE::2020-06-02.11:53:39::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/export/12_PS_7_SEG/sw/12_PS_7_SEG/qemu/
TRACE::2020-06-02.11:53:39::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/export/12_PS_7_SEG/sw/12_PS_7_SEG/standalone_domain/qemu/
TRACE::2020-06-02.11:53:39::SCWMssOS:: Copying the user libraries. 
TRACE::2020-06-02.11:53:39::SCWPlatform::Trying to open the hw design at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:39::SCWPlatform::DSA given C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:39::SCWPlatform::DSA absoulate path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:39::SCWPlatform::DSA directory C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw
TRACE::2020-06-02.11:53:39::SCWPlatform:: Platform Path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:39::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.11:53:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-02.11:53:39::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.11:53:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.11:53:39::SCWMssOS::Checking the sw design at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:53:39::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2020-06-02.11:53:39::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2020-06-02.11:53:39::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2020-06-02.11:53:39::SCWMssOS::Cleared the swdb table entry
TRACE::2020-06-02.11:53:39::SCWMssOS::No sw design opened at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:53:39::SCWMssOS::mss exists loading the mss file  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:53:39::SCWMssOS::Opened the sw design from mss  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:53:39::SCWMssOS::Adding the swdes entry C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2020-06-02.11:53:39::SCWMssOS::updating the scw layer about changes
TRACE::2020-06-02.11:53:40::SCWMssOS::Opened the sw design.  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:53:40::SCWMssOS::Completed writing the mss file at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2020-06-02.11:53:40::SCWMssOS::Mss edits present, copying mssfile into export location C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:53:40::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-06-02.11:53:40::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-06-02.11:53:40::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2020-06-02.11:53:40::SCWMssOS::doing bsp build ... 
TRACE::2020-06-02.11:53:40::SCWMssOS::System Command Ran  C: & cd  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2020-06-02.11:53:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-06-02.11:53:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2020-06-02.11:53:40::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2020-06-02.11:53:40::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2020-06-02.11:53:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-06-02.11:53:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-06-02.11:53:40::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-06-02.11:53:40::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-06-02.11:53:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-06-02.11:53:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-06-02.11:53:40::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-06-02.11:53:40::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-06-02.11:53:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-06-02.11:53:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-02.11:53:40::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-02.11:53:40::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-06-02.11:53:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-06-02.11:53:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-06-02.11:53:40::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-06-02.11:53:40::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-06-02.11:53:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-06-02.11:53:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-02.11:53:40::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-02.11:53:40::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-06-02.11:53:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2020-06-02.11:53:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-06-02.11:53:40::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-06-02.11:53:40::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-06-02.11:53:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-06-02.11:53:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-02.11:53:40::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-02.11:53:40::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-06-02.11:53:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-06-02.11:53:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-02.11:53:40::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-02.11:53:40::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-06-02.11:53:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-06-02.11:53:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-02.11:53:40::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-02.11:53:40::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-06-02.11:53:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-06-02.11:53:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2020-06-02.11:53:40::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2020-06-02.11:53:40::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2020-06-02.11:53:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-06-02.11:53:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-02.11:53:40::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-02.11:53:40::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-06-02.11:53:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-06-02.11:53:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2020-06-02.11:53:40::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2020-06-02.11:53:40::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2020-06-02.11:53:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-06-02.11:53:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2020-06-02.11:53:40::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2020-06-02.11:53:40::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2020-06-02.11:53:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-06-02.11:53:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-02.11:53:40::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-02.11:53:40::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-06-02.11:53:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-06-02.11:53:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-06-02.11:53:40::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-06-02.11:53:40::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-06-02.11:53:41::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-06-02.11:53:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2020-06-02.11:53:41::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2020-06-02.11:53:41::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2020-06-02.11:53:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src"

TRACE::2020-06-02.11:53:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2020-06-02.11:53:41::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2020-06-02.11:53:41::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2020-06-02.11:53:41::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2020-06-02.11:53:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src"

TRACE::2020-06-02.11:53:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2020-06-02.11:53:41::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2020-06-02.11:53:41::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2020-06-02.11:53:41::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2020-06-02.11:53:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_0/src"

TRACE::2020-06-02.11:53:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-06-02.11:53:41::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-06-02.11:53:41::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-06-02.11:53:41::SCWMssOS::"Compiling ddrps"

TRACE::2020-06-02.11:53:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_5/src"

TRACE::2020-06-02.11:53:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-02.11:53:41::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-02.11:53:41::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-06-02.11:53:41::SCWMssOS::"Compiling devcfg"

TRACE::2020-06-02.11:53:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_5/src"

TRACE::2020-06-02.11:53:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-06-02.11:53:42::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-06-02.11:53:42::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-06-02.11:53:42::SCWMssOS::"Compiling dmaps"

TRACE::2020-06-02.11:53:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_6/src"

TRACE::2020-06-02.11:53:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-02.11:53:42::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-02.11:53:42::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-06-02.11:53:42::SCWMssOS::"Compiling gpiops"

TRACE::2020-06-02.11:53:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpio_v4_5/src"

TRACE::2020-06-02.11:53:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpio_v4_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-06-02.11:53:43::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-06-02.11:53:43::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-06-02.11:53:43::SCWMssOS::"Compiling gpio"

TRACE::2020-06-02.11:53:44::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/iicps_v3_10/src"

TRACE::2020-06-02.11:53:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/iicps_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-02.11:53:44::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-02.11:53:44::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-06-02.11:53:44::SCWMssOS::"Compiling iicps"

TRACE::2020-06-02.11:53:45::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_6/src"

TRACE::2020-06-02.11:53:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-02.11:53:45::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-02.11:53:45::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-06-02.11:53:45::SCWMssOS::"Compiling qspips"

TRACE::2020-06-02.11:53:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_1/src"

TRACE::2020-06-02.11:53:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-02.11:53:46::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-02.11:53:46::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-06-02.11:53:46::SCWMssOS::"Compiling scugic"

TRACE::2020-06-02.11:53:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_1/src"

TRACE::2020-06-02.11:53:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2020-06-02.11:53:47::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2020-06-02.11:53:47::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2020-06-02.11:53:47::SCWMssOS::"Compiling scutimer"

TRACE::2020-06-02.11:53:47::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_1/src"

TRACE::2020-06-02.11:53:47::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-02.11:53:47::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-02.11:53:47::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-06-02.11:53:47::SCWMssOS::"Compiling scuwdt"

TRACE::2020-06-02.11:53:48::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_8/src"

TRACE::2020-06-02.11:53:48::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2020-06-02.11:53:48::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2020-06-02.11:53:48::SCWMssOS::les -g -Wall -Wextra"

TRACE::2020-06-02.11:53:48::SCWMssOS::"Compiling sdps"

TRACE::2020-06-02.11:53:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_1/src"

TRACE::2020-06-02.11:53:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2020-06-02.11:53:49::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2020-06-02.11:53:49::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2020-06-02.11:53:49::SCWMssOS::"Compiling standalone"

TRACE::2020-06-02.11:53:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_8/src"

TRACE::2020-06-02.11:53:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-02.11:53:53::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-02.11:53:53::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-06-02.11:53:53::SCWMssOS::"Compiling uartps"

TRACE::2020-06-02.11:53:54::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_4/src"

TRACE::2020-06-02.11:53:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2020-06-02.11:53:54::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2020-06-02.11:53:54::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2020-06-02.11:53:54::SCWMssOS::"Compiling usbps"

TRACE::2020-06-02.11:53:55::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_3/src"

TRACE::2020-06-02.11:53:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2020-06-02.11:53:55::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2020-06-02.11:53:55::SCWMssOS::files -g -Wall -Wextra"

TRACE::2020-06-02.11:53:55::SCWMssOS::"Compiling xadcps"

TRACE::2020-06-02.11:53:56::SCWMssOS::'Finished building libraries'

TRACE::2020-06-02.11:53:56::SCWMssOS::Copying to export directory.
TRACE::2020-06-02.11:53:56::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-06-02.11:53:56::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-06-02.11:53:56::SCWSystem::Completed Processing the domain standalone_domain
LOG::2020-06-02.11:53:56::SCWSystem::Completed Processing the sysconfig 12_PS_7_SEG
LOG::2020-06-02.11:53:56::SCWPlatform::Completed generating the artifacts for system configuration 12_PS_7_SEG
TRACE::2020-06-02.11:53:56::SCWPlatform::Started preparing the platform 
TRACE::2020-06-02.11:53:56::SCWSystem::Writing the bif file for system config 12_PS_7_SEG
TRACE::2020-06-02.11:53:56::SCWSystem::dir created 
TRACE::2020-06-02.11:53:56::SCWSystem::Writing the bif 
TRACE::2020-06-02.11:53:56::SCWPlatform::Started writing the spfm file 
TRACE::2020-06-02.11:53:56::SCWPlatform::Started writing the xpfm file 
TRACE::2020-06-02.11:53:56::SCWPlatform::Completed generating the platform
TRACE::2020-06-02.11:53:56::SCWPlatform::Trying to open the hw design at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:56::SCWPlatform::DSA given C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:56::SCWPlatform::DSA absoulate path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:56::SCWPlatform::DSA directory C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw
TRACE::2020-06-02.11:53:56::SCWPlatform:: Platform Path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:56::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.11:53:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-02.11:53:56::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.11:53:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.11:53:56::SCWMssOS::Checking the sw design at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.11:53:56::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.11:53:56::SCWMssOS::Sw design exists and opened at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2020-06-02.11:53:56::SCWPlatform::Trying to open the hw design at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:56::SCWPlatform::DSA given C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:56::SCWPlatform::DSA absoulate path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:56::SCWPlatform::DSA directory C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw
TRACE::2020-06-02.11:53:56::SCWPlatform:: Platform Path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:56::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.11:53:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-02.11:53:56::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.11:53:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.11:53:56::SCWMssOS::Checking the sw design at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:53:56::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.11:53:56::SCWMssOS::Sw design exists and opened at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:53:56::SCWWriter::formatted JSON is {
	"platformName":	"12_PS_7_SEG",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"12_PS_7_SEG",
	"platHandOff":	"C:/eFPGA/12_PS_7_SEG/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"12_PS_7_SEG",
	"systems":	[{
			"systemName":	"12_PS_7_SEG",
			"systemDesc":	"12_PS_7_SEG",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"12_PS_7_SEG",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"296750e29237d2b4baf511cec1a5b995",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.2", "xilrsa:1.5"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2019.2/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.1",
					"mssFile":	"",
					"md5Digest":	"ef64fa8ae1259d26b3939c404ecbccdb",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"standalone":	{
							"stdin":	"ps7_uart_1",
							"stdout":	"ps7_uart_1",
							"libOptionNames":	["stdin", "stdout"]
						},
						"libsContainingOptions":	["standalone"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-06-02.11:53:56::SCWPlatform::updated the xpfm file.
TRACE::2020-06-02.11:53:56::SCWPlatform::Trying to open the hw design at C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:56::SCWPlatform::DSA given C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:56::SCWPlatform::DSA absoulate path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:56::SCWPlatform::DSA directory C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw
TRACE::2020-06-02.11:53:56::SCWPlatform:: Platform Path C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/hw/design_1_wrapper.xsa
TRACE::2020-06-02.11:53:56::SCWPlatform:: Unique name xilinx:minized::0.0
TRACE::2020-06-02.11:53:56::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2020-06-02.11:53:56::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2020-06-02.11:53:56::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-06-02.11:53:56::SCWMssOS::Checking the sw design at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2020-06-02.11:53:56::SCWMssOS::DEBUG:  swdes dump  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2020-06-02.11:53:56::SCWMssOS::Sw design exists and opened at  C:/eFPGA/12_PS_7_SEG/12_PS_7_SEG/ps7_cortexa9_0/standalone_domain/bsp/system.mss
