{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1730874250639 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1730874250639 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 06 13:24:08 2024 " "Processing started: Wed Nov 06 13:24:08 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1730874250639 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1730874250639 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off wrapper -c wrapper " "Command: quartus_map --read_settings_files=on --write_settings_files=off wrapper -c wrapper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1730874250639 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1730874251170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/singlecycle_notussingsram/src/sub_compare.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/singlecycle_notussingsram/src/sub_compare.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_compare " "Found entity 1: sub_compare" {  } { { "../src/sub_compare.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/sub_compare.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730874251251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730874251251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/singlecycle_notussingsram/src/singlecycle.sv 3 1 " "Found 3 design units, including 1 entities, in source file /lecture/computerarchitecture/singlecycle_notussingsram/src/singlecycle.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_opcode (SystemVerilog) " "Found design unit 1: alu_opcode (SystemVerilog)" {  } { { "../src/alu_opcode.svh" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/alu_opcode.svh" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730874251256 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 opcode_type (SystemVerilog) " "Found design unit 2: opcode_type (SystemVerilog)" {  } { { "../src/opcode_type.svh" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/opcode_type.svh" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730874251256 ""} { "Info" "ISGN_ENTITY_NAME" "1 singlecycle " "Found entity 1: singlecycle" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730874251256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730874251256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/singlecycle_notussingsram/src/shift_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/singlecycle_notussingsram/src/shift_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Found entity 1: shift_reg" {  } { { "../src/shift_reg.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/shift_reg.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730874251259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730874251259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/singlecycle_notussingsram/src/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/singlecycle_notussingsram/src/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../src/regfile.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/regfile.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730874251261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730874251261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/singlecycle_notussingsram/src/pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/singlecycle_notussingsram/src/pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "../src/pc.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/pc.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730874251264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730874251264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/singlecycle_notussingsram/src/output_peri.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/singlecycle_notussingsram/src/output_peri.sv" { { "Info" "ISGN_ENTITY_NAME" "1 output_peri " "Found entity 1: output_peri" {  } { { "../src/output_peri.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/output_peri.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730874251268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730874251268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/singlecycle_notussingsram/src/lsu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/singlecycle_notussingsram/src/lsu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu " "Found entity 1: lsu" {  } { { "../src/lsu.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/lsu.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730874251271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730874251271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/singlecycle_notussingsram/src/inst_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/singlecycle_notussingsram/src/inst_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inst_mem " "Found entity 1: inst_mem" {  } { { "../src/inst_mem.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/inst_mem.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730874251273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730874251273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/singlecycle_notussingsram/src/input_peri.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/singlecycle_notussingsram/src/input_peri.sv" { { "Info" "ISGN_ENTITY_NAME" "1 input_peri " "Found entity 1: input_peri" {  } { { "../src/input_peri.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/input_peri.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730874251275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730874251275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/singlecycle_notussingsram/src/immgen.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/singlecycle_notussingsram/src/immgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 immgen " "Found entity 1: immgen" {  } { { "../src/immgen.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/immgen.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730874251279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730874251279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/singlecycle_notussingsram/src/data_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/singlecycle_notussingsram/src/data_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "../src/data_memory.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/data_memory.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730874251281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730874251281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/singlecycle_notussingsram/src/control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/singlecycle_notussingsram/src/control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "../src/control_unit.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/control_unit.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730874251285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730874251285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/singlecycle_notussingsram/src/brc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/singlecycle_notussingsram/src/brc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 brc " "Found entity 1: brc" {  } { { "../src/brc.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/brc.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730874251287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730874251287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lecture/computerarchitecture/singlecycle_notussingsram/src/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /lecture/computerarchitecture/singlecycle_notussingsram/src/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../src/alu.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/alu.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730874251290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730874251290 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pc_four singlecycle.sv(49) " "Verilog HDL Implicit Net warning at singlecycle.sv(49): created implicit net for \"pc_four\"" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730874251291 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "nxt_pc singlecycle.sv(52) " "Verilog HDL Implicit Net warning at singlecycle.sv(52): created implicit net for \"nxt_pc\"" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730874251292 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "operand_a singlecycle.sv(92) " "Verilog HDL Implicit Net warning at singlecycle.sv(92): created implicit net for \"operand_a\"" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 92 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730874251292 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "operand_b singlecycle.sv(95) " "Verilog HDL Implicit Net warning at singlecycle.sv(95): created implicit net for \"operand_b\"" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 95 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730874251292 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "lsu.sv(41) " "Verilog HDL Instantiation warning at lsu.sv(41): instance has no name" {  } { { "../src/lsu.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/lsu.sv" 41 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1730874251297 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "singlecycle " "Elaborating entity \"singlecycle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1730874251332 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 singlecycle.sv(49) " "Verilog HDL assignment warning at singlecycle.sv(49): truncated value with size 32 to match size of target (1)" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1730874251340 "|singlecycle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 singlecycle.sv(52) " "Verilog HDL assignment warning at singlecycle.sv(52): truncated value with size 32 to match size of target (1)" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1730874251340 "|singlecycle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 singlecycle.sv(92) " "Verilog HDL assignment warning at singlecycle.sv(92): truncated value with size 32 to match size of target (1)" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1730874251341 "|singlecycle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 singlecycle.sv(95) " "Verilog HDL assignment warning at singlecycle.sv(95): truncated value with size 32 to match size of target (1)" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1730874251341 "|singlecycle"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "13 1 singlecycle.sv(138) " "Verilog HDL assignment warning at singlecycle.sv(138): truncated value with size 13 to match size of target (1)" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1730874251343 "|singlecycle"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "insn_vld singlecycle.sv(9) " "Output port \"insn_vld\" at singlecycle.sv(9) has no driver" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1730874251344 "|singlecycle"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:ctr_unit " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:ctr_unit\"" {  } { { "../src/singlecycle.sv" "ctr_unit" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730874251392 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "insn_vld control_unit.sv(21) " "Output port \"insn_vld\" at control_unit.sv(21) has no driver" {  } { { "../src/control_unit.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/control_unit.sv" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1730874251393 "|singlecycle|control_unit:ctr_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:pr_cnt " "Elaborating entity \"pc\" for hierarchy \"pc:pr_cnt\"" {  } { { "../src/singlecycle.sv" "pr_cnt" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730874251399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_mem inst_mem:imem " "Elaborating entity \"inst_mem\" for hierarchy \"inst_mem:imem\"" {  } { { "../src/singlecycle.sv" "imem" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730874251404 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "14 0 2047 inst_mem.sv(12) " "Verilog HDL warning at inst_mem.sv(12): number of words (14) in memory file does not match the number of elements in the address range \[0:2047\]" {  } { { "../src/inst_mem.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/inst_mem.sv" 12 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1730874251415 "|singlecycle|inst_mem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a 0 inst_mem.sv(9) " "Net \"imem.data_a\" at inst_mem.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "../src/inst_mem.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/inst_mem.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1730874251820 "|singlecycle|inst_mem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.waddr_a 0 inst_mem.sv(9) " "Net \"imem.waddr_a\" at inst_mem.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "../src/inst_mem.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/inst_mem.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1730874251820 "|singlecycle|inst_mem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.we_a 0 inst_mem.sv(9) " "Net \"imem.we_a\" at inst_mem.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "../src/inst_mem.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/inst_mem.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1730874251820 "|singlecycle|inst_mem:imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:reg_files " "Elaborating entity \"regfile\" for hierarchy \"regfile:reg_files\"" {  } { { "../src/singlecycle.sv" "reg_files" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730874251828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immgen immgen:immidiate " "Elaborating entity \"immgen\" for hierarchy \"immgen:immidiate\"" {  } { { "../src/singlecycle.sv" "immidiate" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730874251918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "brc brc:branchcomp " "Elaborating entity \"brc\" for hierarchy \"brc:branchcomp\"" {  } { { "../src/singlecycle.sv" "branchcomp" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730874251925 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 brc.sv(23) " "Verilog HDL assignment warning at brc.sv(23): truncated value with size 32 to match size of target (1)" {  } { { "../src/brc.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/brc.sv" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1730874251926 "|singlecycle|brc:branchcomp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_compare brc:branchcomp\|sub_compare:br_comp " "Elaborating entity \"sub_compare\" for hierarchy \"brc:branchcomp\|sub_compare:br_comp\"" {  } { { "../src/brc.sv" "br_comp" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/brc.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730874251931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_process " "Elaborating entity \"alu\" for hierarchy \"alu:alu_process\"" {  } { { "../src/singlecycle.sv" "alu_process" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730874251939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg alu:alu_process\|shift_reg:shift " "Elaborating entity \"shift_reg\" for hierarchy \"alu:alu_process\|shift_reg:shift\"" {  } { { "../src/alu.sv" "shift" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/alu.sv" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730874251951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu lsu:load_store_unit " "Elaborating entity \"lsu\" for hierarchy \"lsu:load_store_unit\"" {  } { { "../src/singlecycle.sv" "load_store_unit" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730874251964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory lsu:load_store_unit\|data_memory:comb_8 " "Elaborating entity \"data_memory\" for hierarchy \"lsu:load_store_unit\|data_memory:comb_8\"" {  } { { "../src/lsu.sv" "comb_8" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/lsu.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730874251974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_peri lsu:load_store_unit\|output_peri:peri_out " "Elaborating entity \"output_peri\" for hierarchy \"lsu:load_store_unit\|output_peri:peri_out\"" {  } { { "../src/lsu.sv" "peri_out" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/lsu.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730874251990 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "56 32 output_peri.sv(96) " "Verilog HDL assignment warning at output_peri.sv(96): truncated value with size 56 to match size of target (32)" {  } { { "../src/output_peri.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/output_peri.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1730874251999 "|singlecycle|lsu:load_store_unit|output_peri:peri_out"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_peri lsu:load_store_unit\|input_peri:per_in " "Elaborating entity \"input_peri\" for hierarchy \"lsu:load_store_unit\|input_peri:per_in\"" {  } { { "../src/lsu.sv" "per_in" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/lsu.sv" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730874252025 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "inst_mem:imem\|imem " "RAM logic \"inst_mem:imem\|imem\" is uninferred due to asynchronous read logic" {  } { { "../src/inst_mem.sv" "imem" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/inst_mem.sv" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1730874253056 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "lsu:load_store_unit\|data_memory:comb_8\|dmem " "RAM logic \"lsu:load_store_unit\|data_memory:comb_8\|dmem\" is uninferred due to asynchronous read logic" {  } { { "../src/data_memory.sv" "dmem" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/data_memory.sv" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1730874253056 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1730874253056 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/db/wrapper.ram0_inst_mem_ca4b5cb.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/db/wrapper.ram0_inst_mem_ca4b5cb.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1730874253112 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1730874253275 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pc_debug GND " "Pin \"pc_debug\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|pc_debug"} { "Warning" "WMLS_MLS_STUCK_PIN" "insn_vld GND " "Pin \"insn_vld\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|insn_vld"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledr\[0\] GND " "Pin \"io_ledr\[0\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_ledr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledr\[1\] GND " "Pin \"io_ledr\[1\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_ledr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledr\[2\] GND " "Pin \"io_ledr\[2\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_ledr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledr\[3\] GND " "Pin \"io_ledr\[3\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_ledr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledr\[4\] GND " "Pin \"io_ledr\[4\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_ledr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledr\[5\] GND " "Pin \"io_ledr\[5\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_ledr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledr\[6\] GND " "Pin \"io_ledr\[6\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_ledr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledr\[7\] GND " "Pin \"io_ledr\[7\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_ledr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledr\[8\] GND " "Pin \"io_ledr\[8\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_ledr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledr\[9\] GND " "Pin \"io_ledr\[9\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_ledr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledr\[10\] GND " "Pin \"io_ledr\[10\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_ledr[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledr\[11\] GND " "Pin \"io_ledr\[11\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_ledr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledr\[12\] GND " "Pin \"io_ledr\[12\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_ledr[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledr\[13\] GND " "Pin \"io_ledr\[13\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_ledr[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledr\[14\] GND " "Pin \"io_ledr\[14\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_ledr[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledr\[15\] GND " "Pin \"io_ledr\[15\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_ledr[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledr\[16\] GND " "Pin \"io_ledr\[16\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_ledr[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledr\[17\] GND " "Pin \"io_ledr\[17\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_ledr[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledr\[18\] GND " "Pin \"io_ledr\[18\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_ledr[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledr\[19\] GND " "Pin \"io_ledr\[19\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_ledr[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledr\[20\] GND " "Pin \"io_ledr\[20\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_ledr[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledr\[21\] GND " "Pin \"io_ledr\[21\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_ledr[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledr\[22\] GND " "Pin \"io_ledr\[22\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_ledr[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledr\[23\] GND " "Pin \"io_ledr\[23\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_ledr[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledr\[24\] GND " "Pin \"io_ledr\[24\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_ledr[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledr\[25\] GND " "Pin \"io_ledr\[25\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_ledr[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledr\[26\] GND " "Pin \"io_ledr\[26\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_ledr[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledr\[27\] GND " "Pin \"io_ledr\[27\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_ledr[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledr\[28\] GND " "Pin \"io_ledr\[28\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_ledr[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledr\[29\] GND " "Pin \"io_ledr\[29\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_ledr[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledr\[30\] GND " "Pin \"io_ledr\[30\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_ledr[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledr\[31\] GND " "Pin \"io_ledr\[31\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_ledr[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledg\[0\] GND " "Pin \"io_ledg\[0\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_ledg[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledg\[1\] GND " "Pin \"io_ledg\[1\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_ledg[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledg\[2\] GND " "Pin \"io_ledg\[2\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_ledg[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledg\[3\] GND " "Pin \"io_ledg\[3\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_ledg[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledg\[4\] GND " "Pin \"io_ledg\[4\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_ledg[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledg\[5\] GND " "Pin \"io_ledg\[5\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_ledg[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledg\[6\] GND " "Pin \"io_ledg\[6\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_ledg[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledg\[7\] GND " "Pin \"io_ledg\[7\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_ledg[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledg\[8\] GND " "Pin \"io_ledg\[8\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_ledg[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledg\[9\] GND " "Pin \"io_ledg\[9\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_ledg[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledg\[10\] GND " "Pin \"io_ledg\[10\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_ledg[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledg\[11\] GND " "Pin \"io_ledg\[11\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_ledg[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledg\[12\] GND " "Pin \"io_ledg\[12\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_ledg[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledg\[13\] GND " "Pin \"io_ledg\[13\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_ledg[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledg\[14\] GND " "Pin \"io_ledg\[14\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_ledg[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledg\[15\] GND " "Pin \"io_ledg\[15\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_ledg[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledg\[16\] GND " "Pin \"io_ledg\[16\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_ledg[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledg\[17\] GND " "Pin \"io_ledg\[17\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_ledg[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledg\[18\] GND " "Pin \"io_ledg\[18\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_ledg[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledg\[19\] GND " "Pin \"io_ledg\[19\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_ledg[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledg\[20\] GND " "Pin \"io_ledg\[20\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_ledg[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledg\[21\] GND " "Pin \"io_ledg\[21\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_ledg[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledg\[22\] GND " "Pin \"io_ledg\[22\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_ledg[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledg\[23\] GND " "Pin \"io_ledg\[23\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_ledg[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledg\[24\] GND " "Pin \"io_ledg\[24\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_ledg[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledg\[25\] GND " "Pin \"io_ledg\[25\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_ledg[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledg\[26\] GND " "Pin \"io_ledg\[26\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_ledg[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledg\[27\] GND " "Pin \"io_ledg\[27\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_ledg[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledg\[28\] GND " "Pin \"io_ledg\[28\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_ledg[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledg\[29\] GND " "Pin \"io_ledg\[29\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_ledg[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledg\[30\] GND " "Pin \"io_ledg\[30\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_ledg[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_ledg\[31\] GND " "Pin \"io_ledg\[31\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_ledg[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex0\[0\] GND " "Pin \"io_hex0\[0\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_hex0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex0\[1\] GND " "Pin \"io_hex0\[1\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_hex0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex0\[2\] GND " "Pin \"io_hex0\[2\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_hex0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex0\[3\] GND " "Pin \"io_hex0\[3\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_hex0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex0\[4\] GND " "Pin \"io_hex0\[4\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_hex0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex0\[5\] GND " "Pin \"io_hex0\[5\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_hex0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex0\[6\] GND " "Pin \"io_hex0\[6\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_hex0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex1\[0\] GND " "Pin \"io_hex1\[0\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_hex1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex1\[1\] GND " "Pin \"io_hex1\[1\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_hex1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex1\[2\] GND " "Pin \"io_hex1\[2\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_hex1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex1\[3\] GND " "Pin \"io_hex1\[3\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_hex1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex1\[4\] GND " "Pin \"io_hex1\[4\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_hex1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex1\[5\] GND " "Pin \"io_hex1\[5\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_hex1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex1\[6\] GND " "Pin \"io_hex1\[6\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_hex1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex2\[0\] GND " "Pin \"io_hex2\[0\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_hex2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex2\[1\] GND " "Pin \"io_hex2\[1\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_hex2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex2\[2\] GND " "Pin \"io_hex2\[2\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_hex2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex2\[3\] GND " "Pin \"io_hex2\[3\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_hex2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex2\[4\] GND " "Pin \"io_hex2\[4\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_hex2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex2\[5\] GND " "Pin \"io_hex2\[5\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_hex2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex2\[6\] GND " "Pin \"io_hex2\[6\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_hex2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex3\[0\] GND " "Pin \"io_hex3\[0\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_hex3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex3\[1\] GND " "Pin \"io_hex3\[1\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_hex3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex3\[2\] GND " "Pin \"io_hex3\[2\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_hex3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex3\[3\] GND " "Pin \"io_hex3\[3\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_hex3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex3\[4\] GND " "Pin \"io_hex3\[4\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_hex3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex3\[5\] GND " "Pin \"io_hex3\[5\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_hex3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex3\[6\] GND " "Pin \"io_hex3\[6\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_hex3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex4\[0\] GND " "Pin \"io_hex4\[0\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_hex4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex4\[1\] GND " "Pin \"io_hex4\[1\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_hex4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex4\[2\] GND " "Pin \"io_hex4\[2\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_hex4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex4\[3\] GND " "Pin \"io_hex4\[3\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_hex4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex4\[4\] GND " "Pin \"io_hex4\[4\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_hex4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex4\[5\] GND " "Pin \"io_hex4\[5\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_hex4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex4\[6\] GND " "Pin \"io_hex4\[6\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_hex4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex5\[0\] GND " "Pin \"io_hex5\[0\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_hex5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex5\[1\] GND " "Pin \"io_hex5\[1\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_hex5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex5\[2\] GND " "Pin \"io_hex5\[2\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_hex5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex5\[3\] GND " "Pin \"io_hex5\[3\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_hex5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex5\[4\] GND " "Pin \"io_hex5\[4\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_hex5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex5\[5\] GND " "Pin \"io_hex5\[5\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_hex5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex5\[6\] GND " "Pin \"io_hex5\[6\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_hex5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex6\[0\] GND " "Pin \"io_hex6\[0\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_hex6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex6\[1\] GND " "Pin \"io_hex6\[1\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_hex6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex6\[2\] GND " "Pin \"io_hex6\[2\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_hex6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex6\[3\] GND " "Pin \"io_hex6\[3\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_hex6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex6\[4\] GND " "Pin \"io_hex6\[4\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_hex6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex6\[5\] GND " "Pin \"io_hex6\[5\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_hex6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex6\[6\] GND " "Pin \"io_hex6\[6\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_hex6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex7\[0\] GND " "Pin \"io_hex7\[0\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_hex7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex7\[1\] GND " "Pin \"io_hex7\[1\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_hex7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex7\[2\] GND " "Pin \"io_hex7\[2\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_hex7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex7\[3\] GND " "Pin \"io_hex7\[3\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_hex7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex7\[4\] GND " "Pin \"io_hex7\[4\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_hex7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex7\[5\] GND " "Pin \"io_hex7\[5\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_hex7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_hex7\[6\] GND " "Pin \"io_hex7\[6\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_hex7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_lcd\[0\] GND " "Pin \"io_lcd\[0\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_lcd[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_lcd\[1\] GND " "Pin \"io_lcd\[1\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_lcd[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_lcd\[2\] GND " "Pin \"io_lcd\[2\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_lcd[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_lcd\[3\] GND " "Pin \"io_lcd\[3\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_lcd[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_lcd\[4\] GND " "Pin \"io_lcd\[4\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_lcd[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_lcd\[5\] GND " "Pin \"io_lcd\[5\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_lcd[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_lcd\[6\] GND " "Pin \"io_lcd\[6\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_lcd[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_lcd\[7\] GND " "Pin \"io_lcd\[7\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_lcd[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_lcd\[8\] GND " "Pin \"io_lcd\[8\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_lcd[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_lcd\[9\] GND " "Pin \"io_lcd\[9\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_lcd[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_lcd\[10\] GND " "Pin \"io_lcd\[10\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_lcd[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_lcd\[11\] GND " "Pin \"io_lcd\[11\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_lcd[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_lcd\[12\] GND " "Pin \"io_lcd\[12\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_lcd[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_lcd\[13\] GND " "Pin \"io_lcd\[13\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_lcd[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_lcd\[14\] GND " "Pin \"io_lcd\[14\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_lcd[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_lcd\[15\] GND " "Pin \"io_lcd\[15\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_lcd[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_lcd\[16\] GND " "Pin \"io_lcd\[16\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_lcd[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_lcd\[17\] GND " "Pin \"io_lcd\[17\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_lcd[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_lcd\[18\] GND " "Pin \"io_lcd\[18\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_lcd[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_lcd\[19\] GND " "Pin \"io_lcd\[19\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_lcd[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_lcd\[20\] GND " "Pin \"io_lcd\[20\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_lcd[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_lcd\[21\] GND " "Pin \"io_lcd\[21\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_lcd[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_lcd\[22\] GND " "Pin \"io_lcd\[22\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_lcd[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_lcd\[23\] GND " "Pin \"io_lcd\[23\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_lcd[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_lcd\[24\] GND " "Pin \"io_lcd\[24\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_lcd[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_lcd\[25\] GND " "Pin \"io_lcd\[25\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_lcd[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_lcd\[26\] GND " "Pin \"io_lcd\[26\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_lcd[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_lcd\[27\] GND " "Pin \"io_lcd\[27\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_lcd[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_lcd\[28\] GND " "Pin \"io_lcd\[28\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_lcd[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_lcd\[29\] GND " "Pin \"io_lcd\[29\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_lcd[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_lcd\[30\] GND " "Pin \"io_lcd\[30\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_lcd[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "io_lcd\[31\] GND " "Pin \"io_lcd\[31\]\" is stuck at GND" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1730874253298 "|singlecycle|io_lcd[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1730874253298 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1024 " "1024 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1730874253327 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1730874253591 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730874253591 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "38 " "Design contains 38 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730874253674 "|singlecycle|rst"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730874253674 "|singlecycle|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_btn\[0\] " "No output dependent on input pin \"io_btn\[0\]\"" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730874253674 "|singlecycle|io_btn[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_sw\[0\] " "No output dependent on input pin \"io_sw\[0\]\"" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730874253674 "|singlecycle|io_sw[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_sw\[31\] " "No output dependent on input pin \"io_sw\[31\]\"" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730874253674 "|singlecycle|io_sw[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_sw\[15\] " "No output dependent on input pin \"io_sw\[15\]\"" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730874253674 "|singlecycle|io_sw[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_sw\[7\] " "No output dependent on input pin \"io_sw\[7\]\"" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730874253674 "|singlecycle|io_sw[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_sw\[30\] " "No output dependent on input pin \"io_sw\[30\]\"" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730874253674 "|singlecycle|io_sw[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_sw\[29\] " "No output dependent on input pin \"io_sw\[29\]\"" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730874253674 "|singlecycle|io_sw[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_sw\[28\] " "No output dependent on input pin \"io_sw\[28\]\"" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730874253674 "|singlecycle|io_sw[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_sw\[27\] " "No output dependent on input pin \"io_sw\[27\]\"" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730874253674 "|singlecycle|io_sw[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_sw\[26\] " "No output dependent on input pin \"io_sw\[26\]\"" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730874253674 "|singlecycle|io_sw[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_sw\[25\] " "No output dependent on input pin \"io_sw\[25\]\"" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730874253674 "|singlecycle|io_sw[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_sw\[24\] " "No output dependent on input pin \"io_sw\[24\]\"" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730874253674 "|singlecycle|io_sw[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_sw\[23\] " "No output dependent on input pin \"io_sw\[23\]\"" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730874253674 "|singlecycle|io_sw[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_sw\[22\] " "No output dependent on input pin \"io_sw\[22\]\"" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730874253674 "|singlecycle|io_sw[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_sw\[21\] " "No output dependent on input pin \"io_sw\[21\]\"" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730874253674 "|singlecycle|io_sw[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_sw\[20\] " "No output dependent on input pin \"io_sw\[20\]\"" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730874253674 "|singlecycle|io_sw[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_sw\[19\] " "No output dependent on input pin \"io_sw\[19\]\"" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730874253674 "|singlecycle|io_sw[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_sw\[18\] " "No output dependent on input pin \"io_sw\[18\]\"" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730874253674 "|singlecycle|io_sw[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_sw\[17\] " "No output dependent on input pin \"io_sw\[17\]\"" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730874253674 "|singlecycle|io_sw[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_sw\[16\] " "No output dependent on input pin \"io_sw\[16\]\"" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730874253674 "|singlecycle|io_sw[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_sw\[14\] " "No output dependent on input pin \"io_sw\[14\]\"" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730874253674 "|singlecycle|io_sw[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_sw\[13\] " "No output dependent on input pin \"io_sw\[13\]\"" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730874253674 "|singlecycle|io_sw[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_sw\[12\] " "No output dependent on input pin \"io_sw\[12\]\"" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730874253674 "|singlecycle|io_sw[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_sw\[11\] " "No output dependent on input pin \"io_sw\[11\]\"" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730874253674 "|singlecycle|io_sw[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_sw\[10\] " "No output dependent on input pin \"io_sw\[10\]\"" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730874253674 "|singlecycle|io_sw[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_sw\[9\] " "No output dependent on input pin \"io_sw\[9\]\"" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730874253674 "|singlecycle|io_sw[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_sw\[8\] " "No output dependent on input pin \"io_sw\[8\]\"" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730874253674 "|singlecycle|io_sw[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_sw\[6\] " "No output dependent on input pin \"io_sw\[6\]\"" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730874253674 "|singlecycle|io_sw[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_sw\[5\] " "No output dependent on input pin \"io_sw\[5\]\"" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730874253674 "|singlecycle|io_sw[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_sw\[4\] " "No output dependent on input pin \"io_sw\[4\]\"" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730874253674 "|singlecycle|io_sw[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_btn\[3\] " "No output dependent on input pin \"io_btn\[3\]\"" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730874253674 "|singlecycle|io_btn[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_sw\[3\] " "No output dependent on input pin \"io_sw\[3\]\"" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730874253674 "|singlecycle|io_sw[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_btn\[2\] " "No output dependent on input pin \"io_btn\[2\]\"" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730874253674 "|singlecycle|io_btn[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_sw\[2\] " "No output dependent on input pin \"io_sw\[2\]\"" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730874253674 "|singlecycle|io_sw[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_btn\[1\] " "No output dependent on input pin \"io_btn\[1\]\"" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730874253674 "|singlecycle|io_btn[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "io_sw\[1\] " "No output dependent on input pin \"io_sw\[1\]\"" {  } { { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730874253674 "|singlecycle|io_sw[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1730874253674 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "192 " "Implemented 192 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "38 " "Implemented 38 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1730874253676 ""} { "Info" "ICUT_CUT_TM_OPINS" "154 " "Implemented 154 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1730874253676 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1730874253676 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 215 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 215 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4618 " "Peak virtual memory: 4618 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1730874253702 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 06 13:24:13 2024 " "Processing ended: Wed Nov 06 13:24:13 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1730874253702 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1730874253702 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1730874253702 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1730874253702 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1730874256469 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1730874256469 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 06 13:24:14 2024 " "Processing started: Wed Nov 06 13:24:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1730874256469 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1730874256469 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off wrapper -c wrapper " "Command: quartus_fit --read_settings_files=off --write_settings_files=off wrapper -c wrapper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1730874256469 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1730874256556 ""}
{ "Info" "0" "" "Project  = wrapper" {  } {  } 0 0 "Project  = wrapper" 0 0 "Fitter" 0 0 1730874256558 ""}
{ "Info" "0" "" "Revision = wrapper" {  } {  } 0 0 "Revision = wrapper" 0 0 "Fitter" 0 0 1730874256559 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1730874256842 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "wrapper EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"wrapper\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1730874256848 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1730874256875 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1730874256875 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1730874257007 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1730874257023 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1730874257512 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1730874257512 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1730874257512 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 227 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1730874257524 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 228 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1730874257524 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 229 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1730874257524 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1730874257524 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "192 192 " "No exact pin location assignment(s) for 192 pins of 192 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_debug " "Pin pc_debug not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { pc_debug } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc_debug } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 220 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "insn_vld " "Pin insn_vld not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { insn_vld } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { insn_vld } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 221 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledr\[0\] " "Pin io_ledr\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledr[0] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledr\[1\] " "Pin io_ledr\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledr[1] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledr\[2\] " "Pin io_ledr\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledr[2] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledr\[3\] " "Pin io_ledr\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledr[3] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledr\[4\] " "Pin io_ledr\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledr[4] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledr\[5\] " "Pin io_ledr\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledr[5] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledr\[6\] " "Pin io_ledr\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledr[6] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledr[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledr\[7\] " "Pin io_ledr\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledr[7] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledr[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledr\[8\] " "Pin io_ledr\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledr[8] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledr[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledr\[9\] " "Pin io_ledr\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledr[9] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledr[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledr\[10\] " "Pin io_ledr\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledr[10] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledr[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledr\[11\] " "Pin io_ledr\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledr[11] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledr[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledr\[12\] " "Pin io_ledr\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledr[12] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledr[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledr\[13\] " "Pin io_ledr\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledr[13] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledr[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledr\[14\] " "Pin io_ledr\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledr[14] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledr[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledr\[15\] " "Pin io_ledr\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledr[15] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledr[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledr\[16\] " "Pin io_ledr\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledr[16] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledr[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledr\[17\] " "Pin io_ledr\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledr[17] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledr[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledr\[18\] " "Pin io_ledr\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledr[18] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledr[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledr\[19\] " "Pin io_ledr\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledr[19] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledr[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledr\[20\] " "Pin io_ledr\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledr[20] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledr[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledr\[21\] " "Pin io_ledr\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledr[21] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledr[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledr\[22\] " "Pin io_ledr\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledr[22] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledr[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledr\[23\] " "Pin io_ledr\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledr[23] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledr[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledr\[24\] " "Pin io_ledr\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledr[24] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledr[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledr\[25\] " "Pin io_ledr\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledr[25] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledr[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledr\[26\] " "Pin io_ledr\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledr[26] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledr[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledr\[27\] " "Pin io_ledr\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledr[27] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledr[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledr\[28\] " "Pin io_ledr\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledr[28] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledr[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledr\[29\] " "Pin io_ledr\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledr[29] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledr[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledr\[30\] " "Pin io_ledr\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledr[30] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledr[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledr\[31\] " "Pin io_ledr\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledr[31] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledr[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledg\[0\] " "Pin io_ledg\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledg[0] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledg[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledg\[1\] " "Pin io_ledg\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledg[1] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledg[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledg\[2\] " "Pin io_ledg\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledg[2] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledg[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledg\[3\] " "Pin io_ledg\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledg[3] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledg[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledg\[4\] " "Pin io_ledg\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledg[4] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledg[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledg\[5\] " "Pin io_ledg\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledg[5] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledg[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledg\[6\] " "Pin io_ledg\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledg[6] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledg[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledg\[7\] " "Pin io_ledg\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledg[7] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledg[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledg\[8\] " "Pin io_ledg\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledg[8] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledg[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledg\[9\] " "Pin io_ledg\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledg[9] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledg[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledg\[10\] " "Pin io_ledg\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledg[10] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledg[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledg\[11\] " "Pin io_ledg\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledg[11] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledg[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledg\[12\] " "Pin io_ledg\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledg[12] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledg[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledg\[13\] " "Pin io_ledg\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledg[13] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledg[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledg\[14\] " "Pin io_ledg\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledg[14] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledg[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledg\[15\] " "Pin io_ledg\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledg[15] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledg[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledg\[16\] " "Pin io_ledg\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledg[16] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledg[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledg\[17\] " "Pin io_ledg\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledg[17] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledg[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledg\[18\] " "Pin io_ledg\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledg[18] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledg[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledg\[19\] " "Pin io_ledg\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledg[19] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledg[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledg\[20\] " "Pin io_ledg\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledg[20] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledg[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledg\[21\] " "Pin io_ledg\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledg[21] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledg[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledg\[22\] " "Pin io_ledg\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledg[22] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledg[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledg\[23\] " "Pin io_ledg\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledg[23] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledg[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledg\[24\] " "Pin io_ledg\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledg[24] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledg[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledg\[25\] " "Pin io_ledg\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledg[25] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledg[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledg\[26\] " "Pin io_ledg\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledg[26] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledg[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledg\[27\] " "Pin io_ledg\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledg[27] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledg[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledg\[28\] " "Pin io_ledg\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledg[28] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledg[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledg\[29\] " "Pin io_ledg\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledg[29] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledg[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledg\[30\] " "Pin io_ledg\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledg[30] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledg[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_ledg\[31\] " "Pin io_ledg\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_ledg[31] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 11 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_ledg[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex0\[0\] " "Pin io_hex0\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex0[0] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex0\[1\] " "Pin io_hex0\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex0[1] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex0\[2\] " "Pin io_hex0\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex0[2] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex0\[3\] " "Pin io_hex0\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex0[3] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex0\[4\] " "Pin io_hex0\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex0[4] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex0\[5\] " "Pin io_hex0\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex0[5] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex0\[6\] " "Pin io_hex0\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex0[6] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex1\[0\] " "Pin io_hex1\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex1[0] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex1\[1\] " "Pin io_hex1\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex1[1] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex1\[2\] " "Pin io_hex1\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex1[2] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 103 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex1\[3\] " "Pin io_hex1\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex1[3] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 104 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex1\[4\] " "Pin io_hex1\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex1[4] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 105 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex1\[5\] " "Pin io_hex1\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex1[5] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 106 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex1\[6\] " "Pin io_hex1\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex1[6] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 13 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 107 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex2\[0\] " "Pin io_hex2\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex2[0] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 108 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex2\[1\] " "Pin io_hex2\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex2[1] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 109 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex2\[2\] " "Pin io_hex2\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex2[2] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 110 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex2\[3\] " "Pin io_hex2\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex2[3] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 111 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex2\[4\] " "Pin io_hex2\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex2[4] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 112 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex2\[5\] " "Pin io_hex2\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex2[5] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 113 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex2\[6\] " "Pin io_hex2\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex2[6] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 14 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 114 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex3\[0\] " "Pin io_hex3\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex3[0] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex3\[1\] " "Pin io_hex3\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex3[1] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 116 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex3\[2\] " "Pin io_hex3\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex3[2] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex3\[3\] " "Pin io_hex3\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex3[3] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 118 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex3\[4\] " "Pin io_hex3\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex3[4] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex3\[5\] " "Pin io_hex3\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex3[5] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 120 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex3\[6\] " "Pin io_hex3\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex3[6] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex4\[0\] " "Pin io_hex4\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex4[0] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 122 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex4\[1\] " "Pin io_hex4\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex4[1] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex4\[2\] " "Pin io_hex4\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex4[2] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 124 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex4\[3\] " "Pin io_hex4\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex4[3] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 125 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex4\[4\] " "Pin io_hex4\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex4[4] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 126 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex4\[5\] " "Pin io_hex4\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex4[5] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 127 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex4\[6\] " "Pin io_hex4\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex4[6] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 16 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 128 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex5\[0\] " "Pin io_hex5\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex5[0] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex5[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 129 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex5\[1\] " "Pin io_hex5\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex5[1] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex5[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 130 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex5\[2\] " "Pin io_hex5\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex5[2] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex5[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 131 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex5\[3\] " "Pin io_hex5\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex5[3] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex5[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 132 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex5\[4\] " "Pin io_hex5\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex5[4] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex5[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 133 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex5\[5\] " "Pin io_hex5\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex5[5] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex5[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 134 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex5\[6\] " "Pin io_hex5\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex5[6] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 17 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex5[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 135 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex6\[0\] " "Pin io_hex6\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex6[0] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex6[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 136 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex6\[1\] " "Pin io_hex6\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex6[1] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex6[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 137 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex6\[2\] " "Pin io_hex6\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex6[2] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex6[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 138 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex6\[3\] " "Pin io_hex6\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex6[3] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex6[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 139 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex6\[4\] " "Pin io_hex6\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex6[4] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex6[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 140 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex6\[5\] " "Pin io_hex6\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex6[5] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex6[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 141 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex6\[6\] " "Pin io_hex6\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex6[6] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 18 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex6[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 142 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex7\[0\] " "Pin io_hex7\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex7[0] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex7[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex7\[1\] " "Pin io_hex7\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex7[1] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex7[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 144 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex7\[2\] " "Pin io_hex7\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex7[2] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex7[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex7\[3\] " "Pin io_hex7\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex7[3] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex7[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex7\[4\] " "Pin io_hex7\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex7[4] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex7[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 147 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex7\[5\] " "Pin io_hex7\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex7[5] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex7[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 148 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_hex7\[6\] " "Pin io_hex7\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_hex7[6] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 19 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_hex7[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_lcd\[0\] " "Pin io_lcd\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_lcd[0] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_lcd[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 150 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_lcd\[1\] " "Pin io_lcd\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_lcd[1] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_lcd[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 151 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_lcd\[2\] " "Pin io_lcd\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_lcd[2] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_lcd[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 152 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_lcd\[3\] " "Pin io_lcd\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_lcd[3] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_lcd[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_lcd\[4\] " "Pin io_lcd\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_lcd[4] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_lcd[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 154 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_lcd\[5\] " "Pin io_lcd\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_lcd[5] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_lcd[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 155 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_lcd\[6\] " "Pin io_lcd\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_lcd[6] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_lcd[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 156 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_lcd\[7\] " "Pin io_lcd\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_lcd[7] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_lcd[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 157 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_lcd\[8\] " "Pin io_lcd\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_lcd[8] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_lcd[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 158 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_lcd\[9\] " "Pin io_lcd\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_lcd[9] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_lcd[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 159 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_lcd\[10\] " "Pin io_lcd\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_lcd[10] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_lcd[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 160 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_lcd\[11\] " "Pin io_lcd\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_lcd[11] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_lcd[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 161 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_lcd\[12\] " "Pin io_lcd\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_lcd[12] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_lcd[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 162 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_lcd\[13\] " "Pin io_lcd\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_lcd[13] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_lcd[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 163 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_lcd\[14\] " "Pin io_lcd\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_lcd[14] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_lcd[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 164 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_lcd\[15\] " "Pin io_lcd\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_lcd[15] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_lcd[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 165 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_lcd\[16\] " "Pin io_lcd\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_lcd[16] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_lcd[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 166 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_lcd\[17\] " "Pin io_lcd\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_lcd[17] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_lcd[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 167 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_lcd\[18\] " "Pin io_lcd\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_lcd[18] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_lcd[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 168 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_lcd\[19\] " "Pin io_lcd\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_lcd[19] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_lcd[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 169 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_lcd\[20\] " "Pin io_lcd\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_lcd[20] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_lcd[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 170 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_lcd\[21\] " "Pin io_lcd\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_lcd[21] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_lcd[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 171 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_lcd\[22\] " "Pin io_lcd\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_lcd[22] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_lcd[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 172 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_lcd\[23\] " "Pin io_lcd\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_lcd[23] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_lcd[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 173 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_lcd\[24\] " "Pin io_lcd\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_lcd[24] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_lcd[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 174 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_lcd\[25\] " "Pin io_lcd\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_lcd[25] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_lcd[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 175 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_lcd\[26\] " "Pin io_lcd\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_lcd[26] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_lcd[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 176 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_lcd\[27\] " "Pin io_lcd\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_lcd[27] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_lcd[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 177 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_lcd\[28\] " "Pin io_lcd\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_lcd[28] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_lcd[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 178 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_lcd\[29\] " "Pin io_lcd\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_lcd[29] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_lcd[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 179 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_lcd\[30\] " "Pin io_lcd\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_lcd[30] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_lcd[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 180 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_lcd\[31\] " "Pin io_lcd\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_lcd[31] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 20 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_lcd[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 181 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst " "Pin rst not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { rst } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 219 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 218 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_btn\[0\] " "Pin io_btn\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_btn[0] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_btn[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 214 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_sw\[0\] " "Pin io_sw\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_sw[0] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_sw[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 182 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_sw\[31\] " "Pin io_sw\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_sw[31] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_sw[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 213 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_sw\[15\] " "Pin io_sw\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_sw[15] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_sw[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 197 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_sw\[7\] " "Pin io_sw\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_sw[7] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_sw[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 189 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_sw\[30\] " "Pin io_sw\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_sw[30] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_sw[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 212 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_sw\[29\] " "Pin io_sw\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_sw[29] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_sw[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 211 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_sw\[28\] " "Pin io_sw\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_sw[28] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_sw[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 210 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_sw\[27\] " "Pin io_sw\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_sw[27] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_sw[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 209 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_sw\[26\] " "Pin io_sw\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_sw[26] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_sw[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 208 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_sw\[25\] " "Pin io_sw\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_sw[25] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_sw[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 207 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_sw\[24\] " "Pin io_sw\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_sw[24] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_sw[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 206 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_sw\[23\] " "Pin io_sw\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_sw[23] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_sw[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 205 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_sw\[22\] " "Pin io_sw\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_sw[22] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_sw[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 204 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_sw\[21\] " "Pin io_sw\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_sw[21] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_sw[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 203 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_sw\[20\] " "Pin io_sw\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_sw[20] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_sw[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 202 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_sw\[19\] " "Pin io_sw\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_sw[19] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_sw[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 201 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_sw\[18\] " "Pin io_sw\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_sw[18] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_sw[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 200 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_sw\[17\] " "Pin io_sw\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_sw[17] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_sw[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 199 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_sw\[16\] " "Pin io_sw\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_sw[16] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_sw[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 198 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_sw\[14\] " "Pin io_sw\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_sw[14] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_sw[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 196 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_sw\[13\] " "Pin io_sw\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_sw[13] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_sw[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_sw\[12\] " "Pin io_sw\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_sw[12] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_sw[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_sw\[11\] " "Pin io_sw\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_sw[11] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_sw[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 193 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_sw\[10\] " "Pin io_sw\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_sw[10] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_sw[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 192 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_sw\[9\] " "Pin io_sw\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_sw[9] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_sw[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 191 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_sw\[8\] " "Pin io_sw\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_sw[8] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_sw[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 190 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_sw\[6\] " "Pin io_sw\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_sw[6] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_sw[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 188 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_sw\[5\] " "Pin io_sw\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_sw[5] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_sw[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 187 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_sw\[4\] " "Pin io_sw\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_sw[4] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_sw[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 186 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_btn\[3\] " "Pin io_btn\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_btn[3] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_btn[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 217 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_sw\[3\] " "Pin io_sw\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_sw[3] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_sw[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 185 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_btn\[2\] " "Pin io_btn\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_btn[2] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_btn[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 216 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_sw\[2\] " "Pin io_sw\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_sw[2] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_sw[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 184 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_btn\[1\] " "Pin io_btn\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_btn[1] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 23 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_btn[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 215 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "io_sw\[1\] " "Pin io_sw\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { io_sw[1] } } } { "../src/singlecycle.sv" "" { Text "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/src/singlecycle.sv" 21 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { io_sw[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 0 { 0 ""} 0 183 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1730874257667 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1730874257667 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "wrapper.sdc " "Synopsys Design Constraints File file not found: 'wrapper.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1730874257824 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1730874257827 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1730874257830 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1730874257832 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1730874257836 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1730874257841 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1730874257841 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1730874257841 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1730874257842 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1730874257843 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1730874257843 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1730874257843 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1730874257843 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1730874257843 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1730874257845 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1730874257845 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "192 unused 3.3V 38 154 0 " "Number of I/O pins in group: 192 (unused VREF, 3.3V VCCIO, 38 input, 154 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1730874257847 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1730874257847 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1730874257847 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 64 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1730874257848 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1730874257848 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1730874257848 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1730874257848 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1730874257848 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1730874257848 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1730874257848 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1730874257848 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1730874257848 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1730874257848 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1730874257901 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1730874259186 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1730874259269 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1730874259283 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1730874259425 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1730874259425 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1730874259472 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y24 X10_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36" {  } { { "loc" "" { Generic "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} 0 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1730874260003 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1730874260003 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1730874260060 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1730874260061 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1730874260061 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1730874260061 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.00 " "Total time spent on timing analysis during the Fitter is 0.00 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1730874260076 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1730874260081 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "154 " "Found 154 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc_debug 0 " "Pin \"pc_debug\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "insn_vld 0 " "Pin \"insn_vld\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledr\[0\] 0 " "Pin \"io_ledr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledr\[1\] 0 " "Pin \"io_ledr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledr\[2\] 0 " "Pin \"io_ledr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledr\[3\] 0 " "Pin \"io_ledr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledr\[4\] 0 " "Pin \"io_ledr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledr\[5\] 0 " "Pin \"io_ledr\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledr\[6\] 0 " "Pin \"io_ledr\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledr\[7\] 0 " "Pin \"io_ledr\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledr\[8\] 0 " "Pin \"io_ledr\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledr\[9\] 0 " "Pin \"io_ledr\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledr\[10\] 0 " "Pin \"io_ledr\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledr\[11\] 0 " "Pin \"io_ledr\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledr\[12\] 0 " "Pin \"io_ledr\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledr\[13\] 0 " "Pin \"io_ledr\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledr\[14\] 0 " "Pin \"io_ledr\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledr\[15\] 0 " "Pin \"io_ledr\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledr\[16\] 0 " "Pin \"io_ledr\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledr\[17\] 0 " "Pin \"io_ledr\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledr\[18\] 0 " "Pin \"io_ledr\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledr\[19\] 0 " "Pin \"io_ledr\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledr\[20\] 0 " "Pin \"io_ledr\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledr\[21\] 0 " "Pin \"io_ledr\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledr\[22\] 0 " "Pin \"io_ledr\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledr\[23\] 0 " "Pin \"io_ledr\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledr\[24\] 0 " "Pin \"io_ledr\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledr\[25\] 0 " "Pin \"io_ledr\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledr\[26\] 0 " "Pin \"io_ledr\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledr\[27\] 0 " "Pin \"io_ledr\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledr\[28\] 0 " "Pin \"io_ledr\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledr\[29\] 0 " "Pin \"io_ledr\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledr\[30\] 0 " "Pin \"io_ledr\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledr\[31\] 0 " "Pin \"io_ledr\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledg\[0\] 0 " "Pin \"io_ledg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledg\[1\] 0 " "Pin \"io_ledg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledg\[2\] 0 " "Pin \"io_ledg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledg\[3\] 0 " "Pin \"io_ledg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledg\[4\] 0 " "Pin \"io_ledg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledg\[5\] 0 " "Pin \"io_ledg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledg\[6\] 0 " "Pin \"io_ledg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledg\[7\] 0 " "Pin \"io_ledg\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledg\[8\] 0 " "Pin \"io_ledg\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledg\[9\] 0 " "Pin \"io_ledg\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledg\[10\] 0 " "Pin \"io_ledg\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledg\[11\] 0 " "Pin \"io_ledg\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledg\[12\] 0 " "Pin \"io_ledg\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledg\[13\] 0 " "Pin \"io_ledg\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledg\[14\] 0 " "Pin \"io_ledg\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledg\[15\] 0 " "Pin \"io_ledg\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledg\[16\] 0 " "Pin \"io_ledg\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledg\[17\] 0 " "Pin \"io_ledg\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledg\[18\] 0 " "Pin \"io_ledg\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledg\[19\] 0 " "Pin \"io_ledg\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledg\[20\] 0 " "Pin \"io_ledg\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledg\[21\] 0 " "Pin \"io_ledg\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledg\[22\] 0 " "Pin \"io_ledg\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledg\[23\] 0 " "Pin \"io_ledg\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledg\[24\] 0 " "Pin \"io_ledg\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledg\[25\] 0 " "Pin \"io_ledg\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledg\[26\] 0 " "Pin \"io_ledg\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledg\[27\] 0 " "Pin \"io_ledg\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledg\[28\] 0 " "Pin \"io_ledg\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledg\[29\] 0 " "Pin \"io_ledg\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledg\[30\] 0 " "Pin \"io_ledg\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_ledg\[31\] 0 " "Pin \"io_ledg\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex0\[0\] 0 " "Pin \"io_hex0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex0\[1\] 0 " "Pin \"io_hex0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex0\[2\] 0 " "Pin \"io_hex0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex0\[3\] 0 " "Pin \"io_hex0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex0\[4\] 0 " "Pin \"io_hex0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex0\[5\] 0 " "Pin \"io_hex0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex0\[6\] 0 " "Pin \"io_hex0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex1\[0\] 0 " "Pin \"io_hex1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex1\[1\] 0 " "Pin \"io_hex1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex1\[2\] 0 " "Pin \"io_hex1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex1\[3\] 0 " "Pin \"io_hex1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex1\[4\] 0 " "Pin \"io_hex1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex1\[5\] 0 " "Pin \"io_hex1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex1\[6\] 0 " "Pin \"io_hex1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex2\[0\] 0 " "Pin \"io_hex2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex2\[1\] 0 " "Pin \"io_hex2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex2\[2\] 0 " "Pin \"io_hex2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex2\[3\] 0 " "Pin \"io_hex2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex2\[4\] 0 " "Pin \"io_hex2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex2\[5\] 0 " "Pin \"io_hex2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex2\[6\] 0 " "Pin \"io_hex2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex3\[0\] 0 " "Pin \"io_hex3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex3\[1\] 0 " "Pin \"io_hex3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex3\[2\] 0 " "Pin \"io_hex3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex3\[3\] 0 " "Pin \"io_hex3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex3\[4\] 0 " "Pin \"io_hex3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex3\[5\] 0 " "Pin \"io_hex3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex3\[6\] 0 " "Pin \"io_hex3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex4\[0\] 0 " "Pin \"io_hex4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex4\[1\] 0 " "Pin \"io_hex4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex4\[2\] 0 " "Pin \"io_hex4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex4\[3\] 0 " "Pin \"io_hex4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex4\[4\] 0 " "Pin \"io_hex4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex4\[5\] 0 " "Pin \"io_hex4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex4\[6\] 0 " "Pin \"io_hex4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex5\[0\] 0 " "Pin \"io_hex5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex5\[1\] 0 " "Pin \"io_hex5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex5\[2\] 0 " "Pin \"io_hex5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex5\[3\] 0 " "Pin \"io_hex5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex5\[4\] 0 " "Pin \"io_hex5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex5\[5\] 0 " "Pin \"io_hex5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex5\[6\] 0 " "Pin \"io_hex5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex6\[0\] 0 " "Pin \"io_hex6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex6\[1\] 0 " "Pin \"io_hex6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex6\[2\] 0 " "Pin \"io_hex6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex6\[3\] 0 " "Pin \"io_hex6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex6\[4\] 0 " "Pin \"io_hex6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex6\[5\] 0 " "Pin \"io_hex6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex6\[6\] 0 " "Pin \"io_hex6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex7\[0\] 0 " "Pin \"io_hex7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex7\[1\] 0 " "Pin \"io_hex7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex7\[2\] 0 " "Pin \"io_hex7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex7\[3\] 0 " "Pin \"io_hex7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex7\[4\] 0 " "Pin \"io_hex7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex7\[5\] 0 " "Pin \"io_hex7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_hex7\[6\] 0 " "Pin \"io_hex7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_lcd\[0\] 0 " "Pin \"io_lcd\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_lcd\[1\] 0 " "Pin \"io_lcd\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_lcd\[2\] 0 " "Pin \"io_lcd\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_lcd\[3\] 0 " "Pin \"io_lcd\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_lcd\[4\] 0 " "Pin \"io_lcd\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_lcd\[5\] 0 " "Pin \"io_lcd\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_lcd\[6\] 0 " "Pin \"io_lcd\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_lcd\[7\] 0 " "Pin \"io_lcd\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_lcd\[8\] 0 " "Pin \"io_lcd\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_lcd\[9\] 0 " "Pin \"io_lcd\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_lcd\[10\] 0 " "Pin \"io_lcd\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_lcd\[11\] 0 " "Pin \"io_lcd\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_lcd\[12\] 0 " "Pin \"io_lcd\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_lcd\[13\] 0 " "Pin \"io_lcd\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_lcd\[14\] 0 " "Pin \"io_lcd\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_lcd\[15\] 0 " "Pin \"io_lcd\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_lcd\[16\] 0 " "Pin \"io_lcd\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_lcd\[17\] 0 " "Pin \"io_lcd\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_lcd\[18\] 0 " "Pin \"io_lcd\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_lcd\[19\] 0 " "Pin \"io_lcd\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_lcd\[20\] 0 " "Pin \"io_lcd\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_lcd\[21\] 0 " "Pin \"io_lcd\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_lcd\[22\] 0 " "Pin \"io_lcd\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_lcd\[23\] 0 " "Pin \"io_lcd\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_lcd\[24\] 0 " "Pin \"io_lcd\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_lcd\[25\] 0 " "Pin \"io_lcd\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_lcd\[26\] 0 " "Pin \"io_lcd\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_lcd\[27\] 0 " "Pin \"io_lcd\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_lcd\[28\] 0 " "Pin \"io_lcd\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_lcd\[29\] 0 " "Pin \"io_lcd\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_lcd\[30\] 0 " "Pin \"io_lcd\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "io_lcd\[31\] 0 " "Pin \"io_lcd\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1730874260085 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1730874260085 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1730874260149 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1730874260155 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1730874260211 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1730874260460 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1730874260737 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/output_files/wrapper.fit.smsg " "Generated suppressed messages file E:/Lecture/ComputerArchitecture/singlecycle_notussingsram/quartus/output_files/wrapper.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1730874260892 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4881 " "Peak virtual memory: 4881 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1730874261025 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 06 13:24:21 2024 " "Processing ended: Wed Nov 06 13:24:21 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1730874261025 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1730874261025 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1730874261025 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1730874261025 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1730874263709 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1730874263709 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 06 13:24:21 2024 " "Processing started: Wed Nov 06 13:24:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1730874263709 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1730874263709 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off wrapper -c wrapper " "Command: quartus_asm --read_settings_files=off --write_settings_files=off wrapper -c wrapper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1730874263709 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1730874264971 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1730874265011 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4565 " "Peak virtual memory: 4565 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1730874265471 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 06 13:24:25 2024 " "Processing ended: Wed Nov 06 13:24:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1730874265471 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1730874265471 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1730874265471 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1730874265471 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1730874266053 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1730874268152 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1730874268153 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 06 13:24:26 2024 " "Processing started: Wed Nov 06 13:24:26 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1730874268153 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1730874268153 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta wrapper -c wrapper " "Command: quartus_sta wrapper -c wrapper" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1730874268153 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1730874268251 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1730874268582 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1730874268610 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1730874268610 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "wrapper.sdc " "Synopsys Design Constraints File file not found: 'wrapper.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1730874268682 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1730874268683 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1730874268684 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1730874268685 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1730874268685 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Quartus II" 0 -1 1730874268692 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1730874268693 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1730874268694 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1730874268700 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1730874268702 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1730874268702 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1730874268705 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1730874268706 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1730874268712 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1730874268713 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1730874268717 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Quartus II" 0 -1 1730874268718 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Quartus II" 0 -1 1730874268718 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1730874268719 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1730874268720 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1730874268720 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1730874268723 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1730874268724 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1730874268726 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1730874268736 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1730874268736 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4547 " "Peak virtual memory: 4547 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1730874268763 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 06 13:24:28 2024 " "Processing ended: Wed Nov 06 13:24:28 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1730874268763 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1730874268763 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1730874268763 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1730874268763 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 226 s " "Quartus II Full Compilation was successful. 0 errors, 226 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1730874269353 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1730874303232 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1730874303232 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 06 13:25:01 2024 " "Processing started: Wed Nov 06 13:25:01 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1730874303232 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1730874303232 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp wrapper -c wrapper --netlist_type=sgate " "Command: quartus_rpp wrapper -c wrapper --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1730874303232 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4441 " "Peak virtual memory: 4441 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1730874303709 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 06 13:25:03 2024 " "Processing ended: Wed Nov 06 13:25:03 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1730874303709 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1730874303709 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1730874303709 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1730874303709 ""}
