<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>CardioAnalyseIP</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>CardioAnalyseIP_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>46d8c394</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>CardioAnalyseIP_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>46d8c394</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>d61f92f1</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>0e5443b4</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>i_analyse</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>i_urgence</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/CardioAnalyseIP_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/CardioAnalyseIP_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_b2277c19</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/CardioAnalyseIP_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/CardioAnalyseIP_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/CardioAnalyseIP_v1_0/data/CardioAnalyseIP.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/CardioAnalyseIP_v1_0/data/CardioAnalyseIP.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/CardioAnalyseIP_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/CardioAnalyseIP_v1_0/src/CardioAnalyseIP.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/CardioAnalyseIP_v1_0/src/CardioAnalyseIP.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/CardioAnalyseIP_v1_0/src/CardioAnalyseIP_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/CardioAnalyseIP_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_0e5443b4</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Ip faisant l&apos;analyse du signal cardiaque</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">CardioAnalyseIP_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>CardioAnalyseIP_v1.0</xilinx:displayName>
      <xilinx:coreRevision>25</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-04-14T16:15:51Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@405c583d_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/work/ip_repo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47e85000_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/work/ip_repo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45dff095_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/work/ip_repo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10d1595c_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/work/ip_repo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ce1c89d_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/work/ip_repo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f24c810_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/work/ip_repo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d26460c_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/work/ip_repo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@379d4341_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/work/ip_repo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69a5ef4b_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/work/ip_repo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f452da0_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/work/ip_repo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f41dd4_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/work/ip_repo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69eaf107_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/work/ip_repo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f7b6261_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/work/ip_repo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b27b128_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/work/ip_repo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6afd0e66_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/work/ip_repo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56601a15_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/work/ip_repo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@761eca36_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/work/ip_repo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3adab12e_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/work/ip_repo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f22cf2f_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/work/ip_repo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37f979df_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/work/ip_repo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@264129b7_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/work/ip_repo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@679f31e5_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/work/ip_repo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a99e41a_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f0cba75_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f663c70_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16c93275_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d44d005_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@747491a3_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54a0e56a_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52656006_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@252f8a3a_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ddecf29_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a63515d_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d0ac258_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69ba14fa_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@539bf792_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7944473e_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e711d31_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3914b36a_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5871d897_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36615756_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38602438_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2245b8ad_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19cb84bf_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d095160_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@635e6aba_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57d5a2b1_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e52ad02_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15c286e7_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47fd06e3_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@63494a19_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64a4100d_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@386fc070_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@898697f_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@db326bd_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b04c399_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b95a103_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e6f764_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e90caea_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33d9307_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26507616_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61130665_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@197a2e66_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f5f53c2_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a9cb892_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3946cda7_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fa74bb2_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4877da33_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e05fa55_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b7fcbda_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3eb20017_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ed694b7_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2487fe45_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ee4d85e_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2db85a6f_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@253ffa76_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62631f61_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@612b2c07_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b0b998f_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d5560d5_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40acf0d1_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b0590bb_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27958c55_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@251a3843_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bd881ab_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a6067ed_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48697173_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d185688_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7845df4f_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@114fb23_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@654003f3_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@727c609c_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@125a2708_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e293f9e_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32e805c8_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6600e4c7_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b3450be_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40855164_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fbfaddc_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e0c55d4_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a324426_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@739de850_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13a82486_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64851a80_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74fc8467_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8cc31b3_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23f6a021_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18bb654f_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6133c822_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b917926_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57eb0ea5_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d87ff17_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38726a25_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33272384_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b875ac1_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@208c3884_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fb842c9_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a07e129_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ae41e2a_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26ac784a_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59ccb82d_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d17d191_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61d9b23e_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5de63e81_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3edd2c54_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ebfd0fd_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39d0cb57_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39fd4f7b_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c7c7b3f_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57ddfadd_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e7eb319_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7021536a_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@430fd8f_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36e42989_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a3ef90b_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13f164f7_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@456f6520_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58c3798c_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35494bf1_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e3fe48e_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11545eeb_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42d85bbb_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@301350af_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@393934da_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f67379b_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a5ad2e5_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6056514e_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28d46547_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ac3266d_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cf90564_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@216c9fae_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76792df7_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a2ddafb_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70343f3a_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@472bf599_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a081951_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4acc6217_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72f394f9_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32fa0287_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@528d6bad_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5afdfcf1_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35413e1f_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d6fa185_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36435904_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d2dd4ba_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@bb5c1bd_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bad4f18_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@87569af_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f706206_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26bf5bfc_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@528c8782_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d531991_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d035ee9_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33ac6c41_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2038bbe8_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d59730b_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b35e593_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10d90cd_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43c5c061_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@587e37e_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@157107ab_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44da2e74_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13ce07f3_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@776f203_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33880513_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ff389b2_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f043ccd_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7327ebf_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34bfc929_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e06e3fd_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@474e839_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@357dc11c_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27264e36_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b502243_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@100087d6_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75acf083_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3379532d_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4669d1d0_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a9dae57_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f01e746_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1096f2ef_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26cdf9b9_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26d83ff7_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53f04a00_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67be7dee_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@39987de3_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@409b2ce7_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@139fa4df_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d31ea72_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10d88c3c_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28d53301_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d22d61_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fd661e0_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@471d6b0b_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70407217_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d1f689f_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5edf7ccb_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69881669_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29c445d2_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33b94639_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26540f82_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c547798_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@179c25ae_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@714ccf89_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79c34f9a_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@698e0e61_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c0a12ca_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64cde507_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4691c8e2_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71bf3883_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75c1f9a5_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57dbfdd6_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11f9add3_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bf5efdd_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e0e7213_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b474dfb_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ff08198_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@195ccffd_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dc4ac98_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ef44bf1_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ed0eec8_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5848c1b0_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9de349b_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ef49966_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5baddc4_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61d3152e_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b9668b1_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59686b60_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d0d8327_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@737eeb35_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a5f0e92_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c681722_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44cbd5fb_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70e08894_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@703a0cde_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60d3efc2_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@769e71a2_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a031cbd_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bbd7d84_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3cf57a85_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@efbf658_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d2bd855_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13764443_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ab856fa_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a8a7899_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1923aa63_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cb90fe7_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@780836d9_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@681511e0_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@740dd287_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31c7dff5_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@624385a9_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@679e63ef_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b14372a_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4070e5c2_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@292c8d2a_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3da2bebd_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50ddb78f_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30feeca4_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8f1830b_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ef16f46_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49510e1f_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@390084d4_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15a434d0_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a464e66_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@232df0c4_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d5a590b_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6633eef3_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@aae49c3_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22502488_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72b7339b_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e8b55ad_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@414d024d_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d5560fe_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@340d19b1_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9061af8_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1071bd45_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@147cf87_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e21778a_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9e57d6e_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@611c8178_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72662a06_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@113ef943_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d9a51fb_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1873abdd_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@174b9ba7_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@326a2a10_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79022a23_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e147e40_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57143d85_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59623c42_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56f7babf_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d771c3b_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f7a99ae_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6dded0af_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cc25247_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29b1e0c1_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@ea3ea4b_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32067087_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54be4496_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fe670ad_ARCHIVE_LOCATION">d:/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50e78518_ARCHIVE_LOCATION">c:/Users/Public/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52b7220e_ARCHIVE_LOCATION">c:/Users/Public/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c24b782_ARCHIVE_LOCATION">c:/Users/Public/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f6410df_ARCHIVE_LOCATION">c:/Users/Public/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74e19ce5_ARCHIVE_LOCATION">c:/Users/Public/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@364f2565_ARCHIVE_LOCATION">c:/Users/Public/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18554f78_ARCHIVE_LOCATION">c:/Users/Public/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19ff10d6_ARCHIVE_LOCATION">c:/Users/Public/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f06009e_ARCHIVE_LOCATION">c:/Users/Public/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@411584a_ARCHIVE_LOCATION">c:/Users/Public/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@663eff05_ARCHIVE_LOCATION">c:/Users/Public/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c1ceb0c_ARCHIVE_LOCATION">c:/Users/Public/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33d3f392_ARCHIVE_LOCATION">c:/Users/Public/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c09b76c_ARCHIVE_LOCATION">c:/Users/Public/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6330fbbd_ARCHIVE_LOCATION">c:/Users/Public/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19954063_ARCHIVE_LOCATION">c:/Users/Public/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57a095_ARCHIVE_LOCATION">c:/Users/Public/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bcb8e09_ARCHIVE_LOCATION">c:/Users/ludov/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@412b9617_ARCHIVE_LOCATION">c:/Users/ludov/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59e2b4c6_ARCHIVE_LOCATION">c:/Users/ludov/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3967a844_ARCHIVE_LOCATION">c:/Users/ludov/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76fe8ea_ARCHIVE_LOCATION">c:/Users/ludov/Git/bracelus_embarque/ipRepo/CardioAnalyseIP_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="7a63f3fc"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="c8961b46"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="9ef2396d"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="6992ea72"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="9fa85a92"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
