INFO: [VRFC 10-163] Analyzing VHDL file "U:/VHDL Test/CS2022 Assignment 1/Assignment2/Assignment2.srcs/sources_1/imports/new/16_bit_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg16
INFO: [VRFC 10-163] Analyzing VHDL file "U:/VHDL Test/CS2022 Assignment 1/Assignment2/Assignment2.srcs/sources_1/imports/new/decoder_3to8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder_3to8
INFO: [VRFC 10-163] Analyzing VHDL file "U:/VHDL Test/CS2022 Assignment 1/Assignment2/Assignment2.srcs/sources_1/imports/new/mux8_16bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux8_16bit
INFO: [VRFC 10-163] Analyzing VHDL file "U:/VHDL Test/CS2022 Assignment 1/Assignment2/Assignment2.srcs/sources_1/imports/new/register_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity register_file
INFO: [VRFC 10-163] Analyzing VHDL file "U:/VHDL Test/CS2022 Assignment 1/Assignment2/Assignment2.srcs/register_file_sim/new/registerfile_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity registerfile_tb
