library ieee;
use ieee.std_logic_1164.all;
entity half_adder_tb is
end entity half_adder_tb;
architecture test of half_adder_tb is
component half_adder is
Port(
in1, in2: in std_logic;
out1, out2 : out std_logic
);
end component;
signal i0, i1 :std_logic;
signal o0, o1 : std_logic;
begin
ha: half_adder port map ( in1 => i0, in2 => i1, out1 => o0, out2 => o1);
i0 <= '0', '1' after 100 ns, '0' after 200 ns;
i1 <= '1', '1' after 100 ns, '0' after 200 ns;
end test;