// Seed: 3691705912
module module_0 (
    input tri id_0,
    output wire id_1,
    output uwire id_2,
    input wire id_3,
    input wor id_4,
    input uwire id_5,
    output wor id_6,
    input wor id_7,
    output uwire id_8,
    output supply0 id_9,
    input uwire id_10,
    output wand id_11,
    output supply1 id_12
    , id_14
);
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1,
    output uwire id_2,
    input wor id_3,
    output tri0 id_4
    , id_11,
    input uwire id_5,
    output tri id_6,
    input wor id_7,
    input wor id_8,
    input wor id_9
);
  logic id_12;
  module_0 modCall_1 (
      id_5,
      id_4,
      id_4,
      id_5,
      id_1,
      id_5,
      id_4,
      id_7,
      id_6,
      id_2,
      id_0,
      id_6,
      id_2
  );
endmodule
