<def f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='3625' ll='3627' type='const MCPhysReg * llvm::TargetLowering::getScratchRegisters(CallingConv::ID CC) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='3623'>/// Returns a 0 terminated array of registers that can be safely used as
  /// scratch registers.</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/FastISel.cpp' l='832' u='c' c='_ZN4llvm8FastISel14selectStackmapEPKNS_8CallInstE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/FastISel.cpp' l='1012' u='c' c='_ZN4llvm8FastISel16selectPatchpointEPKNS_8CallInstE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/InstrEmitter.cpp' l='827' u='c' c='_ZN4llvm12InstrEmitter15EmitMachineNodeEPNS_6SDNodeEbbRNS_8DenseMapINS_7SDValueEjNS_12DenseMapInfoIS4_EENS_6detail12DenseMapPairIS4_jEEEE'/>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='8850' c='_ZNK4llvm21AArch64TargetLowering19getScratchRegistersEj'/>
<ovr f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='14621' c='_ZNK4llvm17PPCTargetLowering19getScratchRegistersEj'/>
<ovr f='llvm/llvm/lib/Target/SystemZ/SystemZISelLowering.cpp' l='1169' c='_ZNK4llvm21SystemZTargetLowering19getScratchRegistersEj'/>
<ovr f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='2360' c='_ZNK4llvm17X86TargetLowering19getScratchRegistersEj'/>
