#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1118300 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x10e7320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x10ee6b0 .functor NOT 1, L_0x1144580, C4<0>, C4<0>, C4<0>;
L_0x1144360 .functor XOR 2, L_0x1144200, L_0x11442c0, C4<00>, C4<00>;
L_0x1144470 .functor XOR 2, L_0x1144360, L_0x11443d0, C4<00>, C4<00>;
v0x1140c60_0 .net *"_ivl_10", 1 0, L_0x11443d0;  1 drivers
v0x1140d60_0 .net *"_ivl_12", 1 0, L_0x1144470;  1 drivers
v0x1140e40_0 .net *"_ivl_2", 1 0, L_0x1144140;  1 drivers
v0x1140f00_0 .net *"_ivl_4", 1 0, L_0x1144200;  1 drivers
v0x1140fe0_0 .net *"_ivl_6", 1 0, L_0x11442c0;  1 drivers
v0x1141110_0 .net *"_ivl_8", 1 0, L_0x1144360;  1 drivers
v0x11411f0_0 .net "a", 0 0, v0x113eb60_0;  1 drivers
v0x1141290_0 .net "b", 0 0, v0x113ec00_0;  1 drivers
v0x1141330_0 .net "c", 0 0, v0x113eca0_0;  1 drivers
v0x11413d0_0 .var "clk", 0 0;
v0x1141470_0 .net "d", 0 0, v0x113ede0_0;  1 drivers
v0x1141510_0 .net "out_pos_dut", 0 0, L_0x1143fb0;  1 drivers
v0x11415b0_0 .net "out_pos_ref", 0 0, L_0x1142bf0;  1 drivers
v0x1141650_0 .net "out_sop_dut", 0 0, L_0x1143460;  1 drivers
v0x11416f0_0 .net "out_sop_ref", 0 0, L_0x1119810;  1 drivers
v0x1141790_0 .var/2u "stats1", 223 0;
v0x1141830_0 .var/2u "strobe", 0 0;
v0x11419e0_0 .net "tb_match", 0 0, L_0x1144580;  1 drivers
v0x1141ab0_0 .net "tb_mismatch", 0 0, L_0x10ee6b0;  1 drivers
v0x1141b50_0 .net "wavedrom_enable", 0 0, v0x113f0b0_0;  1 drivers
v0x1141c20_0 .net "wavedrom_title", 511 0, v0x113f150_0;  1 drivers
L_0x1144140 .concat [ 1 1 0 0], L_0x1142bf0, L_0x1119810;
L_0x1144200 .concat [ 1 1 0 0], L_0x1142bf0, L_0x1119810;
L_0x11442c0 .concat [ 1 1 0 0], L_0x1143fb0, L_0x1143460;
L_0x11443d0 .concat [ 1 1 0 0], L_0x1142bf0, L_0x1119810;
L_0x1144580 .cmp/eeq 2, L_0x1144140, L_0x1144470;
S_0x10eb3e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x10e7320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x10eea90 .functor AND 1, v0x113eca0_0, v0x113ede0_0, C4<1>, C4<1>;
L_0x10eee70 .functor NOT 1, v0x113eb60_0, C4<0>, C4<0>, C4<0>;
L_0x10ef250 .functor NOT 1, v0x113ec00_0, C4<0>, C4<0>, C4<0>;
L_0x10ef4d0 .functor AND 1, L_0x10eee70, L_0x10ef250, C4<1>, C4<1>;
L_0x1106240 .functor AND 1, L_0x10ef4d0, v0x113eca0_0, C4<1>, C4<1>;
L_0x1119810 .functor OR 1, L_0x10eea90, L_0x1106240, C4<0>, C4<0>;
L_0x1142070 .functor NOT 1, v0x113ec00_0, C4<0>, C4<0>, C4<0>;
L_0x11420e0 .functor OR 1, L_0x1142070, v0x113ede0_0, C4<0>, C4<0>;
L_0x11421f0 .functor AND 1, v0x113eca0_0, L_0x11420e0, C4<1>, C4<1>;
L_0x11422b0 .functor NOT 1, v0x113eb60_0, C4<0>, C4<0>, C4<0>;
L_0x1142380 .functor OR 1, L_0x11422b0, v0x113ec00_0, C4<0>, C4<0>;
L_0x11423f0 .functor AND 1, L_0x11421f0, L_0x1142380, C4<1>, C4<1>;
L_0x1142570 .functor NOT 1, v0x113ec00_0, C4<0>, C4<0>, C4<0>;
L_0x11425e0 .functor OR 1, L_0x1142570, v0x113ede0_0, C4<0>, C4<0>;
L_0x1142500 .functor AND 1, v0x113eca0_0, L_0x11425e0, C4<1>, C4<1>;
L_0x1142770 .functor NOT 1, v0x113eb60_0, C4<0>, C4<0>, C4<0>;
L_0x1142870 .functor OR 1, L_0x1142770, v0x113ede0_0, C4<0>, C4<0>;
L_0x1142930 .functor AND 1, L_0x1142500, L_0x1142870, C4<1>, C4<1>;
L_0x1142ae0 .functor XNOR 1, L_0x11423f0, L_0x1142930, C4<0>, C4<0>;
v0x10edfe0_0 .net *"_ivl_0", 0 0, L_0x10eea90;  1 drivers
v0x10ee3e0_0 .net *"_ivl_12", 0 0, L_0x1142070;  1 drivers
v0x10ee7c0_0 .net *"_ivl_14", 0 0, L_0x11420e0;  1 drivers
v0x10eeba0_0 .net *"_ivl_16", 0 0, L_0x11421f0;  1 drivers
v0x10eef80_0 .net *"_ivl_18", 0 0, L_0x11422b0;  1 drivers
v0x10ef360_0 .net *"_ivl_2", 0 0, L_0x10eee70;  1 drivers
v0x10ef5e0_0 .net *"_ivl_20", 0 0, L_0x1142380;  1 drivers
v0x113d0d0_0 .net *"_ivl_24", 0 0, L_0x1142570;  1 drivers
v0x113d1b0_0 .net *"_ivl_26", 0 0, L_0x11425e0;  1 drivers
v0x113d290_0 .net *"_ivl_28", 0 0, L_0x1142500;  1 drivers
v0x113d370_0 .net *"_ivl_30", 0 0, L_0x1142770;  1 drivers
v0x113d450_0 .net *"_ivl_32", 0 0, L_0x1142870;  1 drivers
v0x113d530_0 .net *"_ivl_36", 0 0, L_0x1142ae0;  1 drivers
L_0x7f586e589018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x113d5f0_0 .net *"_ivl_38", 0 0, L_0x7f586e589018;  1 drivers
v0x113d6d0_0 .net *"_ivl_4", 0 0, L_0x10ef250;  1 drivers
v0x113d7b0_0 .net *"_ivl_6", 0 0, L_0x10ef4d0;  1 drivers
v0x113d890_0 .net *"_ivl_8", 0 0, L_0x1106240;  1 drivers
v0x113d970_0 .net "a", 0 0, v0x113eb60_0;  alias, 1 drivers
v0x113da30_0 .net "b", 0 0, v0x113ec00_0;  alias, 1 drivers
v0x113daf0_0 .net "c", 0 0, v0x113eca0_0;  alias, 1 drivers
v0x113dbb0_0 .net "d", 0 0, v0x113ede0_0;  alias, 1 drivers
v0x113dc70_0 .net "out_pos", 0 0, L_0x1142bf0;  alias, 1 drivers
v0x113dd30_0 .net "out_sop", 0 0, L_0x1119810;  alias, 1 drivers
v0x113ddf0_0 .net "pos0", 0 0, L_0x11423f0;  1 drivers
v0x113deb0_0 .net "pos1", 0 0, L_0x1142930;  1 drivers
L_0x1142bf0 .functor MUXZ 1, L_0x7f586e589018, L_0x11423f0, L_0x1142ae0, C4<>;
S_0x113e030 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x10e7320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x113eb60_0 .var "a", 0 0;
v0x113ec00_0 .var "b", 0 0;
v0x113eca0_0 .var "c", 0 0;
v0x113ed40_0 .net "clk", 0 0, v0x11413d0_0;  1 drivers
v0x113ede0_0 .var "d", 0 0;
v0x113eed0_0 .var/2u "fail", 0 0;
v0x113ef70_0 .var/2u "fail1", 0 0;
v0x113f010_0 .net "tb_match", 0 0, L_0x1144580;  alias, 1 drivers
v0x113f0b0_0 .var "wavedrom_enable", 0 0;
v0x113f150_0 .var "wavedrom_title", 511 0;
E_0x10f9d40/0 .event negedge, v0x113ed40_0;
E_0x10f9d40/1 .event posedge, v0x113ed40_0;
E_0x10f9d40 .event/or E_0x10f9d40/0, E_0x10f9d40/1;
S_0x113e360 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x113e030;
 .timescale -12 -12;
v0x113e5a0_0 .var/2s "i", 31 0;
E_0x10f9be0 .event posedge, v0x113ed40_0;
S_0x113e6a0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x113e030;
 .timescale -12 -12;
v0x113e8a0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x113e980 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x113e030;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x113f330 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x10e7320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1142da0 .functor AND 1, v0x113eca0_0, v0x113ede0_0, C4<1>, C4<1>;
L_0x1143050 .functor NOT 1, v0x113eb60_0, C4<0>, C4<0>, C4<0>;
L_0x11430e0 .functor NOT 1, v0x113ec00_0, C4<0>, C4<0>, C4<0>;
L_0x1143260 .functor AND 1, L_0x1143050, L_0x11430e0, C4<1>, C4<1>;
L_0x11433a0 .functor AND 1, L_0x1143260, v0x113eca0_0, C4<1>, C4<1>;
L_0x1143460 .functor OR 1, L_0x1142da0, L_0x11433a0, C4<0>, C4<0>;
L_0x1143600 .functor NOT 1, v0x113ec00_0, C4<0>, C4<0>, C4<0>;
L_0x1143670 .functor OR 1, L_0x1143600, v0x113ede0_0, C4<0>, C4<0>;
L_0x1143780 .functor AND 1, v0x113eca0_0, L_0x1143670, C4<1>, C4<1>;
L_0x1143840 .functor NOT 1, v0x113eb60_0, C4<0>, C4<0>, C4<0>;
L_0x1143a20 .functor OR 1, L_0x1143840, v0x113ec00_0, C4<0>, C4<0>;
L_0x1143a90 .functor AND 1, L_0x1143780, L_0x1143a20, C4<1>, C4<1>;
L_0x1143c10 .functor NOT 1, v0x113eb60_0, C4<0>, C4<0>, C4<0>;
L_0x1143c80 .functor OR 1, L_0x1143c10, v0x113ede0_0, C4<0>, C4<0>;
L_0x1143ba0 .functor AND 1, v0x113eca0_0, L_0x1143c80, C4<1>, C4<1>;
L_0x1143e10 .functor XNOR 1, L_0x1143a90, L_0x1143ba0, C4<0>, C4<0>;
v0x113f4f0_0 .net *"_ivl_0", 0 0, L_0x1142da0;  1 drivers
v0x113f5d0_0 .net *"_ivl_12", 0 0, L_0x1143600;  1 drivers
v0x113f6b0_0 .net *"_ivl_14", 0 0, L_0x1143670;  1 drivers
v0x113f7a0_0 .net *"_ivl_16", 0 0, L_0x1143780;  1 drivers
v0x113f880_0 .net *"_ivl_18", 0 0, L_0x1143840;  1 drivers
v0x113f9b0_0 .net *"_ivl_2", 0 0, L_0x1143050;  1 drivers
v0x113fa90_0 .net *"_ivl_20", 0 0, L_0x1143a20;  1 drivers
v0x113fb70_0 .net *"_ivl_24", 0 0, L_0x1143c10;  1 drivers
v0x113fc50_0 .net *"_ivl_26", 0 0, L_0x1143c80;  1 drivers
v0x113fdc0_0 .net *"_ivl_30", 0 0, L_0x1143e10;  1 drivers
L_0x7f586e589060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x113fe80_0 .net *"_ivl_32", 0 0, L_0x7f586e589060;  1 drivers
v0x113ff60_0 .net *"_ivl_4", 0 0, L_0x11430e0;  1 drivers
v0x1140040_0 .net *"_ivl_6", 0 0, L_0x1143260;  1 drivers
v0x1140120_0 .net *"_ivl_8", 0 0, L_0x11433a0;  1 drivers
v0x1140200_0 .net "a", 0 0, v0x113eb60_0;  alias, 1 drivers
v0x11402a0_0 .net "b", 0 0, v0x113ec00_0;  alias, 1 drivers
v0x1140390_0 .net "c", 0 0, v0x113eca0_0;  alias, 1 drivers
v0x1140590_0 .net "d", 0 0, v0x113ede0_0;  alias, 1 drivers
v0x1140680_0 .net "out_pos", 0 0, L_0x1143fb0;  alias, 1 drivers
v0x1140740_0 .net "out_sop", 0 0, L_0x1143460;  alias, 1 drivers
v0x1140800_0 .net "pos0", 0 0, L_0x1143a90;  1 drivers
v0x11408c0_0 .net "pos1", 0 0, L_0x1143ba0;  1 drivers
L_0x1143fb0 .functor MUXZ 1, L_0x7f586e589060, L_0x1143a90, L_0x1143e10, C4<>;
S_0x1140a40 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x10e7320;
 .timescale -12 -12;
E_0x10e39f0 .event anyedge, v0x1141830_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1141830_0;
    %nor/r;
    %assign/vec4 v0x1141830_0, 0;
    %wait E_0x10e39f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x113e030;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x113eed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x113ef70_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x113e030;
T_4 ;
    %wait E_0x10f9d40;
    %load/vec4 v0x113f010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x113eed0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x113e030;
T_5 ;
    %wait E_0x10f9be0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x113ede0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x113eca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x113ec00_0, 0;
    %assign/vec4 v0x113eb60_0, 0;
    %wait E_0x10f9be0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x113ede0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x113eca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x113ec00_0, 0;
    %assign/vec4 v0x113eb60_0, 0;
    %wait E_0x10f9be0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x113ede0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x113eca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x113ec00_0, 0;
    %assign/vec4 v0x113eb60_0, 0;
    %wait E_0x10f9be0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x113ede0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x113eca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x113ec00_0, 0;
    %assign/vec4 v0x113eb60_0, 0;
    %wait E_0x10f9be0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x113ede0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x113eca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x113ec00_0, 0;
    %assign/vec4 v0x113eb60_0, 0;
    %wait E_0x10f9be0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x113ede0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x113eca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x113ec00_0, 0;
    %assign/vec4 v0x113eb60_0, 0;
    %wait E_0x10f9be0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x113ede0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x113eca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x113ec00_0, 0;
    %assign/vec4 v0x113eb60_0, 0;
    %wait E_0x10f9be0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x113ede0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x113eca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x113ec00_0, 0;
    %assign/vec4 v0x113eb60_0, 0;
    %wait E_0x10f9be0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x113ede0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x113eca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x113ec00_0, 0;
    %assign/vec4 v0x113eb60_0, 0;
    %wait E_0x10f9be0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x113ede0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x113eca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x113ec00_0, 0;
    %assign/vec4 v0x113eb60_0, 0;
    %wait E_0x10f9be0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x113ede0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x113eca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x113ec00_0, 0;
    %assign/vec4 v0x113eb60_0, 0;
    %wait E_0x10f9be0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x113ede0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x113eca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x113ec00_0, 0;
    %assign/vec4 v0x113eb60_0, 0;
    %wait E_0x10f9be0;
    %load/vec4 v0x113eed0_0;
    %store/vec4 v0x113ef70_0, 0, 1;
    %fork t_1, S_0x113e360;
    %jmp t_0;
    .scope S_0x113e360;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x113e5a0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x113e5a0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x10f9be0;
    %load/vec4 v0x113e5a0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x113ede0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x113eca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x113ec00_0, 0;
    %assign/vec4 v0x113eb60_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x113e5a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x113e5a0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x113e030;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x10f9d40;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x113ede0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x113eca0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x113ec00_0, 0;
    %assign/vec4 v0x113eb60_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x113eed0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x113ef70_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x10e7320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x11413d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1141830_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x10e7320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x11413d0_0;
    %inv;
    %store/vec4 v0x11413d0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x10e7320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x113ed40_0, v0x1141ab0_0, v0x11411f0_0, v0x1141290_0, v0x1141330_0, v0x1141470_0, v0x11416f0_0, v0x1141650_0, v0x11415b0_0, v0x1141510_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x10e7320;
T_9 ;
    %load/vec4 v0x1141790_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1141790_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1141790_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1141790_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1141790_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1141790_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1141790_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1141790_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1141790_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1141790_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x10e7320;
T_10 ;
    %wait E_0x10f9d40;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1141790_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1141790_0, 4, 32;
    %load/vec4 v0x11419e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1141790_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1141790_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1141790_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1141790_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x11416f0_0;
    %load/vec4 v0x11416f0_0;
    %load/vec4 v0x1141650_0;
    %xor;
    %load/vec4 v0x11416f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1141790_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1141790_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1141790_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1141790_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x11415b0_0;
    %load/vec4 v0x11415b0_0;
    %load/vec4 v0x1141510_0;
    %xor;
    %load/vec4 v0x11415b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1141790_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1141790_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1141790_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1141790_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can25_depth0/machine/ece241_2013_q2/iter0/response20/top_module.sv";
