// Seed: 2011596197
module module_0 (
    output supply0 id_0,
    output tri1 id_1,
    input wand id_2,
    input wand id_3,
    input supply1 id_4,
    output tri0 id_5,
    output uwire id_6,
    input wand id_7,
    input wire id_8,
    output wor id_9,
    output wire id_10,
    input tri0 id_11,
    input wire id_12,
    input tri0 id_13,
    input tri1 id_14,
    input wor id_15,
    input tri0 id_16
);
  uwire id_18 = (1'b0);
  wire  id_19;
  assign id_9 = 1;
endmodule
module module_1 (
    input supply1 id_0
    , id_16,
    input wand id_1,
    output wire id_2,
    output tri1 id_3,
    output supply1 id_4,
    output supply0 id_5,
    input wand id_6,
    input supply0 id_7,
    input supply0 id_8,
    output uwire id_9,
    output uwire id_10,
    input tri0 id_11,
    output wire id_12#(id_16),
    output tri1 id_13,
    input uwire id_14
);
  wire id_17;
  module_0 modCall_1 (
      id_4,
      id_5,
      id_6,
      id_0,
      id_1,
      id_5,
      id_13,
      id_1,
      id_8,
      id_13,
      id_9,
      id_14,
      id_11,
      id_0,
      id_1,
      id_8,
      id_7
  );
  assign modCall_1.type_4 = 0;
endmodule
