Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Dec  4 20:56:04 2022
| Host         : DESKTOP-K9LHMM3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vga_timing_summary_routed.rpt -pb vga_timing_summary_routed.pb -rpx vga_timing_summary_routed.rpx -warn_on_violation
| Design       : vga
| Device       : 7a35t-cpg236
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    2           
TIMING-18  Warning           Missing input or output delay  15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (1)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: vga_sync_unit/pixel_reg_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: vga_sync_unit/pixel_reg_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.187        0.000                      0                   44        0.210        0.000                      0                   44        4.500        0.000                       0                    25  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.187        0.000                      0                   44        0.210        0.000                      0                   44        4.500        0.000                       0                    25  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.187ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.187ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.587ns  (logic 0.842ns (32.542%)  route 1.745ns (67.458%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.909ns = ( 13.909 - 10.000 ) 
    Source Clock Delay      (SCD):    4.161ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.282     4.161    vga_sync_unit/CLK
    SLICE_X6Y60          FDCE                                         r  vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDCE (Prop_fdce_C_Q)         0.393     4.554 r  vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=17, routed)          0.615     5.169    vga_sync_unit/x[2]
    SLICE_X6Y60          LUT6 (Prop_lut6_I3_O)        0.097     5.266 f  vga_sync_unit/h_count_reg[9]_i_3/O
                         net (fo=2, routed)           0.292     5.558    vga_sync_unit/h_count_reg[9]_i_3_n_0
    SLICE_X6Y60          LUT5 (Prop_lut5_I4_O)        0.102     5.660 f  vga_sync_unit/h_count_reg[8]_i_2/O
                         net (fo=9, routed)           0.487     6.147    vga_sync_unit/h_count_reg[8]_i_2_n_0
    SLICE_X3Y60          LUT3 (Prop_lut3_I2_O)        0.250     6.397 r  vga_sync_unit/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.352     6.749    vga_sync_unit/v_count_reg0
    SLICE_X0Y62          FDCE                                         r  vga_sync_unit/v_count_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.182    13.909    vga_sync_unit/CLK
    SLICE_X0Y62          FDCE                                         r  vga_sync_unit/v_count_reg_reg[6]/C
                         clock pessimism              0.213    14.121    
                         clock uncertainty           -0.035    14.086    
    SLICE_X0Y62          FDCE (Setup_fdce_C_CE)      -0.150    13.936    vga_sync_unit/v_count_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         13.936    
                         arrival time                          -6.749    
  -------------------------------------------------------------------
                         slack                                  7.187    

Slack (MET) :             7.187ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.587ns  (logic 0.842ns (32.542%)  route 1.745ns (67.458%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.909ns = ( 13.909 - 10.000 ) 
    Source Clock Delay      (SCD):    4.161ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.282     4.161    vga_sync_unit/CLK
    SLICE_X6Y60          FDCE                                         r  vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDCE (Prop_fdce_C_Q)         0.393     4.554 r  vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=17, routed)          0.615     5.169    vga_sync_unit/x[2]
    SLICE_X6Y60          LUT6 (Prop_lut6_I3_O)        0.097     5.266 f  vga_sync_unit/h_count_reg[9]_i_3/O
                         net (fo=2, routed)           0.292     5.558    vga_sync_unit/h_count_reg[9]_i_3_n_0
    SLICE_X6Y60          LUT5 (Prop_lut5_I4_O)        0.102     5.660 f  vga_sync_unit/h_count_reg[8]_i_2/O
                         net (fo=9, routed)           0.487     6.147    vga_sync_unit/h_count_reg[8]_i_2_n_0
    SLICE_X3Y60          LUT3 (Prop_lut3_I2_O)        0.250     6.397 r  vga_sync_unit/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.352     6.749    vga_sync_unit/v_count_reg0
    SLICE_X0Y62          FDCE                                         r  vga_sync_unit/v_count_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.182    13.909    vga_sync_unit/CLK
    SLICE_X0Y62          FDCE                                         r  vga_sync_unit/v_count_reg_reg[7]/C
                         clock pessimism              0.213    14.121    
                         clock uncertainty           -0.035    14.086    
    SLICE_X0Y62          FDCE (Setup_fdce_C_CE)      -0.150    13.936    vga_sync_unit/v_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         13.936    
                         arrival time                          -6.749    
  -------------------------------------------------------------------
                         slack                                  7.187    

Slack (MET) :             7.187ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.587ns  (logic 0.842ns (32.542%)  route 1.745ns (67.458%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.909ns = ( 13.909 - 10.000 ) 
    Source Clock Delay      (SCD):    4.161ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.282     4.161    vga_sync_unit/CLK
    SLICE_X6Y60          FDCE                                         r  vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDCE (Prop_fdce_C_Q)         0.393     4.554 r  vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=17, routed)          0.615     5.169    vga_sync_unit/x[2]
    SLICE_X6Y60          LUT6 (Prop_lut6_I3_O)        0.097     5.266 f  vga_sync_unit/h_count_reg[9]_i_3/O
                         net (fo=2, routed)           0.292     5.558    vga_sync_unit/h_count_reg[9]_i_3_n_0
    SLICE_X6Y60          LUT5 (Prop_lut5_I4_O)        0.102     5.660 f  vga_sync_unit/h_count_reg[8]_i_2/O
                         net (fo=9, routed)           0.487     6.147    vga_sync_unit/h_count_reg[8]_i_2_n_0
    SLICE_X3Y60          LUT3 (Prop_lut3_I2_O)        0.250     6.397 r  vga_sync_unit/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.352     6.749    vga_sync_unit/v_count_reg0
    SLICE_X0Y62          FDCE                                         r  vga_sync_unit/v_count_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.182    13.909    vga_sync_unit/CLK
    SLICE_X0Y62          FDCE                                         r  vga_sync_unit/v_count_reg_reg[8]/C
                         clock pessimism              0.213    14.121    
                         clock uncertainty           -0.035    14.086    
    SLICE_X0Y62          FDCE (Setup_fdce_C_CE)      -0.150    13.936    vga_sync_unit/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         13.936    
                         arrival time                          -6.749    
  -------------------------------------------------------------------
                         slack                                  7.187    

Slack (MET) :             7.307ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.469ns  (logic 0.842ns (34.105%)  route 1.627ns (65.895%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.910ns = ( 13.910 - 10.000 ) 
    Source Clock Delay      (SCD):    4.161ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.282     4.161    vga_sync_unit/CLK
    SLICE_X6Y60          FDCE                                         r  vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDCE (Prop_fdce_C_Q)         0.393     4.554 r  vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=17, routed)          0.615     5.169    vga_sync_unit/x[2]
    SLICE_X6Y60          LUT6 (Prop_lut6_I3_O)        0.097     5.266 f  vga_sync_unit/h_count_reg[9]_i_3/O
                         net (fo=2, routed)           0.292     5.558    vga_sync_unit/h_count_reg[9]_i_3_n_0
    SLICE_X6Y60          LUT5 (Prop_lut5_I4_O)        0.102     5.660 f  vga_sync_unit/h_count_reg[8]_i_2/O
                         net (fo=9, routed)           0.487     6.147    vga_sync_unit/h_count_reg[8]_i_2_n_0
    SLICE_X3Y60          LUT3 (Prop_lut3_I2_O)        0.250     6.397 r  vga_sync_unit/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.233     6.630    vga_sync_unit/v_count_reg0
    SLICE_X0Y60          FDCE                                         r  vga_sync_unit/v_count_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.183    13.910    vga_sync_unit/CLK
    SLICE_X0Y60          FDCE                                         r  vga_sync_unit/v_count_reg_reg[0]/C
                         clock pessimism              0.213    14.122    
                         clock uncertainty           -0.035    14.087    
    SLICE_X0Y60          FDCE (Setup_fdce_C_CE)      -0.150    13.937    vga_sync_unit/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         13.937    
                         arrival time                          -6.630    
  -------------------------------------------------------------------
                         slack                                  7.307    

Slack (MET) :             7.307ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.469ns  (logic 0.842ns (34.105%)  route 1.627ns (65.895%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.910ns = ( 13.910 - 10.000 ) 
    Source Clock Delay      (SCD):    4.161ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.282     4.161    vga_sync_unit/CLK
    SLICE_X6Y60          FDCE                                         r  vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDCE (Prop_fdce_C_Q)         0.393     4.554 r  vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=17, routed)          0.615     5.169    vga_sync_unit/x[2]
    SLICE_X6Y60          LUT6 (Prop_lut6_I3_O)        0.097     5.266 f  vga_sync_unit/h_count_reg[9]_i_3/O
                         net (fo=2, routed)           0.292     5.558    vga_sync_unit/h_count_reg[9]_i_3_n_0
    SLICE_X6Y60          LUT5 (Prop_lut5_I4_O)        0.102     5.660 f  vga_sync_unit/h_count_reg[8]_i_2/O
                         net (fo=9, routed)           0.487     6.147    vga_sync_unit/h_count_reg[8]_i_2_n_0
    SLICE_X3Y60          LUT3 (Prop_lut3_I2_O)        0.250     6.397 r  vga_sync_unit/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.233     6.630    vga_sync_unit/v_count_reg0
    SLICE_X0Y60          FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.183    13.910    vga_sync_unit/CLK
    SLICE_X0Y60          FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C
                         clock pessimism              0.213    14.122    
                         clock uncertainty           -0.035    14.087    
    SLICE_X0Y60          FDCE (Setup_fdce_C_CE)      -0.150    13.937    vga_sync_unit/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         13.937    
                         arrival time                          -6.630    
  -------------------------------------------------------------------
                         slack                                  7.307    

Slack (MET) :             7.307ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.469ns  (logic 0.842ns (34.105%)  route 1.627ns (65.895%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.910ns = ( 13.910 - 10.000 ) 
    Source Clock Delay      (SCD):    4.161ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.282     4.161    vga_sync_unit/CLK
    SLICE_X6Y60          FDCE                                         r  vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDCE (Prop_fdce_C_Q)         0.393     4.554 r  vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=17, routed)          0.615     5.169    vga_sync_unit/x[2]
    SLICE_X6Y60          LUT6 (Prop_lut6_I3_O)        0.097     5.266 f  vga_sync_unit/h_count_reg[9]_i_3/O
                         net (fo=2, routed)           0.292     5.558    vga_sync_unit/h_count_reg[9]_i_3_n_0
    SLICE_X6Y60          LUT5 (Prop_lut5_I4_O)        0.102     5.660 f  vga_sync_unit/h_count_reg[8]_i_2/O
                         net (fo=9, routed)           0.487     6.147    vga_sync_unit/h_count_reg[8]_i_2_n_0
    SLICE_X3Y60          LUT3 (Prop_lut3_I2_O)        0.250     6.397 r  vga_sync_unit/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.233     6.630    vga_sync_unit/v_count_reg0
    SLICE_X0Y60          FDCE                                         r  vga_sync_unit/v_count_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.183    13.910    vga_sync_unit/CLK
    SLICE_X0Y60          FDCE                                         r  vga_sync_unit/v_count_reg_reg[5]/C
                         clock pessimism              0.213    14.122    
                         clock uncertainty           -0.035    14.087    
    SLICE_X0Y60          FDCE (Setup_fdce_C_CE)      -0.150    13.937    vga_sync_unit/v_count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         13.937    
                         arrival time                          -6.630    
  -------------------------------------------------------------------
                         slack                                  7.307    

Slack (MET) :             7.311ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.495ns  (logic 0.842ns (33.745%)  route 1.653ns (66.255%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.910ns = ( 13.910 - 10.000 ) 
    Source Clock Delay      (SCD):    4.161ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.282     4.161    vga_sync_unit/CLK
    SLICE_X6Y60          FDCE                                         r  vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDCE (Prop_fdce_C_Q)         0.393     4.554 r  vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=17, routed)          0.615     5.169    vga_sync_unit/x[2]
    SLICE_X6Y60          LUT6 (Prop_lut6_I3_O)        0.097     5.266 f  vga_sync_unit/h_count_reg[9]_i_3/O
                         net (fo=2, routed)           0.292     5.558    vga_sync_unit/h_count_reg[9]_i_3_n_0
    SLICE_X6Y60          LUT5 (Prop_lut5_I4_O)        0.102     5.660 f  vga_sync_unit/h_count_reg[8]_i_2/O
                         net (fo=9, routed)           0.487     6.147    vga_sync_unit/h_count_reg[8]_i_2_n_0
    SLICE_X3Y60          LUT3 (Prop_lut3_I2_O)        0.250     6.397 r  vga_sync_unit/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.260     6.657    vga_sync_unit/v_count_reg0
    SLICE_X2Y60          FDCE                                         r  vga_sync_unit/v_count_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.183    13.910    vga_sync_unit/CLK
    SLICE_X2Y60          FDCE                                         r  vga_sync_unit/v_count_reg_reg[2]/C
                         clock pessimism              0.213    14.122    
                         clock uncertainty           -0.035    14.087    
    SLICE_X2Y60          FDCE (Setup_fdce_C_CE)      -0.119    13.968    vga_sync_unit/v_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         13.968    
                         arrival time                          -6.657    
  -------------------------------------------------------------------
                         slack                                  7.311    

Slack (MET) :             7.311ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.495ns  (logic 0.842ns (33.745%)  route 1.653ns (66.255%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.910ns = ( 13.910 - 10.000 ) 
    Source Clock Delay      (SCD):    4.161ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.282     4.161    vga_sync_unit/CLK
    SLICE_X6Y60          FDCE                                         r  vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDCE (Prop_fdce_C_Q)         0.393     4.554 r  vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=17, routed)          0.615     5.169    vga_sync_unit/x[2]
    SLICE_X6Y60          LUT6 (Prop_lut6_I3_O)        0.097     5.266 f  vga_sync_unit/h_count_reg[9]_i_3/O
                         net (fo=2, routed)           0.292     5.558    vga_sync_unit/h_count_reg[9]_i_3_n_0
    SLICE_X6Y60          LUT5 (Prop_lut5_I4_O)        0.102     5.660 f  vga_sync_unit/h_count_reg[8]_i_2/O
                         net (fo=9, routed)           0.487     6.147    vga_sync_unit/h_count_reg[8]_i_2_n_0
    SLICE_X3Y60          LUT3 (Prop_lut3_I2_O)        0.250     6.397 r  vga_sync_unit/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.260     6.657    vga_sync_unit/v_count_reg0
    SLICE_X2Y60          FDCE                                         r  vga_sync_unit/v_count_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.183    13.910    vga_sync_unit/CLK
    SLICE_X2Y60          FDCE                                         r  vga_sync_unit/v_count_reg_reg[3]/C
                         clock pessimism              0.213    14.122    
                         clock uncertainty           -0.035    14.087    
    SLICE_X2Y60          FDCE (Setup_fdce_C_CE)      -0.119    13.968    vga_sync_unit/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         13.968    
                         arrival time                          -6.657    
  -------------------------------------------------------------------
                         slack                                  7.311    

Slack (MET) :             7.311ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.495ns  (logic 0.842ns (33.745%)  route 1.653ns (66.255%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.910ns = ( 13.910 - 10.000 ) 
    Source Clock Delay      (SCD):    4.161ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.282     4.161    vga_sync_unit/CLK
    SLICE_X6Y60          FDCE                                         r  vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDCE (Prop_fdce_C_Q)         0.393     4.554 r  vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=17, routed)          0.615     5.169    vga_sync_unit/x[2]
    SLICE_X6Y60          LUT6 (Prop_lut6_I3_O)        0.097     5.266 f  vga_sync_unit/h_count_reg[9]_i_3/O
                         net (fo=2, routed)           0.292     5.558    vga_sync_unit/h_count_reg[9]_i_3_n_0
    SLICE_X6Y60          LUT5 (Prop_lut5_I4_O)        0.102     5.660 f  vga_sync_unit/h_count_reg[8]_i_2/O
                         net (fo=9, routed)           0.487     6.147    vga_sync_unit/h_count_reg[8]_i_2_n_0
    SLICE_X3Y60          LUT3 (Prop_lut3_I2_O)        0.250     6.397 r  vga_sync_unit/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.260     6.657    vga_sync_unit/v_count_reg0
    SLICE_X2Y60          FDCE                                         r  vga_sync_unit/v_count_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.183    13.910    vga_sync_unit/CLK
    SLICE_X2Y60          FDCE                                         r  vga_sync_unit/v_count_reg_reg[4]/C
                         clock pessimism              0.213    14.122    
                         clock uncertainty           -0.035    14.087    
    SLICE_X2Y60          FDCE (Setup_fdce_C_CE)      -0.119    13.968    vga_sync_unit/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         13.968    
                         arrival time                          -6.657    
  -------------------------------------------------------------------
                         slack                                  7.311    

Slack (MET) :             7.323ns  (required time - arrival time)
  Source:                 vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.483ns  (logic 0.842ns (33.910%)  route 1.641ns (66.090%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.909ns = ( 13.909 - 10.000 ) 
    Source Clock Delay      (SCD):    4.161ns
    Clock Pessimism Removal (CPR):    0.213ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.282     4.161    vga_sync_unit/CLK
    SLICE_X6Y60          FDCE                                         r  vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDCE (Prop_fdce_C_Q)         0.393     4.554 r  vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=17, routed)          0.615     5.169    vga_sync_unit/x[2]
    SLICE_X6Y60          LUT6 (Prop_lut6_I3_O)        0.097     5.266 f  vga_sync_unit/h_count_reg[9]_i_3/O
                         net (fo=2, routed)           0.292     5.558    vga_sync_unit/h_count_reg[9]_i_3_n_0
    SLICE_X6Y60          LUT5 (Prop_lut5_I4_O)        0.102     5.660 f  vga_sync_unit/h_count_reg[8]_i_2/O
                         net (fo=9, routed)           0.487     6.147    vga_sync_unit/h_count_reg[8]_i_2_n_0
    SLICE_X3Y60          LUT3 (Prop_lut3_I2_O)        0.250     6.397 r  vga_sync_unit/v_count_reg[9]_i_1/O
                         net (fo=10, routed)          0.247     6.644    vga_sync_unit/v_count_reg0
    SLICE_X2Y61          FDCE                                         r  vga_sync_unit/v_count_reg_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240    11.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415    12.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    12.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.182    13.909    vga_sync_unit/CLK
    SLICE_X2Y61          FDCE                                         r  vga_sync_unit/v_count_reg_reg[9]/C
                         clock pessimism              0.213    14.121    
                         clock uncertainty           -0.035    14.086    
    SLICE_X2Y61          FDCE (Setup_fdce_C_CE)      -0.119    13.967    vga_sync_unit/v_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         13.967    
                         arrival time                          -6.644    
  -------------------------------------------------------------------
                         slack                                  7.323    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.189ns (53.162%)  route 0.167ns (46.838%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.590     1.473    vga_sync_unit/CLK
    SLICE_X5Y59          FDCE                                         r  vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=16, routed)          0.167     1.781    vga_sync_unit/x[0]
    SLICE_X6Y60          LUT5 (Prop_lut5_I3_O)        0.048     1.829 r  vga_sync_unit/h_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.829    vga_sync_unit/h_count_reg[3]_i_1_n_0
    SLICE_X6Y60          FDCE                                         r  vga_sync_unit/h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.860     1.987    vga_sync_unit/CLK
    SLICE_X6Y60          FDCE                                         r  vga_sync_unit/h_count_reg_reg[3]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X6Y60          FDCE (Hold_fdce_C_D)         0.131     1.619    vga_sync_unit/h_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.246ns (73.406%)  route 0.089ns (26.594%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.591     1.474    vga_sync_unit/CLK
    SLICE_X2Y60          FDCE                                         r  vga_sync_unit/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDCE (Prop_fdce_C_Q)         0.148     1.622 r  vga_sync_unit/v_count_reg_reg[3]/Q
                         net (fo=19, routed)          0.089     1.711    vga_sync_unit/y[3]
    SLICE_X2Y60          LUT6 (Prop_lut6_I5_O)        0.098     1.809 r  vga_sync_unit/v_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.809    vga_sync_unit/v_count_reg[4]_i_1_n_0
    SLICE_X2Y60          FDCE                                         r  vga_sync_unit/v_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.861     1.989    vga_sync_unit/CLK
    SLICE_X2Y60          FDCE                                         r  vga_sync_unit/v_count_reg_reg[4]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X2Y60          FDCE (Hold_fdce_C_D)         0.121     1.595    vga_sync_unit/v_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.764%)  route 0.167ns (47.236%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.590     1.473    vga_sync_unit/CLK
    SLICE_X5Y59          FDCE                                         r  vga_sync_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y59          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  vga_sync_unit/h_count_reg_reg[0]/Q
                         net (fo=16, routed)          0.167     1.781    vga_sync_unit/x[0]
    SLICE_X6Y60          LUT4 (Prop_lut4_I2_O)        0.045     1.826 r  vga_sync_unit/h_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.826    vga_sync_unit/h_count_reg[2]_i_1_n_0
    SLICE_X6Y60          FDCE                                         r  vga_sync_unit/h_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.860     1.987    vga_sync_unit/CLK
    SLICE_X6Y60          FDCE                                         r  vga_sync_unit/h_count_reg_reg[2]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X6Y60          FDCE (Hold_fdce_C_D)         0.120     1.608    vga_sync_unit/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.227ns (71.081%)  route 0.092ns (28.919%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.590     1.473    vga_sync_unit/CLK
    SLICE_X0Y62          FDCE                                         r  vga_sync_unit/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDCE (Prop_fdce_C_Q)         0.128     1.601 r  vga_sync_unit/v_count_reg_reg[7]/Q
                         net (fo=21, routed)          0.092     1.694    vga_sync_unit/y[7]
    SLICE_X0Y62          LUT6 (Prop_lut6_I3_O)        0.099     1.793 r  vga_sync_unit/v_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.793    vga_sync_unit/v_count_reg[8]_i_1_n_0
    SLICE_X0Y62          FDCE                                         r  vga_sync_unit/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.859     1.987    vga_sync_unit/CLK
    SLICE_X0Y62          FDCE                                         r  vga_sync_unit/v_count_reg_reg[8]/C
                         clock pessimism             -0.514     1.473    
    SLICE_X0Y62          FDCE (Hold_fdce_C_D)         0.092     1.565    vga_sync_unit/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/hsync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.462%)  route 0.175ns (48.538%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.590     1.473    vga_sync_unit/CLK
    SLICE_X4Y59          FDCE                                         r  vga_sync_unit/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  vga_sync_unit/h_count_reg_reg[6]/Q
                         net (fo=24, routed)          0.175     1.790    vga_sync_unit/x[6]
    SLICE_X3Y60          LUT6 (Prop_lut6_I3_O)        0.045     1.835 r  vga_sync_unit/hsync_reg_i_1/O
                         net (fo=1, routed)           0.000     1.835    vga_sync_unit/hsync_next
    SLICE_X3Y60          FDCE                                         r  vga_sync_unit/hsync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.861     1.989    vga_sync_unit/CLK
    SLICE_X3Y60          FDCE                                         r  vga_sync_unit/hsync_reg_reg/C
                         clock pessimism             -0.478     1.511    
    SLICE_X3Y60          FDCE (Hold_fdce_C_D)         0.091     1.602    vga_sync_unit/hsync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.454%)  route 0.190ns (50.546%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.590     1.473    vga_sync_unit/CLK
    SLICE_X4Y59          FDCE                                         r  vga_sync_unit/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  vga_sync_unit/h_count_reg_reg[1]/Q
                         net (fo=14, routed)          0.190     1.804    vga_sync_unit/x[1]
    SLICE_X4Y59          LUT6 (Prop_lut6_I4_O)        0.045     1.849 r  vga_sync_unit/h_count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.849    vga_sync_unit/h_count_reg[4]_i_1_n_0
    SLICE_X4Y59          FDCE                                         r  vga_sync_unit/h_count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.860     1.988    vga_sync_unit/CLK
    SLICE_X4Y59          FDCE                                         r  vga_sync_unit/h_count_reg_reg[4]/C
                         clock pessimism             -0.515     1.473    
    SLICE_X4Y59          FDCE (Hold_fdce_C_D)         0.092     1.565    vga_sync_unit/h_count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.976%)  route 0.194ns (51.024%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.589     1.472    vga_sync_unit/CLK
    SLICE_X4Y60          FDCE                                         r  vga_sync_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  vga_sync_unit/h_count_reg_reg[8]/Q
                         net (fo=19, routed)          0.194     1.807    vga_sync_unit/x[8]
    SLICE_X4Y60          LUT6 (Prop_lut6_I1_O)        0.045     1.852 r  vga_sync_unit/h_count_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.852    vga_sync_unit/h_count_reg[8]_i_1_n_0
    SLICE_X4Y60          FDCE                                         r  vga_sync_unit/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.860     1.987    vga_sync_unit/CLK
    SLICE_X4Y60          FDCE                                         r  vga_sync_unit/h_count_reg_reg[8]/C
                         clock pessimism             -0.515     1.472    
    SLICE_X4Y60          FDCE (Hold_fdce_C_D)         0.091     1.563    vga_sync_unit/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 vga_sync_unit/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.227ns (52.401%)  route 0.206ns (47.599%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.590     1.473    vga_sync_unit/CLK
    SLICE_X4Y59          FDCE                                         r  vga_sync_unit/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDCE (Prop_fdce_C_Q)         0.128     1.601 r  vga_sync_unit/h_count_reg_reg[5]/Q
                         net (fo=22, routed)          0.206     1.807    vga_sync_unit/x[5]
    SLICE_X6Y60          LUT5 (Prop_lut5_I1_O)        0.099     1.906 r  vga_sync_unit/h_count_reg[9]_i_2/O
                         net (fo=1, routed)           0.000     1.906    vga_sync_unit/h_count_reg[9]_i_2_n_0
    SLICE_X6Y60          FDCE                                         r  vga_sync_unit/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.860     1.987    vga_sync_unit/CLK
    SLICE_X6Y60          FDCE                                         r  vga_sync_unit/h_count_reg_reg[9]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X6Y60          FDCE (Hold_fdce_C_D)         0.121     1.609    vga_sync_unit/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 vga_sync_unit/v_count_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/v_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.249ns (57.441%)  route 0.184ns (42.559%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.591     1.474    vga_sync_unit/CLK
    SLICE_X2Y60          FDCE                                         r  vga_sync_unit/v_count_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          FDCE (Prop_fdce_C_Q)         0.148     1.622 r  vga_sync_unit/v_count_reg_reg[3]/Q
                         net (fo=19, routed)          0.184     1.807    vga_sync_unit/y[3]
    SLICE_X2Y60          LUT5 (Prop_lut5_I1_O)        0.101     1.908 r  vga_sync_unit/v_count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.908    vga_sync_unit/v_count_reg[3]_i_1_n_0
    SLICE_X2Y60          FDCE                                         r  vga_sync_unit/v_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.861     1.989    vga_sync_unit/CLK
    SLICE_X2Y60          FDCE                                         r  vga_sync_unit/v_count_reg_reg[3]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X2Y60          FDCE (Hold_fdce_C_D)         0.131     1.605    vga_sync_unit/v_count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 vga_sync_unit/pixel_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_sync_unit/pixel_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.184ns (44.675%)  route 0.228ns (55.325%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.591     1.474    vga_sync_unit/CLK
    SLICE_X3Y60          FDCE                                         r  vga_sync_unit/pixel_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  vga_sync_unit/pixel_reg_reg[0]/Q
                         net (fo=4, routed)           0.228     1.843    vga_sync_unit/pixel_reg[0]
    SLICE_X3Y60          LUT2 (Prop_lut2_I0_O)        0.043     1.886 r  vga_sync_unit/pixel_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.886    vga_sync_unit/pixel_next[1]
    SLICE_X3Y60          FDCE                                         r  vga_sync_unit/pixel_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.861     1.989    vga_sync_unit/CLK
    SLICE_X3Y60          FDCE                                         r  vga_sync_unit/pixel_reg_reg[1]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X3Y60          FDCE (Hold_fdce_C_D)         0.107     1.581    vga_sync_unit/pixel_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.305    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y59    vga_sync_unit/h_count_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y59    vga_sync_unit/h_count_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y60    vga_sync_unit/h_count_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y60    vga_sync_unit/h_count_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y59    vga_sync_unit/h_count_reg_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y59    vga_sync_unit/h_count_reg_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y59    vga_sync_unit/h_count_reg_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y59    vga_sync_unit/h_count_reg_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y60    vga_sync_unit/h_count_reg_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y59    vga_sync_unit/h_count_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y59    vga_sync_unit/h_count_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y59    vga_sync_unit/h_count_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y59    vga_sync_unit/h_count_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y60    vga_sync_unit/h_count_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y60    vga_sync_unit/h_count_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y60    vga_sync_unit/h_count_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y60    vga_sync_unit/h_count_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y59    vga_sync_unit/h_count_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y59    vga_sync_unit/h_count_reg_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y59    vga_sync_unit/h_count_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y59    vga_sync_unit/h_count_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y59    vga_sync_unit/h_count_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y59    vga_sync_unit/h_count_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y60    vga_sync_unit/h_count_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y60    vga_sync_unit/h_count_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y60    vga_sync_unit/h_count_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y60    vga_sync_unit/h_count_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y59    vga_sync_unit/h_count_reg_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y59    vga_sync_unit/h_count_reg_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s/rgb_reg_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.695ns  (logic 3.706ns (55.356%)  route 2.989ns (44.644%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDRE                         0.000     0.000 r  s/rgb_reg_reg[11]/C
    SLICE_X3Y61          FDRE (Prop_fdre_C_Q)         0.484     0.484 r  s/rgb_reg_reg[11]/Q
                         net (fo=1, routed)           0.395     0.879    vga_sync_unit/Q[1]
    SLICE_X3Y61          LUT6 (Prop_lut6_I3_O)        0.097     0.976 r  vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=8, routed)           2.593     3.570    rgb_OBUF[4]
    N19                  OBUF (Prop_obuf_I_O)         3.125     6.695 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000     6.695    rgb[11]
    N19                                                               r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/rgb_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.536ns  (logic 3.728ns (57.039%)  route 2.808ns (42.961%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE                         0.000     0.000 r  s/rgb_reg_reg[3]/C
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.484     0.484 r  s/rgb_reg_reg[3]/Q
                         net (fo=1, routed)           0.605     1.089    vga_sync_unit/Q[0]
    SLICE_X3Y61          LUT6 (Prop_lut6_I3_O)        0.097     1.186 r  vga_sync_unit/rgb_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           2.203     3.389    rgb_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.147     6.536 r  rgb_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.536    rgb[3]
    J18                                                               r  rgb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/rgb_reg_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.446ns  (logic 3.724ns (57.779%)  route 2.721ns (42.221%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDRE                         0.000     0.000 r  s/rgb_reg_reg[11]/C
    SLICE_X3Y61          FDRE (Prop_fdre_C_Q)         0.484     0.484 r  s/rgb_reg_reg[11]/Q
                         net (fo=1, routed)           0.395     0.879    vga_sync_unit/Q[1]
    SLICE_X3Y61          LUT6 (Prop_lut6_I3_O)        0.097     0.976 r  vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=8, routed)           2.326     3.302    rgb_OBUF[4]
    J17                  OBUF (Prop_obuf_I_O)         3.143     6.446 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.446    rgb[4]
    J17                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/rgb_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.416ns  (logic 3.707ns (57.778%)  route 2.709ns (42.222%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE                         0.000     0.000 r  s/rgb_reg_reg[3]/C
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.484     0.484 r  s/rgb_reg_reg[3]/Q
                         net (fo=1, routed)           0.605     1.089    vga_sync_unit/Q[0]
    SLICE_X3Y61          LUT6 (Prop_lut6_I3_O)        0.097     1.186 r  vga_sync_unit/rgb_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           2.104     3.290    rgb_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.126     6.416 r  rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.416    rgb[1]
    L18                                                               r  rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/rgb_reg_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.354ns  (logic 3.727ns (58.665%)  route 2.626ns (41.335%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDRE                         0.000     0.000 r  s/rgb_reg_reg[11]/C
    SLICE_X3Y61          FDRE (Prop_fdre_C_Q)         0.484     0.484 r  s/rgb_reg_reg[11]/Q
                         net (fo=1, routed)           0.395     0.879    vga_sync_unit/Q[1]
    SLICE_X3Y61          LUT6 (Prop_lut6_I3_O)        0.097     0.976 r  vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=8, routed)           2.231     3.207    rgb_OBUF[4]
    J19                  OBUF (Prop_obuf_I_O)         3.146     6.354 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000     6.354    rgb[10]
    J19                                                               r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/rgb_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.291ns  (logic 3.699ns (58.795%)  route 2.592ns (41.205%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE                         0.000     0.000 r  s/rgb_reg_reg[3]/C
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.484     0.484 r  s/rgb_reg_reg[3]/Q
                         net (fo=1, routed)           0.605     1.089    vga_sync_unit/Q[0]
    SLICE_X3Y61          LUT6 (Prop_lut6_I3_O)        0.097     1.186 r  vga_sync_unit/rgb_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           1.987     3.173    rgb_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.118     6.291 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.291    rgb[0]
    N18                                                               r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/rgb_reg_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.234ns  (logic 3.733ns (59.875%)  route 2.501ns (40.125%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDRE                         0.000     0.000 r  s/rgb_reg_reg[11]/C
    SLICE_X3Y61          FDRE (Prop_fdre_C_Q)         0.484     0.484 r  s/rgb_reg_reg[11]/Q
                         net (fo=1, routed)           0.395     0.879    vga_sync_unit/Q[1]
    SLICE_X3Y61          LUT6 (Prop_lut6_I3_O)        0.097     0.976 r  vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=8, routed)           2.106     3.082    rgb_OBUF[4]
    G17                  OBUF (Prop_obuf_I_O)         3.152     6.234 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.234    rgb[6]
    G17                                                               r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/rgb_reg_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.107ns  (logic 3.709ns (60.733%)  route 2.398ns (39.267%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDRE                         0.000     0.000 r  s/rgb_reg_reg[11]/C
    SLICE_X3Y61          FDRE (Prop_fdre_C_Q)         0.484     0.484 r  s/rgb_reg_reg[11]/Q
                         net (fo=1, routed)           0.395     0.879    vga_sync_unit/Q[1]
    SLICE_X3Y61          LUT6 (Prop_lut6_I3_O)        0.097     0.976 r  vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=8, routed)           2.002     2.979    rgb_OBUF[4]
    H17                  OBUF (Prop_obuf_I_O)         3.128     6.107 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.107    rgb[5]
    H17                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/rgb_reg_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.022ns  (logic 3.727ns (61.895%)  route 2.295ns (38.105%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDRE                         0.000     0.000 r  s/rgb_reg_reg[11]/C
    SLICE_X3Y61          FDRE (Prop_fdre_C_Q)         0.484     0.484 r  s/rgb_reg_reg[11]/Q
                         net (fo=1, routed)           0.395     0.879    vga_sync_unit/Q[1]
    SLICE_X3Y61          LUT6 (Prop_lut6_I3_O)        0.097     0.976 r  vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=8, routed)           1.899     2.876    rgb_OBUF[4]
    G19                  OBUF (Prop_obuf_I_O)         3.146     6.022 r  rgb_OBUF[8]_inst/O
                         net (fo=0)                   0.000     6.022    rgb[8]
    G19                                                               r  rgb[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/rgb_reg_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.914ns  (logic 3.723ns (62.948%)  route 2.191ns (37.052%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDRE                         0.000     0.000 r  s/rgb_reg_reg[11]/C
    SLICE_X3Y61          FDRE (Prop_fdre_C_Q)         0.484     0.484 r  s/rgb_reg_reg[11]/Q
                         net (fo=1, routed)           0.395     0.879    vga_sync_unit/Q[1]
    SLICE_X3Y61          LUT6 (Prop_lut6_I3_O)        0.097     0.976 r  vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=8, routed)           1.796     2.772    rgb_OBUF[4]
    H19                  OBUF (Prop_obuf_I_O)         3.142     5.914 r  rgb_OBUF[9]_inst/O
                         net (fo=0)                   0.000     5.914    rgb[9]
    H19                                                               r  rgb[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s/rgb_reg_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.168ns  (logic 1.482ns (68.380%)  route 0.685ns (31.620%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDRE                         0.000     0.000 r  s/rgb_reg_reg[11]/C
    SLICE_X3Y61          FDRE (Prop_fdre_C_Q)         0.206     0.206 r  s/rgb_reg_reg[11]/Q
                         net (fo=1, routed)           0.187     0.393    vga_sync_unit/Q[1]
    SLICE_X3Y61          LUT6 (Prop_lut6_I3_O)        0.045     0.438 r  vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=8, routed)           0.498     0.936    rgb_OBUF[4]
    D17                  OBUF (Prop_obuf_I_O)         1.231     2.168 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.168    rgb[7]
    D17                                                               r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/rgb_reg_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.294ns  (logic 1.471ns (64.123%)  route 0.823ns (35.877%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDRE                         0.000     0.000 r  s/rgb_reg_reg[11]/C
    SLICE_X3Y61          FDRE (Prop_fdre_C_Q)         0.206     0.206 r  s/rgb_reg_reg[11]/Q
                         net (fo=1, routed)           0.187     0.393    vga_sync_unit/Q[1]
    SLICE_X3Y61          LUT6 (Prop_lut6_I3_O)        0.045     0.438 r  vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=8, routed)           0.636     1.074    rgb_OBUF[4]
    H19                  OBUF (Prop_obuf_I_O)         1.220     2.294 r  rgb_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.294    rgb[9]
    H19                                                               r  rgb[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/rgb_reg_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.358ns  (logic 1.476ns (62.575%)  route 0.883ns (37.425%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDRE                         0.000     0.000 r  s/rgb_reg_reg[11]/C
    SLICE_X3Y61          FDRE (Prop_fdre_C_Q)         0.206     0.206 r  s/rgb_reg_reg[11]/Q
                         net (fo=1, routed)           0.187     0.393    vga_sync_unit/Q[1]
    SLICE_X3Y61          LUT6 (Prop_lut6_I3_O)        0.045     0.438 r  vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=8, routed)           0.695     1.134    rgb_OBUF[4]
    G19                  OBUF (Prop_obuf_I_O)         1.225     2.358 r  rgb_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.358    rgb[8]
    G19                                                               r  rgb[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/rgb_reg_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.400ns  (logic 1.458ns (60.745%)  route 0.942ns (39.255%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDRE                         0.000     0.000 r  s/rgb_reg_reg[11]/C
    SLICE_X3Y61          FDRE (Prop_fdre_C_Q)         0.206     0.206 r  s/rgb_reg_reg[11]/Q
                         net (fo=1, routed)           0.187     0.393    vga_sync_unit/Q[1]
    SLICE_X3Y61          LUT6 (Prop_lut6_I3_O)        0.045     0.438 r  vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=8, routed)           0.754     1.193    rgb_OBUF[4]
    H17                  OBUF (Prop_obuf_I_O)         1.207     2.400 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.400    rgb[5]
    H17                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/rgb_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.471ns  (logic 1.448ns (58.589%)  route 1.023ns (41.411%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE                         0.000     0.000 r  s/rgb_reg_reg[3]/C
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.206     0.206 r  s/rgb_reg_reg[3]/Q
                         net (fo=1, routed)           0.282     0.488    vga_sync_unit/Q[0]
    SLICE_X3Y61          LUT6 (Prop_lut6_I3_O)        0.045     0.533 r  vga_sync_unit/rgb_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           0.741     1.274    rgb_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     2.471 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.471    rgb[0]
    N18                                                               r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/rgb_reg_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.482ns  (logic 1.481ns (59.661%)  route 1.001ns (40.339%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDRE                         0.000     0.000 r  s/rgb_reg_reg[11]/C
    SLICE_X3Y61          FDRE (Prop_fdre_C_Q)         0.206     0.206 r  s/rgb_reg_reg[11]/Q
                         net (fo=1, routed)           0.187     0.393    vga_sync_unit/Q[1]
    SLICE_X3Y61          LUT6 (Prop_lut6_I3_O)        0.045     0.438 r  vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=8, routed)           0.814     1.252    rgb_OBUF[4]
    G17                  OBUF (Prop_obuf_I_O)         1.230     2.482 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.482    rgb[6]
    G17                                                               r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/rgb_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.527ns  (logic 1.456ns (57.592%)  route 1.072ns (42.408%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE                         0.000     0.000 r  s/rgb_reg_reg[3]/C
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.206     0.206 r  s/rgb_reg_reg[3]/Q
                         net (fo=1, routed)           0.282     0.488    vga_sync_unit/Q[0]
    SLICE_X3Y61          LUT6 (Prop_lut6_I3_O)        0.045     0.533 r  vga_sync_unit/rgb_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           0.790     1.323    rgb_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.205     2.527 r  rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.527    rgb[1]
    L18                                                               r  rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/rgb_reg_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.553ns  (logic 1.476ns (57.807%)  route 1.077ns (42.193%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDRE                         0.000     0.000 r  s/rgb_reg_reg[11]/C
    SLICE_X3Y61          FDRE (Prop_fdre_C_Q)         0.206     0.206 r  s/rgb_reg_reg[11]/Q
                         net (fo=1, routed)           0.187     0.393    vga_sync_unit/Q[1]
    SLICE_X3Y61          LUT6 (Prop_lut6_I3_O)        0.045     0.438 r  vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=8, routed)           0.890     1.328    rgb_OBUF[4]
    J19                  OBUF (Prop_obuf_I_O)         1.225     2.553 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.553    rgb[10]
    J19                                                               r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/rgb_reg_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.601ns  (logic 1.473ns (56.620%)  route 1.128ns (43.380%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDRE                         0.000     0.000 r  s/rgb_reg_reg[11]/C
    SLICE_X3Y61          FDRE (Prop_fdre_C_Q)         0.206     0.206 r  s/rgb_reg_reg[11]/Q
                         net (fo=1, routed)           0.187     0.393    vga_sync_unit/Q[1]
    SLICE_X3Y61          LUT6 (Prop_lut6_I3_O)        0.045     0.438 r  vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=8, routed)           0.941     1.379    rgb_OBUF[4]
    J17                  OBUF (Prop_obuf_I_O)         1.222     2.601 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.601    rgb[4]
    J17                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 s/rgb_reg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rgb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.602ns  (logic 1.477ns (56.758%)  route 1.125ns (43.242%))
  Logic Levels:           3  (FDRE=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDRE                         0.000     0.000 r  s/rgb_reg_reg[3]/C
    SLICE_X4Y61          FDRE (Prop_fdre_C_Q)         0.206     0.206 r  s/rgb_reg_reg[3]/Q
                         net (fo=1, routed)           0.282     0.488    vga_sync_unit/Q[0]
    SLICE_X3Y61          LUT6 (Prop_lut6_I3_O)        0.045     0.533 r  vga_sync_unit/rgb_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           0.843     1.376    rgb_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         1.226     2.602 r  rgb_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.602    rgb[3]
    J18                                                               r  rgb[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s/rgb_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.259ns  (logic 3.388ns (36.590%)  route 5.871ns (63.410%))
  Logic Levels:           13  (CARRY4=5 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.282     4.161    vga_sync_unit/CLK
    SLICE_X6Y60          FDCE                                         r  vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDCE (Prop_fdce_C_Q)         0.393     4.554 r  vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=17, routed)          1.140     5.695    vga_sync_unit/x[2]
    SLICE_X4Y61          LUT3 (Prop_lut3_I2_O)        0.099     5.794 r  vga_sync_unit/rgb_reg[11]_i_87/O
                         net (fo=2, routed)           0.604     6.398    vga_sync_unit/rgb_reg[11]_i_87_n_0
    SLICE_X4Y60          LUT5 (Prop_lut5_I0_O)        0.246     6.644 r  vga_sync_unit/rgb_reg[11]_i_54/O
                         net (fo=2, routed)           0.812     7.456    vga_sync_unit/rgb_reg[11]_i_54_n_0
    SLICE_X5Y61          LUT6 (Prop_lut6_I0_O)        0.240     7.696 r  vga_sync_unit/rgb_reg[11]_i_58/O
                         net (fo=1, routed)           0.000     7.696    vga_sync_unit/rgb_reg[11]_i_58_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.108 r  vga_sync_unit/rgb_reg_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.108    vga_sync_unit/rgb_reg_reg[11]_i_23_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     8.267 r  vga_sync_unit/rgb_reg_reg[11]_i_22/O[0]
                         net (fo=8, routed)           0.831     9.098    s/rgb_reg_reg[11]_i_61_0[0]
    SLICE_X8Y61          LUT2 (Prop_lut2_I0_O)        0.224     9.322 r  s/rgb_reg[11]_i_115/O
                         net (fo=1, routed)           0.000     9.322    s/rgb_reg[11]_i_115_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     9.724 r  s/rgb_reg_reg[11]_i_97/CO[3]
                         net (fo=1, routed)           0.000     9.724    s/rgb_reg_reg[11]_i_97_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     9.881 r  s/rgb_reg_reg[11]_i_61/O[0]
                         net (fo=3, routed)           0.779    10.660    vga_sync_unit/rgb_reg[11]_i_4_0[0]
    SLICE_X6Y62          LUT4 (Prop_lut4_I1_O)        0.209    10.869 r  vga_sync_unit/rgb_reg[11]_i_95/O
                         net (fo=1, routed)           0.000    10.869    vga_sync_unit/rgb_reg[11]_i_95_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.430    11.299 r  vga_sync_unit/rgb_reg_reg[11]_i_60/CO[2]
                         net (fo=1, routed)           0.347    11.645    vga_sync_unit/rgb_reg_reg[11]_i_60_n_1
    SLICE_X7Y62          LUT3 (Prop_lut3_I0_O)        0.223    11.868 r  vga_sync_unit/rgb_reg[11]_i_24/O
                         net (fo=5, routed)           0.771    12.639    vga_sync_unit/rgb_reg[11]_i_24_n_0
    SLICE_X4Y62          LUT6 (Prop_lut6_I0_O)        0.097    12.736 r  vga_sync_unit/rgb_reg[3]_i_2/O
                         net (fo=1, routed)           0.588    13.324    vga_sync_unit/rgb_reg[3]_i_2_n_0
    SLICE_X4Y61          LUT6 (Prop_lut6_I0_O)        0.097    13.421 r  vga_sync_unit/rgb_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    13.421    s/D[0]
    SLICE_X4Y61          FDRE                                         r  s/rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s/rgb_reg_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.097ns  (logic 3.388ns (37.244%)  route 5.709ns (62.756%))
  Logic Levels:           13  (CARRY4=5 LUT2=1 LUT3=2 LUT4=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.282     4.161    vga_sync_unit/CLK
    SLICE_X6Y60          FDCE                                         r  vga_sync_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDCE (Prop_fdce_C_Q)         0.393     4.554 r  vga_sync_unit/h_count_reg_reg[2]/Q
                         net (fo=17, routed)          1.140     5.695    vga_sync_unit/x[2]
    SLICE_X4Y61          LUT3 (Prop_lut3_I2_O)        0.099     5.794 r  vga_sync_unit/rgb_reg[11]_i_87/O
                         net (fo=2, routed)           0.604     6.398    vga_sync_unit/rgb_reg[11]_i_87_n_0
    SLICE_X4Y60          LUT5 (Prop_lut5_I0_O)        0.246     6.644 r  vga_sync_unit/rgb_reg[11]_i_54/O
                         net (fo=2, routed)           0.812     7.456    vga_sync_unit/rgb_reg[11]_i_54_n_0
    SLICE_X5Y61          LUT6 (Prop_lut6_I0_O)        0.240     7.696 r  vga_sync_unit/rgb_reg[11]_i_58/O
                         net (fo=1, routed)           0.000     7.696    vga_sync_unit/rgb_reg[11]_i_58_n_0
    SLICE_X5Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     8.108 r  vga_sync_unit/rgb_reg_reg[11]_i_23/CO[3]
                         net (fo=1, routed)           0.000     8.108    vga_sync_unit/rgb_reg_reg[11]_i_23_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     8.267 r  vga_sync_unit/rgb_reg_reg[11]_i_22/O[0]
                         net (fo=8, routed)           0.831     9.098    s/rgb_reg_reg[11]_i_61_0[0]
    SLICE_X8Y61          LUT2 (Prop_lut2_I0_O)        0.224     9.322 r  s/rgb_reg[11]_i_115/O
                         net (fo=1, routed)           0.000     9.322    s/rgb_reg[11]_i_115_n_0
    SLICE_X8Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     9.724 r  s/rgb_reg_reg[11]_i_97/CO[3]
                         net (fo=1, routed)           0.000     9.724    s/rgb_reg_reg[11]_i_97_n_0
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     9.881 r  s/rgb_reg_reg[11]_i_61/O[0]
                         net (fo=3, routed)           0.779    10.660    vga_sync_unit/rgb_reg[11]_i_4_0[0]
    SLICE_X6Y62          LUT4 (Prop_lut4_I1_O)        0.209    10.869 r  vga_sync_unit/rgb_reg[11]_i_95/O
                         net (fo=1, routed)           0.000    10.869    vga_sync_unit/rgb_reg[11]_i_95_n_0
    SLICE_X6Y62          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.430    11.299 r  vga_sync_unit/rgb_reg_reg[11]_i_60/CO[2]
                         net (fo=1, routed)           0.347    11.645    vga_sync_unit/rgb_reg_reg[11]_i_60_n_1
    SLICE_X7Y62          LUT3 (Prop_lut3_I0_O)        0.223    11.868 r  vga_sync_unit/rgb_reg[11]_i_24/O
                         net (fo=5, routed)           0.779    12.647    vga_sync_unit/rgb_reg[11]_i_24_n_0
    SLICE_X4Y62          LUT6 (Prop_lut6_I5_O)        0.097    12.744 r  vga_sync_unit/rgb_reg[11]_i_4/O
                         net (fo=1, routed)           0.417    13.161    vga_sync_unit/rgb_reg[11]_i_4_n_0
    SLICE_X3Y61          LUT6 (Prop_lut6_I3_O)        0.097    13.258 r  vga_sync_unit/rgb_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    13.258    s/D[1]
    SLICE_X3Y61          FDRE                                         r  s/rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.636ns  (logic 3.906ns (51.154%)  route 3.730ns (48.846%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.283     4.162    vga_sync_unit/CLK
    SLICE_X0Y62          FDCE                                         r  vga_sync_unit/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDCE (Prop_fdce_C_Q)         0.313     4.475 f  vga_sync_unit/v_count_reg_reg[7]/Q
                         net (fo=21, routed)          0.774     5.250    vga_sync_unit/y[7]
    SLICE_X2Y61          LUT4 (Prop_lut4_I0_O)        0.218     5.468 r  vga_sync_unit/rgb_OBUF[11]_inst_i_2/O
                         net (fo=2, routed)           0.362     5.830    vga_sync_unit/rgb_OBUF[11]_inst_i_2_n_0
    SLICE_X3Y61          LUT6 (Prop_lut6_I5_O)        0.250     6.080 r  vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=8, routed)           2.593     8.673    rgb_OBUF[4]
    N19                  OBUF (Prop_obuf_I_O)         3.125    11.798 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000    11.798    rgb[11]
    N19                                                               r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.387ns  (logic 3.924ns (53.126%)  route 3.462ns (46.874%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.283     4.162    vga_sync_unit/CLK
    SLICE_X0Y62          FDCE                                         r  vga_sync_unit/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDCE (Prop_fdce_C_Q)         0.313     4.475 f  vga_sync_unit/v_count_reg_reg[7]/Q
                         net (fo=21, routed)          0.774     5.250    vga_sync_unit/y[7]
    SLICE_X2Y61          LUT4 (Prop_lut4_I0_O)        0.218     5.468 r  vga_sync_unit/rgb_OBUF[11]_inst_i_2/O
                         net (fo=2, routed)           0.362     5.830    vga_sync_unit/rgb_OBUF[11]_inst_i_2_n_0
    SLICE_X3Y61          LUT6 (Prop_lut6_I5_O)        0.250     6.080 r  vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=8, routed)           2.326     8.406    rgb_OBUF[4]
    J17                  OBUF (Prop_obuf_I_O)         3.143    11.549 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.549    rgb[4]
    J17                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.294ns  (logic 3.927ns (53.840%)  route 3.367ns (46.160%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.283     4.162    vga_sync_unit/CLK
    SLICE_X0Y62          FDCE                                         r  vga_sync_unit/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDCE (Prop_fdce_C_Q)         0.313     4.475 f  vga_sync_unit/v_count_reg_reg[7]/Q
                         net (fo=21, routed)          0.774     5.250    vga_sync_unit/y[7]
    SLICE_X2Y61          LUT4 (Prop_lut4_I0_O)        0.218     5.468 r  vga_sync_unit/rgb_OBUF[11]_inst_i_2/O
                         net (fo=2, routed)           0.362     5.830    vga_sync_unit/rgb_OBUF[11]_inst_i_2_n_0
    SLICE_X3Y61          LUT6 (Prop_lut6_I5_O)        0.250     6.080 r  vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=8, routed)           2.231     8.311    rgb_OBUF[4]
    J19                  OBUF (Prop_obuf_I_O)         3.146    11.457 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.457    rgb[10]
    J19                                                               r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.267ns  (logic 3.928ns (54.057%)  route 3.339ns (45.943%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.283     4.162    vga_sync_unit/CLK
    SLICE_X0Y62          FDCE                                         r  vga_sync_unit/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDCE (Prop_fdce_C_Q)         0.313     4.475 f  vga_sync_unit/v_count_reg_reg[7]/Q
                         net (fo=21, routed)          0.774     5.250    vga_sync_unit/y[7]
    SLICE_X2Y61          LUT4 (Prop_lut4_I0_O)        0.218     5.468 r  vga_sync_unit/rgb_OBUF[11]_inst_i_2/O
                         net (fo=2, routed)           0.361     5.829    vga_sync_unit/rgb_OBUF[11]_inst_i_2_n_0
    SLICE_X3Y61          LUT6 (Prop_lut6_I5_O)        0.250     6.079 r  vga_sync_unit/rgb_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           2.203     8.282    rgb_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.147    11.429 r  rgb_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.429    rgb[3]
    J18                                                               r  rgb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.175ns  (logic 3.933ns (54.810%)  route 3.242ns (45.190%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.283     4.162    vga_sync_unit/CLK
    SLICE_X0Y62          FDCE                                         r  vga_sync_unit/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDCE (Prop_fdce_C_Q)         0.313     4.475 f  vga_sync_unit/v_count_reg_reg[7]/Q
                         net (fo=21, routed)          0.774     5.250    vga_sync_unit/y[7]
    SLICE_X2Y61          LUT4 (Prop_lut4_I0_O)        0.218     5.468 r  vga_sync_unit/rgb_OBUF[11]_inst_i_2/O
                         net (fo=2, routed)           0.362     5.830    vga_sync_unit/rgb_OBUF[11]_inst_i_2_n_0
    SLICE_X3Y61          LUT6 (Prop_lut6_I5_O)        0.250     6.080 r  vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=8, routed)           2.106     8.186    rgb_OBUF[4]
    G17                  OBUF (Prop_obuf_I_O)         3.152    11.337 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.337    rgb[6]
    G17                                                               r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.146ns  (logic 3.907ns (54.670%)  route 3.239ns (45.330%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.283     4.162    vga_sync_unit/CLK
    SLICE_X0Y62          FDCE                                         r  vga_sync_unit/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDCE (Prop_fdce_C_Q)         0.313     4.475 f  vga_sync_unit/v_count_reg_reg[7]/Q
                         net (fo=21, routed)          0.774     5.250    vga_sync_unit/y[7]
    SLICE_X2Y61          LUT4 (Prop_lut4_I0_O)        0.218     5.468 r  vga_sync_unit/rgb_OBUF[11]_inst_i_2/O
                         net (fo=2, routed)           0.361     5.829    vga_sync_unit/rgb_OBUF[11]_inst_i_2_n_0
    SLICE_X3Y61          LUT6 (Prop_lut6_I5_O)        0.250     6.079 r  vga_sync_unit/rgb_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           2.104     8.183    rgb_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.126    11.309 r  rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.309    rgb[1]
    L18                                                               r  rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.048ns  (logic 3.909ns (55.462%)  route 3.139ns (44.538%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.283     4.162    vga_sync_unit/CLK
    SLICE_X0Y62          FDCE                                         r  vga_sync_unit/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDCE (Prop_fdce_C_Q)         0.313     4.475 f  vga_sync_unit/v_count_reg_reg[7]/Q
                         net (fo=21, routed)          0.774     5.250    vga_sync_unit/y[7]
    SLICE_X2Y61          LUT4 (Prop_lut4_I0_O)        0.218     5.468 r  vga_sync_unit/rgb_OBUF[11]_inst_i_2/O
                         net (fo=2, routed)           0.362     5.830    vga_sync_unit/rgb_OBUF[11]_inst_i_2_n_0
    SLICE_X3Y61          LUT6 (Prop_lut6_I5_O)        0.250     6.080 r  vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=8, routed)           2.002     8.082    rgb_OBUF[4]
    H17                  OBUF (Prop_obuf_I_O)         3.128    11.210 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.210    rgb[5]
    H17                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.021ns  (logic 3.899ns (55.526%)  route 3.123ns (44.474%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.497     2.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     2.880 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.283     4.162    vga_sync_unit/CLK
    SLICE_X0Y62          FDCE                                         r  vga_sync_unit/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDCE (Prop_fdce_C_Q)         0.313     4.475 f  vga_sync_unit/v_count_reg_reg[7]/Q
                         net (fo=21, routed)          0.774     5.250    vga_sync_unit/y[7]
    SLICE_X2Y61          LUT4 (Prop_lut4_I0_O)        0.218     5.468 r  vga_sync_unit/rgb_OBUF[11]_inst_i_2/O
                         net (fo=2, routed)           0.361     5.829    vga_sync_unit/rgb_OBUF[11]_inst_i_2_n_0
    SLICE_X3Y61          LUT6 (Prop_lut6_I5_O)        0.250     6.079 r  vga_sync_unit/rgb_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           1.987     8.066    rgb_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.118    11.184 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.184    rgb[0]
    N18                                                               r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s/rgb_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.624ns  (logic 0.254ns (40.699%)  route 0.370ns (59.301%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.591     1.474    vga_sync_unit/CLK
    SLICE_X2Y61          FDCE                                         r  vga_sync_unit/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDCE (Prop_fdce_C_Q)         0.164     1.638 f  vga_sync_unit/v_count_reg_reg[9]/Q
                         net (fo=17, routed)          0.157     1.795    vga_sync_unit/y[9]
    SLICE_X3Y61          LUT3 (Prop_lut3_I2_O)        0.045     1.840 r  vga_sync_unit/rgb_reg[3]_i_3/O
                         net (fo=1, routed)           0.213     2.053    vga_sync_unit/rgb_reg[3]_i_3_n_0
    SLICE_X4Y61          LUT6 (Prop_lut6_I2_O)        0.045     2.098 r  vga_sync_unit/rgb_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.098    s/D[0]
    SLICE_X4Y61          FDRE                                         r  s/rgb_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s/rgb_reg_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.703ns  (logic 0.325ns (46.225%)  route 0.378ns (53.775%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.591     1.474    vga_sync_unit/CLK
    SLICE_X2Y61          FDCE                                         r  vga_sync_unit/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y61          FDCE (Prop_fdce_C_Q)         0.164     1.638 r  vga_sync_unit/v_count_reg_reg[9]/Q
                         net (fo=17, routed)          0.157     1.795    vga_sync_unit/y[9]
    SLICE_X3Y61          LUT2 (Prop_lut2_I0_O)        0.049     1.844 r  vga_sync_unit/rgb_reg[11]_i_6/O
                         net (fo=1, routed)           0.221     2.065    vga_sync_unit/rgb_reg[11]_i_6_n_0
    SLICE_X3Y61          LUT6 (Prop_lut6_I5_O)        0.112     2.177 r  vga_sync_unit/rgb_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     2.177    s/D[1]
    SLICE_X3Y61          FDRE                                         r  s/rgb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/vsync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.042ns  (logic 1.345ns (65.890%)  route 0.697ns (34.110%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.592     1.475    vga_sync_unit/CLK
    SLICE_X0Y59          FDCE                                         r  vga_sync_unit/vsync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDCE (Prop_fdce_C_Q)         0.141     1.616 r  vga_sync_unit/vsync_reg_reg/Q
                         net (fo=1, routed)           0.697     2.313    vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.204     3.517 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.517    vsync
    R19                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/hsync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.146ns  (logic 1.339ns (62.395%)  route 0.807ns (37.605%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.591     1.474    vga_sync_unit/CLK
    SLICE_X3Y60          FDCE                                         r  vga_sync_unit/hsync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  vga_sync_unit/hsync_reg_reg/Q
                         net (fo=1, routed)           0.807     2.422    hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     3.620 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000     3.620    hsync
    P19                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.231ns  (logic 1.440ns (64.562%)  route 0.791ns (35.438%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.589     1.472    vga_sync_unit/CLK
    SLICE_X6Y60          FDCE                                         r  vga_sync_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDCE (Prop_fdce_C_Q)         0.164     1.636 f  vga_sync_unit/h_count_reg_reg[9]/Q
                         net (fo=16, routed)          0.293     1.929    vga_sync_unit/x[9]
    SLICE_X3Y61          LUT6 (Prop_lut6_I2_O)        0.045     1.974 r  vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=8, routed)           0.498     2.472    rgb_OBUF[4]
    D17                  OBUF (Prop_obuf_I_O)         1.231     3.703 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.703    rgb[7]
    D17                                                               r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.358ns  (logic 1.429ns (60.624%)  route 0.928ns (39.376%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.589     1.472    vga_sync_unit/CLK
    SLICE_X6Y60          FDCE                                         r  vga_sync_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDCE (Prop_fdce_C_Q)         0.164     1.636 f  vga_sync_unit/h_count_reg_reg[9]/Q
                         net (fo=16, routed)          0.293     1.929    vga_sync_unit/x[9]
    SLICE_X3Y61          LUT6 (Prop_lut6_I2_O)        0.045     1.974 r  vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=8, routed)           0.636     2.610    rgb_OBUF[4]
    H19                  OBUF (Prop_obuf_I_O)         1.220     3.830 r  rgb_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.830    rgb[9]
    H19                                                               r  rgb[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.421ns  (logic 1.434ns (59.209%)  route 0.988ns (40.791%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.589     1.472    vga_sync_unit/CLK
    SLICE_X6Y60          FDCE                                         r  vga_sync_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDCE (Prop_fdce_C_Q)         0.164     1.636 f  vga_sync_unit/h_count_reg_reg[9]/Q
                         net (fo=16, routed)          0.293     1.929    vga_sync_unit/x[9]
    SLICE_X3Y61          LUT6 (Prop_lut6_I2_O)        0.045     1.974 r  vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=8, routed)           0.695     2.669    rgb_OBUF[4]
    G19                  OBUF (Prop_obuf_I_O)         1.225     3.894 r  rgb_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.894    rgb[8]
    G19                                                               r  rgb[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.442ns  (logic 1.406ns (57.547%)  route 1.037ns (42.453%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.589     1.472    vga_sync_unit/CLK
    SLICE_X6Y60          FDCE                                         r  vga_sync_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDCE (Prop_fdce_C_Q)         0.164     1.636 f  vga_sync_unit/h_count_reg_reg[9]/Q
                         net (fo=16, routed)          0.296     1.932    vga_sync_unit/x[9]
    SLICE_X3Y61          LUT6 (Prop_lut6_I2_O)        0.045     1.977 r  vga_sync_unit/rgb_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           0.741     2.718    rgb_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     3.915 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.915    rgb[0]
    N18                                                               r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.463ns  (logic 1.416ns (57.482%)  route 1.047ns (42.518%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.589     1.472    vga_sync_unit/CLK
    SLICE_X6Y60          FDCE                                         r  vga_sync_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDCE (Prop_fdce_C_Q)         0.164     1.636 f  vga_sync_unit/h_count_reg_reg[9]/Q
                         net (fo=16, routed)          0.293     1.929    vga_sync_unit/x[9]
    SLICE_X3Y61          LUT6 (Prop_lut6_I2_O)        0.045     1.974 r  vga_sync_unit/rgb_OBUF[11]_inst_i_1/O
                         net (fo=8, routed)           0.754     2.728    rgb_OBUF[4]
    H17                  OBUF (Prop_obuf_I_O)         1.207     3.935 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.935    rgb[5]
    H17                                                               r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_sync_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.499ns  (logic 1.414ns (56.563%)  route 1.085ns (43.437%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.589     1.472    vga_sync_unit/CLK
    SLICE_X6Y60          FDCE                                         r  vga_sync_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y60          FDCE (Prop_fdce_C_Q)         0.164     1.636 f  vga_sync_unit/h_count_reg_reg[9]/Q
                         net (fo=16, routed)          0.296     1.932    vga_sync_unit/x[9]
    SLICE_X3Y61          LUT6 (Prop_lut6_I2_O)        0.045     1.977 r  vga_sync_unit/rgb_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           0.790     2.767    rgb_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.205     3.971 r  rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.971    rgb[1]
    L18                                                               r  rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            vga_sync_unit/v_count_reg_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.525ns  (logic 1.289ns (36.575%)  route 2.236ns (63.425%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  btnC_IBUF_inst/O
                         net (fo=24, routed)          2.236     3.525    vga_sync_unit/AR[0]
    SLICE_X0Y62          FDCE                                         f  vga_sync_unit/v_count_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.182     3.909    vga_sync_unit/CLK
    SLICE_X0Y62          FDCE                                         r  vga_sync_unit/v_count_reg_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            vga_sync_unit/v_count_reg_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.525ns  (logic 1.289ns (36.575%)  route 2.236ns (63.425%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  btnC_IBUF_inst/O
                         net (fo=24, routed)          2.236     3.525    vga_sync_unit/AR[0]
    SLICE_X0Y62          FDCE                                         f  vga_sync_unit/v_count_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.182     3.909    vga_sync_unit/CLK
    SLICE_X0Y62          FDCE                                         r  vga_sync_unit/v_count_reg_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            vga_sync_unit/v_count_reg_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.525ns  (logic 1.289ns (36.575%)  route 2.236ns (63.425%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  btnC_IBUF_inst/O
                         net (fo=24, routed)          2.236     3.525    vga_sync_unit/AR[0]
    SLICE_X0Y62          FDCE                                         f  vga_sync_unit/v_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.182     3.909    vga_sync_unit/CLK
    SLICE_X0Y62          FDCE                                         r  vga_sync_unit/v_count_reg_reg[8]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            vga_sync_unit/vsync_reg_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.320ns  (logic 1.289ns (38.835%)  route 2.031ns (61.165%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  btnC_IBUF_inst/O
                         net (fo=24, routed)          2.031     3.320    vga_sync_unit/AR[0]
    SLICE_X0Y59          FDCE                                         f  vga_sync_unit/vsync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.184     3.911    vga_sync_unit/CLK
    SLICE_X0Y59          FDCE                                         r  vga_sync_unit/vsync_reg_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            vga_sync_unit/h_count_reg_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.221ns  (logic 1.289ns (40.030%)  route 1.932ns (59.970%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  btnC_IBUF_inst/O
                         net (fo=24, routed)          1.932     3.221    vga_sync_unit/AR[0]
    SLICE_X4Y60          FDCE                                         f  vga_sync_unit/h_count_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.182     3.909    vga_sync_unit/CLK
    SLICE_X4Y60          FDCE                                         r  vga_sync_unit/h_count_reg_reg[8]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            vga_sync_unit/v_count_reg_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.210ns  (logic 1.289ns (40.165%)  route 1.921ns (59.835%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  btnC_IBUF_inst/O
                         net (fo=24, routed)          1.921     3.210    vga_sync_unit/AR[0]
    SLICE_X2Y61          FDCE                                         f  vga_sync_unit/v_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.182     3.909    vga_sync_unit/CLK
    SLICE_X2Y61          FDCE                                         r  vga_sync_unit/v_count_reg_reg[9]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            vga_sync_unit/h_count_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.203ns  (logic 1.289ns (40.253%)  route 1.914ns (59.747%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  btnC_IBUF_inst/O
                         net (fo=24, routed)          1.914     3.203    vga_sync_unit/AR[0]
    SLICE_X6Y60          FDCE                                         f  vga_sync_unit/h_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.182     3.909    vga_sync_unit/CLK
    SLICE_X6Y60          FDCE                                         r  vga_sync_unit/h_count_reg_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            vga_sync_unit/h_count_reg_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.203ns  (logic 1.289ns (40.253%)  route 1.914ns (59.747%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  btnC_IBUF_inst/O
                         net (fo=24, routed)          1.914     3.203    vga_sync_unit/AR[0]
    SLICE_X6Y60          FDCE                                         f  vga_sync_unit/h_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.182     3.909    vga_sync_unit/CLK
    SLICE_X6Y60          FDCE                                         r  vga_sync_unit/h_count_reg_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            vga_sync_unit/h_count_reg_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.203ns  (logic 1.289ns (40.253%)  route 1.914ns (59.747%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  btnC_IBUF_inst/O
                         net (fo=24, routed)          1.914     3.203    vga_sync_unit/AR[0]
    SLICE_X6Y60          FDCE                                         f  vga_sync_unit/h_count_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.182     3.909    vga_sync_unit/CLK
    SLICE_X6Y60          FDCE                                         r  vga_sync_unit/h_count_reg_reg[9]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            vga_sync_unit/h_count_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.123ns  (logic 1.289ns (41.282%)  route 1.834ns (58.718%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        3.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.289     1.289 f  btnC_IBUF_inst/O
                         net (fo=24, routed)          1.834     3.123    vga_sync_unit/AR[0]
    SLICE_X4Y59          FDCE                                         f  vga_sync_unit/h_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.240     1.240 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.415     2.654    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     2.726 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          1.183     3.910    vga_sync_unit/CLK
    SLICE_X4Y59          FDCE                                         r  vga_sync_unit/h_count_reg_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            vga_sync_unit/v_count_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.113ns  (logic 0.210ns (18.831%)  route 0.903ns (81.169%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=24, routed)          0.903     1.113    vga_sync_unit/AR[0]
    SLICE_X0Y60          FDCE                                         f  vga_sync_unit/v_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.861     1.989    vga_sync_unit/CLK
    SLICE_X0Y60          FDCE                                         r  vga_sync_unit/v_count_reg_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            vga_sync_unit/v_count_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.113ns  (logic 0.210ns (18.831%)  route 0.903ns (81.169%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=24, routed)          0.903     1.113    vga_sync_unit/AR[0]
    SLICE_X0Y60          FDCE                                         f  vga_sync_unit/v_count_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.861     1.989    vga_sync_unit/CLK
    SLICE_X0Y60          FDCE                                         r  vga_sync_unit/v_count_reg_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            vga_sync_unit/v_count_reg_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.113ns  (logic 0.210ns (18.831%)  route 0.903ns (81.169%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=24, routed)          0.903     1.113    vga_sync_unit/AR[0]
    SLICE_X0Y60          FDCE                                         f  vga_sync_unit/v_count_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.861     1.989    vga_sync_unit/CLK
    SLICE_X0Y60          FDCE                                         r  vga_sync_unit/v_count_reg_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            vga_sync_unit/hsync_reg_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.125ns  (logic 0.210ns (18.617%)  route 0.916ns (81.383%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=24, routed)          0.916     1.125    vga_sync_unit/AR[0]
    SLICE_X3Y60          FDCE                                         f  vga_sync_unit/hsync_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.861     1.989    vga_sync_unit/CLK
    SLICE_X3Y60          FDCE                                         r  vga_sync_unit/hsync_reg_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            vga_sync_unit/pixel_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.125ns  (logic 0.210ns (18.617%)  route 0.916ns (81.383%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=24, routed)          0.916     1.125    vga_sync_unit/AR[0]
    SLICE_X3Y60          FDCE                                         f  vga_sync_unit/pixel_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.861     1.989    vga_sync_unit/CLK
    SLICE_X3Y60          FDCE                                         r  vga_sync_unit/pixel_reg_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            vga_sync_unit/pixel_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.125ns  (logic 0.210ns (18.617%)  route 0.916ns (81.383%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=24, routed)          0.916     1.125    vga_sync_unit/AR[0]
    SLICE_X3Y60          FDCE                                         f  vga_sync_unit/pixel_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.861     1.989    vga_sync_unit/CLK
    SLICE_X3Y60          FDCE                                         r  vga_sync_unit/pixel_reg_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            vga_sync_unit/v_count_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.125ns  (logic 0.210ns (18.617%)  route 0.916ns (81.383%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=24, routed)          0.916     1.125    vga_sync_unit/AR[0]
    SLICE_X2Y60          FDCE                                         f  vga_sync_unit/v_count_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.861     1.989    vga_sync_unit/CLK
    SLICE_X2Y60          FDCE                                         r  vga_sync_unit/v_count_reg_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            vga_sync_unit/v_count_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.125ns  (logic 0.210ns (18.617%)  route 0.916ns (81.383%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=24, routed)          0.916     1.125    vga_sync_unit/AR[0]
    SLICE_X2Y60          FDCE                                         f  vga_sync_unit/v_count_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.861     1.989    vga_sync_unit/CLK
    SLICE_X2Y60          FDCE                                         r  vga_sync_unit/v_count_reg_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            vga_sync_unit/v_count_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.125ns  (logic 0.210ns (18.617%)  route 0.916ns (81.383%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=24, routed)          0.916     1.125    vga_sync_unit/AR[0]
    SLICE_X2Y60          FDCE                                         f  vga_sync_unit/v_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.861     1.989    vga_sync_unit/CLK
    SLICE_X2Y60          FDCE                                         r  vga_sync_unit/v_count_reg_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            vga_sync_unit/h_count_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.186ns  (logic 0.210ns (17.663%)  route 0.977ns (82.337%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=24, routed)          0.977     1.186    vga_sync_unit/AR[0]
    SLICE_X5Y59          FDCE                                         f  vga_sync_unit/h_count_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=24, routed)          0.860     1.988    vga_sync_unit/CLK
    SLICE_X5Y59          FDCE                                         r  vga_sync_unit/h_count_reg_reg[0]/C





