

================================================================
== Vitis HLS Report for 'dense_latency_ap_ufixed_8_0_4_0_0_ap_fixed_16_4_5_3_0_config5_s'
================================================================
* Date:           Sat Jul 22 14:10:34 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z007s-clg225-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.459 ns|     0.42 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  13.320 ns|  13.320 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.45>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read25 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read2"   --->   Operation 6 'read' 'p_read25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read14 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read1"   --->   Operation 7 'read' 'p_read14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_6 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read"   --->   Operation 8 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln1171_1 = zext i8 %p_read14"   --->   Operation 9 'zext' 'zext_ln1171_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [3/3] (2.45ns)   --->   "%mul_ln1171 = mul i15 %zext_ln1171_1, i15 122"   --->   Operation 10 'mul' 'mul_ln1171' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.45>
ST_2 : Operation 11 [2/3] (2.45ns)   --->   "%mul_ln1171 = mul i15 %zext_ln1171_1, i15 122"   --->   Operation 11 'mul' 'mul_ln1171' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.45>
ST_3 : Operation 12 [1/1] (0.00ns)   --->   "%r_V_0 = zext i8 %p_read_6"   --->   Operation 12 'zext' 'r_V_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 13 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %p_read_6, i7 0"   --->   Operation 13 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln1171 = zext i15 %shl_ln"   --->   Operation 14 'zext' 'zext_ln1171' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 15 [1/1] (1.53ns)   --->   "%sub_ln1171 = sub i16 %zext_ln1171, i16 %r_V_0"   --->   Operation 15 'sub' 'sub_ln1171' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 16 [1/1] (1.53ns)   --->   "%sub_ln1171_7 = sub i16 %r_V_0, i16 %zext_ln1171"   --->   Operation 16 'sub' 'sub_ln1171_7' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %sub_ln1171_7, i32 5, i32 15"   --->   Operation 17 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (1.53ns)   --->   "%sub_ln1171_1 = sub i16 0, i16 %zext_ln1171"   --->   Operation 18 'sub' 'sub_ln1171_1' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln717_5 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %sub_ln1171_1, i32 5, i32 15"   --->   Operation 19 'partselect' 'trunc_ln717_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%r_V_1 = zext i8 %p_read14"   --->   Operation 20 'zext' 'r_V_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%shl_ln1171_1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %p_read14, i7 0"   --->   Operation 21 'bitconcatenate' 'shl_ln1171_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln1171_2 = zext i15 %shl_ln1171_1"   --->   Operation 22 'zext' 'zext_ln1171_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (1.53ns)   --->   "%sub_ln1171_2 = sub i16 0, i16 %zext_ln1171_2"   --->   Operation 23 'sub' 'sub_ln1171_2' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln717_6 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %sub_ln1171_2, i32 5, i32 15"   --->   Operation 24 'partselect' 'trunc_ln717_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.53ns)   --->   "%sub_ln1171_3 = sub i16 %zext_ln1171_2, i16 %r_V_1"   --->   Operation 25 'sub' 'sub_ln1171_3' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/3] (2.45ns)   --->   "%mul_ln1171 = mul i15 %zext_ln1171_1, i15 122"   --->   Operation 26 'mul' 'mul_ln1171' <Predicate = true> <Delay = 2.45> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%r_V_2 = zext i8 %p_read25"   --->   Operation 27 'zext' 'r_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%shl_ln1171_2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i8.i7, i8 %p_read25, i7 0"   --->   Operation 28 'bitconcatenate' 'shl_ln1171_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln1171_3 = zext i15 %shl_ln1171_2"   --->   Operation 29 'zext' 'zext_ln1171_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%shl_ln1171_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read25, i1 0"   --->   Operation 30 'bitconcatenate' 'shl_ln1171_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln1171_4 = zext i9 %shl_ln1171_3"   --->   Operation 31 'zext' 'zext_ln1171_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.53ns)   --->   "%sub_ln1171_4 = sub i16 %zext_ln1171_4, i16 %zext_ln1171_3"   --->   Operation 32 'sub' 'sub_ln1171_4' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln717_7 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %sub_ln1171_4, i32 5, i32 15"   --->   Operation 33 'partselect' 'trunc_ln717_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.53ns)   --->   "%sub_ln1171_5 = sub i16 0, i16 %zext_ln1171_3"   --->   Operation 34 'sub' 'sub_ln1171_5' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln717_8 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %sub_ln1171_5, i32 5, i32 15"   --->   Operation 35 'partselect' 'trunc_ln717_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.53ns)   --->   "%sub_ln1171_6 = sub i16 %zext_ln1171_3, i16 %r_V_2"   --->   Operation 36 'sub' 'sub_ln1171_6' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %sub_ln1171, i32 5, i32 15"   --->   Operation 37 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln712_1 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %sub_ln1171_3, i32 5, i32 15"   --->   Operation 38 'partselect' 'trunc_ln712_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln712_2 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %mul_ln1171, i32 5, i32 14"   --->   Operation 39 'partselect' 'trunc_ln712_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i11 @_ssdm_op_PartSelect.i11.i16.i32.i32, i16 %sub_ln1171_6, i32 5, i32 15"   --->   Operation 40 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.48>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln712 = zext i11 %trunc_ln3"   --->   Operation 41 'zext' 'zext_ln712' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln712 = sext i11 %trunc_ln"   --->   Operation 42 'sext' 'sext_ln712' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln712_1 = sext i11 %trunc_ln717_5"   --->   Operation 43 'sext' 'sext_ln712_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln712_2 = sext i11 %trunc_ln717_6"   --->   Operation 44 'sext' 'sext_ln712_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln712_1 = zext i11 %trunc_ln712_1"   --->   Operation 45 'zext' 'zext_ln712_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln712_2 = zext i10 %trunc_ln712_2"   --->   Operation 46 'zext' 'zext_ln712_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln712_3 = sext i11 %trunc_ln717_7"   --->   Operation 47 'sext' 'sext_ln712_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln712_4 = sext i11 %trunc_ln717_8"   --->   Operation 48 'sext' 'sext_ln712_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln740 = zext i11 %trunc_ln4"   --->   Operation 49 'zext' 'zext_ln740' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (1.48ns)   --->   "%add_ln740_3 = add i12 %sext_ln712_2, i12 %sext_ln712_3"   --->   Operation 50 'add' 'add_ln740_3' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (1.48ns)   --->   "%add_ln740_4 = add i12 %zext_ln712, i12 936"   --->   Operation 51 'add' 'add_ln740_4' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (1.48ns)   --->   "%add_ln740_5 = add i12 %sext_ln712, i12 %sext_ln712_4"   --->   Operation 52 'add' 'add_ln740_5' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (1.48ns)   --->   "%add_ln740_6 = add i12 %zext_ln712_1, i12 3720"   --->   Operation 53 'add' 'add_ln740_6' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (1.48ns)   --->   "%add_ln740_7 = add i12 %sext_ln712_1, i12 3072"   --->   Operation 54 'add' 'add_ln740_7' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (1.48ns)   --->   "%add_ln740_8 = add i12 %zext_ln712_2, i12 %zext_ln740"   --->   Operation 55 'add' 'add_ln740_8' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.54>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0"   --->   Operation 56 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%specresourcelimit_ln31 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 9, void @empty_2, void @empty_0, void @empty_0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:31]   --->   Operation 57 'specresourcelimit' 'specresourcelimit_ln31' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln740 = sext i12 %add_ln740_3"   --->   Operation 58 'sext' 'sext_ln740' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln740_1 = zext i12 %add_ln740_4"   --->   Operation 59 'zext' 'zext_ln740_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (1.54ns)   --->   "%add_ln740 = add i14 %zext_ln740_1, i14 %sext_ln740"   --->   Operation 60 'add' 'add_ln740' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i14.i2, i14 %add_ln740, i2 0"   --->   Operation 61 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln740_1 = sext i12 %add_ln740_5"   --->   Operation 62 'sext' 'sext_ln740_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln740_2 = sext i12 %add_ln740_6"   --->   Operation 63 'sext' 'sext_ln740_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (1.54ns)   --->   "%add_ln740_1 = add i13 %sext_ln740_2, i13 %sext_ln740_1"   --->   Operation 64 'add' 'add_ln740_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln740_1, i2 0"   --->   Operation 65 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln740_3 = sext i15 %tmp_1"   --->   Operation 66 'sext' 'sext_ln740_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln740_4 = sext i12 %add_ln740_7"   --->   Operation 67 'sext' 'sext_ln740_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln740_2 = zext i12 %add_ln740_8"   --->   Operation 68 'zext' 'zext_ln740_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (1.54ns)   --->   "%add_ln740_2 = add i13 %zext_ln740_2, i13 %sext_ln740_4"   --->   Operation 69 'add' 'add_ln740_2' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i13.i2, i13 %add_ln740_2, i2 0"   --->   Operation 70 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln740_5 = sext i15 %tmp_2"   --->   Operation 71 'sext' 'sext_ln740_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%mrv = insertvalue i48 <undef>, i16 %shl_ln1" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 72 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i48 %mrv, i16 %sext_ln740_3" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 73 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i48 %mrv_1, i16 %sext_ln740_5" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 74 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i48 %mrv_2" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 75 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 1
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read25               (read             ) [ 011100]
p_read14               (read             ) [ 011100]
p_read_6               (read             ) [ 011100]
zext_ln1171_1          (zext             ) [ 011100]
r_V_0                  (zext             ) [ 000000]
shl_ln                 (bitconcatenate   ) [ 000000]
zext_ln1171            (zext             ) [ 000000]
sub_ln1171             (sub              ) [ 000000]
sub_ln1171_7           (sub              ) [ 000000]
trunc_ln               (partselect       ) [ 010010]
sub_ln1171_1           (sub              ) [ 000000]
trunc_ln717_5          (partselect       ) [ 010010]
r_V_1                  (zext             ) [ 000000]
shl_ln1171_1           (bitconcatenate   ) [ 000000]
zext_ln1171_2          (zext             ) [ 000000]
sub_ln1171_2           (sub              ) [ 000000]
trunc_ln717_6          (partselect       ) [ 010010]
sub_ln1171_3           (sub              ) [ 000000]
mul_ln1171             (mul              ) [ 000000]
r_V_2                  (zext             ) [ 000000]
shl_ln1171_2           (bitconcatenate   ) [ 000000]
zext_ln1171_3          (zext             ) [ 000000]
shl_ln1171_3           (bitconcatenate   ) [ 000000]
zext_ln1171_4          (zext             ) [ 000000]
sub_ln1171_4           (sub              ) [ 000000]
trunc_ln717_7          (partselect       ) [ 010010]
sub_ln1171_5           (sub              ) [ 000000]
trunc_ln717_8          (partselect       ) [ 010010]
sub_ln1171_6           (sub              ) [ 000000]
trunc_ln3              (partselect       ) [ 010010]
trunc_ln712_1          (partselect       ) [ 010010]
trunc_ln712_2          (partselect       ) [ 010010]
trunc_ln4              (partselect       ) [ 010010]
zext_ln712             (zext             ) [ 000000]
sext_ln712             (sext             ) [ 000000]
sext_ln712_1           (sext             ) [ 000000]
sext_ln712_2           (sext             ) [ 000000]
zext_ln712_1           (zext             ) [ 000000]
zext_ln712_2           (zext             ) [ 000000]
sext_ln712_3           (sext             ) [ 000000]
sext_ln712_4           (sext             ) [ 000000]
zext_ln740             (zext             ) [ 000000]
add_ln740_3            (add              ) [ 010001]
add_ln740_4            (add              ) [ 010001]
add_ln740_5            (add              ) [ 010001]
add_ln740_6            (add              ) [ 010001]
add_ln740_7            (add              ) [ 010001]
add_ln740_8            (add              ) [ 010001]
specpipeline_ln0       (specpipeline     ) [ 000000]
specresourcelimit_ln31 (specresourcelimit) [ 000000]
sext_ln740             (sext             ) [ 000000]
zext_ln740_1           (zext             ) [ 000000]
add_ln740              (add              ) [ 000000]
shl_ln1                (bitconcatenate   ) [ 000000]
sext_ln740_1           (sext             ) [ 000000]
sext_ln740_2           (sext             ) [ 000000]
add_ln740_1            (add              ) [ 000000]
tmp_1                  (bitconcatenate   ) [ 000000]
sext_ln740_3           (sext             ) [ 000000]
sext_ln740_4           (sext             ) [ 000000]
zext_ln740_2           (zext             ) [ 000000]
add_ln740_2            (add              ) [ 000000]
tmp_2                  (bitconcatenate   ) [ 000000]
sext_ln740_5           (sext             ) [ 000000]
mrv                    (insertvalue      ) [ 000000]
mrv_1                  (insertvalue      ) [ 000000]
mrv_2                  (insertvalue      ) [ 000000]
ret_ln68               (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i8.i7"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i14.i2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i13.i2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="p_read25_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="8" slack="0"/>
<pin id="60" dir="0" index="1" bw="8" slack="0"/>
<pin id="61" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read25/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="p_read14_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="8" slack="0"/>
<pin id="66" dir="0" index="1" bw="8" slack="0"/>
<pin id="67" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read14/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="p_read_6_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="8" slack="0"/>
<pin id="72" dir="0" index="1" bw="8" slack="0"/>
<pin id="73" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_6/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_fu_83">
<pin_list>
<pin id="121" dir="0" index="0" bw="8" slack="0"/>
<pin id="122" dir="0" index="1" bw="8" slack="0"/>
<pin id="123" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1171/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="zext_ln1171_1_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="8" slack="0"/>
<pin id="131" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1171_1/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="r_V_0_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="2"/>
<pin id="136" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_0/3 "/>
</bind>
</comp>

<comp id="137" class="1004" name="shl_ln_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="15" slack="0"/>
<pin id="139" dir="0" index="1" bw="8" slack="2"/>
<pin id="140" dir="0" index="2" bw="1" slack="0"/>
<pin id="141" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="zext_ln1171_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="15" slack="0"/>
<pin id="146" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1171/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="sub_ln1171_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="15" slack="0"/>
<pin id="150" dir="0" index="1" bw="8" slack="0"/>
<pin id="151" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1171/3 "/>
</bind>
</comp>

<comp id="154" class="1004" name="sub_ln1171_7_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="8" slack="0"/>
<pin id="156" dir="0" index="1" bw="15" slack="0"/>
<pin id="157" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1171_7/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="trunc_ln_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="11" slack="0"/>
<pin id="162" dir="0" index="1" bw="16" slack="0"/>
<pin id="163" dir="0" index="2" bw="4" slack="0"/>
<pin id="164" dir="0" index="3" bw="5" slack="0"/>
<pin id="165" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="sub_ln1171_1_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="15" slack="0"/>
<pin id="173" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1171_1/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="trunc_ln717_5_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="11" slack="0"/>
<pin id="178" dir="0" index="1" bw="16" slack="0"/>
<pin id="179" dir="0" index="2" bw="4" slack="0"/>
<pin id="180" dir="0" index="3" bw="5" slack="0"/>
<pin id="181" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln717_5/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="r_V_1_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="2"/>
<pin id="188" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_1/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="shl_ln1171_1_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="15" slack="0"/>
<pin id="191" dir="0" index="1" bw="8" slack="2"/>
<pin id="192" dir="0" index="2" bw="1" slack="0"/>
<pin id="193" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1171_1/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="zext_ln1171_2_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="15" slack="0"/>
<pin id="198" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1171_2/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="sub_ln1171_2_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="15" slack="0"/>
<pin id="203" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1171_2/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="trunc_ln717_6_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="11" slack="0"/>
<pin id="208" dir="0" index="1" bw="16" slack="0"/>
<pin id="209" dir="0" index="2" bw="4" slack="0"/>
<pin id="210" dir="0" index="3" bw="5" slack="0"/>
<pin id="211" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln717_6/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="sub_ln1171_3_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="15" slack="0"/>
<pin id="218" dir="0" index="1" bw="8" slack="0"/>
<pin id="219" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1171_3/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="r_V_2_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="2"/>
<pin id="224" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_2/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="shl_ln1171_2_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="15" slack="0"/>
<pin id="227" dir="0" index="1" bw="8" slack="2"/>
<pin id="228" dir="0" index="2" bw="1" slack="0"/>
<pin id="229" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1171_2/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="zext_ln1171_3_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="15" slack="0"/>
<pin id="234" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1171_3/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="shl_ln1171_3_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="9" slack="0"/>
<pin id="238" dir="0" index="1" bw="8" slack="2"/>
<pin id="239" dir="0" index="2" bw="1" slack="0"/>
<pin id="240" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1171_3/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="zext_ln1171_4_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="9" slack="0"/>
<pin id="245" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1171_4/3 "/>
</bind>
</comp>

<comp id="247" class="1004" name="sub_ln1171_4_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="9" slack="0"/>
<pin id="249" dir="0" index="1" bw="15" slack="0"/>
<pin id="250" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1171_4/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="trunc_ln717_7_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="11" slack="0"/>
<pin id="255" dir="0" index="1" bw="16" slack="0"/>
<pin id="256" dir="0" index="2" bw="4" slack="0"/>
<pin id="257" dir="0" index="3" bw="5" slack="0"/>
<pin id="258" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln717_7/3 "/>
</bind>
</comp>

<comp id="263" class="1004" name="sub_ln1171_5_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="15" slack="0"/>
<pin id="266" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1171_5/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="trunc_ln717_8_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="11" slack="0"/>
<pin id="271" dir="0" index="1" bw="16" slack="0"/>
<pin id="272" dir="0" index="2" bw="4" slack="0"/>
<pin id="273" dir="0" index="3" bw="5" slack="0"/>
<pin id="274" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln717_8/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="sub_ln1171_6_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="15" slack="0"/>
<pin id="281" dir="0" index="1" bw="8" slack="0"/>
<pin id="282" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1171_6/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="trunc_ln3_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="11" slack="0"/>
<pin id="287" dir="0" index="1" bw="16" slack="0"/>
<pin id="288" dir="0" index="2" bw="4" slack="0"/>
<pin id="289" dir="0" index="3" bw="5" slack="0"/>
<pin id="290" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/3 "/>
</bind>
</comp>

<comp id="295" class="1004" name="trunc_ln712_1_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="11" slack="0"/>
<pin id="297" dir="0" index="1" bw="16" slack="0"/>
<pin id="298" dir="0" index="2" bw="4" slack="0"/>
<pin id="299" dir="0" index="3" bw="5" slack="0"/>
<pin id="300" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln712_1/3 "/>
</bind>
</comp>

<comp id="305" class="1004" name="trunc_ln712_2_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="10" slack="0"/>
<pin id="307" dir="0" index="1" bw="15" slack="0"/>
<pin id="308" dir="0" index="2" bw="4" slack="0"/>
<pin id="309" dir="0" index="3" bw="5" slack="0"/>
<pin id="310" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln712_2/3 "/>
</bind>
</comp>

<comp id="315" class="1004" name="trunc_ln4_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="11" slack="0"/>
<pin id="317" dir="0" index="1" bw="16" slack="0"/>
<pin id="318" dir="0" index="2" bw="4" slack="0"/>
<pin id="319" dir="0" index="3" bw="5" slack="0"/>
<pin id="320" dir="1" index="4" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln4/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="zext_ln712_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="11" slack="1"/>
<pin id="327" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln712/4 "/>
</bind>
</comp>

<comp id="328" class="1004" name="sext_ln712_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="11" slack="1"/>
<pin id="330" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln712/4 "/>
</bind>
</comp>

<comp id="331" class="1004" name="sext_ln712_1_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="11" slack="1"/>
<pin id="333" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln712_1/4 "/>
</bind>
</comp>

<comp id="334" class="1004" name="sext_ln712_2_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="11" slack="1"/>
<pin id="336" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln712_2/4 "/>
</bind>
</comp>

<comp id="337" class="1004" name="zext_ln712_1_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="11" slack="1"/>
<pin id="339" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln712_1/4 "/>
</bind>
</comp>

<comp id="340" class="1004" name="zext_ln712_2_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="10" slack="1"/>
<pin id="342" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln712_2/4 "/>
</bind>
</comp>

<comp id="343" class="1004" name="sext_ln712_3_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="11" slack="1"/>
<pin id="345" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln712_3/4 "/>
</bind>
</comp>

<comp id="346" class="1004" name="sext_ln712_4_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="11" slack="1"/>
<pin id="348" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln712_4/4 "/>
</bind>
</comp>

<comp id="349" class="1004" name="zext_ln740_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="11" slack="1"/>
<pin id="351" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln740/4 "/>
</bind>
</comp>

<comp id="352" class="1004" name="add_ln740_3_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="11" slack="0"/>
<pin id="354" dir="0" index="1" bw="11" slack="0"/>
<pin id="355" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln740_3/4 "/>
</bind>
</comp>

<comp id="358" class="1004" name="add_ln740_4_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="11" slack="0"/>
<pin id="360" dir="0" index="1" bw="11" slack="0"/>
<pin id="361" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln740_4/4 "/>
</bind>
</comp>

<comp id="364" class="1004" name="add_ln740_5_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="11" slack="0"/>
<pin id="366" dir="0" index="1" bw="11" slack="0"/>
<pin id="367" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln740_5/4 "/>
</bind>
</comp>

<comp id="370" class="1004" name="add_ln740_6_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="11" slack="0"/>
<pin id="372" dir="0" index="1" bw="10" slack="0"/>
<pin id="373" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln740_6/4 "/>
</bind>
</comp>

<comp id="376" class="1004" name="add_ln740_7_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="11" slack="0"/>
<pin id="378" dir="0" index="1" bw="11" slack="0"/>
<pin id="379" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln740_7/4 "/>
</bind>
</comp>

<comp id="382" class="1004" name="add_ln740_8_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="10" slack="0"/>
<pin id="384" dir="0" index="1" bw="11" slack="0"/>
<pin id="385" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln740_8/4 "/>
</bind>
</comp>

<comp id="388" class="1004" name="sext_ln740_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="12" slack="1"/>
<pin id="390" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln740/5 "/>
</bind>
</comp>

<comp id="391" class="1004" name="zext_ln740_1_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="12" slack="1"/>
<pin id="393" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln740_1/5 "/>
</bind>
</comp>

<comp id="394" class="1004" name="add_ln740_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="12" slack="0"/>
<pin id="396" dir="0" index="1" bw="12" slack="0"/>
<pin id="397" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln740/5 "/>
</bind>
</comp>

<comp id="400" class="1004" name="shl_ln1_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="16" slack="0"/>
<pin id="402" dir="0" index="1" bw="14" slack="0"/>
<pin id="403" dir="0" index="2" bw="1" slack="0"/>
<pin id="404" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/5 "/>
</bind>
</comp>

<comp id="408" class="1004" name="sext_ln740_1_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="12" slack="1"/>
<pin id="410" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln740_1/5 "/>
</bind>
</comp>

<comp id="411" class="1004" name="sext_ln740_2_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="12" slack="1"/>
<pin id="413" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln740_2/5 "/>
</bind>
</comp>

<comp id="414" class="1004" name="add_ln740_1_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="12" slack="0"/>
<pin id="416" dir="0" index="1" bw="12" slack="0"/>
<pin id="417" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln740_1/5 "/>
</bind>
</comp>

<comp id="420" class="1004" name="tmp_1_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="15" slack="0"/>
<pin id="422" dir="0" index="1" bw="13" slack="0"/>
<pin id="423" dir="0" index="2" bw="1" slack="0"/>
<pin id="424" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="428" class="1004" name="sext_ln740_3_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="15" slack="0"/>
<pin id="430" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln740_3/5 "/>
</bind>
</comp>

<comp id="432" class="1004" name="sext_ln740_4_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="12" slack="1"/>
<pin id="434" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln740_4/5 "/>
</bind>
</comp>

<comp id="435" class="1004" name="zext_ln740_2_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="12" slack="1"/>
<pin id="437" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln740_2/5 "/>
</bind>
</comp>

<comp id="438" class="1004" name="add_ln740_2_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="12" slack="0"/>
<pin id="440" dir="0" index="1" bw="12" slack="0"/>
<pin id="441" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln740_2/5 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_2_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="15" slack="0"/>
<pin id="446" dir="0" index="1" bw="13" slack="0"/>
<pin id="447" dir="0" index="2" bw="1" slack="0"/>
<pin id="448" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="452" class="1004" name="sext_ln740_5_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="15" slack="0"/>
<pin id="454" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln740_5/5 "/>
</bind>
</comp>

<comp id="456" class="1004" name="mrv_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="48" slack="0"/>
<pin id="458" dir="0" index="1" bw="16" slack="0"/>
<pin id="459" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/5 "/>
</bind>
</comp>

<comp id="462" class="1004" name="mrv_1_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="48" slack="0"/>
<pin id="464" dir="0" index="1" bw="15" slack="0"/>
<pin id="465" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/5 "/>
</bind>
</comp>

<comp id="468" class="1004" name="mrv_2_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="48" slack="0"/>
<pin id="470" dir="0" index="1" bw="15" slack="0"/>
<pin id="471" dir="1" index="2" bw="48" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/5 "/>
</bind>
</comp>

<comp id="474" class="1005" name="p_read25_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="8" slack="2"/>
<pin id="476" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_read25 "/>
</bind>
</comp>

<comp id="481" class="1005" name="p_read14_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="8" slack="2"/>
<pin id="483" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_read14 "/>
</bind>
</comp>

<comp id="487" class="1005" name="p_read_6_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="8" slack="2"/>
<pin id="489" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_read_6 "/>
</bind>
</comp>

<comp id="493" class="1005" name="zext_ln1171_1_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="15" slack="1"/>
<pin id="495" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1171_1 "/>
</bind>
</comp>

<comp id="498" class="1005" name="trunc_ln_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="11" slack="1"/>
<pin id="500" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="503" class="1005" name="trunc_ln717_5_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="11" slack="1"/>
<pin id="505" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln717_5 "/>
</bind>
</comp>

<comp id="508" class="1005" name="trunc_ln717_6_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="11" slack="1"/>
<pin id="510" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln717_6 "/>
</bind>
</comp>

<comp id="513" class="1005" name="trunc_ln717_7_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="11" slack="1"/>
<pin id="515" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln717_7 "/>
</bind>
</comp>

<comp id="518" class="1005" name="trunc_ln717_8_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="11" slack="1"/>
<pin id="520" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln717_8 "/>
</bind>
</comp>

<comp id="523" class="1005" name="trunc_ln3_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="11" slack="1"/>
<pin id="525" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln3 "/>
</bind>
</comp>

<comp id="528" class="1005" name="trunc_ln712_1_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="11" slack="1"/>
<pin id="530" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln712_1 "/>
</bind>
</comp>

<comp id="533" class="1005" name="trunc_ln712_2_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="10" slack="1"/>
<pin id="535" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln712_2 "/>
</bind>
</comp>

<comp id="538" class="1005" name="trunc_ln4_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="11" slack="1"/>
<pin id="540" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln4 "/>
</bind>
</comp>

<comp id="543" class="1005" name="add_ln740_3_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="12" slack="1"/>
<pin id="545" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln740_3 "/>
</bind>
</comp>

<comp id="548" class="1005" name="add_ln740_4_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="12" slack="1"/>
<pin id="550" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln740_4 "/>
</bind>
</comp>

<comp id="553" class="1005" name="add_ln740_5_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="12" slack="1"/>
<pin id="555" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln740_5 "/>
</bind>
</comp>

<comp id="558" class="1005" name="add_ln740_6_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="12" slack="1"/>
<pin id="560" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln740_6 "/>
</bind>
</comp>

<comp id="563" class="1005" name="add_ln740_7_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="12" slack="1"/>
<pin id="565" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln740_7 "/>
</bind>
</comp>

<comp id="568" class="1005" name="add_ln740_8_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="12" slack="1"/>
<pin id="570" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln740_8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="62"><net_src comp="6" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="6" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="6" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="124"><net_src comp="8" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="132"><net_src comp="64" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="142"><net_src comp="10" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="12" pin="0"/><net_sink comp="137" pin=2"/></net>

<net id="147"><net_src comp="137" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="152"><net_src comp="144" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="134" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="134" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="144" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="14" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="154" pin="2"/><net_sink comp="160" pin=1"/></net>

<net id="168"><net_src comp="16" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="169"><net_src comp="18" pin="0"/><net_sink comp="160" pin=3"/></net>

<net id="174"><net_src comp="20" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="144" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="14" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="170" pin="2"/><net_sink comp="176" pin=1"/></net>

<net id="184"><net_src comp="16" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="185"><net_src comp="18" pin="0"/><net_sink comp="176" pin=3"/></net>

<net id="194"><net_src comp="10" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="12" pin="0"/><net_sink comp="189" pin=2"/></net>

<net id="199"><net_src comp="189" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="204"><net_src comp="20" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="196" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="212"><net_src comp="14" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="200" pin="2"/><net_sink comp="206" pin=1"/></net>

<net id="214"><net_src comp="16" pin="0"/><net_sink comp="206" pin=2"/></net>

<net id="215"><net_src comp="18" pin="0"/><net_sink comp="206" pin=3"/></net>

<net id="220"><net_src comp="196" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="186" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="230"><net_src comp="10" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="12" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="235"><net_src comp="225" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="241"><net_src comp="22" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="24" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="246"><net_src comp="236" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="251"><net_src comp="243" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="232" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="259"><net_src comp="14" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="260"><net_src comp="247" pin="2"/><net_sink comp="253" pin=1"/></net>

<net id="261"><net_src comp="16" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="262"><net_src comp="18" pin="0"/><net_sink comp="253" pin=3"/></net>

<net id="267"><net_src comp="20" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="232" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="275"><net_src comp="14" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="263" pin="2"/><net_sink comp="269" pin=1"/></net>

<net id="277"><net_src comp="16" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="278"><net_src comp="18" pin="0"/><net_sink comp="269" pin=3"/></net>

<net id="283"><net_src comp="232" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="222" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="291"><net_src comp="14" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="292"><net_src comp="148" pin="2"/><net_sink comp="285" pin=1"/></net>

<net id="293"><net_src comp="16" pin="0"/><net_sink comp="285" pin=2"/></net>

<net id="294"><net_src comp="18" pin="0"/><net_sink comp="285" pin=3"/></net>

<net id="301"><net_src comp="14" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="302"><net_src comp="216" pin="2"/><net_sink comp="295" pin=1"/></net>

<net id="303"><net_src comp="16" pin="0"/><net_sink comp="295" pin=2"/></net>

<net id="304"><net_src comp="18" pin="0"/><net_sink comp="295" pin=3"/></net>

<net id="311"><net_src comp="26" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="83" pin="2"/><net_sink comp="305" pin=1"/></net>

<net id="313"><net_src comp="16" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="314"><net_src comp="28" pin="0"/><net_sink comp="305" pin=3"/></net>

<net id="321"><net_src comp="14" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="322"><net_src comp="279" pin="2"/><net_sink comp="315" pin=1"/></net>

<net id="323"><net_src comp="16" pin="0"/><net_sink comp="315" pin=2"/></net>

<net id="324"><net_src comp="18" pin="0"/><net_sink comp="315" pin=3"/></net>

<net id="356"><net_src comp="334" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="343" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="325" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="30" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="328" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="346" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="337" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="32" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="331" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="34" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="340" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="349" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="398"><net_src comp="391" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="388" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="405"><net_src comp="50" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="394" pin="2"/><net_sink comp="400" pin=1"/></net>

<net id="407"><net_src comp="52" pin="0"/><net_sink comp="400" pin=2"/></net>

<net id="418"><net_src comp="411" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="408" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="425"><net_src comp="54" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="414" pin="2"/><net_sink comp="420" pin=1"/></net>

<net id="427"><net_src comp="52" pin="0"/><net_sink comp="420" pin=2"/></net>

<net id="431"><net_src comp="420" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="442"><net_src comp="435" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="432" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="449"><net_src comp="54" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="450"><net_src comp="438" pin="2"/><net_sink comp="444" pin=1"/></net>

<net id="451"><net_src comp="52" pin="0"/><net_sink comp="444" pin=2"/></net>

<net id="455"><net_src comp="444" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="460"><net_src comp="56" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="400" pin="3"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="456" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="428" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="472"><net_src comp="462" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="473"><net_src comp="452" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="477"><net_src comp="58" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="479"><net_src comp="474" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="480"><net_src comp="474" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="484"><net_src comp="64" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="486"><net_src comp="481" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="490"><net_src comp="70" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="492"><net_src comp="487" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="496"><net_src comp="129" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="501"><net_src comp="160" pin="4"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="506"><net_src comp="176" pin="4"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="511"><net_src comp="206" pin="4"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="516"><net_src comp="253" pin="4"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="521"><net_src comp="269" pin="4"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="526"><net_src comp="285" pin="4"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="531"><net_src comp="295" pin="4"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="536"><net_src comp="305" pin="4"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="541"><net_src comp="315" pin="4"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="546"><net_src comp="352" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="551"><net_src comp="358" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="556"><net_src comp="364" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="561"><net_src comp="370" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="566"><net_src comp="376" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="571"><net_src comp="382" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="435" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5> : p_read | {1 }
	Port: dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5> : p_read1 | {1 }
	Port: dense_latency<ap_ufixed<8, 0, 4, 0, 0>, ap_fixed<16, 4, 5, 3, 0>, config5> : p_read2 | {1 }
  - Chain level:
	State 1
		mul_ln1171 : 1
	State 2
	State 3
		zext_ln1171 : 1
		sub_ln1171 : 2
		sub_ln1171_7 : 2
		trunc_ln : 3
		sub_ln1171_1 : 2
		trunc_ln717_5 : 3
		zext_ln1171_2 : 1
		sub_ln1171_2 : 2
		trunc_ln717_6 : 3
		sub_ln1171_3 : 2
		zext_ln1171_3 : 1
		zext_ln1171_4 : 1
		sub_ln1171_4 : 2
		trunc_ln717_7 : 3
		sub_ln1171_5 : 2
		trunc_ln717_8 : 3
		sub_ln1171_6 : 2
		trunc_ln3 : 3
		trunc_ln712_1 : 3
		trunc_ln712_2 : 1
		trunc_ln4 : 3
	State 4
		add_ln740_3 : 1
		add_ln740_4 : 1
		add_ln740_5 : 1
		add_ln740_6 : 1
		add_ln740_7 : 1
		add_ln740_8 : 1
	State 5
		add_ln740 : 1
		shl_ln1 : 2
		add_ln740_1 : 1
		tmp_1 : 2
		sext_ln740_3 : 3
		add_ln740_2 : 1
		tmp_2 : 2
		sext_ln740_5 : 3
		mrv : 3
		mrv_1 : 4
		mrv_2 : 5
		ret_ln68 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |   sub_ln1171_fu_148  |    0    |    0    |    15   |
|          |  sub_ln1171_7_fu_154 |    0    |    0    |    15   |
|          |  sub_ln1171_1_fu_170 |    0    |    0    |    15   |
|    sub   |  sub_ln1171_2_fu_200 |    0    |    0    |    15   |
|          |  sub_ln1171_3_fu_216 |    0    |    0    |    15   |
|          |  sub_ln1171_4_fu_247 |    0    |    0    |    15   |
|          |  sub_ln1171_5_fu_263 |    0    |    0    |    15   |
|          |  sub_ln1171_6_fu_279 |    0    |    0    |    15   |
|----------|----------------------|---------|---------|---------|
|          |  add_ln740_3_fu_352  |    0    |    0    |    11   |
|          |  add_ln740_4_fu_358  |    0    |    0    |    11   |
|          |  add_ln740_5_fu_364  |    0    |    0    |    11   |
|          |  add_ln740_6_fu_370  |    0    |    0    |    11   |
|    add   |  add_ln740_7_fu_376  |    0    |    0    |    11   |
|          |  add_ln740_8_fu_382  |    0    |    0    |    11   |
|          |   add_ln740_fu_394   |    0    |    0    |    12   |
|          |  add_ln740_1_fu_414  |    0    |    0    |    12   |
|          |  add_ln740_2_fu_438  |    0    |    0    |    12   |
|----------|----------------------|---------|---------|---------|
|    mul   |       grp_fu_83      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |  p_read25_read_fu_58 |    0    |    0    |    0    |
|   read   |  p_read14_read_fu_64 |    0    |    0    |    0    |
|          |  p_read_6_read_fu_70 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          | zext_ln1171_1_fu_129 |    0    |    0    |    0    |
|          |     r_V_0_fu_134     |    0    |    0    |    0    |
|          |  zext_ln1171_fu_144  |    0    |    0    |    0    |
|          |     r_V_1_fu_186     |    0    |    0    |    0    |
|          | zext_ln1171_2_fu_196 |    0    |    0    |    0    |
|          |     r_V_2_fu_222     |    0    |    0    |    0    |
|   zext   | zext_ln1171_3_fu_232 |    0    |    0    |    0    |
|          | zext_ln1171_4_fu_243 |    0    |    0    |    0    |
|          |   zext_ln712_fu_325  |    0    |    0    |    0    |
|          |  zext_ln712_1_fu_337 |    0    |    0    |    0    |
|          |  zext_ln712_2_fu_340 |    0    |    0    |    0    |
|          |   zext_ln740_fu_349  |    0    |    0    |    0    |
|          |  zext_ln740_1_fu_391 |    0    |    0    |    0    |
|          |  zext_ln740_2_fu_435 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |     shl_ln_fu_137    |    0    |    0    |    0    |
|          |  shl_ln1171_1_fu_189 |    0    |    0    |    0    |
|          |  shl_ln1171_2_fu_225 |    0    |    0    |    0    |
|bitconcatenate|  shl_ln1171_3_fu_236 |    0    |    0    |    0    |
|          |    shl_ln1_fu_400    |    0    |    0    |    0    |
|          |     tmp_1_fu_420     |    0    |    0    |    0    |
|          |     tmp_2_fu_444     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |    trunc_ln_fu_160   |    0    |    0    |    0    |
|          | trunc_ln717_5_fu_176 |    0    |    0    |    0    |
|          | trunc_ln717_6_fu_206 |    0    |    0    |    0    |
|          | trunc_ln717_7_fu_253 |    0    |    0    |    0    |
|partselect| trunc_ln717_8_fu_269 |    0    |    0    |    0    |
|          |   trunc_ln3_fu_285   |    0    |    0    |    0    |
|          | trunc_ln712_1_fu_295 |    0    |    0    |    0    |
|          | trunc_ln712_2_fu_305 |    0    |    0    |    0    |
|          |   trunc_ln4_fu_315   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   sext_ln712_fu_328  |    0    |    0    |    0    |
|          |  sext_ln712_1_fu_331 |    0    |    0    |    0    |
|          |  sext_ln712_2_fu_334 |    0    |    0    |    0    |
|          |  sext_ln712_3_fu_343 |    0    |    0    |    0    |
|          |  sext_ln712_4_fu_346 |    0    |    0    |    0    |
|   sext   |   sext_ln740_fu_388  |    0    |    0    |    0    |
|          |  sext_ln740_1_fu_408 |    0    |    0    |    0    |
|          |  sext_ln740_2_fu_411 |    0    |    0    |    0    |
|          |  sext_ln740_3_fu_428 |    0    |    0    |    0    |
|          |  sext_ln740_4_fu_432 |    0    |    0    |    0    |
|          |  sext_ln740_5_fu_452 |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |      mrv_fu_456      |    0    |    0    |    0    |
|insertvalue|     mrv_1_fu_462     |    0    |    0    |    0    |
|          |     mrv_2_fu_468     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    1    |    0    |   222   |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
| add_ln740_3_reg_543 |   12   |
| add_ln740_4_reg_548 |   12   |
| add_ln740_5_reg_553 |   12   |
| add_ln740_6_reg_558 |   12   |
| add_ln740_7_reg_563 |   12   |
| add_ln740_8_reg_568 |   12   |
|   p_read14_reg_481  |    8   |
|   p_read25_reg_474  |    8   |
|   p_read_6_reg_487  |    8   |
|  trunc_ln3_reg_523  |   11   |
|  trunc_ln4_reg_538  |   11   |
|trunc_ln712_1_reg_528|   11   |
|trunc_ln712_2_reg_533|   10   |
|trunc_ln717_5_reg_503|   11   |
|trunc_ln717_6_reg_508|   11   |
|trunc_ln717_7_reg_513|   11   |
|trunc_ln717_8_reg_518|   11   |
|   trunc_ln_reg_498  |   11   |
|zext_ln1171_1_reg_493|   15   |
+---------------------+--------+
|        Total        |   209  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_83 |  p0  |   2  |   8  |   16   ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   16   ||  1.298  ||    9    |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   222  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   209  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    1   |   209  |   231  |
+-----------+--------+--------+--------+--------+
