# ViterbiDecoder

This work is based on poly_91_121_tbdepth_64_VERILOG_VHDL_RTL_TESTBENCH in http://sourceforge.net/projects/viterbi-gen/files/viterbi-decoder/example/ (modified 2010.1.29)
The implementation language is Verilog, so only the Verilog folder is updated.
