|MIPS_Processor
iCLK => mem:IMem.clk
iCLK => mem:DMem.clk
iCLK => register_file:reg_file.i_clk
iCLK => pc_register:pc_reg.i_clk
iRST => register_file:reg_file.i_rst
iRST => pc_register:pc_reg.i_rst
iInstLd => mem:IMem.we
iInstLd => s_IMemAddr[31].OUTPUTSELECT
iInstLd => s_IMemAddr[30].OUTPUTSELECT
iInstLd => s_IMemAddr[29].OUTPUTSELECT
iInstLd => s_IMemAddr[28].OUTPUTSELECT
iInstLd => s_IMemAddr[27].OUTPUTSELECT
iInstLd => s_IMemAddr[26].OUTPUTSELECT
iInstLd => s_IMemAddr[25].OUTPUTSELECT
iInstLd => s_IMemAddr[24].OUTPUTSELECT
iInstLd => s_IMemAddr[23].OUTPUTSELECT
iInstLd => s_IMemAddr[22].OUTPUTSELECT
iInstLd => s_IMemAddr[21].OUTPUTSELECT
iInstLd => s_IMemAddr[20].OUTPUTSELECT
iInstLd => s_IMemAddr[19].OUTPUTSELECT
iInstLd => s_IMemAddr[18].OUTPUTSELECT
iInstLd => s_IMemAddr[17].OUTPUTSELECT
iInstLd => s_IMemAddr[16].OUTPUTSELECT
iInstLd => s_IMemAddr[15].OUTPUTSELECT
iInstLd => s_IMemAddr[14].OUTPUTSELECT
iInstLd => s_IMemAddr[13].OUTPUTSELECT
iInstLd => s_IMemAddr[12].OUTPUTSELECT
iInstLd => s_IMemAddr[11].OUTPUTSELECT
iInstLd => s_IMemAddr[10].OUTPUTSELECT
iInstLd => s_IMemAddr[9].OUTPUTSELECT
iInstLd => s_IMemAddr[8].OUTPUTSELECT
iInstLd => s_IMemAddr[7].OUTPUTSELECT
iInstLd => s_IMemAddr[6].OUTPUTSELECT
iInstLd => s_IMemAddr[5].OUTPUTSELECT
iInstLd => s_IMemAddr[4].OUTPUTSELECT
iInstLd => s_IMemAddr[3].OUTPUTSELECT
iInstLd => s_IMemAddr[2].OUTPUTSELECT
iInstLd => s_IMemAddr[1].OUTPUTSELECT
iInstLd => s_IMemAddr[0].OUTPUTSELECT
iInstAddr[0] => s_IMemAddr[0].DATAA
iInstAddr[1] => s_IMemAddr[1].DATAA
iInstAddr[2] => s_IMemAddr[2].DATAA
iInstAddr[3] => s_IMemAddr[3].DATAA
iInstAddr[4] => s_IMemAddr[4].DATAA
iInstAddr[5] => s_IMemAddr[5].DATAA
iInstAddr[6] => s_IMemAddr[6].DATAA
iInstAddr[7] => s_IMemAddr[7].DATAA
iInstAddr[8] => s_IMemAddr[8].DATAA
iInstAddr[9] => s_IMemAddr[9].DATAA
iInstAddr[10] => s_IMemAddr[10].DATAA
iInstAddr[11] => s_IMemAddr[11].DATAA
iInstAddr[12] => s_IMemAddr[12].DATAA
iInstAddr[13] => s_IMemAddr[13].DATAA
iInstAddr[14] => s_IMemAddr[14].DATAA
iInstAddr[15] => s_IMemAddr[15].DATAA
iInstAddr[16] => s_IMemAddr[16].DATAA
iInstAddr[17] => s_IMemAddr[17].DATAA
iInstAddr[18] => s_IMemAddr[18].DATAA
iInstAddr[19] => s_IMemAddr[19].DATAA
iInstAddr[20] => s_IMemAddr[20].DATAA
iInstAddr[21] => s_IMemAddr[21].DATAA
iInstAddr[22] => s_IMemAddr[22].DATAA
iInstAddr[23] => s_IMemAddr[23].DATAA
iInstAddr[24] => s_IMemAddr[24].DATAA
iInstAddr[25] => s_IMemAddr[25].DATAA
iInstAddr[26] => s_IMemAddr[26].DATAA
iInstAddr[27] => s_IMemAddr[27].DATAA
iInstAddr[28] => s_IMemAddr[28].DATAA
iInstAddr[29] => s_IMemAddr[29].DATAA
iInstAddr[30] => s_IMemAddr[30].DATAA
iInstAddr[31] => s_IMemAddr[31].DATAA
iInstExt[0] => mem:IMem.data[0]
iInstExt[1] => mem:IMem.data[1]
iInstExt[2] => mem:IMem.data[2]
iInstExt[3] => mem:IMem.data[3]
iInstExt[4] => mem:IMem.data[4]
iInstExt[5] => mem:IMem.data[5]
iInstExt[6] => mem:IMem.data[6]
iInstExt[7] => mem:IMem.data[7]
iInstExt[8] => mem:IMem.data[8]
iInstExt[9] => mem:IMem.data[9]
iInstExt[10] => mem:IMem.data[10]
iInstExt[11] => mem:IMem.data[11]
iInstExt[12] => mem:IMem.data[12]
iInstExt[13] => mem:IMem.data[13]
iInstExt[14] => mem:IMem.data[14]
iInstExt[15] => mem:IMem.data[15]
iInstExt[16] => mem:IMem.data[16]
iInstExt[17] => mem:IMem.data[17]
iInstExt[18] => mem:IMem.data[18]
iInstExt[19] => mem:IMem.data[19]
iInstExt[20] => mem:IMem.data[20]
iInstExt[21] => mem:IMem.data[21]
iInstExt[22] => mem:IMem.data[22]
iInstExt[23] => mem:IMem.data[23]
iInstExt[24] => mem:IMem.data[24]
iInstExt[25] => mem:IMem.data[25]
iInstExt[26] => mem:IMem.data[26]
iInstExt[27] => mem:IMem.data[27]
iInstExt[28] => mem:IMem.data[28]
iInstExt[29] => mem:IMem.data[29]
iInstExt[30] => mem:IMem.data[30]
iInstExt[31] => mem:IMem.data[31]
oALUOut[0] <= alu:alu_compute.o_result[0]
oALUOut[1] <= alu:alu_compute.o_result[1]
oALUOut[2] <= alu:alu_compute.o_result[2]
oALUOut[3] <= alu:alu_compute.o_result[3]
oALUOut[4] <= alu:alu_compute.o_result[4]
oALUOut[5] <= alu:alu_compute.o_result[5]
oALUOut[6] <= alu:alu_compute.o_result[6]
oALUOut[7] <= alu:alu_compute.o_result[7]
oALUOut[8] <= alu:alu_compute.o_result[8]
oALUOut[9] <= alu:alu_compute.o_result[9]
oALUOut[10] <= alu:alu_compute.o_result[10]
oALUOut[11] <= alu:alu_compute.o_result[11]
oALUOut[12] <= alu:alu_compute.o_result[12]
oALUOut[13] <= alu:alu_compute.o_result[13]
oALUOut[14] <= alu:alu_compute.o_result[14]
oALUOut[15] <= alu:alu_compute.o_result[15]
oALUOut[16] <= alu:alu_compute.o_result[16]
oALUOut[17] <= alu:alu_compute.o_result[17]
oALUOut[18] <= alu:alu_compute.o_result[18]
oALUOut[19] <= alu:alu_compute.o_result[19]
oALUOut[20] <= alu:alu_compute.o_result[20]
oALUOut[21] <= alu:alu_compute.o_result[21]
oALUOut[22] <= alu:alu_compute.o_result[22]
oALUOut[23] <= alu:alu_compute.o_result[23]
oALUOut[24] <= alu:alu_compute.o_result[24]
oALUOut[25] <= alu:alu_compute.o_result[25]
oALUOut[26] <= alu:alu_compute.o_result[26]
oALUOut[27] <= alu:alu_compute.o_result[27]
oALUOut[28] <= alu:alu_compute.o_result[28]
oALUOut[29] <= alu:alu_compute.o_result[29]
oALUOut[30] <= alu:alu_compute.o_result[30]
oALUOut[31] <= alu:alu_compute.o_result[31]


|MIPS_Processor|mem:IMem
clk => ram~42.CLK
clk => ram~0.CLK
clk => ram~1.CLK
clk => ram~2.CLK
clk => ram~3.CLK
clk => ram~4.CLK
clk => ram~5.CLK
clk => ram~6.CLK
clk => ram~7.CLK
clk => ram~8.CLK
clk => ram~9.CLK
clk => ram~10.CLK
clk => ram~11.CLK
clk => ram~12.CLK
clk => ram~13.CLK
clk => ram~14.CLK
clk => ram~15.CLK
clk => ram~16.CLK
clk => ram~17.CLK
clk => ram~18.CLK
clk => ram~19.CLK
clk => ram~20.CLK
clk => ram~21.CLK
clk => ram~22.CLK
clk => ram~23.CLK
clk => ram~24.CLK
clk => ram~25.CLK
clk => ram~26.CLK
clk => ram~27.CLK
clk => ram~28.CLK
clk => ram~29.CLK
clk => ram~30.CLK
clk => ram~31.CLK
clk => ram~32.CLK
clk => ram~33.CLK
clk => ram~34.CLK
clk => ram~35.CLK
clk => ram~36.CLK
clk => ram~37.CLK
clk => ram~38.CLK
clk => ram~39.CLK
clk => ram~40.CLK
clk => ram~41.CLK
clk => ram.CLK0
addr[0] => ram~9.DATAIN
addr[0] => ram.WADDR
addr[0] => ram.RADDR
addr[1] => ram~8.DATAIN
addr[1] => ram.WADDR1
addr[1] => ram.RADDR1
addr[2] => ram~7.DATAIN
addr[2] => ram.WADDR2
addr[2] => ram.RADDR2
addr[3] => ram~6.DATAIN
addr[3] => ram.WADDR3
addr[3] => ram.RADDR3
addr[4] => ram~5.DATAIN
addr[4] => ram.WADDR4
addr[4] => ram.RADDR4
addr[5] => ram~4.DATAIN
addr[5] => ram.WADDR5
addr[5] => ram.RADDR5
addr[6] => ram~3.DATAIN
addr[6] => ram.WADDR6
addr[6] => ram.RADDR6
addr[7] => ram~2.DATAIN
addr[7] => ram.WADDR7
addr[7] => ram.RADDR7
addr[8] => ram~1.DATAIN
addr[8] => ram.WADDR8
addr[8] => ram.RADDR8
addr[9] => ram~0.DATAIN
addr[9] => ram.WADDR9
addr[9] => ram.RADDR9
data[0] => ram~41.DATAIN
data[0] => ram.DATAIN
data[1] => ram~40.DATAIN
data[1] => ram.DATAIN1
data[2] => ram~39.DATAIN
data[2] => ram.DATAIN2
data[3] => ram~38.DATAIN
data[3] => ram.DATAIN3
data[4] => ram~37.DATAIN
data[4] => ram.DATAIN4
data[5] => ram~36.DATAIN
data[5] => ram.DATAIN5
data[6] => ram~35.DATAIN
data[6] => ram.DATAIN6
data[7] => ram~34.DATAIN
data[7] => ram.DATAIN7
data[8] => ram~33.DATAIN
data[8] => ram.DATAIN8
data[9] => ram~32.DATAIN
data[9] => ram.DATAIN9
data[10] => ram~31.DATAIN
data[10] => ram.DATAIN10
data[11] => ram~30.DATAIN
data[11] => ram.DATAIN11
data[12] => ram~29.DATAIN
data[12] => ram.DATAIN12
data[13] => ram~28.DATAIN
data[13] => ram.DATAIN13
data[14] => ram~27.DATAIN
data[14] => ram.DATAIN14
data[15] => ram~26.DATAIN
data[15] => ram.DATAIN15
data[16] => ram~25.DATAIN
data[16] => ram.DATAIN16
data[17] => ram~24.DATAIN
data[17] => ram.DATAIN17
data[18] => ram~23.DATAIN
data[18] => ram.DATAIN18
data[19] => ram~22.DATAIN
data[19] => ram.DATAIN19
data[20] => ram~21.DATAIN
data[20] => ram.DATAIN20
data[21] => ram~20.DATAIN
data[21] => ram.DATAIN21
data[22] => ram~19.DATAIN
data[22] => ram.DATAIN22
data[23] => ram~18.DATAIN
data[23] => ram.DATAIN23
data[24] => ram~17.DATAIN
data[24] => ram.DATAIN24
data[25] => ram~16.DATAIN
data[25] => ram.DATAIN25
data[26] => ram~15.DATAIN
data[26] => ram.DATAIN26
data[27] => ram~14.DATAIN
data[27] => ram.DATAIN27
data[28] => ram~13.DATAIN
data[28] => ram.DATAIN28
data[29] => ram~12.DATAIN
data[29] => ram.DATAIN29
data[30] => ram~11.DATAIN
data[30] => ram.DATAIN30
data[31] => ram~10.DATAIN
data[31] => ram.DATAIN31
we => ram~42.DATAIN
we => ram.WE
q[0] <= ram.DATAOUT
q[1] <= ram.DATAOUT1
q[2] <= ram.DATAOUT2
q[3] <= ram.DATAOUT3
q[4] <= ram.DATAOUT4
q[5] <= ram.DATAOUT5
q[6] <= ram.DATAOUT6
q[7] <= ram.DATAOUT7
q[8] <= ram.DATAOUT8
q[9] <= ram.DATAOUT9
q[10] <= ram.DATAOUT10
q[11] <= ram.DATAOUT11
q[12] <= ram.DATAOUT12
q[13] <= ram.DATAOUT13
q[14] <= ram.DATAOUT14
q[15] <= ram.DATAOUT15
q[16] <= ram.DATAOUT16
q[17] <= ram.DATAOUT17
q[18] <= ram.DATAOUT18
q[19] <= ram.DATAOUT19
q[20] <= ram.DATAOUT20
q[21] <= ram.DATAOUT21
q[22] <= ram.DATAOUT22
q[23] <= ram.DATAOUT23
q[24] <= ram.DATAOUT24
q[25] <= ram.DATAOUT25
q[26] <= ram.DATAOUT26
q[27] <= ram.DATAOUT27
q[28] <= ram.DATAOUT28
q[29] <= ram.DATAOUT29
q[30] <= ram.DATAOUT30
q[31] <= ram.DATAOUT31


|MIPS_Processor|mem:DMem
clk => ram~42.CLK
clk => ram~0.CLK
clk => ram~1.CLK
clk => ram~2.CLK
clk => ram~3.CLK
clk => ram~4.CLK
clk => ram~5.CLK
clk => ram~6.CLK
clk => ram~7.CLK
clk => ram~8.CLK
clk => ram~9.CLK
clk => ram~10.CLK
clk => ram~11.CLK
clk => ram~12.CLK
clk => ram~13.CLK
clk => ram~14.CLK
clk => ram~15.CLK
clk => ram~16.CLK
clk => ram~17.CLK
clk => ram~18.CLK
clk => ram~19.CLK
clk => ram~20.CLK
clk => ram~21.CLK
clk => ram~22.CLK
clk => ram~23.CLK
clk => ram~24.CLK
clk => ram~25.CLK
clk => ram~26.CLK
clk => ram~27.CLK
clk => ram~28.CLK
clk => ram~29.CLK
clk => ram~30.CLK
clk => ram~31.CLK
clk => ram~32.CLK
clk => ram~33.CLK
clk => ram~34.CLK
clk => ram~35.CLK
clk => ram~36.CLK
clk => ram~37.CLK
clk => ram~38.CLK
clk => ram~39.CLK
clk => ram~40.CLK
clk => ram~41.CLK
clk => ram.CLK0
addr[0] => ram~9.DATAIN
addr[0] => ram.WADDR
addr[0] => ram.RADDR
addr[1] => ram~8.DATAIN
addr[1] => ram.WADDR1
addr[1] => ram.RADDR1
addr[2] => ram~7.DATAIN
addr[2] => ram.WADDR2
addr[2] => ram.RADDR2
addr[3] => ram~6.DATAIN
addr[3] => ram.WADDR3
addr[3] => ram.RADDR3
addr[4] => ram~5.DATAIN
addr[4] => ram.WADDR4
addr[4] => ram.RADDR4
addr[5] => ram~4.DATAIN
addr[5] => ram.WADDR5
addr[5] => ram.RADDR5
addr[6] => ram~3.DATAIN
addr[6] => ram.WADDR6
addr[6] => ram.RADDR6
addr[7] => ram~2.DATAIN
addr[7] => ram.WADDR7
addr[7] => ram.RADDR7
addr[8] => ram~1.DATAIN
addr[8] => ram.WADDR8
addr[8] => ram.RADDR8
addr[9] => ram~0.DATAIN
addr[9] => ram.WADDR9
addr[9] => ram.RADDR9
data[0] => ram~41.DATAIN
data[0] => ram.DATAIN
data[1] => ram~40.DATAIN
data[1] => ram.DATAIN1
data[2] => ram~39.DATAIN
data[2] => ram.DATAIN2
data[3] => ram~38.DATAIN
data[3] => ram.DATAIN3
data[4] => ram~37.DATAIN
data[4] => ram.DATAIN4
data[5] => ram~36.DATAIN
data[5] => ram.DATAIN5
data[6] => ram~35.DATAIN
data[6] => ram.DATAIN6
data[7] => ram~34.DATAIN
data[7] => ram.DATAIN7
data[8] => ram~33.DATAIN
data[8] => ram.DATAIN8
data[9] => ram~32.DATAIN
data[9] => ram.DATAIN9
data[10] => ram~31.DATAIN
data[10] => ram.DATAIN10
data[11] => ram~30.DATAIN
data[11] => ram.DATAIN11
data[12] => ram~29.DATAIN
data[12] => ram.DATAIN12
data[13] => ram~28.DATAIN
data[13] => ram.DATAIN13
data[14] => ram~27.DATAIN
data[14] => ram.DATAIN14
data[15] => ram~26.DATAIN
data[15] => ram.DATAIN15
data[16] => ram~25.DATAIN
data[16] => ram.DATAIN16
data[17] => ram~24.DATAIN
data[17] => ram.DATAIN17
data[18] => ram~23.DATAIN
data[18] => ram.DATAIN18
data[19] => ram~22.DATAIN
data[19] => ram.DATAIN19
data[20] => ram~21.DATAIN
data[20] => ram.DATAIN20
data[21] => ram~20.DATAIN
data[21] => ram.DATAIN21
data[22] => ram~19.DATAIN
data[22] => ram.DATAIN22
data[23] => ram~18.DATAIN
data[23] => ram.DATAIN23
data[24] => ram~17.DATAIN
data[24] => ram.DATAIN24
data[25] => ram~16.DATAIN
data[25] => ram.DATAIN25
data[26] => ram~15.DATAIN
data[26] => ram.DATAIN26
data[27] => ram~14.DATAIN
data[27] => ram.DATAIN27
data[28] => ram~13.DATAIN
data[28] => ram.DATAIN28
data[29] => ram~12.DATAIN
data[29] => ram.DATAIN29
data[30] => ram~11.DATAIN
data[30] => ram.DATAIN30
data[31] => ram~10.DATAIN
data[31] => ram.DATAIN31
we => ram~42.DATAIN
we => ram.WE
q[0] <= ram.DATAOUT
q[1] <= ram.DATAOUT1
q[2] <= ram.DATAOUT2
q[3] <= ram.DATAOUT3
q[4] <= ram.DATAOUT4
q[5] <= ram.DATAOUT5
q[6] <= ram.DATAOUT6
q[7] <= ram.DATAOUT7
q[8] <= ram.DATAOUT8
q[9] <= ram.DATAOUT9
q[10] <= ram.DATAOUT10
q[11] <= ram.DATAOUT11
q[12] <= ram.DATAOUT12
q[13] <= ram.DATAOUT13
q[14] <= ram.DATAOUT14
q[15] <= ram.DATAOUT15
q[16] <= ram.DATAOUT16
q[17] <= ram.DATAOUT17
q[18] <= ram.DATAOUT18
q[19] <= ram.DATAOUT19
q[20] <= ram.DATAOUT20
q[21] <= ram.DATAOUT21
q[22] <= ram.DATAOUT22
q[23] <= ram.DATAOUT23
q[24] <= ram.DATAOUT24
q[25] <= ram.DATAOUT25
q[26] <= ram.DATAOUT26
q[27] <= ram.DATAOUT27
q[28] <= ram.DATAOUT28
q[29] <= ram.DATAOUT29
q[30] <= ram.DATAOUT30
q[31] <= ram.DATAOUT31


|MIPS_Processor|zero_extender:zextend
i_in_16[0] => o_out_32[0].DATAIN
i_in_16[1] => o_out_32[1].DATAIN
i_in_16[2] => o_out_32[2].DATAIN
i_in_16[3] => o_out_32[3].DATAIN
i_in_16[4] => o_out_32[4].DATAIN
i_in_16[5] => o_out_32[5].DATAIN
i_in_16[6] => o_out_32[6].DATAIN
i_in_16[7] => o_out_32[7].DATAIN
i_in_16[8] => o_out_32[8].DATAIN
i_in_16[9] => o_out_32[9].DATAIN
i_in_16[10] => o_out_32[10].DATAIN
i_in_16[11] => o_out_32[11].DATAIN
i_in_16[12] => o_out_32[12].DATAIN
i_in_16[13] => o_out_32[13].DATAIN
i_in_16[14] => o_out_32[14].DATAIN
i_in_16[15] => o_out_32[15].DATAIN
o_out_32[0] <= i_in_16[0].DB_MAX_OUTPUT_PORT_TYPE
o_out_32[1] <= i_in_16[1].DB_MAX_OUTPUT_PORT_TYPE
o_out_32[2] <= i_in_16[2].DB_MAX_OUTPUT_PORT_TYPE
o_out_32[3] <= i_in_16[3].DB_MAX_OUTPUT_PORT_TYPE
o_out_32[4] <= i_in_16[4].DB_MAX_OUTPUT_PORT_TYPE
o_out_32[5] <= i_in_16[5].DB_MAX_OUTPUT_PORT_TYPE
o_out_32[6] <= i_in_16[6].DB_MAX_OUTPUT_PORT_TYPE
o_out_32[7] <= i_in_16[7].DB_MAX_OUTPUT_PORT_TYPE
o_out_32[8] <= i_in_16[8].DB_MAX_OUTPUT_PORT_TYPE
o_out_32[9] <= i_in_16[9].DB_MAX_OUTPUT_PORT_TYPE
o_out_32[10] <= i_in_16[10].DB_MAX_OUTPUT_PORT_TYPE
o_out_32[11] <= i_in_16[11].DB_MAX_OUTPUT_PORT_TYPE
o_out_32[12] <= i_in_16[12].DB_MAX_OUTPUT_PORT_TYPE
o_out_32[13] <= i_in_16[13].DB_MAX_OUTPUT_PORT_TYPE
o_out_32[14] <= i_in_16[14].DB_MAX_OUTPUT_PORT_TYPE
o_out_32[15] <= i_in_16[15].DB_MAX_OUTPUT_PORT_TYPE
o_out_32[16] <= <GND>
o_out_32[17] <= <GND>
o_out_32[18] <= <GND>
o_out_32[19] <= <GND>
o_out_32[20] <= <GND>
o_out_32[21] <= <GND>
o_out_32[22] <= <GND>
o_out_32[23] <= <GND>
o_out_32[24] <= <GND>
o_out_32[25] <= <GND>
o_out_32[26] <= <GND>
o_out_32[27] <= <GND>
o_out_32[28] <= <GND>
o_out_32[29] <= <GND>
o_out_32[30] <= <GND>
o_out_32[31] <= <GND>


|MIPS_Processor|sign_extender:sextend
i_in_16[0] => o_out_32[0].DATAIN
i_in_16[1] => o_out_32[1].DATAIN
i_in_16[2] => o_out_32[2].DATAIN
i_in_16[3] => o_out_32[3].DATAIN
i_in_16[4] => o_out_32[4].DATAIN
i_in_16[5] => o_out_32[5].DATAIN
i_in_16[6] => o_out_32[6].DATAIN
i_in_16[7] => o_out_32[7].DATAIN
i_in_16[8] => o_out_32[8].DATAIN
i_in_16[9] => o_out_32[9].DATAIN
i_in_16[10] => o_out_32[10].DATAIN
i_in_16[11] => o_out_32[11].DATAIN
i_in_16[12] => o_out_32[12].DATAIN
i_in_16[13] => o_out_32[13].DATAIN
i_in_16[14] => o_out_32[14].DATAIN
i_in_16[15] => o_out_32[31].DATAIN
i_in_16[15] => o_out_32[15].DATAIN
i_in_16[15] => o_out_32[16].DATAIN
i_in_16[15] => o_out_32[17].DATAIN
i_in_16[15] => o_out_32[18].DATAIN
i_in_16[15] => o_out_32[19].DATAIN
i_in_16[15] => o_out_32[20].DATAIN
i_in_16[15] => o_out_32[21].DATAIN
i_in_16[15] => o_out_32[22].DATAIN
i_in_16[15] => o_out_32[23].DATAIN
i_in_16[15] => o_out_32[24].DATAIN
i_in_16[15] => o_out_32[25].DATAIN
i_in_16[15] => o_out_32[26].DATAIN
i_in_16[15] => o_out_32[27].DATAIN
i_in_16[15] => o_out_32[28].DATAIN
i_in_16[15] => o_out_32[29].DATAIN
i_in_16[15] => o_out_32[30].DATAIN
o_out_32[0] <= i_in_16[0].DB_MAX_OUTPUT_PORT_TYPE
o_out_32[1] <= i_in_16[1].DB_MAX_OUTPUT_PORT_TYPE
o_out_32[2] <= i_in_16[2].DB_MAX_OUTPUT_PORT_TYPE
o_out_32[3] <= i_in_16[3].DB_MAX_OUTPUT_PORT_TYPE
o_out_32[4] <= i_in_16[4].DB_MAX_OUTPUT_PORT_TYPE
o_out_32[5] <= i_in_16[5].DB_MAX_OUTPUT_PORT_TYPE
o_out_32[6] <= i_in_16[6].DB_MAX_OUTPUT_PORT_TYPE
o_out_32[7] <= i_in_16[7].DB_MAX_OUTPUT_PORT_TYPE
o_out_32[8] <= i_in_16[8].DB_MAX_OUTPUT_PORT_TYPE
o_out_32[9] <= i_in_16[9].DB_MAX_OUTPUT_PORT_TYPE
o_out_32[10] <= i_in_16[10].DB_MAX_OUTPUT_PORT_TYPE
o_out_32[11] <= i_in_16[11].DB_MAX_OUTPUT_PORT_TYPE
o_out_32[12] <= i_in_16[12].DB_MAX_OUTPUT_PORT_TYPE
o_out_32[13] <= i_in_16[13].DB_MAX_OUTPUT_PORT_TYPE
o_out_32[14] <= i_in_16[14].DB_MAX_OUTPUT_PORT_TYPE
o_out_32[15] <= i_in_16[15].DB_MAX_OUTPUT_PORT_TYPE
o_out_32[16] <= i_in_16[15].DB_MAX_OUTPUT_PORT_TYPE
o_out_32[17] <= i_in_16[15].DB_MAX_OUTPUT_PORT_TYPE
o_out_32[18] <= i_in_16[15].DB_MAX_OUTPUT_PORT_TYPE
o_out_32[19] <= i_in_16[15].DB_MAX_OUTPUT_PORT_TYPE
o_out_32[20] <= i_in_16[15].DB_MAX_OUTPUT_PORT_TYPE
o_out_32[21] <= i_in_16[15].DB_MAX_OUTPUT_PORT_TYPE
o_out_32[22] <= i_in_16[15].DB_MAX_OUTPUT_PORT_TYPE
o_out_32[23] <= i_in_16[15].DB_MAX_OUTPUT_PORT_TYPE
o_out_32[24] <= i_in_16[15].DB_MAX_OUTPUT_PORT_TYPE
o_out_32[25] <= i_in_16[15].DB_MAX_OUTPUT_PORT_TYPE
o_out_32[26] <= i_in_16[15].DB_MAX_OUTPUT_PORT_TYPE
o_out_32[27] <= i_in_16[15].DB_MAX_OUTPUT_PORT_TYPE
o_out_32[28] <= i_in_16[15].DB_MAX_OUTPUT_PORT_TYPE
o_out_32[29] <= i_in_16[15].DB_MAX_OUTPUT_PORT_TYPE
o_out_32[30] <= i_in_16[15].DB_MAX_OUTPUT_PORT_TYPE
o_out_32[31] <= i_in_16[15].DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|invg:not_zero
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|control_unit:ctrl_unit
i_opcode[0] => Mux8.IN68
i_opcode[0] => Mux9.IN69
i_opcode[0] => Mux10.IN69
i_opcode[0] => Mux11.IN69
i_opcode[0] => Mux12.IN69
i_opcode[0] => Mux13.IN68
i_opcode[0] => Mux14.IN68
i_opcode[0] => Mux15.IN69
i_opcode[0] => Mux16.IN69
i_opcode[0] => Mux17.IN69
i_opcode[0] => Mux18.IN69
i_opcode[0] => Mux19.IN69
i_opcode[0] => Mux20.IN69
i_opcode[0] => Mux21.IN68
i_opcode[0] => Mux22.IN68
i_opcode[0] => Mux23.IN68
i_opcode[0] => Mux24.IN68
i_opcode[0] => Mux25.IN69
i_opcode[0] => Mux26.IN68
i_opcode[1] => Mux8.IN67
i_opcode[1] => Mux9.IN68
i_opcode[1] => Mux10.IN68
i_opcode[1] => Mux11.IN68
i_opcode[1] => Mux12.IN68
i_opcode[1] => Mux13.IN67
i_opcode[1] => Mux14.IN67
i_opcode[1] => Mux15.IN68
i_opcode[1] => Mux16.IN68
i_opcode[1] => Mux17.IN68
i_opcode[1] => Mux18.IN68
i_opcode[1] => Mux19.IN68
i_opcode[1] => Mux20.IN68
i_opcode[1] => Mux21.IN67
i_opcode[1] => Mux22.IN67
i_opcode[1] => Mux23.IN67
i_opcode[1] => Mux24.IN67
i_opcode[1] => Mux25.IN68
i_opcode[1] => Mux26.IN67
i_opcode[2] => Mux8.IN66
i_opcode[2] => Mux9.IN67
i_opcode[2] => Mux10.IN67
i_opcode[2] => Mux11.IN67
i_opcode[2] => Mux12.IN67
i_opcode[2] => Mux13.IN66
i_opcode[2] => Mux14.IN66
i_opcode[2] => Mux15.IN67
i_opcode[2] => Mux16.IN67
i_opcode[2] => Mux17.IN67
i_opcode[2] => Mux18.IN67
i_opcode[2] => Mux19.IN67
i_opcode[2] => Mux20.IN67
i_opcode[2] => Mux21.IN66
i_opcode[2] => Mux22.IN66
i_opcode[2] => Mux23.IN66
i_opcode[2] => Mux24.IN66
i_opcode[2] => Mux25.IN67
i_opcode[2] => Mux26.IN66
i_opcode[3] => Mux8.IN65
i_opcode[3] => Mux9.IN66
i_opcode[3] => Mux10.IN66
i_opcode[3] => Mux11.IN66
i_opcode[3] => Mux12.IN66
i_opcode[3] => Mux13.IN65
i_opcode[3] => Mux14.IN65
i_opcode[3] => Mux15.IN66
i_opcode[3] => Mux16.IN66
i_opcode[3] => Mux17.IN66
i_opcode[3] => Mux18.IN66
i_opcode[3] => Mux19.IN66
i_opcode[3] => Mux20.IN66
i_opcode[3] => Mux21.IN65
i_opcode[3] => Mux22.IN65
i_opcode[3] => Mux23.IN65
i_opcode[3] => Mux24.IN65
i_opcode[3] => Mux25.IN66
i_opcode[3] => Mux26.IN65
i_opcode[4] => Mux8.IN64
i_opcode[4] => Mux9.IN65
i_opcode[4] => Mux10.IN65
i_opcode[4] => Mux11.IN65
i_opcode[4] => Mux12.IN65
i_opcode[4] => Mux13.IN64
i_opcode[4] => Mux14.IN64
i_opcode[4] => Mux15.IN65
i_opcode[4] => Mux16.IN65
i_opcode[4] => Mux17.IN65
i_opcode[4] => Mux18.IN65
i_opcode[4] => Mux19.IN65
i_opcode[4] => Mux20.IN65
i_opcode[4] => Mux21.IN64
i_opcode[4] => Mux22.IN64
i_opcode[4] => Mux23.IN64
i_opcode[4] => Mux24.IN64
i_opcode[4] => Mux25.IN65
i_opcode[4] => Mux26.IN64
i_opcode[5] => Mux8.IN63
i_opcode[5] => Mux9.IN64
i_opcode[5] => Mux10.IN64
i_opcode[5] => Mux11.IN64
i_opcode[5] => Mux12.IN64
i_opcode[5] => Mux13.IN63
i_opcode[5] => Mux14.IN63
i_opcode[5] => Mux15.IN64
i_opcode[5] => Mux16.IN64
i_opcode[5] => Mux17.IN64
i_opcode[5] => Mux18.IN64
i_opcode[5] => Mux19.IN64
i_opcode[5] => Mux20.IN64
i_opcode[5] => Mux21.IN63
i_opcode[5] => Mux22.IN63
i_opcode[5] => Mux23.IN63
i_opcode[5] => Mux24.IN63
i_opcode[5] => Mux25.IN64
i_opcode[5] => Mux26.IN63
i_funct[0] => Mux0.IN69
i_funct[0] => Mux1.IN69
i_funct[0] => Mux2.IN69
i_funct[0] => Mux3.IN69
i_funct[0] => Mux4.IN69
i_funct[0] => Mux5.IN69
i_funct[0] => Mux6.IN69
i_funct[0] => Mux7.IN69
i_funct[1] => Mux0.IN68
i_funct[1] => Mux1.IN68
i_funct[1] => Mux2.IN68
i_funct[1] => Mux3.IN68
i_funct[1] => Mux4.IN68
i_funct[1] => Mux5.IN68
i_funct[1] => Mux6.IN68
i_funct[1] => Mux7.IN68
i_funct[2] => Mux0.IN67
i_funct[2] => Mux1.IN67
i_funct[2] => Mux2.IN67
i_funct[2] => Mux3.IN67
i_funct[2] => Mux4.IN67
i_funct[2] => Mux5.IN67
i_funct[2] => Mux6.IN67
i_funct[2] => Mux7.IN67
i_funct[3] => Mux0.IN66
i_funct[3] => Mux1.IN66
i_funct[3] => Mux2.IN66
i_funct[3] => Mux3.IN66
i_funct[3] => Mux4.IN66
i_funct[3] => Mux5.IN66
i_funct[3] => Mux6.IN66
i_funct[3] => Mux7.IN66
i_funct[4] => Mux0.IN65
i_funct[4] => Mux1.IN65
i_funct[4] => Mux2.IN65
i_funct[4] => Mux3.IN65
i_funct[4] => Mux4.IN65
i_funct[4] => Mux5.IN65
i_funct[4] => Mux6.IN65
i_funct[4] => Mux7.IN65
i_funct[5] => Mux0.IN64
i_funct[5] => Mux1.IN64
i_funct[5] => Mux2.IN64
i_funct[5] => Mux3.IN64
i_funct[5] => Mux4.IN64
i_funct[5] => Mux5.IN64
i_funct[5] => Mux6.IN64
i_funct[5] => Mux7.IN64
o_reg_dst <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
o_jump <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
o_branch <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
o_mem_read <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
o_mem_to_reg <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
o_alu_op[0] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
o_alu_op[1] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
o_alu_op[2] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
o_alu_op[3] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
o_alu_op[4] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
o_alu_op[5] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
o_mem_write <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
o_alu_src <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
o_reg_write <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
o_sign_ext <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
o_lui <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
o_bne <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
o_jal <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o_jr <= Mux8.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|register_file:reg_file
i_clk => n_bit_register:regs:0:reg_i.i_clk
i_clk => n_bit_register:regs:1:reg_i.i_clk
i_clk => n_bit_register:regs:2:reg_i.i_clk
i_clk => n_bit_register:regs:3:reg_i.i_clk
i_clk => n_bit_register:regs:4:reg_i.i_clk
i_clk => n_bit_register:regs:5:reg_i.i_clk
i_clk => n_bit_register:regs:6:reg_i.i_clk
i_clk => n_bit_register:regs:7:reg_i.i_clk
i_clk => n_bit_register:regs:8:reg_i.i_clk
i_clk => n_bit_register:regs:9:reg_i.i_clk
i_clk => n_bit_register:regs:10:reg_i.i_clk
i_clk => n_bit_register:regs:11:reg_i.i_clk
i_clk => n_bit_register:regs:12:reg_i.i_clk
i_clk => n_bit_register:regs:13:reg_i.i_clk
i_clk => n_bit_register:regs:14:reg_i.i_clk
i_clk => n_bit_register:regs:15:reg_i.i_clk
i_clk => n_bit_register:regs:16:reg_i.i_clk
i_clk => n_bit_register:regs:17:reg_i.i_clk
i_clk => n_bit_register:regs:18:reg_i.i_clk
i_clk => n_bit_register:regs:19:reg_i.i_clk
i_clk => n_bit_register:regs:20:reg_i.i_clk
i_clk => n_bit_register:regs:21:reg_i.i_clk
i_clk => n_bit_register:regs:22:reg_i.i_clk
i_clk => n_bit_register:regs:23:reg_i.i_clk
i_clk => n_bit_register:regs:24:reg_i.i_clk
i_clk => n_bit_register:regs:25:reg_i.i_clk
i_clk => n_bit_register:regs:26:reg_i.i_clk
i_clk => n_bit_register:regs:27:reg_i.i_clk
i_clk => n_bit_register:regs:28:reg_i.i_clk
i_clk => n_bit_register:regs:29:reg_i.i_clk
i_clk => n_bit_register:regs:30:reg_i.i_clk
i_clk => n_bit_register:regs:31:reg_i.i_clk
i_write_en => s_reg_en[0].IN1
i_write_en => s_reg_en[1].IN1
i_write_en => s_reg_en[2].IN1
i_write_en => s_reg_en[3].IN1
i_write_en => s_reg_en[4].IN1
i_write_en => s_reg_en[5].IN1
i_write_en => s_reg_en[6].IN1
i_write_en => s_reg_en[7].IN1
i_write_en => s_reg_en[8].IN1
i_write_en => s_reg_en[9].IN1
i_write_en => s_reg_en[10].IN1
i_write_en => s_reg_en[11].IN1
i_write_en => s_reg_en[12].IN1
i_write_en => s_reg_en[13].IN1
i_write_en => s_reg_en[14].IN1
i_write_en => s_reg_en[15].IN1
i_write_en => s_reg_en[16].IN1
i_write_en => s_reg_en[17].IN1
i_write_en => s_reg_en[18].IN1
i_write_en => s_reg_en[19].IN1
i_write_en => s_reg_en[20].IN1
i_write_en => s_reg_en[21].IN1
i_write_en => s_reg_en[22].IN1
i_write_en => s_reg_en[23].IN1
i_write_en => s_reg_en[24].IN1
i_write_en => s_reg_en[25].IN1
i_write_en => s_reg_en[26].IN1
i_write_en => s_reg_en[27].IN1
i_write_en => s_reg_en[28].IN1
i_write_en => s_reg_en[29].IN1
i_write_en => s_reg_en[30].IN1
i_write_en => s_reg_en[31].IN1
i_rst => n_bit_register:regs:0:reg_i.i_rst
i_rst => n_bit_register:regs:1:reg_i.i_rst
i_rst => n_bit_register:regs:2:reg_i.i_rst
i_rst => n_bit_register:regs:3:reg_i.i_rst
i_rst => n_bit_register:regs:4:reg_i.i_rst
i_rst => n_bit_register:regs:5:reg_i.i_rst
i_rst => n_bit_register:regs:6:reg_i.i_rst
i_rst => n_bit_register:regs:7:reg_i.i_rst
i_rst => n_bit_register:regs:8:reg_i.i_rst
i_rst => n_bit_register:regs:9:reg_i.i_rst
i_rst => n_bit_register:regs:10:reg_i.i_rst
i_rst => n_bit_register:regs:11:reg_i.i_rst
i_rst => n_bit_register:regs:12:reg_i.i_rst
i_rst => n_bit_register:regs:13:reg_i.i_rst
i_rst => n_bit_register:regs:14:reg_i.i_rst
i_rst => n_bit_register:regs:15:reg_i.i_rst
i_rst => n_bit_register:regs:16:reg_i.i_rst
i_rst => n_bit_register:regs:17:reg_i.i_rst
i_rst => n_bit_register:regs:18:reg_i.i_rst
i_rst => n_bit_register:regs:19:reg_i.i_rst
i_rst => n_bit_register:regs:20:reg_i.i_rst
i_rst => n_bit_register:regs:21:reg_i.i_rst
i_rst => n_bit_register:regs:22:reg_i.i_rst
i_rst => n_bit_register:regs:23:reg_i.i_rst
i_rst => n_bit_register:regs:24:reg_i.i_rst
i_rst => n_bit_register:regs:25:reg_i.i_rst
i_rst => n_bit_register:regs:26:reg_i.i_rst
i_rst => n_bit_register:regs:27:reg_i.i_rst
i_rst => n_bit_register:regs:28:reg_i.i_rst
i_rst => n_bit_register:regs:29:reg_i.i_rst
i_rst => n_bit_register:regs:30:reg_i.i_rst
i_rst => n_bit_register:regs:31:reg_i.i_rst
i_write_data[0] => n_bit_register:regs:0:reg_i.i_in[0]
i_write_data[0] => n_bit_register:regs:1:reg_i.i_in[0]
i_write_data[0] => n_bit_register:regs:2:reg_i.i_in[0]
i_write_data[0] => n_bit_register:regs:3:reg_i.i_in[0]
i_write_data[0] => n_bit_register:regs:4:reg_i.i_in[0]
i_write_data[0] => n_bit_register:regs:5:reg_i.i_in[0]
i_write_data[0] => n_bit_register:regs:6:reg_i.i_in[0]
i_write_data[0] => n_bit_register:regs:7:reg_i.i_in[0]
i_write_data[0] => n_bit_register:regs:8:reg_i.i_in[0]
i_write_data[0] => n_bit_register:regs:9:reg_i.i_in[0]
i_write_data[0] => n_bit_register:regs:10:reg_i.i_in[0]
i_write_data[0] => n_bit_register:regs:11:reg_i.i_in[0]
i_write_data[0] => n_bit_register:regs:12:reg_i.i_in[0]
i_write_data[0] => n_bit_register:regs:13:reg_i.i_in[0]
i_write_data[0] => n_bit_register:regs:14:reg_i.i_in[0]
i_write_data[0] => n_bit_register:regs:15:reg_i.i_in[0]
i_write_data[0] => n_bit_register:regs:16:reg_i.i_in[0]
i_write_data[0] => n_bit_register:regs:17:reg_i.i_in[0]
i_write_data[0] => n_bit_register:regs:18:reg_i.i_in[0]
i_write_data[0] => n_bit_register:regs:19:reg_i.i_in[0]
i_write_data[0] => n_bit_register:regs:20:reg_i.i_in[0]
i_write_data[0] => n_bit_register:regs:21:reg_i.i_in[0]
i_write_data[0] => n_bit_register:regs:22:reg_i.i_in[0]
i_write_data[0] => n_bit_register:regs:23:reg_i.i_in[0]
i_write_data[0] => n_bit_register:regs:24:reg_i.i_in[0]
i_write_data[0] => n_bit_register:regs:25:reg_i.i_in[0]
i_write_data[0] => n_bit_register:regs:26:reg_i.i_in[0]
i_write_data[0] => n_bit_register:regs:27:reg_i.i_in[0]
i_write_data[0] => n_bit_register:regs:28:reg_i.i_in[0]
i_write_data[0] => n_bit_register:regs:29:reg_i.i_in[0]
i_write_data[0] => n_bit_register:regs:30:reg_i.i_in[0]
i_write_data[0] => n_bit_register:regs:31:reg_i.i_in[0]
i_write_data[1] => n_bit_register:regs:0:reg_i.i_in[1]
i_write_data[1] => n_bit_register:regs:1:reg_i.i_in[1]
i_write_data[1] => n_bit_register:regs:2:reg_i.i_in[1]
i_write_data[1] => n_bit_register:regs:3:reg_i.i_in[1]
i_write_data[1] => n_bit_register:regs:4:reg_i.i_in[1]
i_write_data[1] => n_bit_register:regs:5:reg_i.i_in[1]
i_write_data[1] => n_bit_register:regs:6:reg_i.i_in[1]
i_write_data[1] => n_bit_register:regs:7:reg_i.i_in[1]
i_write_data[1] => n_bit_register:regs:8:reg_i.i_in[1]
i_write_data[1] => n_bit_register:regs:9:reg_i.i_in[1]
i_write_data[1] => n_bit_register:regs:10:reg_i.i_in[1]
i_write_data[1] => n_bit_register:regs:11:reg_i.i_in[1]
i_write_data[1] => n_bit_register:regs:12:reg_i.i_in[1]
i_write_data[1] => n_bit_register:regs:13:reg_i.i_in[1]
i_write_data[1] => n_bit_register:regs:14:reg_i.i_in[1]
i_write_data[1] => n_bit_register:regs:15:reg_i.i_in[1]
i_write_data[1] => n_bit_register:regs:16:reg_i.i_in[1]
i_write_data[1] => n_bit_register:regs:17:reg_i.i_in[1]
i_write_data[1] => n_bit_register:regs:18:reg_i.i_in[1]
i_write_data[1] => n_bit_register:regs:19:reg_i.i_in[1]
i_write_data[1] => n_bit_register:regs:20:reg_i.i_in[1]
i_write_data[1] => n_bit_register:regs:21:reg_i.i_in[1]
i_write_data[1] => n_bit_register:regs:22:reg_i.i_in[1]
i_write_data[1] => n_bit_register:regs:23:reg_i.i_in[1]
i_write_data[1] => n_bit_register:regs:24:reg_i.i_in[1]
i_write_data[1] => n_bit_register:regs:25:reg_i.i_in[1]
i_write_data[1] => n_bit_register:regs:26:reg_i.i_in[1]
i_write_data[1] => n_bit_register:regs:27:reg_i.i_in[1]
i_write_data[1] => n_bit_register:regs:28:reg_i.i_in[1]
i_write_data[1] => n_bit_register:regs:29:reg_i.i_in[1]
i_write_data[1] => n_bit_register:regs:30:reg_i.i_in[1]
i_write_data[1] => n_bit_register:regs:31:reg_i.i_in[1]
i_write_data[2] => n_bit_register:regs:0:reg_i.i_in[2]
i_write_data[2] => n_bit_register:regs:1:reg_i.i_in[2]
i_write_data[2] => n_bit_register:regs:2:reg_i.i_in[2]
i_write_data[2] => n_bit_register:regs:3:reg_i.i_in[2]
i_write_data[2] => n_bit_register:regs:4:reg_i.i_in[2]
i_write_data[2] => n_bit_register:regs:5:reg_i.i_in[2]
i_write_data[2] => n_bit_register:regs:6:reg_i.i_in[2]
i_write_data[2] => n_bit_register:regs:7:reg_i.i_in[2]
i_write_data[2] => n_bit_register:regs:8:reg_i.i_in[2]
i_write_data[2] => n_bit_register:regs:9:reg_i.i_in[2]
i_write_data[2] => n_bit_register:regs:10:reg_i.i_in[2]
i_write_data[2] => n_bit_register:regs:11:reg_i.i_in[2]
i_write_data[2] => n_bit_register:regs:12:reg_i.i_in[2]
i_write_data[2] => n_bit_register:regs:13:reg_i.i_in[2]
i_write_data[2] => n_bit_register:regs:14:reg_i.i_in[2]
i_write_data[2] => n_bit_register:regs:15:reg_i.i_in[2]
i_write_data[2] => n_bit_register:regs:16:reg_i.i_in[2]
i_write_data[2] => n_bit_register:regs:17:reg_i.i_in[2]
i_write_data[2] => n_bit_register:regs:18:reg_i.i_in[2]
i_write_data[2] => n_bit_register:regs:19:reg_i.i_in[2]
i_write_data[2] => n_bit_register:regs:20:reg_i.i_in[2]
i_write_data[2] => n_bit_register:regs:21:reg_i.i_in[2]
i_write_data[2] => n_bit_register:regs:22:reg_i.i_in[2]
i_write_data[2] => n_bit_register:regs:23:reg_i.i_in[2]
i_write_data[2] => n_bit_register:regs:24:reg_i.i_in[2]
i_write_data[2] => n_bit_register:regs:25:reg_i.i_in[2]
i_write_data[2] => n_bit_register:regs:26:reg_i.i_in[2]
i_write_data[2] => n_bit_register:regs:27:reg_i.i_in[2]
i_write_data[2] => n_bit_register:regs:28:reg_i.i_in[2]
i_write_data[2] => n_bit_register:regs:29:reg_i.i_in[2]
i_write_data[2] => n_bit_register:regs:30:reg_i.i_in[2]
i_write_data[2] => n_bit_register:regs:31:reg_i.i_in[2]
i_write_data[3] => n_bit_register:regs:0:reg_i.i_in[3]
i_write_data[3] => n_bit_register:regs:1:reg_i.i_in[3]
i_write_data[3] => n_bit_register:regs:2:reg_i.i_in[3]
i_write_data[3] => n_bit_register:regs:3:reg_i.i_in[3]
i_write_data[3] => n_bit_register:regs:4:reg_i.i_in[3]
i_write_data[3] => n_bit_register:regs:5:reg_i.i_in[3]
i_write_data[3] => n_bit_register:regs:6:reg_i.i_in[3]
i_write_data[3] => n_bit_register:regs:7:reg_i.i_in[3]
i_write_data[3] => n_bit_register:regs:8:reg_i.i_in[3]
i_write_data[3] => n_bit_register:regs:9:reg_i.i_in[3]
i_write_data[3] => n_bit_register:regs:10:reg_i.i_in[3]
i_write_data[3] => n_bit_register:regs:11:reg_i.i_in[3]
i_write_data[3] => n_bit_register:regs:12:reg_i.i_in[3]
i_write_data[3] => n_bit_register:regs:13:reg_i.i_in[3]
i_write_data[3] => n_bit_register:regs:14:reg_i.i_in[3]
i_write_data[3] => n_bit_register:regs:15:reg_i.i_in[3]
i_write_data[3] => n_bit_register:regs:16:reg_i.i_in[3]
i_write_data[3] => n_bit_register:regs:17:reg_i.i_in[3]
i_write_data[3] => n_bit_register:regs:18:reg_i.i_in[3]
i_write_data[3] => n_bit_register:regs:19:reg_i.i_in[3]
i_write_data[3] => n_bit_register:regs:20:reg_i.i_in[3]
i_write_data[3] => n_bit_register:regs:21:reg_i.i_in[3]
i_write_data[3] => n_bit_register:regs:22:reg_i.i_in[3]
i_write_data[3] => n_bit_register:regs:23:reg_i.i_in[3]
i_write_data[3] => n_bit_register:regs:24:reg_i.i_in[3]
i_write_data[3] => n_bit_register:regs:25:reg_i.i_in[3]
i_write_data[3] => n_bit_register:regs:26:reg_i.i_in[3]
i_write_data[3] => n_bit_register:regs:27:reg_i.i_in[3]
i_write_data[3] => n_bit_register:regs:28:reg_i.i_in[3]
i_write_data[3] => n_bit_register:regs:29:reg_i.i_in[3]
i_write_data[3] => n_bit_register:regs:30:reg_i.i_in[3]
i_write_data[3] => n_bit_register:regs:31:reg_i.i_in[3]
i_write_data[4] => n_bit_register:regs:0:reg_i.i_in[4]
i_write_data[4] => n_bit_register:regs:1:reg_i.i_in[4]
i_write_data[4] => n_bit_register:regs:2:reg_i.i_in[4]
i_write_data[4] => n_bit_register:regs:3:reg_i.i_in[4]
i_write_data[4] => n_bit_register:regs:4:reg_i.i_in[4]
i_write_data[4] => n_bit_register:regs:5:reg_i.i_in[4]
i_write_data[4] => n_bit_register:regs:6:reg_i.i_in[4]
i_write_data[4] => n_bit_register:regs:7:reg_i.i_in[4]
i_write_data[4] => n_bit_register:regs:8:reg_i.i_in[4]
i_write_data[4] => n_bit_register:regs:9:reg_i.i_in[4]
i_write_data[4] => n_bit_register:regs:10:reg_i.i_in[4]
i_write_data[4] => n_bit_register:regs:11:reg_i.i_in[4]
i_write_data[4] => n_bit_register:regs:12:reg_i.i_in[4]
i_write_data[4] => n_bit_register:regs:13:reg_i.i_in[4]
i_write_data[4] => n_bit_register:regs:14:reg_i.i_in[4]
i_write_data[4] => n_bit_register:regs:15:reg_i.i_in[4]
i_write_data[4] => n_bit_register:regs:16:reg_i.i_in[4]
i_write_data[4] => n_bit_register:regs:17:reg_i.i_in[4]
i_write_data[4] => n_bit_register:regs:18:reg_i.i_in[4]
i_write_data[4] => n_bit_register:regs:19:reg_i.i_in[4]
i_write_data[4] => n_bit_register:regs:20:reg_i.i_in[4]
i_write_data[4] => n_bit_register:regs:21:reg_i.i_in[4]
i_write_data[4] => n_bit_register:regs:22:reg_i.i_in[4]
i_write_data[4] => n_bit_register:regs:23:reg_i.i_in[4]
i_write_data[4] => n_bit_register:regs:24:reg_i.i_in[4]
i_write_data[4] => n_bit_register:regs:25:reg_i.i_in[4]
i_write_data[4] => n_bit_register:regs:26:reg_i.i_in[4]
i_write_data[4] => n_bit_register:regs:27:reg_i.i_in[4]
i_write_data[4] => n_bit_register:regs:28:reg_i.i_in[4]
i_write_data[4] => n_bit_register:regs:29:reg_i.i_in[4]
i_write_data[4] => n_bit_register:regs:30:reg_i.i_in[4]
i_write_data[4] => n_bit_register:regs:31:reg_i.i_in[4]
i_write_data[5] => n_bit_register:regs:0:reg_i.i_in[5]
i_write_data[5] => n_bit_register:regs:1:reg_i.i_in[5]
i_write_data[5] => n_bit_register:regs:2:reg_i.i_in[5]
i_write_data[5] => n_bit_register:regs:3:reg_i.i_in[5]
i_write_data[5] => n_bit_register:regs:4:reg_i.i_in[5]
i_write_data[5] => n_bit_register:regs:5:reg_i.i_in[5]
i_write_data[5] => n_bit_register:regs:6:reg_i.i_in[5]
i_write_data[5] => n_bit_register:regs:7:reg_i.i_in[5]
i_write_data[5] => n_bit_register:regs:8:reg_i.i_in[5]
i_write_data[5] => n_bit_register:regs:9:reg_i.i_in[5]
i_write_data[5] => n_bit_register:regs:10:reg_i.i_in[5]
i_write_data[5] => n_bit_register:regs:11:reg_i.i_in[5]
i_write_data[5] => n_bit_register:regs:12:reg_i.i_in[5]
i_write_data[5] => n_bit_register:regs:13:reg_i.i_in[5]
i_write_data[5] => n_bit_register:regs:14:reg_i.i_in[5]
i_write_data[5] => n_bit_register:regs:15:reg_i.i_in[5]
i_write_data[5] => n_bit_register:regs:16:reg_i.i_in[5]
i_write_data[5] => n_bit_register:regs:17:reg_i.i_in[5]
i_write_data[5] => n_bit_register:regs:18:reg_i.i_in[5]
i_write_data[5] => n_bit_register:regs:19:reg_i.i_in[5]
i_write_data[5] => n_bit_register:regs:20:reg_i.i_in[5]
i_write_data[5] => n_bit_register:regs:21:reg_i.i_in[5]
i_write_data[5] => n_bit_register:regs:22:reg_i.i_in[5]
i_write_data[5] => n_bit_register:regs:23:reg_i.i_in[5]
i_write_data[5] => n_bit_register:regs:24:reg_i.i_in[5]
i_write_data[5] => n_bit_register:regs:25:reg_i.i_in[5]
i_write_data[5] => n_bit_register:regs:26:reg_i.i_in[5]
i_write_data[5] => n_bit_register:regs:27:reg_i.i_in[5]
i_write_data[5] => n_bit_register:regs:28:reg_i.i_in[5]
i_write_data[5] => n_bit_register:regs:29:reg_i.i_in[5]
i_write_data[5] => n_bit_register:regs:30:reg_i.i_in[5]
i_write_data[5] => n_bit_register:regs:31:reg_i.i_in[5]
i_write_data[6] => n_bit_register:regs:0:reg_i.i_in[6]
i_write_data[6] => n_bit_register:regs:1:reg_i.i_in[6]
i_write_data[6] => n_bit_register:regs:2:reg_i.i_in[6]
i_write_data[6] => n_bit_register:regs:3:reg_i.i_in[6]
i_write_data[6] => n_bit_register:regs:4:reg_i.i_in[6]
i_write_data[6] => n_bit_register:regs:5:reg_i.i_in[6]
i_write_data[6] => n_bit_register:regs:6:reg_i.i_in[6]
i_write_data[6] => n_bit_register:regs:7:reg_i.i_in[6]
i_write_data[6] => n_bit_register:regs:8:reg_i.i_in[6]
i_write_data[6] => n_bit_register:regs:9:reg_i.i_in[6]
i_write_data[6] => n_bit_register:regs:10:reg_i.i_in[6]
i_write_data[6] => n_bit_register:regs:11:reg_i.i_in[6]
i_write_data[6] => n_bit_register:regs:12:reg_i.i_in[6]
i_write_data[6] => n_bit_register:regs:13:reg_i.i_in[6]
i_write_data[6] => n_bit_register:regs:14:reg_i.i_in[6]
i_write_data[6] => n_bit_register:regs:15:reg_i.i_in[6]
i_write_data[6] => n_bit_register:regs:16:reg_i.i_in[6]
i_write_data[6] => n_bit_register:regs:17:reg_i.i_in[6]
i_write_data[6] => n_bit_register:regs:18:reg_i.i_in[6]
i_write_data[6] => n_bit_register:regs:19:reg_i.i_in[6]
i_write_data[6] => n_bit_register:regs:20:reg_i.i_in[6]
i_write_data[6] => n_bit_register:regs:21:reg_i.i_in[6]
i_write_data[6] => n_bit_register:regs:22:reg_i.i_in[6]
i_write_data[6] => n_bit_register:regs:23:reg_i.i_in[6]
i_write_data[6] => n_bit_register:regs:24:reg_i.i_in[6]
i_write_data[6] => n_bit_register:regs:25:reg_i.i_in[6]
i_write_data[6] => n_bit_register:regs:26:reg_i.i_in[6]
i_write_data[6] => n_bit_register:regs:27:reg_i.i_in[6]
i_write_data[6] => n_bit_register:regs:28:reg_i.i_in[6]
i_write_data[6] => n_bit_register:regs:29:reg_i.i_in[6]
i_write_data[6] => n_bit_register:regs:30:reg_i.i_in[6]
i_write_data[6] => n_bit_register:regs:31:reg_i.i_in[6]
i_write_data[7] => n_bit_register:regs:0:reg_i.i_in[7]
i_write_data[7] => n_bit_register:regs:1:reg_i.i_in[7]
i_write_data[7] => n_bit_register:regs:2:reg_i.i_in[7]
i_write_data[7] => n_bit_register:regs:3:reg_i.i_in[7]
i_write_data[7] => n_bit_register:regs:4:reg_i.i_in[7]
i_write_data[7] => n_bit_register:regs:5:reg_i.i_in[7]
i_write_data[7] => n_bit_register:regs:6:reg_i.i_in[7]
i_write_data[7] => n_bit_register:regs:7:reg_i.i_in[7]
i_write_data[7] => n_bit_register:regs:8:reg_i.i_in[7]
i_write_data[7] => n_bit_register:regs:9:reg_i.i_in[7]
i_write_data[7] => n_bit_register:regs:10:reg_i.i_in[7]
i_write_data[7] => n_bit_register:regs:11:reg_i.i_in[7]
i_write_data[7] => n_bit_register:regs:12:reg_i.i_in[7]
i_write_data[7] => n_bit_register:regs:13:reg_i.i_in[7]
i_write_data[7] => n_bit_register:regs:14:reg_i.i_in[7]
i_write_data[7] => n_bit_register:regs:15:reg_i.i_in[7]
i_write_data[7] => n_bit_register:regs:16:reg_i.i_in[7]
i_write_data[7] => n_bit_register:regs:17:reg_i.i_in[7]
i_write_data[7] => n_bit_register:regs:18:reg_i.i_in[7]
i_write_data[7] => n_bit_register:regs:19:reg_i.i_in[7]
i_write_data[7] => n_bit_register:regs:20:reg_i.i_in[7]
i_write_data[7] => n_bit_register:regs:21:reg_i.i_in[7]
i_write_data[7] => n_bit_register:regs:22:reg_i.i_in[7]
i_write_data[7] => n_bit_register:regs:23:reg_i.i_in[7]
i_write_data[7] => n_bit_register:regs:24:reg_i.i_in[7]
i_write_data[7] => n_bit_register:regs:25:reg_i.i_in[7]
i_write_data[7] => n_bit_register:regs:26:reg_i.i_in[7]
i_write_data[7] => n_bit_register:regs:27:reg_i.i_in[7]
i_write_data[7] => n_bit_register:regs:28:reg_i.i_in[7]
i_write_data[7] => n_bit_register:regs:29:reg_i.i_in[7]
i_write_data[7] => n_bit_register:regs:30:reg_i.i_in[7]
i_write_data[7] => n_bit_register:regs:31:reg_i.i_in[7]
i_write_data[8] => n_bit_register:regs:0:reg_i.i_in[8]
i_write_data[8] => n_bit_register:regs:1:reg_i.i_in[8]
i_write_data[8] => n_bit_register:regs:2:reg_i.i_in[8]
i_write_data[8] => n_bit_register:regs:3:reg_i.i_in[8]
i_write_data[8] => n_bit_register:regs:4:reg_i.i_in[8]
i_write_data[8] => n_bit_register:regs:5:reg_i.i_in[8]
i_write_data[8] => n_bit_register:regs:6:reg_i.i_in[8]
i_write_data[8] => n_bit_register:regs:7:reg_i.i_in[8]
i_write_data[8] => n_bit_register:regs:8:reg_i.i_in[8]
i_write_data[8] => n_bit_register:regs:9:reg_i.i_in[8]
i_write_data[8] => n_bit_register:regs:10:reg_i.i_in[8]
i_write_data[8] => n_bit_register:regs:11:reg_i.i_in[8]
i_write_data[8] => n_bit_register:regs:12:reg_i.i_in[8]
i_write_data[8] => n_bit_register:regs:13:reg_i.i_in[8]
i_write_data[8] => n_bit_register:regs:14:reg_i.i_in[8]
i_write_data[8] => n_bit_register:regs:15:reg_i.i_in[8]
i_write_data[8] => n_bit_register:regs:16:reg_i.i_in[8]
i_write_data[8] => n_bit_register:regs:17:reg_i.i_in[8]
i_write_data[8] => n_bit_register:regs:18:reg_i.i_in[8]
i_write_data[8] => n_bit_register:regs:19:reg_i.i_in[8]
i_write_data[8] => n_bit_register:regs:20:reg_i.i_in[8]
i_write_data[8] => n_bit_register:regs:21:reg_i.i_in[8]
i_write_data[8] => n_bit_register:regs:22:reg_i.i_in[8]
i_write_data[8] => n_bit_register:regs:23:reg_i.i_in[8]
i_write_data[8] => n_bit_register:regs:24:reg_i.i_in[8]
i_write_data[8] => n_bit_register:regs:25:reg_i.i_in[8]
i_write_data[8] => n_bit_register:regs:26:reg_i.i_in[8]
i_write_data[8] => n_bit_register:regs:27:reg_i.i_in[8]
i_write_data[8] => n_bit_register:regs:28:reg_i.i_in[8]
i_write_data[8] => n_bit_register:regs:29:reg_i.i_in[8]
i_write_data[8] => n_bit_register:regs:30:reg_i.i_in[8]
i_write_data[8] => n_bit_register:regs:31:reg_i.i_in[8]
i_write_data[9] => n_bit_register:regs:0:reg_i.i_in[9]
i_write_data[9] => n_bit_register:regs:1:reg_i.i_in[9]
i_write_data[9] => n_bit_register:regs:2:reg_i.i_in[9]
i_write_data[9] => n_bit_register:regs:3:reg_i.i_in[9]
i_write_data[9] => n_bit_register:regs:4:reg_i.i_in[9]
i_write_data[9] => n_bit_register:regs:5:reg_i.i_in[9]
i_write_data[9] => n_bit_register:regs:6:reg_i.i_in[9]
i_write_data[9] => n_bit_register:regs:7:reg_i.i_in[9]
i_write_data[9] => n_bit_register:regs:8:reg_i.i_in[9]
i_write_data[9] => n_bit_register:regs:9:reg_i.i_in[9]
i_write_data[9] => n_bit_register:regs:10:reg_i.i_in[9]
i_write_data[9] => n_bit_register:regs:11:reg_i.i_in[9]
i_write_data[9] => n_bit_register:regs:12:reg_i.i_in[9]
i_write_data[9] => n_bit_register:regs:13:reg_i.i_in[9]
i_write_data[9] => n_bit_register:regs:14:reg_i.i_in[9]
i_write_data[9] => n_bit_register:regs:15:reg_i.i_in[9]
i_write_data[9] => n_bit_register:regs:16:reg_i.i_in[9]
i_write_data[9] => n_bit_register:regs:17:reg_i.i_in[9]
i_write_data[9] => n_bit_register:regs:18:reg_i.i_in[9]
i_write_data[9] => n_bit_register:regs:19:reg_i.i_in[9]
i_write_data[9] => n_bit_register:regs:20:reg_i.i_in[9]
i_write_data[9] => n_bit_register:regs:21:reg_i.i_in[9]
i_write_data[9] => n_bit_register:regs:22:reg_i.i_in[9]
i_write_data[9] => n_bit_register:regs:23:reg_i.i_in[9]
i_write_data[9] => n_bit_register:regs:24:reg_i.i_in[9]
i_write_data[9] => n_bit_register:regs:25:reg_i.i_in[9]
i_write_data[9] => n_bit_register:regs:26:reg_i.i_in[9]
i_write_data[9] => n_bit_register:regs:27:reg_i.i_in[9]
i_write_data[9] => n_bit_register:regs:28:reg_i.i_in[9]
i_write_data[9] => n_bit_register:regs:29:reg_i.i_in[9]
i_write_data[9] => n_bit_register:regs:30:reg_i.i_in[9]
i_write_data[9] => n_bit_register:regs:31:reg_i.i_in[9]
i_write_data[10] => n_bit_register:regs:0:reg_i.i_in[10]
i_write_data[10] => n_bit_register:regs:1:reg_i.i_in[10]
i_write_data[10] => n_bit_register:regs:2:reg_i.i_in[10]
i_write_data[10] => n_bit_register:regs:3:reg_i.i_in[10]
i_write_data[10] => n_bit_register:regs:4:reg_i.i_in[10]
i_write_data[10] => n_bit_register:regs:5:reg_i.i_in[10]
i_write_data[10] => n_bit_register:regs:6:reg_i.i_in[10]
i_write_data[10] => n_bit_register:regs:7:reg_i.i_in[10]
i_write_data[10] => n_bit_register:regs:8:reg_i.i_in[10]
i_write_data[10] => n_bit_register:regs:9:reg_i.i_in[10]
i_write_data[10] => n_bit_register:regs:10:reg_i.i_in[10]
i_write_data[10] => n_bit_register:regs:11:reg_i.i_in[10]
i_write_data[10] => n_bit_register:regs:12:reg_i.i_in[10]
i_write_data[10] => n_bit_register:regs:13:reg_i.i_in[10]
i_write_data[10] => n_bit_register:regs:14:reg_i.i_in[10]
i_write_data[10] => n_bit_register:regs:15:reg_i.i_in[10]
i_write_data[10] => n_bit_register:regs:16:reg_i.i_in[10]
i_write_data[10] => n_bit_register:regs:17:reg_i.i_in[10]
i_write_data[10] => n_bit_register:regs:18:reg_i.i_in[10]
i_write_data[10] => n_bit_register:regs:19:reg_i.i_in[10]
i_write_data[10] => n_bit_register:regs:20:reg_i.i_in[10]
i_write_data[10] => n_bit_register:regs:21:reg_i.i_in[10]
i_write_data[10] => n_bit_register:regs:22:reg_i.i_in[10]
i_write_data[10] => n_bit_register:regs:23:reg_i.i_in[10]
i_write_data[10] => n_bit_register:regs:24:reg_i.i_in[10]
i_write_data[10] => n_bit_register:regs:25:reg_i.i_in[10]
i_write_data[10] => n_bit_register:regs:26:reg_i.i_in[10]
i_write_data[10] => n_bit_register:regs:27:reg_i.i_in[10]
i_write_data[10] => n_bit_register:regs:28:reg_i.i_in[10]
i_write_data[10] => n_bit_register:regs:29:reg_i.i_in[10]
i_write_data[10] => n_bit_register:regs:30:reg_i.i_in[10]
i_write_data[10] => n_bit_register:regs:31:reg_i.i_in[10]
i_write_data[11] => n_bit_register:regs:0:reg_i.i_in[11]
i_write_data[11] => n_bit_register:regs:1:reg_i.i_in[11]
i_write_data[11] => n_bit_register:regs:2:reg_i.i_in[11]
i_write_data[11] => n_bit_register:regs:3:reg_i.i_in[11]
i_write_data[11] => n_bit_register:regs:4:reg_i.i_in[11]
i_write_data[11] => n_bit_register:regs:5:reg_i.i_in[11]
i_write_data[11] => n_bit_register:regs:6:reg_i.i_in[11]
i_write_data[11] => n_bit_register:regs:7:reg_i.i_in[11]
i_write_data[11] => n_bit_register:regs:8:reg_i.i_in[11]
i_write_data[11] => n_bit_register:regs:9:reg_i.i_in[11]
i_write_data[11] => n_bit_register:regs:10:reg_i.i_in[11]
i_write_data[11] => n_bit_register:regs:11:reg_i.i_in[11]
i_write_data[11] => n_bit_register:regs:12:reg_i.i_in[11]
i_write_data[11] => n_bit_register:regs:13:reg_i.i_in[11]
i_write_data[11] => n_bit_register:regs:14:reg_i.i_in[11]
i_write_data[11] => n_bit_register:regs:15:reg_i.i_in[11]
i_write_data[11] => n_bit_register:regs:16:reg_i.i_in[11]
i_write_data[11] => n_bit_register:regs:17:reg_i.i_in[11]
i_write_data[11] => n_bit_register:regs:18:reg_i.i_in[11]
i_write_data[11] => n_bit_register:regs:19:reg_i.i_in[11]
i_write_data[11] => n_bit_register:regs:20:reg_i.i_in[11]
i_write_data[11] => n_bit_register:regs:21:reg_i.i_in[11]
i_write_data[11] => n_bit_register:regs:22:reg_i.i_in[11]
i_write_data[11] => n_bit_register:regs:23:reg_i.i_in[11]
i_write_data[11] => n_bit_register:regs:24:reg_i.i_in[11]
i_write_data[11] => n_bit_register:regs:25:reg_i.i_in[11]
i_write_data[11] => n_bit_register:regs:26:reg_i.i_in[11]
i_write_data[11] => n_bit_register:regs:27:reg_i.i_in[11]
i_write_data[11] => n_bit_register:regs:28:reg_i.i_in[11]
i_write_data[11] => n_bit_register:regs:29:reg_i.i_in[11]
i_write_data[11] => n_bit_register:regs:30:reg_i.i_in[11]
i_write_data[11] => n_bit_register:regs:31:reg_i.i_in[11]
i_write_data[12] => n_bit_register:regs:0:reg_i.i_in[12]
i_write_data[12] => n_bit_register:regs:1:reg_i.i_in[12]
i_write_data[12] => n_bit_register:regs:2:reg_i.i_in[12]
i_write_data[12] => n_bit_register:regs:3:reg_i.i_in[12]
i_write_data[12] => n_bit_register:regs:4:reg_i.i_in[12]
i_write_data[12] => n_bit_register:regs:5:reg_i.i_in[12]
i_write_data[12] => n_bit_register:regs:6:reg_i.i_in[12]
i_write_data[12] => n_bit_register:regs:7:reg_i.i_in[12]
i_write_data[12] => n_bit_register:regs:8:reg_i.i_in[12]
i_write_data[12] => n_bit_register:regs:9:reg_i.i_in[12]
i_write_data[12] => n_bit_register:regs:10:reg_i.i_in[12]
i_write_data[12] => n_bit_register:regs:11:reg_i.i_in[12]
i_write_data[12] => n_bit_register:regs:12:reg_i.i_in[12]
i_write_data[12] => n_bit_register:regs:13:reg_i.i_in[12]
i_write_data[12] => n_bit_register:regs:14:reg_i.i_in[12]
i_write_data[12] => n_bit_register:regs:15:reg_i.i_in[12]
i_write_data[12] => n_bit_register:regs:16:reg_i.i_in[12]
i_write_data[12] => n_bit_register:regs:17:reg_i.i_in[12]
i_write_data[12] => n_bit_register:regs:18:reg_i.i_in[12]
i_write_data[12] => n_bit_register:regs:19:reg_i.i_in[12]
i_write_data[12] => n_bit_register:regs:20:reg_i.i_in[12]
i_write_data[12] => n_bit_register:regs:21:reg_i.i_in[12]
i_write_data[12] => n_bit_register:regs:22:reg_i.i_in[12]
i_write_data[12] => n_bit_register:regs:23:reg_i.i_in[12]
i_write_data[12] => n_bit_register:regs:24:reg_i.i_in[12]
i_write_data[12] => n_bit_register:regs:25:reg_i.i_in[12]
i_write_data[12] => n_bit_register:regs:26:reg_i.i_in[12]
i_write_data[12] => n_bit_register:regs:27:reg_i.i_in[12]
i_write_data[12] => n_bit_register:regs:28:reg_i.i_in[12]
i_write_data[12] => n_bit_register:regs:29:reg_i.i_in[12]
i_write_data[12] => n_bit_register:regs:30:reg_i.i_in[12]
i_write_data[12] => n_bit_register:regs:31:reg_i.i_in[12]
i_write_data[13] => n_bit_register:regs:0:reg_i.i_in[13]
i_write_data[13] => n_bit_register:regs:1:reg_i.i_in[13]
i_write_data[13] => n_bit_register:regs:2:reg_i.i_in[13]
i_write_data[13] => n_bit_register:regs:3:reg_i.i_in[13]
i_write_data[13] => n_bit_register:regs:4:reg_i.i_in[13]
i_write_data[13] => n_bit_register:regs:5:reg_i.i_in[13]
i_write_data[13] => n_bit_register:regs:6:reg_i.i_in[13]
i_write_data[13] => n_bit_register:regs:7:reg_i.i_in[13]
i_write_data[13] => n_bit_register:regs:8:reg_i.i_in[13]
i_write_data[13] => n_bit_register:regs:9:reg_i.i_in[13]
i_write_data[13] => n_bit_register:regs:10:reg_i.i_in[13]
i_write_data[13] => n_bit_register:regs:11:reg_i.i_in[13]
i_write_data[13] => n_bit_register:regs:12:reg_i.i_in[13]
i_write_data[13] => n_bit_register:regs:13:reg_i.i_in[13]
i_write_data[13] => n_bit_register:regs:14:reg_i.i_in[13]
i_write_data[13] => n_bit_register:regs:15:reg_i.i_in[13]
i_write_data[13] => n_bit_register:regs:16:reg_i.i_in[13]
i_write_data[13] => n_bit_register:regs:17:reg_i.i_in[13]
i_write_data[13] => n_bit_register:regs:18:reg_i.i_in[13]
i_write_data[13] => n_bit_register:regs:19:reg_i.i_in[13]
i_write_data[13] => n_bit_register:regs:20:reg_i.i_in[13]
i_write_data[13] => n_bit_register:regs:21:reg_i.i_in[13]
i_write_data[13] => n_bit_register:regs:22:reg_i.i_in[13]
i_write_data[13] => n_bit_register:regs:23:reg_i.i_in[13]
i_write_data[13] => n_bit_register:regs:24:reg_i.i_in[13]
i_write_data[13] => n_bit_register:regs:25:reg_i.i_in[13]
i_write_data[13] => n_bit_register:regs:26:reg_i.i_in[13]
i_write_data[13] => n_bit_register:regs:27:reg_i.i_in[13]
i_write_data[13] => n_bit_register:regs:28:reg_i.i_in[13]
i_write_data[13] => n_bit_register:regs:29:reg_i.i_in[13]
i_write_data[13] => n_bit_register:regs:30:reg_i.i_in[13]
i_write_data[13] => n_bit_register:regs:31:reg_i.i_in[13]
i_write_data[14] => n_bit_register:regs:0:reg_i.i_in[14]
i_write_data[14] => n_bit_register:regs:1:reg_i.i_in[14]
i_write_data[14] => n_bit_register:regs:2:reg_i.i_in[14]
i_write_data[14] => n_bit_register:regs:3:reg_i.i_in[14]
i_write_data[14] => n_bit_register:regs:4:reg_i.i_in[14]
i_write_data[14] => n_bit_register:regs:5:reg_i.i_in[14]
i_write_data[14] => n_bit_register:regs:6:reg_i.i_in[14]
i_write_data[14] => n_bit_register:regs:7:reg_i.i_in[14]
i_write_data[14] => n_bit_register:regs:8:reg_i.i_in[14]
i_write_data[14] => n_bit_register:regs:9:reg_i.i_in[14]
i_write_data[14] => n_bit_register:regs:10:reg_i.i_in[14]
i_write_data[14] => n_bit_register:regs:11:reg_i.i_in[14]
i_write_data[14] => n_bit_register:regs:12:reg_i.i_in[14]
i_write_data[14] => n_bit_register:regs:13:reg_i.i_in[14]
i_write_data[14] => n_bit_register:regs:14:reg_i.i_in[14]
i_write_data[14] => n_bit_register:regs:15:reg_i.i_in[14]
i_write_data[14] => n_bit_register:regs:16:reg_i.i_in[14]
i_write_data[14] => n_bit_register:regs:17:reg_i.i_in[14]
i_write_data[14] => n_bit_register:regs:18:reg_i.i_in[14]
i_write_data[14] => n_bit_register:regs:19:reg_i.i_in[14]
i_write_data[14] => n_bit_register:regs:20:reg_i.i_in[14]
i_write_data[14] => n_bit_register:regs:21:reg_i.i_in[14]
i_write_data[14] => n_bit_register:regs:22:reg_i.i_in[14]
i_write_data[14] => n_bit_register:regs:23:reg_i.i_in[14]
i_write_data[14] => n_bit_register:regs:24:reg_i.i_in[14]
i_write_data[14] => n_bit_register:regs:25:reg_i.i_in[14]
i_write_data[14] => n_bit_register:regs:26:reg_i.i_in[14]
i_write_data[14] => n_bit_register:regs:27:reg_i.i_in[14]
i_write_data[14] => n_bit_register:regs:28:reg_i.i_in[14]
i_write_data[14] => n_bit_register:regs:29:reg_i.i_in[14]
i_write_data[14] => n_bit_register:regs:30:reg_i.i_in[14]
i_write_data[14] => n_bit_register:regs:31:reg_i.i_in[14]
i_write_data[15] => n_bit_register:regs:0:reg_i.i_in[15]
i_write_data[15] => n_bit_register:regs:1:reg_i.i_in[15]
i_write_data[15] => n_bit_register:regs:2:reg_i.i_in[15]
i_write_data[15] => n_bit_register:regs:3:reg_i.i_in[15]
i_write_data[15] => n_bit_register:regs:4:reg_i.i_in[15]
i_write_data[15] => n_bit_register:regs:5:reg_i.i_in[15]
i_write_data[15] => n_bit_register:regs:6:reg_i.i_in[15]
i_write_data[15] => n_bit_register:regs:7:reg_i.i_in[15]
i_write_data[15] => n_bit_register:regs:8:reg_i.i_in[15]
i_write_data[15] => n_bit_register:regs:9:reg_i.i_in[15]
i_write_data[15] => n_bit_register:regs:10:reg_i.i_in[15]
i_write_data[15] => n_bit_register:regs:11:reg_i.i_in[15]
i_write_data[15] => n_bit_register:regs:12:reg_i.i_in[15]
i_write_data[15] => n_bit_register:regs:13:reg_i.i_in[15]
i_write_data[15] => n_bit_register:regs:14:reg_i.i_in[15]
i_write_data[15] => n_bit_register:regs:15:reg_i.i_in[15]
i_write_data[15] => n_bit_register:regs:16:reg_i.i_in[15]
i_write_data[15] => n_bit_register:regs:17:reg_i.i_in[15]
i_write_data[15] => n_bit_register:regs:18:reg_i.i_in[15]
i_write_data[15] => n_bit_register:regs:19:reg_i.i_in[15]
i_write_data[15] => n_bit_register:regs:20:reg_i.i_in[15]
i_write_data[15] => n_bit_register:regs:21:reg_i.i_in[15]
i_write_data[15] => n_bit_register:regs:22:reg_i.i_in[15]
i_write_data[15] => n_bit_register:regs:23:reg_i.i_in[15]
i_write_data[15] => n_bit_register:regs:24:reg_i.i_in[15]
i_write_data[15] => n_bit_register:regs:25:reg_i.i_in[15]
i_write_data[15] => n_bit_register:regs:26:reg_i.i_in[15]
i_write_data[15] => n_bit_register:regs:27:reg_i.i_in[15]
i_write_data[15] => n_bit_register:regs:28:reg_i.i_in[15]
i_write_data[15] => n_bit_register:regs:29:reg_i.i_in[15]
i_write_data[15] => n_bit_register:regs:30:reg_i.i_in[15]
i_write_data[15] => n_bit_register:regs:31:reg_i.i_in[15]
i_write_data[16] => n_bit_register:regs:0:reg_i.i_in[16]
i_write_data[16] => n_bit_register:regs:1:reg_i.i_in[16]
i_write_data[16] => n_bit_register:regs:2:reg_i.i_in[16]
i_write_data[16] => n_bit_register:regs:3:reg_i.i_in[16]
i_write_data[16] => n_bit_register:regs:4:reg_i.i_in[16]
i_write_data[16] => n_bit_register:regs:5:reg_i.i_in[16]
i_write_data[16] => n_bit_register:regs:6:reg_i.i_in[16]
i_write_data[16] => n_bit_register:regs:7:reg_i.i_in[16]
i_write_data[16] => n_bit_register:regs:8:reg_i.i_in[16]
i_write_data[16] => n_bit_register:regs:9:reg_i.i_in[16]
i_write_data[16] => n_bit_register:regs:10:reg_i.i_in[16]
i_write_data[16] => n_bit_register:regs:11:reg_i.i_in[16]
i_write_data[16] => n_bit_register:regs:12:reg_i.i_in[16]
i_write_data[16] => n_bit_register:regs:13:reg_i.i_in[16]
i_write_data[16] => n_bit_register:regs:14:reg_i.i_in[16]
i_write_data[16] => n_bit_register:regs:15:reg_i.i_in[16]
i_write_data[16] => n_bit_register:regs:16:reg_i.i_in[16]
i_write_data[16] => n_bit_register:regs:17:reg_i.i_in[16]
i_write_data[16] => n_bit_register:regs:18:reg_i.i_in[16]
i_write_data[16] => n_bit_register:regs:19:reg_i.i_in[16]
i_write_data[16] => n_bit_register:regs:20:reg_i.i_in[16]
i_write_data[16] => n_bit_register:regs:21:reg_i.i_in[16]
i_write_data[16] => n_bit_register:regs:22:reg_i.i_in[16]
i_write_data[16] => n_bit_register:regs:23:reg_i.i_in[16]
i_write_data[16] => n_bit_register:regs:24:reg_i.i_in[16]
i_write_data[16] => n_bit_register:regs:25:reg_i.i_in[16]
i_write_data[16] => n_bit_register:regs:26:reg_i.i_in[16]
i_write_data[16] => n_bit_register:regs:27:reg_i.i_in[16]
i_write_data[16] => n_bit_register:regs:28:reg_i.i_in[16]
i_write_data[16] => n_bit_register:regs:29:reg_i.i_in[16]
i_write_data[16] => n_bit_register:regs:30:reg_i.i_in[16]
i_write_data[16] => n_bit_register:regs:31:reg_i.i_in[16]
i_write_data[17] => n_bit_register:regs:0:reg_i.i_in[17]
i_write_data[17] => n_bit_register:regs:1:reg_i.i_in[17]
i_write_data[17] => n_bit_register:regs:2:reg_i.i_in[17]
i_write_data[17] => n_bit_register:regs:3:reg_i.i_in[17]
i_write_data[17] => n_bit_register:regs:4:reg_i.i_in[17]
i_write_data[17] => n_bit_register:regs:5:reg_i.i_in[17]
i_write_data[17] => n_bit_register:regs:6:reg_i.i_in[17]
i_write_data[17] => n_bit_register:regs:7:reg_i.i_in[17]
i_write_data[17] => n_bit_register:regs:8:reg_i.i_in[17]
i_write_data[17] => n_bit_register:regs:9:reg_i.i_in[17]
i_write_data[17] => n_bit_register:regs:10:reg_i.i_in[17]
i_write_data[17] => n_bit_register:regs:11:reg_i.i_in[17]
i_write_data[17] => n_bit_register:regs:12:reg_i.i_in[17]
i_write_data[17] => n_bit_register:regs:13:reg_i.i_in[17]
i_write_data[17] => n_bit_register:regs:14:reg_i.i_in[17]
i_write_data[17] => n_bit_register:regs:15:reg_i.i_in[17]
i_write_data[17] => n_bit_register:regs:16:reg_i.i_in[17]
i_write_data[17] => n_bit_register:regs:17:reg_i.i_in[17]
i_write_data[17] => n_bit_register:regs:18:reg_i.i_in[17]
i_write_data[17] => n_bit_register:regs:19:reg_i.i_in[17]
i_write_data[17] => n_bit_register:regs:20:reg_i.i_in[17]
i_write_data[17] => n_bit_register:regs:21:reg_i.i_in[17]
i_write_data[17] => n_bit_register:regs:22:reg_i.i_in[17]
i_write_data[17] => n_bit_register:regs:23:reg_i.i_in[17]
i_write_data[17] => n_bit_register:regs:24:reg_i.i_in[17]
i_write_data[17] => n_bit_register:regs:25:reg_i.i_in[17]
i_write_data[17] => n_bit_register:regs:26:reg_i.i_in[17]
i_write_data[17] => n_bit_register:regs:27:reg_i.i_in[17]
i_write_data[17] => n_bit_register:regs:28:reg_i.i_in[17]
i_write_data[17] => n_bit_register:regs:29:reg_i.i_in[17]
i_write_data[17] => n_bit_register:regs:30:reg_i.i_in[17]
i_write_data[17] => n_bit_register:regs:31:reg_i.i_in[17]
i_write_data[18] => n_bit_register:regs:0:reg_i.i_in[18]
i_write_data[18] => n_bit_register:regs:1:reg_i.i_in[18]
i_write_data[18] => n_bit_register:regs:2:reg_i.i_in[18]
i_write_data[18] => n_bit_register:regs:3:reg_i.i_in[18]
i_write_data[18] => n_bit_register:regs:4:reg_i.i_in[18]
i_write_data[18] => n_bit_register:regs:5:reg_i.i_in[18]
i_write_data[18] => n_bit_register:regs:6:reg_i.i_in[18]
i_write_data[18] => n_bit_register:regs:7:reg_i.i_in[18]
i_write_data[18] => n_bit_register:regs:8:reg_i.i_in[18]
i_write_data[18] => n_bit_register:regs:9:reg_i.i_in[18]
i_write_data[18] => n_bit_register:regs:10:reg_i.i_in[18]
i_write_data[18] => n_bit_register:regs:11:reg_i.i_in[18]
i_write_data[18] => n_bit_register:regs:12:reg_i.i_in[18]
i_write_data[18] => n_bit_register:regs:13:reg_i.i_in[18]
i_write_data[18] => n_bit_register:regs:14:reg_i.i_in[18]
i_write_data[18] => n_bit_register:regs:15:reg_i.i_in[18]
i_write_data[18] => n_bit_register:regs:16:reg_i.i_in[18]
i_write_data[18] => n_bit_register:regs:17:reg_i.i_in[18]
i_write_data[18] => n_bit_register:regs:18:reg_i.i_in[18]
i_write_data[18] => n_bit_register:regs:19:reg_i.i_in[18]
i_write_data[18] => n_bit_register:regs:20:reg_i.i_in[18]
i_write_data[18] => n_bit_register:regs:21:reg_i.i_in[18]
i_write_data[18] => n_bit_register:regs:22:reg_i.i_in[18]
i_write_data[18] => n_bit_register:regs:23:reg_i.i_in[18]
i_write_data[18] => n_bit_register:regs:24:reg_i.i_in[18]
i_write_data[18] => n_bit_register:regs:25:reg_i.i_in[18]
i_write_data[18] => n_bit_register:regs:26:reg_i.i_in[18]
i_write_data[18] => n_bit_register:regs:27:reg_i.i_in[18]
i_write_data[18] => n_bit_register:regs:28:reg_i.i_in[18]
i_write_data[18] => n_bit_register:regs:29:reg_i.i_in[18]
i_write_data[18] => n_bit_register:regs:30:reg_i.i_in[18]
i_write_data[18] => n_bit_register:regs:31:reg_i.i_in[18]
i_write_data[19] => n_bit_register:regs:0:reg_i.i_in[19]
i_write_data[19] => n_bit_register:regs:1:reg_i.i_in[19]
i_write_data[19] => n_bit_register:regs:2:reg_i.i_in[19]
i_write_data[19] => n_bit_register:regs:3:reg_i.i_in[19]
i_write_data[19] => n_bit_register:regs:4:reg_i.i_in[19]
i_write_data[19] => n_bit_register:regs:5:reg_i.i_in[19]
i_write_data[19] => n_bit_register:regs:6:reg_i.i_in[19]
i_write_data[19] => n_bit_register:regs:7:reg_i.i_in[19]
i_write_data[19] => n_bit_register:regs:8:reg_i.i_in[19]
i_write_data[19] => n_bit_register:regs:9:reg_i.i_in[19]
i_write_data[19] => n_bit_register:regs:10:reg_i.i_in[19]
i_write_data[19] => n_bit_register:regs:11:reg_i.i_in[19]
i_write_data[19] => n_bit_register:regs:12:reg_i.i_in[19]
i_write_data[19] => n_bit_register:regs:13:reg_i.i_in[19]
i_write_data[19] => n_bit_register:regs:14:reg_i.i_in[19]
i_write_data[19] => n_bit_register:regs:15:reg_i.i_in[19]
i_write_data[19] => n_bit_register:regs:16:reg_i.i_in[19]
i_write_data[19] => n_bit_register:regs:17:reg_i.i_in[19]
i_write_data[19] => n_bit_register:regs:18:reg_i.i_in[19]
i_write_data[19] => n_bit_register:regs:19:reg_i.i_in[19]
i_write_data[19] => n_bit_register:regs:20:reg_i.i_in[19]
i_write_data[19] => n_bit_register:regs:21:reg_i.i_in[19]
i_write_data[19] => n_bit_register:regs:22:reg_i.i_in[19]
i_write_data[19] => n_bit_register:regs:23:reg_i.i_in[19]
i_write_data[19] => n_bit_register:regs:24:reg_i.i_in[19]
i_write_data[19] => n_bit_register:regs:25:reg_i.i_in[19]
i_write_data[19] => n_bit_register:regs:26:reg_i.i_in[19]
i_write_data[19] => n_bit_register:regs:27:reg_i.i_in[19]
i_write_data[19] => n_bit_register:regs:28:reg_i.i_in[19]
i_write_data[19] => n_bit_register:regs:29:reg_i.i_in[19]
i_write_data[19] => n_bit_register:regs:30:reg_i.i_in[19]
i_write_data[19] => n_bit_register:regs:31:reg_i.i_in[19]
i_write_data[20] => n_bit_register:regs:0:reg_i.i_in[20]
i_write_data[20] => n_bit_register:regs:1:reg_i.i_in[20]
i_write_data[20] => n_bit_register:regs:2:reg_i.i_in[20]
i_write_data[20] => n_bit_register:regs:3:reg_i.i_in[20]
i_write_data[20] => n_bit_register:regs:4:reg_i.i_in[20]
i_write_data[20] => n_bit_register:regs:5:reg_i.i_in[20]
i_write_data[20] => n_bit_register:regs:6:reg_i.i_in[20]
i_write_data[20] => n_bit_register:regs:7:reg_i.i_in[20]
i_write_data[20] => n_bit_register:regs:8:reg_i.i_in[20]
i_write_data[20] => n_bit_register:regs:9:reg_i.i_in[20]
i_write_data[20] => n_bit_register:regs:10:reg_i.i_in[20]
i_write_data[20] => n_bit_register:regs:11:reg_i.i_in[20]
i_write_data[20] => n_bit_register:regs:12:reg_i.i_in[20]
i_write_data[20] => n_bit_register:regs:13:reg_i.i_in[20]
i_write_data[20] => n_bit_register:regs:14:reg_i.i_in[20]
i_write_data[20] => n_bit_register:regs:15:reg_i.i_in[20]
i_write_data[20] => n_bit_register:regs:16:reg_i.i_in[20]
i_write_data[20] => n_bit_register:regs:17:reg_i.i_in[20]
i_write_data[20] => n_bit_register:regs:18:reg_i.i_in[20]
i_write_data[20] => n_bit_register:regs:19:reg_i.i_in[20]
i_write_data[20] => n_bit_register:regs:20:reg_i.i_in[20]
i_write_data[20] => n_bit_register:regs:21:reg_i.i_in[20]
i_write_data[20] => n_bit_register:regs:22:reg_i.i_in[20]
i_write_data[20] => n_bit_register:regs:23:reg_i.i_in[20]
i_write_data[20] => n_bit_register:regs:24:reg_i.i_in[20]
i_write_data[20] => n_bit_register:regs:25:reg_i.i_in[20]
i_write_data[20] => n_bit_register:regs:26:reg_i.i_in[20]
i_write_data[20] => n_bit_register:regs:27:reg_i.i_in[20]
i_write_data[20] => n_bit_register:regs:28:reg_i.i_in[20]
i_write_data[20] => n_bit_register:regs:29:reg_i.i_in[20]
i_write_data[20] => n_bit_register:regs:30:reg_i.i_in[20]
i_write_data[20] => n_bit_register:regs:31:reg_i.i_in[20]
i_write_data[21] => n_bit_register:regs:0:reg_i.i_in[21]
i_write_data[21] => n_bit_register:regs:1:reg_i.i_in[21]
i_write_data[21] => n_bit_register:regs:2:reg_i.i_in[21]
i_write_data[21] => n_bit_register:regs:3:reg_i.i_in[21]
i_write_data[21] => n_bit_register:regs:4:reg_i.i_in[21]
i_write_data[21] => n_bit_register:regs:5:reg_i.i_in[21]
i_write_data[21] => n_bit_register:regs:6:reg_i.i_in[21]
i_write_data[21] => n_bit_register:regs:7:reg_i.i_in[21]
i_write_data[21] => n_bit_register:regs:8:reg_i.i_in[21]
i_write_data[21] => n_bit_register:regs:9:reg_i.i_in[21]
i_write_data[21] => n_bit_register:regs:10:reg_i.i_in[21]
i_write_data[21] => n_bit_register:regs:11:reg_i.i_in[21]
i_write_data[21] => n_bit_register:regs:12:reg_i.i_in[21]
i_write_data[21] => n_bit_register:regs:13:reg_i.i_in[21]
i_write_data[21] => n_bit_register:regs:14:reg_i.i_in[21]
i_write_data[21] => n_bit_register:regs:15:reg_i.i_in[21]
i_write_data[21] => n_bit_register:regs:16:reg_i.i_in[21]
i_write_data[21] => n_bit_register:regs:17:reg_i.i_in[21]
i_write_data[21] => n_bit_register:regs:18:reg_i.i_in[21]
i_write_data[21] => n_bit_register:regs:19:reg_i.i_in[21]
i_write_data[21] => n_bit_register:regs:20:reg_i.i_in[21]
i_write_data[21] => n_bit_register:regs:21:reg_i.i_in[21]
i_write_data[21] => n_bit_register:regs:22:reg_i.i_in[21]
i_write_data[21] => n_bit_register:regs:23:reg_i.i_in[21]
i_write_data[21] => n_bit_register:regs:24:reg_i.i_in[21]
i_write_data[21] => n_bit_register:regs:25:reg_i.i_in[21]
i_write_data[21] => n_bit_register:regs:26:reg_i.i_in[21]
i_write_data[21] => n_bit_register:regs:27:reg_i.i_in[21]
i_write_data[21] => n_bit_register:regs:28:reg_i.i_in[21]
i_write_data[21] => n_bit_register:regs:29:reg_i.i_in[21]
i_write_data[21] => n_bit_register:regs:30:reg_i.i_in[21]
i_write_data[21] => n_bit_register:regs:31:reg_i.i_in[21]
i_write_data[22] => n_bit_register:regs:0:reg_i.i_in[22]
i_write_data[22] => n_bit_register:regs:1:reg_i.i_in[22]
i_write_data[22] => n_bit_register:regs:2:reg_i.i_in[22]
i_write_data[22] => n_bit_register:regs:3:reg_i.i_in[22]
i_write_data[22] => n_bit_register:regs:4:reg_i.i_in[22]
i_write_data[22] => n_bit_register:regs:5:reg_i.i_in[22]
i_write_data[22] => n_bit_register:regs:6:reg_i.i_in[22]
i_write_data[22] => n_bit_register:regs:7:reg_i.i_in[22]
i_write_data[22] => n_bit_register:regs:8:reg_i.i_in[22]
i_write_data[22] => n_bit_register:regs:9:reg_i.i_in[22]
i_write_data[22] => n_bit_register:regs:10:reg_i.i_in[22]
i_write_data[22] => n_bit_register:regs:11:reg_i.i_in[22]
i_write_data[22] => n_bit_register:regs:12:reg_i.i_in[22]
i_write_data[22] => n_bit_register:regs:13:reg_i.i_in[22]
i_write_data[22] => n_bit_register:regs:14:reg_i.i_in[22]
i_write_data[22] => n_bit_register:regs:15:reg_i.i_in[22]
i_write_data[22] => n_bit_register:regs:16:reg_i.i_in[22]
i_write_data[22] => n_bit_register:regs:17:reg_i.i_in[22]
i_write_data[22] => n_bit_register:regs:18:reg_i.i_in[22]
i_write_data[22] => n_bit_register:regs:19:reg_i.i_in[22]
i_write_data[22] => n_bit_register:regs:20:reg_i.i_in[22]
i_write_data[22] => n_bit_register:regs:21:reg_i.i_in[22]
i_write_data[22] => n_bit_register:regs:22:reg_i.i_in[22]
i_write_data[22] => n_bit_register:regs:23:reg_i.i_in[22]
i_write_data[22] => n_bit_register:regs:24:reg_i.i_in[22]
i_write_data[22] => n_bit_register:regs:25:reg_i.i_in[22]
i_write_data[22] => n_bit_register:regs:26:reg_i.i_in[22]
i_write_data[22] => n_bit_register:regs:27:reg_i.i_in[22]
i_write_data[22] => n_bit_register:regs:28:reg_i.i_in[22]
i_write_data[22] => n_bit_register:regs:29:reg_i.i_in[22]
i_write_data[22] => n_bit_register:regs:30:reg_i.i_in[22]
i_write_data[22] => n_bit_register:regs:31:reg_i.i_in[22]
i_write_data[23] => n_bit_register:regs:0:reg_i.i_in[23]
i_write_data[23] => n_bit_register:regs:1:reg_i.i_in[23]
i_write_data[23] => n_bit_register:regs:2:reg_i.i_in[23]
i_write_data[23] => n_bit_register:regs:3:reg_i.i_in[23]
i_write_data[23] => n_bit_register:regs:4:reg_i.i_in[23]
i_write_data[23] => n_bit_register:regs:5:reg_i.i_in[23]
i_write_data[23] => n_bit_register:regs:6:reg_i.i_in[23]
i_write_data[23] => n_bit_register:regs:7:reg_i.i_in[23]
i_write_data[23] => n_bit_register:regs:8:reg_i.i_in[23]
i_write_data[23] => n_bit_register:regs:9:reg_i.i_in[23]
i_write_data[23] => n_bit_register:regs:10:reg_i.i_in[23]
i_write_data[23] => n_bit_register:regs:11:reg_i.i_in[23]
i_write_data[23] => n_bit_register:regs:12:reg_i.i_in[23]
i_write_data[23] => n_bit_register:regs:13:reg_i.i_in[23]
i_write_data[23] => n_bit_register:regs:14:reg_i.i_in[23]
i_write_data[23] => n_bit_register:regs:15:reg_i.i_in[23]
i_write_data[23] => n_bit_register:regs:16:reg_i.i_in[23]
i_write_data[23] => n_bit_register:regs:17:reg_i.i_in[23]
i_write_data[23] => n_bit_register:regs:18:reg_i.i_in[23]
i_write_data[23] => n_bit_register:regs:19:reg_i.i_in[23]
i_write_data[23] => n_bit_register:regs:20:reg_i.i_in[23]
i_write_data[23] => n_bit_register:regs:21:reg_i.i_in[23]
i_write_data[23] => n_bit_register:regs:22:reg_i.i_in[23]
i_write_data[23] => n_bit_register:regs:23:reg_i.i_in[23]
i_write_data[23] => n_bit_register:regs:24:reg_i.i_in[23]
i_write_data[23] => n_bit_register:regs:25:reg_i.i_in[23]
i_write_data[23] => n_bit_register:regs:26:reg_i.i_in[23]
i_write_data[23] => n_bit_register:regs:27:reg_i.i_in[23]
i_write_data[23] => n_bit_register:regs:28:reg_i.i_in[23]
i_write_data[23] => n_bit_register:regs:29:reg_i.i_in[23]
i_write_data[23] => n_bit_register:regs:30:reg_i.i_in[23]
i_write_data[23] => n_bit_register:regs:31:reg_i.i_in[23]
i_write_data[24] => n_bit_register:regs:0:reg_i.i_in[24]
i_write_data[24] => n_bit_register:regs:1:reg_i.i_in[24]
i_write_data[24] => n_bit_register:regs:2:reg_i.i_in[24]
i_write_data[24] => n_bit_register:regs:3:reg_i.i_in[24]
i_write_data[24] => n_bit_register:regs:4:reg_i.i_in[24]
i_write_data[24] => n_bit_register:regs:5:reg_i.i_in[24]
i_write_data[24] => n_bit_register:regs:6:reg_i.i_in[24]
i_write_data[24] => n_bit_register:regs:7:reg_i.i_in[24]
i_write_data[24] => n_bit_register:regs:8:reg_i.i_in[24]
i_write_data[24] => n_bit_register:regs:9:reg_i.i_in[24]
i_write_data[24] => n_bit_register:regs:10:reg_i.i_in[24]
i_write_data[24] => n_bit_register:regs:11:reg_i.i_in[24]
i_write_data[24] => n_bit_register:regs:12:reg_i.i_in[24]
i_write_data[24] => n_bit_register:regs:13:reg_i.i_in[24]
i_write_data[24] => n_bit_register:regs:14:reg_i.i_in[24]
i_write_data[24] => n_bit_register:regs:15:reg_i.i_in[24]
i_write_data[24] => n_bit_register:regs:16:reg_i.i_in[24]
i_write_data[24] => n_bit_register:regs:17:reg_i.i_in[24]
i_write_data[24] => n_bit_register:regs:18:reg_i.i_in[24]
i_write_data[24] => n_bit_register:regs:19:reg_i.i_in[24]
i_write_data[24] => n_bit_register:regs:20:reg_i.i_in[24]
i_write_data[24] => n_bit_register:regs:21:reg_i.i_in[24]
i_write_data[24] => n_bit_register:regs:22:reg_i.i_in[24]
i_write_data[24] => n_bit_register:regs:23:reg_i.i_in[24]
i_write_data[24] => n_bit_register:regs:24:reg_i.i_in[24]
i_write_data[24] => n_bit_register:regs:25:reg_i.i_in[24]
i_write_data[24] => n_bit_register:regs:26:reg_i.i_in[24]
i_write_data[24] => n_bit_register:regs:27:reg_i.i_in[24]
i_write_data[24] => n_bit_register:regs:28:reg_i.i_in[24]
i_write_data[24] => n_bit_register:regs:29:reg_i.i_in[24]
i_write_data[24] => n_bit_register:regs:30:reg_i.i_in[24]
i_write_data[24] => n_bit_register:regs:31:reg_i.i_in[24]
i_write_data[25] => n_bit_register:regs:0:reg_i.i_in[25]
i_write_data[25] => n_bit_register:regs:1:reg_i.i_in[25]
i_write_data[25] => n_bit_register:regs:2:reg_i.i_in[25]
i_write_data[25] => n_bit_register:regs:3:reg_i.i_in[25]
i_write_data[25] => n_bit_register:regs:4:reg_i.i_in[25]
i_write_data[25] => n_bit_register:regs:5:reg_i.i_in[25]
i_write_data[25] => n_bit_register:regs:6:reg_i.i_in[25]
i_write_data[25] => n_bit_register:regs:7:reg_i.i_in[25]
i_write_data[25] => n_bit_register:regs:8:reg_i.i_in[25]
i_write_data[25] => n_bit_register:regs:9:reg_i.i_in[25]
i_write_data[25] => n_bit_register:regs:10:reg_i.i_in[25]
i_write_data[25] => n_bit_register:regs:11:reg_i.i_in[25]
i_write_data[25] => n_bit_register:regs:12:reg_i.i_in[25]
i_write_data[25] => n_bit_register:regs:13:reg_i.i_in[25]
i_write_data[25] => n_bit_register:regs:14:reg_i.i_in[25]
i_write_data[25] => n_bit_register:regs:15:reg_i.i_in[25]
i_write_data[25] => n_bit_register:regs:16:reg_i.i_in[25]
i_write_data[25] => n_bit_register:regs:17:reg_i.i_in[25]
i_write_data[25] => n_bit_register:regs:18:reg_i.i_in[25]
i_write_data[25] => n_bit_register:regs:19:reg_i.i_in[25]
i_write_data[25] => n_bit_register:regs:20:reg_i.i_in[25]
i_write_data[25] => n_bit_register:regs:21:reg_i.i_in[25]
i_write_data[25] => n_bit_register:regs:22:reg_i.i_in[25]
i_write_data[25] => n_bit_register:regs:23:reg_i.i_in[25]
i_write_data[25] => n_bit_register:regs:24:reg_i.i_in[25]
i_write_data[25] => n_bit_register:regs:25:reg_i.i_in[25]
i_write_data[25] => n_bit_register:regs:26:reg_i.i_in[25]
i_write_data[25] => n_bit_register:regs:27:reg_i.i_in[25]
i_write_data[25] => n_bit_register:regs:28:reg_i.i_in[25]
i_write_data[25] => n_bit_register:regs:29:reg_i.i_in[25]
i_write_data[25] => n_bit_register:regs:30:reg_i.i_in[25]
i_write_data[25] => n_bit_register:regs:31:reg_i.i_in[25]
i_write_data[26] => n_bit_register:regs:0:reg_i.i_in[26]
i_write_data[26] => n_bit_register:regs:1:reg_i.i_in[26]
i_write_data[26] => n_bit_register:regs:2:reg_i.i_in[26]
i_write_data[26] => n_bit_register:regs:3:reg_i.i_in[26]
i_write_data[26] => n_bit_register:regs:4:reg_i.i_in[26]
i_write_data[26] => n_bit_register:regs:5:reg_i.i_in[26]
i_write_data[26] => n_bit_register:regs:6:reg_i.i_in[26]
i_write_data[26] => n_bit_register:regs:7:reg_i.i_in[26]
i_write_data[26] => n_bit_register:regs:8:reg_i.i_in[26]
i_write_data[26] => n_bit_register:regs:9:reg_i.i_in[26]
i_write_data[26] => n_bit_register:regs:10:reg_i.i_in[26]
i_write_data[26] => n_bit_register:regs:11:reg_i.i_in[26]
i_write_data[26] => n_bit_register:regs:12:reg_i.i_in[26]
i_write_data[26] => n_bit_register:regs:13:reg_i.i_in[26]
i_write_data[26] => n_bit_register:regs:14:reg_i.i_in[26]
i_write_data[26] => n_bit_register:regs:15:reg_i.i_in[26]
i_write_data[26] => n_bit_register:regs:16:reg_i.i_in[26]
i_write_data[26] => n_bit_register:regs:17:reg_i.i_in[26]
i_write_data[26] => n_bit_register:regs:18:reg_i.i_in[26]
i_write_data[26] => n_bit_register:regs:19:reg_i.i_in[26]
i_write_data[26] => n_bit_register:regs:20:reg_i.i_in[26]
i_write_data[26] => n_bit_register:regs:21:reg_i.i_in[26]
i_write_data[26] => n_bit_register:regs:22:reg_i.i_in[26]
i_write_data[26] => n_bit_register:regs:23:reg_i.i_in[26]
i_write_data[26] => n_bit_register:regs:24:reg_i.i_in[26]
i_write_data[26] => n_bit_register:regs:25:reg_i.i_in[26]
i_write_data[26] => n_bit_register:regs:26:reg_i.i_in[26]
i_write_data[26] => n_bit_register:regs:27:reg_i.i_in[26]
i_write_data[26] => n_bit_register:regs:28:reg_i.i_in[26]
i_write_data[26] => n_bit_register:regs:29:reg_i.i_in[26]
i_write_data[26] => n_bit_register:regs:30:reg_i.i_in[26]
i_write_data[26] => n_bit_register:regs:31:reg_i.i_in[26]
i_write_data[27] => n_bit_register:regs:0:reg_i.i_in[27]
i_write_data[27] => n_bit_register:regs:1:reg_i.i_in[27]
i_write_data[27] => n_bit_register:regs:2:reg_i.i_in[27]
i_write_data[27] => n_bit_register:regs:3:reg_i.i_in[27]
i_write_data[27] => n_bit_register:regs:4:reg_i.i_in[27]
i_write_data[27] => n_bit_register:regs:5:reg_i.i_in[27]
i_write_data[27] => n_bit_register:regs:6:reg_i.i_in[27]
i_write_data[27] => n_bit_register:regs:7:reg_i.i_in[27]
i_write_data[27] => n_bit_register:regs:8:reg_i.i_in[27]
i_write_data[27] => n_bit_register:regs:9:reg_i.i_in[27]
i_write_data[27] => n_bit_register:regs:10:reg_i.i_in[27]
i_write_data[27] => n_bit_register:regs:11:reg_i.i_in[27]
i_write_data[27] => n_bit_register:regs:12:reg_i.i_in[27]
i_write_data[27] => n_bit_register:regs:13:reg_i.i_in[27]
i_write_data[27] => n_bit_register:regs:14:reg_i.i_in[27]
i_write_data[27] => n_bit_register:regs:15:reg_i.i_in[27]
i_write_data[27] => n_bit_register:regs:16:reg_i.i_in[27]
i_write_data[27] => n_bit_register:regs:17:reg_i.i_in[27]
i_write_data[27] => n_bit_register:regs:18:reg_i.i_in[27]
i_write_data[27] => n_bit_register:regs:19:reg_i.i_in[27]
i_write_data[27] => n_bit_register:regs:20:reg_i.i_in[27]
i_write_data[27] => n_bit_register:regs:21:reg_i.i_in[27]
i_write_data[27] => n_bit_register:regs:22:reg_i.i_in[27]
i_write_data[27] => n_bit_register:regs:23:reg_i.i_in[27]
i_write_data[27] => n_bit_register:regs:24:reg_i.i_in[27]
i_write_data[27] => n_bit_register:regs:25:reg_i.i_in[27]
i_write_data[27] => n_bit_register:regs:26:reg_i.i_in[27]
i_write_data[27] => n_bit_register:regs:27:reg_i.i_in[27]
i_write_data[27] => n_bit_register:regs:28:reg_i.i_in[27]
i_write_data[27] => n_bit_register:regs:29:reg_i.i_in[27]
i_write_data[27] => n_bit_register:regs:30:reg_i.i_in[27]
i_write_data[27] => n_bit_register:regs:31:reg_i.i_in[27]
i_write_data[28] => n_bit_register:regs:0:reg_i.i_in[28]
i_write_data[28] => n_bit_register:regs:1:reg_i.i_in[28]
i_write_data[28] => n_bit_register:regs:2:reg_i.i_in[28]
i_write_data[28] => n_bit_register:regs:3:reg_i.i_in[28]
i_write_data[28] => n_bit_register:regs:4:reg_i.i_in[28]
i_write_data[28] => n_bit_register:regs:5:reg_i.i_in[28]
i_write_data[28] => n_bit_register:regs:6:reg_i.i_in[28]
i_write_data[28] => n_bit_register:regs:7:reg_i.i_in[28]
i_write_data[28] => n_bit_register:regs:8:reg_i.i_in[28]
i_write_data[28] => n_bit_register:regs:9:reg_i.i_in[28]
i_write_data[28] => n_bit_register:regs:10:reg_i.i_in[28]
i_write_data[28] => n_bit_register:regs:11:reg_i.i_in[28]
i_write_data[28] => n_bit_register:regs:12:reg_i.i_in[28]
i_write_data[28] => n_bit_register:regs:13:reg_i.i_in[28]
i_write_data[28] => n_bit_register:regs:14:reg_i.i_in[28]
i_write_data[28] => n_bit_register:regs:15:reg_i.i_in[28]
i_write_data[28] => n_bit_register:regs:16:reg_i.i_in[28]
i_write_data[28] => n_bit_register:regs:17:reg_i.i_in[28]
i_write_data[28] => n_bit_register:regs:18:reg_i.i_in[28]
i_write_data[28] => n_bit_register:regs:19:reg_i.i_in[28]
i_write_data[28] => n_bit_register:regs:20:reg_i.i_in[28]
i_write_data[28] => n_bit_register:regs:21:reg_i.i_in[28]
i_write_data[28] => n_bit_register:regs:22:reg_i.i_in[28]
i_write_data[28] => n_bit_register:regs:23:reg_i.i_in[28]
i_write_data[28] => n_bit_register:regs:24:reg_i.i_in[28]
i_write_data[28] => n_bit_register:regs:25:reg_i.i_in[28]
i_write_data[28] => n_bit_register:regs:26:reg_i.i_in[28]
i_write_data[28] => n_bit_register:regs:27:reg_i.i_in[28]
i_write_data[28] => n_bit_register:regs:28:reg_i.i_in[28]
i_write_data[28] => n_bit_register:regs:29:reg_i.i_in[28]
i_write_data[28] => n_bit_register:regs:30:reg_i.i_in[28]
i_write_data[28] => n_bit_register:regs:31:reg_i.i_in[28]
i_write_data[29] => n_bit_register:regs:0:reg_i.i_in[29]
i_write_data[29] => n_bit_register:regs:1:reg_i.i_in[29]
i_write_data[29] => n_bit_register:regs:2:reg_i.i_in[29]
i_write_data[29] => n_bit_register:regs:3:reg_i.i_in[29]
i_write_data[29] => n_bit_register:regs:4:reg_i.i_in[29]
i_write_data[29] => n_bit_register:regs:5:reg_i.i_in[29]
i_write_data[29] => n_bit_register:regs:6:reg_i.i_in[29]
i_write_data[29] => n_bit_register:regs:7:reg_i.i_in[29]
i_write_data[29] => n_bit_register:regs:8:reg_i.i_in[29]
i_write_data[29] => n_bit_register:regs:9:reg_i.i_in[29]
i_write_data[29] => n_bit_register:regs:10:reg_i.i_in[29]
i_write_data[29] => n_bit_register:regs:11:reg_i.i_in[29]
i_write_data[29] => n_bit_register:regs:12:reg_i.i_in[29]
i_write_data[29] => n_bit_register:regs:13:reg_i.i_in[29]
i_write_data[29] => n_bit_register:regs:14:reg_i.i_in[29]
i_write_data[29] => n_bit_register:regs:15:reg_i.i_in[29]
i_write_data[29] => n_bit_register:regs:16:reg_i.i_in[29]
i_write_data[29] => n_bit_register:regs:17:reg_i.i_in[29]
i_write_data[29] => n_bit_register:regs:18:reg_i.i_in[29]
i_write_data[29] => n_bit_register:regs:19:reg_i.i_in[29]
i_write_data[29] => n_bit_register:regs:20:reg_i.i_in[29]
i_write_data[29] => n_bit_register:regs:21:reg_i.i_in[29]
i_write_data[29] => n_bit_register:regs:22:reg_i.i_in[29]
i_write_data[29] => n_bit_register:regs:23:reg_i.i_in[29]
i_write_data[29] => n_bit_register:regs:24:reg_i.i_in[29]
i_write_data[29] => n_bit_register:regs:25:reg_i.i_in[29]
i_write_data[29] => n_bit_register:regs:26:reg_i.i_in[29]
i_write_data[29] => n_bit_register:regs:27:reg_i.i_in[29]
i_write_data[29] => n_bit_register:regs:28:reg_i.i_in[29]
i_write_data[29] => n_bit_register:regs:29:reg_i.i_in[29]
i_write_data[29] => n_bit_register:regs:30:reg_i.i_in[29]
i_write_data[29] => n_bit_register:regs:31:reg_i.i_in[29]
i_write_data[30] => n_bit_register:regs:0:reg_i.i_in[30]
i_write_data[30] => n_bit_register:regs:1:reg_i.i_in[30]
i_write_data[30] => n_bit_register:regs:2:reg_i.i_in[30]
i_write_data[30] => n_bit_register:regs:3:reg_i.i_in[30]
i_write_data[30] => n_bit_register:regs:4:reg_i.i_in[30]
i_write_data[30] => n_bit_register:regs:5:reg_i.i_in[30]
i_write_data[30] => n_bit_register:regs:6:reg_i.i_in[30]
i_write_data[30] => n_bit_register:regs:7:reg_i.i_in[30]
i_write_data[30] => n_bit_register:regs:8:reg_i.i_in[30]
i_write_data[30] => n_bit_register:regs:9:reg_i.i_in[30]
i_write_data[30] => n_bit_register:regs:10:reg_i.i_in[30]
i_write_data[30] => n_bit_register:regs:11:reg_i.i_in[30]
i_write_data[30] => n_bit_register:regs:12:reg_i.i_in[30]
i_write_data[30] => n_bit_register:regs:13:reg_i.i_in[30]
i_write_data[30] => n_bit_register:regs:14:reg_i.i_in[30]
i_write_data[30] => n_bit_register:regs:15:reg_i.i_in[30]
i_write_data[30] => n_bit_register:regs:16:reg_i.i_in[30]
i_write_data[30] => n_bit_register:regs:17:reg_i.i_in[30]
i_write_data[30] => n_bit_register:regs:18:reg_i.i_in[30]
i_write_data[30] => n_bit_register:regs:19:reg_i.i_in[30]
i_write_data[30] => n_bit_register:regs:20:reg_i.i_in[30]
i_write_data[30] => n_bit_register:regs:21:reg_i.i_in[30]
i_write_data[30] => n_bit_register:regs:22:reg_i.i_in[30]
i_write_data[30] => n_bit_register:regs:23:reg_i.i_in[30]
i_write_data[30] => n_bit_register:regs:24:reg_i.i_in[30]
i_write_data[30] => n_bit_register:regs:25:reg_i.i_in[30]
i_write_data[30] => n_bit_register:regs:26:reg_i.i_in[30]
i_write_data[30] => n_bit_register:regs:27:reg_i.i_in[30]
i_write_data[30] => n_bit_register:regs:28:reg_i.i_in[30]
i_write_data[30] => n_bit_register:regs:29:reg_i.i_in[30]
i_write_data[30] => n_bit_register:regs:30:reg_i.i_in[30]
i_write_data[30] => n_bit_register:regs:31:reg_i.i_in[30]
i_write_data[31] => n_bit_register:regs:0:reg_i.i_in[31]
i_write_data[31] => n_bit_register:regs:1:reg_i.i_in[31]
i_write_data[31] => n_bit_register:regs:2:reg_i.i_in[31]
i_write_data[31] => n_bit_register:regs:3:reg_i.i_in[31]
i_write_data[31] => n_bit_register:regs:4:reg_i.i_in[31]
i_write_data[31] => n_bit_register:regs:5:reg_i.i_in[31]
i_write_data[31] => n_bit_register:regs:6:reg_i.i_in[31]
i_write_data[31] => n_bit_register:regs:7:reg_i.i_in[31]
i_write_data[31] => n_bit_register:regs:8:reg_i.i_in[31]
i_write_data[31] => n_bit_register:regs:9:reg_i.i_in[31]
i_write_data[31] => n_bit_register:regs:10:reg_i.i_in[31]
i_write_data[31] => n_bit_register:regs:11:reg_i.i_in[31]
i_write_data[31] => n_bit_register:regs:12:reg_i.i_in[31]
i_write_data[31] => n_bit_register:regs:13:reg_i.i_in[31]
i_write_data[31] => n_bit_register:regs:14:reg_i.i_in[31]
i_write_data[31] => n_bit_register:regs:15:reg_i.i_in[31]
i_write_data[31] => n_bit_register:regs:16:reg_i.i_in[31]
i_write_data[31] => n_bit_register:regs:17:reg_i.i_in[31]
i_write_data[31] => n_bit_register:regs:18:reg_i.i_in[31]
i_write_data[31] => n_bit_register:regs:19:reg_i.i_in[31]
i_write_data[31] => n_bit_register:regs:20:reg_i.i_in[31]
i_write_data[31] => n_bit_register:regs:21:reg_i.i_in[31]
i_write_data[31] => n_bit_register:regs:22:reg_i.i_in[31]
i_write_data[31] => n_bit_register:regs:23:reg_i.i_in[31]
i_write_data[31] => n_bit_register:regs:24:reg_i.i_in[31]
i_write_data[31] => n_bit_register:regs:25:reg_i.i_in[31]
i_write_data[31] => n_bit_register:regs:26:reg_i.i_in[31]
i_write_data[31] => n_bit_register:regs:27:reg_i.i_in[31]
i_write_data[31] => n_bit_register:regs:28:reg_i.i_in[31]
i_write_data[31] => n_bit_register:regs:29:reg_i.i_in[31]
i_write_data[31] => n_bit_register:regs:30:reg_i.i_in[31]
i_write_data[31] => n_bit_register:regs:31:reg_i.i_in[31]
i_rd[0] => decoder_5_to_32:decoder.i_S[0]
i_rd[1] => decoder_5_to_32:decoder.i_S[1]
i_rd[2] => decoder_5_to_32:decoder.i_S[2]
i_rd[3] => decoder_5_to_32:decoder.i_S[3]
i_rd[4] => decoder_5_to_32:decoder.i_S[4]
i_rs[0] => Mux0.IN5
i_rs[0] => Mux4.IN5
i_rs[0] => Mux5.IN5
i_rs[0] => Mux6.IN5
i_rs[0] => Mux7.IN5
i_rs[0] => Mux8.IN5
i_rs[0] => Mux9.IN5
i_rs[0] => Mux10.IN5
i_rs[0] => Mux11.IN5
i_rs[0] => Mux12.IN5
i_rs[0] => Mux13.IN5
i_rs[0] => Mux14.IN5
i_rs[0] => Mux15.IN5
i_rs[0] => Mux16.IN5
i_rs[0] => Mux17.IN5
i_rs[0] => Mux18.IN5
i_rs[0] => Mux19.IN5
i_rs[0] => Mux20.IN5
i_rs[0] => Mux21.IN5
i_rs[0] => Mux22.IN5
i_rs[0] => Mux23.IN5
i_rs[0] => Mux24.IN5
i_rs[0] => Mux25.IN5
i_rs[0] => Mux26.IN5
i_rs[0] => Mux27.IN5
i_rs[0] => Mux28.IN5
i_rs[0] => Mux29.IN5
i_rs[0] => Mux30.IN5
i_rs[0] => Mux31.IN5
i_rs[0] => Mux32.IN5
i_rs[0] => Mux33.IN5
i_rs[0] => Mux34.IN5
i_rs[0] => mux_32_1:mux1.i_sel[0]
i_rs[1] => Mux0.IN4
i_rs[1] => Mux4.IN4
i_rs[1] => Mux5.IN4
i_rs[1] => Mux6.IN4
i_rs[1] => Mux7.IN4
i_rs[1] => Mux8.IN4
i_rs[1] => Mux9.IN4
i_rs[1] => Mux10.IN4
i_rs[1] => Mux11.IN4
i_rs[1] => Mux12.IN4
i_rs[1] => Mux13.IN4
i_rs[1] => Mux14.IN4
i_rs[1] => Mux15.IN4
i_rs[1] => Mux16.IN4
i_rs[1] => Mux17.IN4
i_rs[1] => Mux18.IN4
i_rs[1] => Mux19.IN4
i_rs[1] => Mux20.IN4
i_rs[1] => Mux21.IN4
i_rs[1] => Mux22.IN4
i_rs[1] => Mux23.IN4
i_rs[1] => Mux24.IN4
i_rs[1] => Mux25.IN4
i_rs[1] => Mux26.IN4
i_rs[1] => Mux27.IN4
i_rs[1] => Mux28.IN4
i_rs[1] => Mux29.IN4
i_rs[1] => Mux30.IN4
i_rs[1] => Mux31.IN4
i_rs[1] => Mux32.IN4
i_rs[1] => Mux33.IN4
i_rs[1] => Mux34.IN4
i_rs[1] => mux_32_1:mux1.i_sel[1]
i_rs[2] => Mux0.IN3
i_rs[2] => Mux4.IN3
i_rs[2] => Mux5.IN3
i_rs[2] => Mux6.IN3
i_rs[2] => Mux7.IN3
i_rs[2] => Mux8.IN3
i_rs[2] => Mux9.IN3
i_rs[2] => Mux10.IN3
i_rs[2] => Mux11.IN3
i_rs[2] => Mux12.IN3
i_rs[2] => Mux13.IN3
i_rs[2] => Mux14.IN3
i_rs[2] => Mux15.IN3
i_rs[2] => Mux16.IN3
i_rs[2] => Mux17.IN3
i_rs[2] => Mux18.IN3
i_rs[2] => Mux19.IN3
i_rs[2] => Mux20.IN3
i_rs[2] => Mux21.IN3
i_rs[2] => Mux22.IN3
i_rs[2] => Mux23.IN3
i_rs[2] => Mux24.IN3
i_rs[2] => Mux25.IN3
i_rs[2] => Mux26.IN3
i_rs[2] => Mux27.IN3
i_rs[2] => Mux28.IN3
i_rs[2] => Mux29.IN3
i_rs[2] => Mux30.IN3
i_rs[2] => Mux31.IN3
i_rs[2] => Mux32.IN3
i_rs[2] => Mux33.IN3
i_rs[2] => Mux34.IN3
i_rs[2] => mux_32_1:mux1.i_sel[2]
i_rs[3] => Mux0.IN2
i_rs[3] => Mux4.IN2
i_rs[3] => Mux5.IN2
i_rs[3] => Mux6.IN2
i_rs[3] => Mux7.IN2
i_rs[3] => Mux8.IN2
i_rs[3] => Mux9.IN2
i_rs[3] => Mux10.IN2
i_rs[3] => Mux11.IN2
i_rs[3] => Mux12.IN2
i_rs[3] => Mux13.IN2
i_rs[3] => Mux14.IN2
i_rs[3] => Mux15.IN2
i_rs[3] => Mux16.IN2
i_rs[3] => Mux17.IN2
i_rs[3] => Mux18.IN2
i_rs[3] => Mux19.IN2
i_rs[3] => Mux20.IN2
i_rs[3] => Mux21.IN2
i_rs[3] => Mux22.IN2
i_rs[3] => Mux23.IN2
i_rs[3] => Mux24.IN2
i_rs[3] => Mux25.IN2
i_rs[3] => Mux26.IN2
i_rs[3] => Mux27.IN2
i_rs[3] => Mux28.IN2
i_rs[3] => Mux29.IN2
i_rs[3] => Mux30.IN2
i_rs[3] => Mux31.IN2
i_rs[3] => Mux32.IN2
i_rs[3] => Mux33.IN2
i_rs[3] => Mux34.IN2
i_rs[3] => mux_32_1:mux1.i_sel[3]
i_rs[4] => Mux0.IN1
i_rs[4] => Mux4.IN1
i_rs[4] => Mux5.IN1
i_rs[4] => Mux6.IN1
i_rs[4] => Mux7.IN1
i_rs[4] => Mux8.IN1
i_rs[4] => Mux9.IN1
i_rs[4] => Mux10.IN1
i_rs[4] => Mux11.IN1
i_rs[4] => Mux12.IN1
i_rs[4] => Mux13.IN1
i_rs[4] => Mux14.IN1
i_rs[4] => Mux15.IN1
i_rs[4] => Mux16.IN1
i_rs[4] => Mux17.IN1
i_rs[4] => Mux18.IN1
i_rs[4] => Mux19.IN1
i_rs[4] => Mux20.IN1
i_rs[4] => Mux21.IN1
i_rs[4] => Mux22.IN1
i_rs[4] => Mux23.IN1
i_rs[4] => Mux24.IN1
i_rs[4] => Mux25.IN1
i_rs[4] => Mux26.IN1
i_rs[4] => Mux27.IN1
i_rs[4] => Mux28.IN1
i_rs[4] => Mux29.IN1
i_rs[4] => Mux30.IN1
i_rs[4] => Mux31.IN1
i_rs[4] => Mux32.IN1
i_rs[4] => Mux33.IN1
i_rs[4] => Mux34.IN1
i_rs[4] => mux_32_1:mux1.i_sel[4]
i_rt[0] => Mux35.IN5
i_rt[0] => Mux36.IN5
i_rt[0] => Mux37.IN5
i_rt[0] => Mux38.IN5
i_rt[0] => Mux39.IN5
i_rt[0] => Mux40.IN5
i_rt[0] => Mux41.IN5
i_rt[0] => Mux42.IN5
i_rt[0] => Mux43.IN5
i_rt[0] => Mux44.IN5
i_rt[0] => Mux45.IN5
i_rt[0] => Mux46.IN5
i_rt[0] => Mux47.IN5
i_rt[0] => Mux48.IN5
i_rt[0] => Mux49.IN5
i_rt[0] => Mux50.IN5
i_rt[0] => Mux51.IN5
i_rt[0] => Mux52.IN5
i_rt[0] => Mux53.IN5
i_rt[0] => Mux54.IN5
i_rt[0] => Mux55.IN5
i_rt[0] => Mux56.IN5
i_rt[0] => Mux57.IN5
i_rt[0] => Mux58.IN5
i_rt[0] => Mux59.IN5
i_rt[0] => Mux60.IN5
i_rt[0] => Mux61.IN5
i_rt[0] => Mux62.IN5
i_rt[0] => Mux63.IN5
i_rt[0] => Mux64.IN5
i_rt[0] => Mux65.IN5
i_rt[0] => Mux66.IN5
i_rt[0] => mux_32_1:mux2.i_sel[0]
i_rt[1] => Mux35.IN4
i_rt[1] => Mux36.IN4
i_rt[1] => Mux37.IN4
i_rt[1] => Mux38.IN4
i_rt[1] => Mux39.IN4
i_rt[1] => Mux40.IN4
i_rt[1] => Mux41.IN4
i_rt[1] => Mux42.IN4
i_rt[1] => Mux43.IN4
i_rt[1] => Mux44.IN4
i_rt[1] => Mux45.IN4
i_rt[1] => Mux46.IN4
i_rt[1] => Mux47.IN4
i_rt[1] => Mux48.IN4
i_rt[1] => Mux49.IN4
i_rt[1] => Mux50.IN4
i_rt[1] => Mux51.IN4
i_rt[1] => Mux52.IN4
i_rt[1] => Mux53.IN4
i_rt[1] => Mux54.IN4
i_rt[1] => Mux55.IN4
i_rt[1] => Mux56.IN4
i_rt[1] => Mux57.IN4
i_rt[1] => Mux58.IN4
i_rt[1] => Mux59.IN4
i_rt[1] => Mux60.IN4
i_rt[1] => Mux61.IN4
i_rt[1] => Mux62.IN4
i_rt[1] => Mux63.IN4
i_rt[1] => Mux64.IN4
i_rt[1] => Mux65.IN4
i_rt[1] => Mux66.IN4
i_rt[1] => mux_32_1:mux2.i_sel[1]
i_rt[2] => Mux35.IN3
i_rt[2] => Mux36.IN3
i_rt[2] => Mux37.IN3
i_rt[2] => Mux38.IN3
i_rt[2] => Mux39.IN3
i_rt[2] => Mux40.IN3
i_rt[2] => Mux41.IN3
i_rt[2] => Mux42.IN3
i_rt[2] => Mux43.IN3
i_rt[2] => Mux44.IN3
i_rt[2] => Mux45.IN3
i_rt[2] => Mux46.IN3
i_rt[2] => Mux47.IN3
i_rt[2] => Mux48.IN3
i_rt[2] => Mux49.IN3
i_rt[2] => Mux50.IN3
i_rt[2] => Mux51.IN3
i_rt[2] => Mux52.IN3
i_rt[2] => Mux53.IN3
i_rt[2] => Mux54.IN3
i_rt[2] => Mux55.IN3
i_rt[2] => Mux56.IN3
i_rt[2] => Mux57.IN3
i_rt[2] => Mux58.IN3
i_rt[2] => Mux59.IN3
i_rt[2] => Mux60.IN3
i_rt[2] => Mux61.IN3
i_rt[2] => Mux62.IN3
i_rt[2] => Mux63.IN3
i_rt[2] => Mux64.IN3
i_rt[2] => Mux65.IN3
i_rt[2] => Mux66.IN3
i_rt[2] => mux_32_1:mux2.i_sel[2]
i_rt[3] => Mux35.IN2
i_rt[3] => Mux36.IN2
i_rt[3] => Mux37.IN2
i_rt[3] => Mux38.IN2
i_rt[3] => Mux39.IN2
i_rt[3] => Mux40.IN2
i_rt[3] => Mux41.IN2
i_rt[3] => Mux42.IN2
i_rt[3] => Mux43.IN2
i_rt[3] => Mux44.IN2
i_rt[3] => Mux45.IN2
i_rt[3] => Mux46.IN2
i_rt[3] => Mux47.IN2
i_rt[3] => Mux48.IN2
i_rt[3] => Mux49.IN2
i_rt[3] => Mux50.IN2
i_rt[3] => Mux51.IN2
i_rt[3] => Mux52.IN2
i_rt[3] => Mux53.IN2
i_rt[3] => Mux54.IN2
i_rt[3] => Mux55.IN2
i_rt[3] => Mux56.IN2
i_rt[3] => Mux57.IN2
i_rt[3] => Mux58.IN2
i_rt[3] => Mux59.IN2
i_rt[3] => Mux60.IN2
i_rt[3] => Mux61.IN2
i_rt[3] => Mux62.IN2
i_rt[3] => Mux63.IN2
i_rt[3] => Mux64.IN2
i_rt[3] => Mux65.IN2
i_rt[3] => Mux66.IN2
i_rt[3] => mux_32_1:mux2.i_sel[3]
i_rt[4] => Mux35.IN1
i_rt[4] => Mux36.IN1
i_rt[4] => Mux37.IN1
i_rt[4] => Mux38.IN1
i_rt[4] => Mux39.IN1
i_rt[4] => Mux40.IN1
i_rt[4] => Mux41.IN1
i_rt[4] => Mux42.IN1
i_rt[4] => Mux43.IN1
i_rt[4] => Mux44.IN1
i_rt[4] => Mux45.IN1
i_rt[4] => Mux46.IN1
i_rt[4] => Mux47.IN1
i_rt[4] => Mux48.IN1
i_rt[4] => Mux49.IN1
i_rt[4] => Mux50.IN1
i_rt[4] => Mux51.IN1
i_rt[4] => Mux52.IN1
i_rt[4] => Mux53.IN1
i_rt[4] => Mux54.IN1
i_rt[4] => Mux55.IN1
i_rt[4] => Mux56.IN1
i_rt[4] => Mux57.IN1
i_rt[4] => Mux58.IN1
i_rt[4] => Mux59.IN1
i_rt[4] => Mux60.IN1
i_rt[4] => Mux61.IN1
i_rt[4] => Mux62.IN1
i_rt[4] => Mux63.IN1
i_rt[4] => Mux64.IN1
i_rt[4] => Mux65.IN1
i_rt[4] => Mux66.IN1
i_rt[4] => mux_32_1:mux2.i_sel[4]
o_data_a[0] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
o_data_a[1] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
o_data_a[2] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
o_data_a[3] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
o_data_a[4] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
o_data_a[5] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
o_data_a[6] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
o_data_a[7] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
o_data_a[8] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
o_data_a[9] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
o_data_a[10] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
o_data_a[11] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
o_data_a[12] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
o_data_a[13] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
o_data_a[14] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
o_data_a[15] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
o_data_a[16] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
o_data_a[17] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
o_data_a[18] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
o_data_a[19] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
o_data_a[20] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
o_data_a[21] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
o_data_a[22] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
o_data_a[23] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
o_data_a[24] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
o_data_a[25] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o_data_a[26] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
o_data_a[27] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o_data_a[28] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o_data_a[29] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o_data_a[30] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o_data_a[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
o_data_b[0] <= Mux66.DB_MAX_OUTPUT_PORT_TYPE
o_data_b[1] <= Mux65.DB_MAX_OUTPUT_PORT_TYPE
o_data_b[2] <= Mux64.DB_MAX_OUTPUT_PORT_TYPE
o_data_b[3] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
o_data_b[4] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
o_data_b[5] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
o_data_b[6] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
o_data_b[7] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
o_data_b[8] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
o_data_b[9] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
o_data_b[10] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
o_data_b[11] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
o_data_b[12] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
o_data_b[13] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
o_data_b[14] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
o_data_b[15] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
o_data_b[16] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
o_data_b[17] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
o_data_b[18] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
o_data_b[19] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
o_data_b[20] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
o_data_b[21] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
o_data_b[22] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
o_data_b[23] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
o_data_b[24] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
o_data_b[25] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
o_data_b[26] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
o_data_b[27] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
o_data_b[28] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
o_data_b[29] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
o_data_b[30] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
o_data_b[31] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
o_v0[0] <= mux_32_1:mux3.o_out[0]
o_v0[1] <= mux_32_1:mux3.o_out[1]
o_v0[2] <= mux_32_1:mux3.o_out[2]
o_v0[3] <= mux_32_1:mux3.o_out[3]
o_v0[4] <= mux_32_1:mux3.o_out[4]
o_v0[5] <= mux_32_1:mux3.o_out[5]
o_v0[6] <= mux_32_1:mux3.o_out[6]
o_v0[7] <= mux_32_1:mux3.o_out[7]
o_v0[8] <= mux_32_1:mux3.o_out[8]
o_v0[9] <= mux_32_1:mux3.o_out[9]
o_v0[10] <= mux_32_1:mux3.o_out[10]
o_v0[11] <= mux_32_1:mux3.o_out[11]
o_v0[12] <= mux_32_1:mux3.o_out[12]
o_v0[13] <= mux_32_1:mux3.o_out[13]
o_v0[14] <= mux_32_1:mux3.o_out[14]
o_v0[15] <= mux_32_1:mux3.o_out[15]
o_v0[16] <= mux_32_1:mux3.o_out[16]
o_v0[17] <= mux_32_1:mux3.o_out[17]
o_v0[18] <= mux_32_1:mux3.o_out[18]
o_v0[19] <= mux_32_1:mux3.o_out[19]
o_v0[20] <= mux_32_1:mux3.o_out[20]
o_v0[21] <= mux_32_1:mux3.o_out[21]
o_v0[22] <= mux_32_1:mux3.o_out[22]
o_v0[23] <= mux_32_1:mux3.o_out[23]
o_v0[24] <= mux_32_1:mux3.o_out[24]
o_v0[25] <= mux_32_1:mux3.o_out[25]
o_v0[26] <= mux_32_1:mux3.o_out[26]
o_v0[27] <= mux_32_1:mux3.o_out[27]
o_v0[28] <= mux_32_1:mux3.o_out[28]
o_v0[29] <= mux_32_1:mux3.o_out[29]
o_v0[30] <= mux_32_1:mux3.o_out[30]
o_v0[31] <= mux_32_1:mux3.o_out[31]


|MIPS_Processor|register_file:reg_file|n_bit_register:\regs:0:reg_i
i_clk => s_Q[0].CLK
i_clk => s_Q[1].CLK
i_clk => s_Q[2].CLK
i_clk => s_Q[3].CLK
i_clk => s_Q[4].CLK
i_clk => s_Q[5].CLK
i_clk => s_Q[6].CLK
i_clk => s_Q[7].CLK
i_clk => s_Q[8].CLK
i_clk => s_Q[9].CLK
i_clk => s_Q[10].CLK
i_clk => s_Q[11].CLK
i_clk => s_Q[12].CLK
i_clk => s_Q[13].CLK
i_clk => s_Q[14].CLK
i_clk => s_Q[15].CLK
i_clk => s_Q[16].CLK
i_clk => s_Q[17].CLK
i_clk => s_Q[18].CLK
i_clk => s_Q[19].CLK
i_clk => s_Q[20].CLK
i_clk => s_Q[21].CLK
i_clk => s_Q[22].CLK
i_clk => s_Q[23].CLK
i_clk => s_Q[24].CLK
i_clk => s_Q[25].CLK
i_clk => s_Q[26].CLK
i_clk => s_Q[27].CLK
i_clk => s_Q[28].CLK
i_clk => s_Q[29].CLK
i_clk => s_Q[30].CLK
i_clk => s_Q[31].CLK
i_rst => s_Q[0].ACLR
i_rst => s_Q[1].ACLR
i_rst => s_Q[2].ACLR
i_rst => s_Q[3].ACLR
i_rst => s_Q[4].ACLR
i_rst => s_Q[5].ACLR
i_rst => s_Q[6].ACLR
i_rst => s_Q[7].ACLR
i_rst => s_Q[8].ACLR
i_rst => s_Q[9].ACLR
i_rst => s_Q[10].ACLR
i_rst => s_Q[11].ACLR
i_rst => s_Q[12].ACLR
i_rst => s_Q[13].ACLR
i_rst => s_Q[14].ACLR
i_rst => s_Q[15].ACLR
i_rst => s_Q[16].ACLR
i_rst => s_Q[17].ACLR
i_rst => s_Q[18].ACLR
i_rst => s_Q[19].ACLR
i_rst => s_Q[20].ACLR
i_rst => s_Q[21].ACLR
i_rst => s_Q[22].ACLR
i_rst => s_Q[23].ACLR
i_rst => s_Q[24].ACLR
i_rst => s_Q[25].ACLR
i_rst => s_Q[26].ACLR
i_rst => s_Q[27].ACLR
i_rst => s_Q[28].ACLR
i_rst => s_Q[29].ACLR
i_rst => s_Q[30].ACLR
i_rst => s_Q[31].ACLR
i_we => s_Q[0].ENA
i_we => s_Q[31].ENA
i_we => s_Q[30].ENA
i_we => s_Q[29].ENA
i_we => s_Q[28].ENA
i_we => s_Q[27].ENA
i_we => s_Q[26].ENA
i_we => s_Q[25].ENA
i_we => s_Q[24].ENA
i_we => s_Q[23].ENA
i_we => s_Q[22].ENA
i_we => s_Q[21].ENA
i_we => s_Q[20].ENA
i_we => s_Q[19].ENA
i_we => s_Q[18].ENA
i_we => s_Q[17].ENA
i_we => s_Q[16].ENA
i_we => s_Q[15].ENA
i_we => s_Q[14].ENA
i_we => s_Q[13].ENA
i_we => s_Q[12].ENA
i_we => s_Q[11].ENA
i_we => s_Q[10].ENA
i_we => s_Q[9].ENA
i_we => s_Q[8].ENA
i_we => s_Q[7].ENA
i_we => s_Q[6].ENA
i_we => s_Q[5].ENA
i_we => s_Q[4].ENA
i_we => s_Q[3].ENA
i_we => s_Q[2].ENA
i_we => s_Q[1].ENA
i_in[0] => s_Q[0].DATAIN
i_in[1] => s_Q[1].DATAIN
i_in[2] => s_Q[2].DATAIN
i_in[3] => s_Q[3].DATAIN
i_in[4] => s_Q[4].DATAIN
i_in[5] => s_Q[5].DATAIN
i_in[6] => s_Q[6].DATAIN
i_in[7] => s_Q[7].DATAIN
i_in[8] => s_Q[8].DATAIN
i_in[9] => s_Q[9].DATAIN
i_in[10] => s_Q[10].DATAIN
i_in[11] => s_Q[11].DATAIN
i_in[12] => s_Q[12].DATAIN
i_in[13] => s_Q[13].DATAIN
i_in[14] => s_Q[14].DATAIN
i_in[15] => s_Q[15].DATAIN
i_in[16] => s_Q[16].DATAIN
i_in[17] => s_Q[17].DATAIN
i_in[18] => s_Q[18].DATAIN
i_in[19] => s_Q[19].DATAIN
i_in[20] => s_Q[20].DATAIN
i_in[21] => s_Q[21].DATAIN
i_in[22] => s_Q[22].DATAIN
i_in[23] => s_Q[23].DATAIN
i_in[24] => s_Q[24].DATAIN
i_in[25] => s_Q[25].DATAIN
i_in[26] => s_Q[26].DATAIN
i_in[27] => s_Q[27].DATAIN
i_in[28] => s_Q[28].DATAIN
i_in[29] => s_Q[29].DATAIN
i_in[30] => s_Q[30].DATAIN
i_in[31] => s_Q[31].DATAIN
o_out[0] <= s_Q[0].DB_MAX_OUTPUT_PORT_TYPE
o_out[1] <= s_Q[1].DB_MAX_OUTPUT_PORT_TYPE
o_out[2] <= s_Q[2].DB_MAX_OUTPUT_PORT_TYPE
o_out[3] <= s_Q[3].DB_MAX_OUTPUT_PORT_TYPE
o_out[4] <= s_Q[4].DB_MAX_OUTPUT_PORT_TYPE
o_out[5] <= s_Q[5].DB_MAX_OUTPUT_PORT_TYPE
o_out[6] <= s_Q[6].DB_MAX_OUTPUT_PORT_TYPE
o_out[7] <= s_Q[7].DB_MAX_OUTPUT_PORT_TYPE
o_out[8] <= s_Q[8].DB_MAX_OUTPUT_PORT_TYPE
o_out[9] <= s_Q[9].DB_MAX_OUTPUT_PORT_TYPE
o_out[10] <= s_Q[10].DB_MAX_OUTPUT_PORT_TYPE
o_out[11] <= s_Q[11].DB_MAX_OUTPUT_PORT_TYPE
o_out[12] <= s_Q[12].DB_MAX_OUTPUT_PORT_TYPE
o_out[13] <= s_Q[13].DB_MAX_OUTPUT_PORT_TYPE
o_out[14] <= s_Q[14].DB_MAX_OUTPUT_PORT_TYPE
o_out[15] <= s_Q[15].DB_MAX_OUTPUT_PORT_TYPE
o_out[16] <= s_Q[16].DB_MAX_OUTPUT_PORT_TYPE
o_out[17] <= s_Q[17].DB_MAX_OUTPUT_PORT_TYPE
o_out[18] <= s_Q[18].DB_MAX_OUTPUT_PORT_TYPE
o_out[19] <= s_Q[19].DB_MAX_OUTPUT_PORT_TYPE
o_out[20] <= s_Q[20].DB_MAX_OUTPUT_PORT_TYPE
o_out[21] <= s_Q[21].DB_MAX_OUTPUT_PORT_TYPE
o_out[22] <= s_Q[22].DB_MAX_OUTPUT_PORT_TYPE
o_out[23] <= s_Q[23].DB_MAX_OUTPUT_PORT_TYPE
o_out[24] <= s_Q[24].DB_MAX_OUTPUT_PORT_TYPE
o_out[25] <= s_Q[25].DB_MAX_OUTPUT_PORT_TYPE
o_out[26] <= s_Q[26].DB_MAX_OUTPUT_PORT_TYPE
o_out[27] <= s_Q[27].DB_MAX_OUTPUT_PORT_TYPE
o_out[28] <= s_Q[28].DB_MAX_OUTPUT_PORT_TYPE
o_out[29] <= s_Q[29].DB_MAX_OUTPUT_PORT_TYPE
o_out[30] <= s_Q[30].DB_MAX_OUTPUT_PORT_TYPE
o_out[31] <= s_Q[31].DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|register_file:reg_file|n_bit_register:\regs:1:reg_i
i_clk => s_Q[0].CLK
i_clk => s_Q[1].CLK
i_clk => s_Q[2].CLK
i_clk => s_Q[3].CLK
i_clk => s_Q[4].CLK
i_clk => s_Q[5].CLK
i_clk => s_Q[6].CLK
i_clk => s_Q[7].CLK
i_clk => s_Q[8].CLK
i_clk => s_Q[9].CLK
i_clk => s_Q[10].CLK
i_clk => s_Q[11].CLK
i_clk => s_Q[12].CLK
i_clk => s_Q[13].CLK
i_clk => s_Q[14].CLK
i_clk => s_Q[15].CLK
i_clk => s_Q[16].CLK
i_clk => s_Q[17].CLK
i_clk => s_Q[18].CLK
i_clk => s_Q[19].CLK
i_clk => s_Q[20].CLK
i_clk => s_Q[21].CLK
i_clk => s_Q[22].CLK
i_clk => s_Q[23].CLK
i_clk => s_Q[24].CLK
i_clk => s_Q[25].CLK
i_clk => s_Q[26].CLK
i_clk => s_Q[27].CLK
i_clk => s_Q[28].CLK
i_clk => s_Q[29].CLK
i_clk => s_Q[30].CLK
i_clk => s_Q[31].CLK
i_rst => s_Q[0].ACLR
i_rst => s_Q[1].ACLR
i_rst => s_Q[2].ACLR
i_rst => s_Q[3].ACLR
i_rst => s_Q[4].ACLR
i_rst => s_Q[5].ACLR
i_rst => s_Q[6].ACLR
i_rst => s_Q[7].ACLR
i_rst => s_Q[8].ACLR
i_rst => s_Q[9].ACLR
i_rst => s_Q[10].ACLR
i_rst => s_Q[11].ACLR
i_rst => s_Q[12].ACLR
i_rst => s_Q[13].ACLR
i_rst => s_Q[14].ACLR
i_rst => s_Q[15].ACLR
i_rst => s_Q[16].ACLR
i_rst => s_Q[17].ACLR
i_rst => s_Q[18].ACLR
i_rst => s_Q[19].ACLR
i_rst => s_Q[20].ACLR
i_rst => s_Q[21].ACLR
i_rst => s_Q[22].ACLR
i_rst => s_Q[23].ACLR
i_rst => s_Q[24].ACLR
i_rst => s_Q[25].ACLR
i_rst => s_Q[26].ACLR
i_rst => s_Q[27].ACLR
i_rst => s_Q[28].ACLR
i_rst => s_Q[29].ACLR
i_rst => s_Q[30].ACLR
i_rst => s_Q[31].ACLR
i_we => s_Q[0].ENA
i_we => s_Q[31].ENA
i_we => s_Q[30].ENA
i_we => s_Q[29].ENA
i_we => s_Q[28].ENA
i_we => s_Q[27].ENA
i_we => s_Q[26].ENA
i_we => s_Q[25].ENA
i_we => s_Q[24].ENA
i_we => s_Q[23].ENA
i_we => s_Q[22].ENA
i_we => s_Q[21].ENA
i_we => s_Q[20].ENA
i_we => s_Q[19].ENA
i_we => s_Q[18].ENA
i_we => s_Q[17].ENA
i_we => s_Q[16].ENA
i_we => s_Q[15].ENA
i_we => s_Q[14].ENA
i_we => s_Q[13].ENA
i_we => s_Q[12].ENA
i_we => s_Q[11].ENA
i_we => s_Q[10].ENA
i_we => s_Q[9].ENA
i_we => s_Q[8].ENA
i_we => s_Q[7].ENA
i_we => s_Q[6].ENA
i_we => s_Q[5].ENA
i_we => s_Q[4].ENA
i_we => s_Q[3].ENA
i_we => s_Q[2].ENA
i_we => s_Q[1].ENA
i_in[0] => s_Q[0].DATAIN
i_in[1] => s_Q[1].DATAIN
i_in[2] => s_Q[2].DATAIN
i_in[3] => s_Q[3].DATAIN
i_in[4] => s_Q[4].DATAIN
i_in[5] => s_Q[5].DATAIN
i_in[6] => s_Q[6].DATAIN
i_in[7] => s_Q[7].DATAIN
i_in[8] => s_Q[8].DATAIN
i_in[9] => s_Q[9].DATAIN
i_in[10] => s_Q[10].DATAIN
i_in[11] => s_Q[11].DATAIN
i_in[12] => s_Q[12].DATAIN
i_in[13] => s_Q[13].DATAIN
i_in[14] => s_Q[14].DATAIN
i_in[15] => s_Q[15].DATAIN
i_in[16] => s_Q[16].DATAIN
i_in[17] => s_Q[17].DATAIN
i_in[18] => s_Q[18].DATAIN
i_in[19] => s_Q[19].DATAIN
i_in[20] => s_Q[20].DATAIN
i_in[21] => s_Q[21].DATAIN
i_in[22] => s_Q[22].DATAIN
i_in[23] => s_Q[23].DATAIN
i_in[24] => s_Q[24].DATAIN
i_in[25] => s_Q[25].DATAIN
i_in[26] => s_Q[26].DATAIN
i_in[27] => s_Q[27].DATAIN
i_in[28] => s_Q[28].DATAIN
i_in[29] => s_Q[29].DATAIN
i_in[30] => s_Q[30].DATAIN
i_in[31] => s_Q[31].DATAIN
o_out[0] <= s_Q[0].DB_MAX_OUTPUT_PORT_TYPE
o_out[1] <= s_Q[1].DB_MAX_OUTPUT_PORT_TYPE
o_out[2] <= s_Q[2].DB_MAX_OUTPUT_PORT_TYPE
o_out[3] <= s_Q[3].DB_MAX_OUTPUT_PORT_TYPE
o_out[4] <= s_Q[4].DB_MAX_OUTPUT_PORT_TYPE
o_out[5] <= s_Q[5].DB_MAX_OUTPUT_PORT_TYPE
o_out[6] <= s_Q[6].DB_MAX_OUTPUT_PORT_TYPE
o_out[7] <= s_Q[7].DB_MAX_OUTPUT_PORT_TYPE
o_out[8] <= s_Q[8].DB_MAX_OUTPUT_PORT_TYPE
o_out[9] <= s_Q[9].DB_MAX_OUTPUT_PORT_TYPE
o_out[10] <= s_Q[10].DB_MAX_OUTPUT_PORT_TYPE
o_out[11] <= s_Q[11].DB_MAX_OUTPUT_PORT_TYPE
o_out[12] <= s_Q[12].DB_MAX_OUTPUT_PORT_TYPE
o_out[13] <= s_Q[13].DB_MAX_OUTPUT_PORT_TYPE
o_out[14] <= s_Q[14].DB_MAX_OUTPUT_PORT_TYPE
o_out[15] <= s_Q[15].DB_MAX_OUTPUT_PORT_TYPE
o_out[16] <= s_Q[16].DB_MAX_OUTPUT_PORT_TYPE
o_out[17] <= s_Q[17].DB_MAX_OUTPUT_PORT_TYPE
o_out[18] <= s_Q[18].DB_MAX_OUTPUT_PORT_TYPE
o_out[19] <= s_Q[19].DB_MAX_OUTPUT_PORT_TYPE
o_out[20] <= s_Q[20].DB_MAX_OUTPUT_PORT_TYPE
o_out[21] <= s_Q[21].DB_MAX_OUTPUT_PORT_TYPE
o_out[22] <= s_Q[22].DB_MAX_OUTPUT_PORT_TYPE
o_out[23] <= s_Q[23].DB_MAX_OUTPUT_PORT_TYPE
o_out[24] <= s_Q[24].DB_MAX_OUTPUT_PORT_TYPE
o_out[25] <= s_Q[25].DB_MAX_OUTPUT_PORT_TYPE
o_out[26] <= s_Q[26].DB_MAX_OUTPUT_PORT_TYPE
o_out[27] <= s_Q[27].DB_MAX_OUTPUT_PORT_TYPE
o_out[28] <= s_Q[28].DB_MAX_OUTPUT_PORT_TYPE
o_out[29] <= s_Q[29].DB_MAX_OUTPUT_PORT_TYPE
o_out[30] <= s_Q[30].DB_MAX_OUTPUT_PORT_TYPE
o_out[31] <= s_Q[31].DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|register_file:reg_file|n_bit_register:\regs:2:reg_i
i_clk => s_Q[0].CLK
i_clk => s_Q[1].CLK
i_clk => s_Q[2].CLK
i_clk => s_Q[3].CLK
i_clk => s_Q[4].CLK
i_clk => s_Q[5].CLK
i_clk => s_Q[6].CLK
i_clk => s_Q[7].CLK
i_clk => s_Q[8].CLK
i_clk => s_Q[9].CLK
i_clk => s_Q[10].CLK
i_clk => s_Q[11].CLK
i_clk => s_Q[12].CLK
i_clk => s_Q[13].CLK
i_clk => s_Q[14].CLK
i_clk => s_Q[15].CLK
i_clk => s_Q[16].CLK
i_clk => s_Q[17].CLK
i_clk => s_Q[18].CLK
i_clk => s_Q[19].CLK
i_clk => s_Q[20].CLK
i_clk => s_Q[21].CLK
i_clk => s_Q[22].CLK
i_clk => s_Q[23].CLK
i_clk => s_Q[24].CLK
i_clk => s_Q[25].CLK
i_clk => s_Q[26].CLK
i_clk => s_Q[27].CLK
i_clk => s_Q[28].CLK
i_clk => s_Q[29].CLK
i_clk => s_Q[30].CLK
i_clk => s_Q[31].CLK
i_rst => s_Q[0].ACLR
i_rst => s_Q[1].ACLR
i_rst => s_Q[2].ACLR
i_rst => s_Q[3].ACLR
i_rst => s_Q[4].ACLR
i_rst => s_Q[5].ACLR
i_rst => s_Q[6].ACLR
i_rst => s_Q[7].ACLR
i_rst => s_Q[8].ACLR
i_rst => s_Q[9].ACLR
i_rst => s_Q[10].ACLR
i_rst => s_Q[11].ACLR
i_rst => s_Q[12].ACLR
i_rst => s_Q[13].ACLR
i_rst => s_Q[14].ACLR
i_rst => s_Q[15].ACLR
i_rst => s_Q[16].ACLR
i_rst => s_Q[17].ACLR
i_rst => s_Q[18].ACLR
i_rst => s_Q[19].ACLR
i_rst => s_Q[20].ACLR
i_rst => s_Q[21].ACLR
i_rst => s_Q[22].ACLR
i_rst => s_Q[23].ACLR
i_rst => s_Q[24].ACLR
i_rst => s_Q[25].ACLR
i_rst => s_Q[26].ACLR
i_rst => s_Q[27].ACLR
i_rst => s_Q[28].ACLR
i_rst => s_Q[29].ACLR
i_rst => s_Q[30].ACLR
i_rst => s_Q[31].ACLR
i_we => s_Q[0].ENA
i_we => s_Q[31].ENA
i_we => s_Q[30].ENA
i_we => s_Q[29].ENA
i_we => s_Q[28].ENA
i_we => s_Q[27].ENA
i_we => s_Q[26].ENA
i_we => s_Q[25].ENA
i_we => s_Q[24].ENA
i_we => s_Q[23].ENA
i_we => s_Q[22].ENA
i_we => s_Q[21].ENA
i_we => s_Q[20].ENA
i_we => s_Q[19].ENA
i_we => s_Q[18].ENA
i_we => s_Q[17].ENA
i_we => s_Q[16].ENA
i_we => s_Q[15].ENA
i_we => s_Q[14].ENA
i_we => s_Q[13].ENA
i_we => s_Q[12].ENA
i_we => s_Q[11].ENA
i_we => s_Q[10].ENA
i_we => s_Q[9].ENA
i_we => s_Q[8].ENA
i_we => s_Q[7].ENA
i_we => s_Q[6].ENA
i_we => s_Q[5].ENA
i_we => s_Q[4].ENA
i_we => s_Q[3].ENA
i_we => s_Q[2].ENA
i_we => s_Q[1].ENA
i_in[0] => s_Q[0].DATAIN
i_in[1] => s_Q[1].DATAIN
i_in[2] => s_Q[2].DATAIN
i_in[3] => s_Q[3].DATAIN
i_in[4] => s_Q[4].DATAIN
i_in[5] => s_Q[5].DATAIN
i_in[6] => s_Q[6].DATAIN
i_in[7] => s_Q[7].DATAIN
i_in[8] => s_Q[8].DATAIN
i_in[9] => s_Q[9].DATAIN
i_in[10] => s_Q[10].DATAIN
i_in[11] => s_Q[11].DATAIN
i_in[12] => s_Q[12].DATAIN
i_in[13] => s_Q[13].DATAIN
i_in[14] => s_Q[14].DATAIN
i_in[15] => s_Q[15].DATAIN
i_in[16] => s_Q[16].DATAIN
i_in[17] => s_Q[17].DATAIN
i_in[18] => s_Q[18].DATAIN
i_in[19] => s_Q[19].DATAIN
i_in[20] => s_Q[20].DATAIN
i_in[21] => s_Q[21].DATAIN
i_in[22] => s_Q[22].DATAIN
i_in[23] => s_Q[23].DATAIN
i_in[24] => s_Q[24].DATAIN
i_in[25] => s_Q[25].DATAIN
i_in[26] => s_Q[26].DATAIN
i_in[27] => s_Q[27].DATAIN
i_in[28] => s_Q[28].DATAIN
i_in[29] => s_Q[29].DATAIN
i_in[30] => s_Q[30].DATAIN
i_in[31] => s_Q[31].DATAIN
o_out[0] <= s_Q[0].DB_MAX_OUTPUT_PORT_TYPE
o_out[1] <= s_Q[1].DB_MAX_OUTPUT_PORT_TYPE
o_out[2] <= s_Q[2].DB_MAX_OUTPUT_PORT_TYPE
o_out[3] <= s_Q[3].DB_MAX_OUTPUT_PORT_TYPE
o_out[4] <= s_Q[4].DB_MAX_OUTPUT_PORT_TYPE
o_out[5] <= s_Q[5].DB_MAX_OUTPUT_PORT_TYPE
o_out[6] <= s_Q[6].DB_MAX_OUTPUT_PORT_TYPE
o_out[7] <= s_Q[7].DB_MAX_OUTPUT_PORT_TYPE
o_out[8] <= s_Q[8].DB_MAX_OUTPUT_PORT_TYPE
o_out[9] <= s_Q[9].DB_MAX_OUTPUT_PORT_TYPE
o_out[10] <= s_Q[10].DB_MAX_OUTPUT_PORT_TYPE
o_out[11] <= s_Q[11].DB_MAX_OUTPUT_PORT_TYPE
o_out[12] <= s_Q[12].DB_MAX_OUTPUT_PORT_TYPE
o_out[13] <= s_Q[13].DB_MAX_OUTPUT_PORT_TYPE
o_out[14] <= s_Q[14].DB_MAX_OUTPUT_PORT_TYPE
o_out[15] <= s_Q[15].DB_MAX_OUTPUT_PORT_TYPE
o_out[16] <= s_Q[16].DB_MAX_OUTPUT_PORT_TYPE
o_out[17] <= s_Q[17].DB_MAX_OUTPUT_PORT_TYPE
o_out[18] <= s_Q[18].DB_MAX_OUTPUT_PORT_TYPE
o_out[19] <= s_Q[19].DB_MAX_OUTPUT_PORT_TYPE
o_out[20] <= s_Q[20].DB_MAX_OUTPUT_PORT_TYPE
o_out[21] <= s_Q[21].DB_MAX_OUTPUT_PORT_TYPE
o_out[22] <= s_Q[22].DB_MAX_OUTPUT_PORT_TYPE
o_out[23] <= s_Q[23].DB_MAX_OUTPUT_PORT_TYPE
o_out[24] <= s_Q[24].DB_MAX_OUTPUT_PORT_TYPE
o_out[25] <= s_Q[25].DB_MAX_OUTPUT_PORT_TYPE
o_out[26] <= s_Q[26].DB_MAX_OUTPUT_PORT_TYPE
o_out[27] <= s_Q[27].DB_MAX_OUTPUT_PORT_TYPE
o_out[28] <= s_Q[28].DB_MAX_OUTPUT_PORT_TYPE
o_out[29] <= s_Q[29].DB_MAX_OUTPUT_PORT_TYPE
o_out[30] <= s_Q[30].DB_MAX_OUTPUT_PORT_TYPE
o_out[31] <= s_Q[31].DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|register_file:reg_file|n_bit_register:\regs:3:reg_i
i_clk => s_Q[0].CLK
i_clk => s_Q[1].CLK
i_clk => s_Q[2].CLK
i_clk => s_Q[3].CLK
i_clk => s_Q[4].CLK
i_clk => s_Q[5].CLK
i_clk => s_Q[6].CLK
i_clk => s_Q[7].CLK
i_clk => s_Q[8].CLK
i_clk => s_Q[9].CLK
i_clk => s_Q[10].CLK
i_clk => s_Q[11].CLK
i_clk => s_Q[12].CLK
i_clk => s_Q[13].CLK
i_clk => s_Q[14].CLK
i_clk => s_Q[15].CLK
i_clk => s_Q[16].CLK
i_clk => s_Q[17].CLK
i_clk => s_Q[18].CLK
i_clk => s_Q[19].CLK
i_clk => s_Q[20].CLK
i_clk => s_Q[21].CLK
i_clk => s_Q[22].CLK
i_clk => s_Q[23].CLK
i_clk => s_Q[24].CLK
i_clk => s_Q[25].CLK
i_clk => s_Q[26].CLK
i_clk => s_Q[27].CLK
i_clk => s_Q[28].CLK
i_clk => s_Q[29].CLK
i_clk => s_Q[30].CLK
i_clk => s_Q[31].CLK
i_rst => s_Q[0].ACLR
i_rst => s_Q[1].ACLR
i_rst => s_Q[2].ACLR
i_rst => s_Q[3].ACLR
i_rst => s_Q[4].ACLR
i_rst => s_Q[5].ACLR
i_rst => s_Q[6].ACLR
i_rst => s_Q[7].ACLR
i_rst => s_Q[8].ACLR
i_rst => s_Q[9].ACLR
i_rst => s_Q[10].ACLR
i_rst => s_Q[11].ACLR
i_rst => s_Q[12].ACLR
i_rst => s_Q[13].ACLR
i_rst => s_Q[14].ACLR
i_rst => s_Q[15].ACLR
i_rst => s_Q[16].ACLR
i_rst => s_Q[17].ACLR
i_rst => s_Q[18].ACLR
i_rst => s_Q[19].ACLR
i_rst => s_Q[20].ACLR
i_rst => s_Q[21].ACLR
i_rst => s_Q[22].ACLR
i_rst => s_Q[23].ACLR
i_rst => s_Q[24].ACLR
i_rst => s_Q[25].ACLR
i_rst => s_Q[26].ACLR
i_rst => s_Q[27].ACLR
i_rst => s_Q[28].ACLR
i_rst => s_Q[29].ACLR
i_rst => s_Q[30].ACLR
i_rst => s_Q[31].ACLR
i_we => s_Q[0].ENA
i_we => s_Q[31].ENA
i_we => s_Q[30].ENA
i_we => s_Q[29].ENA
i_we => s_Q[28].ENA
i_we => s_Q[27].ENA
i_we => s_Q[26].ENA
i_we => s_Q[25].ENA
i_we => s_Q[24].ENA
i_we => s_Q[23].ENA
i_we => s_Q[22].ENA
i_we => s_Q[21].ENA
i_we => s_Q[20].ENA
i_we => s_Q[19].ENA
i_we => s_Q[18].ENA
i_we => s_Q[17].ENA
i_we => s_Q[16].ENA
i_we => s_Q[15].ENA
i_we => s_Q[14].ENA
i_we => s_Q[13].ENA
i_we => s_Q[12].ENA
i_we => s_Q[11].ENA
i_we => s_Q[10].ENA
i_we => s_Q[9].ENA
i_we => s_Q[8].ENA
i_we => s_Q[7].ENA
i_we => s_Q[6].ENA
i_we => s_Q[5].ENA
i_we => s_Q[4].ENA
i_we => s_Q[3].ENA
i_we => s_Q[2].ENA
i_we => s_Q[1].ENA
i_in[0] => s_Q[0].DATAIN
i_in[1] => s_Q[1].DATAIN
i_in[2] => s_Q[2].DATAIN
i_in[3] => s_Q[3].DATAIN
i_in[4] => s_Q[4].DATAIN
i_in[5] => s_Q[5].DATAIN
i_in[6] => s_Q[6].DATAIN
i_in[7] => s_Q[7].DATAIN
i_in[8] => s_Q[8].DATAIN
i_in[9] => s_Q[9].DATAIN
i_in[10] => s_Q[10].DATAIN
i_in[11] => s_Q[11].DATAIN
i_in[12] => s_Q[12].DATAIN
i_in[13] => s_Q[13].DATAIN
i_in[14] => s_Q[14].DATAIN
i_in[15] => s_Q[15].DATAIN
i_in[16] => s_Q[16].DATAIN
i_in[17] => s_Q[17].DATAIN
i_in[18] => s_Q[18].DATAIN
i_in[19] => s_Q[19].DATAIN
i_in[20] => s_Q[20].DATAIN
i_in[21] => s_Q[21].DATAIN
i_in[22] => s_Q[22].DATAIN
i_in[23] => s_Q[23].DATAIN
i_in[24] => s_Q[24].DATAIN
i_in[25] => s_Q[25].DATAIN
i_in[26] => s_Q[26].DATAIN
i_in[27] => s_Q[27].DATAIN
i_in[28] => s_Q[28].DATAIN
i_in[29] => s_Q[29].DATAIN
i_in[30] => s_Q[30].DATAIN
i_in[31] => s_Q[31].DATAIN
o_out[0] <= s_Q[0].DB_MAX_OUTPUT_PORT_TYPE
o_out[1] <= s_Q[1].DB_MAX_OUTPUT_PORT_TYPE
o_out[2] <= s_Q[2].DB_MAX_OUTPUT_PORT_TYPE
o_out[3] <= s_Q[3].DB_MAX_OUTPUT_PORT_TYPE
o_out[4] <= s_Q[4].DB_MAX_OUTPUT_PORT_TYPE
o_out[5] <= s_Q[5].DB_MAX_OUTPUT_PORT_TYPE
o_out[6] <= s_Q[6].DB_MAX_OUTPUT_PORT_TYPE
o_out[7] <= s_Q[7].DB_MAX_OUTPUT_PORT_TYPE
o_out[8] <= s_Q[8].DB_MAX_OUTPUT_PORT_TYPE
o_out[9] <= s_Q[9].DB_MAX_OUTPUT_PORT_TYPE
o_out[10] <= s_Q[10].DB_MAX_OUTPUT_PORT_TYPE
o_out[11] <= s_Q[11].DB_MAX_OUTPUT_PORT_TYPE
o_out[12] <= s_Q[12].DB_MAX_OUTPUT_PORT_TYPE
o_out[13] <= s_Q[13].DB_MAX_OUTPUT_PORT_TYPE
o_out[14] <= s_Q[14].DB_MAX_OUTPUT_PORT_TYPE
o_out[15] <= s_Q[15].DB_MAX_OUTPUT_PORT_TYPE
o_out[16] <= s_Q[16].DB_MAX_OUTPUT_PORT_TYPE
o_out[17] <= s_Q[17].DB_MAX_OUTPUT_PORT_TYPE
o_out[18] <= s_Q[18].DB_MAX_OUTPUT_PORT_TYPE
o_out[19] <= s_Q[19].DB_MAX_OUTPUT_PORT_TYPE
o_out[20] <= s_Q[20].DB_MAX_OUTPUT_PORT_TYPE
o_out[21] <= s_Q[21].DB_MAX_OUTPUT_PORT_TYPE
o_out[22] <= s_Q[22].DB_MAX_OUTPUT_PORT_TYPE
o_out[23] <= s_Q[23].DB_MAX_OUTPUT_PORT_TYPE
o_out[24] <= s_Q[24].DB_MAX_OUTPUT_PORT_TYPE
o_out[25] <= s_Q[25].DB_MAX_OUTPUT_PORT_TYPE
o_out[26] <= s_Q[26].DB_MAX_OUTPUT_PORT_TYPE
o_out[27] <= s_Q[27].DB_MAX_OUTPUT_PORT_TYPE
o_out[28] <= s_Q[28].DB_MAX_OUTPUT_PORT_TYPE
o_out[29] <= s_Q[29].DB_MAX_OUTPUT_PORT_TYPE
o_out[30] <= s_Q[30].DB_MAX_OUTPUT_PORT_TYPE
o_out[31] <= s_Q[31].DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|register_file:reg_file|n_bit_register:\regs:4:reg_i
i_clk => s_Q[0].CLK
i_clk => s_Q[1].CLK
i_clk => s_Q[2].CLK
i_clk => s_Q[3].CLK
i_clk => s_Q[4].CLK
i_clk => s_Q[5].CLK
i_clk => s_Q[6].CLK
i_clk => s_Q[7].CLK
i_clk => s_Q[8].CLK
i_clk => s_Q[9].CLK
i_clk => s_Q[10].CLK
i_clk => s_Q[11].CLK
i_clk => s_Q[12].CLK
i_clk => s_Q[13].CLK
i_clk => s_Q[14].CLK
i_clk => s_Q[15].CLK
i_clk => s_Q[16].CLK
i_clk => s_Q[17].CLK
i_clk => s_Q[18].CLK
i_clk => s_Q[19].CLK
i_clk => s_Q[20].CLK
i_clk => s_Q[21].CLK
i_clk => s_Q[22].CLK
i_clk => s_Q[23].CLK
i_clk => s_Q[24].CLK
i_clk => s_Q[25].CLK
i_clk => s_Q[26].CLK
i_clk => s_Q[27].CLK
i_clk => s_Q[28].CLK
i_clk => s_Q[29].CLK
i_clk => s_Q[30].CLK
i_clk => s_Q[31].CLK
i_rst => s_Q[0].ACLR
i_rst => s_Q[1].ACLR
i_rst => s_Q[2].ACLR
i_rst => s_Q[3].ACLR
i_rst => s_Q[4].ACLR
i_rst => s_Q[5].ACLR
i_rst => s_Q[6].ACLR
i_rst => s_Q[7].ACLR
i_rst => s_Q[8].ACLR
i_rst => s_Q[9].ACLR
i_rst => s_Q[10].ACLR
i_rst => s_Q[11].ACLR
i_rst => s_Q[12].ACLR
i_rst => s_Q[13].ACLR
i_rst => s_Q[14].ACLR
i_rst => s_Q[15].ACLR
i_rst => s_Q[16].ACLR
i_rst => s_Q[17].ACLR
i_rst => s_Q[18].ACLR
i_rst => s_Q[19].ACLR
i_rst => s_Q[20].ACLR
i_rst => s_Q[21].ACLR
i_rst => s_Q[22].ACLR
i_rst => s_Q[23].ACLR
i_rst => s_Q[24].ACLR
i_rst => s_Q[25].ACLR
i_rst => s_Q[26].ACLR
i_rst => s_Q[27].ACLR
i_rst => s_Q[28].ACLR
i_rst => s_Q[29].ACLR
i_rst => s_Q[30].ACLR
i_rst => s_Q[31].ACLR
i_we => s_Q[0].ENA
i_we => s_Q[31].ENA
i_we => s_Q[30].ENA
i_we => s_Q[29].ENA
i_we => s_Q[28].ENA
i_we => s_Q[27].ENA
i_we => s_Q[26].ENA
i_we => s_Q[25].ENA
i_we => s_Q[24].ENA
i_we => s_Q[23].ENA
i_we => s_Q[22].ENA
i_we => s_Q[21].ENA
i_we => s_Q[20].ENA
i_we => s_Q[19].ENA
i_we => s_Q[18].ENA
i_we => s_Q[17].ENA
i_we => s_Q[16].ENA
i_we => s_Q[15].ENA
i_we => s_Q[14].ENA
i_we => s_Q[13].ENA
i_we => s_Q[12].ENA
i_we => s_Q[11].ENA
i_we => s_Q[10].ENA
i_we => s_Q[9].ENA
i_we => s_Q[8].ENA
i_we => s_Q[7].ENA
i_we => s_Q[6].ENA
i_we => s_Q[5].ENA
i_we => s_Q[4].ENA
i_we => s_Q[3].ENA
i_we => s_Q[2].ENA
i_we => s_Q[1].ENA
i_in[0] => s_Q[0].DATAIN
i_in[1] => s_Q[1].DATAIN
i_in[2] => s_Q[2].DATAIN
i_in[3] => s_Q[3].DATAIN
i_in[4] => s_Q[4].DATAIN
i_in[5] => s_Q[5].DATAIN
i_in[6] => s_Q[6].DATAIN
i_in[7] => s_Q[7].DATAIN
i_in[8] => s_Q[8].DATAIN
i_in[9] => s_Q[9].DATAIN
i_in[10] => s_Q[10].DATAIN
i_in[11] => s_Q[11].DATAIN
i_in[12] => s_Q[12].DATAIN
i_in[13] => s_Q[13].DATAIN
i_in[14] => s_Q[14].DATAIN
i_in[15] => s_Q[15].DATAIN
i_in[16] => s_Q[16].DATAIN
i_in[17] => s_Q[17].DATAIN
i_in[18] => s_Q[18].DATAIN
i_in[19] => s_Q[19].DATAIN
i_in[20] => s_Q[20].DATAIN
i_in[21] => s_Q[21].DATAIN
i_in[22] => s_Q[22].DATAIN
i_in[23] => s_Q[23].DATAIN
i_in[24] => s_Q[24].DATAIN
i_in[25] => s_Q[25].DATAIN
i_in[26] => s_Q[26].DATAIN
i_in[27] => s_Q[27].DATAIN
i_in[28] => s_Q[28].DATAIN
i_in[29] => s_Q[29].DATAIN
i_in[30] => s_Q[30].DATAIN
i_in[31] => s_Q[31].DATAIN
o_out[0] <= s_Q[0].DB_MAX_OUTPUT_PORT_TYPE
o_out[1] <= s_Q[1].DB_MAX_OUTPUT_PORT_TYPE
o_out[2] <= s_Q[2].DB_MAX_OUTPUT_PORT_TYPE
o_out[3] <= s_Q[3].DB_MAX_OUTPUT_PORT_TYPE
o_out[4] <= s_Q[4].DB_MAX_OUTPUT_PORT_TYPE
o_out[5] <= s_Q[5].DB_MAX_OUTPUT_PORT_TYPE
o_out[6] <= s_Q[6].DB_MAX_OUTPUT_PORT_TYPE
o_out[7] <= s_Q[7].DB_MAX_OUTPUT_PORT_TYPE
o_out[8] <= s_Q[8].DB_MAX_OUTPUT_PORT_TYPE
o_out[9] <= s_Q[9].DB_MAX_OUTPUT_PORT_TYPE
o_out[10] <= s_Q[10].DB_MAX_OUTPUT_PORT_TYPE
o_out[11] <= s_Q[11].DB_MAX_OUTPUT_PORT_TYPE
o_out[12] <= s_Q[12].DB_MAX_OUTPUT_PORT_TYPE
o_out[13] <= s_Q[13].DB_MAX_OUTPUT_PORT_TYPE
o_out[14] <= s_Q[14].DB_MAX_OUTPUT_PORT_TYPE
o_out[15] <= s_Q[15].DB_MAX_OUTPUT_PORT_TYPE
o_out[16] <= s_Q[16].DB_MAX_OUTPUT_PORT_TYPE
o_out[17] <= s_Q[17].DB_MAX_OUTPUT_PORT_TYPE
o_out[18] <= s_Q[18].DB_MAX_OUTPUT_PORT_TYPE
o_out[19] <= s_Q[19].DB_MAX_OUTPUT_PORT_TYPE
o_out[20] <= s_Q[20].DB_MAX_OUTPUT_PORT_TYPE
o_out[21] <= s_Q[21].DB_MAX_OUTPUT_PORT_TYPE
o_out[22] <= s_Q[22].DB_MAX_OUTPUT_PORT_TYPE
o_out[23] <= s_Q[23].DB_MAX_OUTPUT_PORT_TYPE
o_out[24] <= s_Q[24].DB_MAX_OUTPUT_PORT_TYPE
o_out[25] <= s_Q[25].DB_MAX_OUTPUT_PORT_TYPE
o_out[26] <= s_Q[26].DB_MAX_OUTPUT_PORT_TYPE
o_out[27] <= s_Q[27].DB_MAX_OUTPUT_PORT_TYPE
o_out[28] <= s_Q[28].DB_MAX_OUTPUT_PORT_TYPE
o_out[29] <= s_Q[29].DB_MAX_OUTPUT_PORT_TYPE
o_out[30] <= s_Q[30].DB_MAX_OUTPUT_PORT_TYPE
o_out[31] <= s_Q[31].DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|register_file:reg_file|n_bit_register:\regs:5:reg_i
i_clk => s_Q[0].CLK
i_clk => s_Q[1].CLK
i_clk => s_Q[2].CLK
i_clk => s_Q[3].CLK
i_clk => s_Q[4].CLK
i_clk => s_Q[5].CLK
i_clk => s_Q[6].CLK
i_clk => s_Q[7].CLK
i_clk => s_Q[8].CLK
i_clk => s_Q[9].CLK
i_clk => s_Q[10].CLK
i_clk => s_Q[11].CLK
i_clk => s_Q[12].CLK
i_clk => s_Q[13].CLK
i_clk => s_Q[14].CLK
i_clk => s_Q[15].CLK
i_clk => s_Q[16].CLK
i_clk => s_Q[17].CLK
i_clk => s_Q[18].CLK
i_clk => s_Q[19].CLK
i_clk => s_Q[20].CLK
i_clk => s_Q[21].CLK
i_clk => s_Q[22].CLK
i_clk => s_Q[23].CLK
i_clk => s_Q[24].CLK
i_clk => s_Q[25].CLK
i_clk => s_Q[26].CLK
i_clk => s_Q[27].CLK
i_clk => s_Q[28].CLK
i_clk => s_Q[29].CLK
i_clk => s_Q[30].CLK
i_clk => s_Q[31].CLK
i_rst => s_Q[0].ACLR
i_rst => s_Q[1].ACLR
i_rst => s_Q[2].ACLR
i_rst => s_Q[3].ACLR
i_rst => s_Q[4].ACLR
i_rst => s_Q[5].ACLR
i_rst => s_Q[6].ACLR
i_rst => s_Q[7].ACLR
i_rst => s_Q[8].ACLR
i_rst => s_Q[9].ACLR
i_rst => s_Q[10].ACLR
i_rst => s_Q[11].ACLR
i_rst => s_Q[12].ACLR
i_rst => s_Q[13].ACLR
i_rst => s_Q[14].ACLR
i_rst => s_Q[15].ACLR
i_rst => s_Q[16].ACLR
i_rst => s_Q[17].ACLR
i_rst => s_Q[18].ACLR
i_rst => s_Q[19].ACLR
i_rst => s_Q[20].ACLR
i_rst => s_Q[21].ACLR
i_rst => s_Q[22].ACLR
i_rst => s_Q[23].ACLR
i_rst => s_Q[24].ACLR
i_rst => s_Q[25].ACLR
i_rst => s_Q[26].ACLR
i_rst => s_Q[27].ACLR
i_rst => s_Q[28].ACLR
i_rst => s_Q[29].ACLR
i_rst => s_Q[30].ACLR
i_rst => s_Q[31].ACLR
i_we => s_Q[0].ENA
i_we => s_Q[31].ENA
i_we => s_Q[30].ENA
i_we => s_Q[29].ENA
i_we => s_Q[28].ENA
i_we => s_Q[27].ENA
i_we => s_Q[26].ENA
i_we => s_Q[25].ENA
i_we => s_Q[24].ENA
i_we => s_Q[23].ENA
i_we => s_Q[22].ENA
i_we => s_Q[21].ENA
i_we => s_Q[20].ENA
i_we => s_Q[19].ENA
i_we => s_Q[18].ENA
i_we => s_Q[17].ENA
i_we => s_Q[16].ENA
i_we => s_Q[15].ENA
i_we => s_Q[14].ENA
i_we => s_Q[13].ENA
i_we => s_Q[12].ENA
i_we => s_Q[11].ENA
i_we => s_Q[10].ENA
i_we => s_Q[9].ENA
i_we => s_Q[8].ENA
i_we => s_Q[7].ENA
i_we => s_Q[6].ENA
i_we => s_Q[5].ENA
i_we => s_Q[4].ENA
i_we => s_Q[3].ENA
i_we => s_Q[2].ENA
i_we => s_Q[1].ENA
i_in[0] => s_Q[0].DATAIN
i_in[1] => s_Q[1].DATAIN
i_in[2] => s_Q[2].DATAIN
i_in[3] => s_Q[3].DATAIN
i_in[4] => s_Q[4].DATAIN
i_in[5] => s_Q[5].DATAIN
i_in[6] => s_Q[6].DATAIN
i_in[7] => s_Q[7].DATAIN
i_in[8] => s_Q[8].DATAIN
i_in[9] => s_Q[9].DATAIN
i_in[10] => s_Q[10].DATAIN
i_in[11] => s_Q[11].DATAIN
i_in[12] => s_Q[12].DATAIN
i_in[13] => s_Q[13].DATAIN
i_in[14] => s_Q[14].DATAIN
i_in[15] => s_Q[15].DATAIN
i_in[16] => s_Q[16].DATAIN
i_in[17] => s_Q[17].DATAIN
i_in[18] => s_Q[18].DATAIN
i_in[19] => s_Q[19].DATAIN
i_in[20] => s_Q[20].DATAIN
i_in[21] => s_Q[21].DATAIN
i_in[22] => s_Q[22].DATAIN
i_in[23] => s_Q[23].DATAIN
i_in[24] => s_Q[24].DATAIN
i_in[25] => s_Q[25].DATAIN
i_in[26] => s_Q[26].DATAIN
i_in[27] => s_Q[27].DATAIN
i_in[28] => s_Q[28].DATAIN
i_in[29] => s_Q[29].DATAIN
i_in[30] => s_Q[30].DATAIN
i_in[31] => s_Q[31].DATAIN
o_out[0] <= s_Q[0].DB_MAX_OUTPUT_PORT_TYPE
o_out[1] <= s_Q[1].DB_MAX_OUTPUT_PORT_TYPE
o_out[2] <= s_Q[2].DB_MAX_OUTPUT_PORT_TYPE
o_out[3] <= s_Q[3].DB_MAX_OUTPUT_PORT_TYPE
o_out[4] <= s_Q[4].DB_MAX_OUTPUT_PORT_TYPE
o_out[5] <= s_Q[5].DB_MAX_OUTPUT_PORT_TYPE
o_out[6] <= s_Q[6].DB_MAX_OUTPUT_PORT_TYPE
o_out[7] <= s_Q[7].DB_MAX_OUTPUT_PORT_TYPE
o_out[8] <= s_Q[8].DB_MAX_OUTPUT_PORT_TYPE
o_out[9] <= s_Q[9].DB_MAX_OUTPUT_PORT_TYPE
o_out[10] <= s_Q[10].DB_MAX_OUTPUT_PORT_TYPE
o_out[11] <= s_Q[11].DB_MAX_OUTPUT_PORT_TYPE
o_out[12] <= s_Q[12].DB_MAX_OUTPUT_PORT_TYPE
o_out[13] <= s_Q[13].DB_MAX_OUTPUT_PORT_TYPE
o_out[14] <= s_Q[14].DB_MAX_OUTPUT_PORT_TYPE
o_out[15] <= s_Q[15].DB_MAX_OUTPUT_PORT_TYPE
o_out[16] <= s_Q[16].DB_MAX_OUTPUT_PORT_TYPE
o_out[17] <= s_Q[17].DB_MAX_OUTPUT_PORT_TYPE
o_out[18] <= s_Q[18].DB_MAX_OUTPUT_PORT_TYPE
o_out[19] <= s_Q[19].DB_MAX_OUTPUT_PORT_TYPE
o_out[20] <= s_Q[20].DB_MAX_OUTPUT_PORT_TYPE
o_out[21] <= s_Q[21].DB_MAX_OUTPUT_PORT_TYPE
o_out[22] <= s_Q[22].DB_MAX_OUTPUT_PORT_TYPE
o_out[23] <= s_Q[23].DB_MAX_OUTPUT_PORT_TYPE
o_out[24] <= s_Q[24].DB_MAX_OUTPUT_PORT_TYPE
o_out[25] <= s_Q[25].DB_MAX_OUTPUT_PORT_TYPE
o_out[26] <= s_Q[26].DB_MAX_OUTPUT_PORT_TYPE
o_out[27] <= s_Q[27].DB_MAX_OUTPUT_PORT_TYPE
o_out[28] <= s_Q[28].DB_MAX_OUTPUT_PORT_TYPE
o_out[29] <= s_Q[29].DB_MAX_OUTPUT_PORT_TYPE
o_out[30] <= s_Q[30].DB_MAX_OUTPUT_PORT_TYPE
o_out[31] <= s_Q[31].DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|register_file:reg_file|n_bit_register:\regs:6:reg_i
i_clk => s_Q[0].CLK
i_clk => s_Q[1].CLK
i_clk => s_Q[2].CLK
i_clk => s_Q[3].CLK
i_clk => s_Q[4].CLK
i_clk => s_Q[5].CLK
i_clk => s_Q[6].CLK
i_clk => s_Q[7].CLK
i_clk => s_Q[8].CLK
i_clk => s_Q[9].CLK
i_clk => s_Q[10].CLK
i_clk => s_Q[11].CLK
i_clk => s_Q[12].CLK
i_clk => s_Q[13].CLK
i_clk => s_Q[14].CLK
i_clk => s_Q[15].CLK
i_clk => s_Q[16].CLK
i_clk => s_Q[17].CLK
i_clk => s_Q[18].CLK
i_clk => s_Q[19].CLK
i_clk => s_Q[20].CLK
i_clk => s_Q[21].CLK
i_clk => s_Q[22].CLK
i_clk => s_Q[23].CLK
i_clk => s_Q[24].CLK
i_clk => s_Q[25].CLK
i_clk => s_Q[26].CLK
i_clk => s_Q[27].CLK
i_clk => s_Q[28].CLK
i_clk => s_Q[29].CLK
i_clk => s_Q[30].CLK
i_clk => s_Q[31].CLK
i_rst => s_Q[0].ACLR
i_rst => s_Q[1].ACLR
i_rst => s_Q[2].ACLR
i_rst => s_Q[3].ACLR
i_rst => s_Q[4].ACLR
i_rst => s_Q[5].ACLR
i_rst => s_Q[6].ACLR
i_rst => s_Q[7].ACLR
i_rst => s_Q[8].ACLR
i_rst => s_Q[9].ACLR
i_rst => s_Q[10].ACLR
i_rst => s_Q[11].ACLR
i_rst => s_Q[12].ACLR
i_rst => s_Q[13].ACLR
i_rst => s_Q[14].ACLR
i_rst => s_Q[15].ACLR
i_rst => s_Q[16].ACLR
i_rst => s_Q[17].ACLR
i_rst => s_Q[18].ACLR
i_rst => s_Q[19].ACLR
i_rst => s_Q[20].ACLR
i_rst => s_Q[21].ACLR
i_rst => s_Q[22].ACLR
i_rst => s_Q[23].ACLR
i_rst => s_Q[24].ACLR
i_rst => s_Q[25].ACLR
i_rst => s_Q[26].ACLR
i_rst => s_Q[27].ACLR
i_rst => s_Q[28].ACLR
i_rst => s_Q[29].ACLR
i_rst => s_Q[30].ACLR
i_rst => s_Q[31].ACLR
i_we => s_Q[0].ENA
i_we => s_Q[31].ENA
i_we => s_Q[30].ENA
i_we => s_Q[29].ENA
i_we => s_Q[28].ENA
i_we => s_Q[27].ENA
i_we => s_Q[26].ENA
i_we => s_Q[25].ENA
i_we => s_Q[24].ENA
i_we => s_Q[23].ENA
i_we => s_Q[22].ENA
i_we => s_Q[21].ENA
i_we => s_Q[20].ENA
i_we => s_Q[19].ENA
i_we => s_Q[18].ENA
i_we => s_Q[17].ENA
i_we => s_Q[16].ENA
i_we => s_Q[15].ENA
i_we => s_Q[14].ENA
i_we => s_Q[13].ENA
i_we => s_Q[12].ENA
i_we => s_Q[11].ENA
i_we => s_Q[10].ENA
i_we => s_Q[9].ENA
i_we => s_Q[8].ENA
i_we => s_Q[7].ENA
i_we => s_Q[6].ENA
i_we => s_Q[5].ENA
i_we => s_Q[4].ENA
i_we => s_Q[3].ENA
i_we => s_Q[2].ENA
i_we => s_Q[1].ENA
i_in[0] => s_Q[0].DATAIN
i_in[1] => s_Q[1].DATAIN
i_in[2] => s_Q[2].DATAIN
i_in[3] => s_Q[3].DATAIN
i_in[4] => s_Q[4].DATAIN
i_in[5] => s_Q[5].DATAIN
i_in[6] => s_Q[6].DATAIN
i_in[7] => s_Q[7].DATAIN
i_in[8] => s_Q[8].DATAIN
i_in[9] => s_Q[9].DATAIN
i_in[10] => s_Q[10].DATAIN
i_in[11] => s_Q[11].DATAIN
i_in[12] => s_Q[12].DATAIN
i_in[13] => s_Q[13].DATAIN
i_in[14] => s_Q[14].DATAIN
i_in[15] => s_Q[15].DATAIN
i_in[16] => s_Q[16].DATAIN
i_in[17] => s_Q[17].DATAIN
i_in[18] => s_Q[18].DATAIN
i_in[19] => s_Q[19].DATAIN
i_in[20] => s_Q[20].DATAIN
i_in[21] => s_Q[21].DATAIN
i_in[22] => s_Q[22].DATAIN
i_in[23] => s_Q[23].DATAIN
i_in[24] => s_Q[24].DATAIN
i_in[25] => s_Q[25].DATAIN
i_in[26] => s_Q[26].DATAIN
i_in[27] => s_Q[27].DATAIN
i_in[28] => s_Q[28].DATAIN
i_in[29] => s_Q[29].DATAIN
i_in[30] => s_Q[30].DATAIN
i_in[31] => s_Q[31].DATAIN
o_out[0] <= s_Q[0].DB_MAX_OUTPUT_PORT_TYPE
o_out[1] <= s_Q[1].DB_MAX_OUTPUT_PORT_TYPE
o_out[2] <= s_Q[2].DB_MAX_OUTPUT_PORT_TYPE
o_out[3] <= s_Q[3].DB_MAX_OUTPUT_PORT_TYPE
o_out[4] <= s_Q[4].DB_MAX_OUTPUT_PORT_TYPE
o_out[5] <= s_Q[5].DB_MAX_OUTPUT_PORT_TYPE
o_out[6] <= s_Q[6].DB_MAX_OUTPUT_PORT_TYPE
o_out[7] <= s_Q[7].DB_MAX_OUTPUT_PORT_TYPE
o_out[8] <= s_Q[8].DB_MAX_OUTPUT_PORT_TYPE
o_out[9] <= s_Q[9].DB_MAX_OUTPUT_PORT_TYPE
o_out[10] <= s_Q[10].DB_MAX_OUTPUT_PORT_TYPE
o_out[11] <= s_Q[11].DB_MAX_OUTPUT_PORT_TYPE
o_out[12] <= s_Q[12].DB_MAX_OUTPUT_PORT_TYPE
o_out[13] <= s_Q[13].DB_MAX_OUTPUT_PORT_TYPE
o_out[14] <= s_Q[14].DB_MAX_OUTPUT_PORT_TYPE
o_out[15] <= s_Q[15].DB_MAX_OUTPUT_PORT_TYPE
o_out[16] <= s_Q[16].DB_MAX_OUTPUT_PORT_TYPE
o_out[17] <= s_Q[17].DB_MAX_OUTPUT_PORT_TYPE
o_out[18] <= s_Q[18].DB_MAX_OUTPUT_PORT_TYPE
o_out[19] <= s_Q[19].DB_MAX_OUTPUT_PORT_TYPE
o_out[20] <= s_Q[20].DB_MAX_OUTPUT_PORT_TYPE
o_out[21] <= s_Q[21].DB_MAX_OUTPUT_PORT_TYPE
o_out[22] <= s_Q[22].DB_MAX_OUTPUT_PORT_TYPE
o_out[23] <= s_Q[23].DB_MAX_OUTPUT_PORT_TYPE
o_out[24] <= s_Q[24].DB_MAX_OUTPUT_PORT_TYPE
o_out[25] <= s_Q[25].DB_MAX_OUTPUT_PORT_TYPE
o_out[26] <= s_Q[26].DB_MAX_OUTPUT_PORT_TYPE
o_out[27] <= s_Q[27].DB_MAX_OUTPUT_PORT_TYPE
o_out[28] <= s_Q[28].DB_MAX_OUTPUT_PORT_TYPE
o_out[29] <= s_Q[29].DB_MAX_OUTPUT_PORT_TYPE
o_out[30] <= s_Q[30].DB_MAX_OUTPUT_PORT_TYPE
o_out[31] <= s_Q[31].DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|register_file:reg_file|n_bit_register:\regs:7:reg_i
i_clk => s_Q[0].CLK
i_clk => s_Q[1].CLK
i_clk => s_Q[2].CLK
i_clk => s_Q[3].CLK
i_clk => s_Q[4].CLK
i_clk => s_Q[5].CLK
i_clk => s_Q[6].CLK
i_clk => s_Q[7].CLK
i_clk => s_Q[8].CLK
i_clk => s_Q[9].CLK
i_clk => s_Q[10].CLK
i_clk => s_Q[11].CLK
i_clk => s_Q[12].CLK
i_clk => s_Q[13].CLK
i_clk => s_Q[14].CLK
i_clk => s_Q[15].CLK
i_clk => s_Q[16].CLK
i_clk => s_Q[17].CLK
i_clk => s_Q[18].CLK
i_clk => s_Q[19].CLK
i_clk => s_Q[20].CLK
i_clk => s_Q[21].CLK
i_clk => s_Q[22].CLK
i_clk => s_Q[23].CLK
i_clk => s_Q[24].CLK
i_clk => s_Q[25].CLK
i_clk => s_Q[26].CLK
i_clk => s_Q[27].CLK
i_clk => s_Q[28].CLK
i_clk => s_Q[29].CLK
i_clk => s_Q[30].CLK
i_clk => s_Q[31].CLK
i_rst => s_Q[0].ACLR
i_rst => s_Q[1].ACLR
i_rst => s_Q[2].ACLR
i_rst => s_Q[3].ACLR
i_rst => s_Q[4].ACLR
i_rst => s_Q[5].ACLR
i_rst => s_Q[6].ACLR
i_rst => s_Q[7].ACLR
i_rst => s_Q[8].ACLR
i_rst => s_Q[9].ACLR
i_rst => s_Q[10].ACLR
i_rst => s_Q[11].ACLR
i_rst => s_Q[12].ACLR
i_rst => s_Q[13].ACLR
i_rst => s_Q[14].ACLR
i_rst => s_Q[15].ACLR
i_rst => s_Q[16].ACLR
i_rst => s_Q[17].ACLR
i_rst => s_Q[18].ACLR
i_rst => s_Q[19].ACLR
i_rst => s_Q[20].ACLR
i_rst => s_Q[21].ACLR
i_rst => s_Q[22].ACLR
i_rst => s_Q[23].ACLR
i_rst => s_Q[24].ACLR
i_rst => s_Q[25].ACLR
i_rst => s_Q[26].ACLR
i_rst => s_Q[27].ACLR
i_rst => s_Q[28].ACLR
i_rst => s_Q[29].ACLR
i_rst => s_Q[30].ACLR
i_rst => s_Q[31].ACLR
i_we => s_Q[0].ENA
i_we => s_Q[31].ENA
i_we => s_Q[30].ENA
i_we => s_Q[29].ENA
i_we => s_Q[28].ENA
i_we => s_Q[27].ENA
i_we => s_Q[26].ENA
i_we => s_Q[25].ENA
i_we => s_Q[24].ENA
i_we => s_Q[23].ENA
i_we => s_Q[22].ENA
i_we => s_Q[21].ENA
i_we => s_Q[20].ENA
i_we => s_Q[19].ENA
i_we => s_Q[18].ENA
i_we => s_Q[17].ENA
i_we => s_Q[16].ENA
i_we => s_Q[15].ENA
i_we => s_Q[14].ENA
i_we => s_Q[13].ENA
i_we => s_Q[12].ENA
i_we => s_Q[11].ENA
i_we => s_Q[10].ENA
i_we => s_Q[9].ENA
i_we => s_Q[8].ENA
i_we => s_Q[7].ENA
i_we => s_Q[6].ENA
i_we => s_Q[5].ENA
i_we => s_Q[4].ENA
i_we => s_Q[3].ENA
i_we => s_Q[2].ENA
i_we => s_Q[1].ENA
i_in[0] => s_Q[0].DATAIN
i_in[1] => s_Q[1].DATAIN
i_in[2] => s_Q[2].DATAIN
i_in[3] => s_Q[3].DATAIN
i_in[4] => s_Q[4].DATAIN
i_in[5] => s_Q[5].DATAIN
i_in[6] => s_Q[6].DATAIN
i_in[7] => s_Q[7].DATAIN
i_in[8] => s_Q[8].DATAIN
i_in[9] => s_Q[9].DATAIN
i_in[10] => s_Q[10].DATAIN
i_in[11] => s_Q[11].DATAIN
i_in[12] => s_Q[12].DATAIN
i_in[13] => s_Q[13].DATAIN
i_in[14] => s_Q[14].DATAIN
i_in[15] => s_Q[15].DATAIN
i_in[16] => s_Q[16].DATAIN
i_in[17] => s_Q[17].DATAIN
i_in[18] => s_Q[18].DATAIN
i_in[19] => s_Q[19].DATAIN
i_in[20] => s_Q[20].DATAIN
i_in[21] => s_Q[21].DATAIN
i_in[22] => s_Q[22].DATAIN
i_in[23] => s_Q[23].DATAIN
i_in[24] => s_Q[24].DATAIN
i_in[25] => s_Q[25].DATAIN
i_in[26] => s_Q[26].DATAIN
i_in[27] => s_Q[27].DATAIN
i_in[28] => s_Q[28].DATAIN
i_in[29] => s_Q[29].DATAIN
i_in[30] => s_Q[30].DATAIN
i_in[31] => s_Q[31].DATAIN
o_out[0] <= s_Q[0].DB_MAX_OUTPUT_PORT_TYPE
o_out[1] <= s_Q[1].DB_MAX_OUTPUT_PORT_TYPE
o_out[2] <= s_Q[2].DB_MAX_OUTPUT_PORT_TYPE
o_out[3] <= s_Q[3].DB_MAX_OUTPUT_PORT_TYPE
o_out[4] <= s_Q[4].DB_MAX_OUTPUT_PORT_TYPE
o_out[5] <= s_Q[5].DB_MAX_OUTPUT_PORT_TYPE
o_out[6] <= s_Q[6].DB_MAX_OUTPUT_PORT_TYPE
o_out[7] <= s_Q[7].DB_MAX_OUTPUT_PORT_TYPE
o_out[8] <= s_Q[8].DB_MAX_OUTPUT_PORT_TYPE
o_out[9] <= s_Q[9].DB_MAX_OUTPUT_PORT_TYPE
o_out[10] <= s_Q[10].DB_MAX_OUTPUT_PORT_TYPE
o_out[11] <= s_Q[11].DB_MAX_OUTPUT_PORT_TYPE
o_out[12] <= s_Q[12].DB_MAX_OUTPUT_PORT_TYPE
o_out[13] <= s_Q[13].DB_MAX_OUTPUT_PORT_TYPE
o_out[14] <= s_Q[14].DB_MAX_OUTPUT_PORT_TYPE
o_out[15] <= s_Q[15].DB_MAX_OUTPUT_PORT_TYPE
o_out[16] <= s_Q[16].DB_MAX_OUTPUT_PORT_TYPE
o_out[17] <= s_Q[17].DB_MAX_OUTPUT_PORT_TYPE
o_out[18] <= s_Q[18].DB_MAX_OUTPUT_PORT_TYPE
o_out[19] <= s_Q[19].DB_MAX_OUTPUT_PORT_TYPE
o_out[20] <= s_Q[20].DB_MAX_OUTPUT_PORT_TYPE
o_out[21] <= s_Q[21].DB_MAX_OUTPUT_PORT_TYPE
o_out[22] <= s_Q[22].DB_MAX_OUTPUT_PORT_TYPE
o_out[23] <= s_Q[23].DB_MAX_OUTPUT_PORT_TYPE
o_out[24] <= s_Q[24].DB_MAX_OUTPUT_PORT_TYPE
o_out[25] <= s_Q[25].DB_MAX_OUTPUT_PORT_TYPE
o_out[26] <= s_Q[26].DB_MAX_OUTPUT_PORT_TYPE
o_out[27] <= s_Q[27].DB_MAX_OUTPUT_PORT_TYPE
o_out[28] <= s_Q[28].DB_MAX_OUTPUT_PORT_TYPE
o_out[29] <= s_Q[29].DB_MAX_OUTPUT_PORT_TYPE
o_out[30] <= s_Q[30].DB_MAX_OUTPUT_PORT_TYPE
o_out[31] <= s_Q[31].DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|register_file:reg_file|n_bit_register:\regs:8:reg_i
i_clk => s_Q[0].CLK
i_clk => s_Q[1].CLK
i_clk => s_Q[2].CLK
i_clk => s_Q[3].CLK
i_clk => s_Q[4].CLK
i_clk => s_Q[5].CLK
i_clk => s_Q[6].CLK
i_clk => s_Q[7].CLK
i_clk => s_Q[8].CLK
i_clk => s_Q[9].CLK
i_clk => s_Q[10].CLK
i_clk => s_Q[11].CLK
i_clk => s_Q[12].CLK
i_clk => s_Q[13].CLK
i_clk => s_Q[14].CLK
i_clk => s_Q[15].CLK
i_clk => s_Q[16].CLK
i_clk => s_Q[17].CLK
i_clk => s_Q[18].CLK
i_clk => s_Q[19].CLK
i_clk => s_Q[20].CLK
i_clk => s_Q[21].CLK
i_clk => s_Q[22].CLK
i_clk => s_Q[23].CLK
i_clk => s_Q[24].CLK
i_clk => s_Q[25].CLK
i_clk => s_Q[26].CLK
i_clk => s_Q[27].CLK
i_clk => s_Q[28].CLK
i_clk => s_Q[29].CLK
i_clk => s_Q[30].CLK
i_clk => s_Q[31].CLK
i_rst => s_Q[0].ACLR
i_rst => s_Q[1].ACLR
i_rst => s_Q[2].ACLR
i_rst => s_Q[3].ACLR
i_rst => s_Q[4].ACLR
i_rst => s_Q[5].ACLR
i_rst => s_Q[6].ACLR
i_rst => s_Q[7].ACLR
i_rst => s_Q[8].ACLR
i_rst => s_Q[9].ACLR
i_rst => s_Q[10].ACLR
i_rst => s_Q[11].ACLR
i_rst => s_Q[12].ACLR
i_rst => s_Q[13].ACLR
i_rst => s_Q[14].ACLR
i_rst => s_Q[15].ACLR
i_rst => s_Q[16].ACLR
i_rst => s_Q[17].ACLR
i_rst => s_Q[18].ACLR
i_rst => s_Q[19].ACLR
i_rst => s_Q[20].ACLR
i_rst => s_Q[21].ACLR
i_rst => s_Q[22].ACLR
i_rst => s_Q[23].ACLR
i_rst => s_Q[24].ACLR
i_rst => s_Q[25].ACLR
i_rst => s_Q[26].ACLR
i_rst => s_Q[27].ACLR
i_rst => s_Q[28].ACLR
i_rst => s_Q[29].ACLR
i_rst => s_Q[30].ACLR
i_rst => s_Q[31].ACLR
i_we => s_Q[0].ENA
i_we => s_Q[31].ENA
i_we => s_Q[30].ENA
i_we => s_Q[29].ENA
i_we => s_Q[28].ENA
i_we => s_Q[27].ENA
i_we => s_Q[26].ENA
i_we => s_Q[25].ENA
i_we => s_Q[24].ENA
i_we => s_Q[23].ENA
i_we => s_Q[22].ENA
i_we => s_Q[21].ENA
i_we => s_Q[20].ENA
i_we => s_Q[19].ENA
i_we => s_Q[18].ENA
i_we => s_Q[17].ENA
i_we => s_Q[16].ENA
i_we => s_Q[15].ENA
i_we => s_Q[14].ENA
i_we => s_Q[13].ENA
i_we => s_Q[12].ENA
i_we => s_Q[11].ENA
i_we => s_Q[10].ENA
i_we => s_Q[9].ENA
i_we => s_Q[8].ENA
i_we => s_Q[7].ENA
i_we => s_Q[6].ENA
i_we => s_Q[5].ENA
i_we => s_Q[4].ENA
i_we => s_Q[3].ENA
i_we => s_Q[2].ENA
i_we => s_Q[1].ENA
i_in[0] => s_Q[0].DATAIN
i_in[1] => s_Q[1].DATAIN
i_in[2] => s_Q[2].DATAIN
i_in[3] => s_Q[3].DATAIN
i_in[4] => s_Q[4].DATAIN
i_in[5] => s_Q[5].DATAIN
i_in[6] => s_Q[6].DATAIN
i_in[7] => s_Q[7].DATAIN
i_in[8] => s_Q[8].DATAIN
i_in[9] => s_Q[9].DATAIN
i_in[10] => s_Q[10].DATAIN
i_in[11] => s_Q[11].DATAIN
i_in[12] => s_Q[12].DATAIN
i_in[13] => s_Q[13].DATAIN
i_in[14] => s_Q[14].DATAIN
i_in[15] => s_Q[15].DATAIN
i_in[16] => s_Q[16].DATAIN
i_in[17] => s_Q[17].DATAIN
i_in[18] => s_Q[18].DATAIN
i_in[19] => s_Q[19].DATAIN
i_in[20] => s_Q[20].DATAIN
i_in[21] => s_Q[21].DATAIN
i_in[22] => s_Q[22].DATAIN
i_in[23] => s_Q[23].DATAIN
i_in[24] => s_Q[24].DATAIN
i_in[25] => s_Q[25].DATAIN
i_in[26] => s_Q[26].DATAIN
i_in[27] => s_Q[27].DATAIN
i_in[28] => s_Q[28].DATAIN
i_in[29] => s_Q[29].DATAIN
i_in[30] => s_Q[30].DATAIN
i_in[31] => s_Q[31].DATAIN
o_out[0] <= s_Q[0].DB_MAX_OUTPUT_PORT_TYPE
o_out[1] <= s_Q[1].DB_MAX_OUTPUT_PORT_TYPE
o_out[2] <= s_Q[2].DB_MAX_OUTPUT_PORT_TYPE
o_out[3] <= s_Q[3].DB_MAX_OUTPUT_PORT_TYPE
o_out[4] <= s_Q[4].DB_MAX_OUTPUT_PORT_TYPE
o_out[5] <= s_Q[5].DB_MAX_OUTPUT_PORT_TYPE
o_out[6] <= s_Q[6].DB_MAX_OUTPUT_PORT_TYPE
o_out[7] <= s_Q[7].DB_MAX_OUTPUT_PORT_TYPE
o_out[8] <= s_Q[8].DB_MAX_OUTPUT_PORT_TYPE
o_out[9] <= s_Q[9].DB_MAX_OUTPUT_PORT_TYPE
o_out[10] <= s_Q[10].DB_MAX_OUTPUT_PORT_TYPE
o_out[11] <= s_Q[11].DB_MAX_OUTPUT_PORT_TYPE
o_out[12] <= s_Q[12].DB_MAX_OUTPUT_PORT_TYPE
o_out[13] <= s_Q[13].DB_MAX_OUTPUT_PORT_TYPE
o_out[14] <= s_Q[14].DB_MAX_OUTPUT_PORT_TYPE
o_out[15] <= s_Q[15].DB_MAX_OUTPUT_PORT_TYPE
o_out[16] <= s_Q[16].DB_MAX_OUTPUT_PORT_TYPE
o_out[17] <= s_Q[17].DB_MAX_OUTPUT_PORT_TYPE
o_out[18] <= s_Q[18].DB_MAX_OUTPUT_PORT_TYPE
o_out[19] <= s_Q[19].DB_MAX_OUTPUT_PORT_TYPE
o_out[20] <= s_Q[20].DB_MAX_OUTPUT_PORT_TYPE
o_out[21] <= s_Q[21].DB_MAX_OUTPUT_PORT_TYPE
o_out[22] <= s_Q[22].DB_MAX_OUTPUT_PORT_TYPE
o_out[23] <= s_Q[23].DB_MAX_OUTPUT_PORT_TYPE
o_out[24] <= s_Q[24].DB_MAX_OUTPUT_PORT_TYPE
o_out[25] <= s_Q[25].DB_MAX_OUTPUT_PORT_TYPE
o_out[26] <= s_Q[26].DB_MAX_OUTPUT_PORT_TYPE
o_out[27] <= s_Q[27].DB_MAX_OUTPUT_PORT_TYPE
o_out[28] <= s_Q[28].DB_MAX_OUTPUT_PORT_TYPE
o_out[29] <= s_Q[29].DB_MAX_OUTPUT_PORT_TYPE
o_out[30] <= s_Q[30].DB_MAX_OUTPUT_PORT_TYPE
o_out[31] <= s_Q[31].DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|register_file:reg_file|n_bit_register:\regs:9:reg_i
i_clk => s_Q[0].CLK
i_clk => s_Q[1].CLK
i_clk => s_Q[2].CLK
i_clk => s_Q[3].CLK
i_clk => s_Q[4].CLK
i_clk => s_Q[5].CLK
i_clk => s_Q[6].CLK
i_clk => s_Q[7].CLK
i_clk => s_Q[8].CLK
i_clk => s_Q[9].CLK
i_clk => s_Q[10].CLK
i_clk => s_Q[11].CLK
i_clk => s_Q[12].CLK
i_clk => s_Q[13].CLK
i_clk => s_Q[14].CLK
i_clk => s_Q[15].CLK
i_clk => s_Q[16].CLK
i_clk => s_Q[17].CLK
i_clk => s_Q[18].CLK
i_clk => s_Q[19].CLK
i_clk => s_Q[20].CLK
i_clk => s_Q[21].CLK
i_clk => s_Q[22].CLK
i_clk => s_Q[23].CLK
i_clk => s_Q[24].CLK
i_clk => s_Q[25].CLK
i_clk => s_Q[26].CLK
i_clk => s_Q[27].CLK
i_clk => s_Q[28].CLK
i_clk => s_Q[29].CLK
i_clk => s_Q[30].CLK
i_clk => s_Q[31].CLK
i_rst => s_Q[0].ACLR
i_rst => s_Q[1].ACLR
i_rst => s_Q[2].ACLR
i_rst => s_Q[3].ACLR
i_rst => s_Q[4].ACLR
i_rst => s_Q[5].ACLR
i_rst => s_Q[6].ACLR
i_rst => s_Q[7].ACLR
i_rst => s_Q[8].ACLR
i_rst => s_Q[9].ACLR
i_rst => s_Q[10].ACLR
i_rst => s_Q[11].ACLR
i_rst => s_Q[12].ACLR
i_rst => s_Q[13].ACLR
i_rst => s_Q[14].ACLR
i_rst => s_Q[15].ACLR
i_rst => s_Q[16].ACLR
i_rst => s_Q[17].ACLR
i_rst => s_Q[18].ACLR
i_rst => s_Q[19].ACLR
i_rst => s_Q[20].ACLR
i_rst => s_Q[21].ACLR
i_rst => s_Q[22].ACLR
i_rst => s_Q[23].ACLR
i_rst => s_Q[24].ACLR
i_rst => s_Q[25].ACLR
i_rst => s_Q[26].ACLR
i_rst => s_Q[27].ACLR
i_rst => s_Q[28].ACLR
i_rst => s_Q[29].ACLR
i_rst => s_Q[30].ACLR
i_rst => s_Q[31].ACLR
i_we => s_Q[0].ENA
i_we => s_Q[31].ENA
i_we => s_Q[30].ENA
i_we => s_Q[29].ENA
i_we => s_Q[28].ENA
i_we => s_Q[27].ENA
i_we => s_Q[26].ENA
i_we => s_Q[25].ENA
i_we => s_Q[24].ENA
i_we => s_Q[23].ENA
i_we => s_Q[22].ENA
i_we => s_Q[21].ENA
i_we => s_Q[20].ENA
i_we => s_Q[19].ENA
i_we => s_Q[18].ENA
i_we => s_Q[17].ENA
i_we => s_Q[16].ENA
i_we => s_Q[15].ENA
i_we => s_Q[14].ENA
i_we => s_Q[13].ENA
i_we => s_Q[12].ENA
i_we => s_Q[11].ENA
i_we => s_Q[10].ENA
i_we => s_Q[9].ENA
i_we => s_Q[8].ENA
i_we => s_Q[7].ENA
i_we => s_Q[6].ENA
i_we => s_Q[5].ENA
i_we => s_Q[4].ENA
i_we => s_Q[3].ENA
i_we => s_Q[2].ENA
i_we => s_Q[1].ENA
i_in[0] => s_Q[0].DATAIN
i_in[1] => s_Q[1].DATAIN
i_in[2] => s_Q[2].DATAIN
i_in[3] => s_Q[3].DATAIN
i_in[4] => s_Q[4].DATAIN
i_in[5] => s_Q[5].DATAIN
i_in[6] => s_Q[6].DATAIN
i_in[7] => s_Q[7].DATAIN
i_in[8] => s_Q[8].DATAIN
i_in[9] => s_Q[9].DATAIN
i_in[10] => s_Q[10].DATAIN
i_in[11] => s_Q[11].DATAIN
i_in[12] => s_Q[12].DATAIN
i_in[13] => s_Q[13].DATAIN
i_in[14] => s_Q[14].DATAIN
i_in[15] => s_Q[15].DATAIN
i_in[16] => s_Q[16].DATAIN
i_in[17] => s_Q[17].DATAIN
i_in[18] => s_Q[18].DATAIN
i_in[19] => s_Q[19].DATAIN
i_in[20] => s_Q[20].DATAIN
i_in[21] => s_Q[21].DATAIN
i_in[22] => s_Q[22].DATAIN
i_in[23] => s_Q[23].DATAIN
i_in[24] => s_Q[24].DATAIN
i_in[25] => s_Q[25].DATAIN
i_in[26] => s_Q[26].DATAIN
i_in[27] => s_Q[27].DATAIN
i_in[28] => s_Q[28].DATAIN
i_in[29] => s_Q[29].DATAIN
i_in[30] => s_Q[30].DATAIN
i_in[31] => s_Q[31].DATAIN
o_out[0] <= s_Q[0].DB_MAX_OUTPUT_PORT_TYPE
o_out[1] <= s_Q[1].DB_MAX_OUTPUT_PORT_TYPE
o_out[2] <= s_Q[2].DB_MAX_OUTPUT_PORT_TYPE
o_out[3] <= s_Q[3].DB_MAX_OUTPUT_PORT_TYPE
o_out[4] <= s_Q[4].DB_MAX_OUTPUT_PORT_TYPE
o_out[5] <= s_Q[5].DB_MAX_OUTPUT_PORT_TYPE
o_out[6] <= s_Q[6].DB_MAX_OUTPUT_PORT_TYPE
o_out[7] <= s_Q[7].DB_MAX_OUTPUT_PORT_TYPE
o_out[8] <= s_Q[8].DB_MAX_OUTPUT_PORT_TYPE
o_out[9] <= s_Q[9].DB_MAX_OUTPUT_PORT_TYPE
o_out[10] <= s_Q[10].DB_MAX_OUTPUT_PORT_TYPE
o_out[11] <= s_Q[11].DB_MAX_OUTPUT_PORT_TYPE
o_out[12] <= s_Q[12].DB_MAX_OUTPUT_PORT_TYPE
o_out[13] <= s_Q[13].DB_MAX_OUTPUT_PORT_TYPE
o_out[14] <= s_Q[14].DB_MAX_OUTPUT_PORT_TYPE
o_out[15] <= s_Q[15].DB_MAX_OUTPUT_PORT_TYPE
o_out[16] <= s_Q[16].DB_MAX_OUTPUT_PORT_TYPE
o_out[17] <= s_Q[17].DB_MAX_OUTPUT_PORT_TYPE
o_out[18] <= s_Q[18].DB_MAX_OUTPUT_PORT_TYPE
o_out[19] <= s_Q[19].DB_MAX_OUTPUT_PORT_TYPE
o_out[20] <= s_Q[20].DB_MAX_OUTPUT_PORT_TYPE
o_out[21] <= s_Q[21].DB_MAX_OUTPUT_PORT_TYPE
o_out[22] <= s_Q[22].DB_MAX_OUTPUT_PORT_TYPE
o_out[23] <= s_Q[23].DB_MAX_OUTPUT_PORT_TYPE
o_out[24] <= s_Q[24].DB_MAX_OUTPUT_PORT_TYPE
o_out[25] <= s_Q[25].DB_MAX_OUTPUT_PORT_TYPE
o_out[26] <= s_Q[26].DB_MAX_OUTPUT_PORT_TYPE
o_out[27] <= s_Q[27].DB_MAX_OUTPUT_PORT_TYPE
o_out[28] <= s_Q[28].DB_MAX_OUTPUT_PORT_TYPE
o_out[29] <= s_Q[29].DB_MAX_OUTPUT_PORT_TYPE
o_out[30] <= s_Q[30].DB_MAX_OUTPUT_PORT_TYPE
o_out[31] <= s_Q[31].DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|register_file:reg_file|n_bit_register:\regs:10:reg_i
i_clk => s_Q[0].CLK
i_clk => s_Q[1].CLK
i_clk => s_Q[2].CLK
i_clk => s_Q[3].CLK
i_clk => s_Q[4].CLK
i_clk => s_Q[5].CLK
i_clk => s_Q[6].CLK
i_clk => s_Q[7].CLK
i_clk => s_Q[8].CLK
i_clk => s_Q[9].CLK
i_clk => s_Q[10].CLK
i_clk => s_Q[11].CLK
i_clk => s_Q[12].CLK
i_clk => s_Q[13].CLK
i_clk => s_Q[14].CLK
i_clk => s_Q[15].CLK
i_clk => s_Q[16].CLK
i_clk => s_Q[17].CLK
i_clk => s_Q[18].CLK
i_clk => s_Q[19].CLK
i_clk => s_Q[20].CLK
i_clk => s_Q[21].CLK
i_clk => s_Q[22].CLK
i_clk => s_Q[23].CLK
i_clk => s_Q[24].CLK
i_clk => s_Q[25].CLK
i_clk => s_Q[26].CLK
i_clk => s_Q[27].CLK
i_clk => s_Q[28].CLK
i_clk => s_Q[29].CLK
i_clk => s_Q[30].CLK
i_clk => s_Q[31].CLK
i_rst => s_Q[0].ACLR
i_rst => s_Q[1].ACLR
i_rst => s_Q[2].ACLR
i_rst => s_Q[3].ACLR
i_rst => s_Q[4].ACLR
i_rst => s_Q[5].ACLR
i_rst => s_Q[6].ACLR
i_rst => s_Q[7].ACLR
i_rst => s_Q[8].ACLR
i_rst => s_Q[9].ACLR
i_rst => s_Q[10].ACLR
i_rst => s_Q[11].ACLR
i_rst => s_Q[12].ACLR
i_rst => s_Q[13].ACLR
i_rst => s_Q[14].ACLR
i_rst => s_Q[15].ACLR
i_rst => s_Q[16].ACLR
i_rst => s_Q[17].ACLR
i_rst => s_Q[18].ACLR
i_rst => s_Q[19].ACLR
i_rst => s_Q[20].ACLR
i_rst => s_Q[21].ACLR
i_rst => s_Q[22].ACLR
i_rst => s_Q[23].ACLR
i_rst => s_Q[24].ACLR
i_rst => s_Q[25].ACLR
i_rst => s_Q[26].ACLR
i_rst => s_Q[27].ACLR
i_rst => s_Q[28].ACLR
i_rst => s_Q[29].ACLR
i_rst => s_Q[30].ACLR
i_rst => s_Q[31].ACLR
i_we => s_Q[0].ENA
i_we => s_Q[31].ENA
i_we => s_Q[30].ENA
i_we => s_Q[29].ENA
i_we => s_Q[28].ENA
i_we => s_Q[27].ENA
i_we => s_Q[26].ENA
i_we => s_Q[25].ENA
i_we => s_Q[24].ENA
i_we => s_Q[23].ENA
i_we => s_Q[22].ENA
i_we => s_Q[21].ENA
i_we => s_Q[20].ENA
i_we => s_Q[19].ENA
i_we => s_Q[18].ENA
i_we => s_Q[17].ENA
i_we => s_Q[16].ENA
i_we => s_Q[15].ENA
i_we => s_Q[14].ENA
i_we => s_Q[13].ENA
i_we => s_Q[12].ENA
i_we => s_Q[11].ENA
i_we => s_Q[10].ENA
i_we => s_Q[9].ENA
i_we => s_Q[8].ENA
i_we => s_Q[7].ENA
i_we => s_Q[6].ENA
i_we => s_Q[5].ENA
i_we => s_Q[4].ENA
i_we => s_Q[3].ENA
i_we => s_Q[2].ENA
i_we => s_Q[1].ENA
i_in[0] => s_Q[0].DATAIN
i_in[1] => s_Q[1].DATAIN
i_in[2] => s_Q[2].DATAIN
i_in[3] => s_Q[3].DATAIN
i_in[4] => s_Q[4].DATAIN
i_in[5] => s_Q[5].DATAIN
i_in[6] => s_Q[6].DATAIN
i_in[7] => s_Q[7].DATAIN
i_in[8] => s_Q[8].DATAIN
i_in[9] => s_Q[9].DATAIN
i_in[10] => s_Q[10].DATAIN
i_in[11] => s_Q[11].DATAIN
i_in[12] => s_Q[12].DATAIN
i_in[13] => s_Q[13].DATAIN
i_in[14] => s_Q[14].DATAIN
i_in[15] => s_Q[15].DATAIN
i_in[16] => s_Q[16].DATAIN
i_in[17] => s_Q[17].DATAIN
i_in[18] => s_Q[18].DATAIN
i_in[19] => s_Q[19].DATAIN
i_in[20] => s_Q[20].DATAIN
i_in[21] => s_Q[21].DATAIN
i_in[22] => s_Q[22].DATAIN
i_in[23] => s_Q[23].DATAIN
i_in[24] => s_Q[24].DATAIN
i_in[25] => s_Q[25].DATAIN
i_in[26] => s_Q[26].DATAIN
i_in[27] => s_Q[27].DATAIN
i_in[28] => s_Q[28].DATAIN
i_in[29] => s_Q[29].DATAIN
i_in[30] => s_Q[30].DATAIN
i_in[31] => s_Q[31].DATAIN
o_out[0] <= s_Q[0].DB_MAX_OUTPUT_PORT_TYPE
o_out[1] <= s_Q[1].DB_MAX_OUTPUT_PORT_TYPE
o_out[2] <= s_Q[2].DB_MAX_OUTPUT_PORT_TYPE
o_out[3] <= s_Q[3].DB_MAX_OUTPUT_PORT_TYPE
o_out[4] <= s_Q[4].DB_MAX_OUTPUT_PORT_TYPE
o_out[5] <= s_Q[5].DB_MAX_OUTPUT_PORT_TYPE
o_out[6] <= s_Q[6].DB_MAX_OUTPUT_PORT_TYPE
o_out[7] <= s_Q[7].DB_MAX_OUTPUT_PORT_TYPE
o_out[8] <= s_Q[8].DB_MAX_OUTPUT_PORT_TYPE
o_out[9] <= s_Q[9].DB_MAX_OUTPUT_PORT_TYPE
o_out[10] <= s_Q[10].DB_MAX_OUTPUT_PORT_TYPE
o_out[11] <= s_Q[11].DB_MAX_OUTPUT_PORT_TYPE
o_out[12] <= s_Q[12].DB_MAX_OUTPUT_PORT_TYPE
o_out[13] <= s_Q[13].DB_MAX_OUTPUT_PORT_TYPE
o_out[14] <= s_Q[14].DB_MAX_OUTPUT_PORT_TYPE
o_out[15] <= s_Q[15].DB_MAX_OUTPUT_PORT_TYPE
o_out[16] <= s_Q[16].DB_MAX_OUTPUT_PORT_TYPE
o_out[17] <= s_Q[17].DB_MAX_OUTPUT_PORT_TYPE
o_out[18] <= s_Q[18].DB_MAX_OUTPUT_PORT_TYPE
o_out[19] <= s_Q[19].DB_MAX_OUTPUT_PORT_TYPE
o_out[20] <= s_Q[20].DB_MAX_OUTPUT_PORT_TYPE
o_out[21] <= s_Q[21].DB_MAX_OUTPUT_PORT_TYPE
o_out[22] <= s_Q[22].DB_MAX_OUTPUT_PORT_TYPE
o_out[23] <= s_Q[23].DB_MAX_OUTPUT_PORT_TYPE
o_out[24] <= s_Q[24].DB_MAX_OUTPUT_PORT_TYPE
o_out[25] <= s_Q[25].DB_MAX_OUTPUT_PORT_TYPE
o_out[26] <= s_Q[26].DB_MAX_OUTPUT_PORT_TYPE
o_out[27] <= s_Q[27].DB_MAX_OUTPUT_PORT_TYPE
o_out[28] <= s_Q[28].DB_MAX_OUTPUT_PORT_TYPE
o_out[29] <= s_Q[29].DB_MAX_OUTPUT_PORT_TYPE
o_out[30] <= s_Q[30].DB_MAX_OUTPUT_PORT_TYPE
o_out[31] <= s_Q[31].DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|register_file:reg_file|n_bit_register:\regs:11:reg_i
i_clk => s_Q[0].CLK
i_clk => s_Q[1].CLK
i_clk => s_Q[2].CLK
i_clk => s_Q[3].CLK
i_clk => s_Q[4].CLK
i_clk => s_Q[5].CLK
i_clk => s_Q[6].CLK
i_clk => s_Q[7].CLK
i_clk => s_Q[8].CLK
i_clk => s_Q[9].CLK
i_clk => s_Q[10].CLK
i_clk => s_Q[11].CLK
i_clk => s_Q[12].CLK
i_clk => s_Q[13].CLK
i_clk => s_Q[14].CLK
i_clk => s_Q[15].CLK
i_clk => s_Q[16].CLK
i_clk => s_Q[17].CLK
i_clk => s_Q[18].CLK
i_clk => s_Q[19].CLK
i_clk => s_Q[20].CLK
i_clk => s_Q[21].CLK
i_clk => s_Q[22].CLK
i_clk => s_Q[23].CLK
i_clk => s_Q[24].CLK
i_clk => s_Q[25].CLK
i_clk => s_Q[26].CLK
i_clk => s_Q[27].CLK
i_clk => s_Q[28].CLK
i_clk => s_Q[29].CLK
i_clk => s_Q[30].CLK
i_clk => s_Q[31].CLK
i_rst => s_Q[0].ACLR
i_rst => s_Q[1].ACLR
i_rst => s_Q[2].ACLR
i_rst => s_Q[3].ACLR
i_rst => s_Q[4].ACLR
i_rst => s_Q[5].ACLR
i_rst => s_Q[6].ACLR
i_rst => s_Q[7].ACLR
i_rst => s_Q[8].ACLR
i_rst => s_Q[9].ACLR
i_rst => s_Q[10].ACLR
i_rst => s_Q[11].ACLR
i_rst => s_Q[12].ACLR
i_rst => s_Q[13].ACLR
i_rst => s_Q[14].ACLR
i_rst => s_Q[15].ACLR
i_rst => s_Q[16].ACLR
i_rst => s_Q[17].ACLR
i_rst => s_Q[18].ACLR
i_rst => s_Q[19].ACLR
i_rst => s_Q[20].ACLR
i_rst => s_Q[21].ACLR
i_rst => s_Q[22].ACLR
i_rst => s_Q[23].ACLR
i_rst => s_Q[24].ACLR
i_rst => s_Q[25].ACLR
i_rst => s_Q[26].ACLR
i_rst => s_Q[27].ACLR
i_rst => s_Q[28].ACLR
i_rst => s_Q[29].ACLR
i_rst => s_Q[30].ACLR
i_rst => s_Q[31].ACLR
i_we => s_Q[0].ENA
i_we => s_Q[31].ENA
i_we => s_Q[30].ENA
i_we => s_Q[29].ENA
i_we => s_Q[28].ENA
i_we => s_Q[27].ENA
i_we => s_Q[26].ENA
i_we => s_Q[25].ENA
i_we => s_Q[24].ENA
i_we => s_Q[23].ENA
i_we => s_Q[22].ENA
i_we => s_Q[21].ENA
i_we => s_Q[20].ENA
i_we => s_Q[19].ENA
i_we => s_Q[18].ENA
i_we => s_Q[17].ENA
i_we => s_Q[16].ENA
i_we => s_Q[15].ENA
i_we => s_Q[14].ENA
i_we => s_Q[13].ENA
i_we => s_Q[12].ENA
i_we => s_Q[11].ENA
i_we => s_Q[10].ENA
i_we => s_Q[9].ENA
i_we => s_Q[8].ENA
i_we => s_Q[7].ENA
i_we => s_Q[6].ENA
i_we => s_Q[5].ENA
i_we => s_Q[4].ENA
i_we => s_Q[3].ENA
i_we => s_Q[2].ENA
i_we => s_Q[1].ENA
i_in[0] => s_Q[0].DATAIN
i_in[1] => s_Q[1].DATAIN
i_in[2] => s_Q[2].DATAIN
i_in[3] => s_Q[3].DATAIN
i_in[4] => s_Q[4].DATAIN
i_in[5] => s_Q[5].DATAIN
i_in[6] => s_Q[6].DATAIN
i_in[7] => s_Q[7].DATAIN
i_in[8] => s_Q[8].DATAIN
i_in[9] => s_Q[9].DATAIN
i_in[10] => s_Q[10].DATAIN
i_in[11] => s_Q[11].DATAIN
i_in[12] => s_Q[12].DATAIN
i_in[13] => s_Q[13].DATAIN
i_in[14] => s_Q[14].DATAIN
i_in[15] => s_Q[15].DATAIN
i_in[16] => s_Q[16].DATAIN
i_in[17] => s_Q[17].DATAIN
i_in[18] => s_Q[18].DATAIN
i_in[19] => s_Q[19].DATAIN
i_in[20] => s_Q[20].DATAIN
i_in[21] => s_Q[21].DATAIN
i_in[22] => s_Q[22].DATAIN
i_in[23] => s_Q[23].DATAIN
i_in[24] => s_Q[24].DATAIN
i_in[25] => s_Q[25].DATAIN
i_in[26] => s_Q[26].DATAIN
i_in[27] => s_Q[27].DATAIN
i_in[28] => s_Q[28].DATAIN
i_in[29] => s_Q[29].DATAIN
i_in[30] => s_Q[30].DATAIN
i_in[31] => s_Q[31].DATAIN
o_out[0] <= s_Q[0].DB_MAX_OUTPUT_PORT_TYPE
o_out[1] <= s_Q[1].DB_MAX_OUTPUT_PORT_TYPE
o_out[2] <= s_Q[2].DB_MAX_OUTPUT_PORT_TYPE
o_out[3] <= s_Q[3].DB_MAX_OUTPUT_PORT_TYPE
o_out[4] <= s_Q[4].DB_MAX_OUTPUT_PORT_TYPE
o_out[5] <= s_Q[5].DB_MAX_OUTPUT_PORT_TYPE
o_out[6] <= s_Q[6].DB_MAX_OUTPUT_PORT_TYPE
o_out[7] <= s_Q[7].DB_MAX_OUTPUT_PORT_TYPE
o_out[8] <= s_Q[8].DB_MAX_OUTPUT_PORT_TYPE
o_out[9] <= s_Q[9].DB_MAX_OUTPUT_PORT_TYPE
o_out[10] <= s_Q[10].DB_MAX_OUTPUT_PORT_TYPE
o_out[11] <= s_Q[11].DB_MAX_OUTPUT_PORT_TYPE
o_out[12] <= s_Q[12].DB_MAX_OUTPUT_PORT_TYPE
o_out[13] <= s_Q[13].DB_MAX_OUTPUT_PORT_TYPE
o_out[14] <= s_Q[14].DB_MAX_OUTPUT_PORT_TYPE
o_out[15] <= s_Q[15].DB_MAX_OUTPUT_PORT_TYPE
o_out[16] <= s_Q[16].DB_MAX_OUTPUT_PORT_TYPE
o_out[17] <= s_Q[17].DB_MAX_OUTPUT_PORT_TYPE
o_out[18] <= s_Q[18].DB_MAX_OUTPUT_PORT_TYPE
o_out[19] <= s_Q[19].DB_MAX_OUTPUT_PORT_TYPE
o_out[20] <= s_Q[20].DB_MAX_OUTPUT_PORT_TYPE
o_out[21] <= s_Q[21].DB_MAX_OUTPUT_PORT_TYPE
o_out[22] <= s_Q[22].DB_MAX_OUTPUT_PORT_TYPE
o_out[23] <= s_Q[23].DB_MAX_OUTPUT_PORT_TYPE
o_out[24] <= s_Q[24].DB_MAX_OUTPUT_PORT_TYPE
o_out[25] <= s_Q[25].DB_MAX_OUTPUT_PORT_TYPE
o_out[26] <= s_Q[26].DB_MAX_OUTPUT_PORT_TYPE
o_out[27] <= s_Q[27].DB_MAX_OUTPUT_PORT_TYPE
o_out[28] <= s_Q[28].DB_MAX_OUTPUT_PORT_TYPE
o_out[29] <= s_Q[29].DB_MAX_OUTPUT_PORT_TYPE
o_out[30] <= s_Q[30].DB_MAX_OUTPUT_PORT_TYPE
o_out[31] <= s_Q[31].DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|register_file:reg_file|n_bit_register:\regs:12:reg_i
i_clk => s_Q[0].CLK
i_clk => s_Q[1].CLK
i_clk => s_Q[2].CLK
i_clk => s_Q[3].CLK
i_clk => s_Q[4].CLK
i_clk => s_Q[5].CLK
i_clk => s_Q[6].CLK
i_clk => s_Q[7].CLK
i_clk => s_Q[8].CLK
i_clk => s_Q[9].CLK
i_clk => s_Q[10].CLK
i_clk => s_Q[11].CLK
i_clk => s_Q[12].CLK
i_clk => s_Q[13].CLK
i_clk => s_Q[14].CLK
i_clk => s_Q[15].CLK
i_clk => s_Q[16].CLK
i_clk => s_Q[17].CLK
i_clk => s_Q[18].CLK
i_clk => s_Q[19].CLK
i_clk => s_Q[20].CLK
i_clk => s_Q[21].CLK
i_clk => s_Q[22].CLK
i_clk => s_Q[23].CLK
i_clk => s_Q[24].CLK
i_clk => s_Q[25].CLK
i_clk => s_Q[26].CLK
i_clk => s_Q[27].CLK
i_clk => s_Q[28].CLK
i_clk => s_Q[29].CLK
i_clk => s_Q[30].CLK
i_clk => s_Q[31].CLK
i_rst => s_Q[0].ACLR
i_rst => s_Q[1].ACLR
i_rst => s_Q[2].ACLR
i_rst => s_Q[3].ACLR
i_rst => s_Q[4].ACLR
i_rst => s_Q[5].ACLR
i_rst => s_Q[6].ACLR
i_rst => s_Q[7].ACLR
i_rst => s_Q[8].ACLR
i_rst => s_Q[9].ACLR
i_rst => s_Q[10].ACLR
i_rst => s_Q[11].ACLR
i_rst => s_Q[12].ACLR
i_rst => s_Q[13].ACLR
i_rst => s_Q[14].ACLR
i_rst => s_Q[15].ACLR
i_rst => s_Q[16].ACLR
i_rst => s_Q[17].ACLR
i_rst => s_Q[18].ACLR
i_rst => s_Q[19].ACLR
i_rst => s_Q[20].ACLR
i_rst => s_Q[21].ACLR
i_rst => s_Q[22].ACLR
i_rst => s_Q[23].ACLR
i_rst => s_Q[24].ACLR
i_rst => s_Q[25].ACLR
i_rst => s_Q[26].ACLR
i_rst => s_Q[27].ACLR
i_rst => s_Q[28].ACLR
i_rst => s_Q[29].ACLR
i_rst => s_Q[30].ACLR
i_rst => s_Q[31].ACLR
i_we => s_Q[0].ENA
i_we => s_Q[31].ENA
i_we => s_Q[30].ENA
i_we => s_Q[29].ENA
i_we => s_Q[28].ENA
i_we => s_Q[27].ENA
i_we => s_Q[26].ENA
i_we => s_Q[25].ENA
i_we => s_Q[24].ENA
i_we => s_Q[23].ENA
i_we => s_Q[22].ENA
i_we => s_Q[21].ENA
i_we => s_Q[20].ENA
i_we => s_Q[19].ENA
i_we => s_Q[18].ENA
i_we => s_Q[17].ENA
i_we => s_Q[16].ENA
i_we => s_Q[15].ENA
i_we => s_Q[14].ENA
i_we => s_Q[13].ENA
i_we => s_Q[12].ENA
i_we => s_Q[11].ENA
i_we => s_Q[10].ENA
i_we => s_Q[9].ENA
i_we => s_Q[8].ENA
i_we => s_Q[7].ENA
i_we => s_Q[6].ENA
i_we => s_Q[5].ENA
i_we => s_Q[4].ENA
i_we => s_Q[3].ENA
i_we => s_Q[2].ENA
i_we => s_Q[1].ENA
i_in[0] => s_Q[0].DATAIN
i_in[1] => s_Q[1].DATAIN
i_in[2] => s_Q[2].DATAIN
i_in[3] => s_Q[3].DATAIN
i_in[4] => s_Q[4].DATAIN
i_in[5] => s_Q[5].DATAIN
i_in[6] => s_Q[6].DATAIN
i_in[7] => s_Q[7].DATAIN
i_in[8] => s_Q[8].DATAIN
i_in[9] => s_Q[9].DATAIN
i_in[10] => s_Q[10].DATAIN
i_in[11] => s_Q[11].DATAIN
i_in[12] => s_Q[12].DATAIN
i_in[13] => s_Q[13].DATAIN
i_in[14] => s_Q[14].DATAIN
i_in[15] => s_Q[15].DATAIN
i_in[16] => s_Q[16].DATAIN
i_in[17] => s_Q[17].DATAIN
i_in[18] => s_Q[18].DATAIN
i_in[19] => s_Q[19].DATAIN
i_in[20] => s_Q[20].DATAIN
i_in[21] => s_Q[21].DATAIN
i_in[22] => s_Q[22].DATAIN
i_in[23] => s_Q[23].DATAIN
i_in[24] => s_Q[24].DATAIN
i_in[25] => s_Q[25].DATAIN
i_in[26] => s_Q[26].DATAIN
i_in[27] => s_Q[27].DATAIN
i_in[28] => s_Q[28].DATAIN
i_in[29] => s_Q[29].DATAIN
i_in[30] => s_Q[30].DATAIN
i_in[31] => s_Q[31].DATAIN
o_out[0] <= s_Q[0].DB_MAX_OUTPUT_PORT_TYPE
o_out[1] <= s_Q[1].DB_MAX_OUTPUT_PORT_TYPE
o_out[2] <= s_Q[2].DB_MAX_OUTPUT_PORT_TYPE
o_out[3] <= s_Q[3].DB_MAX_OUTPUT_PORT_TYPE
o_out[4] <= s_Q[4].DB_MAX_OUTPUT_PORT_TYPE
o_out[5] <= s_Q[5].DB_MAX_OUTPUT_PORT_TYPE
o_out[6] <= s_Q[6].DB_MAX_OUTPUT_PORT_TYPE
o_out[7] <= s_Q[7].DB_MAX_OUTPUT_PORT_TYPE
o_out[8] <= s_Q[8].DB_MAX_OUTPUT_PORT_TYPE
o_out[9] <= s_Q[9].DB_MAX_OUTPUT_PORT_TYPE
o_out[10] <= s_Q[10].DB_MAX_OUTPUT_PORT_TYPE
o_out[11] <= s_Q[11].DB_MAX_OUTPUT_PORT_TYPE
o_out[12] <= s_Q[12].DB_MAX_OUTPUT_PORT_TYPE
o_out[13] <= s_Q[13].DB_MAX_OUTPUT_PORT_TYPE
o_out[14] <= s_Q[14].DB_MAX_OUTPUT_PORT_TYPE
o_out[15] <= s_Q[15].DB_MAX_OUTPUT_PORT_TYPE
o_out[16] <= s_Q[16].DB_MAX_OUTPUT_PORT_TYPE
o_out[17] <= s_Q[17].DB_MAX_OUTPUT_PORT_TYPE
o_out[18] <= s_Q[18].DB_MAX_OUTPUT_PORT_TYPE
o_out[19] <= s_Q[19].DB_MAX_OUTPUT_PORT_TYPE
o_out[20] <= s_Q[20].DB_MAX_OUTPUT_PORT_TYPE
o_out[21] <= s_Q[21].DB_MAX_OUTPUT_PORT_TYPE
o_out[22] <= s_Q[22].DB_MAX_OUTPUT_PORT_TYPE
o_out[23] <= s_Q[23].DB_MAX_OUTPUT_PORT_TYPE
o_out[24] <= s_Q[24].DB_MAX_OUTPUT_PORT_TYPE
o_out[25] <= s_Q[25].DB_MAX_OUTPUT_PORT_TYPE
o_out[26] <= s_Q[26].DB_MAX_OUTPUT_PORT_TYPE
o_out[27] <= s_Q[27].DB_MAX_OUTPUT_PORT_TYPE
o_out[28] <= s_Q[28].DB_MAX_OUTPUT_PORT_TYPE
o_out[29] <= s_Q[29].DB_MAX_OUTPUT_PORT_TYPE
o_out[30] <= s_Q[30].DB_MAX_OUTPUT_PORT_TYPE
o_out[31] <= s_Q[31].DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|register_file:reg_file|n_bit_register:\regs:13:reg_i
i_clk => s_Q[0].CLK
i_clk => s_Q[1].CLK
i_clk => s_Q[2].CLK
i_clk => s_Q[3].CLK
i_clk => s_Q[4].CLK
i_clk => s_Q[5].CLK
i_clk => s_Q[6].CLK
i_clk => s_Q[7].CLK
i_clk => s_Q[8].CLK
i_clk => s_Q[9].CLK
i_clk => s_Q[10].CLK
i_clk => s_Q[11].CLK
i_clk => s_Q[12].CLK
i_clk => s_Q[13].CLK
i_clk => s_Q[14].CLK
i_clk => s_Q[15].CLK
i_clk => s_Q[16].CLK
i_clk => s_Q[17].CLK
i_clk => s_Q[18].CLK
i_clk => s_Q[19].CLK
i_clk => s_Q[20].CLK
i_clk => s_Q[21].CLK
i_clk => s_Q[22].CLK
i_clk => s_Q[23].CLK
i_clk => s_Q[24].CLK
i_clk => s_Q[25].CLK
i_clk => s_Q[26].CLK
i_clk => s_Q[27].CLK
i_clk => s_Q[28].CLK
i_clk => s_Q[29].CLK
i_clk => s_Q[30].CLK
i_clk => s_Q[31].CLK
i_rst => s_Q[0].ACLR
i_rst => s_Q[1].ACLR
i_rst => s_Q[2].ACLR
i_rst => s_Q[3].ACLR
i_rst => s_Q[4].ACLR
i_rst => s_Q[5].ACLR
i_rst => s_Q[6].ACLR
i_rst => s_Q[7].ACLR
i_rst => s_Q[8].ACLR
i_rst => s_Q[9].ACLR
i_rst => s_Q[10].ACLR
i_rst => s_Q[11].ACLR
i_rst => s_Q[12].ACLR
i_rst => s_Q[13].ACLR
i_rst => s_Q[14].ACLR
i_rst => s_Q[15].ACLR
i_rst => s_Q[16].ACLR
i_rst => s_Q[17].ACLR
i_rst => s_Q[18].ACLR
i_rst => s_Q[19].ACLR
i_rst => s_Q[20].ACLR
i_rst => s_Q[21].ACLR
i_rst => s_Q[22].ACLR
i_rst => s_Q[23].ACLR
i_rst => s_Q[24].ACLR
i_rst => s_Q[25].ACLR
i_rst => s_Q[26].ACLR
i_rst => s_Q[27].ACLR
i_rst => s_Q[28].ACLR
i_rst => s_Q[29].ACLR
i_rst => s_Q[30].ACLR
i_rst => s_Q[31].ACLR
i_we => s_Q[0].ENA
i_we => s_Q[31].ENA
i_we => s_Q[30].ENA
i_we => s_Q[29].ENA
i_we => s_Q[28].ENA
i_we => s_Q[27].ENA
i_we => s_Q[26].ENA
i_we => s_Q[25].ENA
i_we => s_Q[24].ENA
i_we => s_Q[23].ENA
i_we => s_Q[22].ENA
i_we => s_Q[21].ENA
i_we => s_Q[20].ENA
i_we => s_Q[19].ENA
i_we => s_Q[18].ENA
i_we => s_Q[17].ENA
i_we => s_Q[16].ENA
i_we => s_Q[15].ENA
i_we => s_Q[14].ENA
i_we => s_Q[13].ENA
i_we => s_Q[12].ENA
i_we => s_Q[11].ENA
i_we => s_Q[10].ENA
i_we => s_Q[9].ENA
i_we => s_Q[8].ENA
i_we => s_Q[7].ENA
i_we => s_Q[6].ENA
i_we => s_Q[5].ENA
i_we => s_Q[4].ENA
i_we => s_Q[3].ENA
i_we => s_Q[2].ENA
i_we => s_Q[1].ENA
i_in[0] => s_Q[0].DATAIN
i_in[1] => s_Q[1].DATAIN
i_in[2] => s_Q[2].DATAIN
i_in[3] => s_Q[3].DATAIN
i_in[4] => s_Q[4].DATAIN
i_in[5] => s_Q[5].DATAIN
i_in[6] => s_Q[6].DATAIN
i_in[7] => s_Q[7].DATAIN
i_in[8] => s_Q[8].DATAIN
i_in[9] => s_Q[9].DATAIN
i_in[10] => s_Q[10].DATAIN
i_in[11] => s_Q[11].DATAIN
i_in[12] => s_Q[12].DATAIN
i_in[13] => s_Q[13].DATAIN
i_in[14] => s_Q[14].DATAIN
i_in[15] => s_Q[15].DATAIN
i_in[16] => s_Q[16].DATAIN
i_in[17] => s_Q[17].DATAIN
i_in[18] => s_Q[18].DATAIN
i_in[19] => s_Q[19].DATAIN
i_in[20] => s_Q[20].DATAIN
i_in[21] => s_Q[21].DATAIN
i_in[22] => s_Q[22].DATAIN
i_in[23] => s_Q[23].DATAIN
i_in[24] => s_Q[24].DATAIN
i_in[25] => s_Q[25].DATAIN
i_in[26] => s_Q[26].DATAIN
i_in[27] => s_Q[27].DATAIN
i_in[28] => s_Q[28].DATAIN
i_in[29] => s_Q[29].DATAIN
i_in[30] => s_Q[30].DATAIN
i_in[31] => s_Q[31].DATAIN
o_out[0] <= s_Q[0].DB_MAX_OUTPUT_PORT_TYPE
o_out[1] <= s_Q[1].DB_MAX_OUTPUT_PORT_TYPE
o_out[2] <= s_Q[2].DB_MAX_OUTPUT_PORT_TYPE
o_out[3] <= s_Q[3].DB_MAX_OUTPUT_PORT_TYPE
o_out[4] <= s_Q[4].DB_MAX_OUTPUT_PORT_TYPE
o_out[5] <= s_Q[5].DB_MAX_OUTPUT_PORT_TYPE
o_out[6] <= s_Q[6].DB_MAX_OUTPUT_PORT_TYPE
o_out[7] <= s_Q[7].DB_MAX_OUTPUT_PORT_TYPE
o_out[8] <= s_Q[8].DB_MAX_OUTPUT_PORT_TYPE
o_out[9] <= s_Q[9].DB_MAX_OUTPUT_PORT_TYPE
o_out[10] <= s_Q[10].DB_MAX_OUTPUT_PORT_TYPE
o_out[11] <= s_Q[11].DB_MAX_OUTPUT_PORT_TYPE
o_out[12] <= s_Q[12].DB_MAX_OUTPUT_PORT_TYPE
o_out[13] <= s_Q[13].DB_MAX_OUTPUT_PORT_TYPE
o_out[14] <= s_Q[14].DB_MAX_OUTPUT_PORT_TYPE
o_out[15] <= s_Q[15].DB_MAX_OUTPUT_PORT_TYPE
o_out[16] <= s_Q[16].DB_MAX_OUTPUT_PORT_TYPE
o_out[17] <= s_Q[17].DB_MAX_OUTPUT_PORT_TYPE
o_out[18] <= s_Q[18].DB_MAX_OUTPUT_PORT_TYPE
o_out[19] <= s_Q[19].DB_MAX_OUTPUT_PORT_TYPE
o_out[20] <= s_Q[20].DB_MAX_OUTPUT_PORT_TYPE
o_out[21] <= s_Q[21].DB_MAX_OUTPUT_PORT_TYPE
o_out[22] <= s_Q[22].DB_MAX_OUTPUT_PORT_TYPE
o_out[23] <= s_Q[23].DB_MAX_OUTPUT_PORT_TYPE
o_out[24] <= s_Q[24].DB_MAX_OUTPUT_PORT_TYPE
o_out[25] <= s_Q[25].DB_MAX_OUTPUT_PORT_TYPE
o_out[26] <= s_Q[26].DB_MAX_OUTPUT_PORT_TYPE
o_out[27] <= s_Q[27].DB_MAX_OUTPUT_PORT_TYPE
o_out[28] <= s_Q[28].DB_MAX_OUTPUT_PORT_TYPE
o_out[29] <= s_Q[29].DB_MAX_OUTPUT_PORT_TYPE
o_out[30] <= s_Q[30].DB_MAX_OUTPUT_PORT_TYPE
o_out[31] <= s_Q[31].DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|register_file:reg_file|n_bit_register:\regs:14:reg_i
i_clk => s_Q[0].CLK
i_clk => s_Q[1].CLK
i_clk => s_Q[2].CLK
i_clk => s_Q[3].CLK
i_clk => s_Q[4].CLK
i_clk => s_Q[5].CLK
i_clk => s_Q[6].CLK
i_clk => s_Q[7].CLK
i_clk => s_Q[8].CLK
i_clk => s_Q[9].CLK
i_clk => s_Q[10].CLK
i_clk => s_Q[11].CLK
i_clk => s_Q[12].CLK
i_clk => s_Q[13].CLK
i_clk => s_Q[14].CLK
i_clk => s_Q[15].CLK
i_clk => s_Q[16].CLK
i_clk => s_Q[17].CLK
i_clk => s_Q[18].CLK
i_clk => s_Q[19].CLK
i_clk => s_Q[20].CLK
i_clk => s_Q[21].CLK
i_clk => s_Q[22].CLK
i_clk => s_Q[23].CLK
i_clk => s_Q[24].CLK
i_clk => s_Q[25].CLK
i_clk => s_Q[26].CLK
i_clk => s_Q[27].CLK
i_clk => s_Q[28].CLK
i_clk => s_Q[29].CLK
i_clk => s_Q[30].CLK
i_clk => s_Q[31].CLK
i_rst => s_Q[0].ACLR
i_rst => s_Q[1].ACLR
i_rst => s_Q[2].ACLR
i_rst => s_Q[3].ACLR
i_rst => s_Q[4].ACLR
i_rst => s_Q[5].ACLR
i_rst => s_Q[6].ACLR
i_rst => s_Q[7].ACLR
i_rst => s_Q[8].ACLR
i_rst => s_Q[9].ACLR
i_rst => s_Q[10].ACLR
i_rst => s_Q[11].ACLR
i_rst => s_Q[12].ACLR
i_rst => s_Q[13].ACLR
i_rst => s_Q[14].ACLR
i_rst => s_Q[15].ACLR
i_rst => s_Q[16].ACLR
i_rst => s_Q[17].ACLR
i_rst => s_Q[18].ACLR
i_rst => s_Q[19].ACLR
i_rst => s_Q[20].ACLR
i_rst => s_Q[21].ACLR
i_rst => s_Q[22].ACLR
i_rst => s_Q[23].ACLR
i_rst => s_Q[24].ACLR
i_rst => s_Q[25].ACLR
i_rst => s_Q[26].ACLR
i_rst => s_Q[27].ACLR
i_rst => s_Q[28].ACLR
i_rst => s_Q[29].ACLR
i_rst => s_Q[30].ACLR
i_rst => s_Q[31].ACLR
i_we => s_Q[0].ENA
i_we => s_Q[31].ENA
i_we => s_Q[30].ENA
i_we => s_Q[29].ENA
i_we => s_Q[28].ENA
i_we => s_Q[27].ENA
i_we => s_Q[26].ENA
i_we => s_Q[25].ENA
i_we => s_Q[24].ENA
i_we => s_Q[23].ENA
i_we => s_Q[22].ENA
i_we => s_Q[21].ENA
i_we => s_Q[20].ENA
i_we => s_Q[19].ENA
i_we => s_Q[18].ENA
i_we => s_Q[17].ENA
i_we => s_Q[16].ENA
i_we => s_Q[15].ENA
i_we => s_Q[14].ENA
i_we => s_Q[13].ENA
i_we => s_Q[12].ENA
i_we => s_Q[11].ENA
i_we => s_Q[10].ENA
i_we => s_Q[9].ENA
i_we => s_Q[8].ENA
i_we => s_Q[7].ENA
i_we => s_Q[6].ENA
i_we => s_Q[5].ENA
i_we => s_Q[4].ENA
i_we => s_Q[3].ENA
i_we => s_Q[2].ENA
i_we => s_Q[1].ENA
i_in[0] => s_Q[0].DATAIN
i_in[1] => s_Q[1].DATAIN
i_in[2] => s_Q[2].DATAIN
i_in[3] => s_Q[3].DATAIN
i_in[4] => s_Q[4].DATAIN
i_in[5] => s_Q[5].DATAIN
i_in[6] => s_Q[6].DATAIN
i_in[7] => s_Q[7].DATAIN
i_in[8] => s_Q[8].DATAIN
i_in[9] => s_Q[9].DATAIN
i_in[10] => s_Q[10].DATAIN
i_in[11] => s_Q[11].DATAIN
i_in[12] => s_Q[12].DATAIN
i_in[13] => s_Q[13].DATAIN
i_in[14] => s_Q[14].DATAIN
i_in[15] => s_Q[15].DATAIN
i_in[16] => s_Q[16].DATAIN
i_in[17] => s_Q[17].DATAIN
i_in[18] => s_Q[18].DATAIN
i_in[19] => s_Q[19].DATAIN
i_in[20] => s_Q[20].DATAIN
i_in[21] => s_Q[21].DATAIN
i_in[22] => s_Q[22].DATAIN
i_in[23] => s_Q[23].DATAIN
i_in[24] => s_Q[24].DATAIN
i_in[25] => s_Q[25].DATAIN
i_in[26] => s_Q[26].DATAIN
i_in[27] => s_Q[27].DATAIN
i_in[28] => s_Q[28].DATAIN
i_in[29] => s_Q[29].DATAIN
i_in[30] => s_Q[30].DATAIN
i_in[31] => s_Q[31].DATAIN
o_out[0] <= s_Q[0].DB_MAX_OUTPUT_PORT_TYPE
o_out[1] <= s_Q[1].DB_MAX_OUTPUT_PORT_TYPE
o_out[2] <= s_Q[2].DB_MAX_OUTPUT_PORT_TYPE
o_out[3] <= s_Q[3].DB_MAX_OUTPUT_PORT_TYPE
o_out[4] <= s_Q[4].DB_MAX_OUTPUT_PORT_TYPE
o_out[5] <= s_Q[5].DB_MAX_OUTPUT_PORT_TYPE
o_out[6] <= s_Q[6].DB_MAX_OUTPUT_PORT_TYPE
o_out[7] <= s_Q[7].DB_MAX_OUTPUT_PORT_TYPE
o_out[8] <= s_Q[8].DB_MAX_OUTPUT_PORT_TYPE
o_out[9] <= s_Q[9].DB_MAX_OUTPUT_PORT_TYPE
o_out[10] <= s_Q[10].DB_MAX_OUTPUT_PORT_TYPE
o_out[11] <= s_Q[11].DB_MAX_OUTPUT_PORT_TYPE
o_out[12] <= s_Q[12].DB_MAX_OUTPUT_PORT_TYPE
o_out[13] <= s_Q[13].DB_MAX_OUTPUT_PORT_TYPE
o_out[14] <= s_Q[14].DB_MAX_OUTPUT_PORT_TYPE
o_out[15] <= s_Q[15].DB_MAX_OUTPUT_PORT_TYPE
o_out[16] <= s_Q[16].DB_MAX_OUTPUT_PORT_TYPE
o_out[17] <= s_Q[17].DB_MAX_OUTPUT_PORT_TYPE
o_out[18] <= s_Q[18].DB_MAX_OUTPUT_PORT_TYPE
o_out[19] <= s_Q[19].DB_MAX_OUTPUT_PORT_TYPE
o_out[20] <= s_Q[20].DB_MAX_OUTPUT_PORT_TYPE
o_out[21] <= s_Q[21].DB_MAX_OUTPUT_PORT_TYPE
o_out[22] <= s_Q[22].DB_MAX_OUTPUT_PORT_TYPE
o_out[23] <= s_Q[23].DB_MAX_OUTPUT_PORT_TYPE
o_out[24] <= s_Q[24].DB_MAX_OUTPUT_PORT_TYPE
o_out[25] <= s_Q[25].DB_MAX_OUTPUT_PORT_TYPE
o_out[26] <= s_Q[26].DB_MAX_OUTPUT_PORT_TYPE
o_out[27] <= s_Q[27].DB_MAX_OUTPUT_PORT_TYPE
o_out[28] <= s_Q[28].DB_MAX_OUTPUT_PORT_TYPE
o_out[29] <= s_Q[29].DB_MAX_OUTPUT_PORT_TYPE
o_out[30] <= s_Q[30].DB_MAX_OUTPUT_PORT_TYPE
o_out[31] <= s_Q[31].DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|register_file:reg_file|n_bit_register:\regs:15:reg_i
i_clk => s_Q[0].CLK
i_clk => s_Q[1].CLK
i_clk => s_Q[2].CLK
i_clk => s_Q[3].CLK
i_clk => s_Q[4].CLK
i_clk => s_Q[5].CLK
i_clk => s_Q[6].CLK
i_clk => s_Q[7].CLK
i_clk => s_Q[8].CLK
i_clk => s_Q[9].CLK
i_clk => s_Q[10].CLK
i_clk => s_Q[11].CLK
i_clk => s_Q[12].CLK
i_clk => s_Q[13].CLK
i_clk => s_Q[14].CLK
i_clk => s_Q[15].CLK
i_clk => s_Q[16].CLK
i_clk => s_Q[17].CLK
i_clk => s_Q[18].CLK
i_clk => s_Q[19].CLK
i_clk => s_Q[20].CLK
i_clk => s_Q[21].CLK
i_clk => s_Q[22].CLK
i_clk => s_Q[23].CLK
i_clk => s_Q[24].CLK
i_clk => s_Q[25].CLK
i_clk => s_Q[26].CLK
i_clk => s_Q[27].CLK
i_clk => s_Q[28].CLK
i_clk => s_Q[29].CLK
i_clk => s_Q[30].CLK
i_clk => s_Q[31].CLK
i_rst => s_Q[0].ACLR
i_rst => s_Q[1].ACLR
i_rst => s_Q[2].ACLR
i_rst => s_Q[3].ACLR
i_rst => s_Q[4].ACLR
i_rst => s_Q[5].ACLR
i_rst => s_Q[6].ACLR
i_rst => s_Q[7].ACLR
i_rst => s_Q[8].ACLR
i_rst => s_Q[9].ACLR
i_rst => s_Q[10].ACLR
i_rst => s_Q[11].ACLR
i_rst => s_Q[12].ACLR
i_rst => s_Q[13].ACLR
i_rst => s_Q[14].ACLR
i_rst => s_Q[15].ACLR
i_rst => s_Q[16].ACLR
i_rst => s_Q[17].ACLR
i_rst => s_Q[18].ACLR
i_rst => s_Q[19].ACLR
i_rst => s_Q[20].ACLR
i_rst => s_Q[21].ACLR
i_rst => s_Q[22].ACLR
i_rst => s_Q[23].ACLR
i_rst => s_Q[24].ACLR
i_rst => s_Q[25].ACLR
i_rst => s_Q[26].ACLR
i_rst => s_Q[27].ACLR
i_rst => s_Q[28].ACLR
i_rst => s_Q[29].ACLR
i_rst => s_Q[30].ACLR
i_rst => s_Q[31].ACLR
i_we => s_Q[0].ENA
i_we => s_Q[31].ENA
i_we => s_Q[30].ENA
i_we => s_Q[29].ENA
i_we => s_Q[28].ENA
i_we => s_Q[27].ENA
i_we => s_Q[26].ENA
i_we => s_Q[25].ENA
i_we => s_Q[24].ENA
i_we => s_Q[23].ENA
i_we => s_Q[22].ENA
i_we => s_Q[21].ENA
i_we => s_Q[20].ENA
i_we => s_Q[19].ENA
i_we => s_Q[18].ENA
i_we => s_Q[17].ENA
i_we => s_Q[16].ENA
i_we => s_Q[15].ENA
i_we => s_Q[14].ENA
i_we => s_Q[13].ENA
i_we => s_Q[12].ENA
i_we => s_Q[11].ENA
i_we => s_Q[10].ENA
i_we => s_Q[9].ENA
i_we => s_Q[8].ENA
i_we => s_Q[7].ENA
i_we => s_Q[6].ENA
i_we => s_Q[5].ENA
i_we => s_Q[4].ENA
i_we => s_Q[3].ENA
i_we => s_Q[2].ENA
i_we => s_Q[1].ENA
i_in[0] => s_Q[0].DATAIN
i_in[1] => s_Q[1].DATAIN
i_in[2] => s_Q[2].DATAIN
i_in[3] => s_Q[3].DATAIN
i_in[4] => s_Q[4].DATAIN
i_in[5] => s_Q[5].DATAIN
i_in[6] => s_Q[6].DATAIN
i_in[7] => s_Q[7].DATAIN
i_in[8] => s_Q[8].DATAIN
i_in[9] => s_Q[9].DATAIN
i_in[10] => s_Q[10].DATAIN
i_in[11] => s_Q[11].DATAIN
i_in[12] => s_Q[12].DATAIN
i_in[13] => s_Q[13].DATAIN
i_in[14] => s_Q[14].DATAIN
i_in[15] => s_Q[15].DATAIN
i_in[16] => s_Q[16].DATAIN
i_in[17] => s_Q[17].DATAIN
i_in[18] => s_Q[18].DATAIN
i_in[19] => s_Q[19].DATAIN
i_in[20] => s_Q[20].DATAIN
i_in[21] => s_Q[21].DATAIN
i_in[22] => s_Q[22].DATAIN
i_in[23] => s_Q[23].DATAIN
i_in[24] => s_Q[24].DATAIN
i_in[25] => s_Q[25].DATAIN
i_in[26] => s_Q[26].DATAIN
i_in[27] => s_Q[27].DATAIN
i_in[28] => s_Q[28].DATAIN
i_in[29] => s_Q[29].DATAIN
i_in[30] => s_Q[30].DATAIN
i_in[31] => s_Q[31].DATAIN
o_out[0] <= s_Q[0].DB_MAX_OUTPUT_PORT_TYPE
o_out[1] <= s_Q[1].DB_MAX_OUTPUT_PORT_TYPE
o_out[2] <= s_Q[2].DB_MAX_OUTPUT_PORT_TYPE
o_out[3] <= s_Q[3].DB_MAX_OUTPUT_PORT_TYPE
o_out[4] <= s_Q[4].DB_MAX_OUTPUT_PORT_TYPE
o_out[5] <= s_Q[5].DB_MAX_OUTPUT_PORT_TYPE
o_out[6] <= s_Q[6].DB_MAX_OUTPUT_PORT_TYPE
o_out[7] <= s_Q[7].DB_MAX_OUTPUT_PORT_TYPE
o_out[8] <= s_Q[8].DB_MAX_OUTPUT_PORT_TYPE
o_out[9] <= s_Q[9].DB_MAX_OUTPUT_PORT_TYPE
o_out[10] <= s_Q[10].DB_MAX_OUTPUT_PORT_TYPE
o_out[11] <= s_Q[11].DB_MAX_OUTPUT_PORT_TYPE
o_out[12] <= s_Q[12].DB_MAX_OUTPUT_PORT_TYPE
o_out[13] <= s_Q[13].DB_MAX_OUTPUT_PORT_TYPE
o_out[14] <= s_Q[14].DB_MAX_OUTPUT_PORT_TYPE
o_out[15] <= s_Q[15].DB_MAX_OUTPUT_PORT_TYPE
o_out[16] <= s_Q[16].DB_MAX_OUTPUT_PORT_TYPE
o_out[17] <= s_Q[17].DB_MAX_OUTPUT_PORT_TYPE
o_out[18] <= s_Q[18].DB_MAX_OUTPUT_PORT_TYPE
o_out[19] <= s_Q[19].DB_MAX_OUTPUT_PORT_TYPE
o_out[20] <= s_Q[20].DB_MAX_OUTPUT_PORT_TYPE
o_out[21] <= s_Q[21].DB_MAX_OUTPUT_PORT_TYPE
o_out[22] <= s_Q[22].DB_MAX_OUTPUT_PORT_TYPE
o_out[23] <= s_Q[23].DB_MAX_OUTPUT_PORT_TYPE
o_out[24] <= s_Q[24].DB_MAX_OUTPUT_PORT_TYPE
o_out[25] <= s_Q[25].DB_MAX_OUTPUT_PORT_TYPE
o_out[26] <= s_Q[26].DB_MAX_OUTPUT_PORT_TYPE
o_out[27] <= s_Q[27].DB_MAX_OUTPUT_PORT_TYPE
o_out[28] <= s_Q[28].DB_MAX_OUTPUT_PORT_TYPE
o_out[29] <= s_Q[29].DB_MAX_OUTPUT_PORT_TYPE
o_out[30] <= s_Q[30].DB_MAX_OUTPUT_PORT_TYPE
o_out[31] <= s_Q[31].DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|register_file:reg_file|n_bit_register:\regs:16:reg_i
i_clk => s_Q[0].CLK
i_clk => s_Q[1].CLK
i_clk => s_Q[2].CLK
i_clk => s_Q[3].CLK
i_clk => s_Q[4].CLK
i_clk => s_Q[5].CLK
i_clk => s_Q[6].CLK
i_clk => s_Q[7].CLK
i_clk => s_Q[8].CLK
i_clk => s_Q[9].CLK
i_clk => s_Q[10].CLK
i_clk => s_Q[11].CLK
i_clk => s_Q[12].CLK
i_clk => s_Q[13].CLK
i_clk => s_Q[14].CLK
i_clk => s_Q[15].CLK
i_clk => s_Q[16].CLK
i_clk => s_Q[17].CLK
i_clk => s_Q[18].CLK
i_clk => s_Q[19].CLK
i_clk => s_Q[20].CLK
i_clk => s_Q[21].CLK
i_clk => s_Q[22].CLK
i_clk => s_Q[23].CLK
i_clk => s_Q[24].CLK
i_clk => s_Q[25].CLK
i_clk => s_Q[26].CLK
i_clk => s_Q[27].CLK
i_clk => s_Q[28].CLK
i_clk => s_Q[29].CLK
i_clk => s_Q[30].CLK
i_clk => s_Q[31].CLK
i_rst => s_Q[0].ACLR
i_rst => s_Q[1].ACLR
i_rst => s_Q[2].ACLR
i_rst => s_Q[3].ACLR
i_rst => s_Q[4].ACLR
i_rst => s_Q[5].ACLR
i_rst => s_Q[6].ACLR
i_rst => s_Q[7].ACLR
i_rst => s_Q[8].ACLR
i_rst => s_Q[9].ACLR
i_rst => s_Q[10].ACLR
i_rst => s_Q[11].ACLR
i_rst => s_Q[12].ACLR
i_rst => s_Q[13].ACLR
i_rst => s_Q[14].ACLR
i_rst => s_Q[15].ACLR
i_rst => s_Q[16].ACLR
i_rst => s_Q[17].ACLR
i_rst => s_Q[18].ACLR
i_rst => s_Q[19].ACLR
i_rst => s_Q[20].ACLR
i_rst => s_Q[21].ACLR
i_rst => s_Q[22].ACLR
i_rst => s_Q[23].ACLR
i_rst => s_Q[24].ACLR
i_rst => s_Q[25].ACLR
i_rst => s_Q[26].ACLR
i_rst => s_Q[27].ACLR
i_rst => s_Q[28].ACLR
i_rst => s_Q[29].ACLR
i_rst => s_Q[30].ACLR
i_rst => s_Q[31].ACLR
i_we => s_Q[0].ENA
i_we => s_Q[31].ENA
i_we => s_Q[30].ENA
i_we => s_Q[29].ENA
i_we => s_Q[28].ENA
i_we => s_Q[27].ENA
i_we => s_Q[26].ENA
i_we => s_Q[25].ENA
i_we => s_Q[24].ENA
i_we => s_Q[23].ENA
i_we => s_Q[22].ENA
i_we => s_Q[21].ENA
i_we => s_Q[20].ENA
i_we => s_Q[19].ENA
i_we => s_Q[18].ENA
i_we => s_Q[17].ENA
i_we => s_Q[16].ENA
i_we => s_Q[15].ENA
i_we => s_Q[14].ENA
i_we => s_Q[13].ENA
i_we => s_Q[12].ENA
i_we => s_Q[11].ENA
i_we => s_Q[10].ENA
i_we => s_Q[9].ENA
i_we => s_Q[8].ENA
i_we => s_Q[7].ENA
i_we => s_Q[6].ENA
i_we => s_Q[5].ENA
i_we => s_Q[4].ENA
i_we => s_Q[3].ENA
i_we => s_Q[2].ENA
i_we => s_Q[1].ENA
i_in[0] => s_Q[0].DATAIN
i_in[1] => s_Q[1].DATAIN
i_in[2] => s_Q[2].DATAIN
i_in[3] => s_Q[3].DATAIN
i_in[4] => s_Q[4].DATAIN
i_in[5] => s_Q[5].DATAIN
i_in[6] => s_Q[6].DATAIN
i_in[7] => s_Q[7].DATAIN
i_in[8] => s_Q[8].DATAIN
i_in[9] => s_Q[9].DATAIN
i_in[10] => s_Q[10].DATAIN
i_in[11] => s_Q[11].DATAIN
i_in[12] => s_Q[12].DATAIN
i_in[13] => s_Q[13].DATAIN
i_in[14] => s_Q[14].DATAIN
i_in[15] => s_Q[15].DATAIN
i_in[16] => s_Q[16].DATAIN
i_in[17] => s_Q[17].DATAIN
i_in[18] => s_Q[18].DATAIN
i_in[19] => s_Q[19].DATAIN
i_in[20] => s_Q[20].DATAIN
i_in[21] => s_Q[21].DATAIN
i_in[22] => s_Q[22].DATAIN
i_in[23] => s_Q[23].DATAIN
i_in[24] => s_Q[24].DATAIN
i_in[25] => s_Q[25].DATAIN
i_in[26] => s_Q[26].DATAIN
i_in[27] => s_Q[27].DATAIN
i_in[28] => s_Q[28].DATAIN
i_in[29] => s_Q[29].DATAIN
i_in[30] => s_Q[30].DATAIN
i_in[31] => s_Q[31].DATAIN
o_out[0] <= s_Q[0].DB_MAX_OUTPUT_PORT_TYPE
o_out[1] <= s_Q[1].DB_MAX_OUTPUT_PORT_TYPE
o_out[2] <= s_Q[2].DB_MAX_OUTPUT_PORT_TYPE
o_out[3] <= s_Q[3].DB_MAX_OUTPUT_PORT_TYPE
o_out[4] <= s_Q[4].DB_MAX_OUTPUT_PORT_TYPE
o_out[5] <= s_Q[5].DB_MAX_OUTPUT_PORT_TYPE
o_out[6] <= s_Q[6].DB_MAX_OUTPUT_PORT_TYPE
o_out[7] <= s_Q[7].DB_MAX_OUTPUT_PORT_TYPE
o_out[8] <= s_Q[8].DB_MAX_OUTPUT_PORT_TYPE
o_out[9] <= s_Q[9].DB_MAX_OUTPUT_PORT_TYPE
o_out[10] <= s_Q[10].DB_MAX_OUTPUT_PORT_TYPE
o_out[11] <= s_Q[11].DB_MAX_OUTPUT_PORT_TYPE
o_out[12] <= s_Q[12].DB_MAX_OUTPUT_PORT_TYPE
o_out[13] <= s_Q[13].DB_MAX_OUTPUT_PORT_TYPE
o_out[14] <= s_Q[14].DB_MAX_OUTPUT_PORT_TYPE
o_out[15] <= s_Q[15].DB_MAX_OUTPUT_PORT_TYPE
o_out[16] <= s_Q[16].DB_MAX_OUTPUT_PORT_TYPE
o_out[17] <= s_Q[17].DB_MAX_OUTPUT_PORT_TYPE
o_out[18] <= s_Q[18].DB_MAX_OUTPUT_PORT_TYPE
o_out[19] <= s_Q[19].DB_MAX_OUTPUT_PORT_TYPE
o_out[20] <= s_Q[20].DB_MAX_OUTPUT_PORT_TYPE
o_out[21] <= s_Q[21].DB_MAX_OUTPUT_PORT_TYPE
o_out[22] <= s_Q[22].DB_MAX_OUTPUT_PORT_TYPE
o_out[23] <= s_Q[23].DB_MAX_OUTPUT_PORT_TYPE
o_out[24] <= s_Q[24].DB_MAX_OUTPUT_PORT_TYPE
o_out[25] <= s_Q[25].DB_MAX_OUTPUT_PORT_TYPE
o_out[26] <= s_Q[26].DB_MAX_OUTPUT_PORT_TYPE
o_out[27] <= s_Q[27].DB_MAX_OUTPUT_PORT_TYPE
o_out[28] <= s_Q[28].DB_MAX_OUTPUT_PORT_TYPE
o_out[29] <= s_Q[29].DB_MAX_OUTPUT_PORT_TYPE
o_out[30] <= s_Q[30].DB_MAX_OUTPUT_PORT_TYPE
o_out[31] <= s_Q[31].DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|register_file:reg_file|n_bit_register:\regs:17:reg_i
i_clk => s_Q[0].CLK
i_clk => s_Q[1].CLK
i_clk => s_Q[2].CLK
i_clk => s_Q[3].CLK
i_clk => s_Q[4].CLK
i_clk => s_Q[5].CLK
i_clk => s_Q[6].CLK
i_clk => s_Q[7].CLK
i_clk => s_Q[8].CLK
i_clk => s_Q[9].CLK
i_clk => s_Q[10].CLK
i_clk => s_Q[11].CLK
i_clk => s_Q[12].CLK
i_clk => s_Q[13].CLK
i_clk => s_Q[14].CLK
i_clk => s_Q[15].CLK
i_clk => s_Q[16].CLK
i_clk => s_Q[17].CLK
i_clk => s_Q[18].CLK
i_clk => s_Q[19].CLK
i_clk => s_Q[20].CLK
i_clk => s_Q[21].CLK
i_clk => s_Q[22].CLK
i_clk => s_Q[23].CLK
i_clk => s_Q[24].CLK
i_clk => s_Q[25].CLK
i_clk => s_Q[26].CLK
i_clk => s_Q[27].CLK
i_clk => s_Q[28].CLK
i_clk => s_Q[29].CLK
i_clk => s_Q[30].CLK
i_clk => s_Q[31].CLK
i_rst => s_Q[0].ACLR
i_rst => s_Q[1].ACLR
i_rst => s_Q[2].ACLR
i_rst => s_Q[3].ACLR
i_rst => s_Q[4].ACLR
i_rst => s_Q[5].ACLR
i_rst => s_Q[6].ACLR
i_rst => s_Q[7].ACLR
i_rst => s_Q[8].ACLR
i_rst => s_Q[9].ACLR
i_rst => s_Q[10].ACLR
i_rst => s_Q[11].ACLR
i_rst => s_Q[12].ACLR
i_rst => s_Q[13].ACLR
i_rst => s_Q[14].ACLR
i_rst => s_Q[15].ACLR
i_rst => s_Q[16].ACLR
i_rst => s_Q[17].ACLR
i_rst => s_Q[18].ACLR
i_rst => s_Q[19].ACLR
i_rst => s_Q[20].ACLR
i_rst => s_Q[21].ACLR
i_rst => s_Q[22].ACLR
i_rst => s_Q[23].ACLR
i_rst => s_Q[24].ACLR
i_rst => s_Q[25].ACLR
i_rst => s_Q[26].ACLR
i_rst => s_Q[27].ACLR
i_rst => s_Q[28].ACLR
i_rst => s_Q[29].ACLR
i_rst => s_Q[30].ACLR
i_rst => s_Q[31].ACLR
i_we => s_Q[0].ENA
i_we => s_Q[31].ENA
i_we => s_Q[30].ENA
i_we => s_Q[29].ENA
i_we => s_Q[28].ENA
i_we => s_Q[27].ENA
i_we => s_Q[26].ENA
i_we => s_Q[25].ENA
i_we => s_Q[24].ENA
i_we => s_Q[23].ENA
i_we => s_Q[22].ENA
i_we => s_Q[21].ENA
i_we => s_Q[20].ENA
i_we => s_Q[19].ENA
i_we => s_Q[18].ENA
i_we => s_Q[17].ENA
i_we => s_Q[16].ENA
i_we => s_Q[15].ENA
i_we => s_Q[14].ENA
i_we => s_Q[13].ENA
i_we => s_Q[12].ENA
i_we => s_Q[11].ENA
i_we => s_Q[10].ENA
i_we => s_Q[9].ENA
i_we => s_Q[8].ENA
i_we => s_Q[7].ENA
i_we => s_Q[6].ENA
i_we => s_Q[5].ENA
i_we => s_Q[4].ENA
i_we => s_Q[3].ENA
i_we => s_Q[2].ENA
i_we => s_Q[1].ENA
i_in[0] => s_Q[0].DATAIN
i_in[1] => s_Q[1].DATAIN
i_in[2] => s_Q[2].DATAIN
i_in[3] => s_Q[3].DATAIN
i_in[4] => s_Q[4].DATAIN
i_in[5] => s_Q[5].DATAIN
i_in[6] => s_Q[6].DATAIN
i_in[7] => s_Q[7].DATAIN
i_in[8] => s_Q[8].DATAIN
i_in[9] => s_Q[9].DATAIN
i_in[10] => s_Q[10].DATAIN
i_in[11] => s_Q[11].DATAIN
i_in[12] => s_Q[12].DATAIN
i_in[13] => s_Q[13].DATAIN
i_in[14] => s_Q[14].DATAIN
i_in[15] => s_Q[15].DATAIN
i_in[16] => s_Q[16].DATAIN
i_in[17] => s_Q[17].DATAIN
i_in[18] => s_Q[18].DATAIN
i_in[19] => s_Q[19].DATAIN
i_in[20] => s_Q[20].DATAIN
i_in[21] => s_Q[21].DATAIN
i_in[22] => s_Q[22].DATAIN
i_in[23] => s_Q[23].DATAIN
i_in[24] => s_Q[24].DATAIN
i_in[25] => s_Q[25].DATAIN
i_in[26] => s_Q[26].DATAIN
i_in[27] => s_Q[27].DATAIN
i_in[28] => s_Q[28].DATAIN
i_in[29] => s_Q[29].DATAIN
i_in[30] => s_Q[30].DATAIN
i_in[31] => s_Q[31].DATAIN
o_out[0] <= s_Q[0].DB_MAX_OUTPUT_PORT_TYPE
o_out[1] <= s_Q[1].DB_MAX_OUTPUT_PORT_TYPE
o_out[2] <= s_Q[2].DB_MAX_OUTPUT_PORT_TYPE
o_out[3] <= s_Q[3].DB_MAX_OUTPUT_PORT_TYPE
o_out[4] <= s_Q[4].DB_MAX_OUTPUT_PORT_TYPE
o_out[5] <= s_Q[5].DB_MAX_OUTPUT_PORT_TYPE
o_out[6] <= s_Q[6].DB_MAX_OUTPUT_PORT_TYPE
o_out[7] <= s_Q[7].DB_MAX_OUTPUT_PORT_TYPE
o_out[8] <= s_Q[8].DB_MAX_OUTPUT_PORT_TYPE
o_out[9] <= s_Q[9].DB_MAX_OUTPUT_PORT_TYPE
o_out[10] <= s_Q[10].DB_MAX_OUTPUT_PORT_TYPE
o_out[11] <= s_Q[11].DB_MAX_OUTPUT_PORT_TYPE
o_out[12] <= s_Q[12].DB_MAX_OUTPUT_PORT_TYPE
o_out[13] <= s_Q[13].DB_MAX_OUTPUT_PORT_TYPE
o_out[14] <= s_Q[14].DB_MAX_OUTPUT_PORT_TYPE
o_out[15] <= s_Q[15].DB_MAX_OUTPUT_PORT_TYPE
o_out[16] <= s_Q[16].DB_MAX_OUTPUT_PORT_TYPE
o_out[17] <= s_Q[17].DB_MAX_OUTPUT_PORT_TYPE
o_out[18] <= s_Q[18].DB_MAX_OUTPUT_PORT_TYPE
o_out[19] <= s_Q[19].DB_MAX_OUTPUT_PORT_TYPE
o_out[20] <= s_Q[20].DB_MAX_OUTPUT_PORT_TYPE
o_out[21] <= s_Q[21].DB_MAX_OUTPUT_PORT_TYPE
o_out[22] <= s_Q[22].DB_MAX_OUTPUT_PORT_TYPE
o_out[23] <= s_Q[23].DB_MAX_OUTPUT_PORT_TYPE
o_out[24] <= s_Q[24].DB_MAX_OUTPUT_PORT_TYPE
o_out[25] <= s_Q[25].DB_MAX_OUTPUT_PORT_TYPE
o_out[26] <= s_Q[26].DB_MAX_OUTPUT_PORT_TYPE
o_out[27] <= s_Q[27].DB_MAX_OUTPUT_PORT_TYPE
o_out[28] <= s_Q[28].DB_MAX_OUTPUT_PORT_TYPE
o_out[29] <= s_Q[29].DB_MAX_OUTPUT_PORT_TYPE
o_out[30] <= s_Q[30].DB_MAX_OUTPUT_PORT_TYPE
o_out[31] <= s_Q[31].DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|register_file:reg_file|n_bit_register:\regs:18:reg_i
i_clk => s_Q[0].CLK
i_clk => s_Q[1].CLK
i_clk => s_Q[2].CLK
i_clk => s_Q[3].CLK
i_clk => s_Q[4].CLK
i_clk => s_Q[5].CLK
i_clk => s_Q[6].CLK
i_clk => s_Q[7].CLK
i_clk => s_Q[8].CLK
i_clk => s_Q[9].CLK
i_clk => s_Q[10].CLK
i_clk => s_Q[11].CLK
i_clk => s_Q[12].CLK
i_clk => s_Q[13].CLK
i_clk => s_Q[14].CLK
i_clk => s_Q[15].CLK
i_clk => s_Q[16].CLK
i_clk => s_Q[17].CLK
i_clk => s_Q[18].CLK
i_clk => s_Q[19].CLK
i_clk => s_Q[20].CLK
i_clk => s_Q[21].CLK
i_clk => s_Q[22].CLK
i_clk => s_Q[23].CLK
i_clk => s_Q[24].CLK
i_clk => s_Q[25].CLK
i_clk => s_Q[26].CLK
i_clk => s_Q[27].CLK
i_clk => s_Q[28].CLK
i_clk => s_Q[29].CLK
i_clk => s_Q[30].CLK
i_clk => s_Q[31].CLK
i_rst => s_Q[0].ACLR
i_rst => s_Q[1].ACLR
i_rst => s_Q[2].ACLR
i_rst => s_Q[3].ACLR
i_rst => s_Q[4].ACLR
i_rst => s_Q[5].ACLR
i_rst => s_Q[6].ACLR
i_rst => s_Q[7].ACLR
i_rst => s_Q[8].ACLR
i_rst => s_Q[9].ACLR
i_rst => s_Q[10].ACLR
i_rst => s_Q[11].ACLR
i_rst => s_Q[12].ACLR
i_rst => s_Q[13].ACLR
i_rst => s_Q[14].ACLR
i_rst => s_Q[15].ACLR
i_rst => s_Q[16].ACLR
i_rst => s_Q[17].ACLR
i_rst => s_Q[18].ACLR
i_rst => s_Q[19].ACLR
i_rst => s_Q[20].ACLR
i_rst => s_Q[21].ACLR
i_rst => s_Q[22].ACLR
i_rst => s_Q[23].ACLR
i_rst => s_Q[24].ACLR
i_rst => s_Q[25].ACLR
i_rst => s_Q[26].ACLR
i_rst => s_Q[27].ACLR
i_rst => s_Q[28].ACLR
i_rst => s_Q[29].ACLR
i_rst => s_Q[30].ACLR
i_rst => s_Q[31].ACLR
i_we => s_Q[0].ENA
i_we => s_Q[31].ENA
i_we => s_Q[30].ENA
i_we => s_Q[29].ENA
i_we => s_Q[28].ENA
i_we => s_Q[27].ENA
i_we => s_Q[26].ENA
i_we => s_Q[25].ENA
i_we => s_Q[24].ENA
i_we => s_Q[23].ENA
i_we => s_Q[22].ENA
i_we => s_Q[21].ENA
i_we => s_Q[20].ENA
i_we => s_Q[19].ENA
i_we => s_Q[18].ENA
i_we => s_Q[17].ENA
i_we => s_Q[16].ENA
i_we => s_Q[15].ENA
i_we => s_Q[14].ENA
i_we => s_Q[13].ENA
i_we => s_Q[12].ENA
i_we => s_Q[11].ENA
i_we => s_Q[10].ENA
i_we => s_Q[9].ENA
i_we => s_Q[8].ENA
i_we => s_Q[7].ENA
i_we => s_Q[6].ENA
i_we => s_Q[5].ENA
i_we => s_Q[4].ENA
i_we => s_Q[3].ENA
i_we => s_Q[2].ENA
i_we => s_Q[1].ENA
i_in[0] => s_Q[0].DATAIN
i_in[1] => s_Q[1].DATAIN
i_in[2] => s_Q[2].DATAIN
i_in[3] => s_Q[3].DATAIN
i_in[4] => s_Q[4].DATAIN
i_in[5] => s_Q[5].DATAIN
i_in[6] => s_Q[6].DATAIN
i_in[7] => s_Q[7].DATAIN
i_in[8] => s_Q[8].DATAIN
i_in[9] => s_Q[9].DATAIN
i_in[10] => s_Q[10].DATAIN
i_in[11] => s_Q[11].DATAIN
i_in[12] => s_Q[12].DATAIN
i_in[13] => s_Q[13].DATAIN
i_in[14] => s_Q[14].DATAIN
i_in[15] => s_Q[15].DATAIN
i_in[16] => s_Q[16].DATAIN
i_in[17] => s_Q[17].DATAIN
i_in[18] => s_Q[18].DATAIN
i_in[19] => s_Q[19].DATAIN
i_in[20] => s_Q[20].DATAIN
i_in[21] => s_Q[21].DATAIN
i_in[22] => s_Q[22].DATAIN
i_in[23] => s_Q[23].DATAIN
i_in[24] => s_Q[24].DATAIN
i_in[25] => s_Q[25].DATAIN
i_in[26] => s_Q[26].DATAIN
i_in[27] => s_Q[27].DATAIN
i_in[28] => s_Q[28].DATAIN
i_in[29] => s_Q[29].DATAIN
i_in[30] => s_Q[30].DATAIN
i_in[31] => s_Q[31].DATAIN
o_out[0] <= s_Q[0].DB_MAX_OUTPUT_PORT_TYPE
o_out[1] <= s_Q[1].DB_MAX_OUTPUT_PORT_TYPE
o_out[2] <= s_Q[2].DB_MAX_OUTPUT_PORT_TYPE
o_out[3] <= s_Q[3].DB_MAX_OUTPUT_PORT_TYPE
o_out[4] <= s_Q[4].DB_MAX_OUTPUT_PORT_TYPE
o_out[5] <= s_Q[5].DB_MAX_OUTPUT_PORT_TYPE
o_out[6] <= s_Q[6].DB_MAX_OUTPUT_PORT_TYPE
o_out[7] <= s_Q[7].DB_MAX_OUTPUT_PORT_TYPE
o_out[8] <= s_Q[8].DB_MAX_OUTPUT_PORT_TYPE
o_out[9] <= s_Q[9].DB_MAX_OUTPUT_PORT_TYPE
o_out[10] <= s_Q[10].DB_MAX_OUTPUT_PORT_TYPE
o_out[11] <= s_Q[11].DB_MAX_OUTPUT_PORT_TYPE
o_out[12] <= s_Q[12].DB_MAX_OUTPUT_PORT_TYPE
o_out[13] <= s_Q[13].DB_MAX_OUTPUT_PORT_TYPE
o_out[14] <= s_Q[14].DB_MAX_OUTPUT_PORT_TYPE
o_out[15] <= s_Q[15].DB_MAX_OUTPUT_PORT_TYPE
o_out[16] <= s_Q[16].DB_MAX_OUTPUT_PORT_TYPE
o_out[17] <= s_Q[17].DB_MAX_OUTPUT_PORT_TYPE
o_out[18] <= s_Q[18].DB_MAX_OUTPUT_PORT_TYPE
o_out[19] <= s_Q[19].DB_MAX_OUTPUT_PORT_TYPE
o_out[20] <= s_Q[20].DB_MAX_OUTPUT_PORT_TYPE
o_out[21] <= s_Q[21].DB_MAX_OUTPUT_PORT_TYPE
o_out[22] <= s_Q[22].DB_MAX_OUTPUT_PORT_TYPE
o_out[23] <= s_Q[23].DB_MAX_OUTPUT_PORT_TYPE
o_out[24] <= s_Q[24].DB_MAX_OUTPUT_PORT_TYPE
o_out[25] <= s_Q[25].DB_MAX_OUTPUT_PORT_TYPE
o_out[26] <= s_Q[26].DB_MAX_OUTPUT_PORT_TYPE
o_out[27] <= s_Q[27].DB_MAX_OUTPUT_PORT_TYPE
o_out[28] <= s_Q[28].DB_MAX_OUTPUT_PORT_TYPE
o_out[29] <= s_Q[29].DB_MAX_OUTPUT_PORT_TYPE
o_out[30] <= s_Q[30].DB_MAX_OUTPUT_PORT_TYPE
o_out[31] <= s_Q[31].DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|register_file:reg_file|n_bit_register:\regs:19:reg_i
i_clk => s_Q[0].CLK
i_clk => s_Q[1].CLK
i_clk => s_Q[2].CLK
i_clk => s_Q[3].CLK
i_clk => s_Q[4].CLK
i_clk => s_Q[5].CLK
i_clk => s_Q[6].CLK
i_clk => s_Q[7].CLK
i_clk => s_Q[8].CLK
i_clk => s_Q[9].CLK
i_clk => s_Q[10].CLK
i_clk => s_Q[11].CLK
i_clk => s_Q[12].CLK
i_clk => s_Q[13].CLK
i_clk => s_Q[14].CLK
i_clk => s_Q[15].CLK
i_clk => s_Q[16].CLK
i_clk => s_Q[17].CLK
i_clk => s_Q[18].CLK
i_clk => s_Q[19].CLK
i_clk => s_Q[20].CLK
i_clk => s_Q[21].CLK
i_clk => s_Q[22].CLK
i_clk => s_Q[23].CLK
i_clk => s_Q[24].CLK
i_clk => s_Q[25].CLK
i_clk => s_Q[26].CLK
i_clk => s_Q[27].CLK
i_clk => s_Q[28].CLK
i_clk => s_Q[29].CLK
i_clk => s_Q[30].CLK
i_clk => s_Q[31].CLK
i_rst => s_Q[0].ACLR
i_rst => s_Q[1].ACLR
i_rst => s_Q[2].ACLR
i_rst => s_Q[3].ACLR
i_rst => s_Q[4].ACLR
i_rst => s_Q[5].ACLR
i_rst => s_Q[6].ACLR
i_rst => s_Q[7].ACLR
i_rst => s_Q[8].ACLR
i_rst => s_Q[9].ACLR
i_rst => s_Q[10].ACLR
i_rst => s_Q[11].ACLR
i_rst => s_Q[12].ACLR
i_rst => s_Q[13].ACLR
i_rst => s_Q[14].ACLR
i_rst => s_Q[15].ACLR
i_rst => s_Q[16].ACLR
i_rst => s_Q[17].ACLR
i_rst => s_Q[18].ACLR
i_rst => s_Q[19].ACLR
i_rst => s_Q[20].ACLR
i_rst => s_Q[21].ACLR
i_rst => s_Q[22].ACLR
i_rst => s_Q[23].ACLR
i_rst => s_Q[24].ACLR
i_rst => s_Q[25].ACLR
i_rst => s_Q[26].ACLR
i_rst => s_Q[27].ACLR
i_rst => s_Q[28].ACLR
i_rst => s_Q[29].ACLR
i_rst => s_Q[30].ACLR
i_rst => s_Q[31].ACLR
i_we => s_Q[0].ENA
i_we => s_Q[31].ENA
i_we => s_Q[30].ENA
i_we => s_Q[29].ENA
i_we => s_Q[28].ENA
i_we => s_Q[27].ENA
i_we => s_Q[26].ENA
i_we => s_Q[25].ENA
i_we => s_Q[24].ENA
i_we => s_Q[23].ENA
i_we => s_Q[22].ENA
i_we => s_Q[21].ENA
i_we => s_Q[20].ENA
i_we => s_Q[19].ENA
i_we => s_Q[18].ENA
i_we => s_Q[17].ENA
i_we => s_Q[16].ENA
i_we => s_Q[15].ENA
i_we => s_Q[14].ENA
i_we => s_Q[13].ENA
i_we => s_Q[12].ENA
i_we => s_Q[11].ENA
i_we => s_Q[10].ENA
i_we => s_Q[9].ENA
i_we => s_Q[8].ENA
i_we => s_Q[7].ENA
i_we => s_Q[6].ENA
i_we => s_Q[5].ENA
i_we => s_Q[4].ENA
i_we => s_Q[3].ENA
i_we => s_Q[2].ENA
i_we => s_Q[1].ENA
i_in[0] => s_Q[0].DATAIN
i_in[1] => s_Q[1].DATAIN
i_in[2] => s_Q[2].DATAIN
i_in[3] => s_Q[3].DATAIN
i_in[4] => s_Q[4].DATAIN
i_in[5] => s_Q[5].DATAIN
i_in[6] => s_Q[6].DATAIN
i_in[7] => s_Q[7].DATAIN
i_in[8] => s_Q[8].DATAIN
i_in[9] => s_Q[9].DATAIN
i_in[10] => s_Q[10].DATAIN
i_in[11] => s_Q[11].DATAIN
i_in[12] => s_Q[12].DATAIN
i_in[13] => s_Q[13].DATAIN
i_in[14] => s_Q[14].DATAIN
i_in[15] => s_Q[15].DATAIN
i_in[16] => s_Q[16].DATAIN
i_in[17] => s_Q[17].DATAIN
i_in[18] => s_Q[18].DATAIN
i_in[19] => s_Q[19].DATAIN
i_in[20] => s_Q[20].DATAIN
i_in[21] => s_Q[21].DATAIN
i_in[22] => s_Q[22].DATAIN
i_in[23] => s_Q[23].DATAIN
i_in[24] => s_Q[24].DATAIN
i_in[25] => s_Q[25].DATAIN
i_in[26] => s_Q[26].DATAIN
i_in[27] => s_Q[27].DATAIN
i_in[28] => s_Q[28].DATAIN
i_in[29] => s_Q[29].DATAIN
i_in[30] => s_Q[30].DATAIN
i_in[31] => s_Q[31].DATAIN
o_out[0] <= s_Q[0].DB_MAX_OUTPUT_PORT_TYPE
o_out[1] <= s_Q[1].DB_MAX_OUTPUT_PORT_TYPE
o_out[2] <= s_Q[2].DB_MAX_OUTPUT_PORT_TYPE
o_out[3] <= s_Q[3].DB_MAX_OUTPUT_PORT_TYPE
o_out[4] <= s_Q[4].DB_MAX_OUTPUT_PORT_TYPE
o_out[5] <= s_Q[5].DB_MAX_OUTPUT_PORT_TYPE
o_out[6] <= s_Q[6].DB_MAX_OUTPUT_PORT_TYPE
o_out[7] <= s_Q[7].DB_MAX_OUTPUT_PORT_TYPE
o_out[8] <= s_Q[8].DB_MAX_OUTPUT_PORT_TYPE
o_out[9] <= s_Q[9].DB_MAX_OUTPUT_PORT_TYPE
o_out[10] <= s_Q[10].DB_MAX_OUTPUT_PORT_TYPE
o_out[11] <= s_Q[11].DB_MAX_OUTPUT_PORT_TYPE
o_out[12] <= s_Q[12].DB_MAX_OUTPUT_PORT_TYPE
o_out[13] <= s_Q[13].DB_MAX_OUTPUT_PORT_TYPE
o_out[14] <= s_Q[14].DB_MAX_OUTPUT_PORT_TYPE
o_out[15] <= s_Q[15].DB_MAX_OUTPUT_PORT_TYPE
o_out[16] <= s_Q[16].DB_MAX_OUTPUT_PORT_TYPE
o_out[17] <= s_Q[17].DB_MAX_OUTPUT_PORT_TYPE
o_out[18] <= s_Q[18].DB_MAX_OUTPUT_PORT_TYPE
o_out[19] <= s_Q[19].DB_MAX_OUTPUT_PORT_TYPE
o_out[20] <= s_Q[20].DB_MAX_OUTPUT_PORT_TYPE
o_out[21] <= s_Q[21].DB_MAX_OUTPUT_PORT_TYPE
o_out[22] <= s_Q[22].DB_MAX_OUTPUT_PORT_TYPE
o_out[23] <= s_Q[23].DB_MAX_OUTPUT_PORT_TYPE
o_out[24] <= s_Q[24].DB_MAX_OUTPUT_PORT_TYPE
o_out[25] <= s_Q[25].DB_MAX_OUTPUT_PORT_TYPE
o_out[26] <= s_Q[26].DB_MAX_OUTPUT_PORT_TYPE
o_out[27] <= s_Q[27].DB_MAX_OUTPUT_PORT_TYPE
o_out[28] <= s_Q[28].DB_MAX_OUTPUT_PORT_TYPE
o_out[29] <= s_Q[29].DB_MAX_OUTPUT_PORT_TYPE
o_out[30] <= s_Q[30].DB_MAX_OUTPUT_PORT_TYPE
o_out[31] <= s_Q[31].DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|register_file:reg_file|n_bit_register:\regs:20:reg_i
i_clk => s_Q[0].CLK
i_clk => s_Q[1].CLK
i_clk => s_Q[2].CLK
i_clk => s_Q[3].CLK
i_clk => s_Q[4].CLK
i_clk => s_Q[5].CLK
i_clk => s_Q[6].CLK
i_clk => s_Q[7].CLK
i_clk => s_Q[8].CLK
i_clk => s_Q[9].CLK
i_clk => s_Q[10].CLK
i_clk => s_Q[11].CLK
i_clk => s_Q[12].CLK
i_clk => s_Q[13].CLK
i_clk => s_Q[14].CLK
i_clk => s_Q[15].CLK
i_clk => s_Q[16].CLK
i_clk => s_Q[17].CLK
i_clk => s_Q[18].CLK
i_clk => s_Q[19].CLK
i_clk => s_Q[20].CLK
i_clk => s_Q[21].CLK
i_clk => s_Q[22].CLK
i_clk => s_Q[23].CLK
i_clk => s_Q[24].CLK
i_clk => s_Q[25].CLK
i_clk => s_Q[26].CLK
i_clk => s_Q[27].CLK
i_clk => s_Q[28].CLK
i_clk => s_Q[29].CLK
i_clk => s_Q[30].CLK
i_clk => s_Q[31].CLK
i_rst => s_Q[0].ACLR
i_rst => s_Q[1].ACLR
i_rst => s_Q[2].ACLR
i_rst => s_Q[3].ACLR
i_rst => s_Q[4].ACLR
i_rst => s_Q[5].ACLR
i_rst => s_Q[6].ACLR
i_rst => s_Q[7].ACLR
i_rst => s_Q[8].ACLR
i_rst => s_Q[9].ACLR
i_rst => s_Q[10].ACLR
i_rst => s_Q[11].ACLR
i_rst => s_Q[12].ACLR
i_rst => s_Q[13].ACLR
i_rst => s_Q[14].ACLR
i_rst => s_Q[15].ACLR
i_rst => s_Q[16].ACLR
i_rst => s_Q[17].ACLR
i_rst => s_Q[18].ACLR
i_rst => s_Q[19].ACLR
i_rst => s_Q[20].ACLR
i_rst => s_Q[21].ACLR
i_rst => s_Q[22].ACLR
i_rst => s_Q[23].ACLR
i_rst => s_Q[24].ACLR
i_rst => s_Q[25].ACLR
i_rst => s_Q[26].ACLR
i_rst => s_Q[27].ACLR
i_rst => s_Q[28].ACLR
i_rst => s_Q[29].ACLR
i_rst => s_Q[30].ACLR
i_rst => s_Q[31].ACLR
i_we => s_Q[0].ENA
i_we => s_Q[31].ENA
i_we => s_Q[30].ENA
i_we => s_Q[29].ENA
i_we => s_Q[28].ENA
i_we => s_Q[27].ENA
i_we => s_Q[26].ENA
i_we => s_Q[25].ENA
i_we => s_Q[24].ENA
i_we => s_Q[23].ENA
i_we => s_Q[22].ENA
i_we => s_Q[21].ENA
i_we => s_Q[20].ENA
i_we => s_Q[19].ENA
i_we => s_Q[18].ENA
i_we => s_Q[17].ENA
i_we => s_Q[16].ENA
i_we => s_Q[15].ENA
i_we => s_Q[14].ENA
i_we => s_Q[13].ENA
i_we => s_Q[12].ENA
i_we => s_Q[11].ENA
i_we => s_Q[10].ENA
i_we => s_Q[9].ENA
i_we => s_Q[8].ENA
i_we => s_Q[7].ENA
i_we => s_Q[6].ENA
i_we => s_Q[5].ENA
i_we => s_Q[4].ENA
i_we => s_Q[3].ENA
i_we => s_Q[2].ENA
i_we => s_Q[1].ENA
i_in[0] => s_Q[0].DATAIN
i_in[1] => s_Q[1].DATAIN
i_in[2] => s_Q[2].DATAIN
i_in[3] => s_Q[3].DATAIN
i_in[4] => s_Q[4].DATAIN
i_in[5] => s_Q[5].DATAIN
i_in[6] => s_Q[6].DATAIN
i_in[7] => s_Q[7].DATAIN
i_in[8] => s_Q[8].DATAIN
i_in[9] => s_Q[9].DATAIN
i_in[10] => s_Q[10].DATAIN
i_in[11] => s_Q[11].DATAIN
i_in[12] => s_Q[12].DATAIN
i_in[13] => s_Q[13].DATAIN
i_in[14] => s_Q[14].DATAIN
i_in[15] => s_Q[15].DATAIN
i_in[16] => s_Q[16].DATAIN
i_in[17] => s_Q[17].DATAIN
i_in[18] => s_Q[18].DATAIN
i_in[19] => s_Q[19].DATAIN
i_in[20] => s_Q[20].DATAIN
i_in[21] => s_Q[21].DATAIN
i_in[22] => s_Q[22].DATAIN
i_in[23] => s_Q[23].DATAIN
i_in[24] => s_Q[24].DATAIN
i_in[25] => s_Q[25].DATAIN
i_in[26] => s_Q[26].DATAIN
i_in[27] => s_Q[27].DATAIN
i_in[28] => s_Q[28].DATAIN
i_in[29] => s_Q[29].DATAIN
i_in[30] => s_Q[30].DATAIN
i_in[31] => s_Q[31].DATAIN
o_out[0] <= s_Q[0].DB_MAX_OUTPUT_PORT_TYPE
o_out[1] <= s_Q[1].DB_MAX_OUTPUT_PORT_TYPE
o_out[2] <= s_Q[2].DB_MAX_OUTPUT_PORT_TYPE
o_out[3] <= s_Q[3].DB_MAX_OUTPUT_PORT_TYPE
o_out[4] <= s_Q[4].DB_MAX_OUTPUT_PORT_TYPE
o_out[5] <= s_Q[5].DB_MAX_OUTPUT_PORT_TYPE
o_out[6] <= s_Q[6].DB_MAX_OUTPUT_PORT_TYPE
o_out[7] <= s_Q[7].DB_MAX_OUTPUT_PORT_TYPE
o_out[8] <= s_Q[8].DB_MAX_OUTPUT_PORT_TYPE
o_out[9] <= s_Q[9].DB_MAX_OUTPUT_PORT_TYPE
o_out[10] <= s_Q[10].DB_MAX_OUTPUT_PORT_TYPE
o_out[11] <= s_Q[11].DB_MAX_OUTPUT_PORT_TYPE
o_out[12] <= s_Q[12].DB_MAX_OUTPUT_PORT_TYPE
o_out[13] <= s_Q[13].DB_MAX_OUTPUT_PORT_TYPE
o_out[14] <= s_Q[14].DB_MAX_OUTPUT_PORT_TYPE
o_out[15] <= s_Q[15].DB_MAX_OUTPUT_PORT_TYPE
o_out[16] <= s_Q[16].DB_MAX_OUTPUT_PORT_TYPE
o_out[17] <= s_Q[17].DB_MAX_OUTPUT_PORT_TYPE
o_out[18] <= s_Q[18].DB_MAX_OUTPUT_PORT_TYPE
o_out[19] <= s_Q[19].DB_MAX_OUTPUT_PORT_TYPE
o_out[20] <= s_Q[20].DB_MAX_OUTPUT_PORT_TYPE
o_out[21] <= s_Q[21].DB_MAX_OUTPUT_PORT_TYPE
o_out[22] <= s_Q[22].DB_MAX_OUTPUT_PORT_TYPE
o_out[23] <= s_Q[23].DB_MAX_OUTPUT_PORT_TYPE
o_out[24] <= s_Q[24].DB_MAX_OUTPUT_PORT_TYPE
o_out[25] <= s_Q[25].DB_MAX_OUTPUT_PORT_TYPE
o_out[26] <= s_Q[26].DB_MAX_OUTPUT_PORT_TYPE
o_out[27] <= s_Q[27].DB_MAX_OUTPUT_PORT_TYPE
o_out[28] <= s_Q[28].DB_MAX_OUTPUT_PORT_TYPE
o_out[29] <= s_Q[29].DB_MAX_OUTPUT_PORT_TYPE
o_out[30] <= s_Q[30].DB_MAX_OUTPUT_PORT_TYPE
o_out[31] <= s_Q[31].DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|register_file:reg_file|n_bit_register:\regs:21:reg_i
i_clk => s_Q[0].CLK
i_clk => s_Q[1].CLK
i_clk => s_Q[2].CLK
i_clk => s_Q[3].CLK
i_clk => s_Q[4].CLK
i_clk => s_Q[5].CLK
i_clk => s_Q[6].CLK
i_clk => s_Q[7].CLK
i_clk => s_Q[8].CLK
i_clk => s_Q[9].CLK
i_clk => s_Q[10].CLK
i_clk => s_Q[11].CLK
i_clk => s_Q[12].CLK
i_clk => s_Q[13].CLK
i_clk => s_Q[14].CLK
i_clk => s_Q[15].CLK
i_clk => s_Q[16].CLK
i_clk => s_Q[17].CLK
i_clk => s_Q[18].CLK
i_clk => s_Q[19].CLK
i_clk => s_Q[20].CLK
i_clk => s_Q[21].CLK
i_clk => s_Q[22].CLK
i_clk => s_Q[23].CLK
i_clk => s_Q[24].CLK
i_clk => s_Q[25].CLK
i_clk => s_Q[26].CLK
i_clk => s_Q[27].CLK
i_clk => s_Q[28].CLK
i_clk => s_Q[29].CLK
i_clk => s_Q[30].CLK
i_clk => s_Q[31].CLK
i_rst => s_Q[0].ACLR
i_rst => s_Q[1].ACLR
i_rst => s_Q[2].ACLR
i_rst => s_Q[3].ACLR
i_rst => s_Q[4].ACLR
i_rst => s_Q[5].ACLR
i_rst => s_Q[6].ACLR
i_rst => s_Q[7].ACLR
i_rst => s_Q[8].ACLR
i_rst => s_Q[9].ACLR
i_rst => s_Q[10].ACLR
i_rst => s_Q[11].ACLR
i_rst => s_Q[12].ACLR
i_rst => s_Q[13].ACLR
i_rst => s_Q[14].ACLR
i_rst => s_Q[15].ACLR
i_rst => s_Q[16].ACLR
i_rst => s_Q[17].ACLR
i_rst => s_Q[18].ACLR
i_rst => s_Q[19].ACLR
i_rst => s_Q[20].ACLR
i_rst => s_Q[21].ACLR
i_rst => s_Q[22].ACLR
i_rst => s_Q[23].ACLR
i_rst => s_Q[24].ACLR
i_rst => s_Q[25].ACLR
i_rst => s_Q[26].ACLR
i_rst => s_Q[27].ACLR
i_rst => s_Q[28].ACLR
i_rst => s_Q[29].ACLR
i_rst => s_Q[30].ACLR
i_rst => s_Q[31].ACLR
i_we => s_Q[0].ENA
i_we => s_Q[31].ENA
i_we => s_Q[30].ENA
i_we => s_Q[29].ENA
i_we => s_Q[28].ENA
i_we => s_Q[27].ENA
i_we => s_Q[26].ENA
i_we => s_Q[25].ENA
i_we => s_Q[24].ENA
i_we => s_Q[23].ENA
i_we => s_Q[22].ENA
i_we => s_Q[21].ENA
i_we => s_Q[20].ENA
i_we => s_Q[19].ENA
i_we => s_Q[18].ENA
i_we => s_Q[17].ENA
i_we => s_Q[16].ENA
i_we => s_Q[15].ENA
i_we => s_Q[14].ENA
i_we => s_Q[13].ENA
i_we => s_Q[12].ENA
i_we => s_Q[11].ENA
i_we => s_Q[10].ENA
i_we => s_Q[9].ENA
i_we => s_Q[8].ENA
i_we => s_Q[7].ENA
i_we => s_Q[6].ENA
i_we => s_Q[5].ENA
i_we => s_Q[4].ENA
i_we => s_Q[3].ENA
i_we => s_Q[2].ENA
i_we => s_Q[1].ENA
i_in[0] => s_Q[0].DATAIN
i_in[1] => s_Q[1].DATAIN
i_in[2] => s_Q[2].DATAIN
i_in[3] => s_Q[3].DATAIN
i_in[4] => s_Q[4].DATAIN
i_in[5] => s_Q[5].DATAIN
i_in[6] => s_Q[6].DATAIN
i_in[7] => s_Q[7].DATAIN
i_in[8] => s_Q[8].DATAIN
i_in[9] => s_Q[9].DATAIN
i_in[10] => s_Q[10].DATAIN
i_in[11] => s_Q[11].DATAIN
i_in[12] => s_Q[12].DATAIN
i_in[13] => s_Q[13].DATAIN
i_in[14] => s_Q[14].DATAIN
i_in[15] => s_Q[15].DATAIN
i_in[16] => s_Q[16].DATAIN
i_in[17] => s_Q[17].DATAIN
i_in[18] => s_Q[18].DATAIN
i_in[19] => s_Q[19].DATAIN
i_in[20] => s_Q[20].DATAIN
i_in[21] => s_Q[21].DATAIN
i_in[22] => s_Q[22].DATAIN
i_in[23] => s_Q[23].DATAIN
i_in[24] => s_Q[24].DATAIN
i_in[25] => s_Q[25].DATAIN
i_in[26] => s_Q[26].DATAIN
i_in[27] => s_Q[27].DATAIN
i_in[28] => s_Q[28].DATAIN
i_in[29] => s_Q[29].DATAIN
i_in[30] => s_Q[30].DATAIN
i_in[31] => s_Q[31].DATAIN
o_out[0] <= s_Q[0].DB_MAX_OUTPUT_PORT_TYPE
o_out[1] <= s_Q[1].DB_MAX_OUTPUT_PORT_TYPE
o_out[2] <= s_Q[2].DB_MAX_OUTPUT_PORT_TYPE
o_out[3] <= s_Q[3].DB_MAX_OUTPUT_PORT_TYPE
o_out[4] <= s_Q[4].DB_MAX_OUTPUT_PORT_TYPE
o_out[5] <= s_Q[5].DB_MAX_OUTPUT_PORT_TYPE
o_out[6] <= s_Q[6].DB_MAX_OUTPUT_PORT_TYPE
o_out[7] <= s_Q[7].DB_MAX_OUTPUT_PORT_TYPE
o_out[8] <= s_Q[8].DB_MAX_OUTPUT_PORT_TYPE
o_out[9] <= s_Q[9].DB_MAX_OUTPUT_PORT_TYPE
o_out[10] <= s_Q[10].DB_MAX_OUTPUT_PORT_TYPE
o_out[11] <= s_Q[11].DB_MAX_OUTPUT_PORT_TYPE
o_out[12] <= s_Q[12].DB_MAX_OUTPUT_PORT_TYPE
o_out[13] <= s_Q[13].DB_MAX_OUTPUT_PORT_TYPE
o_out[14] <= s_Q[14].DB_MAX_OUTPUT_PORT_TYPE
o_out[15] <= s_Q[15].DB_MAX_OUTPUT_PORT_TYPE
o_out[16] <= s_Q[16].DB_MAX_OUTPUT_PORT_TYPE
o_out[17] <= s_Q[17].DB_MAX_OUTPUT_PORT_TYPE
o_out[18] <= s_Q[18].DB_MAX_OUTPUT_PORT_TYPE
o_out[19] <= s_Q[19].DB_MAX_OUTPUT_PORT_TYPE
o_out[20] <= s_Q[20].DB_MAX_OUTPUT_PORT_TYPE
o_out[21] <= s_Q[21].DB_MAX_OUTPUT_PORT_TYPE
o_out[22] <= s_Q[22].DB_MAX_OUTPUT_PORT_TYPE
o_out[23] <= s_Q[23].DB_MAX_OUTPUT_PORT_TYPE
o_out[24] <= s_Q[24].DB_MAX_OUTPUT_PORT_TYPE
o_out[25] <= s_Q[25].DB_MAX_OUTPUT_PORT_TYPE
o_out[26] <= s_Q[26].DB_MAX_OUTPUT_PORT_TYPE
o_out[27] <= s_Q[27].DB_MAX_OUTPUT_PORT_TYPE
o_out[28] <= s_Q[28].DB_MAX_OUTPUT_PORT_TYPE
o_out[29] <= s_Q[29].DB_MAX_OUTPUT_PORT_TYPE
o_out[30] <= s_Q[30].DB_MAX_OUTPUT_PORT_TYPE
o_out[31] <= s_Q[31].DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|register_file:reg_file|n_bit_register:\regs:22:reg_i
i_clk => s_Q[0].CLK
i_clk => s_Q[1].CLK
i_clk => s_Q[2].CLK
i_clk => s_Q[3].CLK
i_clk => s_Q[4].CLK
i_clk => s_Q[5].CLK
i_clk => s_Q[6].CLK
i_clk => s_Q[7].CLK
i_clk => s_Q[8].CLK
i_clk => s_Q[9].CLK
i_clk => s_Q[10].CLK
i_clk => s_Q[11].CLK
i_clk => s_Q[12].CLK
i_clk => s_Q[13].CLK
i_clk => s_Q[14].CLK
i_clk => s_Q[15].CLK
i_clk => s_Q[16].CLK
i_clk => s_Q[17].CLK
i_clk => s_Q[18].CLK
i_clk => s_Q[19].CLK
i_clk => s_Q[20].CLK
i_clk => s_Q[21].CLK
i_clk => s_Q[22].CLK
i_clk => s_Q[23].CLK
i_clk => s_Q[24].CLK
i_clk => s_Q[25].CLK
i_clk => s_Q[26].CLK
i_clk => s_Q[27].CLK
i_clk => s_Q[28].CLK
i_clk => s_Q[29].CLK
i_clk => s_Q[30].CLK
i_clk => s_Q[31].CLK
i_rst => s_Q[0].ACLR
i_rst => s_Q[1].ACLR
i_rst => s_Q[2].ACLR
i_rst => s_Q[3].ACLR
i_rst => s_Q[4].ACLR
i_rst => s_Q[5].ACLR
i_rst => s_Q[6].ACLR
i_rst => s_Q[7].ACLR
i_rst => s_Q[8].ACLR
i_rst => s_Q[9].ACLR
i_rst => s_Q[10].ACLR
i_rst => s_Q[11].ACLR
i_rst => s_Q[12].ACLR
i_rst => s_Q[13].ACLR
i_rst => s_Q[14].ACLR
i_rst => s_Q[15].ACLR
i_rst => s_Q[16].ACLR
i_rst => s_Q[17].ACLR
i_rst => s_Q[18].ACLR
i_rst => s_Q[19].ACLR
i_rst => s_Q[20].ACLR
i_rst => s_Q[21].ACLR
i_rst => s_Q[22].ACLR
i_rst => s_Q[23].ACLR
i_rst => s_Q[24].ACLR
i_rst => s_Q[25].ACLR
i_rst => s_Q[26].ACLR
i_rst => s_Q[27].ACLR
i_rst => s_Q[28].ACLR
i_rst => s_Q[29].ACLR
i_rst => s_Q[30].ACLR
i_rst => s_Q[31].ACLR
i_we => s_Q[0].ENA
i_we => s_Q[31].ENA
i_we => s_Q[30].ENA
i_we => s_Q[29].ENA
i_we => s_Q[28].ENA
i_we => s_Q[27].ENA
i_we => s_Q[26].ENA
i_we => s_Q[25].ENA
i_we => s_Q[24].ENA
i_we => s_Q[23].ENA
i_we => s_Q[22].ENA
i_we => s_Q[21].ENA
i_we => s_Q[20].ENA
i_we => s_Q[19].ENA
i_we => s_Q[18].ENA
i_we => s_Q[17].ENA
i_we => s_Q[16].ENA
i_we => s_Q[15].ENA
i_we => s_Q[14].ENA
i_we => s_Q[13].ENA
i_we => s_Q[12].ENA
i_we => s_Q[11].ENA
i_we => s_Q[10].ENA
i_we => s_Q[9].ENA
i_we => s_Q[8].ENA
i_we => s_Q[7].ENA
i_we => s_Q[6].ENA
i_we => s_Q[5].ENA
i_we => s_Q[4].ENA
i_we => s_Q[3].ENA
i_we => s_Q[2].ENA
i_we => s_Q[1].ENA
i_in[0] => s_Q[0].DATAIN
i_in[1] => s_Q[1].DATAIN
i_in[2] => s_Q[2].DATAIN
i_in[3] => s_Q[3].DATAIN
i_in[4] => s_Q[4].DATAIN
i_in[5] => s_Q[5].DATAIN
i_in[6] => s_Q[6].DATAIN
i_in[7] => s_Q[7].DATAIN
i_in[8] => s_Q[8].DATAIN
i_in[9] => s_Q[9].DATAIN
i_in[10] => s_Q[10].DATAIN
i_in[11] => s_Q[11].DATAIN
i_in[12] => s_Q[12].DATAIN
i_in[13] => s_Q[13].DATAIN
i_in[14] => s_Q[14].DATAIN
i_in[15] => s_Q[15].DATAIN
i_in[16] => s_Q[16].DATAIN
i_in[17] => s_Q[17].DATAIN
i_in[18] => s_Q[18].DATAIN
i_in[19] => s_Q[19].DATAIN
i_in[20] => s_Q[20].DATAIN
i_in[21] => s_Q[21].DATAIN
i_in[22] => s_Q[22].DATAIN
i_in[23] => s_Q[23].DATAIN
i_in[24] => s_Q[24].DATAIN
i_in[25] => s_Q[25].DATAIN
i_in[26] => s_Q[26].DATAIN
i_in[27] => s_Q[27].DATAIN
i_in[28] => s_Q[28].DATAIN
i_in[29] => s_Q[29].DATAIN
i_in[30] => s_Q[30].DATAIN
i_in[31] => s_Q[31].DATAIN
o_out[0] <= s_Q[0].DB_MAX_OUTPUT_PORT_TYPE
o_out[1] <= s_Q[1].DB_MAX_OUTPUT_PORT_TYPE
o_out[2] <= s_Q[2].DB_MAX_OUTPUT_PORT_TYPE
o_out[3] <= s_Q[3].DB_MAX_OUTPUT_PORT_TYPE
o_out[4] <= s_Q[4].DB_MAX_OUTPUT_PORT_TYPE
o_out[5] <= s_Q[5].DB_MAX_OUTPUT_PORT_TYPE
o_out[6] <= s_Q[6].DB_MAX_OUTPUT_PORT_TYPE
o_out[7] <= s_Q[7].DB_MAX_OUTPUT_PORT_TYPE
o_out[8] <= s_Q[8].DB_MAX_OUTPUT_PORT_TYPE
o_out[9] <= s_Q[9].DB_MAX_OUTPUT_PORT_TYPE
o_out[10] <= s_Q[10].DB_MAX_OUTPUT_PORT_TYPE
o_out[11] <= s_Q[11].DB_MAX_OUTPUT_PORT_TYPE
o_out[12] <= s_Q[12].DB_MAX_OUTPUT_PORT_TYPE
o_out[13] <= s_Q[13].DB_MAX_OUTPUT_PORT_TYPE
o_out[14] <= s_Q[14].DB_MAX_OUTPUT_PORT_TYPE
o_out[15] <= s_Q[15].DB_MAX_OUTPUT_PORT_TYPE
o_out[16] <= s_Q[16].DB_MAX_OUTPUT_PORT_TYPE
o_out[17] <= s_Q[17].DB_MAX_OUTPUT_PORT_TYPE
o_out[18] <= s_Q[18].DB_MAX_OUTPUT_PORT_TYPE
o_out[19] <= s_Q[19].DB_MAX_OUTPUT_PORT_TYPE
o_out[20] <= s_Q[20].DB_MAX_OUTPUT_PORT_TYPE
o_out[21] <= s_Q[21].DB_MAX_OUTPUT_PORT_TYPE
o_out[22] <= s_Q[22].DB_MAX_OUTPUT_PORT_TYPE
o_out[23] <= s_Q[23].DB_MAX_OUTPUT_PORT_TYPE
o_out[24] <= s_Q[24].DB_MAX_OUTPUT_PORT_TYPE
o_out[25] <= s_Q[25].DB_MAX_OUTPUT_PORT_TYPE
o_out[26] <= s_Q[26].DB_MAX_OUTPUT_PORT_TYPE
o_out[27] <= s_Q[27].DB_MAX_OUTPUT_PORT_TYPE
o_out[28] <= s_Q[28].DB_MAX_OUTPUT_PORT_TYPE
o_out[29] <= s_Q[29].DB_MAX_OUTPUT_PORT_TYPE
o_out[30] <= s_Q[30].DB_MAX_OUTPUT_PORT_TYPE
o_out[31] <= s_Q[31].DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|register_file:reg_file|n_bit_register:\regs:23:reg_i
i_clk => s_Q[0].CLK
i_clk => s_Q[1].CLK
i_clk => s_Q[2].CLK
i_clk => s_Q[3].CLK
i_clk => s_Q[4].CLK
i_clk => s_Q[5].CLK
i_clk => s_Q[6].CLK
i_clk => s_Q[7].CLK
i_clk => s_Q[8].CLK
i_clk => s_Q[9].CLK
i_clk => s_Q[10].CLK
i_clk => s_Q[11].CLK
i_clk => s_Q[12].CLK
i_clk => s_Q[13].CLK
i_clk => s_Q[14].CLK
i_clk => s_Q[15].CLK
i_clk => s_Q[16].CLK
i_clk => s_Q[17].CLK
i_clk => s_Q[18].CLK
i_clk => s_Q[19].CLK
i_clk => s_Q[20].CLK
i_clk => s_Q[21].CLK
i_clk => s_Q[22].CLK
i_clk => s_Q[23].CLK
i_clk => s_Q[24].CLK
i_clk => s_Q[25].CLK
i_clk => s_Q[26].CLK
i_clk => s_Q[27].CLK
i_clk => s_Q[28].CLK
i_clk => s_Q[29].CLK
i_clk => s_Q[30].CLK
i_clk => s_Q[31].CLK
i_rst => s_Q[0].ACLR
i_rst => s_Q[1].ACLR
i_rst => s_Q[2].ACLR
i_rst => s_Q[3].ACLR
i_rst => s_Q[4].ACLR
i_rst => s_Q[5].ACLR
i_rst => s_Q[6].ACLR
i_rst => s_Q[7].ACLR
i_rst => s_Q[8].ACLR
i_rst => s_Q[9].ACLR
i_rst => s_Q[10].ACLR
i_rst => s_Q[11].ACLR
i_rst => s_Q[12].ACLR
i_rst => s_Q[13].ACLR
i_rst => s_Q[14].ACLR
i_rst => s_Q[15].ACLR
i_rst => s_Q[16].ACLR
i_rst => s_Q[17].ACLR
i_rst => s_Q[18].ACLR
i_rst => s_Q[19].ACLR
i_rst => s_Q[20].ACLR
i_rst => s_Q[21].ACLR
i_rst => s_Q[22].ACLR
i_rst => s_Q[23].ACLR
i_rst => s_Q[24].ACLR
i_rst => s_Q[25].ACLR
i_rst => s_Q[26].ACLR
i_rst => s_Q[27].ACLR
i_rst => s_Q[28].ACLR
i_rst => s_Q[29].ACLR
i_rst => s_Q[30].ACLR
i_rst => s_Q[31].ACLR
i_we => s_Q[0].ENA
i_we => s_Q[31].ENA
i_we => s_Q[30].ENA
i_we => s_Q[29].ENA
i_we => s_Q[28].ENA
i_we => s_Q[27].ENA
i_we => s_Q[26].ENA
i_we => s_Q[25].ENA
i_we => s_Q[24].ENA
i_we => s_Q[23].ENA
i_we => s_Q[22].ENA
i_we => s_Q[21].ENA
i_we => s_Q[20].ENA
i_we => s_Q[19].ENA
i_we => s_Q[18].ENA
i_we => s_Q[17].ENA
i_we => s_Q[16].ENA
i_we => s_Q[15].ENA
i_we => s_Q[14].ENA
i_we => s_Q[13].ENA
i_we => s_Q[12].ENA
i_we => s_Q[11].ENA
i_we => s_Q[10].ENA
i_we => s_Q[9].ENA
i_we => s_Q[8].ENA
i_we => s_Q[7].ENA
i_we => s_Q[6].ENA
i_we => s_Q[5].ENA
i_we => s_Q[4].ENA
i_we => s_Q[3].ENA
i_we => s_Q[2].ENA
i_we => s_Q[1].ENA
i_in[0] => s_Q[0].DATAIN
i_in[1] => s_Q[1].DATAIN
i_in[2] => s_Q[2].DATAIN
i_in[3] => s_Q[3].DATAIN
i_in[4] => s_Q[4].DATAIN
i_in[5] => s_Q[5].DATAIN
i_in[6] => s_Q[6].DATAIN
i_in[7] => s_Q[7].DATAIN
i_in[8] => s_Q[8].DATAIN
i_in[9] => s_Q[9].DATAIN
i_in[10] => s_Q[10].DATAIN
i_in[11] => s_Q[11].DATAIN
i_in[12] => s_Q[12].DATAIN
i_in[13] => s_Q[13].DATAIN
i_in[14] => s_Q[14].DATAIN
i_in[15] => s_Q[15].DATAIN
i_in[16] => s_Q[16].DATAIN
i_in[17] => s_Q[17].DATAIN
i_in[18] => s_Q[18].DATAIN
i_in[19] => s_Q[19].DATAIN
i_in[20] => s_Q[20].DATAIN
i_in[21] => s_Q[21].DATAIN
i_in[22] => s_Q[22].DATAIN
i_in[23] => s_Q[23].DATAIN
i_in[24] => s_Q[24].DATAIN
i_in[25] => s_Q[25].DATAIN
i_in[26] => s_Q[26].DATAIN
i_in[27] => s_Q[27].DATAIN
i_in[28] => s_Q[28].DATAIN
i_in[29] => s_Q[29].DATAIN
i_in[30] => s_Q[30].DATAIN
i_in[31] => s_Q[31].DATAIN
o_out[0] <= s_Q[0].DB_MAX_OUTPUT_PORT_TYPE
o_out[1] <= s_Q[1].DB_MAX_OUTPUT_PORT_TYPE
o_out[2] <= s_Q[2].DB_MAX_OUTPUT_PORT_TYPE
o_out[3] <= s_Q[3].DB_MAX_OUTPUT_PORT_TYPE
o_out[4] <= s_Q[4].DB_MAX_OUTPUT_PORT_TYPE
o_out[5] <= s_Q[5].DB_MAX_OUTPUT_PORT_TYPE
o_out[6] <= s_Q[6].DB_MAX_OUTPUT_PORT_TYPE
o_out[7] <= s_Q[7].DB_MAX_OUTPUT_PORT_TYPE
o_out[8] <= s_Q[8].DB_MAX_OUTPUT_PORT_TYPE
o_out[9] <= s_Q[9].DB_MAX_OUTPUT_PORT_TYPE
o_out[10] <= s_Q[10].DB_MAX_OUTPUT_PORT_TYPE
o_out[11] <= s_Q[11].DB_MAX_OUTPUT_PORT_TYPE
o_out[12] <= s_Q[12].DB_MAX_OUTPUT_PORT_TYPE
o_out[13] <= s_Q[13].DB_MAX_OUTPUT_PORT_TYPE
o_out[14] <= s_Q[14].DB_MAX_OUTPUT_PORT_TYPE
o_out[15] <= s_Q[15].DB_MAX_OUTPUT_PORT_TYPE
o_out[16] <= s_Q[16].DB_MAX_OUTPUT_PORT_TYPE
o_out[17] <= s_Q[17].DB_MAX_OUTPUT_PORT_TYPE
o_out[18] <= s_Q[18].DB_MAX_OUTPUT_PORT_TYPE
o_out[19] <= s_Q[19].DB_MAX_OUTPUT_PORT_TYPE
o_out[20] <= s_Q[20].DB_MAX_OUTPUT_PORT_TYPE
o_out[21] <= s_Q[21].DB_MAX_OUTPUT_PORT_TYPE
o_out[22] <= s_Q[22].DB_MAX_OUTPUT_PORT_TYPE
o_out[23] <= s_Q[23].DB_MAX_OUTPUT_PORT_TYPE
o_out[24] <= s_Q[24].DB_MAX_OUTPUT_PORT_TYPE
o_out[25] <= s_Q[25].DB_MAX_OUTPUT_PORT_TYPE
o_out[26] <= s_Q[26].DB_MAX_OUTPUT_PORT_TYPE
o_out[27] <= s_Q[27].DB_MAX_OUTPUT_PORT_TYPE
o_out[28] <= s_Q[28].DB_MAX_OUTPUT_PORT_TYPE
o_out[29] <= s_Q[29].DB_MAX_OUTPUT_PORT_TYPE
o_out[30] <= s_Q[30].DB_MAX_OUTPUT_PORT_TYPE
o_out[31] <= s_Q[31].DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|register_file:reg_file|n_bit_register:\regs:24:reg_i
i_clk => s_Q[0].CLK
i_clk => s_Q[1].CLK
i_clk => s_Q[2].CLK
i_clk => s_Q[3].CLK
i_clk => s_Q[4].CLK
i_clk => s_Q[5].CLK
i_clk => s_Q[6].CLK
i_clk => s_Q[7].CLK
i_clk => s_Q[8].CLK
i_clk => s_Q[9].CLK
i_clk => s_Q[10].CLK
i_clk => s_Q[11].CLK
i_clk => s_Q[12].CLK
i_clk => s_Q[13].CLK
i_clk => s_Q[14].CLK
i_clk => s_Q[15].CLK
i_clk => s_Q[16].CLK
i_clk => s_Q[17].CLK
i_clk => s_Q[18].CLK
i_clk => s_Q[19].CLK
i_clk => s_Q[20].CLK
i_clk => s_Q[21].CLK
i_clk => s_Q[22].CLK
i_clk => s_Q[23].CLK
i_clk => s_Q[24].CLK
i_clk => s_Q[25].CLK
i_clk => s_Q[26].CLK
i_clk => s_Q[27].CLK
i_clk => s_Q[28].CLK
i_clk => s_Q[29].CLK
i_clk => s_Q[30].CLK
i_clk => s_Q[31].CLK
i_rst => s_Q[0].ACLR
i_rst => s_Q[1].ACLR
i_rst => s_Q[2].ACLR
i_rst => s_Q[3].ACLR
i_rst => s_Q[4].ACLR
i_rst => s_Q[5].ACLR
i_rst => s_Q[6].ACLR
i_rst => s_Q[7].ACLR
i_rst => s_Q[8].ACLR
i_rst => s_Q[9].ACLR
i_rst => s_Q[10].ACLR
i_rst => s_Q[11].ACLR
i_rst => s_Q[12].ACLR
i_rst => s_Q[13].ACLR
i_rst => s_Q[14].ACLR
i_rst => s_Q[15].ACLR
i_rst => s_Q[16].ACLR
i_rst => s_Q[17].ACLR
i_rst => s_Q[18].ACLR
i_rst => s_Q[19].ACLR
i_rst => s_Q[20].ACLR
i_rst => s_Q[21].ACLR
i_rst => s_Q[22].ACLR
i_rst => s_Q[23].ACLR
i_rst => s_Q[24].ACLR
i_rst => s_Q[25].ACLR
i_rst => s_Q[26].ACLR
i_rst => s_Q[27].ACLR
i_rst => s_Q[28].ACLR
i_rst => s_Q[29].ACLR
i_rst => s_Q[30].ACLR
i_rst => s_Q[31].ACLR
i_we => s_Q[0].ENA
i_we => s_Q[31].ENA
i_we => s_Q[30].ENA
i_we => s_Q[29].ENA
i_we => s_Q[28].ENA
i_we => s_Q[27].ENA
i_we => s_Q[26].ENA
i_we => s_Q[25].ENA
i_we => s_Q[24].ENA
i_we => s_Q[23].ENA
i_we => s_Q[22].ENA
i_we => s_Q[21].ENA
i_we => s_Q[20].ENA
i_we => s_Q[19].ENA
i_we => s_Q[18].ENA
i_we => s_Q[17].ENA
i_we => s_Q[16].ENA
i_we => s_Q[15].ENA
i_we => s_Q[14].ENA
i_we => s_Q[13].ENA
i_we => s_Q[12].ENA
i_we => s_Q[11].ENA
i_we => s_Q[10].ENA
i_we => s_Q[9].ENA
i_we => s_Q[8].ENA
i_we => s_Q[7].ENA
i_we => s_Q[6].ENA
i_we => s_Q[5].ENA
i_we => s_Q[4].ENA
i_we => s_Q[3].ENA
i_we => s_Q[2].ENA
i_we => s_Q[1].ENA
i_in[0] => s_Q[0].DATAIN
i_in[1] => s_Q[1].DATAIN
i_in[2] => s_Q[2].DATAIN
i_in[3] => s_Q[3].DATAIN
i_in[4] => s_Q[4].DATAIN
i_in[5] => s_Q[5].DATAIN
i_in[6] => s_Q[6].DATAIN
i_in[7] => s_Q[7].DATAIN
i_in[8] => s_Q[8].DATAIN
i_in[9] => s_Q[9].DATAIN
i_in[10] => s_Q[10].DATAIN
i_in[11] => s_Q[11].DATAIN
i_in[12] => s_Q[12].DATAIN
i_in[13] => s_Q[13].DATAIN
i_in[14] => s_Q[14].DATAIN
i_in[15] => s_Q[15].DATAIN
i_in[16] => s_Q[16].DATAIN
i_in[17] => s_Q[17].DATAIN
i_in[18] => s_Q[18].DATAIN
i_in[19] => s_Q[19].DATAIN
i_in[20] => s_Q[20].DATAIN
i_in[21] => s_Q[21].DATAIN
i_in[22] => s_Q[22].DATAIN
i_in[23] => s_Q[23].DATAIN
i_in[24] => s_Q[24].DATAIN
i_in[25] => s_Q[25].DATAIN
i_in[26] => s_Q[26].DATAIN
i_in[27] => s_Q[27].DATAIN
i_in[28] => s_Q[28].DATAIN
i_in[29] => s_Q[29].DATAIN
i_in[30] => s_Q[30].DATAIN
i_in[31] => s_Q[31].DATAIN
o_out[0] <= s_Q[0].DB_MAX_OUTPUT_PORT_TYPE
o_out[1] <= s_Q[1].DB_MAX_OUTPUT_PORT_TYPE
o_out[2] <= s_Q[2].DB_MAX_OUTPUT_PORT_TYPE
o_out[3] <= s_Q[3].DB_MAX_OUTPUT_PORT_TYPE
o_out[4] <= s_Q[4].DB_MAX_OUTPUT_PORT_TYPE
o_out[5] <= s_Q[5].DB_MAX_OUTPUT_PORT_TYPE
o_out[6] <= s_Q[6].DB_MAX_OUTPUT_PORT_TYPE
o_out[7] <= s_Q[7].DB_MAX_OUTPUT_PORT_TYPE
o_out[8] <= s_Q[8].DB_MAX_OUTPUT_PORT_TYPE
o_out[9] <= s_Q[9].DB_MAX_OUTPUT_PORT_TYPE
o_out[10] <= s_Q[10].DB_MAX_OUTPUT_PORT_TYPE
o_out[11] <= s_Q[11].DB_MAX_OUTPUT_PORT_TYPE
o_out[12] <= s_Q[12].DB_MAX_OUTPUT_PORT_TYPE
o_out[13] <= s_Q[13].DB_MAX_OUTPUT_PORT_TYPE
o_out[14] <= s_Q[14].DB_MAX_OUTPUT_PORT_TYPE
o_out[15] <= s_Q[15].DB_MAX_OUTPUT_PORT_TYPE
o_out[16] <= s_Q[16].DB_MAX_OUTPUT_PORT_TYPE
o_out[17] <= s_Q[17].DB_MAX_OUTPUT_PORT_TYPE
o_out[18] <= s_Q[18].DB_MAX_OUTPUT_PORT_TYPE
o_out[19] <= s_Q[19].DB_MAX_OUTPUT_PORT_TYPE
o_out[20] <= s_Q[20].DB_MAX_OUTPUT_PORT_TYPE
o_out[21] <= s_Q[21].DB_MAX_OUTPUT_PORT_TYPE
o_out[22] <= s_Q[22].DB_MAX_OUTPUT_PORT_TYPE
o_out[23] <= s_Q[23].DB_MAX_OUTPUT_PORT_TYPE
o_out[24] <= s_Q[24].DB_MAX_OUTPUT_PORT_TYPE
o_out[25] <= s_Q[25].DB_MAX_OUTPUT_PORT_TYPE
o_out[26] <= s_Q[26].DB_MAX_OUTPUT_PORT_TYPE
o_out[27] <= s_Q[27].DB_MAX_OUTPUT_PORT_TYPE
o_out[28] <= s_Q[28].DB_MAX_OUTPUT_PORT_TYPE
o_out[29] <= s_Q[29].DB_MAX_OUTPUT_PORT_TYPE
o_out[30] <= s_Q[30].DB_MAX_OUTPUT_PORT_TYPE
o_out[31] <= s_Q[31].DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|register_file:reg_file|n_bit_register:\regs:25:reg_i
i_clk => s_Q[0].CLK
i_clk => s_Q[1].CLK
i_clk => s_Q[2].CLK
i_clk => s_Q[3].CLK
i_clk => s_Q[4].CLK
i_clk => s_Q[5].CLK
i_clk => s_Q[6].CLK
i_clk => s_Q[7].CLK
i_clk => s_Q[8].CLK
i_clk => s_Q[9].CLK
i_clk => s_Q[10].CLK
i_clk => s_Q[11].CLK
i_clk => s_Q[12].CLK
i_clk => s_Q[13].CLK
i_clk => s_Q[14].CLK
i_clk => s_Q[15].CLK
i_clk => s_Q[16].CLK
i_clk => s_Q[17].CLK
i_clk => s_Q[18].CLK
i_clk => s_Q[19].CLK
i_clk => s_Q[20].CLK
i_clk => s_Q[21].CLK
i_clk => s_Q[22].CLK
i_clk => s_Q[23].CLK
i_clk => s_Q[24].CLK
i_clk => s_Q[25].CLK
i_clk => s_Q[26].CLK
i_clk => s_Q[27].CLK
i_clk => s_Q[28].CLK
i_clk => s_Q[29].CLK
i_clk => s_Q[30].CLK
i_clk => s_Q[31].CLK
i_rst => s_Q[0].ACLR
i_rst => s_Q[1].ACLR
i_rst => s_Q[2].ACLR
i_rst => s_Q[3].ACLR
i_rst => s_Q[4].ACLR
i_rst => s_Q[5].ACLR
i_rst => s_Q[6].ACLR
i_rst => s_Q[7].ACLR
i_rst => s_Q[8].ACLR
i_rst => s_Q[9].ACLR
i_rst => s_Q[10].ACLR
i_rst => s_Q[11].ACLR
i_rst => s_Q[12].ACLR
i_rst => s_Q[13].ACLR
i_rst => s_Q[14].ACLR
i_rst => s_Q[15].ACLR
i_rst => s_Q[16].ACLR
i_rst => s_Q[17].ACLR
i_rst => s_Q[18].ACLR
i_rst => s_Q[19].ACLR
i_rst => s_Q[20].ACLR
i_rst => s_Q[21].ACLR
i_rst => s_Q[22].ACLR
i_rst => s_Q[23].ACLR
i_rst => s_Q[24].ACLR
i_rst => s_Q[25].ACLR
i_rst => s_Q[26].ACLR
i_rst => s_Q[27].ACLR
i_rst => s_Q[28].ACLR
i_rst => s_Q[29].ACLR
i_rst => s_Q[30].ACLR
i_rst => s_Q[31].ACLR
i_we => s_Q[0].ENA
i_we => s_Q[31].ENA
i_we => s_Q[30].ENA
i_we => s_Q[29].ENA
i_we => s_Q[28].ENA
i_we => s_Q[27].ENA
i_we => s_Q[26].ENA
i_we => s_Q[25].ENA
i_we => s_Q[24].ENA
i_we => s_Q[23].ENA
i_we => s_Q[22].ENA
i_we => s_Q[21].ENA
i_we => s_Q[20].ENA
i_we => s_Q[19].ENA
i_we => s_Q[18].ENA
i_we => s_Q[17].ENA
i_we => s_Q[16].ENA
i_we => s_Q[15].ENA
i_we => s_Q[14].ENA
i_we => s_Q[13].ENA
i_we => s_Q[12].ENA
i_we => s_Q[11].ENA
i_we => s_Q[10].ENA
i_we => s_Q[9].ENA
i_we => s_Q[8].ENA
i_we => s_Q[7].ENA
i_we => s_Q[6].ENA
i_we => s_Q[5].ENA
i_we => s_Q[4].ENA
i_we => s_Q[3].ENA
i_we => s_Q[2].ENA
i_we => s_Q[1].ENA
i_in[0] => s_Q[0].DATAIN
i_in[1] => s_Q[1].DATAIN
i_in[2] => s_Q[2].DATAIN
i_in[3] => s_Q[3].DATAIN
i_in[4] => s_Q[4].DATAIN
i_in[5] => s_Q[5].DATAIN
i_in[6] => s_Q[6].DATAIN
i_in[7] => s_Q[7].DATAIN
i_in[8] => s_Q[8].DATAIN
i_in[9] => s_Q[9].DATAIN
i_in[10] => s_Q[10].DATAIN
i_in[11] => s_Q[11].DATAIN
i_in[12] => s_Q[12].DATAIN
i_in[13] => s_Q[13].DATAIN
i_in[14] => s_Q[14].DATAIN
i_in[15] => s_Q[15].DATAIN
i_in[16] => s_Q[16].DATAIN
i_in[17] => s_Q[17].DATAIN
i_in[18] => s_Q[18].DATAIN
i_in[19] => s_Q[19].DATAIN
i_in[20] => s_Q[20].DATAIN
i_in[21] => s_Q[21].DATAIN
i_in[22] => s_Q[22].DATAIN
i_in[23] => s_Q[23].DATAIN
i_in[24] => s_Q[24].DATAIN
i_in[25] => s_Q[25].DATAIN
i_in[26] => s_Q[26].DATAIN
i_in[27] => s_Q[27].DATAIN
i_in[28] => s_Q[28].DATAIN
i_in[29] => s_Q[29].DATAIN
i_in[30] => s_Q[30].DATAIN
i_in[31] => s_Q[31].DATAIN
o_out[0] <= s_Q[0].DB_MAX_OUTPUT_PORT_TYPE
o_out[1] <= s_Q[1].DB_MAX_OUTPUT_PORT_TYPE
o_out[2] <= s_Q[2].DB_MAX_OUTPUT_PORT_TYPE
o_out[3] <= s_Q[3].DB_MAX_OUTPUT_PORT_TYPE
o_out[4] <= s_Q[4].DB_MAX_OUTPUT_PORT_TYPE
o_out[5] <= s_Q[5].DB_MAX_OUTPUT_PORT_TYPE
o_out[6] <= s_Q[6].DB_MAX_OUTPUT_PORT_TYPE
o_out[7] <= s_Q[7].DB_MAX_OUTPUT_PORT_TYPE
o_out[8] <= s_Q[8].DB_MAX_OUTPUT_PORT_TYPE
o_out[9] <= s_Q[9].DB_MAX_OUTPUT_PORT_TYPE
o_out[10] <= s_Q[10].DB_MAX_OUTPUT_PORT_TYPE
o_out[11] <= s_Q[11].DB_MAX_OUTPUT_PORT_TYPE
o_out[12] <= s_Q[12].DB_MAX_OUTPUT_PORT_TYPE
o_out[13] <= s_Q[13].DB_MAX_OUTPUT_PORT_TYPE
o_out[14] <= s_Q[14].DB_MAX_OUTPUT_PORT_TYPE
o_out[15] <= s_Q[15].DB_MAX_OUTPUT_PORT_TYPE
o_out[16] <= s_Q[16].DB_MAX_OUTPUT_PORT_TYPE
o_out[17] <= s_Q[17].DB_MAX_OUTPUT_PORT_TYPE
o_out[18] <= s_Q[18].DB_MAX_OUTPUT_PORT_TYPE
o_out[19] <= s_Q[19].DB_MAX_OUTPUT_PORT_TYPE
o_out[20] <= s_Q[20].DB_MAX_OUTPUT_PORT_TYPE
o_out[21] <= s_Q[21].DB_MAX_OUTPUT_PORT_TYPE
o_out[22] <= s_Q[22].DB_MAX_OUTPUT_PORT_TYPE
o_out[23] <= s_Q[23].DB_MAX_OUTPUT_PORT_TYPE
o_out[24] <= s_Q[24].DB_MAX_OUTPUT_PORT_TYPE
o_out[25] <= s_Q[25].DB_MAX_OUTPUT_PORT_TYPE
o_out[26] <= s_Q[26].DB_MAX_OUTPUT_PORT_TYPE
o_out[27] <= s_Q[27].DB_MAX_OUTPUT_PORT_TYPE
o_out[28] <= s_Q[28].DB_MAX_OUTPUT_PORT_TYPE
o_out[29] <= s_Q[29].DB_MAX_OUTPUT_PORT_TYPE
o_out[30] <= s_Q[30].DB_MAX_OUTPUT_PORT_TYPE
o_out[31] <= s_Q[31].DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|register_file:reg_file|n_bit_register:\regs:26:reg_i
i_clk => s_Q[0].CLK
i_clk => s_Q[1].CLK
i_clk => s_Q[2].CLK
i_clk => s_Q[3].CLK
i_clk => s_Q[4].CLK
i_clk => s_Q[5].CLK
i_clk => s_Q[6].CLK
i_clk => s_Q[7].CLK
i_clk => s_Q[8].CLK
i_clk => s_Q[9].CLK
i_clk => s_Q[10].CLK
i_clk => s_Q[11].CLK
i_clk => s_Q[12].CLK
i_clk => s_Q[13].CLK
i_clk => s_Q[14].CLK
i_clk => s_Q[15].CLK
i_clk => s_Q[16].CLK
i_clk => s_Q[17].CLK
i_clk => s_Q[18].CLK
i_clk => s_Q[19].CLK
i_clk => s_Q[20].CLK
i_clk => s_Q[21].CLK
i_clk => s_Q[22].CLK
i_clk => s_Q[23].CLK
i_clk => s_Q[24].CLK
i_clk => s_Q[25].CLK
i_clk => s_Q[26].CLK
i_clk => s_Q[27].CLK
i_clk => s_Q[28].CLK
i_clk => s_Q[29].CLK
i_clk => s_Q[30].CLK
i_clk => s_Q[31].CLK
i_rst => s_Q[0].ACLR
i_rst => s_Q[1].ACLR
i_rst => s_Q[2].ACLR
i_rst => s_Q[3].ACLR
i_rst => s_Q[4].ACLR
i_rst => s_Q[5].ACLR
i_rst => s_Q[6].ACLR
i_rst => s_Q[7].ACLR
i_rst => s_Q[8].ACLR
i_rst => s_Q[9].ACLR
i_rst => s_Q[10].ACLR
i_rst => s_Q[11].ACLR
i_rst => s_Q[12].ACLR
i_rst => s_Q[13].ACLR
i_rst => s_Q[14].ACLR
i_rst => s_Q[15].ACLR
i_rst => s_Q[16].ACLR
i_rst => s_Q[17].ACLR
i_rst => s_Q[18].ACLR
i_rst => s_Q[19].ACLR
i_rst => s_Q[20].ACLR
i_rst => s_Q[21].ACLR
i_rst => s_Q[22].ACLR
i_rst => s_Q[23].ACLR
i_rst => s_Q[24].ACLR
i_rst => s_Q[25].ACLR
i_rst => s_Q[26].ACLR
i_rst => s_Q[27].ACLR
i_rst => s_Q[28].ACLR
i_rst => s_Q[29].ACLR
i_rst => s_Q[30].ACLR
i_rst => s_Q[31].ACLR
i_we => s_Q[0].ENA
i_we => s_Q[31].ENA
i_we => s_Q[30].ENA
i_we => s_Q[29].ENA
i_we => s_Q[28].ENA
i_we => s_Q[27].ENA
i_we => s_Q[26].ENA
i_we => s_Q[25].ENA
i_we => s_Q[24].ENA
i_we => s_Q[23].ENA
i_we => s_Q[22].ENA
i_we => s_Q[21].ENA
i_we => s_Q[20].ENA
i_we => s_Q[19].ENA
i_we => s_Q[18].ENA
i_we => s_Q[17].ENA
i_we => s_Q[16].ENA
i_we => s_Q[15].ENA
i_we => s_Q[14].ENA
i_we => s_Q[13].ENA
i_we => s_Q[12].ENA
i_we => s_Q[11].ENA
i_we => s_Q[10].ENA
i_we => s_Q[9].ENA
i_we => s_Q[8].ENA
i_we => s_Q[7].ENA
i_we => s_Q[6].ENA
i_we => s_Q[5].ENA
i_we => s_Q[4].ENA
i_we => s_Q[3].ENA
i_we => s_Q[2].ENA
i_we => s_Q[1].ENA
i_in[0] => s_Q[0].DATAIN
i_in[1] => s_Q[1].DATAIN
i_in[2] => s_Q[2].DATAIN
i_in[3] => s_Q[3].DATAIN
i_in[4] => s_Q[4].DATAIN
i_in[5] => s_Q[5].DATAIN
i_in[6] => s_Q[6].DATAIN
i_in[7] => s_Q[7].DATAIN
i_in[8] => s_Q[8].DATAIN
i_in[9] => s_Q[9].DATAIN
i_in[10] => s_Q[10].DATAIN
i_in[11] => s_Q[11].DATAIN
i_in[12] => s_Q[12].DATAIN
i_in[13] => s_Q[13].DATAIN
i_in[14] => s_Q[14].DATAIN
i_in[15] => s_Q[15].DATAIN
i_in[16] => s_Q[16].DATAIN
i_in[17] => s_Q[17].DATAIN
i_in[18] => s_Q[18].DATAIN
i_in[19] => s_Q[19].DATAIN
i_in[20] => s_Q[20].DATAIN
i_in[21] => s_Q[21].DATAIN
i_in[22] => s_Q[22].DATAIN
i_in[23] => s_Q[23].DATAIN
i_in[24] => s_Q[24].DATAIN
i_in[25] => s_Q[25].DATAIN
i_in[26] => s_Q[26].DATAIN
i_in[27] => s_Q[27].DATAIN
i_in[28] => s_Q[28].DATAIN
i_in[29] => s_Q[29].DATAIN
i_in[30] => s_Q[30].DATAIN
i_in[31] => s_Q[31].DATAIN
o_out[0] <= s_Q[0].DB_MAX_OUTPUT_PORT_TYPE
o_out[1] <= s_Q[1].DB_MAX_OUTPUT_PORT_TYPE
o_out[2] <= s_Q[2].DB_MAX_OUTPUT_PORT_TYPE
o_out[3] <= s_Q[3].DB_MAX_OUTPUT_PORT_TYPE
o_out[4] <= s_Q[4].DB_MAX_OUTPUT_PORT_TYPE
o_out[5] <= s_Q[5].DB_MAX_OUTPUT_PORT_TYPE
o_out[6] <= s_Q[6].DB_MAX_OUTPUT_PORT_TYPE
o_out[7] <= s_Q[7].DB_MAX_OUTPUT_PORT_TYPE
o_out[8] <= s_Q[8].DB_MAX_OUTPUT_PORT_TYPE
o_out[9] <= s_Q[9].DB_MAX_OUTPUT_PORT_TYPE
o_out[10] <= s_Q[10].DB_MAX_OUTPUT_PORT_TYPE
o_out[11] <= s_Q[11].DB_MAX_OUTPUT_PORT_TYPE
o_out[12] <= s_Q[12].DB_MAX_OUTPUT_PORT_TYPE
o_out[13] <= s_Q[13].DB_MAX_OUTPUT_PORT_TYPE
o_out[14] <= s_Q[14].DB_MAX_OUTPUT_PORT_TYPE
o_out[15] <= s_Q[15].DB_MAX_OUTPUT_PORT_TYPE
o_out[16] <= s_Q[16].DB_MAX_OUTPUT_PORT_TYPE
o_out[17] <= s_Q[17].DB_MAX_OUTPUT_PORT_TYPE
o_out[18] <= s_Q[18].DB_MAX_OUTPUT_PORT_TYPE
o_out[19] <= s_Q[19].DB_MAX_OUTPUT_PORT_TYPE
o_out[20] <= s_Q[20].DB_MAX_OUTPUT_PORT_TYPE
o_out[21] <= s_Q[21].DB_MAX_OUTPUT_PORT_TYPE
o_out[22] <= s_Q[22].DB_MAX_OUTPUT_PORT_TYPE
o_out[23] <= s_Q[23].DB_MAX_OUTPUT_PORT_TYPE
o_out[24] <= s_Q[24].DB_MAX_OUTPUT_PORT_TYPE
o_out[25] <= s_Q[25].DB_MAX_OUTPUT_PORT_TYPE
o_out[26] <= s_Q[26].DB_MAX_OUTPUT_PORT_TYPE
o_out[27] <= s_Q[27].DB_MAX_OUTPUT_PORT_TYPE
o_out[28] <= s_Q[28].DB_MAX_OUTPUT_PORT_TYPE
o_out[29] <= s_Q[29].DB_MAX_OUTPUT_PORT_TYPE
o_out[30] <= s_Q[30].DB_MAX_OUTPUT_PORT_TYPE
o_out[31] <= s_Q[31].DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|register_file:reg_file|n_bit_register:\regs:27:reg_i
i_clk => s_Q[0].CLK
i_clk => s_Q[1].CLK
i_clk => s_Q[2].CLK
i_clk => s_Q[3].CLK
i_clk => s_Q[4].CLK
i_clk => s_Q[5].CLK
i_clk => s_Q[6].CLK
i_clk => s_Q[7].CLK
i_clk => s_Q[8].CLK
i_clk => s_Q[9].CLK
i_clk => s_Q[10].CLK
i_clk => s_Q[11].CLK
i_clk => s_Q[12].CLK
i_clk => s_Q[13].CLK
i_clk => s_Q[14].CLK
i_clk => s_Q[15].CLK
i_clk => s_Q[16].CLK
i_clk => s_Q[17].CLK
i_clk => s_Q[18].CLK
i_clk => s_Q[19].CLK
i_clk => s_Q[20].CLK
i_clk => s_Q[21].CLK
i_clk => s_Q[22].CLK
i_clk => s_Q[23].CLK
i_clk => s_Q[24].CLK
i_clk => s_Q[25].CLK
i_clk => s_Q[26].CLK
i_clk => s_Q[27].CLK
i_clk => s_Q[28].CLK
i_clk => s_Q[29].CLK
i_clk => s_Q[30].CLK
i_clk => s_Q[31].CLK
i_rst => s_Q[0].ACLR
i_rst => s_Q[1].ACLR
i_rst => s_Q[2].ACLR
i_rst => s_Q[3].ACLR
i_rst => s_Q[4].ACLR
i_rst => s_Q[5].ACLR
i_rst => s_Q[6].ACLR
i_rst => s_Q[7].ACLR
i_rst => s_Q[8].ACLR
i_rst => s_Q[9].ACLR
i_rst => s_Q[10].ACLR
i_rst => s_Q[11].ACLR
i_rst => s_Q[12].ACLR
i_rst => s_Q[13].ACLR
i_rst => s_Q[14].ACLR
i_rst => s_Q[15].ACLR
i_rst => s_Q[16].ACLR
i_rst => s_Q[17].ACLR
i_rst => s_Q[18].ACLR
i_rst => s_Q[19].ACLR
i_rst => s_Q[20].ACLR
i_rst => s_Q[21].ACLR
i_rst => s_Q[22].ACLR
i_rst => s_Q[23].ACLR
i_rst => s_Q[24].ACLR
i_rst => s_Q[25].ACLR
i_rst => s_Q[26].ACLR
i_rst => s_Q[27].ACLR
i_rst => s_Q[28].ACLR
i_rst => s_Q[29].ACLR
i_rst => s_Q[30].ACLR
i_rst => s_Q[31].ACLR
i_we => s_Q[0].ENA
i_we => s_Q[31].ENA
i_we => s_Q[30].ENA
i_we => s_Q[29].ENA
i_we => s_Q[28].ENA
i_we => s_Q[27].ENA
i_we => s_Q[26].ENA
i_we => s_Q[25].ENA
i_we => s_Q[24].ENA
i_we => s_Q[23].ENA
i_we => s_Q[22].ENA
i_we => s_Q[21].ENA
i_we => s_Q[20].ENA
i_we => s_Q[19].ENA
i_we => s_Q[18].ENA
i_we => s_Q[17].ENA
i_we => s_Q[16].ENA
i_we => s_Q[15].ENA
i_we => s_Q[14].ENA
i_we => s_Q[13].ENA
i_we => s_Q[12].ENA
i_we => s_Q[11].ENA
i_we => s_Q[10].ENA
i_we => s_Q[9].ENA
i_we => s_Q[8].ENA
i_we => s_Q[7].ENA
i_we => s_Q[6].ENA
i_we => s_Q[5].ENA
i_we => s_Q[4].ENA
i_we => s_Q[3].ENA
i_we => s_Q[2].ENA
i_we => s_Q[1].ENA
i_in[0] => s_Q[0].DATAIN
i_in[1] => s_Q[1].DATAIN
i_in[2] => s_Q[2].DATAIN
i_in[3] => s_Q[3].DATAIN
i_in[4] => s_Q[4].DATAIN
i_in[5] => s_Q[5].DATAIN
i_in[6] => s_Q[6].DATAIN
i_in[7] => s_Q[7].DATAIN
i_in[8] => s_Q[8].DATAIN
i_in[9] => s_Q[9].DATAIN
i_in[10] => s_Q[10].DATAIN
i_in[11] => s_Q[11].DATAIN
i_in[12] => s_Q[12].DATAIN
i_in[13] => s_Q[13].DATAIN
i_in[14] => s_Q[14].DATAIN
i_in[15] => s_Q[15].DATAIN
i_in[16] => s_Q[16].DATAIN
i_in[17] => s_Q[17].DATAIN
i_in[18] => s_Q[18].DATAIN
i_in[19] => s_Q[19].DATAIN
i_in[20] => s_Q[20].DATAIN
i_in[21] => s_Q[21].DATAIN
i_in[22] => s_Q[22].DATAIN
i_in[23] => s_Q[23].DATAIN
i_in[24] => s_Q[24].DATAIN
i_in[25] => s_Q[25].DATAIN
i_in[26] => s_Q[26].DATAIN
i_in[27] => s_Q[27].DATAIN
i_in[28] => s_Q[28].DATAIN
i_in[29] => s_Q[29].DATAIN
i_in[30] => s_Q[30].DATAIN
i_in[31] => s_Q[31].DATAIN
o_out[0] <= s_Q[0].DB_MAX_OUTPUT_PORT_TYPE
o_out[1] <= s_Q[1].DB_MAX_OUTPUT_PORT_TYPE
o_out[2] <= s_Q[2].DB_MAX_OUTPUT_PORT_TYPE
o_out[3] <= s_Q[3].DB_MAX_OUTPUT_PORT_TYPE
o_out[4] <= s_Q[4].DB_MAX_OUTPUT_PORT_TYPE
o_out[5] <= s_Q[5].DB_MAX_OUTPUT_PORT_TYPE
o_out[6] <= s_Q[6].DB_MAX_OUTPUT_PORT_TYPE
o_out[7] <= s_Q[7].DB_MAX_OUTPUT_PORT_TYPE
o_out[8] <= s_Q[8].DB_MAX_OUTPUT_PORT_TYPE
o_out[9] <= s_Q[9].DB_MAX_OUTPUT_PORT_TYPE
o_out[10] <= s_Q[10].DB_MAX_OUTPUT_PORT_TYPE
o_out[11] <= s_Q[11].DB_MAX_OUTPUT_PORT_TYPE
o_out[12] <= s_Q[12].DB_MAX_OUTPUT_PORT_TYPE
o_out[13] <= s_Q[13].DB_MAX_OUTPUT_PORT_TYPE
o_out[14] <= s_Q[14].DB_MAX_OUTPUT_PORT_TYPE
o_out[15] <= s_Q[15].DB_MAX_OUTPUT_PORT_TYPE
o_out[16] <= s_Q[16].DB_MAX_OUTPUT_PORT_TYPE
o_out[17] <= s_Q[17].DB_MAX_OUTPUT_PORT_TYPE
o_out[18] <= s_Q[18].DB_MAX_OUTPUT_PORT_TYPE
o_out[19] <= s_Q[19].DB_MAX_OUTPUT_PORT_TYPE
o_out[20] <= s_Q[20].DB_MAX_OUTPUT_PORT_TYPE
o_out[21] <= s_Q[21].DB_MAX_OUTPUT_PORT_TYPE
o_out[22] <= s_Q[22].DB_MAX_OUTPUT_PORT_TYPE
o_out[23] <= s_Q[23].DB_MAX_OUTPUT_PORT_TYPE
o_out[24] <= s_Q[24].DB_MAX_OUTPUT_PORT_TYPE
o_out[25] <= s_Q[25].DB_MAX_OUTPUT_PORT_TYPE
o_out[26] <= s_Q[26].DB_MAX_OUTPUT_PORT_TYPE
o_out[27] <= s_Q[27].DB_MAX_OUTPUT_PORT_TYPE
o_out[28] <= s_Q[28].DB_MAX_OUTPUT_PORT_TYPE
o_out[29] <= s_Q[29].DB_MAX_OUTPUT_PORT_TYPE
o_out[30] <= s_Q[30].DB_MAX_OUTPUT_PORT_TYPE
o_out[31] <= s_Q[31].DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|register_file:reg_file|n_bit_register:\regs:28:reg_i
i_clk => s_Q[0].CLK
i_clk => s_Q[1].CLK
i_clk => s_Q[2].CLK
i_clk => s_Q[3].CLK
i_clk => s_Q[4].CLK
i_clk => s_Q[5].CLK
i_clk => s_Q[6].CLK
i_clk => s_Q[7].CLK
i_clk => s_Q[8].CLK
i_clk => s_Q[9].CLK
i_clk => s_Q[10].CLK
i_clk => s_Q[11].CLK
i_clk => s_Q[12].CLK
i_clk => s_Q[13].CLK
i_clk => s_Q[14].CLK
i_clk => s_Q[15].CLK
i_clk => s_Q[16].CLK
i_clk => s_Q[17].CLK
i_clk => s_Q[18].CLK
i_clk => s_Q[19].CLK
i_clk => s_Q[20].CLK
i_clk => s_Q[21].CLK
i_clk => s_Q[22].CLK
i_clk => s_Q[23].CLK
i_clk => s_Q[24].CLK
i_clk => s_Q[25].CLK
i_clk => s_Q[26].CLK
i_clk => s_Q[27].CLK
i_clk => s_Q[28].CLK
i_clk => s_Q[29].CLK
i_clk => s_Q[30].CLK
i_clk => s_Q[31].CLK
i_rst => s_Q[0].ACLR
i_rst => s_Q[1].ACLR
i_rst => s_Q[2].ACLR
i_rst => s_Q[3].ACLR
i_rst => s_Q[4].ACLR
i_rst => s_Q[5].ACLR
i_rst => s_Q[6].ACLR
i_rst => s_Q[7].ACLR
i_rst => s_Q[8].ACLR
i_rst => s_Q[9].ACLR
i_rst => s_Q[10].ACLR
i_rst => s_Q[11].ACLR
i_rst => s_Q[12].ACLR
i_rst => s_Q[13].ACLR
i_rst => s_Q[14].ACLR
i_rst => s_Q[15].ACLR
i_rst => s_Q[16].ACLR
i_rst => s_Q[17].ACLR
i_rst => s_Q[18].ACLR
i_rst => s_Q[19].ACLR
i_rst => s_Q[20].ACLR
i_rst => s_Q[21].ACLR
i_rst => s_Q[22].ACLR
i_rst => s_Q[23].ACLR
i_rst => s_Q[24].ACLR
i_rst => s_Q[25].ACLR
i_rst => s_Q[26].ACLR
i_rst => s_Q[27].ACLR
i_rst => s_Q[28].ACLR
i_rst => s_Q[29].ACLR
i_rst => s_Q[30].ACLR
i_rst => s_Q[31].ACLR
i_we => s_Q[0].ENA
i_we => s_Q[31].ENA
i_we => s_Q[30].ENA
i_we => s_Q[29].ENA
i_we => s_Q[28].ENA
i_we => s_Q[27].ENA
i_we => s_Q[26].ENA
i_we => s_Q[25].ENA
i_we => s_Q[24].ENA
i_we => s_Q[23].ENA
i_we => s_Q[22].ENA
i_we => s_Q[21].ENA
i_we => s_Q[20].ENA
i_we => s_Q[19].ENA
i_we => s_Q[18].ENA
i_we => s_Q[17].ENA
i_we => s_Q[16].ENA
i_we => s_Q[15].ENA
i_we => s_Q[14].ENA
i_we => s_Q[13].ENA
i_we => s_Q[12].ENA
i_we => s_Q[11].ENA
i_we => s_Q[10].ENA
i_we => s_Q[9].ENA
i_we => s_Q[8].ENA
i_we => s_Q[7].ENA
i_we => s_Q[6].ENA
i_we => s_Q[5].ENA
i_we => s_Q[4].ENA
i_we => s_Q[3].ENA
i_we => s_Q[2].ENA
i_we => s_Q[1].ENA
i_in[0] => s_Q[0].DATAIN
i_in[1] => s_Q[1].DATAIN
i_in[2] => s_Q[2].DATAIN
i_in[3] => s_Q[3].DATAIN
i_in[4] => s_Q[4].DATAIN
i_in[5] => s_Q[5].DATAIN
i_in[6] => s_Q[6].DATAIN
i_in[7] => s_Q[7].DATAIN
i_in[8] => s_Q[8].DATAIN
i_in[9] => s_Q[9].DATAIN
i_in[10] => s_Q[10].DATAIN
i_in[11] => s_Q[11].DATAIN
i_in[12] => s_Q[12].DATAIN
i_in[13] => s_Q[13].DATAIN
i_in[14] => s_Q[14].DATAIN
i_in[15] => s_Q[15].DATAIN
i_in[16] => s_Q[16].DATAIN
i_in[17] => s_Q[17].DATAIN
i_in[18] => s_Q[18].DATAIN
i_in[19] => s_Q[19].DATAIN
i_in[20] => s_Q[20].DATAIN
i_in[21] => s_Q[21].DATAIN
i_in[22] => s_Q[22].DATAIN
i_in[23] => s_Q[23].DATAIN
i_in[24] => s_Q[24].DATAIN
i_in[25] => s_Q[25].DATAIN
i_in[26] => s_Q[26].DATAIN
i_in[27] => s_Q[27].DATAIN
i_in[28] => s_Q[28].DATAIN
i_in[29] => s_Q[29].DATAIN
i_in[30] => s_Q[30].DATAIN
i_in[31] => s_Q[31].DATAIN
o_out[0] <= s_Q[0].DB_MAX_OUTPUT_PORT_TYPE
o_out[1] <= s_Q[1].DB_MAX_OUTPUT_PORT_TYPE
o_out[2] <= s_Q[2].DB_MAX_OUTPUT_PORT_TYPE
o_out[3] <= s_Q[3].DB_MAX_OUTPUT_PORT_TYPE
o_out[4] <= s_Q[4].DB_MAX_OUTPUT_PORT_TYPE
o_out[5] <= s_Q[5].DB_MAX_OUTPUT_PORT_TYPE
o_out[6] <= s_Q[6].DB_MAX_OUTPUT_PORT_TYPE
o_out[7] <= s_Q[7].DB_MAX_OUTPUT_PORT_TYPE
o_out[8] <= s_Q[8].DB_MAX_OUTPUT_PORT_TYPE
o_out[9] <= s_Q[9].DB_MAX_OUTPUT_PORT_TYPE
o_out[10] <= s_Q[10].DB_MAX_OUTPUT_PORT_TYPE
o_out[11] <= s_Q[11].DB_MAX_OUTPUT_PORT_TYPE
o_out[12] <= s_Q[12].DB_MAX_OUTPUT_PORT_TYPE
o_out[13] <= s_Q[13].DB_MAX_OUTPUT_PORT_TYPE
o_out[14] <= s_Q[14].DB_MAX_OUTPUT_PORT_TYPE
o_out[15] <= s_Q[15].DB_MAX_OUTPUT_PORT_TYPE
o_out[16] <= s_Q[16].DB_MAX_OUTPUT_PORT_TYPE
o_out[17] <= s_Q[17].DB_MAX_OUTPUT_PORT_TYPE
o_out[18] <= s_Q[18].DB_MAX_OUTPUT_PORT_TYPE
o_out[19] <= s_Q[19].DB_MAX_OUTPUT_PORT_TYPE
o_out[20] <= s_Q[20].DB_MAX_OUTPUT_PORT_TYPE
o_out[21] <= s_Q[21].DB_MAX_OUTPUT_PORT_TYPE
o_out[22] <= s_Q[22].DB_MAX_OUTPUT_PORT_TYPE
o_out[23] <= s_Q[23].DB_MAX_OUTPUT_PORT_TYPE
o_out[24] <= s_Q[24].DB_MAX_OUTPUT_PORT_TYPE
o_out[25] <= s_Q[25].DB_MAX_OUTPUT_PORT_TYPE
o_out[26] <= s_Q[26].DB_MAX_OUTPUT_PORT_TYPE
o_out[27] <= s_Q[27].DB_MAX_OUTPUT_PORT_TYPE
o_out[28] <= s_Q[28].DB_MAX_OUTPUT_PORT_TYPE
o_out[29] <= s_Q[29].DB_MAX_OUTPUT_PORT_TYPE
o_out[30] <= s_Q[30].DB_MAX_OUTPUT_PORT_TYPE
o_out[31] <= s_Q[31].DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|register_file:reg_file|n_bit_register:\regs:29:reg_i
i_clk => s_Q[0].CLK
i_clk => s_Q[1].CLK
i_clk => s_Q[2].CLK
i_clk => s_Q[3].CLK
i_clk => s_Q[4].CLK
i_clk => s_Q[5].CLK
i_clk => s_Q[6].CLK
i_clk => s_Q[7].CLK
i_clk => s_Q[8].CLK
i_clk => s_Q[9].CLK
i_clk => s_Q[10].CLK
i_clk => s_Q[11].CLK
i_clk => s_Q[12].CLK
i_clk => s_Q[13].CLK
i_clk => s_Q[14].CLK
i_clk => s_Q[15].CLK
i_clk => s_Q[16].CLK
i_clk => s_Q[17].CLK
i_clk => s_Q[18].CLK
i_clk => s_Q[19].CLK
i_clk => s_Q[20].CLK
i_clk => s_Q[21].CLK
i_clk => s_Q[22].CLK
i_clk => s_Q[23].CLK
i_clk => s_Q[24].CLK
i_clk => s_Q[25].CLK
i_clk => s_Q[26].CLK
i_clk => s_Q[27].CLK
i_clk => s_Q[28].CLK
i_clk => s_Q[29].CLK
i_clk => s_Q[30].CLK
i_clk => s_Q[31].CLK
i_rst => s_Q[0].ACLR
i_rst => s_Q[1].ACLR
i_rst => s_Q[2].ACLR
i_rst => s_Q[3].ACLR
i_rst => s_Q[4].ACLR
i_rst => s_Q[5].ACLR
i_rst => s_Q[6].ACLR
i_rst => s_Q[7].ACLR
i_rst => s_Q[8].ACLR
i_rst => s_Q[9].ACLR
i_rst => s_Q[10].ACLR
i_rst => s_Q[11].ACLR
i_rst => s_Q[12].ACLR
i_rst => s_Q[13].ACLR
i_rst => s_Q[14].ACLR
i_rst => s_Q[15].ACLR
i_rst => s_Q[16].ACLR
i_rst => s_Q[17].ACLR
i_rst => s_Q[18].ACLR
i_rst => s_Q[19].ACLR
i_rst => s_Q[20].ACLR
i_rst => s_Q[21].ACLR
i_rst => s_Q[22].ACLR
i_rst => s_Q[23].ACLR
i_rst => s_Q[24].ACLR
i_rst => s_Q[25].ACLR
i_rst => s_Q[26].ACLR
i_rst => s_Q[27].ACLR
i_rst => s_Q[28].ACLR
i_rst => s_Q[29].ACLR
i_rst => s_Q[30].ACLR
i_rst => s_Q[31].ACLR
i_we => s_Q[0].ENA
i_we => s_Q[31].ENA
i_we => s_Q[30].ENA
i_we => s_Q[29].ENA
i_we => s_Q[28].ENA
i_we => s_Q[27].ENA
i_we => s_Q[26].ENA
i_we => s_Q[25].ENA
i_we => s_Q[24].ENA
i_we => s_Q[23].ENA
i_we => s_Q[22].ENA
i_we => s_Q[21].ENA
i_we => s_Q[20].ENA
i_we => s_Q[19].ENA
i_we => s_Q[18].ENA
i_we => s_Q[17].ENA
i_we => s_Q[16].ENA
i_we => s_Q[15].ENA
i_we => s_Q[14].ENA
i_we => s_Q[13].ENA
i_we => s_Q[12].ENA
i_we => s_Q[11].ENA
i_we => s_Q[10].ENA
i_we => s_Q[9].ENA
i_we => s_Q[8].ENA
i_we => s_Q[7].ENA
i_we => s_Q[6].ENA
i_we => s_Q[5].ENA
i_we => s_Q[4].ENA
i_we => s_Q[3].ENA
i_we => s_Q[2].ENA
i_we => s_Q[1].ENA
i_in[0] => s_Q[0].DATAIN
i_in[1] => s_Q[1].DATAIN
i_in[2] => s_Q[2].DATAIN
i_in[3] => s_Q[3].DATAIN
i_in[4] => s_Q[4].DATAIN
i_in[5] => s_Q[5].DATAIN
i_in[6] => s_Q[6].DATAIN
i_in[7] => s_Q[7].DATAIN
i_in[8] => s_Q[8].DATAIN
i_in[9] => s_Q[9].DATAIN
i_in[10] => s_Q[10].DATAIN
i_in[11] => s_Q[11].DATAIN
i_in[12] => s_Q[12].DATAIN
i_in[13] => s_Q[13].DATAIN
i_in[14] => s_Q[14].DATAIN
i_in[15] => s_Q[15].DATAIN
i_in[16] => s_Q[16].DATAIN
i_in[17] => s_Q[17].DATAIN
i_in[18] => s_Q[18].DATAIN
i_in[19] => s_Q[19].DATAIN
i_in[20] => s_Q[20].DATAIN
i_in[21] => s_Q[21].DATAIN
i_in[22] => s_Q[22].DATAIN
i_in[23] => s_Q[23].DATAIN
i_in[24] => s_Q[24].DATAIN
i_in[25] => s_Q[25].DATAIN
i_in[26] => s_Q[26].DATAIN
i_in[27] => s_Q[27].DATAIN
i_in[28] => s_Q[28].DATAIN
i_in[29] => s_Q[29].DATAIN
i_in[30] => s_Q[30].DATAIN
i_in[31] => s_Q[31].DATAIN
o_out[0] <= s_Q[0].DB_MAX_OUTPUT_PORT_TYPE
o_out[1] <= s_Q[1].DB_MAX_OUTPUT_PORT_TYPE
o_out[2] <= s_Q[2].DB_MAX_OUTPUT_PORT_TYPE
o_out[3] <= s_Q[3].DB_MAX_OUTPUT_PORT_TYPE
o_out[4] <= s_Q[4].DB_MAX_OUTPUT_PORT_TYPE
o_out[5] <= s_Q[5].DB_MAX_OUTPUT_PORT_TYPE
o_out[6] <= s_Q[6].DB_MAX_OUTPUT_PORT_TYPE
o_out[7] <= s_Q[7].DB_MAX_OUTPUT_PORT_TYPE
o_out[8] <= s_Q[8].DB_MAX_OUTPUT_PORT_TYPE
o_out[9] <= s_Q[9].DB_MAX_OUTPUT_PORT_TYPE
o_out[10] <= s_Q[10].DB_MAX_OUTPUT_PORT_TYPE
o_out[11] <= s_Q[11].DB_MAX_OUTPUT_PORT_TYPE
o_out[12] <= s_Q[12].DB_MAX_OUTPUT_PORT_TYPE
o_out[13] <= s_Q[13].DB_MAX_OUTPUT_PORT_TYPE
o_out[14] <= s_Q[14].DB_MAX_OUTPUT_PORT_TYPE
o_out[15] <= s_Q[15].DB_MAX_OUTPUT_PORT_TYPE
o_out[16] <= s_Q[16].DB_MAX_OUTPUT_PORT_TYPE
o_out[17] <= s_Q[17].DB_MAX_OUTPUT_PORT_TYPE
o_out[18] <= s_Q[18].DB_MAX_OUTPUT_PORT_TYPE
o_out[19] <= s_Q[19].DB_MAX_OUTPUT_PORT_TYPE
o_out[20] <= s_Q[20].DB_MAX_OUTPUT_PORT_TYPE
o_out[21] <= s_Q[21].DB_MAX_OUTPUT_PORT_TYPE
o_out[22] <= s_Q[22].DB_MAX_OUTPUT_PORT_TYPE
o_out[23] <= s_Q[23].DB_MAX_OUTPUT_PORT_TYPE
o_out[24] <= s_Q[24].DB_MAX_OUTPUT_PORT_TYPE
o_out[25] <= s_Q[25].DB_MAX_OUTPUT_PORT_TYPE
o_out[26] <= s_Q[26].DB_MAX_OUTPUT_PORT_TYPE
o_out[27] <= s_Q[27].DB_MAX_OUTPUT_PORT_TYPE
o_out[28] <= s_Q[28].DB_MAX_OUTPUT_PORT_TYPE
o_out[29] <= s_Q[29].DB_MAX_OUTPUT_PORT_TYPE
o_out[30] <= s_Q[30].DB_MAX_OUTPUT_PORT_TYPE
o_out[31] <= s_Q[31].DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|register_file:reg_file|n_bit_register:\regs:30:reg_i
i_clk => s_Q[0].CLK
i_clk => s_Q[1].CLK
i_clk => s_Q[2].CLK
i_clk => s_Q[3].CLK
i_clk => s_Q[4].CLK
i_clk => s_Q[5].CLK
i_clk => s_Q[6].CLK
i_clk => s_Q[7].CLK
i_clk => s_Q[8].CLK
i_clk => s_Q[9].CLK
i_clk => s_Q[10].CLK
i_clk => s_Q[11].CLK
i_clk => s_Q[12].CLK
i_clk => s_Q[13].CLK
i_clk => s_Q[14].CLK
i_clk => s_Q[15].CLK
i_clk => s_Q[16].CLK
i_clk => s_Q[17].CLK
i_clk => s_Q[18].CLK
i_clk => s_Q[19].CLK
i_clk => s_Q[20].CLK
i_clk => s_Q[21].CLK
i_clk => s_Q[22].CLK
i_clk => s_Q[23].CLK
i_clk => s_Q[24].CLK
i_clk => s_Q[25].CLK
i_clk => s_Q[26].CLK
i_clk => s_Q[27].CLK
i_clk => s_Q[28].CLK
i_clk => s_Q[29].CLK
i_clk => s_Q[30].CLK
i_clk => s_Q[31].CLK
i_rst => s_Q[0].ACLR
i_rst => s_Q[1].ACLR
i_rst => s_Q[2].ACLR
i_rst => s_Q[3].ACLR
i_rst => s_Q[4].ACLR
i_rst => s_Q[5].ACLR
i_rst => s_Q[6].ACLR
i_rst => s_Q[7].ACLR
i_rst => s_Q[8].ACLR
i_rst => s_Q[9].ACLR
i_rst => s_Q[10].ACLR
i_rst => s_Q[11].ACLR
i_rst => s_Q[12].ACLR
i_rst => s_Q[13].ACLR
i_rst => s_Q[14].ACLR
i_rst => s_Q[15].ACLR
i_rst => s_Q[16].ACLR
i_rst => s_Q[17].ACLR
i_rst => s_Q[18].ACLR
i_rst => s_Q[19].ACLR
i_rst => s_Q[20].ACLR
i_rst => s_Q[21].ACLR
i_rst => s_Q[22].ACLR
i_rst => s_Q[23].ACLR
i_rst => s_Q[24].ACLR
i_rst => s_Q[25].ACLR
i_rst => s_Q[26].ACLR
i_rst => s_Q[27].ACLR
i_rst => s_Q[28].ACLR
i_rst => s_Q[29].ACLR
i_rst => s_Q[30].ACLR
i_rst => s_Q[31].ACLR
i_we => s_Q[0].ENA
i_we => s_Q[31].ENA
i_we => s_Q[30].ENA
i_we => s_Q[29].ENA
i_we => s_Q[28].ENA
i_we => s_Q[27].ENA
i_we => s_Q[26].ENA
i_we => s_Q[25].ENA
i_we => s_Q[24].ENA
i_we => s_Q[23].ENA
i_we => s_Q[22].ENA
i_we => s_Q[21].ENA
i_we => s_Q[20].ENA
i_we => s_Q[19].ENA
i_we => s_Q[18].ENA
i_we => s_Q[17].ENA
i_we => s_Q[16].ENA
i_we => s_Q[15].ENA
i_we => s_Q[14].ENA
i_we => s_Q[13].ENA
i_we => s_Q[12].ENA
i_we => s_Q[11].ENA
i_we => s_Q[10].ENA
i_we => s_Q[9].ENA
i_we => s_Q[8].ENA
i_we => s_Q[7].ENA
i_we => s_Q[6].ENA
i_we => s_Q[5].ENA
i_we => s_Q[4].ENA
i_we => s_Q[3].ENA
i_we => s_Q[2].ENA
i_we => s_Q[1].ENA
i_in[0] => s_Q[0].DATAIN
i_in[1] => s_Q[1].DATAIN
i_in[2] => s_Q[2].DATAIN
i_in[3] => s_Q[3].DATAIN
i_in[4] => s_Q[4].DATAIN
i_in[5] => s_Q[5].DATAIN
i_in[6] => s_Q[6].DATAIN
i_in[7] => s_Q[7].DATAIN
i_in[8] => s_Q[8].DATAIN
i_in[9] => s_Q[9].DATAIN
i_in[10] => s_Q[10].DATAIN
i_in[11] => s_Q[11].DATAIN
i_in[12] => s_Q[12].DATAIN
i_in[13] => s_Q[13].DATAIN
i_in[14] => s_Q[14].DATAIN
i_in[15] => s_Q[15].DATAIN
i_in[16] => s_Q[16].DATAIN
i_in[17] => s_Q[17].DATAIN
i_in[18] => s_Q[18].DATAIN
i_in[19] => s_Q[19].DATAIN
i_in[20] => s_Q[20].DATAIN
i_in[21] => s_Q[21].DATAIN
i_in[22] => s_Q[22].DATAIN
i_in[23] => s_Q[23].DATAIN
i_in[24] => s_Q[24].DATAIN
i_in[25] => s_Q[25].DATAIN
i_in[26] => s_Q[26].DATAIN
i_in[27] => s_Q[27].DATAIN
i_in[28] => s_Q[28].DATAIN
i_in[29] => s_Q[29].DATAIN
i_in[30] => s_Q[30].DATAIN
i_in[31] => s_Q[31].DATAIN
o_out[0] <= s_Q[0].DB_MAX_OUTPUT_PORT_TYPE
o_out[1] <= s_Q[1].DB_MAX_OUTPUT_PORT_TYPE
o_out[2] <= s_Q[2].DB_MAX_OUTPUT_PORT_TYPE
o_out[3] <= s_Q[3].DB_MAX_OUTPUT_PORT_TYPE
o_out[4] <= s_Q[4].DB_MAX_OUTPUT_PORT_TYPE
o_out[5] <= s_Q[5].DB_MAX_OUTPUT_PORT_TYPE
o_out[6] <= s_Q[6].DB_MAX_OUTPUT_PORT_TYPE
o_out[7] <= s_Q[7].DB_MAX_OUTPUT_PORT_TYPE
o_out[8] <= s_Q[8].DB_MAX_OUTPUT_PORT_TYPE
o_out[9] <= s_Q[9].DB_MAX_OUTPUT_PORT_TYPE
o_out[10] <= s_Q[10].DB_MAX_OUTPUT_PORT_TYPE
o_out[11] <= s_Q[11].DB_MAX_OUTPUT_PORT_TYPE
o_out[12] <= s_Q[12].DB_MAX_OUTPUT_PORT_TYPE
o_out[13] <= s_Q[13].DB_MAX_OUTPUT_PORT_TYPE
o_out[14] <= s_Q[14].DB_MAX_OUTPUT_PORT_TYPE
o_out[15] <= s_Q[15].DB_MAX_OUTPUT_PORT_TYPE
o_out[16] <= s_Q[16].DB_MAX_OUTPUT_PORT_TYPE
o_out[17] <= s_Q[17].DB_MAX_OUTPUT_PORT_TYPE
o_out[18] <= s_Q[18].DB_MAX_OUTPUT_PORT_TYPE
o_out[19] <= s_Q[19].DB_MAX_OUTPUT_PORT_TYPE
o_out[20] <= s_Q[20].DB_MAX_OUTPUT_PORT_TYPE
o_out[21] <= s_Q[21].DB_MAX_OUTPUT_PORT_TYPE
o_out[22] <= s_Q[22].DB_MAX_OUTPUT_PORT_TYPE
o_out[23] <= s_Q[23].DB_MAX_OUTPUT_PORT_TYPE
o_out[24] <= s_Q[24].DB_MAX_OUTPUT_PORT_TYPE
o_out[25] <= s_Q[25].DB_MAX_OUTPUT_PORT_TYPE
o_out[26] <= s_Q[26].DB_MAX_OUTPUT_PORT_TYPE
o_out[27] <= s_Q[27].DB_MAX_OUTPUT_PORT_TYPE
o_out[28] <= s_Q[28].DB_MAX_OUTPUT_PORT_TYPE
o_out[29] <= s_Q[29].DB_MAX_OUTPUT_PORT_TYPE
o_out[30] <= s_Q[30].DB_MAX_OUTPUT_PORT_TYPE
o_out[31] <= s_Q[31].DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|register_file:reg_file|n_bit_register:\regs:31:reg_i
i_clk => s_Q[0].CLK
i_clk => s_Q[1].CLK
i_clk => s_Q[2].CLK
i_clk => s_Q[3].CLK
i_clk => s_Q[4].CLK
i_clk => s_Q[5].CLK
i_clk => s_Q[6].CLK
i_clk => s_Q[7].CLK
i_clk => s_Q[8].CLK
i_clk => s_Q[9].CLK
i_clk => s_Q[10].CLK
i_clk => s_Q[11].CLK
i_clk => s_Q[12].CLK
i_clk => s_Q[13].CLK
i_clk => s_Q[14].CLK
i_clk => s_Q[15].CLK
i_clk => s_Q[16].CLK
i_clk => s_Q[17].CLK
i_clk => s_Q[18].CLK
i_clk => s_Q[19].CLK
i_clk => s_Q[20].CLK
i_clk => s_Q[21].CLK
i_clk => s_Q[22].CLK
i_clk => s_Q[23].CLK
i_clk => s_Q[24].CLK
i_clk => s_Q[25].CLK
i_clk => s_Q[26].CLK
i_clk => s_Q[27].CLK
i_clk => s_Q[28].CLK
i_clk => s_Q[29].CLK
i_clk => s_Q[30].CLK
i_clk => s_Q[31].CLK
i_rst => s_Q[0].ACLR
i_rst => s_Q[1].ACLR
i_rst => s_Q[2].ACLR
i_rst => s_Q[3].ACLR
i_rst => s_Q[4].ACLR
i_rst => s_Q[5].ACLR
i_rst => s_Q[6].ACLR
i_rst => s_Q[7].ACLR
i_rst => s_Q[8].ACLR
i_rst => s_Q[9].ACLR
i_rst => s_Q[10].ACLR
i_rst => s_Q[11].ACLR
i_rst => s_Q[12].ACLR
i_rst => s_Q[13].ACLR
i_rst => s_Q[14].ACLR
i_rst => s_Q[15].ACLR
i_rst => s_Q[16].ACLR
i_rst => s_Q[17].ACLR
i_rst => s_Q[18].ACLR
i_rst => s_Q[19].ACLR
i_rst => s_Q[20].ACLR
i_rst => s_Q[21].ACLR
i_rst => s_Q[22].ACLR
i_rst => s_Q[23].ACLR
i_rst => s_Q[24].ACLR
i_rst => s_Q[25].ACLR
i_rst => s_Q[26].ACLR
i_rst => s_Q[27].ACLR
i_rst => s_Q[28].ACLR
i_rst => s_Q[29].ACLR
i_rst => s_Q[30].ACLR
i_rst => s_Q[31].ACLR
i_we => s_Q[0].ENA
i_we => s_Q[31].ENA
i_we => s_Q[30].ENA
i_we => s_Q[29].ENA
i_we => s_Q[28].ENA
i_we => s_Q[27].ENA
i_we => s_Q[26].ENA
i_we => s_Q[25].ENA
i_we => s_Q[24].ENA
i_we => s_Q[23].ENA
i_we => s_Q[22].ENA
i_we => s_Q[21].ENA
i_we => s_Q[20].ENA
i_we => s_Q[19].ENA
i_we => s_Q[18].ENA
i_we => s_Q[17].ENA
i_we => s_Q[16].ENA
i_we => s_Q[15].ENA
i_we => s_Q[14].ENA
i_we => s_Q[13].ENA
i_we => s_Q[12].ENA
i_we => s_Q[11].ENA
i_we => s_Q[10].ENA
i_we => s_Q[9].ENA
i_we => s_Q[8].ENA
i_we => s_Q[7].ENA
i_we => s_Q[6].ENA
i_we => s_Q[5].ENA
i_we => s_Q[4].ENA
i_we => s_Q[3].ENA
i_we => s_Q[2].ENA
i_we => s_Q[1].ENA
i_in[0] => s_Q[0].DATAIN
i_in[1] => s_Q[1].DATAIN
i_in[2] => s_Q[2].DATAIN
i_in[3] => s_Q[3].DATAIN
i_in[4] => s_Q[4].DATAIN
i_in[5] => s_Q[5].DATAIN
i_in[6] => s_Q[6].DATAIN
i_in[7] => s_Q[7].DATAIN
i_in[8] => s_Q[8].DATAIN
i_in[9] => s_Q[9].DATAIN
i_in[10] => s_Q[10].DATAIN
i_in[11] => s_Q[11].DATAIN
i_in[12] => s_Q[12].DATAIN
i_in[13] => s_Q[13].DATAIN
i_in[14] => s_Q[14].DATAIN
i_in[15] => s_Q[15].DATAIN
i_in[16] => s_Q[16].DATAIN
i_in[17] => s_Q[17].DATAIN
i_in[18] => s_Q[18].DATAIN
i_in[19] => s_Q[19].DATAIN
i_in[20] => s_Q[20].DATAIN
i_in[21] => s_Q[21].DATAIN
i_in[22] => s_Q[22].DATAIN
i_in[23] => s_Q[23].DATAIN
i_in[24] => s_Q[24].DATAIN
i_in[25] => s_Q[25].DATAIN
i_in[26] => s_Q[26].DATAIN
i_in[27] => s_Q[27].DATAIN
i_in[28] => s_Q[28].DATAIN
i_in[29] => s_Q[29].DATAIN
i_in[30] => s_Q[30].DATAIN
i_in[31] => s_Q[31].DATAIN
o_out[0] <= s_Q[0].DB_MAX_OUTPUT_PORT_TYPE
o_out[1] <= s_Q[1].DB_MAX_OUTPUT_PORT_TYPE
o_out[2] <= s_Q[2].DB_MAX_OUTPUT_PORT_TYPE
o_out[3] <= s_Q[3].DB_MAX_OUTPUT_PORT_TYPE
o_out[4] <= s_Q[4].DB_MAX_OUTPUT_PORT_TYPE
o_out[5] <= s_Q[5].DB_MAX_OUTPUT_PORT_TYPE
o_out[6] <= s_Q[6].DB_MAX_OUTPUT_PORT_TYPE
o_out[7] <= s_Q[7].DB_MAX_OUTPUT_PORT_TYPE
o_out[8] <= s_Q[8].DB_MAX_OUTPUT_PORT_TYPE
o_out[9] <= s_Q[9].DB_MAX_OUTPUT_PORT_TYPE
o_out[10] <= s_Q[10].DB_MAX_OUTPUT_PORT_TYPE
o_out[11] <= s_Q[11].DB_MAX_OUTPUT_PORT_TYPE
o_out[12] <= s_Q[12].DB_MAX_OUTPUT_PORT_TYPE
o_out[13] <= s_Q[13].DB_MAX_OUTPUT_PORT_TYPE
o_out[14] <= s_Q[14].DB_MAX_OUTPUT_PORT_TYPE
o_out[15] <= s_Q[15].DB_MAX_OUTPUT_PORT_TYPE
o_out[16] <= s_Q[16].DB_MAX_OUTPUT_PORT_TYPE
o_out[17] <= s_Q[17].DB_MAX_OUTPUT_PORT_TYPE
o_out[18] <= s_Q[18].DB_MAX_OUTPUT_PORT_TYPE
o_out[19] <= s_Q[19].DB_MAX_OUTPUT_PORT_TYPE
o_out[20] <= s_Q[20].DB_MAX_OUTPUT_PORT_TYPE
o_out[21] <= s_Q[21].DB_MAX_OUTPUT_PORT_TYPE
o_out[22] <= s_Q[22].DB_MAX_OUTPUT_PORT_TYPE
o_out[23] <= s_Q[23].DB_MAX_OUTPUT_PORT_TYPE
o_out[24] <= s_Q[24].DB_MAX_OUTPUT_PORT_TYPE
o_out[25] <= s_Q[25].DB_MAX_OUTPUT_PORT_TYPE
o_out[26] <= s_Q[26].DB_MAX_OUTPUT_PORT_TYPE
o_out[27] <= s_Q[27].DB_MAX_OUTPUT_PORT_TYPE
o_out[28] <= s_Q[28].DB_MAX_OUTPUT_PORT_TYPE
o_out[29] <= s_Q[29].DB_MAX_OUTPUT_PORT_TYPE
o_out[30] <= s_Q[30].DB_MAX_OUTPUT_PORT_TYPE
o_out[31] <= s_Q[31].DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|register_file:reg_file|decoder_5_to_32:decoder
i_S[0] => Mux0.IN36
i_S[0] => Mux1.IN36
i_S[0] => Mux2.IN36
i_S[0] => Mux3.IN36
i_S[0] => Mux4.IN36
i_S[0] => Mux5.IN36
i_S[0] => Mux6.IN36
i_S[0] => Mux7.IN36
i_S[0] => Mux8.IN36
i_S[0] => Mux9.IN36
i_S[0] => Mux10.IN36
i_S[0] => Mux11.IN36
i_S[0] => Mux12.IN36
i_S[0] => Mux13.IN36
i_S[0] => Mux14.IN36
i_S[0] => Mux15.IN36
i_S[0] => Mux16.IN36
i_S[0] => Mux17.IN36
i_S[0] => Mux18.IN36
i_S[0] => Mux19.IN36
i_S[0] => Mux20.IN36
i_S[0] => Mux21.IN36
i_S[0] => Mux22.IN36
i_S[0] => Mux23.IN36
i_S[0] => Mux24.IN36
i_S[0] => Mux25.IN36
i_S[0] => Mux26.IN36
i_S[0] => Mux27.IN36
i_S[0] => Mux28.IN36
i_S[0] => Mux29.IN36
i_S[0] => Mux30.IN36
i_S[0] => Mux31.IN36
i_S[1] => Mux0.IN35
i_S[1] => Mux1.IN35
i_S[1] => Mux2.IN35
i_S[1] => Mux3.IN35
i_S[1] => Mux4.IN35
i_S[1] => Mux5.IN35
i_S[1] => Mux6.IN35
i_S[1] => Mux7.IN35
i_S[1] => Mux8.IN35
i_S[1] => Mux9.IN35
i_S[1] => Mux10.IN35
i_S[1] => Mux11.IN35
i_S[1] => Mux12.IN35
i_S[1] => Mux13.IN35
i_S[1] => Mux14.IN35
i_S[1] => Mux15.IN35
i_S[1] => Mux16.IN35
i_S[1] => Mux17.IN35
i_S[1] => Mux18.IN35
i_S[1] => Mux19.IN35
i_S[1] => Mux20.IN35
i_S[1] => Mux21.IN35
i_S[1] => Mux22.IN35
i_S[1] => Mux23.IN35
i_S[1] => Mux24.IN35
i_S[1] => Mux25.IN35
i_S[1] => Mux26.IN35
i_S[1] => Mux27.IN35
i_S[1] => Mux28.IN35
i_S[1] => Mux29.IN35
i_S[1] => Mux30.IN35
i_S[1] => Mux31.IN35
i_S[2] => Mux0.IN34
i_S[2] => Mux1.IN34
i_S[2] => Mux2.IN34
i_S[2] => Mux3.IN34
i_S[2] => Mux4.IN34
i_S[2] => Mux5.IN34
i_S[2] => Mux6.IN34
i_S[2] => Mux7.IN34
i_S[2] => Mux8.IN34
i_S[2] => Mux9.IN34
i_S[2] => Mux10.IN34
i_S[2] => Mux11.IN34
i_S[2] => Mux12.IN34
i_S[2] => Mux13.IN34
i_S[2] => Mux14.IN34
i_S[2] => Mux15.IN34
i_S[2] => Mux16.IN34
i_S[2] => Mux17.IN34
i_S[2] => Mux18.IN34
i_S[2] => Mux19.IN34
i_S[2] => Mux20.IN34
i_S[2] => Mux21.IN34
i_S[2] => Mux22.IN34
i_S[2] => Mux23.IN34
i_S[2] => Mux24.IN34
i_S[2] => Mux25.IN34
i_S[2] => Mux26.IN34
i_S[2] => Mux27.IN34
i_S[2] => Mux28.IN34
i_S[2] => Mux29.IN34
i_S[2] => Mux30.IN34
i_S[2] => Mux31.IN34
i_S[3] => Mux0.IN33
i_S[3] => Mux1.IN33
i_S[3] => Mux2.IN33
i_S[3] => Mux3.IN33
i_S[3] => Mux4.IN33
i_S[3] => Mux5.IN33
i_S[3] => Mux6.IN33
i_S[3] => Mux7.IN33
i_S[3] => Mux8.IN33
i_S[3] => Mux9.IN33
i_S[3] => Mux10.IN33
i_S[3] => Mux11.IN33
i_S[3] => Mux12.IN33
i_S[3] => Mux13.IN33
i_S[3] => Mux14.IN33
i_S[3] => Mux15.IN33
i_S[3] => Mux16.IN33
i_S[3] => Mux17.IN33
i_S[3] => Mux18.IN33
i_S[3] => Mux19.IN33
i_S[3] => Mux20.IN33
i_S[3] => Mux21.IN33
i_S[3] => Mux22.IN33
i_S[3] => Mux23.IN33
i_S[3] => Mux24.IN33
i_S[3] => Mux25.IN33
i_S[3] => Mux26.IN33
i_S[3] => Mux27.IN33
i_S[3] => Mux28.IN33
i_S[3] => Mux29.IN33
i_S[3] => Mux30.IN33
i_S[3] => Mux31.IN33
i_S[4] => Mux0.IN32
i_S[4] => Mux1.IN32
i_S[4] => Mux2.IN32
i_S[4] => Mux3.IN32
i_S[4] => Mux4.IN32
i_S[4] => Mux5.IN32
i_S[4] => Mux6.IN32
i_S[4] => Mux7.IN32
i_S[4] => Mux8.IN32
i_S[4] => Mux9.IN32
i_S[4] => Mux10.IN32
i_S[4] => Mux11.IN32
i_S[4] => Mux12.IN32
i_S[4] => Mux13.IN32
i_S[4] => Mux14.IN32
i_S[4] => Mux15.IN32
i_S[4] => Mux16.IN32
i_S[4] => Mux17.IN32
i_S[4] => Mux18.IN32
i_S[4] => Mux19.IN32
i_S[4] => Mux20.IN32
i_S[4] => Mux21.IN32
i_S[4] => Mux22.IN32
i_S[4] => Mux23.IN32
i_S[4] => Mux24.IN32
i_S[4] => Mux25.IN32
i_S[4] => Mux26.IN32
i_S[4] => Mux27.IN32
i_S[4] => Mux28.IN32
i_S[4] => Mux29.IN32
i_S[4] => Mux30.IN32
i_S[4] => Mux31.IN32
i_en => o_F.OUTPUTSELECT
i_en => o_F.OUTPUTSELECT
i_en => o_F.OUTPUTSELECT
i_en => o_F.OUTPUTSELECT
i_en => o_F.OUTPUTSELECT
i_en => o_F.OUTPUTSELECT
i_en => o_F.OUTPUTSELECT
i_en => o_F.OUTPUTSELECT
i_en => o_F.OUTPUTSELECT
i_en => o_F.OUTPUTSELECT
i_en => o_F.OUTPUTSELECT
i_en => o_F.OUTPUTSELECT
i_en => o_F.OUTPUTSELECT
i_en => o_F.OUTPUTSELECT
i_en => o_F.OUTPUTSELECT
i_en => o_F.OUTPUTSELECT
i_en => o_F.OUTPUTSELECT
i_en => o_F.OUTPUTSELECT
i_en => o_F.OUTPUTSELECT
i_en => o_F.OUTPUTSELECT
i_en => o_F.OUTPUTSELECT
i_en => o_F.OUTPUTSELECT
i_en => o_F.OUTPUTSELECT
i_en => o_F.OUTPUTSELECT
i_en => o_F.OUTPUTSELECT
i_en => o_F.OUTPUTSELECT
i_en => o_F.OUTPUTSELECT
i_en => o_F.OUTPUTSELECT
i_en => o_F.OUTPUTSELECT
i_en => o_F.OUTPUTSELECT
i_en => o_F.OUTPUTSELECT
i_en => o_F.OUTPUTSELECT
o_F[0] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[1] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[2] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[3] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[4] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[5] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[6] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[7] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[8] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[9] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[10] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[11] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[12] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[13] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[14] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[15] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[16] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[17] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[18] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[19] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[20] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[21] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[22] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[23] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[24] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[25] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[26] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[27] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[28] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[29] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[30] <= o_F.DB_MAX_OUTPUT_PORT_TYPE
o_F[31] <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|register_file:reg_file|mux_32_1:mux1
i_in[31][0] => Mux31.IN31
i_in[31][1] => Mux30.IN31
i_in[31][2] => Mux29.IN31
i_in[31][3] => Mux28.IN31
i_in[31][4] => Mux27.IN31
i_in[31][5] => Mux26.IN31
i_in[31][6] => Mux25.IN31
i_in[31][7] => Mux24.IN31
i_in[31][8] => Mux23.IN31
i_in[31][9] => Mux22.IN31
i_in[31][10] => Mux21.IN31
i_in[31][11] => Mux20.IN31
i_in[31][12] => Mux19.IN31
i_in[31][13] => Mux18.IN31
i_in[31][14] => Mux17.IN31
i_in[31][15] => Mux16.IN31
i_in[31][16] => Mux15.IN31
i_in[31][17] => Mux14.IN31
i_in[31][18] => Mux13.IN31
i_in[31][19] => Mux12.IN31
i_in[31][20] => Mux11.IN31
i_in[31][21] => Mux10.IN31
i_in[31][22] => Mux9.IN31
i_in[31][23] => Mux8.IN31
i_in[31][24] => Mux7.IN31
i_in[31][25] => Mux6.IN31
i_in[31][26] => Mux5.IN31
i_in[31][27] => Mux4.IN31
i_in[31][28] => Mux3.IN31
i_in[31][29] => Mux2.IN31
i_in[31][30] => Mux1.IN31
i_in[31][31] => Mux0.IN31
i_in[30][0] => Mux31.IN30
i_in[30][1] => Mux30.IN30
i_in[30][2] => Mux29.IN30
i_in[30][3] => Mux28.IN30
i_in[30][4] => Mux27.IN30
i_in[30][5] => Mux26.IN30
i_in[30][6] => Mux25.IN30
i_in[30][7] => Mux24.IN30
i_in[30][8] => Mux23.IN30
i_in[30][9] => Mux22.IN30
i_in[30][10] => Mux21.IN30
i_in[30][11] => Mux20.IN30
i_in[30][12] => Mux19.IN30
i_in[30][13] => Mux18.IN30
i_in[30][14] => Mux17.IN30
i_in[30][15] => Mux16.IN30
i_in[30][16] => Mux15.IN30
i_in[30][17] => Mux14.IN30
i_in[30][18] => Mux13.IN30
i_in[30][19] => Mux12.IN30
i_in[30][20] => Mux11.IN30
i_in[30][21] => Mux10.IN30
i_in[30][22] => Mux9.IN30
i_in[30][23] => Mux8.IN30
i_in[30][24] => Mux7.IN30
i_in[30][25] => Mux6.IN30
i_in[30][26] => Mux5.IN30
i_in[30][27] => Mux4.IN30
i_in[30][28] => Mux3.IN30
i_in[30][29] => Mux2.IN30
i_in[30][30] => Mux1.IN30
i_in[30][31] => Mux0.IN30
i_in[29][0] => Mux31.IN29
i_in[29][1] => Mux30.IN29
i_in[29][2] => Mux29.IN29
i_in[29][3] => Mux28.IN29
i_in[29][4] => Mux27.IN29
i_in[29][5] => Mux26.IN29
i_in[29][6] => Mux25.IN29
i_in[29][7] => Mux24.IN29
i_in[29][8] => Mux23.IN29
i_in[29][9] => Mux22.IN29
i_in[29][10] => Mux21.IN29
i_in[29][11] => Mux20.IN29
i_in[29][12] => Mux19.IN29
i_in[29][13] => Mux18.IN29
i_in[29][14] => Mux17.IN29
i_in[29][15] => Mux16.IN29
i_in[29][16] => Mux15.IN29
i_in[29][17] => Mux14.IN29
i_in[29][18] => Mux13.IN29
i_in[29][19] => Mux12.IN29
i_in[29][20] => Mux11.IN29
i_in[29][21] => Mux10.IN29
i_in[29][22] => Mux9.IN29
i_in[29][23] => Mux8.IN29
i_in[29][24] => Mux7.IN29
i_in[29][25] => Mux6.IN29
i_in[29][26] => Mux5.IN29
i_in[29][27] => Mux4.IN29
i_in[29][28] => Mux3.IN29
i_in[29][29] => Mux2.IN29
i_in[29][30] => Mux1.IN29
i_in[29][31] => Mux0.IN29
i_in[28][0] => Mux31.IN28
i_in[28][1] => Mux30.IN28
i_in[28][2] => Mux29.IN28
i_in[28][3] => Mux28.IN28
i_in[28][4] => Mux27.IN28
i_in[28][5] => Mux26.IN28
i_in[28][6] => Mux25.IN28
i_in[28][7] => Mux24.IN28
i_in[28][8] => Mux23.IN28
i_in[28][9] => Mux22.IN28
i_in[28][10] => Mux21.IN28
i_in[28][11] => Mux20.IN28
i_in[28][12] => Mux19.IN28
i_in[28][13] => Mux18.IN28
i_in[28][14] => Mux17.IN28
i_in[28][15] => Mux16.IN28
i_in[28][16] => Mux15.IN28
i_in[28][17] => Mux14.IN28
i_in[28][18] => Mux13.IN28
i_in[28][19] => Mux12.IN28
i_in[28][20] => Mux11.IN28
i_in[28][21] => Mux10.IN28
i_in[28][22] => Mux9.IN28
i_in[28][23] => Mux8.IN28
i_in[28][24] => Mux7.IN28
i_in[28][25] => Mux6.IN28
i_in[28][26] => Mux5.IN28
i_in[28][27] => Mux4.IN28
i_in[28][28] => Mux3.IN28
i_in[28][29] => Mux2.IN28
i_in[28][30] => Mux1.IN28
i_in[28][31] => Mux0.IN28
i_in[27][0] => Mux31.IN27
i_in[27][1] => Mux30.IN27
i_in[27][2] => Mux29.IN27
i_in[27][3] => Mux28.IN27
i_in[27][4] => Mux27.IN27
i_in[27][5] => Mux26.IN27
i_in[27][6] => Mux25.IN27
i_in[27][7] => Mux24.IN27
i_in[27][8] => Mux23.IN27
i_in[27][9] => Mux22.IN27
i_in[27][10] => Mux21.IN27
i_in[27][11] => Mux20.IN27
i_in[27][12] => Mux19.IN27
i_in[27][13] => Mux18.IN27
i_in[27][14] => Mux17.IN27
i_in[27][15] => Mux16.IN27
i_in[27][16] => Mux15.IN27
i_in[27][17] => Mux14.IN27
i_in[27][18] => Mux13.IN27
i_in[27][19] => Mux12.IN27
i_in[27][20] => Mux11.IN27
i_in[27][21] => Mux10.IN27
i_in[27][22] => Mux9.IN27
i_in[27][23] => Mux8.IN27
i_in[27][24] => Mux7.IN27
i_in[27][25] => Mux6.IN27
i_in[27][26] => Mux5.IN27
i_in[27][27] => Mux4.IN27
i_in[27][28] => Mux3.IN27
i_in[27][29] => Mux2.IN27
i_in[27][30] => Mux1.IN27
i_in[27][31] => Mux0.IN27
i_in[26][0] => Mux31.IN26
i_in[26][1] => Mux30.IN26
i_in[26][2] => Mux29.IN26
i_in[26][3] => Mux28.IN26
i_in[26][4] => Mux27.IN26
i_in[26][5] => Mux26.IN26
i_in[26][6] => Mux25.IN26
i_in[26][7] => Mux24.IN26
i_in[26][8] => Mux23.IN26
i_in[26][9] => Mux22.IN26
i_in[26][10] => Mux21.IN26
i_in[26][11] => Mux20.IN26
i_in[26][12] => Mux19.IN26
i_in[26][13] => Mux18.IN26
i_in[26][14] => Mux17.IN26
i_in[26][15] => Mux16.IN26
i_in[26][16] => Mux15.IN26
i_in[26][17] => Mux14.IN26
i_in[26][18] => Mux13.IN26
i_in[26][19] => Mux12.IN26
i_in[26][20] => Mux11.IN26
i_in[26][21] => Mux10.IN26
i_in[26][22] => Mux9.IN26
i_in[26][23] => Mux8.IN26
i_in[26][24] => Mux7.IN26
i_in[26][25] => Mux6.IN26
i_in[26][26] => Mux5.IN26
i_in[26][27] => Mux4.IN26
i_in[26][28] => Mux3.IN26
i_in[26][29] => Mux2.IN26
i_in[26][30] => Mux1.IN26
i_in[26][31] => Mux0.IN26
i_in[25][0] => Mux31.IN25
i_in[25][1] => Mux30.IN25
i_in[25][2] => Mux29.IN25
i_in[25][3] => Mux28.IN25
i_in[25][4] => Mux27.IN25
i_in[25][5] => Mux26.IN25
i_in[25][6] => Mux25.IN25
i_in[25][7] => Mux24.IN25
i_in[25][8] => Mux23.IN25
i_in[25][9] => Mux22.IN25
i_in[25][10] => Mux21.IN25
i_in[25][11] => Mux20.IN25
i_in[25][12] => Mux19.IN25
i_in[25][13] => Mux18.IN25
i_in[25][14] => Mux17.IN25
i_in[25][15] => Mux16.IN25
i_in[25][16] => Mux15.IN25
i_in[25][17] => Mux14.IN25
i_in[25][18] => Mux13.IN25
i_in[25][19] => Mux12.IN25
i_in[25][20] => Mux11.IN25
i_in[25][21] => Mux10.IN25
i_in[25][22] => Mux9.IN25
i_in[25][23] => Mux8.IN25
i_in[25][24] => Mux7.IN25
i_in[25][25] => Mux6.IN25
i_in[25][26] => Mux5.IN25
i_in[25][27] => Mux4.IN25
i_in[25][28] => Mux3.IN25
i_in[25][29] => Mux2.IN25
i_in[25][30] => Mux1.IN25
i_in[25][31] => Mux0.IN25
i_in[24][0] => Mux31.IN24
i_in[24][1] => Mux30.IN24
i_in[24][2] => Mux29.IN24
i_in[24][3] => Mux28.IN24
i_in[24][4] => Mux27.IN24
i_in[24][5] => Mux26.IN24
i_in[24][6] => Mux25.IN24
i_in[24][7] => Mux24.IN24
i_in[24][8] => Mux23.IN24
i_in[24][9] => Mux22.IN24
i_in[24][10] => Mux21.IN24
i_in[24][11] => Mux20.IN24
i_in[24][12] => Mux19.IN24
i_in[24][13] => Mux18.IN24
i_in[24][14] => Mux17.IN24
i_in[24][15] => Mux16.IN24
i_in[24][16] => Mux15.IN24
i_in[24][17] => Mux14.IN24
i_in[24][18] => Mux13.IN24
i_in[24][19] => Mux12.IN24
i_in[24][20] => Mux11.IN24
i_in[24][21] => Mux10.IN24
i_in[24][22] => Mux9.IN24
i_in[24][23] => Mux8.IN24
i_in[24][24] => Mux7.IN24
i_in[24][25] => Mux6.IN24
i_in[24][26] => Mux5.IN24
i_in[24][27] => Mux4.IN24
i_in[24][28] => Mux3.IN24
i_in[24][29] => Mux2.IN24
i_in[24][30] => Mux1.IN24
i_in[24][31] => Mux0.IN24
i_in[23][0] => Mux31.IN23
i_in[23][1] => Mux30.IN23
i_in[23][2] => Mux29.IN23
i_in[23][3] => Mux28.IN23
i_in[23][4] => Mux27.IN23
i_in[23][5] => Mux26.IN23
i_in[23][6] => Mux25.IN23
i_in[23][7] => Mux24.IN23
i_in[23][8] => Mux23.IN23
i_in[23][9] => Mux22.IN23
i_in[23][10] => Mux21.IN23
i_in[23][11] => Mux20.IN23
i_in[23][12] => Mux19.IN23
i_in[23][13] => Mux18.IN23
i_in[23][14] => Mux17.IN23
i_in[23][15] => Mux16.IN23
i_in[23][16] => Mux15.IN23
i_in[23][17] => Mux14.IN23
i_in[23][18] => Mux13.IN23
i_in[23][19] => Mux12.IN23
i_in[23][20] => Mux11.IN23
i_in[23][21] => Mux10.IN23
i_in[23][22] => Mux9.IN23
i_in[23][23] => Mux8.IN23
i_in[23][24] => Mux7.IN23
i_in[23][25] => Mux6.IN23
i_in[23][26] => Mux5.IN23
i_in[23][27] => Mux4.IN23
i_in[23][28] => Mux3.IN23
i_in[23][29] => Mux2.IN23
i_in[23][30] => Mux1.IN23
i_in[23][31] => Mux0.IN23
i_in[22][0] => Mux31.IN22
i_in[22][1] => Mux30.IN22
i_in[22][2] => Mux29.IN22
i_in[22][3] => Mux28.IN22
i_in[22][4] => Mux27.IN22
i_in[22][5] => Mux26.IN22
i_in[22][6] => Mux25.IN22
i_in[22][7] => Mux24.IN22
i_in[22][8] => Mux23.IN22
i_in[22][9] => Mux22.IN22
i_in[22][10] => Mux21.IN22
i_in[22][11] => Mux20.IN22
i_in[22][12] => Mux19.IN22
i_in[22][13] => Mux18.IN22
i_in[22][14] => Mux17.IN22
i_in[22][15] => Mux16.IN22
i_in[22][16] => Mux15.IN22
i_in[22][17] => Mux14.IN22
i_in[22][18] => Mux13.IN22
i_in[22][19] => Mux12.IN22
i_in[22][20] => Mux11.IN22
i_in[22][21] => Mux10.IN22
i_in[22][22] => Mux9.IN22
i_in[22][23] => Mux8.IN22
i_in[22][24] => Mux7.IN22
i_in[22][25] => Mux6.IN22
i_in[22][26] => Mux5.IN22
i_in[22][27] => Mux4.IN22
i_in[22][28] => Mux3.IN22
i_in[22][29] => Mux2.IN22
i_in[22][30] => Mux1.IN22
i_in[22][31] => Mux0.IN22
i_in[21][0] => Mux31.IN21
i_in[21][1] => Mux30.IN21
i_in[21][2] => Mux29.IN21
i_in[21][3] => Mux28.IN21
i_in[21][4] => Mux27.IN21
i_in[21][5] => Mux26.IN21
i_in[21][6] => Mux25.IN21
i_in[21][7] => Mux24.IN21
i_in[21][8] => Mux23.IN21
i_in[21][9] => Mux22.IN21
i_in[21][10] => Mux21.IN21
i_in[21][11] => Mux20.IN21
i_in[21][12] => Mux19.IN21
i_in[21][13] => Mux18.IN21
i_in[21][14] => Mux17.IN21
i_in[21][15] => Mux16.IN21
i_in[21][16] => Mux15.IN21
i_in[21][17] => Mux14.IN21
i_in[21][18] => Mux13.IN21
i_in[21][19] => Mux12.IN21
i_in[21][20] => Mux11.IN21
i_in[21][21] => Mux10.IN21
i_in[21][22] => Mux9.IN21
i_in[21][23] => Mux8.IN21
i_in[21][24] => Mux7.IN21
i_in[21][25] => Mux6.IN21
i_in[21][26] => Mux5.IN21
i_in[21][27] => Mux4.IN21
i_in[21][28] => Mux3.IN21
i_in[21][29] => Mux2.IN21
i_in[21][30] => Mux1.IN21
i_in[21][31] => Mux0.IN21
i_in[20][0] => Mux31.IN20
i_in[20][1] => Mux30.IN20
i_in[20][2] => Mux29.IN20
i_in[20][3] => Mux28.IN20
i_in[20][4] => Mux27.IN20
i_in[20][5] => Mux26.IN20
i_in[20][6] => Mux25.IN20
i_in[20][7] => Mux24.IN20
i_in[20][8] => Mux23.IN20
i_in[20][9] => Mux22.IN20
i_in[20][10] => Mux21.IN20
i_in[20][11] => Mux20.IN20
i_in[20][12] => Mux19.IN20
i_in[20][13] => Mux18.IN20
i_in[20][14] => Mux17.IN20
i_in[20][15] => Mux16.IN20
i_in[20][16] => Mux15.IN20
i_in[20][17] => Mux14.IN20
i_in[20][18] => Mux13.IN20
i_in[20][19] => Mux12.IN20
i_in[20][20] => Mux11.IN20
i_in[20][21] => Mux10.IN20
i_in[20][22] => Mux9.IN20
i_in[20][23] => Mux8.IN20
i_in[20][24] => Mux7.IN20
i_in[20][25] => Mux6.IN20
i_in[20][26] => Mux5.IN20
i_in[20][27] => Mux4.IN20
i_in[20][28] => Mux3.IN20
i_in[20][29] => Mux2.IN20
i_in[20][30] => Mux1.IN20
i_in[20][31] => Mux0.IN20
i_in[19][0] => Mux31.IN19
i_in[19][1] => Mux30.IN19
i_in[19][2] => Mux29.IN19
i_in[19][3] => Mux28.IN19
i_in[19][4] => Mux27.IN19
i_in[19][5] => Mux26.IN19
i_in[19][6] => Mux25.IN19
i_in[19][7] => Mux24.IN19
i_in[19][8] => Mux23.IN19
i_in[19][9] => Mux22.IN19
i_in[19][10] => Mux21.IN19
i_in[19][11] => Mux20.IN19
i_in[19][12] => Mux19.IN19
i_in[19][13] => Mux18.IN19
i_in[19][14] => Mux17.IN19
i_in[19][15] => Mux16.IN19
i_in[19][16] => Mux15.IN19
i_in[19][17] => Mux14.IN19
i_in[19][18] => Mux13.IN19
i_in[19][19] => Mux12.IN19
i_in[19][20] => Mux11.IN19
i_in[19][21] => Mux10.IN19
i_in[19][22] => Mux9.IN19
i_in[19][23] => Mux8.IN19
i_in[19][24] => Mux7.IN19
i_in[19][25] => Mux6.IN19
i_in[19][26] => Mux5.IN19
i_in[19][27] => Mux4.IN19
i_in[19][28] => Mux3.IN19
i_in[19][29] => Mux2.IN19
i_in[19][30] => Mux1.IN19
i_in[19][31] => Mux0.IN19
i_in[18][0] => Mux31.IN18
i_in[18][1] => Mux30.IN18
i_in[18][2] => Mux29.IN18
i_in[18][3] => Mux28.IN18
i_in[18][4] => Mux27.IN18
i_in[18][5] => Mux26.IN18
i_in[18][6] => Mux25.IN18
i_in[18][7] => Mux24.IN18
i_in[18][8] => Mux23.IN18
i_in[18][9] => Mux22.IN18
i_in[18][10] => Mux21.IN18
i_in[18][11] => Mux20.IN18
i_in[18][12] => Mux19.IN18
i_in[18][13] => Mux18.IN18
i_in[18][14] => Mux17.IN18
i_in[18][15] => Mux16.IN18
i_in[18][16] => Mux15.IN18
i_in[18][17] => Mux14.IN18
i_in[18][18] => Mux13.IN18
i_in[18][19] => Mux12.IN18
i_in[18][20] => Mux11.IN18
i_in[18][21] => Mux10.IN18
i_in[18][22] => Mux9.IN18
i_in[18][23] => Mux8.IN18
i_in[18][24] => Mux7.IN18
i_in[18][25] => Mux6.IN18
i_in[18][26] => Mux5.IN18
i_in[18][27] => Mux4.IN18
i_in[18][28] => Mux3.IN18
i_in[18][29] => Mux2.IN18
i_in[18][30] => Mux1.IN18
i_in[18][31] => Mux0.IN18
i_in[17][0] => Mux31.IN17
i_in[17][1] => Mux30.IN17
i_in[17][2] => Mux29.IN17
i_in[17][3] => Mux28.IN17
i_in[17][4] => Mux27.IN17
i_in[17][5] => Mux26.IN17
i_in[17][6] => Mux25.IN17
i_in[17][7] => Mux24.IN17
i_in[17][8] => Mux23.IN17
i_in[17][9] => Mux22.IN17
i_in[17][10] => Mux21.IN17
i_in[17][11] => Mux20.IN17
i_in[17][12] => Mux19.IN17
i_in[17][13] => Mux18.IN17
i_in[17][14] => Mux17.IN17
i_in[17][15] => Mux16.IN17
i_in[17][16] => Mux15.IN17
i_in[17][17] => Mux14.IN17
i_in[17][18] => Mux13.IN17
i_in[17][19] => Mux12.IN17
i_in[17][20] => Mux11.IN17
i_in[17][21] => Mux10.IN17
i_in[17][22] => Mux9.IN17
i_in[17][23] => Mux8.IN17
i_in[17][24] => Mux7.IN17
i_in[17][25] => Mux6.IN17
i_in[17][26] => Mux5.IN17
i_in[17][27] => Mux4.IN17
i_in[17][28] => Mux3.IN17
i_in[17][29] => Mux2.IN17
i_in[17][30] => Mux1.IN17
i_in[17][31] => Mux0.IN17
i_in[16][0] => Mux31.IN16
i_in[16][1] => Mux30.IN16
i_in[16][2] => Mux29.IN16
i_in[16][3] => Mux28.IN16
i_in[16][4] => Mux27.IN16
i_in[16][5] => Mux26.IN16
i_in[16][6] => Mux25.IN16
i_in[16][7] => Mux24.IN16
i_in[16][8] => Mux23.IN16
i_in[16][9] => Mux22.IN16
i_in[16][10] => Mux21.IN16
i_in[16][11] => Mux20.IN16
i_in[16][12] => Mux19.IN16
i_in[16][13] => Mux18.IN16
i_in[16][14] => Mux17.IN16
i_in[16][15] => Mux16.IN16
i_in[16][16] => Mux15.IN16
i_in[16][17] => Mux14.IN16
i_in[16][18] => Mux13.IN16
i_in[16][19] => Mux12.IN16
i_in[16][20] => Mux11.IN16
i_in[16][21] => Mux10.IN16
i_in[16][22] => Mux9.IN16
i_in[16][23] => Mux8.IN16
i_in[16][24] => Mux7.IN16
i_in[16][25] => Mux6.IN16
i_in[16][26] => Mux5.IN16
i_in[16][27] => Mux4.IN16
i_in[16][28] => Mux3.IN16
i_in[16][29] => Mux2.IN16
i_in[16][30] => Mux1.IN16
i_in[16][31] => Mux0.IN16
i_in[15][0] => Mux31.IN15
i_in[15][1] => Mux30.IN15
i_in[15][2] => Mux29.IN15
i_in[15][3] => Mux28.IN15
i_in[15][4] => Mux27.IN15
i_in[15][5] => Mux26.IN15
i_in[15][6] => Mux25.IN15
i_in[15][7] => Mux24.IN15
i_in[15][8] => Mux23.IN15
i_in[15][9] => Mux22.IN15
i_in[15][10] => Mux21.IN15
i_in[15][11] => Mux20.IN15
i_in[15][12] => Mux19.IN15
i_in[15][13] => Mux18.IN15
i_in[15][14] => Mux17.IN15
i_in[15][15] => Mux16.IN15
i_in[15][16] => Mux15.IN15
i_in[15][17] => Mux14.IN15
i_in[15][18] => Mux13.IN15
i_in[15][19] => Mux12.IN15
i_in[15][20] => Mux11.IN15
i_in[15][21] => Mux10.IN15
i_in[15][22] => Mux9.IN15
i_in[15][23] => Mux8.IN15
i_in[15][24] => Mux7.IN15
i_in[15][25] => Mux6.IN15
i_in[15][26] => Mux5.IN15
i_in[15][27] => Mux4.IN15
i_in[15][28] => Mux3.IN15
i_in[15][29] => Mux2.IN15
i_in[15][30] => Mux1.IN15
i_in[15][31] => Mux0.IN15
i_in[14][0] => Mux31.IN14
i_in[14][1] => Mux30.IN14
i_in[14][2] => Mux29.IN14
i_in[14][3] => Mux28.IN14
i_in[14][4] => Mux27.IN14
i_in[14][5] => Mux26.IN14
i_in[14][6] => Mux25.IN14
i_in[14][7] => Mux24.IN14
i_in[14][8] => Mux23.IN14
i_in[14][9] => Mux22.IN14
i_in[14][10] => Mux21.IN14
i_in[14][11] => Mux20.IN14
i_in[14][12] => Mux19.IN14
i_in[14][13] => Mux18.IN14
i_in[14][14] => Mux17.IN14
i_in[14][15] => Mux16.IN14
i_in[14][16] => Mux15.IN14
i_in[14][17] => Mux14.IN14
i_in[14][18] => Mux13.IN14
i_in[14][19] => Mux12.IN14
i_in[14][20] => Mux11.IN14
i_in[14][21] => Mux10.IN14
i_in[14][22] => Mux9.IN14
i_in[14][23] => Mux8.IN14
i_in[14][24] => Mux7.IN14
i_in[14][25] => Mux6.IN14
i_in[14][26] => Mux5.IN14
i_in[14][27] => Mux4.IN14
i_in[14][28] => Mux3.IN14
i_in[14][29] => Mux2.IN14
i_in[14][30] => Mux1.IN14
i_in[14][31] => Mux0.IN14
i_in[13][0] => Mux31.IN13
i_in[13][1] => Mux30.IN13
i_in[13][2] => Mux29.IN13
i_in[13][3] => Mux28.IN13
i_in[13][4] => Mux27.IN13
i_in[13][5] => Mux26.IN13
i_in[13][6] => Mux25.IN13
i_in[13][7] => Mux24.IN13
i_in[13][8] => Mux23.IN13
i_in[13][9] => Mux22.IN13
i_in[13][10] => Mux21.IN13
i_in[13][11] => Mux20.IN13
i_in[13][12] => Mux19.IN13
i_in[13][13] => Mux18.IN13
i_in[13][14] => Mux17.IN13
i_in[13][15] => Mux16.IN13
i_in[13][16] => Mux15.IN13
i_in[13][17] => Mux14.IN13
i_in[13][18] => Mux13.IN13
i_in[13][19] => Mux12.IN13
i_in[13][20] => Mux11.IN13
i_in[13][21] => Mux10.IN13
i_in[13][22] => Mux9.IN13
i_in[13][23] => Mux8.IN13
i_in[13][24] => Mux7.IN13
i_in[13][25] => Mux6.IN13
i_in[13][26] => Mux5.IN13
i_in[13][27] => Mux4.IN13
i_in[13][28] => Mux3.IN13
i_in[13][29] => Mux2.IN13
i_in[13][30] => Mux1.IN13
i_in[13][31] => Mux0.IN13
i_in[12][0] => Mux31.IN12
i_in[12][1] => Mux30.IN12
i_in[12][2] => Mux29.IN12
i_in[12][3] => Mux28.IN12
i_in[12][4] => Mux27.IN12
i_in[12][5] => Mux26.IN12
i_in[12][6] => Mux25.IN12
i_in[12][7] => Mux24.IN12
i_in[12][8] => Mux23.IN12
i_in[12][9] => Mux22.IN12
i_in[12][10] => Mux21.IN12
i_in[12][11] => Mux20.IN12
i_in[12][12] => Mux19.IN12
i_in[12][13] => Mux18.IN12
i_in[12][14] => Mux17.IN12
i_in[12][15] => Mux16.IN12
i_in[12][16] => Mux15.IN12
i_in[12][17] => Mux14.IN12
i_in[12][18] => Mux13.IN12
i_in[12][19] => Mux12.IN12
i_in[12][20] => Mux11.IN12
i_in[12][21] => Mux10.IN12
i_in[12][22] => Mux9.IN12
i_in[12][23] => Mux8.IN12
i_in[12][24] => Mux7.IN12
i_in[12][25] => Mux6.IN12
i_in[12][26] => Mux5.IN12
i_in[12][27] => Mux4.IN12
i_in[12][28] => Mux3.IN12
i_in[12][29] => Mux2.IN12
i_in[12][30] => Mux1.IN12
i_in[12][31] => Mux0.IN12
i_in[11][0] => Mux31.IN11
i_in[11][1] => Mux30.IN11
i_in[11][2] => Mux29.IN11
i_in[11][3] => Mux28.IN11
i_in[11][4] => Mux27.IN11
i_in[11][5] => Mux26.IN11
i_in[11][6] => Mux25.IN11
i_in[11][7] => Mux24.IN11
i_in[11][8] => Mux23.IN11
i_in[11][9] => Mux22.IN11
i_in[11][10] => Mux21.IN11
i_in[11][11] => Mux20.IN11
i_in[11][12] => Mux19.IN11
i_in[11][13] => Mux18.IN11
i_in[11][14] => Mux17.IN11
i_in[11][15] => Mux16.IN11
i_in[11][16] => Mux15.IN11
i_in[11][17] => Mux14.IN11
i_in[11][18] => Mux13.IN11
i_in[11][19] => Mux12.IN11
i_in[11][20] => Mux11.IN11
i_in[11][21] => Mux10.IN11
i_in[11][22] => Mux9.IN11
i_in[11][23] => Mux8.IN11
i_in[11][24] => Mux7.IN11
i_in[11][25] => Mux6.IN11
i_in[11][26] => Mux5.IN11
i_in[11][27] => Mux4.IN11
i_in[11][28] => Mux3.IN11
i_in[11][29] => Mux2.IN11
i_in[11][30] => Mux1.IN11
i_in[11][31] => Mux0.IN11
i_in[10][0] => Mux31.IN10
i_in[10][1] => Mux30.IN10
i_in[10][2] => Mux29.IN10
i_in[10][3] => Mux28.IN10
i_in[10][4] => Mux27.IN10
i_in[10][5] => Mux26.IN10
i_in[10][6] => Mux25.IN10
i_in[10][7] => Mux24.IN10
i_in[10][8] => Mux23.IN10
i_in[10][9] => Mux22.IN10
i_in[10][10] => Mux21.IN10
i_in[10][11] => Mux20.IN10
i_in[10][12] => Mux19.IN10
i_in[10][13] => Mux18.IN10
i_in[10][14] => Mux17.IN10
i_in[10][15] => Mux16.IN10
i_in[10][16] => Mux15.IN10
i_in[10][17] => Mux14.IN10
i_in[10][18] => Mux13.IN10
i_in[10][19] => Mux12.IN10
i_in[10][20] => Mux11.IN10
i_in[10][21] => Mux10.IN10
i_in[10][22] => Mux9.IN10
i_in[10][23] => Mux8.IN10
i_in[10][24] => Mux7.IN10
i_in[10][25] => Mux6.IN10
i_in[10][26] => Mux5.IN10
i_in[10][27] => Mux4.IN10
i_in[10][28] => Mux3.IN10
i_in[10][29] => Mux2.IN10
i_in[10][30] => Mux1.IN10
i_in[10][31] => Mux0.IN10
i_in[9][0] => Mux31.IN9
i_in[9][1] => Mux30.IN9
i_in[9][2] => Mux29.IN9
i_in[9][3] => Mux28.IN9
i_in[9][4] => Mux27.IN9
i_in[9][5] => Mux26.IN9
i_in[9][6] => Mux25.IN9
i_in[9][7] => Mux24.IN9
i_in[9][8] => Mux23.IN9
i_in[9][9] => Mux22.IN9
i_in[9][10] => Mux21.IN9
i_in[9][11] => Mux20.IN9
i_in[9][12] => Mux19.IN9
i_in[9][13] => Mux18.IN9
i_in[9][14] => Mux17.IN9
i_in[9][15] => Mux16.IN9
i_in[9][16] => Mux15.IN9
i_in[9][17] => Mux14.IN9
i_in[9][18] => Mux13.IN9
i_in[9][19] => Mux12.IN9
i_in[9][20] => Mux11.IN9
i_in[9][21] => Mux10.IN9
i_in[9][22] => Mux9.IN9
i_in[9][23] => Mux8.IN9
i_in[9][24] => Mux7.IN9
i_in[9][25] => Mux6.IN9
i_in[9][26] => Mux5.IN9
i_in[9][27] => Mux4.IN9
i_in[9][28] => Mux3.IN9
i_in[9][29] => Mux2.IN9
i_in[9][30] => Mux1.IN9
i_in[9][31] => Mux0.IN9
i_in[8][0] => Mux31.IN8
i_in[8][1] => Mux30.IN8
i_in[8][2] => Mux29.IN8
i_in[8][3] => Mux28.IN8
i_in[8][4] => Mux27.IN8
i_in[8][5] => Mux26.IN8
i_in[8][6] => Mux25.IN8
i_in[8][7] => Mux24.IN8
i_in[8][8] => Mux23.IN8
i_in[8][9] => Mux22.IN8
i_in[8][10] => Mux21.IN8
i_in[8][11] => Mux20.IN8
i_in[8][12] => Mux19.IN8
i_in[8][13] => Mux18.IN8
i_in[8][14] => Mux17.IN8
i_in[8][15] => Mux16.IN8
i_in[8][16] => Mux15.IN8
i_in[8][17] => Mux14.IN8
i_in[8][18] => Mux13.IN8
i_in[8][19] => Mux12.IN8
i_in[8][20] => Mux11.IN8
i_in[8][21] => Mux10.IN8
i_in[8][22] => Mux9.IN8
i_in[8][23] => Mux8.IN8
i_in[8][24] => Mux7.IN8
i_in[8][25] => Mux6.IN8
i_in[8][26] => Mux5.IN8
i_in[8][27] => Mux4.IN8
i_in[8][28] => Mux3.IN8
i_in[8][29] => Mux2.IN8
i_in[8][30] => Mux1.IN8
i_in[8][31] => Mux0.IN8
i_in[7][0] => Mux31.IN7
i_in[7][1] => Mux30.IN7
i_in[7][2] => Mux29.IN7
i_in[7][3] => Mux28.IN7
i_in[7][4] => Mux27.IN7
i_in[7][5] => Mux26.IN7
i_in[7][6] => Mux25.IN7
i_in[7][7] => Mux24.IN7
i_in[7][8] => Mux23.IN7
i_in[7][9] => Mux22.IN7
i_in[7][10] => Mux21.IN7
i_in[7][11] => Mux20.IN7
i_in[7][12] => Mux19.IN7
i_in[7][13] => Mux18.IN7
i_in[7][14] => Mux17.IN7
i_in[7][15] => Mux16.IN7
i_in[7][16] => Mux15.IN7
i_in[7][17] => Mux14.IN7
i_in[7][18] => Mux13.IN7
i_in[7][19] => Mux12.IN7
i_in[7][20] => Mux11.IN7
i_in[7][21] => Mux10.IN7
i_in[7][22] => Mux9.IN7
i_in[7][23] => Mux8.IN7
i_in[7][24] => Mux7.IN7
i_in[7][25] => Mux6.IN7
i_in[7][26] => Mux5.IN7
i_in[7][27] => Mux4.IN7
i_in[7][28] => Mux3.IN7
i_in[7][29] => Mux2.IN7
i_in[7][30] => Mux1.IN7
i_in[7][31] => Mux0.IN7
i_in[6][0] => Mux31.IN6
i_in[6][1] => Mux30.IN6
i_in[6][2] => Mux29.IN6
i_in[6][3] => Mux28.IN6
i_in[6][4] => Mux27.IN6
i_in[6][5] => Mux26.IN6
i_in[6][6] => Mux25.IN6
i_in[6][7] => Mux24.IN6
i_in[6][8] => Mux23.IN6
i_in[6][9] => Mux22.IN6
i_in[6][10] => Mux21.IN6
i_in[6][11] => Mux20.IN6
i_in[6][12] => Mux19.IN6
i_in[6][13] => Mux18.IN6
i_in[6][14] => Mux17.IN6
i_in[6][15] => Mux16.IN6
i_in[6][16] => Mux15.IN6
i_in[6][17] => Mux14.IN6
i_in[6][18] => Mux13.IN6
i_in[6][19] => Mux12.IN6
i_in[6][20] => Mux11.IN6
i_in[6][21] => Mux10.IN6
i_in[6][22] => Mux9.IN6
i_in[6][23] => Mux8.IN6
i_in[6][24] => Mux7.IN6
i_in[6][25] => Mux6.IN6
i_in[6][26] => Mux5.IN6
i_in[6][27] => Mux4.IN6
i_in[6][28] => Mux3.IN6
i_in[6][29] => Mux2.IN6
i_in[6][30] => Mux1.IN6
i_in[6][31] => Mux0.IN6
i_in[5][0] => Mux31.IN5
i_in[5][1] => Mux30.IN5
i_in[5][2] => Mux29.IN5
i_in[5][3] => Mux28.IN5
i_in[5][4] => Mux27.IN5
i_in[5][5] => Mux26.IN5
i_in[5][6] => Mux25.IN5
i_in[5][7] => Mux24.IN5
i_in[5][8] => Mux23.IN5
i_in[5][9] => Mux22.IN5
i_in[5][10] => Mux21.IN5
i_in[5][11] => Mux20.IN5
i_in[5][12] => Mux19.IN5
i_in[5][13] => Mux18.IN5
i_in[5][14] => Mux17.IN5
i_in[5][15] => Mux16.IN5
i_in[5][16] => Mux15.IN5
i_in[5][17] => Mux14.IN5
i_in[5][18] => Mux13.IN5
i_in[5][19] => Mux12.IN5
i_in[5][20] => Mux11.IN5
i_in[5][21] => Mux10.IN5
i_in[5][22] => Mux9.IN5
i_in[5][23] => Mux8.IN5
i_in[5][24] => Mux7.IN5
i_in[5][25] => Mux6.IN5
i_in[5][26] => Mux5.IN5
i_in[5][27] => Mux4.IN5
i_in[5][28] => Mux3.IN5
i_in[5][29] => Mux2.IN5
i_in[5][30] => Mux1.IN5
i_in[5][31] => Mux0.IN5
i_in[4][0] => Mux31.IN4
i_in[4][1] => Mux30.IN4
i_in[4][2] => Mux29.IN4
i_in[4][3] => Mux28.IN4
i_in[4][4] => Mux27.IN4
i_in[4][5] => Mux26.IN4
i_in[4][6] => Mux25.IN4
i_in[4][7] => Mux24.IN4
i_in[4][8] => Mux23.IN4
i_in[4][9] => Mux22.IN4
i_in[4][10] => Mux21.IN4
i_in[4][11] => Mux20.IN4
i_in[4][12] => Mux19.IN4
i_in[4][13] => Mux18.IN4
i_in[4][14] => Mux17.IN4
i_in[4][15] => Mux16.IN4
i_in[4][16] => Mux15.IN4
i_in[4][17] => Mux14.IN4
i_in[4][18] => Mux13.IN4
i_in[4][19] => Mux12.IN4
i_in[4][20] => Mux11.IN4
i_in[4][21] => Mux10.IN4
i_in[4][22] => Mux9.IN4
i_in[4][23] => Mux8.IN4
i_in[4][24] => Mux7.IN4
i_in[4][25] => Mux6.IN4
i_in[4][26] => Mux5.IN4
i_in[4][27] => Mux4.IN4
i_in[4][28] => Mux3.IN4
i_in[4][29] => Mux2.IN4
i_in[4][30] => Mux1.IN4
i_in[4][31] => Mux0.IN4
i_in[3][0] => Mux31.IN3
i_in[3][1] => Mux30.IN3
i_in[3][2] => Mux29.IN3
i_in[3][3] => Mux28.IN3
i_in[3][4] => Mux27.IN3
i_in[3][5] => Mux26.IN3
i_in[3][6] => Mux25.IN3
i_in[3][7] => Mux24.IN3
i_in[3][8] => Mux23.IN3
i_in[3][9] => Mux22.IN3
i_in[3][10] => Mux21.IN3
i_in[3][11] => Mux20.IN3
i_in[3][12] => Mux19.IN3
i_in[3][13] => Mux18.IN3
i_in[3][14] => Mux17.IN3
i_in[3][15] => Mux16.IN3
i_in[3][16] => Mux15.IN3
i_in[3][17] => Mux14.IN3
i_in[3][18] => Mux13.IN3
i_in[3][19] => Mux12.IN3
i_in[3][20] => Mux11.IN3
i_in[3][21] => Mux10.IN3
i_in[3][22] => Mux9.IN3
i_in[3][23] => Mux8.IN3
i_in[3][24] => Mux7.IN3
i_in[3][25] => Mux6.IN3
i_in[3][26] => Mux5.IN3
i_in[3][27] => Mux4.IN3
i_in[3][28] => Mux3.IN3
i_in[3][29] => Mux2.IN3
i_in[3][30] => Mux1.IN3
i_in[3][31] => Mux0.IN3
i_in[2][0] => Mux31.IN2
i_in[2][1] => Mux30.IN2
i_in[2][2] => Mux29.IN2
i_in[2][3] => Mux28.IN2
i_in[2][4] => Mux27.IN2
i_in[2][5] => Mux26.IN2
i_in[2][6] => Mux25.IN2
i_in[2][7] => Mux24.IN2
i_in[2][8] => Mux23.IN2
i_in[2][9] => Mux22.IN2
i_in[2][10] => Mux21.IN2
i_in[2][11] => Mux20.IN2
i_in[2][12] => Mux19.IN2
i_in[2][13] => Mux18.IN2
i_in[2][14] => Mux17.IN2
i_in[2][15] => Mux16.IN2
i_in[2][16] => Mux15.IN2
i_in[2][17] => Mux14.IN2
i_in[2][18] => Mux13.IN2
i_in[2][19] => Mux12.IN2
i_in[2][20] => Mux11.IN2
i_in[2][21] => Mux10.IN2
i_in[2][22] => Mux9.IN2
i_in[2][23] => Mux8.IN2
i_in[2][24] => Mux7.IN2
i_in[2][25] => Mux6.IN2
i_in[2][26] => Mux5.IN2
i_in[2][27] => Mux4.IN2
i_in[2][28] => Mux3.IN2
i_in[2][29] => Mux2.IN2
i_in[2][30] => Mux1.IN2
i_in[2][31] => Mux0.IN2
i_in[1][0] => Mux31.IN1
i_in[1][1] => Mux30.IN1
i_in[1][2] => Mux29.IN1
i_in[1][3] => Mux28.IN1
i_in[1][4] => Mux27.IN1
i_in[1][5] => Mux26.IN1
i_in[1][6] => Mux25.IN1
i_in[1][7] => Mux24.IN1
i_in[1][8] => Mux23.IN1
i_in[1][9] => Mux22.IN1
i_in[1][10] => Mux21.IN1
i_in[1][11] => Mux20.IN1
i_in[1][12] => Mux19.IN1
i_in[1][13] => Mux18.IN1
i_in[1][14] => Mux17.IN1
i_in[1][15] => Mux16.IN1
i_in[1][16] => Mux15.IN1
i_in[1][17] => Mux14.IN1
i_in[1][18] => Mux13.IN1
i_in[1][19] => Mux12.IN1
i_in[1][20] => Mux11.IN1
i_in[1][21] => Mux10.IN1
i_in[1][22] => Mux9.IN1
i_in[1][23] => Mux8.IN1
i_in[1][24] => Mux7.IN1
i_in[1][25] => Mux6.IN1
i_in[1][26] => Mux5.IN1
i_in[1][27] => Mux4.IN1
i_in[1][28] => Mux3.IN1
i_in[1][29] => Mux2.IN1
i_in[1][30] => Mux1.IN1
i_in[1][31] => Mux0.IN1
i_in[0][0] => Mux31.IN0
i_in[0][1] => Mux30.IN0
i_in[0][2] => Mux29.IN0
i_in[0][3] => Mux28.IN0
i_in[0][4] => Mux27.IN0
i_in[0][5] => Mux26.IN0
i_in[0][6] => Mux25.IN0
i_in[0][7] => Mux24.IN0
i_in[0][8] => Mux23.IN0
i_in[0][9] => Mux22.IN0
i_in[0][10] => Mux21.IN0
i_in[0][11] => Mux20.IN0
i_in[0][12] => Mux19.IN0
i_in[0][13] => Mux18.IN0
i_in[0][14] => Mux17.IN0
i_in[0][15] => Mux16.IN0
i_in[0][16] => Mux15.IN0
i_in[0][17] => Mux14.IN0
i_in[0][18] => Mux13.IN0
i_in[0][19] => Mux12.IN0
i_in[0][20] => Mux11.IN0
i_in[0][21] => Mux10.IN0
i_in[0][22] => Mux9.IN0
i_in[0][23] => Mux8.IN0
i_in[0][24] => Mux7.IN0
i_in[0][25] => Mux6.IN0
i_in[0][26] => Mux5.IN0
i_in[0][27] => Mux4.IN0
i_in[0][28] => Mux3.IN0
i_in[0][29] => Mux2.IN0
i_in[0][30] => Mux1.IN0
i_in[0][31] => Mux0.IN0
i_sel[0] => Mux0.IN36
i_sel[0] => Mux1.IN36
i_sel[0] => Mux2.IN36
i_sel[0] => Mux3.IN36
i_sel[0] => Mux4.IN36
i_sel[0] => Mux5.IN36
i_sel[0] => Mux6.IN36
i_sel[0] => Mux7.IN36
i_sel[0] => Mux8.IN36
i_sel[0] => Mux9.IN36
i_sel[0] => Mux10.IN36
i_sel[0] => Mux11.IN36
i_sel[0] => Mux12.IN36
i_sel[0] => Mux13.IN36
i_sel[0] => Mux14.IN36
i_sel[0] => Mux15.IN36
i_sel[0] => Mux16.IN36
i_sel[0] => Mux17.IN36
i_sel[0] => Mux18.IN36
i_sel[0] => Mux19.IN36
i_sel[0] => Mux20.IN36
i_sel[0] => Mux21.IN36
i_sel[0] => Mux22.IN36
i_sel[0] => Mux23.IN36
i_sel[0] => Mux24.IN36
i_sel[0] => Mux25.IN36
i_sel[0] => Mux26.IN36
i_sel[0] => Mux27.IN36
i_sel[0] => Mux28.IN36
i_sel[0] => Mux29.IN36
i_sel[0] => Mux30.IN36
i_sel[0] => Mux31.IN36
i_sel[1] => Mux0.IN35
i_sel[1] => Mux1.IN35
i_sel[1] => Mux2.IN35
i_sel[1] => Mux3.IN35
i_sel[1] => Mux4.IN35
i_sel[1] => Mux5.IN35
i_sel[1] => Mux6.IN35
i_sel[1] => Mux7.IN35
i_sel[1] => Mux8.IN35
i_sel[1] => Mux9.IN35
i_sel[1] => Mux10.IN35
i_sel[1] => Mux11.IN35
i_sel[1] => Mux12.IN35
i_sel[1] => Mux13.IN35
i_sel[1] => Mux14.IN35
i_sel[1] => Mux15.IN35
i_sel[1] => Mux16.IN35
i_sel[1] => Mux17.IN35
i_sel[1] => Mux18.IN35
i_sel[1] => Mux19.IN35
i_sel[1] => Mux20.IN35
i_sel[1] => Mux21.IN35
i_sel[1] => Mux22.IN35
i_sel[1] => Mux23.IN35
i_sel[1] => Mux24.IN35
i_sel[1] => Mux25.IN35
i_sel[1] => Mux26.IN35
i_sel[1] => Mux27.IN35
i_sel[1] => Mux28.IN35
i_sel[1] => Mux29.IN35
i_sel[1] => Mux30.IN35
i_sel[1] => Mux31.IN35
i_sel[2] => Mux0.IN34
i_sel[2] => Mux1.IN34
i_sel[2] => Mux2.IN34
i_sel[2] => Mux3.IN34
i_sel[2] => Mux4.IN34
i_sel[2] => Mux5.IN34
i_sel[2] => Mux6.IN34
i_sel[2] => Mux7.IN34
i_sel[2] => Mux8.IN34
i_sel[2] => Mux9.IN34
i_sel[2] => Mux10.IN34
i_sel[2] => Mux11.IN34
i_sel[2] => Mux12.IN34
i_sel[2] => Mux13.IN34
i_sel[2] => Mux14.IN34
i_sel[2] => Mux15.IN34
i_sel[2] => Mux16.IN34
i_sel[2] => Mux17.IN34
i_sel[2] => Mux18.IN34
i_sel[2] => Mux19.IN34
i_sel[2] => Mux20.IN34
i_sel[2] => Mux21.IN34
i_sel[2] => Mux22.IN34
i_sel[2] => Mux23.IN34
i_sel[2] => Mux24.IN34
i_sel[2] => Mux25.IN34
i_sel[2] => Mux26.IN34
i_sel[2] => Mux27.IN34
i_sel[2] => Mux28.IN34
i_sel[2] => Mux29.IN34
i_sel[2] => Mux30.IN34
i_sel[2] => Mux31.IN34
i_sel[3] => Mux0.IN33
i_sel[3] => Mux1.IN33
i_sel[3] => Mux2.IN33
i_sel[3] => Mux3.IN33
i_sel[3] => Mux4.IN33
i_sel[3] => Mux5.IN33
i_sel[3] => Mux6.IN33
i_sel[3] => Mux7.IN33
i_sel[3] => Mux8.IN33
i_sel[3] => Mux9.IN33
i_sel[3] => Mux10.IN33
i_sel[3] => Mux11.IN33
i_sel[3] => Mux12.IN33
i_sel[3] => Mux13.IN33
i_sel[3] => Mux14.IN33
i_sel[3] => Mux15.IN33
i_sel[3] => Mux16.IN33
i_sel[3] => Mux17.IN33
i_sel[3] => Mux18.IN33
i_sel[3] => Mux19.IN33
i_sel[3] => Mux20.IN33
i_sel[3] => Mux21.IN33
i_sel[3] => Mux22.IN33
i_sel[3] => Mux23.IN33
i_sel[3] => Mux24.IN33
i_sel[3] => Mux25.IN33
i_sel[3] => Mux26.IN33
i_sel[3] => Mux27.IN33
i_sel[3] => Mux28.IN33
i_sel[3] => Mux29.IN33
i_sel[3] => Mux30.IN33
i_sel[3] => Mux31.IN33
i_sel[4] => Mux0.IN32
i_sel[4] => Mux1.IN32
i_sel[4] => Mux2.IN32
i_sel[4] => Mux3.IN32
i_sel[4] => Mux4.IN32
i_sel[4] => Mux5.IN32
i_sel[4] => Mux6.IN32
i_sel[4] => Mux7.IN32
i_sel[4] => Mux8.IN32
i_sel[4] => Mux9.IN32
i_sel[4] => Mux10.IN32
i_sel[4] => Mux11.IN32
i_sel[4] => Mux12.IN32
i_sel[4] => Mux13.IN32
i_sel[4] => Mux14.IN32
i_sel[4] => Mux15.IN32
i_sel[4] => Mux16.IN32
i_sel[4] => Mux17.IN32
i_sel[4] => Mux18.IN32
i_sel[4] => Mux19.IN32
i_sel[4] => Mux20.IN32
i_sel[4] => Mux21.IN32
i_sel[4] => Mux22.IN32
i_sel[4] => Mux23.IN32
i_sel[4] => Mux24.IN32
i_sel[4] => Mux25.IN32
i_sel[4] => Mux26.IN32
i_sel[4] => Mux27.IN32
i_sel[4] => Mux28.IN32
i_sel[4] => Mux29.IN32
i_sel[4] => Mux30.IN32
i_sel[4] => Mux31.IN32
o_out[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
o_out[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
o_out[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
o_out[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
o_out[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
o_out[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
o_out[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
o_out[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
o_out[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
o_out[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
o_out[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
o_out[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
o_out[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
o_out[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
o_out[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
o_out[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
o_out[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
o_out[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
o_out[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
o_out[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
o_out[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
o_out[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
o_out[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o_out[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
o_out[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o_out[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o_out[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o_out[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o_out[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o_out[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_out[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_out[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|register_file:reg_file|mux_32_1:mux2
i_in[31][0] => Mux31.IN31
i_in[31][1] => Mux30.IN31
i_in[31][2] => Mux29.IN31
i_in[31][3] => Mux28.IN31
i_in[31][4] => Mux27.IN31
i_in[31][5] => Mux26.IN31
i_in[31][6] => Mux25.IN31
i_in[31][7] => Mux24.IN31
i_in[31][8] => Mux23.IN31
i_in[31][9] => Mux22.IN31
i_in[31][10] => Mux21.IN31
i_in[31][11] => Mux20.IN31
i_in[31][12] => Mux19.IN31
i_in[31][13] => Mux18.IN31
i_in[31][14] => Mux17.IN31
i_in[31][15] => Mux16.IN31
i_in[31][16] => Mux15.IN31
i_in[31][17] => Mux14.IN31
i_in[31][18] => Mux13.IN31
i_in[31][19] => Mux12.IN31
i_in[31][20] => Mux11.IN31
i_in[31][21] => Mux10.IN31
i_in[31][22] => Mux9.IN31
i_in[31][23] => Mux8.IN31
i_in[31][24] => Mux7.IN31
i_in[31][25] => Mux6.IN31
i_in[31][26] => Mux5.IN31
i_in[31][27] => Mux4.IN31
i_in[31][28] => Mux3.IN31
i_in[31][29] => Mux2.IN31
i_in[31][30] => Mux1.IN31
i_in[31][31] => Mux0.IN31
i_in[30][0] => Mux31.IN30
i_in[30][1] => Mux30.IN30
i_in[30][2] => Mux29.IN30
i_in[30][3] => Mux28.IN30
i_in[30][4] => Mux27.IN30
i_in[30][5] => Mux26.IN30
i_in[30][6] => Mux25.IN30
i_in[30][7] => Mux24.IN30
i_in[30][8] => Mux23.IN30
i_in[30][9] => Mux22.IN30
i_in[30][10] => Mux21.IN30
i_in[30][11] => Mux20.IN30
i_in[30][12] => Mux19.IN30
i_in[30][13] => Mux18.IN30
i_in[30][14] => Mux17.IN30
i_in[30][15] => Mux16.IN30
i_in[30][16] => Mux15.IN30
i_in[30][17] => Mux14.IN30
i_in[30][18] => Mux13.IN30
i_in[30][19] => Mux12.IN30
i_in[30][20] => Mux11.IN30
i_in[30][21] => Mux10.IN30
i_in[30][22] => Mux9.IN30
i_in[30][23] => Mux8.IN30
i_in[30][24] => Mux7.IN30
i_in[30][25] => Mux6.IN30
i_in[30][26] => Mux5.IN30
i_in[30][27] => Mux4.IN30
i_in[30][28] => Mux3.IN30
i_in[30][29] => Mux2.IN30
i_in[30][30] => Mux1.IN30
i_in[30][31] => Mux0.IN30
i_in[29][0] => Mux31.IN29
i_in[29][1] => Mux30.IN29
i_in[29][2] => Mux29.IN29
i_in[29][3] => Mux28.IN29
i_in[29][4] => Mux27.IN29
i_in[29][5] => Mux26.IN29
i_in[29][6] => Mux25.IN29
i_in[29][7] => Mux24.IN29
i_in[29][8] => Mux23.IN29
i_in[29][9] => Mux22.IN29
i_in[29][10] => Mux21.IN29
i_in[29][11] => Mux20.IN29
i_in[29][12] => Mux19.IN29
i_in[29][13] => Mux18.IN29
i_in[29][14] => Mux17.IN29
i_in[29][15] => Mux16.IN29
i_in[29][16] => Mux15.IN29
i_in[29][17] => Mux14.IN29
i_in[29][18] => Mux13.IN29
i_in[29][19] => Mux12.IN29
i_in[29][20] => Mux11.IN29
i_in[29][21] => Mux10.IN29
i_in[29][22] => Mux9.IN29
i_in[29][23] => Mux8.IN29
i_in[29][24] => Mux7.IN29
i_in[29][25] => Mux6.IN29
i_in[29][26] => Mux5.IN29
i_in[29][27] => Mux4.IN29
i_in[29][28] => Mux3.IN29
i_in[29][29] => Mux2.IN29
i_in[29][30] => Mux1.IN29
i_in[29][31] => Mux0.IN29
i_in[28][0] => Mux31.IN28
i_in[28][1] => Mux30.IN28
i_in[28][2] => Mux29.IN28
i_in[28][3] => Mux28.IN28
i_in[28][4] => Mux27.IN28
i_in[28][5] => Mux26.IN28
i_in[28][6] => Mux25.IN28
i_in[28][7] => Mux24.IN28
i_in[28][8] => Mux23.IN28
i_in[28][9] => Mux22.IN28
i_in[28][10] => Mux21.IN28
i_in[28][11] => Mux20.IN28
i_in[28][12] => Mux19.IN28
i_in[28][13] => Mux18.IN28
i_in[28][14] => Mux17.IN28
i_in[28][15] => Mux16.IN28
i_in[28][16] => Mux15.IN28
i_in[28][17] => Mux14.IN28
i_in[28][18] => Mux13.IN28
i_in[28][19] => Mux12.IN28
i_in[28][20] => Mux11.IN28
i_in[28][21] => Mux10.IN28
i_in[28][22] => Mux9.IN28
i_in[28][23] => Mux8.IN28
i_in[28][24] => Mux7.IN28
i_in[28][25] => Mux6.IN28
i_in[28][26] => Mux5.IN28
i_in[28][27] => Mux4.IN28
i_in[28][28] => Mux3.IN28
i_in[28][29] => Mux2.IN28
i_in[28][30] => Mux1.IN28
i_in[28][31] => Mux0.IN28
i_in[27][0] => Mux31.IN27
i_in[27][1] => Mux30.IN27
i_in[27][2] => Mux29.IN27
i_in[27][3] => Mux28.IN27
i_in[27][4] => Mux27.IN27
i_in[27][5] => Mux26.IN27
i_in[27][6] => Mux25.IN27
i_in[27][7] => Mux24.IN27
i_in[27][8] => Mux23.IN27
i_in[27][9] => Mux22.IN27
i_in[27][10] => Mux21.IN27
i_in[27][11] => Mux20.IN27
i_in[27][12] => Mux19.IN27
i_in[27][13] => Mux18.IN27
i_in[27][14] => Mux17.IN27
i_in[27][15] => Mux16.IN27
i_in[27][16] => Mux15.IN27
i_in[27][17] => Mux14.IN27
i_in[27][18] => Mux13.IN27
i_in[27][19] => Mux12.IN27
i_in[27][20] => Mux11.IN27
i_in[27][21] => Mux10.IN27
i_in[27][22] => Mux9.IN27
i_in[27][23] => Mux8.IN27
i_in[27][24] => Mux7.IN27
i_in[27][25] => Mux6.IN27
i_in[27][26] => Mux5.IN27
i_in[27][27] => Mux4.IN27
i_in[27][28] => Mux3.IN27
i_in[27][29] => Mux2.IN27
i_in[27][30] => Mux1.IN27
i_in[27][31] => Mux0.IN27
i_in[26][0] => Mux31.IN26
i_in[26][1] => Mux30.IN26
i_in[26][2] => Mux29.IN26
i_in[26][3] => Mux28.IN26
i_in[26][4] => Mux27.IN26
i_in[26][5] => Mux26.IN26
i_in[26][6] => Mux25.IN26
i_in[26][7] => Mux24.IN26
i_in[26][8] => Mux23.IN26
i_in[26][9] => Mux22.IN26
i_in[26][10] => Mux21.IN26
i_in[26][11] => Mux20.IN26
i_in[26][12] => Mux19.IN26
i_in[26][13] => Mux18.IN26
i_in[26][14] => Mux17.IN26
i_in[26][15] => Mux16.IN26
i_in[26][16] => Mux15.IN26
i_in[26][17] => Mux14.IN26
i_in[26][18] => Mux13.IN26
i_in[26][19] => Mux12.IN26
i_in[26][20] => Mux11.IN26
i_in[26][21] => Mux10.IN26
i_in[26][22] => Mux9.IN26
i_in[26][23] => Mux8.IN26
i_in[26][24] => Mux7.IN26
i_in[26][25] => Mux6.IN26
i_in[26][26] => Mux5.IN26
i_in[26][27] => Mux4.IN26
i_in[26][28] => Mux3.IN26
i_in[26][29] => Mux2.IN26
i_in[26][30] => Mux1.IN26
i_in[26][31] => Mux0.IN26
i_in[25][0] => Mux31.IN25
i_in[25][1] => Mux30.IN25
i_in[25][2] => Mux29.IN25
i_in[25][3] => Mux28.IN25
i_in[25][4] => Mux27.IN25
i_in[25][5] => Mux26.IN25
i_in[25][6] => Mux25.IN25
i_in[25][7] => Mux24.IN25
i_in[25][8] => Mux23.IN25
i_in[25][9] => Mux22.IN25
i_in[25][10] => Mux21.IN25
i_in[25][11] => Mux20.IN25
i_in[25][12] => Mux19.IN25
i_in[25][13] => Mux18.IN25
i_in[25][14] => Mux17.IN25
i_in[25][15] => Mux16.IN25
i_in[25][16] => Mux15.IN25
i_in[25][17] => Mux14.IN25
i_in[25][18] => Mux13.IN25
i_in[25][19] => Mux12.IN25
i_in[25][20] => Mux11.IN25
i_in[25][21] => Mux10.IN25
i_in[25][22] => Mux9.IN25
i_in[25][23] => Mux8.IN25
i_in[25][24] => Mux7.IN25
i_in[25][25] => Mux6.IN25
i_in[25][26] => Mux5.IN25
i_in[25][27] => Mux4.IN25
i_in[25][28] => Mux3.IN25
i_in[25][29] => Mux2.IN25
i_in[25][30] => Mux1.IN25
i_in[25][31] => Mux0.IN25
i_in[24][0] => Mux31.IN24
i_in[24][1] => Mux30.IN24
i_in[24][2] => Mux29.IN24
i_in[24][3] => Mux28.IN24
i_in[24][4] => Mux27.IN24
i_in[24][5] => Mux26.IN24
i_in[24][6] => Mux25.IN24
i_in[24][7] => Mux24.IN24
i_in[24][8] => Mux23.IN24
i_in[24][9] => Mux22.IN24
i_in[24][10] => Mux21.IN24
i_in[24][11] => Mux20.IN24
i_in[24][12] => Mux19.IN24
i_in[24][13] => Mux18.IN24
i_in[24][14] => Mux17.IN24
i_in[24][15] => Mux16.IN24
i_in[24][16] => Mux15.IN24
i_in[24][17] => Mux14.IN24
i_in[24][18] => Mux13.IN24
i_in[24][19] => Mux12.IN24
i_in[24][20] => Mux11.IN24
i_in[24][21] => Mux10.IN24
i_in[24][22] => Mux9.IN24
i_in[24][23] => Mux8.IN24
i_in[24][24] => Mux7.IN24
i_in[24][25] => Mux6.IN24
i_in[24][26] => Mux5.IN24
i_in[24][27] => Mux4.IN24
i_in[24][28] => Mux3.IN24
i_in[24][29] => Mux2.IN24
i_in[24][30] => Mux1.IN24
i_in[24][31] => Mux0.IN24
i_in[23][0] => Mux31.IN23
i_in[23][1] => Mux30.IN23
i_in[23][2] => Mux29.IN23
i_in[23][3] => Mux28.IN23
i_in[23][4] => Mux27.IN23
i_in[23][5] => Mux26.IN23
i_in[23][6] => Mux25.IN23
i_in[23][7] => Mux24.IN23
i_in[23][8] => Mux23.IN23
i_in[23][9] => Mux22.IN23
i_in[23][10] => Mux21.IN23
i_in[23][11] => Mux20.IN23
i_in[23][12] => Mux19.IN23
i_in[23][13] => Mux18.IN23
i_in[23][14] => Mux17.IN23
i_in[23][15] => Mux16.IN23
i_in[23][16] => Mux15.IN23
i_in[23][17] => Mux14.IN23
i_in[23][18] => Mux13.IN23
i_in[23][19] => Mux12.IN23
i_in[23][20] => Mux11.IN23
i_in[23][21] => Mux10.IN23
i_in[23][22] => Mux9.IN23
i_in[23][23] => Mux8.IN23
i_in[23][24] => Mux7.IN23
i_in[23][25] => Mux6.IN23
i_in[23][26] => Mux5.IN23
i_in[23][27] => Mux4.IN23
i_in[23][28] => Mux3.IN23
i_in[23][29] => Mux2.IN23
i_in[23][30] => Mux1.IN23
i_in[23][31] => Mux0.IN23
i_in[22][0] => Mux31.IN22
i_in[22][1] => Mux30.IN22
i_in[22][2] => Mux29.IN22
i_in[22][3] => Mux28.IN22
i_in[22][4] => Mux27.IN22
i_in[22][5] => Mux26.IN22
i_in[22][6] => Mux25.IN22
i_in[22][7] => Mux24.IN22
i_in[22][8] => Mux23.IN22
i_in[22][9] => Mux22.IN22
i_in[22][10] => Mux21.IN22
i_in[22][11] => Mux20.IN22
i_in[22][12] => Mux19.IN22
i_in[22][13] => Mux18.IN22
i_in[22][14] => Mux17.IN22
i_in[22][15] => Mux16.IN22
i_in[22][16] => Mux15.IN22
i_in[22][17] => Mux14.IN22
i_in[22][18] => Mux13.IN22
i_in[22][19] => Mux12.IN22
i_in[22][20] => Mux11.IN22
i_in[22][21] => Mux10.IN22
i_in[22][22] => Mux9.IN22
i_in[22][23] => Mux8.IN22
i_in[22][24] => Mux7.IN22
i_in[22][25] => Mux6.IN22
i_in[22][26] => Mux5.IN22
i_in[22][27] => Mux4.IN22
i_in[22][28] => Mux3.IN22
i_in[22][29] => Mux2.IN22
i_in[22][30] => Mux1.IN22
i_in[22][31] => Mux0.IN22
i_in[21][0] => Mux31.IN21
i_in[21][1] => Mux30.IN21
i_in[21][2] => Mux29.IN21
i_in[21][3] => Mux28.IN21
i_in[21][4] => Mux27.IN21
i_in[21][5] => Mux26.IN21
i_in[21][6] => Mux25.IN21
i_in[21][7] => Mux24.IN21
i_in[21][8] => Mux23.IN21
i_in[21][9] => Mux22.IN21
i_in[21][10] => Mux21.IN21
i_in[21][11] => Mux20.IN21
i_in[21][12] => Mux19.IN21
i_in[21][13] => Mux18.IN21
i_in[21][14] => Mux17.IN21
i_in[21][15] => Mux16.IN21
i_in[21][16] => Mux15.IN21
i_in[21][17] => Mux14.IN21
i_in[21][18] => Mux13.IN21
i_in[21][19] => Mux12.IN21
i_in[21][20] => Mux11.IN21
i_in[21][21] => Mux10.IN21
i_in[21][22] => Mux9.IN21
i_in[21][23] => Mux8.IN21
i_in[21][24] => Mux7.IN21
i_in[21][25] => Mux6.IN21
i_in[21][26] => Mux5.IN21
i_in[21][27] => Mux4.IN21
i_in[21][28] => Mux3.IN21
i_in[21][29] => Mux2.IN21
i_in[21][30] => Mux1.IN21
i_in[21][31] => Mux0.IN21
i_in[20][0] => Mux31.IN20
i_in[20][1] => Mux30.IN20
i_in[20][2] => Mux29.IN20
i_in[20][3] => Mux28.IN20
i_in[20][4] => Mux27.IN20
i_in[20][5] => Mux26.IN20
i_in[20][6] => Mux25.IN20
i_in[20][7] => Mux24.IN20
i_in[20][8] => Mux23.IN20
i_in[20][9] => Mux22.IN20
i_in[20][10] => Mux21.IN20
i_in[20][11] => Mux20.IN20
i_in[20][12] => Mux19.IN20
i_in[20][13] => Mux18.IN20
i_in[20][14] => Mux17.IN20
i_in[20][15] => Mux16.IN20
i_in[20][16] => Mux15.IN20
i_in[20][17] => Mux14.IN20
i_in[20][18] => Mux13.IN20
i_in[20][19] => Mux12.IN20
i_in[20][20] => Mux11.IN20
i_in[20][21] => Mux10.IN20
i_in[20][22] => Mux9.IN20
i_in[20][23] => Mux8.IN20
i_in[20][24] => Mux7.IN20
i_in[20][25] => Mux6.IN20
i_in[20][26] => Mux5.IN20
i_in[20][27] => Mux4.IN20
i_in[20][28] => Mux3.IN20
i_in[20][29] => Mux2.IN20
i_in[20][30] => Mux1.IN20
i_in[20][31] => Mux0.IN20
i_in[19][0] => Mux31.IN19
i_in[19][1] => Mux30.IN19
i_in[19][2] => Mux29.IN19
i_in[19][3] => Mux28.IN19
i_in[19][4] => Mux27.IN19
i_in[19][5] => Mux26.IN19
i_in[19][6] => Mux25.IN19
i_in[19][7] => Mux24.IN19
i_in[19][8] => Mux23.IN19
i_in[19][9] => Mux22.IN19
i_in[19][10] => Mux21.IN19
i_in[19][11] => Mux20.IN19
i_in[19][12] => Mux19.IN19
i_in[19][13] => Mux18.IN19
i_in[19][14] => Mux17.IN19
i_in[19][15] => Mux16.IN19
i_in[19][16] => Mux15.IN19
i_in[19][17] => Mux14.IN19
i_in[19][18] => Mux13.IN19
i_in[19][19] => Mux12.IN19
i_in[19][20] => Mux11.IN19
i_in[19][21] => Mux10.IN19
i_in[19][22] => Mux9.IN19
i_in[19][23] => Mux8.IN19
i_in[19][24] => Mux7.IN19
i_in[19][25] => Mux6.IN19
i_in[19][26] => Mux5.IN19
i_in[19][27] => Mux4.IN19
i_in[19][28] => Mux3.IN19
i_in[19][29] => Mux2.IN19
i_in[19][30] => Mux1.IN19
i_in[19][31] => Mux0.IN19
i_in[18][0] => Mux31.IN18
i_in[18][1] => Mux30.IN18
i_in[18][2] => Mux29.IN18
i_in[18][3] => Mux28.IN18
i_in[18][4] => Mux27.IN18
i_in[18][5] => Mux26.IN18
i_in[18][6] => Mux25.IN18
i_in[18][7] => Mux24.IN18
i_in[18][8] => Mux23.IN18
i_in[18][9] => Mux22.IN18
i_in[18][10] => Mux21.IN18
i_in[18][11] => Mux20.IN18
i_in[18][12] => Mux19.IN18
i_in[18][13] => Mux18.IN18
i_in[18][14] => Mux17.IN18
i_in[18][15] => Mux16.IN18
i_in[18][16] => Mux15.IN18
i_in[18][17] => Mux14.IN18
i_in[18][18] => Mux13.IN18
i_in[18][19] => Mux12.IN18
i_in[18][20] => Mux11.IN18
i_in[18][21] => Mux10.IN18
i_in[18][22] => Mux9.IN18
i_in[18][23] => Mux8.IN18
i_in[18][24] => Mux7.IN18
i_in[18][25] => Mux6.IN18
i_in[18][26] => Mux5.IN18
i_in[18][27] => Mux4.IN18
i_in[18][28] => Mux3.IN18
i_in[18][29] => Mux2.IN18
i_in[18][30] => Mux1.IN18
i_in[18][31] => Mux0.IN18
i_in[17][0] => Mux31.IN17
i_in[17][1] => Mux30.IN17
i_in[17][2] => Mux29.IN17
i_in[17][3] => Mux28.IN17
i_in[17][4] => Mux27.IN17
i_in[17][5] => Mux26.IN17
i_in[17][6] => Mux25.IN17
i_in[17][7] => Mux24.IN17
i_in[17][8] => Mux23.IN17
i_in[17][9] => Mux22.IN17
i_in[17][10] => Mux21.IN17
i_in[17][11] => Mux20.IN17
i_in[17][12] => Mux19.IN17
i_in[17][13] => Mux18.IN17
i_in[17][14] => Mux17.IN17
i_in[17][15] => Mux16.IN17
i_in[17][16] => Mux15.IN17
i_in[17][17] => Mux14.IN17
i_in[17][18] => Mux13.IN17
i_in[17][19] => Mux12.IN17
i_in[17][20] => Mux11.IN17
i_in[17][21] => Mux10.IN17
i_in[17][22] => Mux9.IN17
i_in[17][23] => Mux8.IN17
i_in[17][24] => Mux7.IN17
i_in[17][25] => Mux6.IN17
i_in[17][26] => Mux5.IN17
i_in[17][27] => Mux4.IN17
i_in[17][28] => Mux3.IN17
i_in[17][29] => Mux2.IN17
i_in[17][30] => Mux1.IN17
i_in[17][31] => Mux0.IN17
i_in[16][0] => Mux31.IN16
i_in[16][1] => Mux30.IN16
i_in[16][2] => Mux29.IN16
i_in[16][3] => Mux28.IN16
i_in[16][4] => Mux27.IN16
i_in[16][5] => Mux26.IN16
i_in[16][6] => Mux25.IN16
i_in[16][7] => Mux24.IN16
i_in[16][8] => Mux23.IN16
i_in[16][9] => Mux22.IN16
i_in[16][10] => Mux21.IN16
i_in[16][11] => Mux20.IN16
i_in[16][12] => Mux19.IN16
i_in[16][13] => Mux18.IN16
i_in[16][14] => Mux17.IN16
i_in[16][15] => Mux16.IN16
i_in[16][16] => Mux15.IN16
i_in[16][17] => Mux14.IN16
i_in[16][18] => Mux13.IN16
i_in[16][19] => Mux12.IN16
i_in[16][20] => Mux11.IN16
i_in[16][21] => Mux10.IN16
i_in[16][22] => Mux9.IN16
i_in[16][23] => Mux8.IN16
i_in[16][24] => Mux7.IN16
i_in[16][25] => Mux6.IN16
i_in[16][26] => Mux5.IN16
i_in[16][27] => Mux4.IN16
i_in[16][28] => Mux3.IN16
i_in[16][29] => Mux2.IN16
i_in[16][30] => Mux1.IN16
i_in[16][31] => Mux0.IN16
i_in[15][0] => Mux31.IN15
i_in[15][1] => Mux30.IN15
i_in[15][2] => Mux29.IN15
i_in[15][3] => Mux28.IN15
i_in[15][4] => Mux27.IN15
i_in[15][5] => Mux26.IN15
i_in[15][6] => Mux25.IN15
i_in[15][7] => Mux24.IN15
i_in[15][8] => Mux23.IN15
i_in[15][9] => Mux22.IN15
i_in[15][10] => Mux21.IN15
i_in[15][11] => Mux20.IN15
i_in[15][12] => Mux19.IN15
i_in[15][13] => Mux18.IN15
i_in[15][14] => Mux17.IN15
i_in[15][15] => Mux16.IN15
i_in[15][16] => Mux15.IN15
i_in[15][17] => Mux14.IN15
i_in[15][18] => Mux13.IN15
i_in[15][19] => Mux12.IN15
i_in[15][20] => Mux11.IN15
i_in[15][21] => Mux10.IN15
i_in[15][22] => Mux9.IN15
i_in[15][23] => Mux8.IN15
i_in[15][24] => Mux7.IN15
i_in[15][25] => Mux6.IN15
i_in[15][26] => Mux5.IN15
i_in[15][27] => Mux4.IN15
i_in[15][28] => Mux3.IN15
i_in[15][29] => Mux2.IN15
i_in[15][30] => Mux1.IN15
i_in[15][31] => Mux0.IN15
i_in[14][0] => Mux31.IN14
i_in[14][1] => Mux30.IN14
i_in[14][2] => Mux29.IN14
i_in[14][3] => Mux28.IN14
i_in[14][4] => Mux27.IN14
i_in[14][5] => Mux26.IN14
i_in[14][6] => Mux25.IN14
i_in[14][7] => Mux24.IN14
i_in[14][8] => Mux23.IN14
i_in[14][9] => Mux22.IN14
i_in[14][10] => Mux21.IN14
i_in[14][11] => Mux20.IN14
i_in[14][12] => Mux19.IN14
i_in[14][13] => Mux18.IN14
i_in[14][14] => Mux17.IN14
i_in[14][15] => Mux16.IN14
i_in[14][16] => Mux15.IN14
i_in[14][17] => Mux14.IN14
i_in[14][18] => Mux13.IN14
i_in[14][19] => Mux12.IN14
i_in[14][20] => Mux11.IN14
i_in[14][21] => Mux10.IN14
i_in[14][22] => Mux9.IN14
i_in[14][23] => Mux8.IN14
i_in[14][24] => Mux7.IN14
i_in[14][25] => Mux6.IN14
i_in[14][26] => Mux5.IN14
i_in[14][27] => Mux4.IN14
i_in[14][28] => Mux3.IN14
i_in[14][29] => Mux2.IN14
i_in[14][30] => Mux1.IN14
i_in[14][31] => Mux0.IN14
i_in[13][0] => Mux31.IN13
i_in[13][1] => Mux30.IN13
i_in[13][2] => Mux29.IN13
i_in[13][3] => Mux28.IN13
i_in[13][4] => Mux27.IN13
i_in[13][5] => Mux26.IN13
i_in[13][6] => Mux25.IN13
i_in[13][7] => Mux24.IN13
i_in[13][8] => Mux23.IN13
i_in[13][9] => Mux22.IN13
i_in[13][10] => Mux21.IN13
i_in[13][11] => Mux20.IN13
i_in[13][12] => Mux19.IN13
i_in[13][13] => Mux18.IN13
i_in[13][14] => Mux17.IN13
i_in[13][15] => Mux16.IN13
i_in[13][16] => Mux15.IN13
i_in[13][17] => Mux14.IN13
i_in[13][18] => Mux13.IN13
i_in[13][19] => Mux12.IN13
i_in[13][20] => Mux11.IN13
i_in[13][21] => Mux10.IN13
i_in[13][22] => Mux9.IN13
i_in[13][23] => Mux8.IN13
i_in[13][24] => Mux7.IN13
i_in[13][25] => Mux6.IN13
i_in[13][26] => Mux5.IN13
i_in[13][27] => Mux4.IN13
i_in[13][28] => Mux3.IN13
i_in[13][29] => Mux2.IN13
i_in[13][30] => Mux1.IN13
i_in[13][31] => Mux0.IN13
i_in[12][0] => Mux31.IN12
i_in[12][1] => Mux30.IN12
i_in[12][2] => Mux29.IN12
i_in[12][3] => Mux28.IN12
i_in[12][4] => Mux27.IN12
i_in[12][5] => Mux26.IN12
i_in[12][6] => Mux25.IN12
i_in[12][7] => Mux24.IN12
i_in[12][8] => Mux23.IN12
i_in[12][9] => Mux22.IN12
i_in[12][10] => Mux21.IN12
i_in[12][11] => Mux20.IN12
i_in[12][12] => Mux19.IN12
i_in[12][13] => Mux18.IN12
i_in[12][14] => Mux17.IN12
i_in[12][15] => Mux16.IN12
i_in[12][16] => Mux15.IN12
i_in[12][17] => Mux14.IN12
i_in[12][18] => Mux13.IN12
i_in[12][19] => Mux12.IN12
i_in[12][20] => Mux11.IN12
i_in[12][21] => Mux10.IN12
i_in[12][22] => Mux9.IN12
i_in[12][23] => Mux8.IN12
i_in[12][24] => Mux7.IN12
i_in[12][25] => Mux6.IN12
i_in[12][26] => Mux5.IN12
i_in[12][27] => Mux4.IN12
i_in[12][28] => Mux3.IN12
i_in[12][29] => Mux2.IN12
i_in[12][30] => Mux1.IN12
i_in[12][31] => Mux0.IN12
i_in[11][0] => Mux31.IN11
i_in[11][1] => Mux30.IN11
i_in[11][2] => Mux29.IN11
i_in[11][3] => Mux28.IN11
i_in[11][4] => Mux27.IN11
i_in[11][5] => Mux26.IN11
i_in[11][6] => Mux25.IN11
i_in[11][7] => Mux24.IN11
i_in[11][8] => Mux23.IN11
i_in[11][9] => Mux22.IN11
i_in[11][10] => Mux21.IN11
i_in[11][11] => Mux20.IN11
i_in[11][12] => Mux19.IN11
i_in[11][13] => Mux18.IN11
i_in[11][14] => Mux17.IN11
i_in[11][15] => Mux16.IN11
i_in[11][16] => Mux15.IN11
i_in[11][17] => Mux14.IN11
i_in[11][18] => Mux13.IN11
i_in[11][19] => Mux12.IN11
i_in[11][20] => Mux11.IN11
i_in[11][21] => Mux10.IN11
i_in[11][22] => Mux9.IN11
i_in[11][23] => Mux8.IN11
i_in[11][24] => Mux7.IN11
i_in[11][25] => Mux6.IN11
i_in[11][26] => Mux5.IN11
i_in[11][27] => Mux4.IN11
i_in[11][28] => Mux3.IN11
i_in[11][29] => Mux2.IN11
i_in[11][30] => Mux1.IN11
i_in[11][31] => Mux0.IN11
i_in[10][0] => Mux31.IN10
i_in[10][1] => Mux30.IN10
i_in[10][2] => Mux29.IN10
i_in[10][3] => Mux28.IN10
i_in[10][4] => Mux27.IN10
i_in[10][5] => Mux26.IN10
i_in[10][6] => Mux25.IN10
i_in[10][7] => Mux24.IN10
i_in[10][8] => Mux23.IN10
i_in[10][9] => Mux22.IN10
i_in[10][10] => Mux21.IN10
i_in[10][11] => Mux20.IN10
i_in[10][12] => Mux19.IN10
i_in[10][13] => Mux18.IN10
i_in[10][14] => Mux17.IN10
i_in[10][15] => Mux16.IN10
i_in[10][16] => Mux15.IN10
i_in[10][17] => Mux14.IN10
i_in[10][18] => Mux13.IN10
i_in[10][19] => Mux12.IN10
i_in[10][20] => Mux11.IN10
i_in[10][21] => Mux10.IN10
i_in[10][22] => Mux9.IN10
i_in[10][23] => Mux8.IN10
i_in[10][24] => Mux7.IN10
i_in[10][25] => Mux6.IN10
i_in[10][26] => Mux5.IN10
i_in[10][27] => Mux4.IN10
i_in[10][28] => Mux3.IN10
i_in[10][29] => Mux2.IN10
i_in[10][30] => Mux1.IN10
i_in[10][31] => Mux0.IN10
i_in[9][0] => Mux31.IN9
i_in[9][1] => Mux30.IN9
i_in[9][2] => Mux29.IN9
i_in[9][3] => Mux28.IN9
i_in[9][4] => Mux27.IN9
i_in[9][5] => Mux26.IN9
i_in[9][6] => Mux25.IN9
i_in[9][7] => Mux24.IN9
i_in[9][8] => Mux23.IN9
i_in[9][9] => Mux22.IN9
i_in[9][10] => Mux21.IN9
i_in[9][11] => Mux20.IN9
i_in[9][12] => Mux19.IN9
i_in[9][13] => Mux18.IN9
i_in[9][14] => Mux17.IN9
i_in[9][15] => Mux16.IN9
i_in[9][16] => Mux15.IN9
i_in[9][17] => Mux14.IN9
i_in[9][18] => Mux13.IN9
i_in[9][19] => Mux12.IN9
i_in[9][20] => Mux11.IN9
i_in[9][21] => Mux10.IN9
i_in[9][22] => Mux9.IN9
i_in[9][23] => Mux8.IN9
i_in[9][24] => Mux7.IN9
i_in[9][25] => Mux6.IN9
i_in[9][26] => Mux5.IN9
i_in[9][27] => Mux4.IN9
i_in[9][28] => Mux3.IN9
i_in[9][29] => Mux2.IN9
i_in[9][30] => Mux1.IN9
i_in[9][31] => Mux0.IN9
i_in[8][0] => Mux31.IN8
i_in[8][1] => Mux30.IN8
i_in[8][2] => Mux29.IN8
i_in[8][3] => Mux28.IN8
i_in[8][4] => Mux27.IN8
i_in[8][5] => Mux26.IN8
i_in[8][6] => Mux25.IN8
i_in[8][7] => Mux24.IN8
i_in[8][8] => Mux23.IN8
i_in[8][9] => Mux22.IN8
i_in[8][10] => Mux21.IN8
i_in[8][11] => Mux20.IN8
i_in[8][12] => Mux19.IN8
i_in[8][13] => Mux18.IN8
i_in[8][14] => Mux17.IN8
i_in[8][15] => Mux16.IN8
i_in[8][16] => Mux15.IN8
i_in[8][17] => Mux14.IN8
i_in[8][18] => Mux13.IN8
i_in[8][19] => Mux12.IN8
i_in[8][20] => Mux11.IN8
i_in[8][21] => Mux10.IN8
i_in[8][22] => Mux9.IN8
i_in[8][23] => Mux8.IN8
i_in[8][24] => Mux7.IN8
i_in[8][25] => Mux6.IN8
i_in[8][26] => Mux5.IN8
i_in[8][27] => Mux4.IN8
i_in[8][28] => Mux3.IN8
i_in[8][29] => Mux2.IN8
i_in[8][30] => Mux1.IN8
i_in[8][31] => Mux0.IN8
i_in[7][0] => Mux31.IN7
i_in[7][1] => Mux30.IN7
i_in[7][2] => Mux29.IN7
i_in[7][3] => Mux28.IN7
i_in[7][4] => Mux27.IN7
i_in[7][5] => Mux26.IN7
i_in[7][6] => Mux25.IN7
i_in[7][7] => Mux24.IN7
i_in[7][8] => Mux23.IN7
i_in[7][9] => Mux22.IN7
i_in[7][10] => Mux21.IN7
i_in[7][11] => Mux20.IN7
i_in[7][12] => Mux19.IN7
i_in[7][13] => Mux18.IN7
i_in[7][14] => Mux17.IN7
i_in[7][15] => Mux16.IN7
i_in[7][16] => Mux15.IN7
i_in[7][17] => Mux14.IN7
i_in[7][18] => Mux13.IN7
i_in[7][19] => Mux12.IN7
i_in[7][20] => Mux11.IN7
i_in[7][21] => Mux10.IN7
i_in[7][22] => Mux9.IN7
i_in[7][23] => Mux8.IN7
i_in[7][24] => Mux7.IN7
i_in[7][25] => Mux6.IN7
i_in[7][26] => Mux5.IN7
i_in[7][27] => Mux4.IN7
i_in[7][28] => Mux3.IN7
i_in[7][29] => Mux2.IN7
i_in[7][30] => Mux1.IN7
i_in[7][31] => Mux0.IN7
i_in[6][0] => Mux31.IN6
i_in[6][1] => Mux30.IN6
i_in[6][2] => Mux29.IN6
i_in[6][3] => Mux28.IN6
i_in[6][4] => Mux27.IN6
i_in[6][5] => Mux26.IN6
i_in[6][6] => Mux25.IN6
i_in[6][7] => Mux24.IN6
i_in[6][8] => Mux23.IN6
i_in[6][9] => Mux22.IN6
i_in[6][10] => Mux21.IN6
i_in[6][11] => Mux20.IN6
i_in[6][12] => Mux19.IN6
i_in[6][13] => Mux18.IN6
i_in[6][14] => Mux17.IN6
i_in[6][15] => Mux16.IN6
i_in[6][16] => Mux15.IN6
i_in[6][17] => Mux14.IN6
i_in[6][18] => Mux13.IN6
i_in[6][19] => Mux12.IN6
i_in[6][20] => Mux11.IN6
i_in[6][21] => Mux10.IN6
i_in[6][22] => Mux9.IN6
i_in[6][23] => Mux8.IN6
i_in[6][24] => Mux7.IN6
i_in[6][25] => Mux6.IN6
i_in[6][26] => Mux5.IN6
i_in[6][27] => Mux4.IN6
i_in[6][28] => Mux3.IN6
i_in[6][29] => Mux2.IN6
i_in[6][30] => Mux1.IN6
i_in[6][31] => Mux0.IN6
i_in[5][0] => Mux31.IN5
i_in[5][1] => Mux30.IN5
i_in[5][2] => Mux29.IN5
i_in[5][3] => Mux28.IN5
i_in[5][4] => Mux27.IN5
i_in[5][5] => Mux26.IN5
i_in[5][6] => Mux25.IN5
i_in[5][7] => Mux24.IN5
i_in[5][8] => Mux23.IN5
i_in[5][9] => Mux22.IN5
i_in[5][10] => Mux21.IN5
i_in[5][11] => Mux20.IN5
i_in[5][12] => Mux19.IN5
i_in[5][13] => Mux18.IN5
i_in[5][14] => Mux17.IN5
i_in[5][15] => Mux16.IN5
i_in[5][16] => Mux15.IN5
i_in[5][17] => Mux14.IN5
i_in[5][18] => Mux13.IN5
i_in[5][19] => Mux12.IN5
i_in[5][20] => Mux11.IN5
i_in[5][21] => Mux10.IN5
i_in[5][22] => Mux9.IN5
i_in[5][23] => Mux8.IN5
i_in[5][24] => Mux7.IN5
i_in[5][25] => Mux6.IN5
i_in[5][26] => Mux5.IN5
i_in[5][27] => Mux4.IN5
i_in[5][28] => Mux3.IN5
i_in[5][29] => Mux2.IN5
i_in[5][30] => Mux1.IN5
i_in[5][31] => Mux0.IN5
i_in[4][0] => Mux31.IN4
i_in[4][1] => Mux30.IN4
i_in[4][2] => Mux29.IN4
i_in[4][3] => Mux28.IN4
i_in[4][4] => Mux27.IN4
i_in[4][5] => Mux26.IN4
i_in[4][6] => Mux25.IN4
i_in[4][7] => Mux24.IN4
i_in[4][8] => Mux23.IN4
i_in[4][9] => Mux22.IN4
i_in[4][10] => Mux21.IN4
i_in[4][11] => Mux20.IN4
i_in[4][12] => Mux19.IN4
i_in[4][13] => Mux18.IN4
i_in[4][14] => Mux17.IN4
i_in[4][15] => Mux16.IN4
i_in[4][16] => Mux15.IN4
i_in[4][17] => Mux14.IN4
i_in[4][18] => Mux13.IN4
i_in[4][19] => Mux12.IN4
i_in[4][20] => Mux11.IN4
i_in[4][21] => Mux10.IN4
i_in[4][22] => Mux9.IN4
i_in[4][23] => Mux8.IN4
i_in[4][24] => Mux7.IN4
i_in[4][25] => Mux6.IN4
i_in[4][26] => Mux5.IN4
i_in[4][27] => Mux4.IN4
i_in[4][28] => Mux3.IN4
i_in[4][29] => Mux2.IN4
i_in[4][30] => Mux1.IN4
i_in[4][31] => Mux0.IN4
i_in[3][0] => Mux31.IN3
i_in[3][1] => Mux30.IN3
i_in[3][2] => Mux29.IN3
i_in[3][3] => Mux28.IN3
i_in[3][4] => Mux27.IN3
i_in[3][5] => Mux26.IN3
i_in[3][6] => Mux25.IN3
i_in[3][7] => Mux24.IN3
i_in[3][8] => Mux23.IN3
i_in[3][9] => Mux22.IN3
i_in[3][10] => Mux21.IN3
i_in[3][11] => Mux20.IN3
i_in[3][12] => Mux19.IN3
i_in[3][13] => Mux18.IN3
i_in[3][14] => Mux17.IN3
i_in[3][15] => Mux16.IN3
i_in[3][16] => Mux15.IN3
i_in[3][17] => Mux14.IN3
i_in[3][18] => Mux13.IN3
i_in[3][19] => Mux12.IN3
i_in[3][20] => Mux11.IN3
i_in[3][21] => Mux10.IN3
i_in[3][22] => Mux9.IN3
i_in[3][23] => Mux8.IN3
i_in[3][24] => Mux7.IN3
i_in[3][25] => Mux6.IN3
i_in[3][26] => Mux5.IN3
i_in[3][27] => Mux4.IN3
i_in[3][28] => Mux3.IN3
i_in[3][29] => Mux2.IN3
i_in[3][30] => Mux1.IN3
i_in[3][31] => Mux0.IN3
i_in[2][0] => Mux31.IN2
i_in[2][1] => Mux30.IN2
i_in[2][2] => Mux29.IN2
i_in[2][3] => Mux28.IN2
i_in[2][4] => Mux27.IN2
i_in[2][5] => Mux26.IN2
i_in[2][6] => Mux25.IN2
i_in[2][7] => Mux24.IN2
i_in[2][8] => Mux23.IN2
i_in[2][9] => Mux22.IN2
i_in[2][10] => Mux21.IN2
i_in[2][11] => Mux20.IN2
i_in[2][12] => Mux19.IN2
i_in[2][13] => Mux18.IN2
i_in[2][14] => Mux17.IN2
i_in[2][15] => Mux16.IN2
i_in[2][16] => Mux15.IN2
i_in[2][17] => Mux14.IN2
i_in[2][18] => Mux13.IN2
i_in[2][19] => Mux12.IN2
i_in[2][20] => Mux11.IN2
i_in[2][21] => Mux10.IN2
i_in[2][22] => Mux9.IN2
i_in[2][23] => Mux8.IN2
i_in[2][24] => Mux7.IN2
i_in[2][25] => Mux6.IN2
i_in[2][26] => Mux5.IN2
i_in[2][27] => Mux4.IN2
i_in[2][28] => Mux3.IN2
i_in[2][29] => Mux2.IN2
i_in[2][30] => Mux1.IN2
i_in[2][31] => Mux0.IN2
i_in[1][0] => Mux31.IN1
i_in[1][1] => Mux30.IN1
i_in[1][2] => Mux29.IN1
i_in[1][3] => Mux28.IN1
i_in[1][4] => Mux27.IN1
i_in[1][5] => Mux26.IN1
i_in[1][6] => Mux25.IN1
i_in[1][7] => Mux24.IN1
i_in[1][8] => Mux23.IN1
i_in[1][9] => Mux22.IN1
i_in[1][10] => Mux21.IN1
i_in[1][11] => Mux20.IN1
i_in[1][12] => Mux19.IN1
i_in[1][13] => Mux18.IN1
i_in[1][14] => Mux17.IN1
i_in[1][15] => Mux16.IN1
i_in[1][16] => Mux15.IN1
i_in[1][17] => Mux14.IN1
i_in[1][18] => Mux13.IN1
i_in[1][19] => Mux12.IN1
i_in[1][20] => Mux11.IN1
i_in[1][21] => Mux10.IN1
i_in[1][22] => Mux9.IN1
i_in[1][23] => Mux8.IN1
i_in[1][24] => Mux7.IN1
i_in[1][25] => Mux6.IN1
i_in[1][26] => Mux5.IN1
i_in[1][27] => Mux4.IN1
i_in[1][28] => Mux3.IN1
i_in[1][29] => Mux2.IN1
i_in[1][30] => Mux1.IN1
i_in[1][31] => Mux0.IN1
i_in[0][0] => Mux31.IN0
i_in[0][1] => Mux30.IN0
i_in[0][2] => Mux29.IN0
i_in[0][3] => Mux28.IN0
i_in[0][4] => Mux27.IN0
i_in[0][5] => Mux26.IN0
i_in[0][6] => Mux25.IN0
i_in[0][7] => Mux24.IN0
i_in[0][8] => Mux23.IN0
i_in[0][9] => Mux22.IN0
i_in[0][10] => Mux21.IN0
i_in[0][11] => Mux20.IN0
i_in[0][12] => Mux19.IN0
i_in[0][13] => Mux18.IN0
i_in[0][14] => Mux17.IN0
i_in[0][15] => Mux16.IN0
i_in[0][16] => Mux15.IN0
i_in[0][17] => Mux14.IN0
i_in[0][18] => Mux13.IN0
i_in[0][19] => Mux12.IN0
i_in[0][20] => Mux11.IN0
i_in[0][21] => Mux10.IN0
i_in[0][22] => Mux9.IN0
i_in[0][23] => Mux8.IN0
i_in[0][24] => Mux7.IN0
i_in[0][25] => Mux6.IN0
i_in[0][26] => Mux5.IN0
i_in[0][27] => Mux4.IN0
i_in[0][28] => Mux3.IN0
i_in[0][29] => Mux2.IN0
i_in[0][30] => Mux1.IN0
i_in[0][31] => Mux0.IN0
i_sel[0] => Mux0.IN36
i_sel[0] => Mux1.IN36
i_sel[0] => Mux2.IN36
i_sel[0] => Mux3.IN36
i_sel[0] => Mux4.IN36
i_sel[0] => Mux5.IN36
i_sel[0] => Mux6.IN36
i_sel[0] => Mux7.IN36
i_sel[0] => Mux8.IN36
i_sel[0] => Mux9.IN36
i_sel[0] => Mux10.IN36
i_sel[0] => Mux11.IN36
i_sel[0] => Mux12.IN36
i_sel[0] => Mux13.IN36
i_sel[0] => Mux14.IN36
i_sel[0] => Mux15.IN36
i_sel[0] => Mux16.IN36
i_sel[0] => Mux17.IN36
i_sel[0] => Mux18.IN36
i_sel[0] => Mux19.IN36
i_sel[0] => Mux20.IN36
i_sel[0] => Mux21.IN36
i_sel[0] => Mux22.IN36
i_sel[0] => Mux23.IN36
i_sel[0] => Mux24.IN36
i_sel[0] => Mux25.IN36
i_sel[0] => Mux26.IN36
i_sel[0] => Mux27.IN36
i_sel[0] => Mux28.IN36
i_sel[0] => Mux29.IN36
i_sel[0] => Mux30.IN36
i_sel[0] => Mux31.IN36
i_sel[1] => Mux0.IN35
i_sel[1] => Mux1.IN35
i_sel[1] => Mux2.IN35
i_sel[1] => Mux3.IN35
i_sel[1] => Mux4.IN35
i_sel[1] => Mux5.IN35
i_sel[1] => Mux6.IN35
i_sel[1] => Mux7.IN35
i_sel[1] => Mux8.IN35
i_sel[1] => Mux9.IN35
i_sel[1] => Mux10.IN35
i_sel[1] => Mux11.IN35
i_sel[1] => Mux12.IN35
i_sel[1] => Mux13.IN35
i_sel[1] => Mux14.IN35
i_sel[1] => Mux15.IN35
i_sel[1] => Mux16.IN35
i_sel[1] => Mux17.IN35
i_sel[1] => Mux18.IN35
i_sel[1] => Mux19.IN35
i_sel[1] => Mux20.IN35
i_sel[1] => Mux21.IN35
i_sel[1] => Mux22.IN35
i_sel[1] => Mux23.IN35
i_sel[1] => Mux24.IN35
i_sel[1] => Mux25.IN35
i_sel[1] => Mux26.IN35
i_sel[1] => Mux27.IN35
i_sel[1] => Mux28.IN35
i_sel[1] => Mux29.IN35
i_sel[1] => Mux30.IN35
i_sel[1] => Mux31.IN35
i_sel[2] => Mux0.IN34
i_sel[2] => Mux1.IN34
i_sel[2] => Mux2.IN34
i_sel[2] => Mux3.IN34
i_sel[2] => Mux4.IN34
i_sel[2] => Mux5.IN34
i_sel[2] => Mux6.IN34
i_sel[2] => Mux7.IN34
i_sel[2] => Mux8.IN34
i_sel[2] => Mux9.IN34
i_sel[2] => Mux10.IN34
i_sel[2] => Mux11.IN34
i_sel[2] => Mux12.IN34
i_sel[2] => Mux13.IN34
i_sel[2] => Mux14.IN34
i_sel[2] => Mux15.IN34
i_sel[2] => Mux16.IN34
i_sel[2] => Mux17.IN34
i_sel[2] => Mux18.IN34
i_sel[2] => Mux19.IN34
i_sel[2] => Mux20.IN34
i_sel[2] => Mux21.IN34
i_sel[2] => Mux22.IN34
i_sel[2] => Mux23.IN34
i_sel[2] => Mux24.IN34
i_sel[2] => Mux25.IN34
i_sel[2] => Mux26.IN34
i_sel[2] => Mux27.IN34
i_sel[2] => Mux28.IN34
i_sel[2] => Mux29.IN34
i_sel[2] => Mux30.IN34
i_sel[2] => Mux31.IN34
i_sel[3] => Mux0.IN33
i_sel[3] => Mux1.IN33
i_sel[3] => Mux2.IN33
i_sel[3] => Mux3.IN33
i_sel[3] => Mux4.IN33
i_sel[3] => Mux5.IN33
i_sel[3] => Mux6.IN33
i_sel[3] => Mux7.IN33
i_sel[3] => Mux8.IN33
i_sel[3] => Mux9.IN33
i_sel[3] => Mux10.IN33
i_sel[3] => Mux11.IN33
i_sel[3] => Mux12.IN33
i_sel[3] => Mux13.IN33
i_sel[3] => Mux14.IN33
i_sel[3] => Mux15.IN33
i_sel[3] => Mux16.IN33
i_sel[3] => Mux17.IN33
i_sel[3] => Mux18.IN33
i_sel[3] => Mux19.IN33
i_sel[3] => Mux20.IN33
i_sel[3] => Mux21.IN33
i_sel[3] => Mux22.IN33
i_sel[3] => Mux23.IN33
i_sel[3] => Mux24.IN33
i_sel[3] => Mux25.IN33
i_sel[3] => Mux26.IN33
i_sel[3] => Mux27.IN33
i_sel[3] => Mux28.IN33
i_sel[3] => Mux29.IN33
i_sel[3] => Mux30.IN33
i_sel[3] => Mux31.IN33
i_sel[4] => Mux0.IN32
i_sel[4] => Mux1.IN32
i_sel[4] => Mux2.IN32
i_sel[4] => Mux3.IN32
i_sel[4] => Mux4.IN32
i_sel[4] => Mux5.IN32
i_sel[4] => Mux6.IN32
i_sel[4] => Mux7.IN32
i_sel[4] => Mux8.IN32
i_sel[4] => Mux9.IN32
i_sel[4] => Mux10.IN32
i_sel[4] => Mux11.IN32
i_sel[4] => Mux12.IN32
i_sel[4] => Mux13.IN32
i_sel[4] => Mux14.IN32
i_sel[4] => Mux15.IN32
i_sel[4] => Mux16.IN32
i_sel[4] => Mux17.IN32
i_sel[4] => Mux18.IN32
i_sel[4] => Mux19.IN32
i_sel[4] => Mux20.IN32
i_sel[4] => Mux21.IN32
i_sel[4] => Mux22.IN32
i_sel[4] => Mux23.IN32
i_sel[4] => Mux24.IN32
i_sel[4] => Mux25.IN32
i_sel[4] => Mux26.IN32
i_sel[4] => Mux27.IN32
i_sel[4] => Mux28.IN32
i_sel[4] => Mux29.IN32
i_sel[4] => Mux30.IN32
i_sel[4] => Mux31.IN32
o_out[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
o_out[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
o_out[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
o_out[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
o_out[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
o_out[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
o_out[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
o_out[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
o_out[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
o_out[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
o_out[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
o_out[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
o_out[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
o_out[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
o_out[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
o_out[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
o_out[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
o_out[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
o_out[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
o_out[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
o_out[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
o_out[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
o_out[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o_out[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
o_out[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o_out[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o_out[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o_out[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o_out[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o_out[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_out[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_out[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|register_file:reg_file|mux_32_1:mux3
i_in[31][0] => Mux31.IN31
i_in[31][1] => Mux30.IN31
i_in[31][2] => Mux29.IN31
i_in[31][3] => Mux28.IN31
i_in[31][4] => Mux27.IN31
i_in[31][5] => Mux26.IN31
i_in[31][6] => Mux25.IN31
i_in[31][7] => Mux24.IN31
i_in[31][8] => Mux23.IN31
i_in[31][9] => Mux22.IN31
i_in[31][10] => Mux21.IN31
i_in[31][11] => Mux20.IN31
i_in[31][12] => Mux19.IN31
i_in[31][13] => Mux18.IN31
i_in[31][14] => Mux17.IN31
i_in[31][15] => Mux16.IN31
i_in[31][16] => Mux15.IN31
i_in[31][17] => Mux14.IN31
i_in[31][18] => Mux13.IN31
i_in[31][19] => Mux12.IN31
i_in[31][20] => Mux11.IN31
i_in[31][21] => Mux10.IN31
i_in[31][22] => Mux9.IN31
i_in[31][23] => Mux8.IN31
i_in[31][24] => Mux7.IN31
i_in[31][25] => Mux6.IN31
i_in[31][26] => Mux5.IN31
i_in[31][27] => Mux4.IN31
i_in[31][28] => Mux3.IN31
i_in[31][29] => Mux2.IN31
i_in[31][30] => Mux1.IN31
i_in[31][31] => Mux0.IN31
i_in[30][0] => Mux31.IN30
i_in[30][1] => Mux30.IN30
i_in[30][2] => Mux29.IN30
i_in[30][3] => Mux28.IN30
i_in[30][4] => Mux27.IN30
i_in[30][5] => Mux26.IN30
i_in[30][6] => Mux25.IN30
i_in[30][7] => Mux24.IN30
i_in[30][8] => Mux23.IN30
i_in[30][9] => Mux22.IN30
i_in[30][10] => Mux21.IN30
i_in[30][11] => Mux20.IN30
i_in[30][12] => Mux19.IN30
i_in[30][13] => Mux18.IN30
i_in[30][14] => Mux17.IN30
i_in[30][15] => Mux16.IN30
i_in[30][16] => Mux15.IN30
i_in[30][17] => Mux14.IN30
i_in[30][18] => Mux13.IN30
i_in[30][19] => Mux12.IN30
i_in[30][20] => Mux11.IN30
i_in[30][21] => Mux10.IN30
i_in[30][22] => Mux9.IN30
i_in[30][23] => Mux8.IN30
i_in[30][24] => Mux7.IN30
i_in[30][25] => Mux6.IN30
i_in[30][26] => Mux5.IN30
i_in[30][27] => Mux4.IN30
i_in[30][28] => Mux3.IN30
i_in[30][29] => Mux2.IN30
i_in[30][30] => Mux1.IN30
i_in[30][31] => Mux0.IN30
i_in[29][0] => Mux31.IN29
i_in[29][1] => Mux30.IN29
i_in[29][2] => Mux29.IN29
i_in[29][3] => Mux28.IN29
i_in[29][4] => Mux27.IN29
i_in[29][5] => Mux26.IN29
i_in[29][6] => Mux25.IN29
i_in[29][7] => Mux24.IN29
i_in[29][8] => Mux23.IN29
i_in[29][9] => Mux22.IN29
i_in[29][10] => Mux21.IN29
i_in[29][11] => Mux20.IN29
i_in[29][12] => Mux19.IN29
i_in[29][13] => Mux18.IN29
i_in[29][14] => Mux17.IN29
i_in[29][15] => Mux16.IN29
i_in[29][16] => Mux15.IN29
i_in[29][17] => Mux14.IN29
i_in[29][18] => Mux13.IN29
i_in[29][19] => Mux12.IN29
i_in[29][20] => Mux11.IN29
i_in[29][21] => Mux10.IN29
i_in[29][22] => Mux9.IN29
i_in[29][23] => Mux8.IN29
i_in[29][24] => Mux7.IN29
i_in[29][25] => Mux6.IN29
i_in[29][26] => Mux5.IN29
i_in[29][27] => Mux4.IN29
i_in[29][28] => Mux3.IN29
i_in[29][29] => Mux2.IN29
i_in[29][30] => Mux1.IN29
i_in[29][31] => Mux0.IN29
i_in[28][0] => Mux31.IN28
i_in[28][1] => Mux30.IN28
i_in[28][2] => Mux29.IN28
i_in[28][3] => Mux28.IN28
i_in[28][4] => Mux27.IN28
i_in[28][5] => Mux26.IN28
i_in[28][6] => Mux25.IN28
i_in[28][7] => Mux24.IN28
i_in[28][8] => Mux23.IN28
i_in[28][9] => Mux22.IN28
i_in[28][10] => Mux21.IN28
i_in[28][11] => Mux20.IN28
i_in[28][12] => Mux19.IN28
i_in[28][13] => Mux18.IN28
i_in[28][14] => Mux17.IN28
i_in[28][15] => Mux16.IN28
i_in[28][16] => Mux15.IN28
i_in[28][17] => Mux14.IN28
i_in[28][18] => Mux13.IN28
i_in[28][19] => Mux12.IN28
i_in[28][20] => Mux11.IN28
i_in[28][21] => Mux10.IN28
i_in[28][22] => Mux9.IN28
i_in[28][23] => Mux8.IN28
i_in[28][24] => Mux7.IN28
i_in[28][25] => Mux6.IN28
i_in[28][26] => Mux5.IN28
i_in[28][27] => Mux4.IN28
i_in[28][28] => Mux3.IN28
i_in[28][29] => Mux2.IN28
i_in[28][30] => Mux1.IN28
i_in[28][31] => Mux0.IN28
i_in[27][0] => Mux31.IN27
i_in[27][1] => Mux30.IN27
i_in[27][2] => Mux29.IN27
i_in[27][3] => Mux28.IN27
i_in[27][4] => Mux27.IN27
i_in[27][5] => Mux26.IN27
i_in[27][6] => Mux25.IN27
i_in[27][7] => Mux24.IN27
i_in[27][8] => Mux23.IN27
i_in[27][9] => Mux22.IN27
i_in[27][10] => Mux21.IN27
i_in[27][11] => Mux20.IN27
i_in[27][12] => Mux19.IN27
i_in[27][13] => Mux18.IN27
i_in[27][14] => Mux17.IN27
i_in[27][15] => Mux16.IN27
i_in[27][16] => Mux15.IN27
i_in[27][17] => Mux14.IN27
i_in[27][18] => Mux13.IN27
i_in[27][19] => Mux12.IN27
i_in[27][20] => Mux11.IN27
i_in[27][21] => Mux10.IN27
i_in[27][22] => Mux9.IN27
i_in[27][23] => Mux8.IN27
i_in[27][24] => Mux7.IN27
i_in[27][25] => Mux6.IN27
i_in[27][26] => Mux5.IN27
i_in[27][27] => Mux4.IN27
i_in[27][28] => Mux3.IN27
i_in[27][29] => Mux2.IN27
i_in[27][30] => Mux1.IN27
i_in[27][31] => Mux0.IN27
i_in[26][0] => Mux31.IN26
i_in[26][1] => Mux30.IN26
i_in[26][2] => Mux29.IN26
i_in[26][3] => Mux28.IN26
i_in[26][4] => Mux27.IN26
i_in[26][5] => Mux26.IN26
i_in[26][6] => Mux25.IN26
i_in[26][7] => Mux24.IN26
i_in[26][8] => Mux23.IN26
i_in[26][9] => Mux22.IN26
i_in[26][10] => Mux21.IN26
i_in[26][11] => Mux20.IN26
i_in[26][12] => Mux19.IN26
i_in[26][13] => Mux18.IN26
i_in[26][14] => Mux17.IN26
i_in[26][15] => Mux16.IN26
i_in[26][16] => Mux15.IN26
i_in[26][17] => Mux14.IN26
i_in[26][18] => Mux13.IN26
i_in[26][19] => Mux12.IN26
i_in[26][20] => Mux11.IN26
i_in[26][21] => Mux10.IN26
i_in[26][22] => Mux9.IN26
i_in[26][23] => Mux8.IN26
i_in[26][24] => Mux7.IN26
i_in[26][25] => Mux6.IN26
i_in[26][26] => Mux5.IN26
i_in[26][27] => Mux4.IN26
i_in[26][28] => Mux3.IN26
i_in[26][29] => Mux2.IN26
i_in[26][30] => Mux1.IN26
i_in[26][31] => Mux0.IN26
i_in[25][0] => Mux31.IN25
i_in[25][1] => Mux30.IN25
i_in[25][2] => Mux29.IN25
i_in[25][3] => Mux28.IN25
i_in[25][4] => Mux27.IN25
i_in[25][5] => Mux26.IN25
i_in[25][6] => Mux25.IN25
i_in[25][7] => Mux24.IN25
i_in[25][8] => Mux23.IN25
i_in[25][9] => Mux22.IN25
i_in[25][10] => Mux21.IN25
i_in[25][11] => Mux20.IN25
i_in[25][12] => Mux19.IN25
i_in[25][13] => Mux18.IN25
i_in[25][14] => Mux17.IN25
i_in[25][15] => Mux16.IN25
i_in[25][16] => Mux15.IN25
i_in[25][17] => Mux14.IN25
i_in[25][18] => Mux13.IN25
i_in[25][19] => Mux12.IN25
i_in[25][20] => Mux11.IN25
i_in[25][21] => Mux10.IN25
i_in[25][22] => Mux9.IN25
i_in[25][23] => Mux8.IN25
i_in[25][24] => Mux7.IN25
i_in[25][25] => Mux6.IN25
i_in[25][26] => Mux5.IN25
i_in[25][27] => Mux4.IN25
i_in[25][28] => Mux3.IN25
i_in[25][29] => Mux2.IN25
i_in[25][30] => Mux1.IN25
i_in[25][31] => Mux0.IN25
i_in[24][0] => Mux31.IN24
i_in[24][1] => Mux30.IN24
i_in[24][2] => Mux29.IN24
i_in[24][3] => Mux28.IN24
i_in[24][4] => Mux27.IN24
i_in[24][5] => Mux26.IN24
i_in[24][6] => Mux25.IN24
i_in[24][7] => Mux24.IN24
i_in[24][8] => Mux23.IN24
i_in[24][9] => Mux22.IN24
i_in[24][10] => Mux21.IN24
i_in[24][11] => Mux20.IN24
i_in[24][12] => Mux19.IN24
i_in[24][13] => Mux18.IN24
i_in[24][14] => Mux17.IN24
i_in[24][15] => Mux16.IN24
i_in[24][16] => Mux15.IN24
i_in[24][17] => Mux14.IN24
i_in[24][18] => Mux13.IN24
i_in[24][19] => Mux12.IN24
i_in[24][20] => Mux11.IN24
i_in[24][21] => Mux10.IN24
i_in[24][22] => Mux9.IN24
i_in[24][23] => Mux8.IN24
i_in[24][24] => Mux7.IN24
i_in[24][25] => Mux6.IN24
i_in[24][26] => Mux5.IN24
i_in[24][27] => Mux4.IN24
i_in[24][28] => Mux3.IN24
i_in[24][29] => Mux2.IN24
i_in[24][30] => Mux1.IN24
i_in[24][31] => Mux0.IN24
i_in[23][0] => Mux31.IN23
i_in[23][1] => Mux30.IN23
i_in[23][2] => Mux29.IN23
i_in[23][3] => Mux28.IN23
i_in[23][4] => Mux27.IN23
i_in[23][5] => Mux26.IN23
i_in[23][6] => Mux25.IN23
i_in[23][7] => Mux24.IN23
i_in[23][8] => Mux23.IN23
i_in[23][9] => Mux22.IN23
i_in[23][10] => Mux21.IN23
i_in[23][11] => Mux20.IN23
i_in[23][12] => Mux19.IN23
i_in[23][13] => Mux18.IN23
i_in[23][14] => Mux17.IN23
i_in[23][15] => Mux16.IN23
i_in[23][16] => Mux15.IN23
i_in[23][17] => Mux14.IN23
i_in[23][18] => Mux13.IN23
i_in[23][19] => Mux12.IN23
i_in[23][20] => Mux11.IN23
i_in[23][21] => Mux10.IN23
i_in[23][22] => Mux9.IN23
i_in[23][23] => Mux8.IN23
i_in[23][24] => Mux7.IN23
i_in[23][25] => Mux6.IN23
i_in[23][26] => Mux5.IN23
i_in[23][27] => Mux4.IN23
i_in[23][28] => Mux3.IN23
i_in[23][29] => Mux2.IN23
i_in[23][30] => Mux1.IN23
i_in[23][31] => Mux0.IN23
i_in[22][0] => Mux31.IN22
i_in[22][1] => Mux30.IN22
i_in[22][2] => Mux29.IN22
i_in[22][3] => Mux28.IN22
i_in[22][4] => Mux27.IN22
i_in[22][5] => Mux26.IN22
i_in[22][6] => Mux25.IN22
i_in[22][7] => Mux24.IN22
i_in[22][8] => Mux23.IN22
i_in[22][9] => Mux22.IN22
i_in[22][10] => Mux21.IN22
i_in[22][11] => Mux20.IN22
i_in[22][12] => Mux19.IN22
i_in[22][13] => Mux18.IN22
i_in[22][14] => Mux17.IN22
i_in[22][15] => Mux16.IN22
i_in[22][16] => Mux15.IN22
i_in[22][17] => Mux14.IN22
i_in[22][18] => Mux13.IN22
i_in[22][19] => Mux12.IN22
i_in[22][20] => Mux11.IN22
i_in[22][21] => Mux10.IN22
i_in[22][22] => Mux9.IN22
i_in[22][23] => Mux8.IN22
i_in[22][24] => Mux7.IN22
i_in[22][25] => Mux6.IN22
i_in[22][26] => Mux5.IN22
i_in[22][27] => Mux4.IN22
i_in[22][28] => Mux3.IN22
i_in[22][29] => Mux2.IN22
i_in[22][30] => Mux1.IN22
i_in[22][31] => Mux0.IN22
i_in[21][0] => Mux31.IN21
i_in[21][1] => Mux30.IN21
i_in[21][2] => Mux29.IN21
i_in[21][3] => Mux28.IN21
i_in[21][4] => Mux27.IN21
i_in[21][5] => Mux26.IN21
i_in[21][6] => Mux25.IN21
i_in[21][7] => Mux24.IN21
i_in[21][8] => Mux23.IN21
i_in[21][9] => Mux22.IN21
i_in[21][10] => Mux21.IN21
i_in[21][11] => Mux20.IN21
i_in[21][12] => Mux19.IN21
i_in[21][13] => Mux18.IN21
i_in[21][14] => Mux17.IN21
i_in[21][15] => Mux16.IN21
i_in[21][16] => Mux15.IN21
i_in[21][17] => Mux14.IN21
i_in[21][18] => Mux13.IN21
i_in[21][19] => Mux12.IN21
i_in[21][20] => Mux11.IN21
i_in[21][21] => Mux10.IN21
i_in[21][22] => Mux9.IN21
i_in[21][23] => Mux8.IN21
i_in[21][24] => Mux7.IN21
i_in[21][25] => Mux6.IN21
i_in[21][26] => Mux5.IN21
i_in[21][27] => Mux4.IN21
i_in[21][28] => Mux3.IN21
i_in[21][29] => Mux2.IN21
i_in[21][30] => Mux1.IN21
i_in[21][31] => Mux0.IN21
i_in[20][0] => Mux31.IN20
i_in[20][1] => Mux30.IN20
i_in[20][2] => Mux29.IN20
i_in[20][3] => Mux28.IN20
i_in[20][4] => Mux27.IN20
i_in[20][5] => Mux26.IN20
i_in[20][6] => Mux25.IN20
i_in[20][7] => Mux24.IN20
i_in[20][8] => Mux23.IN20
i_in[20][9] => Mux22.IN20
i_in[20][10] => Mux21.IN20
i_in[20][11] => Mux20.IN20
i_in[20][12] => Mux19.IN20
i_in[20][13] => Mux18.IN20
i_in[20][14] => Mux17.IN20
i_in[20][15] => Mux16.IN20
i_in[20][16] => Mux15.IN20
i_in[20][17] => Mux14.IN20
i_in[20][18] => Mux13.IN20
i_in[20][19] => Mux12.IN20
i_in[20][20] => Mux11.IN20
i_in[20][21] => Mux10.IN20
i_in[20][22] => Mux9.IN20
i_in[20][23] => Mux8.IN20
i_in[20][24] => Mux7.IN20
i_in[20][25] => Mux6.IN20
i_in[20][26] => Mux5.IN20
i_in[20][27] => Mux4.IN20
i_in[20][28] => Mux3.IN20
i_in[20][29] => Mux2.IN20
i_in[20][30] => Mux1.IN20
i_in[20][31] => Mux0.IN20
i_in[19][0] => Mux31.IN19
i_in[19][1] => Mux30.IN19
i_in[19][2] => Mux29.IN19
i_in[19][3] => Mux28.IN19
i_in[19][4] => Mux27.IN19
i_in[19][5] => Mux26.IN19
i_in[19][6] => Mux25.IN19
i_in[19][7] => Mux24.IN19
i_in[19][8] => Mux23.IN19
i_in[19][9] => Mux22.IN19
i_in[19][10] => Mux21.IN19
i_in[19][11] => Mux20.IN19
i_in[19][12] => Mux19.IN19
i_in[19][13] => Mux18.IN19
i_in[19][14] => Mux17.IN19
i_in[19][15] => Mux16.IN19
i_in[19][16] => Mux15.IN19
i_in[19][17] => Mux14.IN19
i_in[19][18] => Mux13.IN19
i_in[19][19] => Mux12.IN19
i_in[19][20] => Mux11.IN19
i_in[19][21] => Mux10.IN19
i_in[19][22] => Mux9.IN19
i_in[19][23] => Mux8.IN19
i_in[19][24] => Mux7.IN19
i_in[19][25] => Mux6.IN19
i_in[19][26] => Mux5.IN19
i_in[19][27] => Mux4.IN19
i_in[19][28] => Mux3.IN19
i_in[19][29] => Mux2.IN19
i_in[19][30] => Mux1.IN19
i_in[19][31] => Mux0.IN19
i_in[18][0] => Mux31.IN18
i_in[18][1] => Mux30.IN18
i_in[18][2] => Mux29.IN18
i_in[18][3] => Mux28.IN18
i_in[18][4] => Mux27.IN18
i_in[18][5] => Mux26.IN18
i_in[18][6] => Mux25.IN18
i_in[18][7] => Mux24.IN18
i_in[18][8] => Mux23.IN18
i_in[18][9] => Mux22.IN18
i_in[18][10] => Mux21.IN18
i_in[18][11] => Mux20.IN18
i_in[18][12] => Mux19.IN18
i_in[18][13] => Mux18.IN18
i_in[18][14] => Mux17.IN18
i_in[18][15] => Mux16.IN18
i_in[18][16] => Mux15.IN18
i_in[18][17] => Mux14.IN18
i_in[18][18] => Mux13.IN18
i_in[18][19] => Mux12.IN18
i_in[18][20] => Mux11.IN18
i_in[18][21] => Mux10.IN18
i_in[18][22] => Mux9.IN18
i_in[18][23] => Mux8.IN18
i_in[18][24] => Mux7.IN18
i_in[18][25] => Mux6.IN18
i_in[18][26] => Mux5.IN18
i_in[18][27] => Mux4.IN18
i_in[18][28] => Mux3.IN18
i_in[18][29] => Mux2.IN18
i_in[18][30] => Mux1.IN18
i_in[18][31] => Mux0.IN18
i_in[17][0] => Mux31.IN17
i_in[17][1] => Mux30.IN17
i_in[17][2] => Mux29.IN17
i_in[17][3] => Mux28.IN17
i_in[17][4] => Mux27.IN17
i_in[17][5] => Mux26.IN17
i_in[17][6] => Mux25.IN17
i_in[17][7] => Mux24.IN17
i_in[17][8] => Mux23.IN17
i_in[17][9] => Mux22.IN17
i_in[17][10] => Mux21.IN17
i_in[17][11] => Mux20.IN17
i_in[17][12] => Mux19.IN17
i_in[17][13] => Mux18.IN17
i_in[17][14] => Mux17.IN17
i_in[17][15] => Mux16.IN17
i_in[17][16] => Mux15.IN17
i_in[17][17] => Mux14.IN17
i_in[17][18] => Mux13.IN17
i_in[17][19] => Mux12.IN17
i_in[17][20] => Mux11.IN17
i_in[17][21] => Mux10.IN17
i_in[17][22] => Mux9.IN17
i_in[17][23] => Mux8.IN17
i_in[17][24] => Mux7.IN17
i_in[17][25] => Mux6.IN17
i_in[17][26] => Mux5.IN17
i_in[17][27] => Mux4.IN17
i_in[17][28] => Mux3.IN17
i_in[17][29] => Mux2.IN17
i_in[17][30] => Mux1.IN17
i_in[17][31] => Mux0.IN17
i_in[16][0] => Mux31.IN16
i_in[16][1] => Mux30.IN16
i_in[16][2] => Mux29.IN16
i_in[16][3] => Mux28.IN16
i_in[16][4] => Mux27.IN16
i_in[16][5] => Mux26.IN16
i_in[16][6] => Mux25.IN16
i_in[16][7] => Mux24.IN16
i_in[16][8] => Mux23.IN16
i_in[16][9] => Mux22.IN16
i_in[16][10] => Mux21.IN16
i_in[16][11] => Mux20.IN16
i_in[16][12] => Mux19.IN16
i_in[16][13] => Mux18.IN16
i_in[16][14] => Mux17.IN16
i_in[16][15] => Mux16.IN16
i_in[16][16] => Mux15.IN16
i_in[16][17] => Mux14.IN16
i_in[16][18] => Mux13.IN16
i_in[16][19] => Mux12.IN16
i_in[16][20] => Mux11.IN16
i_in[16][21] => Mux10.IN16
i_in[16][22] => Mux9.IN16
i_in[16][23] => Mux8.IN16
i_in[16][24] => Mux7.IN16
i_in[16][25] => Mux6.IN16
i_in[16][26] => Mux5.IN16
i_in[16][27] => Mux4.IN16
i_in[16][28] => Mux3.IN16
i_in[16][29] => Mux2.IN16
i_in[16][30] => Mux1.IN16
i_in[16][31] => Mux0.IN16
i_in[15][0] => Mux31.IN15
i_in[15][1] => Mux30.IN15
i_in[15][2] => Mux29.IN15
i_in[15][3] => Mux28.IN15
i_in[15][4] => Mux27.IN15
i_in[15][5] => Mux26.IN15
i_in[15][6] => Mux25.IN15
i_in[15][7] => Mux24.IN15
i_in[15][8] => Mux23.IN15
i_in[15][9] => Mux22.IN15
i_in[15][10] => Mux21.IN15
i_in[15][11] => Mux20.IN15
i_in[15][12] => Mux19.IN15
i_in[15][13] => Mux18.IN15
i_in[15][14] => Mux17.IN15
i_in[15][15] => Mux16.IN15
i_in[15][16] => Mux15.IN15
i_in[15][17] => Mux14.IN15
i_in[15][18] => Mux13.IN15
i_in[15][19] => Mux12.IN15
i_in[15][20] => Mux11.IN15
i_in[15][21] => Mux10.IN15
i_in[15][22] => Mux9.IN15
i_in[15][23] => Mux8.IN15
i_in[15][24] => Mux7.IN15
i_in[15][25] => Mux6.IN15
i_in[15][26] => Mux5.IN15
i_in[15][27] => Mux4.IN15
i_in[15][28] => Mux3.IN15
i_in[15][29] => Mux2.IN15
i_in[15][30] => Mux1.IN15
i_in[15][31] => Mux0.IN15
i_in[14][0] => Mux31.IN14
i_in[14][1] => Mux30.IN14
i_in[14][2] => Mux29.IN14
i_in[14][3] => Mux28.IN14
i_in[14][4] => Mux27.IN14
i_in[14][5] => Mux26.IN14
i_in[14][6] => Mux25.IN14
i_in[14][7] => Mux24.IN14
i_in[14][8] => Mux23.IN14
i_in[14][9] => Mux22.IN14
i_in[14][10] => Mux21.IN14
i_in[14][11] => Mux20.IN14
i_in[14][12] => Mux19.IN14
i_in[14][13] => Mux18.IN14
i_in[14][14] => Mux17.IN14
i_in[14][15] => Mux16.IN14
i_in[14][16] => Mux15.IN14
i_in[14][17] => Mux14.IN14
i_in[14][18] => Mux13.IN14
i_in[14][19] => Mux12.IN14
i_in[14][20] => Mux11.IN14
i_in[14][21] => Mux10.IN14
i_in[14][22] => Mux9.IN14
i_in[14][23] => Mux8.IN14
i_in[14][24] => Mux7.IN14
i_in[14][25] => Mux6.IN14
i_in[14][26] => Mux5.IN14
i_in[14][27] => Mux4.IN14
i_in[14][28] => Mux3.IN14
i_in[14][29] => Mux2.IN14
i_in[14][30] => Mux1.IN14
i_in[14][31] => Mux0.IN14
i_in[13][0] => Mux31.IN13
i_in[13][1] => Mux30.IN13
i_in[13][2] => Mux29.IN13
i_in[13][3] => Mux28.IN13
i_in[13][4] => Mux27.IN13
i_in[13][5] => Mux26.IN13
i_in[13][6] => Mux25.IN13
i_in[13][7] => Mux24.IN13
i_in[13][8] => Mux23.IN13
i_in[13][9] => Mux22.IN13
i_in[13][10] => Mux21.IN13
i_in[13][11] => Mux20.IN13
i_in[13][12] => Mux19.IN13
i_in[13][13] => Mux18.IN13
i_in[13][14] => Mux17.IN13
i_in[13][15] => Mux16.IN13
i_in[13][16] => Mux15.IN13
i_in[13][17] => Mux14.IN13
i_in[13][18] => Mux13.IN13
i_in[13][19] => Mux12.IN13
i_in[13][20] => Mux11.IN13
i_in[13][21] => Mux10.IN13
i_in[13][22] => Mux9.IN13
i_in[13][23] => Mux8.IN13
i_in[13][24] => Mux7.IN13
i_in[13][25] => Mux6.IN13
i_in[13][26] => Mux5.IN13
i_in[13][27] => Mux4.IN13
i_in[13][28] => Mux3.IN13
i_in[13][29] => Mux2.IN13
i_in[13][30] => Mux1.IN13
i_in[13][31] => Mux0.IN13
i_in[12][0] => Mux31.IN12
i_in[12][1] => Mux30.IN12
i_in[12][2] => Mux29.IN12
i_in[12][3] => Mux28.IN12
i_in[12][4] => Mux27.IN12
i_in[12][5] => Mux26.IN12
i_in[12][6] => Mux25.IN12
i_in[12][7] => Mux24.IN12
i_in[12][8] => Mux23.IN12
i_in[12][9] => Mux22.IN12
i_in[12][10] => Mux21.IN12
i_in[12][11] => Mux20.IN12
i_in[12][12] => Mux19.IN12
i_in[12][13] => Mux18.IN12
i_in[12][14] => Mux17.IN12
i_in[12][15] => Mux16.IN12
i_in[12][16] => Mux15.IN12
i_in[12][17] => Mux14.IN12
i_in[12][18] => Mux13.IN12
i_in[12][19] => Mux12.IN12
i_in[12][20] => Mux11.IN12
i_in[12][21] => Mux10.IN12
i_in[12][22] => Mux9.IN12
i_in[12][23] => Mux8.IN12
i_in[12][24] => Mux7.IN12
i_in[12][25] => Mux6.IN12
i_in[12][26] => Mux5.IN12
i_in[12][27] => Mux4.IN12
i_in[12][28] => Mux3.IN12
i_in[12][29] => Mux2.IN12
i_in[12][30] => Mux1.IN12
i_in[12][31] => Mux0.IN12
i_in[11][0] => Mux31.IN11
i_in[11][1] => Mux30.IN11
i_in[11][2] => Mux29.IN11
i_in[11][3] => Mux28.IN11
i_in[11][4] => Mux27.IN11
i_in[11][5] => Mux26.IN11
i_in[11][6] => Mux25.IN11
i_in[11][7] => Mux24.IN11
i_in[11][8] => Mux23.IN11
i_in[11][9] => Mux22.IN11
i_in[11][10] => Mux21.IN11
i_in[11][11] => Mux20.IN11
i_in[11][12] => Mux19.IN11
i_in[11][13] => Mux18.IN11
i_in[11][14] => Mux17.IN11
i_in[11][15] => Mux16.IN11
i_in[11][16] => Mux15.IN11
i_in[11][17] => Mux14.IN11
i_in[11][18] => Mux13.IN11
i_in[11][19] => Mux12.IN11
i_in[11][20] => Mux11.IN11
i_in[11][21] => Mux10.IN11
i_in[11][22] => Mux9.IN11
i_in[11][23] => Mux8.IN11
i_in[11][24] => Mux7.IN11
i_in[11][25] => Mux6.IN11
i_in[11][26] => Mux5.IN11
i_in[11][27] => Mux4.IN11
i_in[11][28] => Mux3.IN11
i_in[11][29] => Mux2.IN11
i_in[11][30] => Mux1.IN11
i_in[11][31] => Mux0.IN11
i_in[10][0] => Mux31.IN10
i_in[10][1] => Mux30.IN10
i_in[10][2] => Mux29.IN10
i_in[10][3] => Mux28.IN10
i_in[10][4] => Mux27.IN10
i_in[10][5] => Mux26.IN10
i_in[10][6] => Mux25.IN10
i_in[10][7] => Mux24.IN10
i_in[10][8] => Mux23.IN10
i_in[10][9] => Mux22.IN10
i_in[10][10] => Mux21.IN10
i_in[10][11] => Mux20.IN10
i_in[10][12] => Mux19.IN10
i_in[10][13] => Mux18.IN10
i_in[10][14] => Mux17.IN10
i_in[10][15] => Mux16.IN10
i_in[10][16] => Mux15.IN10
i_in[10][17] => Mux14.IN10
i_in[10][18] => Mux13.IN10
i_in[10][19] => Mux12.IN10
i_in[10][20] => Mux11.IN10
i_in[10][21] => Mux10.IN10
i_in[10][22] => Mux9.IN10
i_in[10][23] => Mux8.IN10
i_in[10][24] => Mux7.IN10
i_in[10][25] => Mux6.IN10
i_in[10][26] => Mux5.IN10
i_in[10][27] => Mux4.IN10
i_in[10][28] => Mux3.IN10
i_in[10][29] => Mux2.IN10
i_in[10][30] => Mux1.IN10
i_in[10][31] => Mux0.IN10
i_in[9][0] => Mux31.IN9
i_in[9][1] => Mux30.IN9
i_in[9][2] => Mux29.IN9
i_in[9][3] => Mux28.IN9
i_in[9][4] => Mux27.IN9
i_in[9][5] => Mux26.IN9
i_in[9][6] => Mux25.IN9
i_in[9][7] => Mux24.IN9
i_in[9][8] => Mux23.IN9
i_in[9][9] => Mux22.IN9
i_in[9][10] => Mux21.IN9
i_in[9][11] => Mux20.IN9
i_in[9][12] => Mux19.IN9
i_in[9][13] => Mux18.IN9
i_in[9][14] => Mux17.IN9
i_in[9][15] => Mux16.IN9
i_in[9][16] => Mux15.IN9
i_in[9][17] => Mux14.IN9
i_in[9][18] => Mux13.IN9
i_in[9][19] => Mux12.IN9
i_in[9][20] => Mux11.IN9
i_in[9][21] => Mux10.IN9
i_in[9][22] => Mux9.IN9
i_in[9][23] => Mux8.IN9
i_in[9][24] => Mux7.IN9
i_in[9][25] => Mux6.IN9
i_in[9][26] => Mux5.IN9
i_in[9][27] => Mux4.IN9
i_in[9][28] => Mux3.IN9
i_in[9][29] => Mux2.IN9
i_in[9][30] => Mux1.IN9
i_in[9][31] => Mux0.IN9
i_in[8][0] => Mux31.IN8
i_in[8][1] => Mux30.IN8
i_in[8][2] => Mux29.IN8
i_in[8][3] => Mux28.IN8
i_in[8][4] => Mux27.IN8
i_in[8][5] => Mux26.IN8
i_in[8][6] => Mux25.IN8
i_in[8][7] => Mux24.IN8
i_in[8][8] => Mux23.IN8
i_in[8][9] => Mux22.IN8
i_in[8][10] => Mux21.IN8
i_in[8][11] => Mux20.IN8
i_in[8][12] => Mux19.IN8
i_in[8][13] => Mux18.IN8
i_in[8][14] => Mux17.IN8
i_in[8][15] => Mux16.IN8
i_in[8][16] => Mux15.IN8
i_in[8][17] => Mux14.IN8
i_in[8][18] => Mux13.IN8
i_in[8][19] => Mux12.IN8
i_in[8][20] => Mux11.IN8
i_in[8][21] => Mux10.IN8
i_in[8][22] => Mux9.IN8
i_in[8][23] => Mux8.IN8
i_in[8][24] => Mux7.IN8
i_in[8][25] => Mux6.IN8
i_in[8][26] => Mux5.IN8
i_in[8][27] => Mux4.IN8
i_in[8][28] => Mux3.IN8
i_in[8][29] => Mux2.IN8
i_in[8][30] => Mux1.IN8
i_in[8][31] => Mux0.IN8
i_in[7][0] => Mux31.IN7
i_in[7][1] => Mux30.IN7
i_in[7][2] => Mux29.IN7
i_in[7][3] => Mux28.IN7
i_in[7][4] => Mux27.IN7
i_in[7][5] => Mux26.IN7
i_in[7][6] => Mux25.IN7
i_in[7][7] => Mux24.IN7
i_in[7][8] => Mux23.IN7
i_in[7][9] => Mux22.IN7
i_in[7][10] => Mux21.IN7
i_in[7][11] => Mux20.IN7
i_in[7][12] => Mux19.IN7
i_in[7][13] => Mux18.IN7
i_in[7][14] => Mux17.IN7
i_in[7][15] => Mux16.IN7
i_in[7][16] => Mux15.IN7
i_in[7][17] => Mux14.IN7
i_in[7][18] => Mux13.IN7
i_in[7][19] => Mux12.IN7
i_in[7][20] => Mux11.IN7
i_in[7][21] => Mux10.IN7
i_in[7][22] => Mux9.IN7
i_in[7][23] => Mux8.IN7
i_in[7][24] => Mux7.IN7
i_in[7][25] => Mux6.IN7
i_in[7][26] => Mux5.IN7
i_in[7][27] => Mux4.IN7
i_in[7][28] => Mux3.IN7
i_in[7][29] => Mux2.IN7
i_in[7][30] => Mux1.IN7
i_in[7][31] => Mux0.IN7
i_in[6][0] => Mux31.IN6
i_in[6][1] => Mux30.IN6
i_in[6][2] => Mux29.IN6
i_in[6][3] => Mux28.IN6
i_in[6][4] => Mux27.IN6
i_in[6][5] => Mux26.IN6
i_in[6][6] => Mux25.IN6
i_in[6][7] => Mux24.IN6
i_in[6][8] => Mux23.IN6
i_in[6][9] => Mux22.IN6
i_in[6][10] => Mux21.IN6
i_in[6][11] => Mux20.IN6
i_in[6][12] => Mux19.IN6
i_in[6][13] => Mux18.IN6
i_in[6][14] => Mux17.IN6
i_in[6][15] => Mux16.IN6
i_in[6][16] => Mux15.IN6
i_in[6][17] => Mux14.IN6
i_in[6][18] => Mux13.IN6
i_in[6][19] => Mux12.IN6
i_in[6][20] => Mux11.IN6
i_in[6][21] => Mux10.IN6
i_in[6][22] => Mux9.IN6
i_in[6][23] => Mux8.IN6
i_in[6][24] => Mux7.IN6
i_in[6][25] => Mux6.IN6
i_in[6][26] => Mux5.IN6
i_in[6][27] => Mux4.IN6
i_in[6][28] => Mux3.IN6
i_in[6][29] => Mux2.IN6
i_in[6][30] => Mux1.IN6
i_in[6][31] => Mux0.IN6
i_in[5][0] => Mux31.IN5
i_in[5][1] => Mux30.IN5
i_in[5][2] => Mux29.IN5
i_in[5][3] => Mux28.IN5
i_in[5][4] => Mux27.IN5
i_in[5][5] => Mux26.IN5
i_in[5][6] => Mux25.IN5
i_in[5][7] => Mux24.IN5
i_in[5][8] => Mux23.IN5
i_in[5][9] => Mux22.IN5
i_in[5][10] => Mux21.IN5
i_in[5][11] => Mux20.IN5
i_in[5][12] => Mux19.IN5
i_in[5][13] => Mux18.IN5
i_in[5][14] => Mux17.IN5
i_in[5][15] => Mux16.IN5
i_in[5][16] => Mux15.IN5
i_in[5][17] => Mux14.IN5
i_in[5][18] => Mux13.IN5
i_in[5][19] => Mux12.IN5
i_in[5][20] => Mux11.IN5
i_in[5][21] => Mux10.IN5
i_in[5][22] => Mux9.IN5
i_in[5][23] => Mux8.IN5
i_in[5][24] => Mux7.IN5
i_in[5][25] => Mux6.IN5
i_in[5][26] => Mux5.IN5
i_in[5][27] => Mux4.IN5
i_in[5][28] => Mux3.IN5
i_in[5][29] => Mux2.IN5
i_in[5][30] => Mux1.IN5
i_in[5][31] => Mux0.IN5
i_in[4][0] => Mux31.IN4
i_in[4][1] => Mux30.IN4
i_in[4][2] => Mux29.IN4
i_in[4][3] => Mux28.IN4
i_in[4][4] => Mux27.IN4
i_in[4][5] => Mux26.IN4
i_in[4][6] => Mux25.IN4
i_in[4][7] => Mux24.IN4
i_in[4][8] => Mux23.IN4
i_in[4][9] => Mux22.IN4
i_in[4][10] => Mux21.IN4
i_in[4][11] => Mux20.IN4
i_in[4][12] => Mux19.IN4
i_in[4][13] => Mux18.IN4
i_in[4][14] => Mux17.IN4
i_in[4][15] => Mux16.IN4
i_in[4][16] => Mux15.IN4
i_in[4][17] => Mux14.IN4
i_in[4][18] => Mux13.IN4
i_in[4][19] => Mux12.IN4
i_in[4][20] => Mux11.IN4
i_in[4][21] => Mux10.IN4
i_in[4][22] => Mux9.IN4
i_in[4][23] => Mux8.IN4
i_in[4][24] => Mux7.IN4
i_in[4][25] => Mux6.IN4
i_in[4][26] => Mux5.IN4
i_in[4][27] => Mux4.IN4
i_in[4][28] => Mux3.IN4
i_in[4][29] => Mux2.IN4
i_in[4][30] => Mux1.IN4
i_in[4][31] => Mux0.IN4
i_in[3][0] => Mux31.IN3
i_in[3][1] => Mux30.IN3
i_in[3][2] => Mux29.IN3
i_in[3][3] => Mux28.IN3
i_in[3][4] => Mux27.IN3
i_in[3][5] => Mux26.IN3
i_in[3][6] => Mux25.IN3
i_in[3][7] => Mux24.IN3
i_in[3][8] => Mux23.IN3
i_in[3][9] => Mux22.IN3
i_in[3][10] => Mux21.IN3
i_in[3][11] => Mux20.IN3
i_in[3][12] => Mux19.IN3
i_in[3][13] => Mux18.IN3
i_in[3][14] => Mux17.IN3
i_in[3][15] => Mux16.IN3
i_in[3][16] => Mux15.IN3
i_in[3][17] => Mux14.IN3
i_in[3][18] => Mux13.IN3
i_in[3][19] => Mux12.IN3
i_in[3][20] => Mux11.IN3
i_in[3][21] => Mux10.IN3
i_in[3][22] => Mux9.IN3
i_in[3][23] => Mux8.IN3
i_in[3][24] => Mux7.IN3
i_in[3][25] => Mux6.IN3
i_in[3][26] => Mux5.IN3
i_in[3][27] => Mux4.IN3
i_in[3][28] => Mux3.IN3
i_in[3][29] => Mux2.IN3
i_in[3][30] => Mux1.IN3
i_in[3][31] => Mux0.IN3
i_in[2][0] => Mux31.IN2
i_in[2][1] => Mux30.IN2
i_in[2][2] => Mux29.IN2
i_in[2][3] => Mux28.IN2
i_in[2][4] => Mux27.IN2
i_in[2][5] => Mux26.IN2
i_in[2][6] => Mux25.IN2
i_in[2][7] => Mux24.IN2
i_in[2][8] => Mux23.IN2
i_in[2][9] => Mux22.IN2
i_in[2][10] => Mux21.IN2
i_in[2][11] => Mux20.IN2
i_in[2][12] => Mux19.IN2
i_in[2][13] => Mux18.IN2
i_in[2][14] => Mux17.IN2
i_in[2][15] => Mux16.IN2
i_in[2][16] => Mux15.IN2
i_in[2][17] => Mux14.IN2
i_in[2][18] => Mux13.IN2
i_in[2][19] => Mux12.IN2
i_in[2][20] => Mux11.IN2
i_in[2][21] => Mux10.IN2
i_in[2][22] => Mux9.IN2
i_in[2][23] => Mux8.IN2
i_in[2][24] => Mux7.IN2
i_in[2][25] => Mux6.IN2
i_in[2][26] => Mux5.IN2
i_in[2][27] => Mux4.IN2
i_in[2][28] => Mux3.IN2
i_in[2][29] => Mux2.IN2
i_in[2][30] => Mux1.IN2
i_in[2][31] => Mux0.IN2
i_in[1][0] => Mux31.IN1
i_in[1][1] => Mux30.IN1
i_in[1][2] => Mux29.IN1
i_in[1][3] => Mux28.IN1
i_in[1][4] => Mux27.IN1
i_in[1][5] => Mux26.IN1
i_in[1][6] => Mux25.IN1
i_in[1][7] => Mux24.IN1
i_in[1][8] => Mux23.IN1
i_in[1][9] => Mux22.IN1
i_in[1][10] => Mux21.IN1
i_in[1][11] => Mux20.IN1
i_in[1][12] => Mux19.IN1
i_in[1][13] => Mux18.IN1
i_in[1][14] => Mux17.IN1
i_in[1][15] => Mux16.IN1
i_in[1][16] => Mux15.IN1
i_in[1][17] => Mux14.IN1
i_in[1][18] => Mux13.IN1
i_in[1][19] => Mux12.IN1
i_in[1][20] => Mux11.IN1
i_in[1][21] => Mux10.IN1
i_in[1][22] => Mux9.IN1
i_in[1][23] => Mux8.IN1
i_in[1][24] => Mux7.IN1
i_in[1][25] => Mux6.IN1
i_in[1][26] => Mux5.IN1
i_in[1][27] => Mux4.IN1
i_in[1][28] => Mux3.IN1
i_in[1][29] => Mux2.IN1
i_in[1][30] => Mux1.IN1
i_in[1][31] => Mux0.IN1
i_in[0][0] => Mux31.IN0
i_in[0][1] => Mux30.IN0
i_in[0][2] => Mux29.IN0
i_in[0][3] => Mux28.IN0
i_in[0][4] => Mux27.IN0
i_in[0][5] => Mux26.IN0
i_in[0][6] => Mux25.IN0
i_in[0][7] => Mux24.IN0
i_in[0][8] => Mux23.IN0
i_in[0][9] => Mux22.IN0
i_in[0][10] => Mux21.IN0
i_in[0][11] => Mux20.IN0
i_in[0][12] => Mux19.IN0
i_in[0][13] => Mux18.IN0
i_in[0][14] => Mux17.IN0
i_in[0][15] => Mux16.IN0
i_in[0][16] => Mux15.IN0
i_in[0][17] => Mux14.IN0
i_in[0][18] => Mux13.IN0
i_in[0][19] => Mux12.IN0
i_in[0][20] => Mux11.IN0
i_in[0][21] => Mux10.IN0
i_in[0][22] => Mux9.IN0
i_in[0][23] => Mux8.IN0
i_in[0][24] => Mux7.IN0
i_in[0][25] => Mux6.IN0
i_in[0][26] => Mux5.IN0
i_in[0][27] => Mux4.IN0
i_in[0][28] => Mux3.IN0
i_in[0][29] => Mux2.IN0
i_in[0][30] => Mux1.IN0
i_in[0][31] => Mux0.IN0
i_sel[0] => Mux0.IN36
i_sel[0] => Mux1.IN36
i_sel[0] => Mux2.IN36
i_sel[0] => Mux3.IN36
i_sel[0] => Mux4.IN36
i_sel[0] => Mux5.IN36
i_sel[0] => Mux6.IN36
i_sel[0] => Mux7.IN36
i_sel[0] => Mux8.IN36
i_sel[0] => Mux9.IN36
i_sel[0] => Mux10.IN36
i_sel[0] => Mux11.IN36
i_sel[0] => Mux12.IN36
i_sel[0] => Mux13.IN36
i_sel[0] => Mux14.IN36
i_sel[0] => Mux15.IN36
i_sel[0] => Mux16.IN36
i_sel[0] => Mux17.IN36
i_sel[0] => Mux18.IN36
i_sel[0] => Mux19.IN36
i_sel[0] => Mux20.IN36
i_sel[0] => Mux21.IN36
i_sel[0] => Mux22.IN36
i_sel[0] => Mux23.IN36
i_sel[0] => Mux24.IN36
i_sel[0] => Mux25.IN36
i_sel[0] => Mux26.IN36
i_sel[0] => Mux27.IN36
i_sel[0] => Mux28.IN36
i_sel[0] => Mux29.IN36
i_sel[0] => Mux30.IN36
i_sel[0] => Mux31.IN36
i_sel[1] => Mux0.IN35
i_sel[1] => Mux1.IN35
i_sel[1] => Mux2.IN35
i_sel[1] => Mux3.IN35
i_sel[1] => Mux4.IN35
i_sel[1] => Mux5.IN35
i_sel[1] => Mux6.IN35
i_sel[1] => Mux7.IN35
i_sel[1] => Mux8.IN35
i_sel[1] => Mux9.IN35
i_sel[1] => Mux10.IN35
i_sel[1] => Mux11.IN35
i_sel[1] => Mux12.IN35
i_sel[1] => Mux13.IN35
i_sel[1] => Mux14.IN35
i_sel[1] => Mux15.IN35
i_sel[1] => Mux16.IN35
i_sel[1] => Mux17.IN35
i_sel[1] => Mux18.IN35
i_sel[1] => Mux19.IN35
i_sel[1] => Mux20.IN35
i_sel[1] => Mux21.IN35
i_sel[1] => Mux22.IN35
i_sel[1] => Mux23.IN35
i_sel[1] => Mux24.IN35
i_sel[1] => Mux25.IN35
i_sel[1] => Mux26.IN35
i_sel[1] => Mux27.IN35
i_sel[1] => Mux28.IN35
i_sel[1] => Mux29.IN35
i_sel[1] => Mux30.IN35
i_sel[1] => Mux31.IN35
i_sel[2] => Mux0.IN34
i_sel[2] => Mux1.IN34
i_sel[2] => Mux2.IN34
i_sel[2] => Mux3.IN34
i_sel[2] => Mux4.IN34
i_sel[2] => Mux5.IN34
i_sel[2] => Mux6.IN34
i_sel[2] => Mux7.IN34
i_sel[2] => Mux8.IN34
i_sel[2] => Mux9.IN34
i_sel[2] => Mux10.IN34
i_sel[2] => Mux11.IN34
i_sel[2] => Mux12.IN34
i_sel[2] => Mux13.IN34
i_sel[2] => Mux14.IN34
i_sel[2] => Mux15.IN34
i_sel[2] => Mux16.IN34
i_sel[2] => Mux17.IN34
i_sel[2] => Mux18.IN34
i_sel[2] => Mux19.IN34
i_sel[2] => Mux20.IN34
i_sel[2] => Mux21.IN34
i_sel[2] => Mux22.IN34
i_sel[2] => Mux23.IN34
i_sel[2] => Mux24.IN34
i_sel[2] => Mux25.IN34
i_sel[2] => Mux26.IN34
i_sel[2] => Mux27.IN34
i_sel[2] => Mux28.IN34
i_sel[2] => Mux29.IN34
i_sel[2] => Mux30.IN34
i_sel[2] => Mux31.IN34
i_sel[3] => Mux0.IN33
i_sel[3] => Mux1.IN33
i_sel[3] => Mux2.IN33
i_sel[3] => Mux3.IN33
i_sel[3] => Mux4.IN33
i_sel[3] => Mux5.IN33
i_sel[3] => Mux6.IN33
i_sel[3] => Mux7.IN33
i_sel[3] => Mux8.IN33
i_sel[3] => Mux9.IN33
i_sel[3] => Mux10.IN33
i_sel[3] => Mux11.IN33
i_sel[3] => Mux12.IN33
i_sel[3] => Mux13.IN33
i_sel[3] => Mux14.IN33
i_sel[3] => Mux15.IN33
i_sel[3] => Mux16.IN33
i_sel[3] => Mux17.IN33
i_sel[3] => Mux18.IN33
i_sel[3] => Mux19.IN33
i_sel[3] => Mux20.IN33
i_sel[3] => Mux21.IN33
i_sel[3] => Mux22.IN33
i_sel[3] => Mux23.IN33
i_sel[3] => Mux24.IN33
i_sel[3] => Mux25.IN33
i_sel[3] => Mux26.IN33
i_sel[3] => Mux27.IN33
i_sel[3] => Mux28.IN33
i_sel[3] => Mux29.IN33
i_sel[3] => Mux30.IN33
i_sel[3] => Mux31.IN33
i_sel[4] => Mux0.IN32
i_sel[4] => Mux1.IN32
i_sel[4] => Mux2.IN32
i_sel[4] => Mux3.IN32
i_sel[4] => Mux4.IN32
i_sel[4] => Mux5.IN32
i_sel[4] => Mux6.IN32
i_sel[4] => Mux7.IN32
i_sel[4] => Mux8.IN32
i_sel[4] => Mux9.IN32
i_sel[4] => Mux10.IN32
i_sel[4] => Mux11.IN32
i_sel[4] => Mux12.IN32
i_sel[4] => Mux13.IN32
i_sel[4] => Mux14.IN32
i_sel[4] => Mux15.IN32
i_sel[4] => Mux16.IN32
i_sel[4] => Mux17.IN32
i_sel[4] => Mux18.IN32
i_sel[4] => Mux19.IN32
i_sel[4] => Mux20.IN32
i_sel[4] => Mux21.IN32
i_sel[4] => Mux22.IN32
i_sel[4] => Mux23.IN32
i_sel[4] => Mux24.IN32
i_sel[4] => Mux25.IN32
i_sel[4] => Mux26.IN32
i_sel[4] => Mux27.IN32
i_sel[4] => Mux28.IN32
i_sel[4] => Mux29.IN32
i_sel[4] => Mux30.IN32
i_sel[4] => Mux31.IN32
o_out[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
o_out[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
o_out[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
o_out[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
o_out[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
o_out[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
o_out[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
o_out[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
o_out[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
o_out[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
o_out[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
o_out[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
o_out[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
o_out[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
o_out[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
o_out[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
o_out[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
o_out[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
o_out[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
o_out[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
o_out[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
o_out[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
o_out[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o_out[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
o_out[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o_out[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o_out[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o_out[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o_out[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o_out[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_out[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_out[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute
i_ctrl[0] => Mux0.IN69
i_ctrl[0] => Mux1.IN69
i_ctrl[0] => Mux2.IN69
i_ctrl[0] => Mux3.IN54
i_ctrl[0] => Mux4.IN54
i_ctrl[0] => Mux5.IN54
i_ctrl[0] => Mux6.IN54
i_ctrl[0] => Mux7.IN54
i_ctrl[0] => Mux8.IN54
i_ctrl[0] => Mux9.IN54
i_ctrl[0] => Mux10.IN54
i_ctrl[0] => Mux11.IN54
i_ctrl[0] => Mux12.IN54
i_ctrl[0] => Mux13.IN54
i_ctrl[0] => Mux14.IN54
i_ctrl[0] => Mux15.IN54
i_ctrl[0] => Mux16.IN54
i_ctrl[0] => Mux17.IN54
i_ctrl[0] => Mux18.IN54
i_ctrl[0] => Mux19.IN54
i_ctrl[0] => Mux20.IN54
i_ctrl[0] => Mux21.IN54
i_ctrl[0] => Mux22.IN54
i_ctrl[0] => Mux23.IN54
i_ctrl[0] => Mux24.IN54
i_ctrl[0] => Mux25.IN54
i_ctrl[0] => Mux26.IN54
i_ctrl[0] => Mux27.IN54
i_ctrl[0] => Mux28.IN54
i_ctrl[0] => Mux29.IN54
i_ctrl[0] => Mux30.IN54
i_ctrl[0] => Mux31.IN54
i_ctrl[0] => Mux32.IN54
i_ctrl[0] => Mux33.IN54
i_ctrl[0] => Mux34.IN54
i_ctrl[0] => alu_single_bit:alu_0.i_ctrl[0]
i_ctrl[0] => alu_single_bit:alu_loop:1:alu_i.i_ctrl[0]
i_ctrl[0] => alu_single_bit:alu_loop:2:alu_i.i_ctrl[0]
i_ctrl[0] => alu_single_bit:alu_loop:3:alu_i.i_ctrl[0]
i_ctrl[0] => alu_single_bit:alu_loop:4:alu_i.i_ctrl[0]
i_ctrl[0] => alu_single_bit:alu_loop:5:alu_i.i_ctrl[0]
i_ctrl[0] => alu_single_bit:alu_loop:6:alu_i.i_ctrl[0]
i_ctrl[0] => alu_single_bit:alu_loop:7:alu_i.i_ctrl[0]
i_ctrl[0] => alu_single_bit:alu_loop:8:alu_i.i_ctrl[0]
i_ctrl[0] => alu_single_bit:alu_loop:9:alu_i.i_ctrl[0]
i_ctrl[0] => alu_single_bit:alu_loop:10:alu_i.i_ctrl[0]
i_ctrl[0] => alu_single_bit:alu_loop:11:alu_i.i_ctrl[0]
i_ctrl[0] => alu_single_bit:alu_loop:12:alu_i.i_ctrl[0]
i_ctrl[0] => alu_single_bit:alu_loop:13:alu_i.i_ctrl[0]
i_ctrl[0] => alu_single_bit:alu_loop:14:alu_i.i_ctrl[0]
i_ctrl[0] => alu_single_bit:alu_loop:15:alu_i.i_ctrl[0]
i_ctrl[0] => alu_single_bit:alu_loop:16:alu_i.i_ctrl[0]
i_ctrl[0] => alu_single_bit:alu_loop:17:alu_i.i_ctrl[0]
i_ctrl[0] => alu_single_bit:alu_loop:18:alu_i.i_ctrl[0]
i_ctrl[0] => alu_single_bit:alu_loop:19:alu_i.i_ctrl[0]
i_ctrl[0] => alu_single_bit:alu_loop:20:alu_i.i_ctrl[0]
i_ctrl[0] => alu_single_bit:alu_loop:21:alu_i.i_ctrl[0]
i_ctrl[0] => alu_single_bit:alu_loop:22:alu_i.i_ctrl[0]
i_ctrl[0] => alu_single_bit:alu_loop:23:alu_i.i_ctrl[0]
i_ctrl[0] => alu_single_bit:alu_loop:24:alu_i.i_ctrl[0]
i_ctrl[0] => alu_single_bit:alu_loop:25:alu_i.i_ctrl[0]
i_ctrl[0] => alu_single_bit:alu_loop:26:alu_i.i_ctrl[0]
i_ctrl[0] => alu_single_bit:alu_loop:27:alu_i.i_ctrl[0]
i_ctrl[0] => alu_single_bit:alu_loop:28:alu_i.i_ctrl[0]
i_ctrl[0] => alu_single_bit:alu_loop:29:alu_i.i_ctrl[0]
i_ctrl[0] => alu_single_bit:alu_loop:30:alu_i.i_ctrl[0]
i_ctrl[0] => alu_single_bit:alu_loop:31:alu_i.i_ctrl[0]
i_ctrl[1] => Mux0.IN68
i_ctrl[1] => Mux1.IN68
i_ctrl[1] => Mux2.IN68
i_ctrl[1] => Mux3.IN53
i_ctrl[1] => Mux4.IN53
i_ctrl[1] => Mux5.IN53
i_ctrl[1] => Mux6.IN53
i_ctrl[1] => Mux7.IN53
i_ctrl[1] => Mux8.IN53
i_ctrl[1] => Mux9.IN53
i_ctrl[1] => Mux10.IN53
i_ctrl[1] => Mux11.IN53
i_ctrl[1] => Mux12.IN53
i_ctrl[1] => Mux13.IN53
i_ctrl[1] => Mux14.IN53
i_ctrl[1] => Mux15.IN53
i_ctrl[1] => Mux16.IN53
i_ctrl[1] => Mux17.IN53
i_ctrl[1] => Mux18.IN53
i_ctrl[1] => Mux19.IN53
i_ctrl[1] => Mux20.IN53
i_ctrl[1] => Mux21.IN53
i_ctrl[1] => Mux22.IN53
i_ctrl[1] => Mux23.IN53
i_ctrl[1] => Mux24.IN53
i_ctrl[1] => Mux25.IN53
i_ctrl[1] => Mux26.IN53
i_ctrl[1] => Mux27.IN53
i_ctrl[1] => Mux28.IN53
i_ctrl[1] => Mux29.IN53
i_ctrl[1] => Mux30.IN53
i_ctrl[1] => Mux31.IN53
i_ctrl[1] => Mux32.IN53
i_ctrl[1] => Mux33.IN53
i_ctrl[1] => Mux34.IN53
i_ctrl[1] => alu_single_bit:alu_0.i_ctrl[1]
i_ctrl[1] => alu_single_bit:alu_loop:1:alu_i.i_ctrl[1]
i_ctrl[1] => alu_single_bit:alu_loop:2:alu_i.i_ctrl[1]
i_ctrl[1] => alu_single_bit:alu_loop:3:alu_i.i_ctrl[1]
i_ctrl[1] => alu_single_bit:alu_loop:4:alu_i.i_ctrl[1]
i_ctrl[1] => alu_single_bit:alu_loop:5:alu_i.i_ctrl[1]
i_ctrl[1] => alu_single_bit:alu_loop:6:alu_i.i_ctrl[1]
i_ctrl[1] => alu_single_bit:alu_loop:7:alu_i.i_ctrl[1]
i_ctrl[1] => alu_single_bit:alu_loop:8:alu_i.i_ctrl[1]
i_ctrl[1] => alu_single_bit:alu_loop:9:alu_i.i_ctrl[1]
i_ctrl[1] => alu_single_bit:alu_loop:10:alu_i.i_ctrl[1]
i_ctrl[1] => alu_single_bit:alu_loop:11:alu_i.i_ctrl[1]
i_ctrl[1] => alu_single_bit:alu_loop:12:alu_i.i_ctrl[1]
i_ctrl[1] => alu_single_bit:alu_loop:13:alu_i.i_ctrl[1]
i_ctrl[1] => alu_single_bit:alu_loop:14:alu_i.i_ctrl[1]
i_ctrl[1] => alu_single_bit:alu_loop:15:alu_i.i_ctrl[1]
i_ctrl[1] => alu_single_bit:alu_loop:16:alu_i.i_ctrl[1]
i_ctrl[1] => alu_single_bit:alu_loop:17:alu_i.i_ctrl[1]
i_ctrl[1] => alu_single_bit:alu_loop:18:alu_i.i_ctrl[1]
i_ctrl[1] => alu_single_bit:alu_loop:19:alu_i.i_ctrl[1]
i_ctrl[1] => alu_single_bit:alu_loop:20:alu_i.i_ctrl[1]
i_ctrl[1] => alu_single_bit:alu_loop:21:alu_i.i_ctrl[1]
i_ctrl[1] => alu_single_bit:alu_loop:22:alu_i.i_ctrl[1]
i_ctrl[1] => alu_single_bit:alu_loop:23:alu_i.i_ctrl[1]
i_ctrl[1] => alu_single_bit:alu_loop:24:alu_i.i_ctrl[1]
i_ctrl[1] => alu_single_bit:alu_loop:25:alu_i.i_ctrl[1]
i_ctrl[1] => alu_single_bit:alu_loop:26:alu_i.i_ctrl[1]
i_ctrl[1] => alu_single_bit:alu_loop:27:alu_i.i_ctrl[1]
i_ctrl[1] => alu_single_bit:alu_loop:28:alu_i.i_ctrl[1]
i_ctrl[1] => alu_single_bit:alu_loop:29:alu_i.i_ctrl[1]
i_ctrl[1] => alu_single_bit:alu_loop:30:alu_i.i_ctrl[1]
i_ctrl[1] => alu_single_bit:alu_loop:31:alu_i.i_ctrl[1]
i_ctrl[2] => Mux0.IN67
i_ctrl[2] => Mux1.IN67
i_ctrl[2] => Mux2.IN67
i_ctrl[2] => Mux3.IN52
i_ctrl[2] => Mux4.IN52
i_ctrl[2] => Mux5.IN52
i_ctrl[2] => Mux6.IN52
i_ctrl[2] => Mux7.IN52
i_ctrl[2] => Mux8.IN52
i_ctrl[2] => Mux9.IN52
i_ctrl[2] => Mux10.IN52
i_ctrl[2] => Mux11.IN52
i_ctrl[2] => Mux12.IN52
i_ctrl[2] => Mux13.IN52
i_ctrl[2] => Mux14.IN52
i_ctrl[2] => Mux15.IN52
i_ctrl[2] => Mux16.IN52
i_ctrl[2] => Mux17.IN52
i_ctrl[2] => Mux18.IN52
i_ctrl[2] => Mux19.IN52
i_ctrl[2] => Mux20.IN52
i_ctrl[2] => Mux21.IN52
i_ctrl[2] => Mux22.IN52
i_ctrl[2] => Mux23.IN52
i_ctrl[2] => Mux24.IN52
i_ctrl[2] => Mux25.IN52
i_ctrl[2] => Mux26.IN52
i_ctrl[2] => Mux27.IN52
i_ctrl[2] => Mux28.IN52
i_ctrl[2] => Mux29.IN52
i_ctrl[2] => Mux30.IN52
i_ctrl[2] => Mux31.IN52
i_ctrl[2] => Mux32.IN52
i_ctrl[2] => Mux33.IN52
i_ctrl[2] => Mux34.IN52
i_ctrl[2] => alu_single_bit:alu_0.i_ctrl[2]
i_ctrl[2] => alu_single_bit:alu_loop:1:alu_i.i_ctrl[2]
i_ctrl[2] => alu_single_bit:alu_loop:2:alu_i.i_ctrl[2]
i_ctrl[2] => alu_single_bit:alu_loop:3:alu_i.i_ctrl[2]
i_ctrl[2] => alu_single_bit:alu_loop:4:alu_i.i_ctrl[2]
i_ctrl[2] => alu_single_bit:alu_loop:5:alu_i.i_ctrl[2]
i_ctrl[2] => alu_single_bit:alu_loop:6:alu_i.i_ctrl[2]
i_ctrl[2] => alu_single_bit:alu_loop:7:alu_i.i_ctrl[2]
i_ctrl[2] => alu_single_bit:alu_loop:8:alu_i.i_ctrl[2]
i_ctrl[2] => alu_single_bit:alu_loop:9:alu_i.i_ctrl[2]
i_ctrl[2] => alu_single_bit:alu_loop:10:alu_i.i_ctrl[2]
i_ctrl[2] => alu_single_bit:alu_loop:11:alu_i.i_ctrl[2]
i_ctrl[2] => alu_single_bit:alu_loop:12:alu_i.i_ctrl[2]
i_ctrl[2] => alu_single_bit:alu_loop:13:alu_i.i_ctrl[2]
i_ctrl[2] => alu_single_bit:alu_loop:14:alu_i.i_ctrl[2]
i_ctrl[2] => alu_single_bit:alu_loop:15:alu_i.i_ctrl[2]
i_ctrl[2] => alu_single_bit:alu_loop:16:alu_i.i_ctrl[2]
i_ctrl[2] => alu_single_bit:alu_loop:17:alu_i.i_ctrl[2]
i_ctrl[2] => alu_single_bit:alu_loop:18:alu_i.i_ctrl[2]
i_ctrl[2] => alu_single_bit:alu_loop:19:alu_i.i_ctrl[2]
i_ctrl[2] => alu_single_bit:alu_loop:20:alu_i.i_ctrl[2]
i_ctrl[2] => alu_single_bit:alu_loop:21:alu_i.i_ctrl[2]
i_ctrl[2] => alu_single_bit:alu_loop:22:alu_i.i_ctrl[2]
i_ctrl[2] => alu_single_bit:alu_loop:23:alu_i.i_ctrl[2]
i_ctrl[2] => alu_single_bit:alu_loop:24:alu_i.i_ctrl[2]
i_ctrl[2] => alu_single_bit:alu_loop:25:alu_i.i_ctrl[2]
i_ctrl[2] => alu_single_bit:alu_loop:26:alu_i.i_ctrl[2]
i_ctrl[2] => alu_single_bit:alu_loop:27:alu_i.i_ctrl[2]
i_ctrl[2] => alu_single_bit:alu_loop:28:alu_i.i_ctrl[2]
i_ctrl[2] => alu_single_bit:alu_loop:29:alu_i.i_ctrl[2]
i_ctrl[2] => alu_single_bit:alu_loop:30:alu_i.i_ctrl[2]
i_ctrl[2] => alu_single_bit:alu_loop:31:alu_i.i_ctrl[2]
i_ctrl[3] => Mux0.IN66
i_ctrl[3] => Mux1.IN66
i_ctrl[3] => Mux2.IN66
i_ctrl[3] => Mux3.IN51
i_ctrl[3] => Mux4.IN51
i_ctrl[3] => Mux5.IN51
i_ctrl[3] => Mux6.IN51
i_ctrl[3] => Mux7.IN51
i_ctrl[3] => Mux8.IN51
i_ctrl[3] => Mux9.IN51
i_ctrl[3] => Mux10.IN51
i_ctrl[3] => Mux11.IN51
i_ctrl[3] => Mux12.IN51
i_ctrl[3] => Mux13.IN51
i_ctrl[3] => Mux14.IN51
i_ctrl[3] => Mux15.IN51
i_ctrl[3] => Mux16.IN51
i_ctrl[3] => Mux17.IN51
i_ctrl[3] => Mux18.IN51
i_ctrl[3] => Mux19.IN51
i_ctrl[3] => Mux20.IN51
i_ctrl[3] => Mux21.IN51
i_ctrl[3] => Mux22.IN51
i_ctrl[3] => Mux23.IN51
i_ctrl[3] => Mux24.IN51
i_ctrl[3] => Mux25.IN51
i_ctrl[3] => Mux26.IN51
i_ctrl[3] => Mux27.IN51
i_ctrl[3] => Mux28.IN51
i_ctrl[3] => Mux29.IN51
i_ctrl[3] => Mux30.IN51
i_ctrl[3] => Mux31.IN51
i_ctrl[3] => Mux32.IN51
i_ctrl[3] => Mux33.IN51
i_ctrl[3] => Mux34.IN51
i_ctrl[3] => alu_single_bit:alu_0.i_ctrl[3]
i_ctrl[3] => alu_single_bit:alu_loop:1:alu_i.i_ctrl[3]
i_ctrl[3] => alu_single_bit:alu_loop:2:alu_i.i_ctrl[3]
i_ctrl[3] => alu_single_bit:alu_loop:3:alu_i.i_ctrl[3]
i_ctrl[3] => alu_single_bit:alu_loop:4:alu_i.i_ctrl[3]
i_ctrl[3] => alu_single_bit:alu_loop:5:alu_i.i_ctrl[3]
i_ctrl[3] => alu_single_bit:alu_loop:6:alu_i.i_ctrl[3]
i_ctrl[3] => alu_single_bit:alu_loop:7:alu_i.i_ctrl[3]
i_ctrl[3] => alu_single_bit:alu_loop:8:alu_i.i_ctrl[3]
i_ctrl[3] => alu_single_bit:alu_loop:9:alu_i.i_ctrl[3]
i_ctrl[3] => alu_single_bit:alu_loop:10:alu_i.i_ctrl[3]
i_ctrl[3] => alu_single_bit:alu_loop:11:alu_i.i_ctrl[3]
i_ctrl[3] => alu_single_bit:alu_loop:12:alu_i.i_ctrl[3]
i_ctrl[3] => alu_single_bit:alu_loop:13:alu_i.i_ctrl[3]
i_ctrl[3] => alu_single_bit:alu_loop:14:alu_i.i_ctrl[3]
i_ctrl[3] => alu_single_bit:alu_loop:15:alu_i.i_ctrl[3]
i_ctrl[3] => alu_single_bit:alu_loop:16:alu_i.i_ctrl[3]
i_ctrl[3] => alu_single_bit:alu_loop:17:alu_i.i_ctrl[3]
i_ctrl[3] => alu_single_bit:alu_loop:18:alu_i.i_ctrl[3]
i_ctrl[3] => alu_single_bit:alu_loop:19:alu_i.i_ctrl[3]
i_ctrl[3] => alu_single_bit:alu_loop:20:alu_i.i_ctrl[3]
i_ctrl[3] => alu_single_bit:alu_loop:21:alu_i.i_ctrl[3]
i_ctrl[3] => alu_single_bit:alu_loop:22:alu_i.i_ctrl[3]
i_ctrl[3] => alu_single_bit:alu_loop:23:alu_i.i_ctrl[3]
i_ctrl[3] => alu_single_bit:alu_loop:24:alu_i.i_ctrl[3]
i_ctrl[3] => alu_single_bit:alu_loop:25:alu_i.i_ctrl[3]
i_ctrl[3] => alu_single_bit:alu_loop:26:alu_i.i_ctrl[3]
i_ctrl[3] => alu_single_bit:alu_loop:27:alu_i.i_ctrl[3]
i_ctrl[3] => alu_single_bit:alu_loop:28:alu_i.i_ctrl[3]
i_ctrl[3] => alu_single_bit:alu_loop:29:alu_i.i_ctrl[3]
i_ctrl[3] => alu_single_bit:alu_loop:30:alu_i.i_ctrl[3]
i_ctrl[3] => alu_single_bit:alu_loop:31:alu_i.i_ctrl[3]
i_ctrl[4] => Mux0.IN65
i_ctrl[4] => Mux1.IN65
i_ctrl[4] => Mux2.IN65
i_ctrl[4] => Mux3.IN50
i_ctrl[4] => Mux4.IN50
i_ctrl[4] => Mux5.IN50
i_ctrl[4] => Mux6.IN50
i_ctrl[4] => Mux7.IN50
i_ctrl[4] => Mux8.IN50
i_ctrl[4] => Mux9.IN50
i_ctrl[4] => Mux10.IN50
i_ctrl[4] => Mux11.IN50
i_ctrl[4] => Mux12.IN50
i_ctrl[4] => Mux13.IN50
i_ctrl[4] => Mux14.IN50
i_ctrl[4] => Mux15.IN50
i_ctrl[4] => Mux16.IN50
i_ctrl[4] => Mux17.IN50
i_ctrl[4] => Mux18.IN50
i_ctrl[4] => Mux19.IN50
i_ctrl[4] => Mux20.IN50
i_ctrl[4] => Mux21.IN50
i_ctrl[4] => Mux22.IN50
i_ctrl[4] => Mux23.IN50
i_ctrl[4] => Mux24.IN50
i_ctrl[4] => Mux25.IN50
i_ctrl[4] => Mux26.IN50
i_ctrl[4] => Mux27.IN50
i_ctrl[4] => Mux28.IN50
i_ctrl[4] => Mux29.IN50
i_ctrl[4] => Mux30.IN50
i_ctrl[4] => Mux31.IN50
i_ctrl[4] => Mux32.IN50
i_ctrl[4] => Mux33.IN50
i_ctrl[4] => Mux34.IN50
i_ctrl[4] => alu_single_bit:alu_0.i_ctrl[4]
i_ctrl[4] => alu_single_bit:alu_loop:1:alu_i.i_ctrl[4]
i_ctrl[4] => alu_single_bit:alu_loop:2:alu_i.i_ctrl[4]
i_ctrl[4] => alu_single_bit:alu_loop:3:alu_i.i_ctrl[4]
i_ctrl[4] => alu_single_bit:alu_loop:4:alu_i.i_ctrl[4]
i_ctrl[4] => alu_single_bit:alu_loop:5:alu_i.i_ctrl[4]
i_ctrl[4] => alu_single_bit:alu_loop:6:alu_i.i_ctrl[4]
i_ctrl[4] => alu_single_bit:alu_loop:7:alu_i.i_ctrl[4]
i_ctrl[4] => alu_single_bit:alu_loop:8:alu_i.i_ctrl[4]
i_ctrl[4] => alu_single_bit:alu_loop:9:alu_i.i_ctrl[4]
i_ctrl[4] => alu_single_bit:alu_loop:10:alu_i.i_ctrl[4]
i_ctrl[4] => alu_single_bit:alu_loop:11:alu_i.i_ctrl[4]
i_ctrl[4] => alu_single_bit:alu_loop:12:alu_i.i_ctrl[4]
i_ctrl[4] => alu_single_bit:alu_loop:13:alu_i.i_ctrl[4]
i_ctrl[4] => alu_single_bit:alu_loop:14:alu_i.i_ctrl[4]
i_ctrl[4] => alu_single_bit:alu_loop:15:alu_i.i_ctrl[4]
i_ctrl[4] => alu_single_bit:alu_loop:16:alu_i.i_ctrl[4]
i_ctrl[4] => alu_single_bit:alu_loop:17:alu_i.i_ctrl[4]
i_ctrl[4] => alu_single_bit:alu_loop:18:alu_i.i_ctrl[4]
i_ctrl[4] => alu_single_bit:alu_loop:19:alu_i.i_ctrl[4]
i_ctrl[4] => alu_single_bit:alu_loop:20:alu_i.i_ctrl[4]
i_ctrl[4] => alu_single_bit:alu_loop:21:alu_i.i_ctrl[4]
i_ctrl[4] => alu_single_bit:alu_loop:22:alu_i.i_ctrl[4]
i_ctrl[4] => alu_single_bit:alu_loop:23:alu_i.i_ctrl[4]
i_ctrl[4] => alu_single_bit:alu_loop:24:alu_i.i_ctrl[4]
i_ctrl[4] => alu_single_bit:alu_loop:25:alu_i.i_ctrl[4]
i_ctrl[4] => alu_single_bit:alu_loop:26:alu_i.i_ctrl[4]
i_ctrl[4] => alu_single_bit:alu_loop:27:alu_i.i_ctrl[4]
i_ctrl[4] => alu_single_bit:alu_loop:28:alu_i.i_ctrl[4]
i_ctrl[4] => alu_single_bit:alu_loop:29:alu_i.i_ctrl[4]
i_ctrl[4] => alu_single_bit:alu_loop:30:alu_i.i_ctrl[4]
i_ctrl[4] => alu_single_bit:alu_loop:31:alu_i.i_ctrl[4]
i_ctrl[5] => Mux0.IN64
i_ctrl[5] => Mux1.IN64
i_ctrl[5] => Mux2.IN64
i_ctrl[5] => Mux3.IN49
i_ctrl[5] => Mux4.IN49
i_ctrl[5] => Mux5.IN49
i_ctrl[5] => Mux6.IN49
i_ctrl[5] => Mux7.IN49
i_ctrl[5] => Mux8.IN49
i_ctrl[5] => Mux9.IN49
i_ctrl[5] => Mux10.IN49
i_ctrl[5] => Mux11.IN49
i_ctrl[5] => Mux12.IN49
i_ctrl[5] => Mux13.IN49
i_ctrl[5] => Mux14.IN49
i_ctrl[5] => Mux15.IN49
i_ctrl[5] => Mux16.IN49
i_ctrl[5] => Mux17.IN49
i_ctrl[5] => Mux18.IN49
i_ctrl[5] => Mux19.IN49
i_ctrl[5] => Mux20.IN49
i_ctrl[5] => Mux21.IN49
i_ctrl[5] => Mux22.IN49
i_ctrl[5] => Mux23.IN49
i_ctrl[5] => Mux24.IN49
i_ctrl[5] => Mux25.IN49
i_ctrl[5] => Mux26.IN49
i_ctrl[5] => Mux27.IN49
i_ctrl[5] => Mux28.IN49
i_ctrl[5] => Mux29.IN49
i_ctrl[5] => Mux30.IN49
i_ctrl[5] => Mux31.IN49
i_ctrl[5] => Mux32.IN49
i_ctrl[5] => Mux33.IN49
i_ctrl[5] => Mux34.IN49
i_ctrl[5] => alu_single_bit:alu_0.i_ctrl[5]
i_ctrl[5] => alu_single_bit:alu_loop:1:alu_i.i_ctrl[5]
i_ctrl[5] => alu_single_bit:alu_loop:2:alu_i.i_ctrl[5]
i_ctrl[5] => alu_single_bit:alu_loop:3:alu_i.i_ctrl[5]
i_ctrl[5] => alu_single_bit:alu_loop:4:alu_i.i_ctrl[5]
i_ctrl[5] => alu_single_bit:alu_loop:5:alu_i.i_ctrl[5]
i_ctrl[5] => alu_single_bit:alu_loop:6:alu_i.i_ctrl[5]
i_ctrl[5] => alu_single_bit:alu_loop:7:alu_i.i_ctrl[5]
i_ctrl[5] => alu_single_bit:alu_loop:8:alu_i.i_ctrl[5]
i_ctrl[5] => alu_single_bit:alu_loop:9:alu_i.i_ctrl[5]
i_ctrl[5] => alu_single_bit:alu_loop:10:alu_i.i_ctrl[5]
i_ctrl[5] => alu_single_bit:alu_loop:11:alu_i.i_ctrl[5]
i_ctrl[5] => alu_single_bit:alu_loop:12:alu_i.i_ctrl[5]
i_ctrl[5] => alu_single_bit:alu_loop:13:alu_i.i_ctrl[5]
i_ctrl[5] => alu_single_bit:alu_loop:14:alu_i.i_ctrl[5]
i_ctrl[5] => alu_single_bit:alu_loop:15:alu_i.i_ctrl[5]
i_ctrl[5] => alu_single_bit:alu_loop:16:alu_i.i_ctrl[5]
i_ctrl[5] => alu_single_bit:alu_loop:17:alu_i.i_ctrl[5]
i_ctrl[5] => alu_single_bit:alu_loop:18:alu_i.i_ctrl[5]
i_ctrl[5] => alu_single_bit:alu_loop:19:alu_i.i_ctrl[5]
i_ctrl[5] => alu_single_bit:alu_loop:20:alu_i.i_ctrl[5]
i_ctrl[5] => alu_single_bit:alu_loop:21:alu_i.i_ctrl[5]
i_ctrl[5] => alu_single_bit:alu_loop:22:alu_i.i_ctrl[5]
i_ctrl[5] => alu_single_bit:alu_loop:23:alu_i.i_ctrl[5]
i_ctrl[5] => alu_single_bit:alu_loop:24:alu_i.i_ctrl[5]
i_ctrl[5] => alu_single_bit:alu_loop:25:alu_i.i_ctrl[5]
i_ctrl[5] => alu_single_bit:alu_loop:26:alu_i.i_ctrl[5]
i_ctrl[5] => alu_single_bit:alu_loop:27:alu_i.i_ctrl[5]
i_ctrl[5] => alu_single_bit:alu_loop:28:alu_i.i_ctrl[5]
i_ctrl[5] => alu_single_bit:alu_loop:29:alu_i.i_ctrl[5]
i_ctrl[5] => alu_single_bit:alu_loop:30:alu_i.i_ctrl[5]
i_ctrl[5] => alu_single_bit:alu_loop:31:alu_i.i_ctrl[5]
i_a[0] => alu_single_bit:alu_0.i_a
i_a[1] => alu_single_bit:alu_loop:1:alu_i.i_a
i_a[2] => alu_single_bit:alu_loop:2:alu_i.i_a
i_a[3] => alu_single_bit:alu_loop:3:alu_i.i_a
i_a[4] => alu_single_bit:alu_loop:4:alu_i.i_a
i_a[5] => alu_single_bit:alu_loop:5:alu_i.i_a
i_a[6] => alu_single_bit:alu_loop:6:alu_i.i_a
i_a[7] => alu_single_bit:alu_loop:7:alu_i.i_a
i_a[8] => alu_single_bit:alu_loop:8:alu_i.i_a
i_a[9] => alu_single_bit:alu_loop:9:alu_i.i_a
i_a[10] => alu_single_bit:alu_loop:10:alu_i.i_a
i_a[11] => alu_single_bit:alu_loop:11:alu_i.i_a
i_a[12] => alu_single_bit:alu_loop:12:alu_i.i_a
i_a[13] => alu_single_bit:alu_loop:13:alu_i.i_a
i_a[14] => alu_single_bit:alu_loop:14:alu_i.i_a
i_a[15] => alu_single_bit:alu_loop:15:alu_i.i_a
i_a[16] => alu_single_bit:alu_loop:16:alu_i.i_a
i_a[17] => alu_single_bit:alu_loop:17:alu_i.i_a
i_a[18] => alu_single_bit:alu_loop:18:alu_i.i_a
i_a[19] => alu_single_bit:alu_loop:19:alu_i.i_a
i_a[20] => alu_single_bit:alu_loop:20:alu_i.i_a
i_a[21] => alu_single_bit:alu_loop:21:alu_i.i_a
i_a[22] => alu_single_bit:alu_loop:22:alu_i.i_a
i_a[23] => alu_single_bit:alu_loop:23:alu_i.i_a
i_a[24] => alu_single_bit:alu_loop:24:alu_i.i_a
i_a[25] => alu_single_bit:alu_loop:25:alu_i.i_a
i_a[26] => alu_single_bit:alu_loop:26:alu_i.i_a
i_a[27] => alu_single_bit:alu_loop:27:alu_i.i_a
i_a[28] => alu_single_bit:alu_loop:28:alu_i.i_a
i_a[29] => alu_single_bit:alu_loop:29:alu_i.i_a
i_a[30] => alu_single_bit:alu_loop:30:alu_i.i_a
i_a[31] => alu_single_bit:alu_loop:31:alu_i.i_a
i_b[0] => barrel_shifter:shifter.i_data[0]
i_b[0] => alu_single_bit:alu_0.i_b
i_b[1] => barrel_shifter:shifter.i_data[1]
i_b[1] => alu_single_bit:alu_loop:1:alu_i.i_b
i_b[2] => barrel_shifter:shifter.i_data[2]
i_b[2] => alu_single_bit:alu_loop:2:alu_i.i_b
i_b[3] => barrel_shifter:shifter.i_data[3]
i_b[3] => alu_single_bit:alu_loop:3:alu_i.i_b
i_b[4] => barrel_shifter:shifter.i_data[4]
i_b[4] => alu_single_bit:alu_loop:4:alu_i.i_b
i_b[5] => barrel_shifter:shifter.i_data[5]
i_b[5] => alu_single_bit:alu_loop:5:alu_i.i_b
i_b[6] => barrel_shifter:shifter.i_data[6]
i_b[6] => alu_single_bit:alu_loop:6:alu_i.i_b
i_b[7] => barrel_shifter:shifter.i_data[7]
i_b[7] => alu_single_bit:alu_loop:7:alu_i.i_b
i_b[8] => barrel_shifter:shifter.i_data[8]
i_b[8] => alu_single_bit:alu_loop:8:alu_i.i_b
i_b[9] => barrel_shifter:shifter.i_data[9]
i_b[9] => alu_single_bit:alu_loop:9:alu_i.i_b
i_b[10] => barrel_shifter:shifter.i_data[10]
i_b[10] => alu_single_bit:alu_loop:10:alu_i.i_b
i_b[11] => barrel_shifter:shifter.i_data[11]
i_b[11] => alu_single_bit:alu_loop:11:alu_i.i_b
i_b[12] => barrel_shifter:shifter.i_data[12]
i_b[12] => alu_single_bit:alu_loop:12:alu_i.i_b
i_b[13] => barrel_shifter:shifter.i_data[13]
i_b[13] => alu_single_bit:alu_loop:13:alu_i.i_b
i_b[14] => barrel_shifter:shifter.i_data[14]
i_b[14] => alu_single_bit:alu_loop:14:alu_i.i_b
i_b[15] => barrel_shifter:shifter.i_data[15]
i_b[15] => alu_single_bit:alu_loop:15:alu_i.i_b
i_b[16] => barrel_shifter:shifter.i_data[16]
i_b[16] => alu_single_bit:alu_loop:16:alu_i.i_b
i_b[17] => barrel_shifter:shifter.i_data[17]
i_b[17] => alu_single_bit:alu_loop:17:alu_i.i_b
i_b[18] => barrel_shifter:shifter.i_data[18]
i_b[18] => alu_single_bit:alu_loop:18:alu_i.i_b
i_b[19] => barrel_shifter:shifter.i_data[19]
i_b[19] => alu_single_bit:alu_loop:19:alu_i.i_b
i_b[20] => barrel_shifter:shifter.i_data[20]
i_b[20] => alu_single_bit:alu_loop:20:alu_i.i_b
i_b[21] => barrel_shifter:shifter.i_data[21]
i_b[21] => alu_single_bit:alu_loop:21:alu_i.i_b
i_b[22] => barrel_shifter:shifter.i_data[22]
i_b[22] => alu_single_bit:alu_loop:22:alu_i.i_b
i_b[23] => barrel_shifter:shifter.i_data[23]
i_b[23] => alu_single_bit:alu_loop:23:alu_i.i_b
i_b[24] => barrel_shifter:shifter.i_data[24]
i_b[24] => alu_single_bit:alu_loop:24:alu_i.i_b
i_b[25] => barrel_shifter:shifter.i_data[25]
i_b[25] => alu_single_bit:alu_loop:25:alu_i.i_b
i_b[26] => barrel_shifter:shifter.i_data[26]
i_b[26] => alu_single_bit:alu_loop:26:alu_i.i_b
i_b[27] => barrel_shifter:shifter.i_data[27]
i_b[27] => alu_single_bit:alu_loop:27:alu_i.i_b
i_b[28] => barrel_shifter:shifter.i_data[28]
i_b[28] => alu_single_bit:alu_loop:28:alu_i.i_b
i_b[29] => barrel_shifter:shifter.i_data[29]
i_b[29] => alu_single_bit:alu_loop:29:alu_i.i_b
i_b[30] => barrel_shifter:shifter.i_data[30]
i_b[30] => alu_single_bit:alu_loop:30:alu_i.i_b
i_b[31] => barrel_shifter:shifter.i_data[31]
i_b[31] => alu_single_bit:alu_loop:31:alu_i.i_b
i_shamt[0] => barrel_shifter:shifter.i_shift[0]
i_shamt[1] => barrel_shifter:shifter.i_shift[1]
i_shamt[2] => barrel_shifter:shifter.i_shift[2]
i_shamt[3] => barrel_shifter:shifter.i_shift[3]
i_shamt[4] => barrel_shifter:shifter.i_shift[4]
o_result[0] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
o_result[1] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
o_result[2] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
o_result[3] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
o_result[4] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
o_result[5] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
o_result[6] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
o_result[7] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
o_result[8] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
o_result[9] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
o_result[10] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
o_result[11] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
o_result[12] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
o_result[13] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
o_result[14] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
o_result[15] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
o_result[16] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
o_result[17] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
o_result[18] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
o_result[19] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
o_result[20] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
o_result[21] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
o_result[22] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
o_result[23] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
o_result[24] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
o_result[25] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o_result[26] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
o_result[27] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o_result[28] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o_result[29] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o_result[30] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o_result[31] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o_overflow <= alu_single_bit:alu_loop:31:alu_i.o_overflow
o_zero <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter
i_data[0] => mux2_structure_generic:rl.i_A[0]
i_data[0] => mux2_structure_generic:rl.i_B[31]
i_data[1] => mux2_structure_generic:rl.i_A[1]
i_data[1] => mux2_structure_generic:rl.i_B[30]
i_data[2] => mux2_structure_generic:rl.i_A[2]
i_data[2] => mux2_structure_generic:rl.i_B[29]
i_data[3] => mux2_structure_generic:rl.i_A[3]
i_data[3] => mux2_structure_generic:rl.i_B[28]
i_data[4] => mux2_structure_generic:rl.i_A[4]
i_data[4] => mux2_structure_generic:rl.i_B[27]
i_data[5] => mux2_structure_generic:rl.i_A[5]
i_data[5] => mux2_structure_generic:rl.i_B[26]
i_data[6] => mux2_structure_generic:rl.i_A[6]
i_data[6] => mux2_structure_generic:rl.i_B[25]
i_data[7] => mux2_structure_generic:rl.i_A[7]
i_data[7] => mux2_structure_generic:rl.i_B[24]
i_data[8] => mux2_structure_generic:rl.i_A[8]
i_data[8] => mux2_structure_generic:rl.i_B[23]
i_data[9] => mux2_structure_generic:rl.i_A[9]
i_data[9] => mux2_structure_generic:rl.i_B[22]
i_data[10] => mux2_structure_generic:rl.i_A[10]
i_data[10] => mux2_structure_generic:rl.i_B[21]
i_data[11] => mux2_structure_generic:rl.i_A[11]
i_data[11] => mux2_structure_generic:rl.i_B[20]
i_data[12] => mux2_structure_generic:rl.i_A[12]
i_data[12] => mux2_structure_generic:rl.i_B[19]
i_data[13] => mux2_structure_generic:rl.i_A[13]
i_data[13] => mux2_structure_generic:rl.i_B[18]
i_data[14] => mux2_structure_generic:rl.i_A[14]
i_data[14] => mux2_structure_generic:rl.i_B[17]
i_data[15] => mux2_structure_generic:rl.i_A[15]
i_data[15] => mux2_structure_generic:rl.i_B[16]
i_data[16] => mux2_structure_generic:rl.i_A[16]
i_data[16] => mux2_structure_generic:rl.i_B[15]
i_data[17] => mux2_structure_generic:rl.i_A[17]
i_data[17] => mux2_structure_generic:rl.i_B[14]
i_data[18] => mux2_structure_generic:rl.i_A[18]
i_data[18] => mux2_structure_generic:rl.i_B[13]
i_data[19] => mux2_structure_generic:rl.i_A[19]
i_data[19] => mux2_structure_generic:rl.i_B[12]
i_data[20] => mux2_structure_generic:rl.i_A[20]
i_data[20] => mux2_structure_generic:rl.i_B[11]
i_data[21] => mux2_structure_generic:rl.i_A[21]
i_data[21] => mux2_structure_generic:rl.i_B[10]
i_data[22] => mux2_structure_generic:rl.i_A[22]
i_data[22] => mux2_structure_generic:rl.i_B[9]
i_data[23] => mux2_structure_generic:rl.i_A[23]
i_data[23] => mux2_structure_generic:rl.i_B[8]
i_data[24] => mux2_structure_generic:rl.i_A[24]
i_data[24] => mux2_structure_generic:rl.i_B[7]
i_data[25] => mux2_structure_generic:rl.i_A[25]
i_data[25] => mux2_structure_generic:rl.i_B[6]
i_data[26] => mux2_structure_generic:rl.i_A[26]
i_data[26] => mux2_structure_generic:rl.i_B[5]
i_data[27] => mux2_structure_generic:rl.i_A[27]
i_data[27] => mux2_structure_generic:rl.i_B[4]
i_data[28] => mux2_structure_generic:rl.i_A[28]
i_data[28] => mux2_structure_generic:rl.i_B[3]
i_data[29] => mux2_structure_generic:rl.i_A[29]
i_data[29] => mux2_structure_generic:rl.i_B[2]
i_data[30] => mux2_structure_generic:rl.i_A[30]
i_data[30] => mux2_structure_generic:rl.i_B[1]
i_data[31] => mux2_structure:logic_arithmetic.i_B
i_data[31] => mux2_structure_generic:rl.i_A[31]
i_data[31] => mux2_structure_generic:rl.i_B[0]
i_shift[0] => mux2_structure:stg0:0:bit_i_stage0.i_S
i_shift[0] => mux2_structure:stg0:1:bit_i_stage0.i_S
i_shift[0] => mux2_structure:stg0:2:bit_i_stage0.i_S
i_shift[0] => mux2_structure:stg0:3:bit_i_stage0.i_S
i_shift[0] => mux2_structure:stg0:4:bit_i_stage0.i_S
i_shift[0] => mux2_structure:stg0:5:bit_i_stage0.i_S
i_shift[0] => mux2_structure:stg0:6:bit_i_stage0.i_S
i_shift[0] => mux2_structure:stg0:7:bit_i_stage0.i_S
i_shift[0] => mux2_structure:stg0:8:bit_i_stage0.i_S
i_shift[0] => mux2_structure:stg0:9:bit_i_stage0.i_S
i_shift[0] => mux2_structure:stg0:10:bit_i_stage0.i_S
i_shift[0] => mux2_structure:stg0:11:bit_i_stage0.i_S
i_shift[0] => mux2_structure:stg0:12:bit_i_stage0.i_S
i_shift[0] => mux2_structure:stg0:13:bit_i_stage0.i_S
i_shift[0] => mux2_structure:stg0:14:bit_i_stage0.i_S
i_shift[0] => mux2_structure:stg0:15:bit_i_stage0.i_S
i_shift[0] => mux2_structure:stg0:16:bit_i_stage0.i_S
i_shift[0] => mux2_structure:stg0:17:bit_i_stage0.i_S
i_shift[0] => mux2_structure:stg0:18:bit_i_stage0.i_S
i_shift[0] => mux2_structure:stg0:19:bit_i_stage0.i_S
i_shift[0] => mux2_structure:stg0:20:bit_i_stage0.i_S
i_shift[0] => mux2_structure:stg0:21:bit_i_stage0.i_S
i_shift[0] => mux2_structure:stg0:22:bit_i_stage0.i_S
i_shift[0] => mux2_structure:stg0:23:bit_i_stage0.i_S
i_shift[0] => mux2_structure:stg0:24:bit_i_stage0.i_S
i_shift[0] => mux2_structure:stg0:25:bit_i_stage0.i_S
i_shift[0] => mux2_structure:stg0:26:bit_i_stage0.i_S
i_shift[0] => mux2_structure:stg0:27:bit_i_stage0.i_S
i_shift[0] => mux2_structure:stg0:28:bit_i_stage0.i_S
i_shift[0] => mux2_structure:stg0:29:bit_i_stage0.i_S
i_shift[0] => mux2_structure:stg0:30:bit_i_stage0.i_S
i_shift[0] => mux2_structure:bit31_stage0.i_S
i_shift[1] => mux2_structure:stg1:0:bit_i_stage1.i_S
i_shift[1] => mux2_structure:stg1:1:bit_i_stage1.i_S
i_shift[1] => mux2_structure:stg1:2:bit_i_stage1.i_S
i_shift[1] => mux2_structure:stg1:3:bit_i_stage1.i_S
i_shift[1] => mux2_structure:stg1:4:bit_i_stage1.i_S
i_shift[1] => mux2_structure:stg1:5:bit_i_stage1.i_S
i_shift[1] => mux2_structure:stg1:6:bit_i_stage1.i_S
i_shift[1] => mux2_structure:stg1:7:bit_i_stage1.i_S
i_shift[1] => mux2_structure:stg1:8:bit_i_stage1.i_S
i_shift[1] => mux2_structure:stg1:9:bit_i_stage1.i_S
i_shift[1] => mux2_structure:stg1:10:bit_i_stage1.i_S
i_shift[1] => mux2_structure:stg1:11:bit_i_stage1.i_S
i_shift[1] => mux2_structure:stg1:12:bit_i_stage1.i_S
i_shift[1] => mux2_structure:stg1:13:bit_i_stage1.i_S
i_shift[1] => mux2_structure:stg1:14:bit_i_stage1.i_S
i_shift[1] => mux2_structure:stg1:15:bit_i_stage1.i_S
i_shift[1] => mux2_structure:stg1:16:bit_i_stage1.i_S
i_shift[1] => mux2_structure:stg1:17:bit_i_stage1.i_S
i_shift[1] => mux2_structure:stg1:18:bit_i_stage1.i_S
i_shift[1] => mux2_structure:stg1:19:bit_i_stage1.i_S
i_shift[1] => mux2_structure:stg1:20:bit_i_stage1.i_S
i_shift[1] => mux2_structure:stg1:21:bit_i_stage1.i_S
i_shift[1] => mux2_structure:stg1:22:bit_i_stage1.i_S
i_shift[1] => mux2_structure:stg1:23:bit_i_stage1.i_S
i_shift[1] => mux2_structure:stg1:24:bit_i_stage1.i_S
i_shift[1] => mux2_structure:stg1:25:bit_i_stage1.i_S
i_shift[1] => mux2_structure:stg1:26:bit_i_stage1.i_S
i_shift[1] => mux2_structure:stg1:27:bit_i_stage1.i_S
i_shift[1] => mux2_structure:stg1:28:bit_i_stage1.i_S
i_shift[1] => mux2_structure:stg1:29:bit_i_stage1.i_S
i_shift[1] => mux2_structure:bit30_stage1.i_S
i_shift[1] => mux2_structure:bit31_stage1.i_S
i_shift[2] => mux2_structure:stg2:0:bit_i_stage2.i_S
i_shift[2] => mux2_structure:stg2:1:bit_i_stage2.i_S
i_shift[2] => mux2_structure:stg2:2:bit_i_stage2.i_S
i_shift[2] => mux2_structure:stg2:3:bit_i_stage2.i_S
i_shift[2] => mux2_structure:stg2:4:bit_i_stage2.i_S
i_shift[2] => mux2_structure:stg2:5:bit_i_stage2.i_S
i_shift[2] => mux2_structure:stg2:6:bit_i_stage2.i_S
i_shift[2] => mux2_structure:stg2:7:bit_i_stage2.i_S
i_shift[2] => mux2_structure:stg2:8:bit_i_stage2.i_S
i_shift[2] => mux2_structure:stg2:9:bit_i_stage2.i_S
i_shift[2] => mux2_structure:stg2:10:bit_i_stage2.i_S
i_shift[2] => mux2_structure:stg2:11:bit_i_stage2.i_S
i_shift[2] => mux2_structure:stg2:12:bit_i_stage2.i_S
i_shift[2] => mux2_structure:stg2:13:bit_i_stage2.i_S
i_shift[2] => mux2_structure:stg2:14:bit_i_stage2.i_S
i_shift[2] => mux2_structure:stg2:15:bit_i_stage2.i_S
i_shift[2] => mux2_structure:stg2:16:bit_i_stage2.i_S
i_shift[2] => mux2_structure:stg2:17:bit_i_stage2.i_S
i_shift[2] => mux2_structure:stg2:18:bit_i_stage2.i_S
i_shift[2] => mux2_structure:stg2:19:bit_i_stage2.i_S
i_shift[2] => mux2_structure:stg2:20:bit_i_stage2.i_S
i_shift[2] => mux2_structure:stg2:21:bit_i_stage2.i_S
i_shift[2] => mux2_structure:stg2:22:bit_i_stage2.i_S
i_shift[2] => mux2_structure:stg2:23:bit_i_stage2.i_S
i_shift[2] => mux2_structure:stg2:24:bit_i_stage2.i_S
i_shift[2] => mux2_structure:stg2:25:bit_i_stage2.i_S
i_shift[2] => mux2_structure:stg2:26:bit_i_stage2.i_S
i_shift[2] => mux2_structure:stg2:27:bit_i_stage2.i_S
i_shift[2] => mux2_structure:bit28_stage2.i_S
i_shift[2] => mux2_structure:bit29_stage2.i_S
i_shift[2] => mux2_structure:bit30_stage2.i_S
i_shift[2] => mux2_structure:bit31_stage2.i_S
i_shift[3] => mux2_structure:stg3:0:bit_i_stage3.i_S
i_shift[3] => mux2_structure:stg3:1:bit_i_stage3.i_S
i_shift[3] => mux2_structure:stg3:2:bit_i_stage3.i_S
i_shift[3] => mux2_structure:stg3:3:bit_i_stage3.i_S
i_shift[3] => mux2_structure:stg3:4:bit_i_stage3.i_S
i_shift[3] => mux2_structure:stg3:5:bit_i_stage3.i_S
i_shift[3] => mux2_structure:stg3:6:bit_i_stage3.i_S
i_shift[3] => mux2_structure:stg3:7:bit_i_stage3.i_S
i_shift[3] => mux2_structure:stg3:8:bit_i_stage3.i_S
i_shift[3] => mux2_structure:stg3:9:bit_i_stage3.i_S
i_shift[3] => mux2_structure:stg3:10:bit_i_stage3.i_S
i_shift[3] => mux2_structure:stg3:11:bit_i_stage3.i_S
i_shift[3] => mux2_structure:stg3:12:bit_i_stage3.i_S
i_shift[3] => mux2_structure:stg3:13:bit_i_stage3.i_S
i_shift[3] => mux2_structure:stg3:14:bit_i_stage3.i_S
i_shift[3] => mux2_structure:stg3:15:bit_i_stage3.i_S
i_shift[3] => mux2_structure:stg3:16:bit_i_stage3.i_S
i_shift[3] => mux2_structure:stg3:17:bit_i_stage3.i_S
i_shift[3] => mux2_structure:stg3:18:bit_i_stage3.i_S
i_shift[3] => mux2_structure:stg3:19:bit_i_stage3.i_S
i_shift[3] => mux2_structure:stg3:20:bit_i_stage3.i_S
i_shift[3] => mux2_structure:stg3:21:bit_i_stage3.i_S
i_shift[3] => mux2_structure:stg3:22:bit_i_stage3.i_S
i_shift[3] => mux2_structure:stg3:23:bit_i_stage3.i_S
i_shift[3] => mux2_structure:bit24_stage3.i_S
i_shift[3] => mux2_structure:bit25_stage3.i_S
i_shift[3] => mux2_structure:bit26_stage3.i_S
i_shift[3] => mux2_structure:bit27_stage3.i_S
i_shift[3] => mux2_structure:bit28_stage3.i_S
i_shift[3] => mux2_structure:bit29_stage3.i_S
i_shift[3] => mux2_structure:bit30_stage3.i_S
i_shift[3] => mux2_structure:bit31_stage3.i_S
i_shift[4] => mux2_structure:stg4:0:bit_i_stage4.i_S
i_shift[4] => mux2_structure:stg4:1:bit_i_stage4.i_S
i_shift[4] => mux2_structure:stg4:2:bit_i_stage4.i_S
i_shift[4] => mux2_structure:stg4:3:bit_i_stage4.i_S
i_shift[4] => mux2_structure:stg4:4:bit_i_stage4.i_S
i_shift[4] => mux2_structure:stg4:5:bit_i_stage4.i_S
i_shift[4] => mux2_structure:stg4:6:bit_i_stage4.i_S
i_shift[4] => mux2_structure:stg4:7:bit_i_stage4.i_S
i_shift[4] => mux2_structure:stg4:8:bit_i_stage4.i_S
i_shift[4] => mux2_structure:stg4:9:bit_i_stage4.i_S
i_shift[4] => mux2_structure:stg4:10:bit_i_stage4.i_S
i_shift[4] => mux2_structure:stg4:11:bit_i_stage4.i_S
i_shift[4] => mux2_structure:stg4:12:bit_i_stage4.i_S
i_shift[4] => mux2_structure:stg4:13:bit_i_stage4.i_S
i_shift[4] => mux2_structure:stg4:14:bit_i_stage4.i_S
i_shift[4] => mux2_structure:stg4:15:bit_i_stage4.i_S
i_shift[4] => mux2_structure:bit16_stage4.i_S
i_shift[4] => mux2_structure:bit17_stage4.i_S
i_shift[4] => mux2_structure:bit18_stage4.i_S
i_shift[4] => mux2_structure:bit19_stage4.i_S
i_shift[4] => mux2_structure:bit20_stage4.i_S
i_shift[4] => mux2_structure:bit21_stage4.i_S
i_shift[4] => mux2_structure:bit22_stage4.i_S
i_shift[4] => mux2_structure:bit23_stage4.i_S
i_shift[4] => mux2_structure:bit24_stage4.i_S
i_shift[4] => mux2_structure:bit25_stage4.i_S
i_shift[4] => mux2_structure:bit26_stage4.i_S
i_shift[4] => mux2_structure:bit27_stage4.i_S
i_shift[4] => mux2_structure:bit28_stage4.i_S
i_shift[4] => mux2_structure:bit29_stage4.i_S
i_shift[4] => mux2_structure:bit30_stage4.i_S
i_shift[4] => mux2_structure:bit31_stage4.i_S
i_la => mux2_structure:logic_arithmetic.i_S
i_rl => mux2_structure_generic:output.i_S
i_rl => mux2_structure_generic:rl.i_S
o_f[0] <= mux2_structure_generic:output.o_F[0]
o_f[1] <= mux2_structure_generic:output.o_F[1]
o_f[2] <= mux2_structure_generic:output.o_F[2]
o_f[3] <= mux2_structure_generic:output.o_F[3]
o_f[4] <= mux2_structure_generic:output.o_F[4]
o_f[5] <= mux2_structure_generic:output.o_F[5]
o_f[6] <= mux2_structure_generic:output.o_F[6]
o_f[7] <= mux2_structure_generic:output.o_F[7]
o_f[8] <= mux2_structure_generic:output.o_F[8]
o_f[9] <= mux2_structure_generic:output.o_F[9]
o_f[10] <= mux2_structure_generic:output.o_F[10]
o_f[11] <= mux2_structure_generic:output.o_F[11]
o_f[12] <= mux2_structure_generic:output.o_F[12]
o_f[13] <= mux2_structure_generic:output.o_F[13]
o_f[14] <= mux2_structure_generic:output.o_F[14]
o_f[15] <= mux2_structure_generic:output.o_F[15]
o_f[16] <= mux2_structure_generic:output.o_F[16]
o_f[17] <= mux2_structure_generic:output.o_F[17]
o_f[18] <= mux2_structure_generic:output.o_F[18]
o_f[19] <= mux2_structure_generic:output.o_F[19]
o_f[20] <= mux2_structure_generic:output.o_F[20]
o_f[21] <= mux2_structure_generic:output.o_F[21]
o_f[22] <= mux2_structure_generic:output.o_F[22]
o_f[23] <= mux2_structure_generic:output.o_F[23]
o_f[24] <= mux2_structure_generic:output.o_F[24]
o_f[25] <= mux2_structure_generic:output.o_F[25]
o_f[26] <= mux2_structure_generic:output.o_F[26]
o_f[27] <= mux2_structure_generic:output.o_F[27]
o_f[28] <= mux2_structure_generic:output.o_F[28]
o_f[29] <= mux2_structure_generic:output.o_F[29]
o_f[30] <= mux2_structure_generic:output.o_F[30]
o_f[31] <= mux2_structure_generic:output.o_F[31]


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output
i_A[0] => andg2:mux:0:andAS_i.i_A
i_A[1] => andg2:mux:1:andAS_i.i_A
i_A[2] => andg2:mux:2:andAS_i.i_A
i_A[3] => andg2:mux:3:andAS_i.i_A
i_A[4] => andg2:mux:4:andAS_i.i_A
i_A[5] => andg2:mux:5:andAS_i.i_A
i_A[6] => andg2:mux:6:andAS_i.i_A
i_A[7] => andg2:mux:7:andAS_i.i_A
i_A[8] => andg2:mux:8:andAS_i.i_A
i_A[9] => andg2:mux:9:andAS_i.i_A
i_A[10] => andg2:mux:10:andAS_i.i_A
i_A[11] => andg2:mux:11:andAS_i.i_A
i_A[12] => andg2:mux:12:andAS_i.i_A
i_A[13] => andg2:mux:13:andAS_i.i_A
i_A[14] => andg2:mux:14:andAS_i.i_A
i_A[15] => andg2:mux:15:andAS_i.i_A
i_A[16] => andg2:mux:16:andAS_i.i_A
i_A[17] => andg2:mux:17:andAS_i.i_A
i_A[18] => andg2:mux:18:andAS_i.i_A
i_A[19] => andg2:mux:19:andAS_i.i_A
i_A[20] => andg2:mux:20:andAS_i.i_A
i_A[21] => andg2:mux:21:andAS_i.i_A
i_A[22] => andg2:mux:22:andAS_i.i_A
i_A[23] => andg2:mux:23:andAS_i.i_A
i_A[24] => andg2:mux:24:andAS_i.i_A
i_A[25] => andg2:mux:25:andAS_i.i_A
i_A[26] => andg2:mux:26:andAS_i.i_A
i_A[27] => andg2:mux:27:andAS_i.i_A
i_A[28] => andg2:mux:28:andAS_i.i_A
i_A[29] => andg2:mux:29:andAS_i.i_A
i_A[30] => andg2:mux:30:andAS_i.i_A
i_A[31] => andg2:mux:31:andAS_i.i_A
i_B[0] => andg2:mux:0:andBIS_i.i_A
i_B[1] => andg2:mux:1:andBIS_i.i_A
i_B[2] => andg2:mux:2:andBIS_i.i_A
i_B[3] => andg2:mux:3:andBIS_i.i_A
i_B[4] => andg2:mux:4:andBIS_i.i_A
i_B[5] => andg2:mux:5:andBIS_i.i_A
i_B[6] => andg2:mux:6:andBIS_i.i_A
i_B[7] => andg2:mux:7:andBIS_i.i_A
i_B[8] => andg2:mux:8:andBIS_i.i_A
i_B[9] => andg2:mux:9:andBIS_i.i_A
i_B[10] => andg2:mux:10:andBIS_i.i_A
i_B[11] => andg2:mux:11:andBIS_i.i_A
i_B[12] => andg2:mux:12:andBIS_i.i_A
i_B[13] => andg2:mux:13:andBIS_i.i_A
i_B[14] => andg2:mux:14:andBIS_i.i_A
i_B[15] => andg2:mux:15:andBIS_i.i_A
i_B[16] => andg2:mux:16:andBIS_i.i_A
i_B[17] => andg2:mux:17:andBIS_i.i_A
i_B[18] => andg2:mux:18:andBIS_i.i_A
i_B[19] => andg2:mux:19:andBIS_i.i_A
i_B[20] => andg2:mux:20:andBIS_i.i_A
i_B[21] => andg2:mux:21:andBIS_i.i_A
i_B[22] => andg2:mux:22:andBIS_i.i_A
i_B[23] => andg2:mux:23:andBIS_i.i_A
i_B[24] => andg2:mux:24:andBIS_i.i_A
i_B[25] => andg2:mux:25:andBIS_i.i_A
i_B[26] => andg2:mux:26:andBIS_i.i_A
i_B[27] => andg2:mux:27:andBIS_i.i_A
i_B[28] => andg2:mux:28:andBIS_i.i_A
i_B[29] => andg2:mux:29:andBIS_i.i_A
i_B[30] => andg2:mux:30:andBIS_i.i_A
i_B[31] => andg2:mux:31:andBIS_i.i_A
i_S => invg:invg_s.i_A
i_S => andg2:mux:0:andBIS_i.i_B
i_S => andg2:mux:1:andBIS_i.i_B
i_S => andg2:mux:2:andBIS_i.i_B
i_S => andg2:mux:3:andBIS_i.i_B
i_S => andg2:mux:4:andBIS_i.i_B
i_S => andg2:mux:5:andBIS_i.i_B
i_S => andg2:mux:6:andBIS_i.i_B
i_S => andg2:mux:7:andBIS_i.i_B
i_S => andg2:mux:8:andBIS_i.i_B
i_S => andg2:mux:9:andBIS_i.i_B
i_S => andg2:mux:10:andBIS_i.i_B
i_S => andg2:mux:11:andBIS_i.i_B
i_S => andg2:mux:12:andBIS_i.i_B
i_S => andg2:mux:13:andBIS_i.i_B
i_S => andg2:mux:14:andBIS_i.i_B
i_S => andg2:mux:15:andBIS_i.i_B
i_S => andg2:mux:16:andBIS_i.i_B
i_S => andg2:mux:17:andBIS_i.i_B
i_S => andg2:mux:18:andBIS_i.i_B
i_S => andg2:mux:19:andBIS_i.i_B
i_S => andg2:mux:20:andBIS_i.i_B
i_S => andg2:mux:21:andBIS_i.i_B
i_S => andg2:mux:22:andBIS_i.i_B
i_S => andg2:mux:23:andBIS_i.i_B
i_S => andg2:mux:24:andBIS_i.i_B
i_S => andg2:mux:25:andBIS_i.i_B
i_S => andg2:mux:26:andBIS_i.i_B
i_S => andg2:mux:27:andBIS_i.i_B
i_S => andg2:mux:28:andBIS_i.i_B
i_S => andg2:mux:29:andBIS_i.i_B
i_S => andg2:mux:30:andBIS_i.i_B
i_S => andg2:mux:31:andBIS_i.i_B
o_F[0] <= org2:mux:0:or_i.o_F
o_F[1] <= org2:mux:1:or_i.o_F
o_F[2] <= org2:mux:2:or_i.o_F
o_F[3] <= org2:mux:3:or_i.o_F
o_F[4] <= org2:mux:4:or_i.o_F
o_F[5] <= org2:mux:5:or_i.o_F
o_F[6] <= org2:mux:6:or_i.o_F
o_F[7] <= org2:mux:7:or_i.o_F
o_F[8] <= org2:mux:8:or_i.o_F
o_F[9] <= org2:mux:9:or_i.o_F
o_F[10] <= org2:mux:10:or_i.o_F
o_F[11] <= org2:mux:11:or_i.o_F
o_F[12] <= org2:mux:12:or_i.o_F
o_F[13] <= org2:mux:13:or_i.o_F
o_F[14] <= org2:mux:14:or_i.o_F
o_F[15] <= org2:mux:15:or_i.o_F
o_F[16] <= org2:mux:16:or_i.o_F
o_F[17] <= org2:mux:17:or_i.o_F
o_F[18] <= org2:mux:18:or_i.o_F
o_F[19] <= org2:mux:19:or_i.o_F
o_F[20] <= org2:mux:20:or_i.o_F
o_F[21] <= org2:mux:21:or_i.o_F
o_F[22] <= org2:mux:22:or_i.o_F
o_F[23] <= org2:mux:23:or_i.o_F
o_F[24] <= org2:mux:24:or_i.o_F
o_F[25] <= org2:mux:25:or_i.o_F
o_F[26] <= org2:mux:26:or_i.o_F
o_F[27] <= org2:mux:27:or_i.o_F
o_F[28] <= org2:mux:28:or_i.o_F
o_F[29] <= org2:mux:29:or_i.o_F
o_F[30] <= org2:mux:30:or_i.o_F
o_F[31] <= org2:mux:31:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|invg:invg_s
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|andg2:\mux:0:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|andg2:\mux:0:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|org2:\mux:0:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|andg2:\mux:1:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|andg2:\mux:1:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|org2:\mux:1:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|andg2:\mux:2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|andg2:\mux:2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|org2:\mux:2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|andg2:\mux:3:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|andg2:\mux:3:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|org2:\mux:3:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|andg2:\mux:4:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|andg2:\mux:4:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|org2:\mux:4:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|andg2:\mux:5:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|andg2:\mux:5:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|org2:\mux:5:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|andg2:\mux:6:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|andg2:\mux:6:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|org2:\mux:6:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|andg2:\mux:7:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|andg2:\mux:7:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|org2:\mux:7:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|andg2:\mux:8:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|andg2:\mux:8:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|org2:\mux:8:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|andg2:\mux:9:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|andg2:\mux:9:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|org2:\mux:9:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|andg2:\mux:10:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|andg2:\mux:10:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|org2:\mux:10:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|andg2:\mux:11:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|andg2:\mux:11:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|org2:\mux:11:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|andg2:\mux:12:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|andg2:\mux:12:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|org2:\mux:12:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|andg2:\mux:13:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|andg2:\mux:13:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|org2:\mux:13:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|andg2:\mux:14:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|andg2:\mux:14:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|org2:\mux:14:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|andg2:\mux:15:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|andg2:\mux:15:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|org2:\mux:15:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|andg2:\mux:16:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|andg2:\mux:16:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|org2:\mux:16:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|andg2:\mux:17:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|andg2:\mux:17:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|org2:\mux:17:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|andg2:\mux:18:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|andg2:\mux:18:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|org2:\mux:18:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|andg2:\mux:19:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|andg2:\mux:19:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|org2:\mux:19:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|andg2:\mux:20:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|andg2:\mux:20:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|org2:\mux:20:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|andg2:\mux:21:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|andg2:\mux:21:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|org2:\mux:21:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|andg2:\mux:22:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|andg2:\mux:22:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|org2:\mux:22:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|andg2:\mux:23:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|andg2:\mux:23:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|org2:\mux:23:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|andg2:\mux:24:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|andg2:\mux:24:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|org2:\mux:24:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|andg2:\mux:25:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|andg2:\mux:25:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|org2:\mux:25:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|andg2:\mux:26:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|andg2:\mux:26:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|org2:\mux:26:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|andg2:\mux:27:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|andg2:\mux:27:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|org2:\mux:27:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|andg2:\mux:28:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|andg2:\mux:28:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|org2:\mux:28:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|andg2:\mux:29:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|andg2:\mux:29:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|org2:\mux:29:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|andg2:\mux:30:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|andg2:\mux:30:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|org2:\mux:30:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|andg2:\mux:31:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|andg2:\mux:31:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:output|org2:\mux:31:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:logic_arithmetic
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:logic_arithmetic|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:logic_arithmetic|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:logic_arithmetic|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:logic_arithmetic|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl
i_A[0] => andg2:mux:0:andAS_i.i_A
i_A[1] => andg2:mux:1:andAS_i.i_A
i_A[2] => andg2:mux:2:andAS_i.i_A
i_A[3] => andg2:mux:3:andAS_i.i_A
i_A[4] => andg2:mux:4:andAS_i.i_A
i_A[5] => andg2:mux:5:andAS_i.i_A
i_A[6] => andg2:mux:6:andAS_i.i_A
i_A[7] => andg2:mux:7:andAS_i.i_A
i_A[8] => andg2:mux:8:andAS_i.i_A
i_A[9] => andg2:mux:9:andAS_i.i_A
i_A[10] => andg2:mux:10:andAS_i.i_A
i_A[11] => andg2:mux:11:andAS_i.i_A
i_A[12] => andg2:mux:12:andAS_i.i_A
i_A[13] => andg2:mux:13:andAS_i.i_A
i_A[14] => andg2:mux:14:andAS_i.i_A
i_A[15] => andg2:mux:15:andAS_i.i_A
i_A[16] => andg2:mux:16:andAS_i.i_A
i_A[17] => andg2:mux:17:andAS_i.i_A
i_A[18] => andg2:mux:18:andAS_i.i_A
i_A[19] => andg2:mux:19:andAS_i.i_A
i_A[20] => andg2:mux:20:andAS_i.i_A
i_A[21] => andg2:mux:21:andAS_i.i_A
i_A[22] => andg2:mux:22:andAS_i.i_A
i_A[23] => andg2:mux:23:andAS_i.i_A
i_A[24] => andg2:mux:24:andAS_i.i_A
i_A[25] => andg2:mux:25:andAS_i.i_A
i_A[26] => andg2:mux:26:andAS_i.i_A
i_A[27] => andg2:mux:27:andAS_i.i_A
i_A[28] => andg2:mux:28:andAS_i.i_A
i_A[29] => andg2:mux:29:andAS_i.i_A
i_A[30] => andg2:mux:30:andAS_i.i_A
i_A[31] => andg2:mux:31:andAS_i.i_A
i_B[0] => andg2:mux:0:andBIS_i.i_A
i_B[1] => andg2:mux:1:andBIS_i.i_A
i_B[2] => andg2:mux:2:andBIS_i.i_A
i_B[3] => andg2:mux:3:andBIS_i.i_A
i_B[4] => andg2:mux:4:andBIS_i.i_A
i_B[5] => andg2:mux:5:andBIS_i.i_A
i_B[6] => andg2:mux:6:andBIS_i.i_A
i_B[7] => andg2:mux:7:andBIS_i.i_A
i_B[8] => andg2:mux:8:andBIS_i.i_A
i_B[9] => andg2:mux:9:andBIS_i.i_A
i_B[10] => andg2:mux:10:andBIS_i.i_A
i_B[11] => andg2:mux:11:andBIS_i.i_A
i_B[12] => andg2:mux:12:andBIS_i.i_A
i_B[13] => andg2:mux:13:andBIS_i.i_A
i_B[14] => andg2:mux:14:andBIS_i.i_A
i_B[15] => andg2:mux:15:andBIS_i.i_A
i_B[16] => andg2:mux:16:andBIS_i.i_A
i_B[17] => andg2:mux:17:andBIS_i.i_A
i_B[18] => andg2:mux:18:andBIS_i.i_A
i_B[19] => andg2:mux:19:andBIS_i.i_A
i_B[20] => andg2:mux:20:andBIS_i.i_A
i_B[21] => andg2:mux:21:andBIS_i.i_A
i_B[22] => andg2:mux:22:andBIS_i.i_A
i_B[23] => andg2:mux:23:andBIS_i.i_A
i_B[24] => andg2:mux:24:andBIS_i.i_A
i_B[25] => andg2:mux:25:andBIS_i.i_A
i_B[26] => andg2:mux:26:andBIS_i.i_A
i_B[27] => andg2:mux:27:andBIS_i.i_A
i_B[28] => andg2:mux:28:andBIS_i.i_A
i_B[29] => andg2:mux:29:andBIS_i.i_A
i_B[30] => andg2:mux:30:andBIS_i.i_A
i_B[31] => andg2:mux:31:andBIS_i.i_A
i_S => invg:invg_s.i_A
i_S => andg2:mux:0:andBIS_i.i_B
i_S => andg2:mux:1:andBIS_i.i_B
i_S => andg2:mux:2:andBIS_i.i_B
i_S => andg2:mux:3:andBIS_i.i_B
i_S => andg2:mux:4:andBIS_i.i_B
i_S => andg2:mux:5:andBIS_i.i_B
i_S => andg2:mux:6:andBIS_i.i_B
i_S => andg2:mux:7:andBIS_i.i_B
i_S => andg2:mux:8:andBIS_i.i_B
i_S => andg2:mux:9:andBIS_i.i_B
i_S => andg2:mux:10:andBIS_i.i_B
i_S => andg2:mux:11:andBIS_i.i_B
i_S => andg2:mux:12:andBIS_i.i_B
i_S => andg2:mux:13:andBIS_i.i_B
i_S => andg2:mux:14:andBIS_i.i_B
i_S => andg2:mux:15:andBIS_i.i_B
i_S => andg2:mux:16:andBIS_i.i_B
i_S => andg2:mux:17:andBIS_i.i_B
i_S => andg2:mux:18:andBIS_i.i_B
i_S => andg2:mux:19:andBIS_i.i_B
i_S => andg2:mux:20:andBIS_i.i_B
i_S => andg2:mux:21:andBIS_i.i_B
i_S => andg2:mux:22:andBIS_i.i_B
i_S => andg2:mux:23:andBIS_i.i_B
i_S => andg2:mux:24:andBIS_i.i_B
i_S => andg2:mux:25:andBIS_i.i_B
i_S => andg2:mux:26:andBIS_i.i_B
i_S => andg2:mux:27:andBIS_i.i_B
i_S => andg2:mux:28:andBIS_i.i_B
i_S => andg2:mux:29:andBIS_i.i_B
i_S => andg2:mux:30:andBIS_i.i_B
i_S => andg2:mux:31:andBIS_i.i_B
o_F[0] <= org2:mux:0:or_i.o_F
o_F[1] <= org2:mux:1:or_i.o_F
o_F[2] <= org2:mux:2:or_i.o_F
o_F[3] <= org2:mux:3:or_i.o_F
o_F[4] <= org2:mux:4:or_i.o_F
o_F[5] <= org2:mux:5:or_i.o_F
o_F[6] <= org2:mux:6:or_i.o_F
o_F[7] <= org2:mux:7:or_i.o_F
o_F[8] <= org2:mux:8:or_i.o_F
o_F[9] <= org2:mux:9:or_i.o_F
o_F[10] <= org2:mux:10:or_i.o_F
o_F[11] <= org2:mux:11:or_i.o_F
o_F[12] <= org2:mux:12:or_i.o_F
o_F[13] <= org2:mux:13:or_i.o_F
o_F[14] <= org2:mux:14:or_i.o_F
o_F[15] <= org2:mux:15:or_i.o_F
o_F[16] <= org2:mux:16:or_i.o_F
o_F[17] <= org2:mux:17:or_i.o_F
o_F[18] <= org2:mux:18:or_i.o_F
o_F[19] <= org2:mux:19:or_i.o_F
o_F[20] <= org2:mux:20:or_i.o_F
o_F[21] <= org2:mux:21:or_i.o_F
o_F[22] <= org2:mux:22:or_i.o_F
o_F[23] <= org2:mux:23:or_i.o_F
o_F[24] <= org2:mux:24:or_i.o_F
o_F[25] <= org2:mux:25:or_i.o_F
o_F[26] <= org2:mux:26:or_i.o_F
o_F[27] <= org2:mux:27:or_i.o_F
o_F[28] <= org2:mux:28:or_i.o_F
o_F[29] <= org2:mux:29:or_i.o_F
o_F[30] <= org2:mux:30:or_i.o_F
o_F[31] <= org2:mux:31:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|invg:invg_s
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|andg2:\mux:0:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|andg2:\mux:0:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|org2:\mux:0:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|andg2:\mux:1:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|andg2:\mux:1:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|org2:\mux:1:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|andg2:\mux:2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|andg2:\mux:2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|org2:\mux:2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|andg2:\mux:3:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|andg2:\mux:3:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|org2:\mux:3:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|andg2:\mux:4:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|andg2:\mux:4:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|org2:\mux:4:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|andg2:\mux:5:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|andg2:\mux:5:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|org2:\mux:5:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|andg2:\mux:6:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|andg2:\mux:6:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|org2:\mux:6:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|andg2:\mux:7:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|andg2:\mux:7:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|org2:\mux:7:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|andg2:\mux:8:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|andg2:\mux:8:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|org2:\mux:8:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|andg2:\mux:9:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|andg2:\mux:9:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|org2:\mux:9:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|andg2:\mux:10:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|andg2:\mux:10:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|org2:\mux:10:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|andg2:\mux:11:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|andg2:\mux:11:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|org2:\mux:11:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|andg2:\mux:12:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|andg2:\mux:12:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|org2:\mux:12:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|andg2:\mux:13:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|andg2:\mux:13:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|org2:\mux:13:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|andg2:\mux:14:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|andg2:\mux:14:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|org2:\mux:14:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|andg2:\mux:15:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|andg2:\mux:15:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|org2:\mux:15:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|andg2:\mux:16:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|andg2:\mux:16:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|org2:\mux:16:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|andg2:\mux:17:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|andg2:\mux:17:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|org2:\mux:17:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|andg2:\mux:18:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|andg2:\mux:18:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|org2:\mux:18:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|andg2:\mux:19:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|andg2:\mux:19:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|org2:\mux:19:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|andg2:\mux:20:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|andg2:\mux:20:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|org2:\mux:20:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|andg2:\mux:21:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|andg2:\mux:21:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|org2:\mux:21:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|andg2:\mux:22:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|andg2:\mux:22:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|org2:\mux:22:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|andg2:\mux:23:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|andg2:\mux:23:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|org2:\mux:23:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|andg2:\mux:24:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|andg2:\mux:24:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|org2:\mux:24:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|andg2:\mux:25:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|andg2:\mux:25:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|org2:\mux:25:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|andg2:\mux:26:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|andg2:\mux:26:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|org2:\mux:26:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|andg2:\mux:27:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|andg2:\mux:27:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|org2:\mux:27:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|andg2:\mux:28:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|andg2:\mux:28:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|org2:\mux:28:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|andg2:\mux:29:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|andg2:\mux:29:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|org2:\mux:29:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|andg2:\mux:30:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|andg2:\mux:30:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|org2:\mux:30:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|andg2:\mux:31:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|andg2:\mux:31:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure_generic:rl|org2:\mux:31:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:0:bit_i_stage0
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:0:bit_i_stage0|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:0:bit_i_stage0|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:0:bit_i_stage0|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:0:bit_i_stage0|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:1:bit_i_stage0
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:1:bit_i_stage0|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:1:bit_i_stage0|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:1:bit_i_stage0|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:1:bit_i_stage0|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:2:bit_i_stage0
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:2:bit_i_stage0|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:2:bit_i_stage0|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:2:bit_i_stage0|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:2:bit_i_stage0|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:3:bit_i_stage0
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:3:bit_i_stage0|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:3:bit_i_stage0|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:3:bit_i_stage0|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:3:bit_i_stage0|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:4:bit_i_stage0
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:4:bit_i_stage0|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:4:bit_i_stage0|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:4:bit_i_stage0|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:4:bit_i_stage0|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:5:bit_i_stage0
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:5:bit_i_stage0|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:5:bit_i_stage0|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:5:bit_i_stage0|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:5:bit_i_stage0|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:6:bit_i_stage0
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:6:bit_i_stage0|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:6:bit_i_stage0|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:6:bit_i_stage0|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:6:bit_i_stage0|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:7:bit_i_stage0
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:7:bit_i_stage0|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:7:bit_i_stage0|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:7:bit_i_stage0|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:7:bit_i_stage0|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:8:bit_i_stage0
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:8:bit_i_stage0|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:8:bit_i_stage0|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:8:bit_i_stage0|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:8:bit_i_stage0|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:9:bit_i_stage0
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:9:bit_i_stage0|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:9:bit_i_stage0|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:9:bit_i_stage0|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:9:bit_i_stage0|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:10:bit_i_stage0
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:10:bit_i_stage0|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:10:bit_i_stage0|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:10:bit_i_stage0|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:10:bit_i_stage0|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:11:bit_i_stage0
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:11:bit_i_stage0|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:11:bit_i_stage0|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:11:bit_i_stage0|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:11:bit_i_stage0|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:12:bit_i_stage0
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:12:bit_i_stage0|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:12:bit_i_stage0|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:12:bit_i_stage0|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:12:bit_i_stage0|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:13:bit_i_stage0
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:13:bit_i_stage0|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:13:bit_i_stage0|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:13:bit_i_stage0|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:13:bit_i_stage0|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:14:bit_i_stage0
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:14:bit_i_stage0|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:14:bit_i_stage0|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:14:bit_i_stage0|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:14:bit_i_stage0|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:15:bit_i_stage0
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:15:bit_i_stage0|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:15:bit_i_stage0|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:15:bit_i_stage0|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:15:bit_i_stage0|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:16:bit_i_stage0
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:16:bit_i_stage0|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:16:bit_i_stage0|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:16:bit_i_stage0|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:16:bit_i_stage0|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:17:bit_i_stage0
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:17:bit_i_stage0|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:17:bit_i_stage0|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:17:bit_i_stage0|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:17:bit_i_stage0|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:18:bit_i_stage0
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:18:bit_i_stage0|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:18:bit_i_stage0|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:18:bit_i_stage0|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:18:bit_i_stage0|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:19:bit_i_stage0
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:19:bit_i_stage0|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:19:bit_i_stage0|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:19:bit_i_stage0|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:19:bit_i_stage0|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:20:bit_i_stage0
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:20:bit_i_stage0|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:20:bit_i_stage0|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:20:bit_i_stage0|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:20:bit_i_stage0|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:21:bit_i_stage0
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:21:bit_i_stage0|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:21:bit_i_stage0|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:21:bit_i_stage0|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:21:bit_i_stage0|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:22:bit_i_stage0
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:22:bit_i_stage0|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:22:bit_i_stage0|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:22:bit_i_stage0|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:22:bit_i_stage0|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:23:bit_i_stage0
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:23:bit_i_stage0|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:23:bit_i_stage0|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:23:bit_i_stage0|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:23:bit_i_stage0|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:24:bit_i_stage0
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:24:bit_i_stage0|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:24:bit_i_stage0|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:24:bit_i_stage0|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:24:bit_i_stage0|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:25:bit_i_stage0
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:25:bit_i_stage0|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:25:bit_i_stage0|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:25:bit_i_stage0|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:25:bit_i_stage0|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:26:bit_i_stage0
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:26:bit_i_stage0|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:26:bit_i_stage0|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:26:bit_i_stage0|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:26:bit_i_stage0|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:27:bit_i_stage0
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:27:bit_i_stage0|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:27:bit_i_stage0|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:27:bit_i_stage0|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:27:bit_i_stage0|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:28:bit_i_stage0
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:28:bit_i_stage0|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:28:bit_i_stage0|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:28:bit_i_stage0|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:28:bit_i_stage0|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:29:bit_i_stage0
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:29:bit_i_stage0|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:29:bit_i_stage0|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:29:bit_i_stage0|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:29:bit_i_stage0|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:30:bit_i_stage0
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:30:bit_i_stage0|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:30:bit_i_stage0|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:30:bit_i_stage0|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg0:30:bit_i_stage0|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit31_stage0
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit31_stage0|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit31_stage0|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit31_stage0|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit31_stage0|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:0:bit_i_stage1
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:0:bit_i_stage1|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:0:bit_i_stage1|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:0:bit_i_stage1|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:0:bit_i_stage1|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:1:bit_i_stage1
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:1:bit_i_stage1|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:1:bit_i_stage1|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:1:bit_i_stage1|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:1:bit_i_stage1|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:2:bit_i_stage1
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:2:bit_i_stage1|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:2:bit_i_stage1|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:2:bit_i_stage1|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:2:bit_i_stage1|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:3:bit_i_stage1
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:3:bit_i_stage1|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:3:bit_i_stage1|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:3:bit_i_stage1|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:3:bit_i_stage1|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:4:bit_i_stage1
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:4:bit_i_stage1|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:4:bit_i_stage1|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:4:bit_i_stage1|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:4:bit_i_stage1|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:5:bit_i_stage1
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:5:bit_i_stage1|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:5:bit_i_stage1|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:5:bit_i_stage1|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:5:bit_i_stage1|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:6:bit_i_stage1
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:6:bit_i_stage1|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:6:bit_i_stage1|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:6:bit_i_stage1|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:6:bit_i_stage1|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:7:bit_i_stage1
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:7:bit_i_stage1|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:7:bit_i_stage1|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:7:bit_i_stage1|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:7:bit_i_stage1|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:8:bit_i_stage1
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:8:bit_i_stage1|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:8:bit_i_stage1|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:8:bit_i_stage1|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:8:bit_i_stage1|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:9:bit_i_stage1
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:9:bit_i_stage1|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:9:bit_i_stage1|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:9:bit_i_stage1|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:9:bit_i_stage1|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:10:bit_i_stage1
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:10:bit_i_stage1|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:10:bit_i_stage1|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:10:bit_i_stage1|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:10:bit_i_stage1|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:11:bit_i_stage1
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:11:bit_i_stage1|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:11:bit_i_stage1|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:11:bit_i_stage1|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:11:bit_i_stage1|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:12:bit_i_stage1
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:12:bit_i_stage1|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:12:bit_i_stage1|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:12:bit_i_stage1|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:12:bit_i_stage1|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:13:bit_i_stage1
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:13:bit_i_stage1|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:13:bit_i_stage1|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:13:bit_i_stage1|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:13:bit_i_stage1|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:14:bit_i_stage1
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:14:bit_i_stage1|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:14:bit_i_stage1|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:14:bit_i_stage1|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:14:bit_i_stage1|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:15:bit_i_stage1
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:15:bit_i_stage1|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:15:bit_i_stage1|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:15:bit_i_stage1|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:15:bit_i_stage1|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:16:bit_i_stage1
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:16:bit_i_stage1|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:16:bit_i_stage1|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:16:bit_i_stage1|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:16:bit_i_stage1|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:17:bit_i_stage1
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:17:bit_i_stage1|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:17:bit_i_stage1|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:17:bit_i_stage1|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:17:bit_i_stage1|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:18:bit_i_stage1
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:18:bit_i_stage1|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:18:bit_i_stage1|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:18:bit_i_stage1|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:18:bit_i_stage1|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:19:bit_i_stage1
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:19:bit_i_stage1|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:19:bit_i_stage1|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:19:bit_i_stage1|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:19:bit_i_stage1|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:20:bit_i_stage1
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:20:bit_i_stage1|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:20:bit_i_stage1|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:20:bit_i_stage1|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:20:bit_i_stage1|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:21:bit_i_stage1
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:21:bit_i_stage1|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:21:bit_i_stage1|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:21:bit_i_stage1|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:21:bit_i_stage1|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:22:bit_i_stage1
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:22:bit_i_stage1|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:22:bit_i_stage1|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:22:bit_i_stage1|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:22:bit_i_stage1|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:23:bit_i_stage1
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:23:bit_i_stage1|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:23:bit_i_stage1|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:23:bit_i_stage1|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:23:bit_i_stage1|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:24:bit_i_stage1
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:24:bit_i_stage1|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:24:bit_i_stage1|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:24:bit_i_stage1|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:24:bit_i_stage1|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:25:bit_i_stage1
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:25:bit_i_stage1|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:25:bit_i_stage1|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:25:bit_i_stage1|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:25:bit_i_stage1|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:26:bit_i_stage1
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:26:bit_i_stage1|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:26:bit_i_stage1|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:26:bit_i_stage1|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:26:bit_i_stage1|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:27:bit_i_stage1
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:27:bit_i_stage1|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:27:bit_i_stage1|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:27:bit_i_stage1|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:27:bit_i_stage1|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:28:bit_i_stage1
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:28:bit_i_stage1|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:28:bit_i_stage1|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:28:bit_i_stage1|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:28:bit_i_stage1|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:29:bit_i_stage1
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:29:bit_i_stage1|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:29:bit_i_stage1|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:29:bit_i_stage1|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg1:29:bit_i_stage1|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit30_stage1
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit30_stage1|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit30_stage1|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit30_stage1|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit30_stage1|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit31_stage1
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit31_stage1|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit31_stage1|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit31_stage1|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit31_stage1|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:0:bit_i_stage2
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:0:bit_i_stage2|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:0:bit_i_stage2|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:0:bit_i_stage2|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:0:bit_i_stage2|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:1:bit_i_stage2
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:1:bit_i_stage2|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:1:bit_i_stage2|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:1:bit_i_stage2|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:1:bit_i_stage2|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:2:bit_i_stage2
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:2:bit_i_stage2|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:2:bit_i_stage2|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:2:bit_i_stage2|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:2:bit_i_stage2|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:3:bit_i_stage2
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:3:bit_i_stage2|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:3:bit_i_stage2|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:3:bit_i_stage2|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:3:bit_i_stage2|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:4:bit_i_stage2
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:4:bit_i_stage2|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:4:bit_i_stage2|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:4:bit_i_stage2|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:4:bit_i_stage2|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:5:bit_i_stage2
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:5:bit_i_stage2|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:5:bit_i_stage2|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:5:bit_i_stage2|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:5:bit_i_stage2|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:6:bit_i_stage2
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:6:bit_i_stage2|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:6:bit_i_stage2|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:6:bit_i_stage2|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:6:bit_i_stage2|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:7:bit_i_stage2
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:7:bit_i_stage2|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:7:bit_i_stage2|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:7:bit_i_stage2|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:7:bit_i_stage2|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:8:bit_i_stage2
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:8:bit_i_stage2|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:8:bit_i_stage2|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:8:bit_i_stage2|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:8:bit_i_stage2|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:9:bit_i_stage2
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:9:bit_i_stage2|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:9:bit_i_stage2|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:9:bit_i_stage2|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:9:bit_i_stage2|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:10:bit_i_stage2
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:10:bit_i_stage2|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:10:bit_i_stage2|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:10:bit_i_stage2|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:10:bit_i_stage2|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:11:bit_i_stage2
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:11:bit_i_stage2|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:11:bit_i_stage2|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:11:bit_i_stage2|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:11:bit_i_stage2|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:12:bit_i_stage2
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:12:bit_i_stage2|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:12:bit_i_stage2|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:12:bit_i_stage2|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:12:bit_i_stage2|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:13:bit_i_stage2
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:13:bit_i_stage2|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:13:bit_i_stage2|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:13:bit_i_stage2|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:13:bit_i_stage2|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:14:bit_i_stage2
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:14:bit_i_stage2|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:14:bit_i_stage2|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:14:bit_i_stage2|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:14:bit_i_stage2|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:15:bit_i_stage2
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:15:bit_i_stage2|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:15:bit_i_stage2|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:15:bit_i_stage2|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:15:bit_i_stage2|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:16:bit_i_stage2
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:16:bit_i_stage2|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:16:bit_i_stage2|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:16:bit_i_stage2|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:16:bit_i_stage2|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:17:bit_i_stage2
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:17:bit_i_stage2|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:17:bit_i_stage2|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:17:bit_i_stage2|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:17:bit_i_stage2|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:18:bit_i_stage2
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:18:bit_i_stage2|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:18:bit_i_stage2|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:18:bit_i_stage2|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:18:bit_i_stage2|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:19:bit_i_stage2
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:19:bit_i_stage2|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:19:bit_i_stage2|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:19:bit_i_stage2|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:19:bit_i_stage2|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:20:bit_i_stage2
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:20:bit_i_stage2|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:20:bit_i_stage2|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:20:bit_i_stage2|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:20:bit_i_stage2|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:21:bit_i_stage2
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:21:bit_i_stage2|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:21:bit_i_stage2|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:21:bit_i_stage2|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:21:bit_i_stage2|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:22:bit_i_stage2
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:22:bit_i_stage2|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:22:bit_i_stage2|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:22:bit_i_stage2|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:22:bit_i_stage2|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:23:bit_i_stage2
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:23:bit_i_stage2|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:23:bit_i_stage2|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:23:bit_i_stage2|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:23:bit_i_stage2|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:24:bit_i_stage2
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:24:bit_i_stage2|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:24:bit_i_stage2|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:24:bit_i_stage2|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:24:bit_i_stage2|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:25:bit_i_stage2
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:25:bit_i_stage2|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:25:bit_i_stage2|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:25:bit_i_stage2|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:25:bit_i_stage2|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:26:bit_i_stage2
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:26:bit_i_stage2|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:26:bit_i_stage2|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:26:bit_i_stage2|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:26:bit_i_stage2|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:27:bit_i_stage2
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:27:bit_i_stage2|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:27:bit_i_stage2|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:27:bit_i_stage2|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg2:27:bit_i_stage2|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit28_stage2
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit28_stage2|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit28_stage2|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit28_stage2|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit28_stage2|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit29_stage2
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit29_stage2|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit29_stage2|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit29_stage2|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit29_stage2|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit30_stage2
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit30_stage2|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit30_stage2|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit30_stage2|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit30_stage2|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit31_stage2
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit31_stage2|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit31_stage2|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit31_stage2|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit31_stage2|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:0:bit_i_stage3
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:0:bit_i_stage3|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:0:bit_i_stage3|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:0:bit_i_stage3|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:0:bit_i_stage3|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:1:bit_i_stage3
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:1:bit_i_stage3|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:1:bit_i_stage3|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:1:bit_i_stage3|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:1:bit_i_stage3|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:2:bit_i_stage3
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:2:bit_i_stage3|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:2:bit_i_stage3|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:2:bit_i_stage3|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:2:bit_i_stage3|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:3:bit_i_stage3
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:3:bit_i_stage3|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:3:bit_i_stage3|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:3:bit_i_stage3|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:3:bit_i_stage3|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:4:bit_i_stage3
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:4:bit_i_stage3|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:4:bit_i_stage3|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:4:bit_i_stage3|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:4:bit_i_stage3|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:5:bit_i_stage3
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:5:bit_i_stage3|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:5:bit_i_stage3|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:5:bit_i_stage3|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:5:bit_i_stage3|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:6:bit_i_stage3
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:6:bit_i_stage3|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:6:bit_i_stage3|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:6:bit_i_stage3|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:6:bit_i_stage3|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:7:bit_i_stage3
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:7:bit_i_stage3|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:7:bit_i_stage3|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:7:bit_i_stage3|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:7:bit_i_stage3|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:8:bit_i_stage3
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:8:bit_i_stage3|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:8:bit_i_stage3|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:8:bit_i_stage3|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:8:bit_i_stage3|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:9:bit_i_stage3
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:9:bit_i_stage3|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:9:bit_i_stage3|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:9:bit_i_stage3|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:9:bit_i_stage3|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:10:bit_i_stage3
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:10:bit_i_stage3|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:10:bit_i_stage3|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:10:bit_i_stage3|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:10:bit_i_stage3|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:11:bit_i_stage3
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:11:bit_i_stage3|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:11:bit_i_stage3|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:11:bit_i_stage3|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:11:bit_i_stage3|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:12:bit_i_stage3
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:12:bit_i_stage3|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:12:bit_i_stage3|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:12:bit_i_stage3|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:12:bit_i_stage3|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:13:bit_i_stage3
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:13:bit_i_stage3|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:13:bit_i_stage3|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:13:bit_i_stage3|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:13:bit_i_stage3|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:14:bit_i_stage3
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:14:bit_i_stage3|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:14:bit_i_stage3|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:14:bit_i_stage3|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:14:bit_i_stage3|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:15:bit_i_stage3
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:15:bit_i_stage3|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:15:bit_i_stage3|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:15:bit_i_stage3|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:15:bit_i_stage3|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:16:bit_i_stage3
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:16:bit_i_stage3|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:16:bit_i_stage3|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:16:bit_i_stage3|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:16:bit_i_stage3|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:17:bit_i_stage3
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:17:bit_i_stage3|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:17:bit_i_stage3|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:17:bit_i_stage3|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:17:bit_i_stage3|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:18:bit_i_stage3
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:18:bit_i_stage3|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:18:bit_i_stage3|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:18:bit_i_stage3|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:18:bit_i_stage3|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:19:bit_i_stage3
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:19:bit_i_stage3|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:19:bit_i_stage3|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:19:bit_i_stage3|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:19:bit_i_stage3|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:20:bit_i_stage3
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:20:bit_i_stage3|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:20:bit_i_stage3|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:20:bit_i_stage3|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:20:bit_i_stage3|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:21:bit_i_stage3
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:21:bit_i_stage3|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:21:bit_i_stage3|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:21:bit_i_stage3|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:21:bit_i_stage3|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:22:bit_i_stage3
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:22:bit_i_stage3|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:22:bit_i_stage3|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:22:bit_i_stage3|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:22:bit_i_stage3|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:23:bit_i_stage3
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:23:bit_i_stage3|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:23:bit_i_stage3|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:23:bit_i_stage3|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg3:23:bit_i_stage3|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit24_stage3
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit24_stage3|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit24_stage3|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit24_stage3|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit24_stage3|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit25_stage3
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit25_stage3|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit25_stage3|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit25_stage3|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit25_stage3|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit26_stage3
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit26_stage3|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit26_stage3|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit26_stage3|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit26_stage3|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit27_stage3
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit27_stage3|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit27_stage3|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit27_stage3|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit27_stage3|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit28_stage3
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit28_stage3|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit28_stage3|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit28_stage3|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit28_stage3|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit29_stage3
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit29_stage3|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit29_stage3|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit29_stage3|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit29_stage3|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit30_stage3
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit30_stage3|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit30_stage3|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit30_stage3|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit30_stage3|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit31_stage3
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit31_stage3|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit31_stage3|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit31_stage3|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit31_stage3|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:0:bit_i_stage4
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:0:bit_i_stage4|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:0:bit_i_stage4|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:0:bit_i_stage4|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:0:bit_i_stage4|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:1:bit_i_stage4
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:1:bit_i_stage4|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:1:bit_i_stage4|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:1:bit_i_stage4|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:1:bit_i_stage4|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:2:bit_i_stage4
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:2:bit_i_stage4|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:2:bit_i_stage4|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:2:bit_i_stage4|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:2:bit_i_stage4|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:3:bit_i_stage4
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:3:bit_i_stage4|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:3:bit_i_stage4|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:3:bit_i_stage4|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:3:bit_i_stage4|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:4:bit_i_stage4
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:4:bit_i_stage4|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:4:bit_i_stage4|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:4:bit_i_stage4|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:4:bit_i_stage4|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:5:bit_i_stage4
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:5:bit_i_stage4|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:5:bit_i_stage4|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:5:bit_i_stage4|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:5:bit_i_stage4|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:6:bit_i_stage4
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:6:bit_i_stage4|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:6:bit_i_stage4|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:6:bit_i_stage4|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:6:bit_i_stage4|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:7:bit_i_stage4
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:7:bit_i_stage4|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:7:bit_i_stage4|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:7:bit_i_stage4|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:7:bit_i_stage4|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:8:bit_i_stage4
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:8:bit_i_stage4|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:8:bit_i_stage4|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:8:bit_i_stage4|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:8:bit_i_stage4|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:9:bit_i_stage4
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:9:bit_i_stage4|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:9:bit_i_stage4|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:9:bit_i_stage4|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:9:bit_i_stage4|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:10:bit_i_stage4
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:10:bit_i_stage4|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:10:bit_i_stage4|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:10:bit_i_stage4|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:10:bit_i_stage4|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:11:bit_i_stage4
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:11:bit_i_stage4|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:11:bit_i_stage4|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:11:bit_i_stage4|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:11:bit_i_stage4|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:12:bit_i_stage4
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:12:bit_i_stage4|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:12:bit_i_stage4|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:12:bit_i_stage4|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:12:bit_i_stage4|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:13:bit_i_stage4
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:13:bit_i_stage4|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:13:bit_i_stage4|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:13:bit_i_stage4|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:13:bit_i_stage4|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:14:bit_i_stage4
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:14:bit_i_stage4|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:14:bit_i_stage4|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:14:bit_i_stage4|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:14:bit_i_stage4|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:15:bit_i_stage4
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:15:bit_i_stage4|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:15:bit_i_stage4|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:15:bit_i_stage4|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:\stg4:15:bit_i_stage4|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit16_stage4
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit16_stage4|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit16_stage4|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit16_stage4|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit16_stage4|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit17_stage4
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit17_stage4|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit17_stage4|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit17_stage4|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit17_stage4|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit18_stage4
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit18_stage4|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit18_stage4|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit18_stage4|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit18_stage4|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit19_stage4
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit19_stage4|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit19_stage4|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit19_stage4|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit19_stage4|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit20_stage4
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit20_stage4|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit20_stage4|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit20_stage4|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit20_stage4|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit21_stage4
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit21_stage4|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit21_stage4|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit21_stage4|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit21_stage4|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit22_stage4
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit22_stage4|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit22_stage4|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit22_stage4|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit22_stage4|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit23_stage4
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit23_stage4|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit23_stage4|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit23_stage4|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit23_stage4|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit24_stage4
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit24_stage4|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit24_stage4|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit24_stage4|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit24_stage4|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit25_stage4
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit25_stage4|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit25_stage4|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit25_stage4|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit25_stage4|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit26_stage4
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit26_stage4|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit26_stage4|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit26_stage4|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit26_stage4|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit27_stage4
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit27_stage4|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit27_stage4|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit27_stage4|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit27_stage4|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit28_stage4
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit28_stage4|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit28_stage4|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit28_stage4|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit28_stage4|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit29_stage4
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit29_stage4|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit29_stage4|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit29_stage4|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit29_stage4|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit30_stage4
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit30_stage4|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit30_stage4|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit30_stage4|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit30_stage4|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit31_stage4
i_A => andg2:andBIS_i.i_A
i_B => andg2:andAS_i.i_A
i_S => invg:invg_S.i_A
i_S => andg2:andAS_i.i_B
o_F <= org2:or_i.o_F


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit31_stage4|invg:invg_S
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit31_stage4|andg2:andBIS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit31_stage4|andg2:andAS_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|barrel_shifter:shifter|mux2_structure:bit31_stage4|org2:or_i
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:alu_0
i_ctrl[0] => Mux0.IN69
i_ctrl[0] => Mux1.IN60
i_ctrl[0] => Mux2.IN69
i_ctrl[1] => Mux0.IN68
i_ctrl[1] => Mux1.IN59
i_ctrl[1] => Mux2.IN68
i_ctrl[2] => Mux0.IN67
i_ctrl[2] => Mux1.IN58
i_ctrl[2] => Mux2.IN67
i_ctrl[3] => Mux0.IN66
i_ctrl[3] => Mux1.IN57
i_ctrl[3] => Mux2.IN66
i_ctrl[4] => Mux0.IN65
i_ctrl[4] => Mux1.IN56
i_ctrl[4] => Mux2.IN65
i_ctrl[5] => Mux0.IN64
i_ctrl[5] => Mux1.IN55
i_ctrl[5] => Mux2.IN64
i_a => and_res.IN0
i_a => or_res.IN0
i_a => xor_res.IN0
i_a => nand_res.IN0
i_a => nor_res.IN0
i_a => full_adder_structure:adder.i_A
i_b => s_b.IN1
i_b => and_res.IN1
i_b => or_res.IN1
i_b => xor_res.IN1
i_b => nand_res.IN1
i_b => nor_res.IN1
i_cin => s_overflow.IN1
i_cin => full_adder_structure:adder.i_C
i_less => Mux1.IN63
i_less => Mux1.IN64
o_f <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_cout <= full_adder_structure:adder.o_C
o_set <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_overflow <= s_overflow.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:alu_0|full_adder_structure:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|alu:alu_compute|alu_single_bit:alu_0|full_adder_structure:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:alu_0|full_adder_structure:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:alu_0|full_adder_structure:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:alu_0|full_adder_structure:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:alu_0|full_adder_structure:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:1:alu_i
i_ctrl[0] => Mux0.IN69
i_ctrl[0] => Mux1.IN60
i_ctrl[0] => Mux2.IN69
i_ctrl[1] => Mux0.IN68
i_ctrl[1] => Mux1.IN59
i_ctrl[1] => Mux2.IN68
i_ctrl[2] => Mux0.IN67
i_ctrl[2] => Mux1.IN58
i_ctrl[2] => Mux2.IN67
i_ctrl[3] => Mux0.IN66
i_ctrl[3] => Mux1.IN57
i_ctrl[3] => Mux2.IN66
i_ctrl[4] => Mux0.IN65
i_ctrl[4] => Mux1.IN56
i_ctrl[4] => Mux2.IN65
i_ctrl[5] => Mux0.IN64
i_ctrl[5] => Mux1.IN55
i_ctrl[5] => Mux2.IN64
i_a => and_res.IN0
i_a => or_res.IN0
i_a => xor_res.IN0
i_a => nand_res.IN0
i_a => nor_res.IN0
i_a => full_adder_structure:adder.i_A
i_b => s_b.IN1
i_b => and_res.IN1
i_b => or_res.IN1
i_b => xor_res.IN1
i_b => nand_res.IN1
i_b => nor_res.IN1
i_cin => s_overflow.IN1
i_cin => full_adder_structure:adder.i_C
i_less => Mux1.IN63
i_less => Mux1.IN64
o_f <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_cout <= full_adder_structure:adder.o_C
o_set <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_overflow <= s_overflow.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:1:alu_i|full_adder_structure:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:1:alu_i|full_adder_structure:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:1:alu_i|full_adder_structure:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:1:alu_i|full_adder_structure:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:1:alu_i|full_adder_structure:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:1:alu_i|full_adder_structure:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:2:alu_i
i_ctrl[0] => Mux0.IN69
i_ctrl[0] => Mux1.IN60
i_ctrl[0] => Mux2.IN69
i_ctrl[1] => Mux0.IN68
i_ctrl[1] => Mux1.IN59
i_ctrl[1] => Mux2.IN68
i_ctrl[2] => Mux0.IN67
i_ctrl[2] => Mux1.IN58
i_ctrl[2] => Mux2.IN67
i_ctrl[3] => Mux0.IN66
i_ctrl[3] => Mux1.IN57
i_ctrl[3] => Mux2.IN66
i_ctrl[4] => Mux0.IN65
i_ctrl[4] => Mux1.IN56
i_ctrl[4] => Mux2.IN65
i_ctrl[5] => Mux0.IN64
i_ctrl[5] => Mux1.IN55
i_ctrl[5] => Mux2.IN64
i_a => and_res.IN0
i_a => or_res.IN0
i_a => xor_res.IN0
i_a => nand_res.IN0
i_a => nor_res.IN0
i_a => full_adder_structure:adder.i_A
i_b => s_b.IN1
i_b => and_res.IN1
i_b => or_res.IN1
i_b => xor_res.IN1
i_b => nand_res.IN1
i_b => nor_res.IN1
i_cin => s_overflow.IN1
i_cin => full_adder_structure:adder.i_C
i_less => Mux1.IN63
i_less => Mux1.IN64
o_f <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_cout <= full_adder_structure:adder.o_C
o_set <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_overflow <= s_overflow.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:2:alu_i|full_adder_structure:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:2:alu_i|full_adder_structure:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:2:alu_i|full_adder_structure:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:2:alu_i|full_adder_structure:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:2:alu_i|full_adder_structure:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:2:alu_i|full_adder_structure:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:3:alu_i
i_ctrl[0] => Mux0.IN69
i_ctrl[0] => Mux1.IN60
i_ctrl[0] => Mux2.IN69
i_ctrl[1] => Mux0.IN68
i_ctrl[1] => Mux1.IN59
i_ctrl[1] => Mux2.IN68
i_ctrl[2] => Mux0.IN67
i_ctrl[2] => Mux1.IN58
i_ctrl[2] => Mux2.IN67
i_ctrl[3] => Mux0.IN66
i_ctrl[3] => Mux1.IN57
i_ctrl[3] => Mux2.IN66
i_ctrl[4] => Mux0.IN65
i_ctrl[4] => Mux1.IN56
i_ctrl[4] => Mux2.IN65
i_ctrl[5] => Mux0.IN64
i_ctrl[5] => Mux1.IN55
i_ctrl[5] => Mux2.IN64
i_a => and_res.IN0
i_a => or_res.IN0
i_a => xor_res.IN0
i_a => nand_res.IN0
i_a => nor_res.IN0
i_a => full_adder_structure:adder.i_A
i_b => s_b.IN1
i_b => and_res.IN1
i_b => or_res.IN1
i_b => xor_res.IN1
i_b => nand_res.IN1
i_b => nor_res.IN1
i_cin => s_overflow.IN1
i_cin => full_adder_structure:adder.i_C
i_less => Mux1.IN63
i_less => Mux1.IN64
o_f <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_cout <= full_adder_structure:adder.o_C
o_set <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_overflow <= s_overflow.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:3:alu_i|full_adder_structure:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:3:alu_i|full_adder_structure:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:3:alu_i|full_adder_structure:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:3:alu_i|full_adder_structure:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:3:alu_i|full_adder_structure:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:3:alu_i|full_adder_structure:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:4:alu_i
i_ctrl[0] => Mux0.IN69
i_ctrl[0] => Mux1.IN60
i_ctrl[0] => Mux2.IN69
i_ctrl[1] => Mux0.IN68
i_ctrl[1] => Mux1.IN59
i_ctrl[1] => Mux2.IN68
i_ctrl[2] => Mux0.IN67
i_ctrl[2] => Mux1.IN58
i_ctrl[2] => Mux2.IN67
i_ctrl[3] => Mux0.IN66
i_ctrl[3] => Mux1.IN57
i_ctrl[3] => Mux2.IN66
i_ctrl[4] => Mux0.IN65
i_ctrl[4] => Mux1.IN56
i_ctrl[4] => Mux2.IN65
i_ctrl[5] => Mux0.IN64
i_ctrl[5] => Mux1.IN55
i_ctrl[5] => Mux2.IN64
i_a => and_res.IN0
i_a => or_res.IN0
i_a => xor_res.IN0
i_a => nand_res.IN0
i_a => nor_res.IN0
i_a => full_adder_structure:adder.i_A
i_b => s_b.IN1
i_b => and_res.IN1
i_b => or_res.IN1
i_b => xor_res.IN1
i_b => nand_res.IN1
i_b => nor_res.IN1
i_cin => s_overflow.IN1
i_cin => full_adder_structure:adder.i_C
i_less => Mux1.IN63
i_less => Mux1.IN64
o_f <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_cout <= full_adder_structure:adder.o_C
o_set <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_overflow <= s_overflow.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:4:alu_i|full_adder_structure:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:4:alu_i|full_adder_structure:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:4:alu_i|full_adder_structure:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:4:alu_i|full_adder_structure:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:4:alu_i|full_adder_structure:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:4:alu_i|full_adder_structure:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:5:alu_i
i_ctrl[0] => Mux0.IN69
i_ctrl[0] => Mux1.IN60
i_ctrl[0] => Mux2.IN69
i_ctrl[1] => Mux0.IN68
i_ctrl[1] => Mux1.IN59
i_ctrl[1] => Mux2.IN68
i_ctrl[2] => Mux0.IN67
i_ctrl[2] => Mux1.IN58
i_ctrl[2] => Mux2.IN67
i_ctrl[3] => Mux0.IN66
i_ctrl[3] => Mux1.IN57
i_ctrl[3] => Mux2.IN66
i_ctrl[4] => Mux0.IN65
i_ctrl[4] => Mux1.IN56
i_ctrl[4] => Mux2.IN65
i_ctrl[5] => Mux0.IN64
i_ctrl[5] => Mux1.IN55
i_ctrl[5] => Mux2.IN64
i_a => and_res.IN0
i_a => or_res.IN0
i_a => xor_res.IN0
i_a => nand_res.IN0
i_a => nor_res.IN0
i_a => full_adder_structure:adder.i_A
i_b => s_b.IN1
i_b => and_res.IN1
i_b => or_res.IN1
i_b => xor_res.IN1
i_b => nand_res.IN1
i_b => nor_res.IN1
i_cin => s_overflow.IN1
i_cin => full_adder_structure:adder.i_C
i_less => Mux1.IN63
i_less => Mux1.IN64
o_f <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_cout <= full_adder_structure:adder.o_C
o_set <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_overflow <= s_overflow.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:5:alu_i|full_adder_structure:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:5:alu_i|full_adder_structure:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:5:alu_i|full_adder_structure:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:5:alu_i|full_adder_structure:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:5:alu_i|full_adder_structure:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:5:alu_i|full_adder_structure:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:6:alu_i
i_ctrl[0] => Mux0.IN69
i_ctrl[0] => Mux1.IN60
i_ctrl[0] => Mux2.IN69
i_ctrl[1] => Mux0.IN68
i_ctrl[1] => Mux1.IN59
i_ctrl[1] => Mux2.IN68
i_ctrl[2] => Mux0.IN67
i_ctrl[2] => Mux1.IN58
i_ctrl[2] => Mux2.IN67
i_ctrl[3] => Mux0.IN66
i_ctrl[3] => Mux1.IN57
i_ctrl[3] => Mux2.IN66
i_ctrl[4] => Mux0.IN65
i_ctrl[4] => Mux1.IN56
i_ctrl[4] => Mux2.IN65
i_ctrl[5] => Mux0.IN64
i_ctrl[5] => Mux1.IN55
i_ctrl[5] => Mux2.IN64
i_a => and_res.IN0
i_a => or_res.IN0
i_a => xor_res.IN0
i_a => nand_res.IN0
i_a => nor_res.IN0
i_a => full_adder_structure:adder.i_A
i_b => s_b.IN1
i_b => and_res.IN1
i_b => or_res.IN1
i_b => xor_res.IN1
i_b => nand_res.IN1
i_b => nor_res.IN1
i_cin => s_overflow.IN1
i_cin => full_adder_structure:adder.i_C
i_less => Mux1.IN63
i_less => Mux1.IN64
o_f <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_cout <= full_adder_structure:adder.o_C
o_set <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_overflow <= s_overflow.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:6:alu_i|full_adder_structure:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:6:alu_i|full_adder_structure:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:6:alu_i|full_adder_structure:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:6:alu_i|full_adder_structure:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:6:alu_i|full_adder_structure:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:6:alu_i|full_adder_structure:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:7:alu_i
i_ctrl[0] => Mux0.IN69
i_ctrl[0] => Mux1.IN60
i_ctrl[0] => Mux2.IN69
i_ctrl[1] => Mux0.IN68
i_ctrl[1] => Mux1.IN59
i_ctrl[1] => Mux2.IN68
i_ctrl[2] => Mux0.IN67
i_ctrl[2] => Mux1.IN58
i_ctrl[2] => Mux2.IN67
i_ctrl[3] => Mux0.IN66
i_ctrl[3] => Mux1.IN57
i_ctrl[3] => Mux2.IN66
i_ctrl[4] => Mux0.IN65
i_ctrl[4] => Mux1.IN56
i_ctrl[4] => Mux2.IN65
i_ctrl[5] => Mux0.IN64
i_ctrl[5] => Mux1.IN55
i_ctrl[5] => Mux2.IN64
i_a => and_res.IN0
i_a => or_res.IN0
i_a => xor_res.IN0
i_a => nand_res.IN0
i_a => nor_res.IN0
i_a => full_adder_structure:adder.i_A
i_b => s_b.IN1
i_b => and_res.IN1
i_b => or_res.IN1
i_b => xor_res.IN1
i_b => nand_res.IN1
i_b => nor_res.IN1
i_cin => s_overflow.IN1
i_cin => full_adder_structure:adder.i_C
i_less => Mux1.IN63
i_less => Mux1.IN64
o_f <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_cout <= full_adder_structure:adder.o_C
o_set <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_overflow <= s_overflow.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:7:alu_i|full_adder_structure:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:7:alu_i|full_adder_structure:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:7:alu_i|full_adder_structure:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:7:alu_i|full_adder_structure:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:7:alu_i|full_adder_structure:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:7:alu_i|full_adder_structure:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:8:alu_i
i_ctrl[0] => Mux0.IN69
i_ctrl[0] => Mux1.IN60
i_ctrl[0] => Mux2.IN69
i_ctrl[1] => Mux0.IN68
i_ctrl[1] => Mux1.IN59
i_ctrl[1] => Mux2.IN68
i_ctrl[2] => Mux0.IN67
i_ctrl[2] => Mux1.IN58
i_ctrl[2] => Mux2.IN67
i_ctrl[3] => Mux0.IN66
i_ctrl[3] => Mux1.IN57
i_ctrl[3] => Mux2.IN66
i_ctrl[4] => Mux0.IN65
i_ctrl[4] => Mux1.IN56
i_ctrl[4] => Mux2.IN65
i_ctrl[5] => Mux0.IN64
i_ctrl[5] => Mux1.IN55
i_ctrl[5] => Mux2.IN64
i_a => and_res.IN0
i_a => or_res.IN0
i_a => xor_res.IN0
i_a => nand_res.IN0
i_a => nor_res.IN0
i_a => full_adder_structure:adder.i_A
i_b => s_b.IN1
i_b => and_res.IN1
i_b => or_res.IN1
i_b => xor_res.IN1
i_b => nand_res.IN1
i_b => nor_res.IN1
i_cin => s_overflow.IN1
i_cin => full_adder_structure:adder.i_C
i_less => Mux1.IN63
i_less => Mux1.IN64
o_f <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_cout <= full_adder_structure:adder.o_C
o_set <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_overflow <= s_overflow.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:8:alu_i|full_adder_structure:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:8:alu_i|full_adder_structure:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:8:alu_i|full_adder_structure:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:8:alu_i|full_adder_structure:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:8:alu_i|full_adder_structure:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:8:alu_i|full_adder_structure:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:9:alu_i
i_ctrl[0] => Mux0.IN69
i_ctrl[0] => Mux1.IN60
i_ctrl[0] => Mux2.IN69
i_ctrl[1] => Mux0.IN68
i_ctrl[1] => Mux1.IN59
i_ctrl[1] => Mux2.IN68
i_ctrl[2] => Mux0.IN67
i_ctrl[2] => Mux1.IN58
i_ctrl[2] => Mux2.IN67
i_ctrl[3] => Mux0.IN66
i_ctrl[3] => Mux1.IN57
i_ctrl[3] => Mux2.IN66
i_ctrl[4] => Mux0.IN65
i_ctrl[4] => Mux1.IN56
i_ctrl[4] => Mux2.IN65
i_ctrl[5] => Mux0.IN64
i_ctrl[5] => Mux1.IN55
i_ctrl[5] => Mux2.IN64
i_a => and_res.IN0
i_a => or_res.IN0
i_a => xor_res.IN0
i_a => nand_res.IN0
i_a => nor_res.IN0
i_a => full_adder_structure:adder.i_A
i_b => s_b.IN1
i_b => and_res.IN1
i_b => or_res.IN1
i_b => xor_res.IN1
i_b => nand_res.IN1
i_b => nor_res.IN1
i_cin => s_overflow.IN1
i_cin => full_adder_structure:adder.i_C
i_less => Mux1.IN63
i_less => Mux1.IN64
o_f <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_cout <= full_adder_structure:adder.o_C
o_set <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_overflow <= s_overflow.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:9:alu_i|full_adder_structure:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:9:alu_i|full_adder_structure:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:9:alu_i|full_adder_structure:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:9:alu_i|full_adder_structure:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:9:alu_i|full_adder_structure:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:9:alu_i|full_adder_structure:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:10:alu_i
i_ctrl[0] => Mux0.IN69
i_ctrl[0] => Mux1.IN60
i_ctrl[0] => Mux2.IN69
i_ctrl[1] => Mux0.IN68
i_ctrl[1] => Mux1.IN59
i_ctrl[1] => Mux2.IN68
i_ctrl[2] => Mux0.IN67
i_ctrl[2] => Mux1.IN58
i_ctrl[2] => Mux2.IN67
i_ctrl[3] => Mux0.IN66
i_ctrl[3] => Mux1.IN57
i_ctrl[3] => Mux2.IN66
i_ctrl[4] => Mux0.IN65
i_ctrl[4] => Mux1.IN56
i_ctrl[4] => Mux2.IN65
i_ctrl[5] => Mux0.IN64
i_ctrl[5] => Mux1.IN55
i_ctrl[5] => Mux2.IN64
i_a => and_res.IN0
i_a => or_res.IN0
i_a => xor_res.IN0
i_a => nand_res.IN0
i_a => nor_res.IN0
i_a => full_adder_structure:adder.i_A
i_b => s_b.IN1
i_b => and_res.IN1
i_b => or_res.IN1
i_b => xor_res.IN1
i_b => nand_res.IN1
i_b => nor_res.IN1
i_cin => s_overflow.IN1
i_cin => full_adder_structure:adder.i_C
i_less => Mux1.IN63
i_less => Mux1.IN64
o_f <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_cout <= full_adder_structure:adder.o_C
o_set <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_overflow <= s_overflow.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:10:alu_i|full_adder_structure:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:10:alu_i|full_adder_structure:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:10:alu_i|full_adder_structure:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:10:alu_i|full_adder_structure:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:10:alu_i|full_adder_structure:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:10:alu_i|full_adder_structure:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:11:alu_i
i_ctrl[0] => Mux0.IN69
i_ctrl[0] => Mux1.IN60
i_ctrl[0] => Mux2.IN69
i_ctrl[1] => Mux0.IN68
i_ctrl[1] => Mux1.IN59
i_ctrl[1] => Mux2.IN68
i_ctrl[2] => Mux0.IN67
i_ctrl[2] => Mux1.IN58
i_ctrl[2] => Mux2.IN67
i_ctrl[3] => Mux0.IN66
i_ctrl[3] => Mux1.IN57
i_ctrl[3] => Mux2.IN66
i_ctrl[4] => Mux0.IN65
i_ctrl[4] => Mux1.IN56
i_ctrl[4] => Mux2.IN65
i_ctrl[5] => Mux0.IN64
i_ctrl[5] => Mux1.IN55
i_ctrl[5] => Mux2.IN64
i_a => and_res.IN0
i_a => or_res.IN0
i_a => xor_res.IN0
i_a => nand_res.IN0
i_a => nor_res.IN0
i_a => full_adder_structure:adder.i_A
i_b => s_b.IN1
i_b => and_res.IN1
i_b => or_res.IN1
i_b => xor_res.IN1
i_b => nand_res.IN1
i_b => nor_res.IN1
i_cin => s_overflow.IN1
i_cin => full_adder_structure:adder.i_C
i_less => Mux1.IN63
i_less => Mux1.IN64
o_f <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_cout <= full_adder_structure:adder.o_C
o_set <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_overflow <= s_overflow.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:11:alu_i|full_adder_structure:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:11:alu_i|full_adder_structure:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:11:alu_i|full_adder_structure:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:11:alu_i|full_adder_structure:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:11:alu_i|full_adder_structure:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:11:alu_i|full_adder_structure:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:12:alu_i
i_ctrl[0] => Mux0.IN69
i_ctrl[0] => Mux1.IN60
i_ctrl[0] => Mux2.IN69
i_ctrl[1] => Mux0.IN68
i_ctrl[1] => Mux1.IN59
i_ctrl[1] => Mux2.IN68
i_ctrl[2] => Mux0.IN67
i_ctrl[2] => Mux1.IN58
i_ctrl[2] => Mux2.IN67
i_ctrl[3] => Mux0.IN66
i_ctrl[3] => Mux1.IN57
i_ctrl[3] => Mux2.IN66
i_ctrl[4] => Mux0.IN65
i_ctrl[4] => Mux1.IN56
i_ctrl[4] => Mux2.IN65
i_ctrl[5] => Mux0.IN64
i_ctrl[5] => Mux1.IN55
i_ctrl[5] => Mux2.IN64
i_a => and_res.IN0
i_a => or_res.IN0
i_a => xor_res.IN0
i_a => nand_res.IN0
i_a => nor_res.IN0
i_a => full_adder_structure:adder.i_A
i_b => s_b.IN1
i_b => and_res.IN1
i_b => or_res.IN1
i_b => xor_res.IN1
i_b => nand_res.IN1
i_b => nor_res.IN1
i_cin => s_overflow.IN1
i_cin => full_adder_structure:adder.i_C
i_less => Mux1.IN63
i_less => Mux1.IN64
o_f <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_cout <= full_adder_structure:adder.o_C
o_set <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_overflow <= s_overflow.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:12:alu_i|full_adder_structure:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:12:alu_i|full_adder_structure:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:12:alu_i|full_adder_structure:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:12:alu_i|full_adder_structure:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:12:alu_i|full_adder_structure:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:12:alu_i|full_adder_structure:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:13:alu_i
i_ctrl[0] => Mux0.IN69
i_ctrl[0] => Mux1.IN60
i_ctrl[0] => Mux2.IN69
i_ctrl[1] => Mux0.IN68
i_ctrl[1] => Mux1.IN59
i_ctrl[1] => Mux2.IN68
i_ctrl[2] => Mux0.IN67
i_ctrl[2] => Mux1.IN58
i_ctrl[2] => Mux2.IN67
i_ctrl[3] => Mux0.IN66
i_ctrl[3] => Mux1.IN57
i_ctrl[3] => Mux2.IN66
i_ctrl[4] => Mux0.IN65
i_ctrl[4] => Mux1.IN56
i_ctrl[4] => Mux2.IN65
i_ctrl[5] => Mux0.IN64
i_ctrl[5] => Mux1.IN55
i_ctrl[5] => Mux2.IN64
i_a => and_res.IN0
i_a => or_res.IN0
i_a => xor_res.IN0
i_a => nand_res.IN0
i_a => nor_res.IN0
i_a => full_adder_structure:adder.i_A
i_b => s_b.IN1
i_b => and_res.IN1
i_b => or_res.IN1
i_b => xor_res.IN1
i_b => nand_res.IN1
i_b => nor_res.IN1
i_cin => s_overflow.IN1
i_cin => full_adder_structure:adder.i_C
i_less => Mux1.IN63
i_less => Mux1.IN64
o_f <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_cout <= full_adder_structure:adder.o_C
o_set <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_overflow <= s_overflow.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:13:alu_i|full_adder_structure:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:13:alu_i|full_adder_structure:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:13:alu_i|full_adder_structure:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:13:alu_i|full_adder_structure:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:13:alu_i|full_adder_structure:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:13:alu_i|full_adder_structure:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:14:alu_i
i_ctrl[0] => Mux0.IN69
i_ctrl[0] => Mux1.IN60
i_ctrl[0] => Mux2.IN69
i_ctrl[1] => Mux0.IN68
i_ctrl[1] => Mux1.IN59
i_ctrl[1] => Mux2.IN68
i_ctrl[2] => Mux0.IN67
i_ctrl[2] => Mux1.IN58
i_ctrl[2] => Mux2.IN67
i_ctrl[3] => Mux0.IN66
i_ctrl[3] => Mux1.IN57
i_ctrl[3] => Mux2.IN66
i_ctrl[4] => Mux0.IN65
i_ctrl[4] => Mux1.IN56
i_ctrl[4] => Mux2.IN65
i_ctrl[5] => Mux0.IN64
i_ctrl[5] => Mux1.IN55
i_ctrl[5] => Mux2.IN64
i_a => and_res.IN0
i_a => or_res.IN0
i_a => xor_res.IN0
i_a => nand_res.IN0
i_a => nor_res.IN0
i_a => full_adder_structure:adder.i_A
i_b => s_b.IN1
i_b => and_res.IN1
i_b => or_res.IN1
i_b => xor_res.IN1
i_b => nand_res.IN1
i_b => nor_res.IN1
i_cin => s_overflow.IN1
i_cin => full_adder_structure:adder.i_C
i_less => Mux1.IN63
i_less => Mux1.IN64
o_f <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_cout <= full_adder_structure:adder.o_C
o_set <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_overflow <= s_overflow.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:14:alu_i|full_adder_structure:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:14:alu_i|full_adder_structure:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:14:alu_i|full_adder_structure:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:14:alu_i|full_adder_structure:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:14:alu_i|full_adder_structure:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:14:alu_i|full_adder_structure:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:15:alu_i
i_ctrl[0] => Mux0.IN69
i_ctrl[0] => Mux1.IN60
i_ctrl[0] => Mux2.IN69
i_ctrl[1] => Mux0.IN68
i_ctrl[1] => Mux1.IN59
i_ctrl[1] => Mux2.IN68
i_ctrl[2] => Mux0.IN67
i_ctrl[2] => Mux1.IN58
i_ctrl[2] => Mux2.IN67
i_ctrl[3] => Mux0.IN66
i_ctrl[3] => Mux1.IN57
i_ctrl[3] => Mux2.IN66
i_ctrl[4] => Mux0.IN65
i_ctrl[4] => Mux1.IN56
i_ctrl[4] => Mux2.IN65
i_ctrl[5] => Mux0.IN64
i_ctrl[5] => Mux1.IN55
i_ctrl[5] => Mux2.IN64
i_a => and_res.IN0
i_a => or_res.IN0
i_a => xor_res.IN0
i_a => nand_res.IN0
i_a => nor_res.IN0
i_a => full_adder_structure:adder.i_A
i_b => s_b.IN1
i_b => and_res.IN1
i_b => or_res.IN1
i_b => xor_res.IN1
i_b => nand_res.IN1
i_b => nor_res.IN1
i_cin => s_overflow.IN1
i_cin => full_adder_structure:adder.i_C
i_less => Mux1.IN63
i_less => Mux1.IN64
o_f <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_cout <= full_adder_structure:adder.o_C
o_set <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_overflow <= s_overflow.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:15:alu_i|full_adder_structure:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:15:alu_i|full_adder_structure:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:15:alu_i|full_adder_structure:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:15:alu_i|full_adder_structure:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:15:alu_i|full_adder_structure:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:15:alu_i|full_adder_structure:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:16:alu_i
i_ctrl[0] => Mux0.IN69
i_ctrl[0] => Mux1.IN60
i_ctrl[0] => Mux2.IN69
i_ctrl[1] => Mux0.IN68
i_ctrl[1] => Mux1.IN59
i_ctrl[1] => Mux2.IN68
i_ctrl[2] => Mux0.IN67
i_ctrl[2] => Mux1.IN58
i_ctrl[2] => Mux2.IN67
i_ctrl[3] => Mux0.IN66
i_ctrl[3] => Mux1.IN57
i_ctrl[3] => Mux2.IN66
i_ctrl[4] => Mux0.IN65
i_ctrl[4] => Mux1.IN56
i_ctrl[4] => Mux2.IN65
i_ctrl[5] => Mux0.IN64
i_ctrl[5] => Mux1.IN55
i_ctrl[5] => Mux2.IN64
i_a => and_res.IN0
i_a => or_res.IN0
i_a => xor_res.IN0
i_a => nand_res.IN0
i_a => nor_res.IN0
i_a => full_adder_structure:adder.i_A
i_b => s_b.IN1
i_b => and_res.IN1
i_b => or_res.IN1
i_b => xor_res.IN1
i_b => nand_res.IN1
i_b => nor_res.IN1
i_cin => s_overflow.IN1
i_cin => full_adder_structure:adder.i_C
i_less => Mux1.IN63
i_less => Mux1.IN64
o_f <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_cout <= full_adder_structure:adder.o_C
o_set <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_overflow <= s_overflow.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:16:alu_i|full_adder_structure:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:16:alu_i|full_adder_structure:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:16:alu_i|full_adder_structure:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:16:alu_i|full_adder_structure:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:16:alu_i|full_adder_structure:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:16:alu_i|full_adder_structure:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:17:alu_i
i_ctrl[0] => Mux0.IN69
i_ctrl[0] => Mux1.IN60
i_ctrl[0] => Mux2.IN69
i_ctrl[1] => Mux0.IN68
i_ctrl[1] => Mux1.IN59
i_ctrl[1] => Mux2.IN68
i_ctrl[2] => Mux0.IN67
i_ctrl[2] => Mux1.IN58
i_ctrl[2] => Mux2.IN67
i_ctrl[3] => Mux0.IN66
i_ctrl[3] => Mux1.IN57
i_ctrl[3] => Mux2.IN66
i_ctrl[4] => Mux0.IN65
i_ctrl[4] => Mux1.IN56
i_ctrl[4] => Mux2.IN65
i_ctrl[5] => Mux0.IN64
i_ctrl[5] => Mux1.IN55
i_ctrl[5] => Mux2.IN64
i_a => and_res.IN0
i_a => or_res.IN0
i_a => xor_res.IN0
i_a => nand_res.IN0
i_a => nor_res.IN0
i_a => full_adder_structure:adder.i_A
i_b => s_b.IN1
i_b => and_res.IN1
i_b => or_res.IN1
i_b => xor_res.IN1
i_b => nand_res.IN1
i_b => nor_res.IN1
i_cin => s_overflow.IN1
i_cin => full_adder_structure:adder.i_C
i_less => Mux1.IN63
i_less => Mux1.IN64
o_f <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_cout <= full_adder_structure:adder.o_C
o_set <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_overflow <= s_overflow.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:17:alu_i|full_adder_structure:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:17:alu_i|full_adder_structure:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:17:alu_i|full_adder_structure:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:17:alu_i|full_adder_structure:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:17:alu_i|full_adder_structure:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:17:alu_i|full_adder_structure:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:18:alu_i
i_ctrl[0] => Mux0.IN69
i_ctrl[0] => Mux1.IN60
i_ctrl[0] => Mux2.IN69
i_ctrl[1] => Mux0.IN68
i_ctrl[1] => Mux1.IN59
i_ctrl[1] => Mux2.IN68
i_ctrl[2] => Mux0.IN67
i_ctrl[2] => Mux1.IN58
i_ctrl[2] => Mux2.IN67
i_ctrl[3] => Mux0.IN66
i_ctrl[3] => Mux1.IN57
i_ctrl[3] => Mux2.IN66
i_ctrl[4] => Mux0.IN65
i_ctrl[4] => Mux1.IN56
i_ctrl[4] => Mux2.IN65
i_ctrl[5] => Mux0.IN64
i_ctrl[5] => Mux1.IN55
i_ctrl[5] => Mux2.IN64
i_a => and_res.IN0
i_a => or_res.IN0
i_a => xor_res.IN0
i_a => nand_res.IN0
i_a => nor_res.IN0
i_a => full_adder_structure:adder.i_A
i_b => s_b.IN1
i_b => and_res.IN1
i_b => or_res.IN1
i_b => xor_res.IN1
i_b => nand_res.IN1
i_b => nor_res.IN1
i_cin => s_overflow.IN1
i_cin => full_adder_structure:adder.i_C
i_less => Mux1.IN63
i_less => Mux1.IN64
o_f <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_cout <= full_adder_structure:adder.o_C
o_set <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_overflow <= s_overflow.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:18:alu_i|full_adder_structure:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:18:alu_i|full_adder_structure:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:18:alu_i|full_adder_structure:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:18:alu_i|full_adder_structure:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:18:alu_i|full_adder_structure:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:18:alu_i|full_adder_structure:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:19:alu_i
i_ctrl[0] => Mux0.IN69
i_ctrl[0] => Mux1.IN60
i_ctrl[0] => Mux2.IN69
i_ctrl[1] => Mux0.IN68
i_ctrl[1] => Mux1.IN59
i_ctrl[1] => Mux2.IN68
i_ctrl[2] => Mux0.IN67
i_ctrl[2] => Mux1.IN58
i_ctrl[2] => Mux2.IN67
i_ctrl[3] => Mux0.IN66
i_ctrl[3] => Mux1.IN57
i_ctrl[3] => Mux2.IN66
i_ctrl[4] => Mux0.IN65
i_ctrl[4] => Mux1.IN56
i_ctrl[4] => Mux2.IN65
i_ctrl[5] => Mux0.IN64
i_ctrl[5] => Mux1.IN55
i_ctrl[5] => Mux2.IN64
i_a => and_res.IN0
i_a => or_res.IN0
i_a => xor_res.IN0
i_a => nand_res.IN0
i_a => nor_res.IN0
i_a => full_adder_structure:adder.i_A
i_b => s_b.IN1
i_b => and_res.IN1
i_b => or_res.IN1
i_b => xor_res.IN1
i_b => nand_res.IN1
i_b => nor_res.IN1
i_cin => s_overflow.IN1
i_cin => full_adder_structure:adder.i_C
i_less => Mux1.IN63
i_less => Mux1.IN64
o_f <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_cout <= full_adder_structure:adder.o_C
o_set <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_overflow <= s_overflow.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:19:alu_i|full_adder_structure:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:19:alu_i|full_adder_structure:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:19:alu_i|full_adder_structure:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:19:alu_i|full_adder_structure:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:19:alu_i|full_adder_structure:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:19:alu_i|full_adder_structure:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:20:alu_i
i_ctrl[0] => Mux0.IN69
i_ctrl[0] => Mux1.IN60
i_ctrl[0] => Mux2.IN69
i_ctrl[1] => Mux0.IN68
i_ctrl[1] => Mux1.IN59
i_ctrl[1] => Mux2.IN68
i_ctrl[2] => Mux0.IN67
i_ctrl[2] => Mux1.IN58
i_ctrl[2] => Mux2.IN67
i_ctrl[3] => Mux0.IN66
i_ctrl[3] => Mux1.IN57
i_ctrl[3] => Mux2.IN66
i_ctrl[4] => Mux0.IN65
i_ctrl[4] => Mux1.IN56
i_ctrl[4] => Mux2.IN65
i_ctrl[5] => Mux0.IN64
i_ctrl[5] => Mux1.IN55
i_ctrl[5] => Mux2.IN64
i_a => and_res.IN0
i_a => or_res.IN0
i_a => xor_res.IN0
i_a => nand_res.IN0
i_a => nor_res.IN0
i_a => full_adder_structure:adder.i_A
i_b => s_b.IN1
i_b => and_res.IN1
i_b => or_res.IN1
i_b => xor_res.IN1
i_b => nand_res.IN1
i_b => nor_res.IN1
i_cin => s_overflow.IN1
i_cin => full_adder_structure:adder.i_C
i_less => Mux1.IN63
i_less => Mux1.IN64
o_f <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_cout <= full_adder_structure:adder.o_C
o_set <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_overflow <= s_overflow.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:20:alu_i|full_adder_structure:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:20:alu_i|full_adder_structure:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:20:alu_i|full_adder_structure:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:20:alu_i|full_adder_structure:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:20:alu_i|full_adder_structure:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:20:alu_i|full_adder_structure:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:21:alu_i
i_ctrl[0] => Mux0.IN69
i_ctrl[0] => Mux1.IN60
i_ctrl[0] => Mux2.IN69
i_ctrl[1] => Mux0.IN68
i_ctrl[1] => Mux1.IN59
i_ctrl[1] => Mux2.IN68
i_ctrl[2] => Mux0.IN67
i_ctrl[2] => Mux1.IN58
i_ctrl[2] => Mux2.IN67
i_ctrl[3] => Mux0.IN66
i_ctrl[3] => Mux1.IN57
i_ctrl[3] => Mux2.IN66
i_ctrl[4] => Mux0.IN65
i_ctrl[4] => Mux1.IN56
i_ctrl[4] => Mux2.IN65
i_ctrl[5] => Mux0.IN64
i_ctrl[5] => Mux1.IN55
i_ctrl[5] => Mux2.IN64
i_a => and_res.IN0
i_a => or_res.IN0
i_a => xor_res.IN0
i_a => nand_res.IN0
i_a => nor_res.IN0
i_a => full_adder_structure:adder.i_A
i_b => s_b.IN1
i_b => and_res.IN1
i_b => or_res.IN1
i_b => xor_res.IN1
i_b => nand_res.IN1
i_b => nor_res.IN1
i_cin => s_overflow.IN1
i_cin => full_adder_structure:adder.i_C
i_less => Mux1.IN63
i_less => Mux1.IN64
o_f <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_cout <= full_adder_structure:adder.o_C
o_set <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_overflow <= s_overflow.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:21:alu_i|full_adder_structure:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:21:alu_i|full_adder_structure:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:21:alu_i|full_adder_structure:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:21:alu_i|full_adder_structure:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:21:alu_i|full_adder_structure:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:21:alu_i|full_adder_structure:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:22:alu_i
i_ctrl[0] => Mux0.IN69
i_ctrl[0] => Mux1.IN60
i_ctrl[0] => Mux2.IN69
i_ctrl[1] => Mux0.IN68
i_ctrl[1] => Mux1.IN59
i_ctrl[1] => Mux2.IN68
i_ctrl[2] => Mux0.IN67
i_ctrl[2] => Mux1.IN58
i_ctrl[2] => Mux2.IN67
i_ctrl[3] => Mux0.IN66
i_ctrl[3] => Mux1.IN57
i_ctrl[3] => Mux2.IN66
i_ctrl[4] => Mux0.IN65
i_ctrl[4] => Mux1.IN56
i_ctrl[4] => Mux2.IN65
i_ctrl[5] => Mux0.IN64
i_ctrl[5] => Mux1.IN55
i_ctrl[5] => Mux2.IN64
i_a => and_res.IN0
i_a => or_res.IN0
i_a => xor_res.IN0
i_a => nand_res.IN0
i_a => nor_res.IN0
i_a => full_adder_structure:adder.i_A
i_b => s_b.IN1
i_b => and_res.IN1
i_b => or_res.IN1
i_b => xor_res.IN1
i_b => nand_res.IN1
i_b => nor_res.IN1
i_cin => s_overflow.IN1
i_cin => full_adder_structure:adder.i_C
i_less => Mux1.IN63
i_less => Mux1.IN64
o_f <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_cout <= full_adder_structure:adder.o_C
o_set <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_overflow <= s_overflow.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:22:alu_i|full_adder_structure:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:22:alu_i|full_adder_structure:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:22:alu_i|full_adder_structure:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:22:alu_i|full_adder_structure:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:22:alu_i|full_adder_structure:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:22:alu_i|full_adder_structure:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:23:alu_i
i_ctrl[0] => Mux0.IN69
i_ctrl[0] => Mux1.IN60
i_ctrl[0] => Mux2.IN69
i_ctrl[1] => Mux0.IN68
i_ctrl[1] => Mux1.IN59
i_ctrl[1] => Mux2.IN68
i_ctrl[2] => Mux0.IN67
i_ctrl[2] => Mux1.IN58
i_ctrl[2] => Mux2.IN67
i_ctrl[3] => Mux0.IN66
i_ctrl[3] => Mux1.IN57
i_ctrl[3] => Mux2.IN66
i_ctrl[4] => Mux0.IN65
i_ctrl[4] => Mux1.IN56
i_ctrl[4] => Mux2.IN65
i_ctrl[5] => Mux0.IN64
i_ctrl[5] => Mux1.IN55
i_ctrl[5] => Mux2.IN64
i_a => and_res.IN0
i_a => or_res.IN0
i_a => xor_res.IN0
i_a => nand_res.IN0
i_a => nor_res.IN0
i_a => full_adder_structure:adder.i_A
i_b => s_b.IN1
i_b => and_res.IN1
i_b => or_res.IN1
i_b => xor_res.IN1
i_b => nand_res.IN1
i_b => nor_res.IN1
i_cin => s_overflow.IN1
i_cin => full_adder_structure:adder.i_C
i_less => Mux1.IN63
i_less => Mux1.IN64
o_f <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_cout <= full_adder_structure:adder.o_C
o_set <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_overflow <= s_overflow.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:23:alu_i|full_adder_structure:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:23:alu_i|full_adder_structure:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:23:alu_i|full_adder_structure:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:23:alu_i|full_adder_structure:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:23:alu_i|full_adder_structure:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:23:alu_i|full_adder_structure:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:24:alu_i
i_ctrl[0] => Mux0.IN69
i_ctrl[0] => Mux1.IN60
i_ctrl[0] => Mux2.IN69
i_ctrl[1] => Mux0.IN68
i_ctrl[1] => Mux1.IN59
i_ctrl[1] => Mux2.IN68
i_ctrl[2] => Mux0.IN67
i_ctrl[2] => Mux1.IN58
i_ctrl[2] => Mux2.IN67
i_ctrl[3] => Mux0.IN66
i_ctrl[3] => Mux1.IN57
i_ctrl[3] => Mux2.IN66
i_ctrl[4] => Mux0.IN65
i_ctrl[4] => Mux1.IN56
i_ctrl[4] => Mux2.IN65
i_ctrl[5] => Mux0.IN64
i_ctrl[5] => Mux1.IN55
i_ctrl[5] => Mux2.IN64
i_a => and_res.IN0
i_a => or_res.IN0
i_a => xor_res.IN0
i_a => nand_res.IN0
i_a => nor_res.IN0
i_a => full_adder_structure:adder.i_A
i_b => s_b.IN1
i_b => and_res.IN1
i_b => or_res.IN1
i_b => xor_res.IN1
i_b => nand_res.IN1
i_b => nor_res.IN1
i_cin => s_overflow.IN1
i_cin => full_adder_structure:adder.i_C
i_less => Mux1.IN63
i_less => Mux1.IN64
o_f <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_cout <= full_adder_structure:adder.o_C
o_set <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_overflow <= s_overflow.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:24:alu_i|full_adder_structure:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:24:alu_i|full_adder_structure:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:24:alu_i|full_adder_structure:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:24:alu_i|full_adder_structure:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:24:alu_i|full_adder_structure:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:24:alu_i|full_adder_structure:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:25:alu_i
i_ctrl[0] => Mux0.IN69
i_ctrl[0] => Mux1.IN60
i_ctrl[0] => Mux2.IN69
i_ctrl[1] => Mux0.IN68
i_ctrl[1] => Mux1.IN59
i_ctrl[1] => Mux2.IN68
i_ctrl[2] => Mux0.IN67
i_ctrl[2] => Mux1.IN58
i_ctrl[2] => Mux2.IN67
i_ctrl[3] => Mux0.IN66
i_ctrl[3] => Mux1.IN57
i_ctrl[3] => Mux2.IN66
i_ctrl[4] => Mux0.IN65
i_ctrl[4] => Mux1.IN56
i_ctrl[4] => Mux2.IN65
i_ctrl[5] => Mux0.IN64
i_ctrl[5] => Mux1.IN55
i_ctrl[5] => Mux2.IN64
i_a => and_res.IN0
i_a => or_res.IN0
i_a => xor_res.IN0
i_a => nand_res.IN0
i_a => nor_res.IN0
i_a => full_adder_structure:adder.i_A
i_b => s_b.IN1
i_b => and_res.IN1
i_b => or_res.IN1
i_b => xor_res.IN1
i_b => nand_res.IN1
i_b => nor_res.IN1
i_cin => s_overflow.IN1
i_cin => full_adder_structure:adder.i_C
i_less => Mux1.IN63
i_less => Mux1.IN64
o_f <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_cout <= full_adder_structure:adder.o_C
o_set <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_overflow <= s_overflow.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:25:alu_i|full_adder_structure:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:25:alu_i|full_adder_structure:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:25:alu_i|full_adder_structure:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:25:alu_i|full_adder_structure:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:25:alu_i|full_adder_structure:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:25:alu_i|full_adder_structure:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:26:alu_i
i_ctrl[0] => Mux0.IN69
i_ctrl[0] => Mux1.IN60
i_ctrl[0] => Mux2.IN69
i_ctrl[1] => Mux0.IN68
i_ctrl[1] => Mux1.IN59
i_ctrl[1] => Mux2.IN68
i_ctrl[2] => Mux0.IN67
i_ctrl[2] => Mux1.IN58
i_ctrl[2] => Mux2.IN67
i_ctrl[3] => Mux0.IN66
i_ctrl[3] => Mux1.IN57
i_ctrl[3] => Mux2.IN66
i_ctrl[4] => Mux0.IN65
i_ctrl[4] => Mux1.IN56
i_ctrl[4] => Mux2.IN65
i_ctrl[5] => Mux0.IN64
i_ctrl[5] => Mux1.IN55
i_ctrl[5] => Mux2.IN64
i_a => and_res.IN0
i_a => or_res.IN0
i_a => xor_res.IN0
i_a => nand_res.IN0
i_a => nor_res.IN0
i_a => full_adder_structure:adder.i_A
i_b => s_b.IN1
i_b => and_res.IN1
i_b => or_res.IN1
i_b => xor_res.IN1
i_b => nand_res.IN1
i_b => nor_res.IN1
i_cin => s_overflow.IN1
i_cin => full_adder_structure:adder.i_C
i_less => Mux1.IN63
i_less => Mux1.IN64
o_f <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_cout <= full_adder_structure:adder.o_C
o_set <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_overflow <= s_overflow.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:26:alu_i|full_adder_structure:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:26:alu_i|full_adder_structure:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:26:alu_i|full_adder_structure:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:26:alu_i|full_adder_structure:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:26:alu_i|full_adder_structure:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:26:alu_i|full_adder_structure:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:27:alu_i
i_ctrl[0] => Mux0.IN69
i_ctrl[0] => Mux1.IN60
i_ctrl[0] => Mux2.IN69
i_ctrl[1] => Mux0.IN68
i_ctrl[1] => Mux1.IN59
i_ctrl[1] => Mux2.IN68
i_ctrl[2] => Mux0.IN67
i_ctrl[2] => Mux1.IN58
i_ctrl[2] => Mux2.IN67
i_ctrl[3] => Mux0.IN66
i_ctrl[3] => Mux1.IN57
i_ctrl[3] => Mux2.IN66
i_ctrl[4] => Mux0.IN65
i_ctrl[4] => Mux1.IN56
i_ctrl[4] => Mux2.IN65
i_ctrl[5] => Mux0.IN64
i_ctrl[5] => Mux1.IN55
i_ctrl[5] => Mux2.IN64
i_a => and_res.IN0
i_a => or_res.IN0
i_a => xor_res.IN0
i_a => nand_res.IN0
i_a => nor_res.IN0
i_a => full_adder_structure:adder.i_A
i_b => s_b.IN1
i_b => and_res.IN1
i_b => or_res.IN1
i_b => xor_res.IN1
i_b => nand_res.IN1
i_b => nor_res.IN1
i_cin => s_overflow.IN1
i_cin => full_adder_structure:adder.i_C
i_less => Mux1.IN63
i_less => Mux1.IN64
o_f <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_cout <= full_adder_structure:adder.o_C
o_set <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_overflow <= s_overflow.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:27:alu_i|full_adder_structure:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:27:alu_i|full_adder_structure:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:27:alu_i|full_adder_structure:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:27:alu_i|full_adder_structure:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:27:alu_i|full_adder_structure:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:27:alu_i|full_adder_structure:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:28:alu_i
i_ctrl[0] => Mux0.IN69
i_ctrl[0] => Mux1.IN60
i_ctrl[0] => Mux2.IN69
i_ctrl[1] => Mux0.IN68
i_ctrl[1] => Mux1.IN59
i_ctrl[1] => Mux2.IN68
i_ctrl[2] => Mux0.IN67
i_ctrl[2] => Mux1.IN58
i_ctrl[2] => Mux2.IN67
i_ctrl[3] => Mux0.IN66
i_ctrl[3] => Mux1.IN57
i_ctrl[3] => Mux2.IN66
i_ctrl[4] => Mux0.IN65
i_ctrl[4] => Mux1.IN56
i_ctrl[4] => Mux2.IN65
i_ctrl[5] => Mux0.IN64
i_ctrl[5] => Mux1.IN55
i_ctrl[5] => Mux2.IN64
i_a => and_res.IN0
i_a => or_res.IN0
i_a => xor_res.IN0
i_a => nand_res.IN0
i_a => nor_res.IN0
i_a => full_adder_structure:adder.i_A
i_b => s_b.IN1
i_b => and_res.IN1
i_b => or_res.IN1
i_b => xor_res.IN1
i_b => nand_res.IN1
i_b => nor_res.IN1
i_cin => s_overflow.IN1
i_cin => full_adder_structure:adder.i_C
i_less => Mux1.IN63
i_less => Mux1.IN64
o_f <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_cout <= full_adder_structure:adder.o_C
o_set <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_overflow <= s_overflow.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:28:alu_i|full_adder_structure:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:28:alu_i|full_adder_structure:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:28:alu_i|full_adder_structure:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:28:alu_i|full_adder_structure:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:28:alu_i|full_adder_structure:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:28:alu_i|full_adder_structure:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:29:alu_i
i_ctrl[0] => Mux0.IN69
i_ctrl[0] => Mux1.IN60
i_ctrl[0] => Mux2.IN69
i_ctrl[1] => Mux0.IN68
i_ctrl[1] => Mux1.IN59
i_ctrl[1] => Mux2.IN68
i_ctrl[2] => Mux0.IN67
i_ctrl[2] => Mux1.IN58
i_ctrl[2] => Mux2.IN67
i_ctrl[3] => Mux0.IN66
i_ctrl[3] => Mux1.IN57
i_ctrl[3] => Mux2.IN66
i_ctrl[4] => Mux0.IN65
i_ctrl[4] => Mux1.IN56
i_ctrl[4] => Mux2.IN65
i_ctrl[5] => Mux0.IN64
i_ctrl[5] => Mux1.IN55
i_ctrl[5] => Mux2.IN64
i_a => and_res.IN0
i_a => or_res.IN0
i_a => xor_res.IN0
i_a => nand_res.IN0
i_a => nor_res.IN0
i_a => full_adder_structure:adder.i_A
i_b => s_b.IN1
i_b => and_res.IN1
i_b => or_res.IN1
i_b => xor_res.IN1
i_b => nand_res.IN1
i_b => nor_res.IN1
i_cin => s_overflow.IN1
i_cin => full_adder_structure:adder.i_C
i_less => Mux1.IN63
i_less => Mux1.IN64
o_f <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_cout <= full_adder_structure:adder.o_C
o_set <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_overflow <= s_overflow.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:29:alu_i|full_adder_structure:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:29:alu_i|full_adder_structure:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:29:alu_i|full_adder_structure:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:29:alu_i|full_adder_structure:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:29:alu_i|full_adder_structure:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:29:alu_i|full_adder_structure:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:30:alu_i
i_ctrl[0] => Mux0.IN69
i_ctrl[0] => Mux1.IN60
i_ctrl[0] => Mux2.IN69
i_ctrl[1] => Mux0.IN68
i_ctrl[1] => Mux1.IN59
i_ctrl[1] => Mux2.IN68
i_ctrl[2] => Mux0.IN67
i_ctrl[2] => Mux1.IN58
i_ctrl[2] => Mux2.IN67
i_ctrl[3] => Mux0.IN66
i_ctrl[3] => Mux1.IN57
i_ctrl[3] => Mux2.IN66
i_ctrl[4] => Mux0.IN65
i_ctrl[4] => Mux1.IN56
i_ctrl[4] => Mux2.IN65
i_ctrl[5] => Mux0.IN64
i_ctrl[5] => Mux1.IN55
i_ctrl[5] => Mux2.IN64
i_a => and_res.IN0
i_a => or_res.IN0
i_a => xor_res.IN0
i_a => nand_res.IN0
i_a => nor_res.IN0
i_a => full_adder_structure:adder.i_A
i_b => s_b.IN1
i_b => and_res.IN1
i_b => or_res.IN1
i_b => xor_res.IN1
i_b => nand_res.IN1
i_b => nor_res.IN1
i_cin => s_overflow.IN1
i_cin => full_adder_structure:adder.i_C
i_less => Mux1.IN63
i_less => Mux1.IN64
o_f <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_cout <= full_adder_structure:adder.o_C
o_set <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_overflow <= s_overflow.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:30:alu_i|full_adder_structure:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:30:alu_i|full_adder_structure:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:30:alu_i|full_adder_structure:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:30:alu_i|full_adder_structure:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:30:alu_i|full_adder_structure:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:30:alu_i|full_adder_structure:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:31:alu_i
i_ctrl[0] => Mux0.IN69
i_ctrl[0] => Mux1.IN60
i_ctrl[0] => Mux2.IN69
i_ctrl[1] => Mux0.IN68
i_ctrl[1] => Mux1.IN59
i_ctrl[1] => Mux2.IN68
i_ctrl[2] => Mux0.IN67
i_ctrl[2] => Mux1.IN58
i_ctrl[2] => Mux2.IN67
i_ctrl[3] => Mux0.IN66
i_ctrl[3] => Mux1.IN57
i_ctrl[3] => Mux2.IN66
i_ctrl[4] => Mux0.IN65
i_ctrl[4] => Mux1.IN56
i_ctrl[4] => Mux2.IN65
i_ctrl[5] => Mux0.IN64
i_ctrl[5] => Mux1.IN55
i_ctrl[5] => Mux2.IN64
i_a => and_res.IN0
i_a => or_res.IN0
i_a => xor_res.IN0
i_a => nand_res.IN0
i_a => nor_res.IN0
i_a => full_adder_structure:adder.i_A
i_b => s_b.IN1
i_b => and_res.IN1
i_b => or_res.IN1
i_b => xor_res.IN1
i_b => nand_res.IN1
i_b => nor_res.IN1
i_cin => s_overflow.IN1
i_cin => full_adder_structure:adder.i_C
i_less => Mux1.IN63
i_less => Mux1.IN64
o_f <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_cout <= full_adder_structure:adder.o_C
o_set <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_overflow <= s_overflow.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:31:alu_i|full_adder_structure:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:31:alu_i|full_adder_structure:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:31:alu_i|full_adder_structure:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:31:alu_i|full_adder_structure:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:31:alu_i|full_adder_structure:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:alu_compute|alu_single_bit:\alu_loop:31:alu_i|full_adder_structure:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc_register:pc_reg
i_clk => s_Q[0].CLK
i_clk => s_Q[1].CLK
i_clk => s_Q[2].CLK
i_clk => s_Q[3].CLK
i_clk => s_Q[4].CLK
i_clk => s_Q[5].CLK
i_clk => s_Q[6].CLK
i_clk => s_Q[7].CLK
i_clk => s_Q[8].CLK
i_clk => s_Q[9].CLK
i_clk => s_Q[10].CLK
i_clk => s_Q[11].CLK
i_clk => s_Q[12].CLK
i_clk => s_Q[13].CLK
i_clk => s_Q[14].CLK
i_clk => s_Q[15].CLK
i_clk => s_Q[16].CLK
i_clk => s_Q[17].CLK
i_clk => s_Q[18].CLK
i_clk => s_Q[19].CLK
i_clk => s_Q[20].CLK
i_clk => s_Q[21].CLK
i_clk => s_Q[22].CLK
i_clk => s_Q[23].CLK
i_clk => s_Q[24].CLK
i_clk => s_Q[25].CLK
i_clk => s_Q[26].CLK
i_clk => s_Q[27].CLK
i_clk => s_Q[28].CLK
i_clk => s_Q[29].CLK
i_clk => s_Q[30].CLK
i_clk => s_Q[31].CLK
i_rst => s_Q[0].ACLR
i_rst => s_Q[1].ACLR
i_rst => s_Q[2].ACLR
i_rst => s_Q[3].ACLR
i_rst => s_Q[4].ACLR
i_rst => s_Q[5].ACLR
i_rst => s_Q[6].ACLR
i_rst => s_Q[7].ACLR
i_rst => s_Q[8].ACLR
i_rst => s_Q[9].ACLR
i_rst => s_Q[10].ACLR
i_rst => s_Q[11].ACLR
i_rst => s_Q[12].ACLR
i_rst => s_Q[13].ACLR
i_rst => s_Q[14].ACLR
i_rst => s_Q[15].ACLR
i_rst => s_Q[16].ACLR
i_rst => s_Q[17].ACLR
i_rst => s_Q[18].ACLR
i_rst => s_Q[19].ACLR
i_rst => s_Q[20].ACLR
i_rst => s_Q[21].ACLR
i_rst => s_Q[22].PRESET
i_rst => s_Q[23].ACLR
i_rst => s_Q[24].ACLR
i_rst => s_Q[25].ACLR
i_rst => s_Q[26].ACLR
i_rst => s_Q[27].ACLR
i_rst => s_Q[28].ACLR
i_rst => s_Q[29].ACLR
i_rst => s_Q[30].ACLR
i_rst => s_Q[31].ACLR
i_we => s_Q[0].ENA
i_we => s_Q[31].ENA
i_we => s_Q[30].ENA
i_we => s_Q[29].ENA
i_we => s_Q[28].ENA
i_we => s_Q[27].ENA
i_we => s_Q[26].ENA
i_we => s_Q[25].ENA
i_we => s_Q[24].ENA
i_we => s_Q[23].ENA
i_we => s_Q[22].ENA
i_we => s_Q[21].ENA
i_we => s_Q[20].ENA
i_we => s_Q[19].ENA
i_we => s_Q[18].ENA
i_we => s_Q[17].ENA
i_we => s_Q[16].ENA
i_we => s_Q[15].ENA
i_we => s_Q[14].ENA
i_we => s_Q[13].ENA
i_we => s_Q[12].ENA
i_we => s_Q[11].ENA
i_we => s_Q[10].ENA
i_we => s_Q[9].ENA
i_we => s_Q[8].ENA
i_we => s_Q[7].ENA
i_we => s_Q[6].ENA
i_we => s_Q[5].ENA
i_we => s_Q[4].ENA
i_we => s_Q[3].ENA
i_we => s_Q[2].ENA
i_we => s_Q[1].ENA
i_in[0] => s_Q[0].DATAIN
i_in[1] => s_Q[1].DATAIN
i_in[2] => s_Q[2].DATAIN
i_in[3] => s_Q[3].DATAIN
i_in[4] => s_Q[4].DATAIN
i_in[5] => s_Q[5].DATAIN
i_in[6] => s_Q[6].DATAIN
i_in[7] => s_Q[7].DATAIN
i_in[8] => s_Q[8].DATAIN
i_in[9] => s_Q[9].DATAIN
i_in[10] => s_Q[10].DATAIN
i_in[11] => s_Q[11].DATAIN
i_in[12] => s_Q[12].DATAIN
i_in[13] => s_Q[13].DATAIN
i_in[14] => s_Q[14].DATAIN
i_in[15] => s_Q[15].DATAIN
i_in[16] => s_Q[16].DATAIN
i_in[17] => s_Q[17].DATAIN
i_in[18] => s_Q[18].DATAIN
i_in[19] => s_Q[19].DATAIN
i_in[20] => s_Q[20].DATAIN
i_in[21] => s_Q[21].DATAIN
i_in[22] => s_Q[22].DATAIN
i_in[23] => s_Q[23].DATAIN
i_in[24] => s_Q[24].DATAIN
i_in[25] => s_Q[25].DATAIN
i_in[26] => s_Q[26].DATAIN
i_in[27] => s_Q[27].DATAIN
i_in[28] => s_Q[28].DATAIN
i_in[29] => s_Q[29].DATAIN
i_in[30] => s_Q[30].DATAIN
i_in[31] => s_Q[31].DATAIN
o_out[0] <= s_Q[0].DB_MAX_OUTPUT_PORT_TYPE
o_out[1] <= s_Q[1].DB_MAX_OUTPUT_PORT_TYPE
o_out[2] <= s_Q[2].DB_MAX_OUTPUT_PORT_TYPE
o_out[3] <= s_Q[3].DB_MAX_OUTPUT_PORT_TYPE
o_out[4] <= s_Q[4].DB_MAX_OUTPUT_PORT_TYPE
o_out[5] <= s_Q[5].DB_MAX_OUTPUT_PORT_TYPE
o_out[6] <= s_Q[6].DB_MAX_OUTPUT_PORT_TYPE
o_out[7] <= s_Q[7].DB_MAX_OUTPUT_PORT_TYPE
o_out[8] <= s_Q[8].DB_MAX_OUTPUT_PORT_TYPE
o_out[9] <= s_Q[9].DB_MAX_OUTPUT_PORT_TYPE
o_out[10] <= s_Q[10].DB_MAX_OUTPUT_PORT_TYPE
o_out[11] <= s_Q[11].DB_MAX_OUTPUT_PORT_TYPE
o_out[12] <= s_Q[12].DB_MAX_OUTPUT_PORT_TYPE
o_out[13] <= s_Q[13].DB_MAX_OUTPUT_PORT_TYPE
o_out[14] <= s_Q[14].DB_MAX_OUTPUT_PORT_TYPE
o_out[15] <= s_Q[15].DB_MAX_OUTPUT_PORT_TYPE
o_out[16] <= s_Q[16].DB_MAX_OUTPUT_PORT_TYPE
o_out[17] <= s_Q[17].DB_MAX_OUTPUT_PORT_TYPE
o_out[18] <= s_Q[18].DB_MAX_OUTPUT_PORT_TYPE
o_out[19] <= s_Q[19].DB_MAX_OUTPUT_PORT_TYPE
o_out[20] <= s_Q[20].DB_MAX_OUTPUT_PORT_TYPE
o_out[21] <= s_Q[21].DB_MAX_OUTPUT_PORT_TYPE
o_out[22] <= s_Q[22].DB_MAX_OUTPUT_PORT_TYPE
o_out[23] <= s_Q[23].DB_MAX_OUTPUT_PORT_TYPE
o_out[24] <= s_Q[24].DB_MAX_OUTPUT_PORT_TYPE
o_out[25] <= s_Q[25].DB_MAX_OUTPUT_PORT_TYPE
o_out[26] <= s_Q[26].DB_MAX_OUTPUT_PORT_TYPE
o_out[27] <= s_Q[27].DB_MAX_OUTPUT_PORT_TYPE
o_out[28] <= s_Q[28].DB_MAX_OUTPUT_PORT_TYPE
o_out[29] <= s_Q[29].DB_MAX_OUTPUT_PORT_TYPE
o_out[30] <= s_Q[30].DB_MAX_OUTPUT_PORT_TYPE
o_out[31] <= s_Q[31].DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder
i_A[0] => full_adder_structure:adder:0:fa_i.i_A
i_A[1] => full_adder_structure:adder:1:fa_i.i_A
i_A[2] => full_adder_structure:adder:2:fa_i.i_A
i_A[3] => full_adder_structure:adder:3:fa_i.i_A
i_A[4] => full_adder_structure:adder:4:fa_i.i_A
i_A[5] => full_adder_structure:adder:5:fa_i.i_A
i_A[6] => full_adder_structure:adder:6:fa_i.i_A
i_A[7] => full_adder_structure:adder:7:fa_i.i_A
i_A[8] => full_adder_structure:adder:8:fa_i.i_A
i_A[9] => full_adder_structure:adder:9:fa_i.i_A
i_A[10] => full_adder_structure:adder:10:fa_i.i_A
i_A[11] => full_adder_structure:adder:11:fa_i.i_A
i_A[12] => full_adder_structure:adder:12:fa_i.i_A
i_A[13] => full_adder_structure:adder:13:fa_i.i_A
i_A[14] => full_adder_structure:adder:14:fa_i.i_A
i_A[15] => full_adder_structure:adder:15:fa_i.i_A
i_A[16] => full_adder_structure:adder:16:fa_i.i_A
i_A[17] => full_adder_structure:adder:17:fa_i.i_A
i_A[18] => full_adder_structure:adder:18:fa_i.i_A
i_A[19] => full_adder_structure:adder:19:fa_i.i_A
i_A[20] => full_adder_structure:adder:20:fa_i.i_A
i_A[21] => full_adder_structure:adder:21:fa_i.i_A
i_A[22] => full_adder_structure:adder:22:fa_i.i_A
i_A[23] => full_adder_structure:adder:23:fa_i.i_A
i_A[24] => full_adder_structure:adder:24:fa_i.i_A
i_A[25] => full_adder_structure:adder:25:fa_i.i_A
i_A[26] => full_adder_structure:adder:26:fa_i.i_A
i_A[27] => full_adder_structure:adder:27:fa_i.i_A
i_A[28] => full_adder_structure:adder:28:fa_i.i_A
i_A[29] => full_adder_structure:adder:29:fa_i.i_A
i_A[30] => full_adder_structure:adder:30:fa_i.i_A
i_A[31] => full_adder_structure:adder:31:fa_i.i_A
i_B[0] => full_adder_structure:adder:0:fa_i.i_B
i_B[1] => full_adder_structure:adder:1:fa_i.i_B
i_B[2] => full_adder_structure:adder:2:fa_i.i_B
i_B[3] => full_adder_structure:adder:3:fa_i.i_B
i_B[4] => full_adder_structure:adder:4:fa_i.i_B
i_B[5] => full_adder_structure:adder:5:fa_i.i_B
i_B[6] => full_adder_structure:adder:6:fa_i.i_B
i_B[7] => full_adder_structure:adder:7:fa_i.i_B
i_B[8] => full_adder_structure:adder:8:fa_i.i_B
i_B[9] => full_adder_structure:adder:9:fa_i.i_B
i_B[10] => full_adder_structure:adder:10:fa_i.i_B
i_B[11] => full_adder_structure:adder:11:fa_i.i_B
i_B[12] => full_adder_structure:adder:12:fa_i.i_B
i_B[13] => full_adder_structure:adder:13:fa_i.i_B
i_B[14] => full_adder_structure:adder:14:fa_i.i_B
i_B[15] => full_adder_structure:adder:15:fa_i.i_B
i_B[16] => full_adder_structure:adder:16:fa_i.i_B
i_B[17] => full_adder_structure:adder:17:fa_i.i_B
i_B[18] => full_adder_structure:adder:18:fa_i.i_B
i_B[19] => full_adder_structure:adder:19:fa_i.i_B
i_B[20] => full_adder_structure:adder:20:fa_i.i_B
i_B[21] => full_adder_structure:adder:21:fa_i.i_B
i_B[22] => full_adder_structure:adder:22:fa_i.i_B
i_B[23] => full_adder_structure:adder:23:fa_i.i_B
i_B[24] => full_adder_structure:adder:24:fa_i.i_B
i_B[25] => full_adder_structure:adder:25:fa_i.i_B
i_B[26] => full_adder_structure:adder:26:fa_i.i_B
i_B[27] => full_adder_structure:adder:27:fa_i.i_B
i_B[28] => full_adder_structure:adder:28:fa_i.i_B
i_B[29] => full_adder_structure:adder:29:fa_i.i_B
i_B[30] => full_adder_structure:adder:30:fa_i.i_B
i_B[31] => full_adder_structure:adder:31:fa_i.i_B
i_C => full_adder_structure:adder:0:fa_i.i_C
o_S[0] <= full_adder_structure:adder:0:fa_i.o_S
o_S[1] <= full_adder_structure:adder:1:fa_i.o_S
o_S[2] <= full_adder_structure:adder:2:fa_i.o_S
o_S[3] <= full_adder_structure:adder:3:fa_i.o_S
o_S[4] <= full_adder_structure:adder:4:fa_i.o_S
o_S[5] <= full_adder_structure:adder:5:fa_i.o_S
o_S[6] <= full_adder_structure:adder:6:fa_i.o_S
o_S[7] <= full_adder_structure:adder:7:fa_i.o_S
o_S[8] <= full_adder_structure:adder:8:fa_i.o_S
o_S[9] <= full_adder_structure:adder:9:fa_i.o_S
o_S[10] <= full_adder_structure:adder:10:fa_i.o_S
o_S[11] <= full_adder_structure:adder:11:fa_i.o_S
o_S[12] <= full_adder_structure:adder:12:fa_i.o_S
o_S[13] <= full_adder_structure:adder:13:fa_i.o_S
o_S[14] <= full_adder_structure:adder:14:fa_i.o_S
o_S[15] <= full_adder_structure:adder:15:fa_i.o_S
o_S[16] <= full_adder_structure:adder:16:fa_i.o_S
o_S[17] <= full_adder_structure:adder:17:fa_i.o_S
o_S[18] <= full_adder_structure:adder:18:fa_i.o_S
o_S[19] <= full_adder_structure:adder:19:fa_i.o_S
o_S[20] <= full_adder_structure:adder:20:fa_i.o_S
o_S[21] <= full_adder_structure:adder:21:fa_i.o_S
o_S[22] <= full_adder_structure:adder:22:fa_i.o_S
o_S[23] <= full_adder_structure:adder:23:fa_i.o_S
o_S[24] <= full_adder_structure:adder:24:fa_i.o_S
o_S[25] <= full_adder_structure:adder:25:fa_i.o_S
o_S[26] <= full_adder_structure:adder:26:fa_i.o_S
o_S[27] <= full_adder_structure:adder:27:fa_i.o_S
o_S[28] <= full_adder_structure:adder:28:fa_i.o_S
o_S[29] <= full_adder_structure:adder:29:fa_i.o_S
o_S[30] <= full_adder_structure:adder:30:fa_i.o_S
o_S[31] <= full_adder_structure:adder:31:fa_i.o_S
o_C <= full_adder_structure:adder:31:fa_i.o_C


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:0:fa_i
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:0:fa_i|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:0:fa_i|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:0:fa_i|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:0:fa_i|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:0:fa_i|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:1:fa_i
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:1:fa_i|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:1:fa_i|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:1:fa_i|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:1:fa_i|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:1:fa_i|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:2:fa_i
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:2:fa_i|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:2:fa_i|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:2:fa_i|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:2:fa_i|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:2:fa_i|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:3:fa_i
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:3:fa_i|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:3:fa_i|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:3:fa_i|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:3:fa_i|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:3:fa_i|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:4:fa_i
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:4:fa_i|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:4:fa_i|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:4:fa_i|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:4:fa_i|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:4:fa_i|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:5:fa_i
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:5:fa_i|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:5:fa_i|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:5:fa_i|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:5:fa_i|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:5:fa_i|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:6:fa_i
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:6:fa_i|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:6:fa_i|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:6:fa_i|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:6:fa_i|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:6:fa_i|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:7:fa_i
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:7:fa_i|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:7:fa_i|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:7:fa_i|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:7:fa_i|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:7:fa_i|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:8:fa_i
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:8:fa_i|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:8:fa_i|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:8:fa_i|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:8:fa_i|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:8:fa_i|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:9:fa_i
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:9:fa_i|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:9:fa_i|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:9:fa_i|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:9:fa_i|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:9:fa_i|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:10:fa_i
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:10:fa_i|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:10:fa_i|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:10:fa_i|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:10:fa_i|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:10:fa_i|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:11:fa_i
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:11:fa_i|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:11:fa_i|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:11:fa_i|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:11:fa_i|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:11:fa_i|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:12:fa_i
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:12:fa_i|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:12:fa_i|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:12:fa_i|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:12:fa_i|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:12:fa_i|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:13:fa_i
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:13:fa_i|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:13:fa_i|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:13:fa_i|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:13:fa_i|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:13:fa_i|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:14:fa_i
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:14:fa_i|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:14:fa_i|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:14:fa_i|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:14:fa_i|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:14:fa_i|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:15:fa_i
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:15:fa_i|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:15:fa_i|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:15:fa_i|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:15:fa_i|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:15:fa_i|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:16:fa_i
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:16:fa_i|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:16:fa_i|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:16:fa_i|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:16:fa_i|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:16:fa_i|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:17:fa_i
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:17:fa_i|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:17:fa_i|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:17:fa_i|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:17:fa_i|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:17:fa_i|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:18:fa_i
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:18:fa_i|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:18:fa_i|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:18:fa_i|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:18:fa_i|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:18:fa_i|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:19:fa_i
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:19:fa_i|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:19:fa_i|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:19:fa_i|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:19:fa_i|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:19:fa_i|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:20:fa_i
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:20:fa_i|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:20:fa_i|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:20:fa_i|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:20:fa_i|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:20:fa_i|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:21:fa_i
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:21:fa_i|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:21:fa_i|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:21:fa_i|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:21:fa_i|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:21:fa_i|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:22:fa_i
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:22:fa_i|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:22:fa_i|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:22:fa_i|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:22:fa_i|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:22:fa_i|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:23:fa_i
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:23:fa_i|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:23:fa_i|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:23:fa_i|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:23:fa_i|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:23:fa_i|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:24:fa_i
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:24:fa_i|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:24:fa_i|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:24:fa_i|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:24:fa_i|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:24:fa_i|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:25:fa_i
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:25:fa_i|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:25:fa_i|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:25:fa_i|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:25:fa_i|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:25:fa_i|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:26:fa_i
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:26:fa_i|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:26:fa_i|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:26:fa_i|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:26:fa_i|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:26:fa_i|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:27:fa_i
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:27:fa_i|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:27:fa_i|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:27:fa_i|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:27:fa_i|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:27:fa_i|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:28:fa_i
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:28:fa_i|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:28:fa_i|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:28:fa_i|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:28:fa_i|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:28:fa_i|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:29:fa_i
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:29:fa_i|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:29:fa_i|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:29:fa_i|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:29:fa_i|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:29:fa_i|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:30:fa_i
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:30:fa_i|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:30:fa_i|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:30:fa_i|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:30:fa_i|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:30:fa_i|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:31:fa_i
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:31:fa_i|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:31:fa_i|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:31:fa_i|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:31:fa_i|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:branch_adder|full_adder_structure:\adder:31:fa_i|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder
i_A[0] => full_adder_structure:adder:0:fa_i.i_A
i_A[1] => full_adder_structure:adder:1:fa_i.i_A
i_A[2] => full_adder_structure:adder:2:fa_i.i_A
i_A[3] => full_adder_structure:adder:3:fa_i.i_A
i_A[4] => full_adder_structure:adder:4:fa_i.i_A
i_A[5] => full_adder_structure:adder:5:fa_i.i_A
i_A[6] => full_adder_structure:adder:6:fa_i.i_A
i_A[7] => full_adder_structure:adder:7:fa_i.i_A
i_A[8] => full_adder_structure:adder:8:fa_i.i_A
i_A[9] => full_adder_structure:adder:9:fa_i.i_A
i_A[10] => full_adder_structure:adder:10:fa_i.i_A
i_A[11] => full_adder_structure:adder:11:fa_i.i_A
i_A[12] => full_adder_structure:adder:12:fa_i.i_A
i_A[13] => full_adder_structure:adder:13:fa_i.i_A
i_A[14] => full_adder_structure:adder:14:fa_i.i_A
i_A[15] => full_adder_structure:adder:15:fa_i.i_A
i_A[16] => full_adder_structure:adder:16:fa_i.i_A
i_A[17] => full_adder_structure:adder:17:fa_i.i_A
i_A[18] => full_adder_structure:adder:18:fa_i.i_A
i_A[19] => full_adder_structure:adder:19:fa_i.i_A
i_A[20] => full_adder_structure:adder:20:fa_i.i_A
i_A[21] => full_adder_structure:adder:21:fa_i.i_A
i_A[22] => full_adder_structure:adder:22:fa_i.i_A
i_A[23] => full_adder_structure:adder:23:fa_i.i_A
i_A[24] => full_adder_structure:adder:24:fa_i.i_A
i_A[25] => full_adder_structure:adder:25:fa_i.i_A
i_A[26] => full_adder_structure:adder:26:fa_i.i_A
i_A[27] => full_adder_structure:adder:27:fa_i.i_A
i_A[28] => full_adder_structure:adder:28:fa_i.i_A
i_A[29] => full_adder_structure:adder:29:fa_i.i_A
i_A[30] => full_adder_structure:adder:30:fa_i.i_A
i_A[31] => full_adder_structure:adder:31:fa_i.i_A
i_B[0] => full_adder_structure:adder:0:fa_i.i_B
i_B[1] => full_adder_structure:adder:1:fa_i.i_B
i_B[2] => full_adder_structure:adder:2:fa_i.i_B
i_B[3] => full_adder_structure:adder:3:fa_i.i_B
i_B[4] => full_adder_structure:adder:4:fa_i.i_B
i_B[5] => full_adder_structure:adder:5:fa_i.i_B
i_B[6] => full_adder_structure:adder:6:fa_i.i_B
i_B[7] => full_adder_structure:adder:7:fa_i.i_B
i_B[8] => full_adder_structure:adder:8:fa_i.i_B
i_B[9] => full_adder_structure:adder:9:fa_i.i_B
i_B[10] => full_adder_structure:adder:10:fa_i.i_B
i_B[11] => full_adder_structure:adder:11:fa_i.i_B
i_B[12] => full_adder_structure:adder:12:fa_i.i_B
i_B[13] => full_adder_structure:adder:13:fa_i.i_B
i_B[14] => full_adder_structure:adder:14:fa_i.i_B
i_B[15] => full_adder_structure:adder:15:fa_i.i_B
i_B[16] => full_adder_structure:adder:16:fa_i.i_B
i_B[17] => full_adder_structure:adder:17:fa_i.i_B
i_B[18] => full_adder_structure:adder:18:fa_i.i_B
i_B[19] => full_adder_structure:adder:19:fa_i.i_B
i_B[20] => full_adder_structure:adder:20:fa_i.i_B
i_B[21] => full_adder_structure:adder:21:fa_i.i_B
i_B[22] => full_adder_structure:adder:22:fa_i.i_B
i_B[23] => full_adder_structure:adder:23:fa_i.i_B
i_B[24] => full_adder_structure:adder:24:fa_i.i_B
i_B[25] => full_adder_structure:adder:25:fa_i.i_B
i_B[26] => full_adder_structure:adder:26:fa_i.i_B
i_B[27] => full_adder_structure:adder:27:fa_i.i_B
i_B[28] => full_adder_structure:adder:28:fa_i.i_B
i_B[29] => full_adder_structure:adder:29:fa_i.i_B
i_B[30] => full_adder_structure:adder:30:fa_i.i_B
i_B[31] => full_adder_structure:adder:31:fa_i.i_B
i_C => full_adder_structure:adder:0:fa_i.i_C
o_S[0] <= full_adder_structure:adder:0:fa_i.o_S
o_S[1] <= full_adder_structure:adder:1:fa_i.o_S
o_S[2] <= full_adder_structure:adder:2:fa_i.o_S
o_S[3] <= full_adder_structure:adder:3:fa_i.o_S
o_S[4] <= full_adder_structure:adder:4:fa_i.o_S
o_S[5] <= full_adder_structure:adder:5:fa_i.o_S
o_S[6] <= full_adder_structure:adder:6:fa_i.o_S
o_S[7] <= full_adder_structure:adder:7:fa_i.o_S
o_S[8] <= full_adder_structure:adder:8:fa_i.o_S
o_S[9] <= full_adder_structure:adder:9:fa_i.o_S
o_S[10] <= full_adder_structure:adder:10:fa_i.o_S
o_S[11] <= full_adder_structure:adder:11:fa_i.o_S
o_S[12] <= full_adder_structure:adder:12:fa_i.o_S
o_S[13] <= full_adder_structure:adder:13:fa_i.o_S
o_S[14] <= full_adder_structure:adder:14:fa_i.o_S
o_S[15] <= full_adder_structure:adder:15:fa_i.o_S
o_S[16] <= full_adder_structure:adder:16:fa_i.o_S
o_S[17] <= full_adder_structure:adder:17:fa_i.o_S
o_S[18] <= full_adder_structure:adder:18:fa_i.o_S
o_S[19] <= full_adder_structure:adder:19:fa_i.o_S
o_S[20] <= full_adder_structure:adder:20:fa_i.o_S
o_S[21] <= full_adder_structure:adder:21:fa_i.o_S
o_S[22] <= full_adder_structure:adder:22:fa_i.o_S
o_S[23] <= full_adder_structure:adder:23:fa_i.o_S
o_S[24] <= full_adder_structure:adder:24:fa_i.o_S
o_S[25] <= full_adder_structure:adder:25:fa_i.o_S
o_S[26] <= full_adder_structure:adder:26:fa_i.o_S
o_S[27] <= full_adder_structure:adder:27:fa_i.o_S
o_S[28] <= full_adder_structure:adder:28:fa_i.o_S
o_S[29] <= full_adder_structure:adder:29:fa_i.o_S
o_S[30] <= full_adder_structure:adder:30:fa_i.o_S
o_S[31] <= full_adder_structure:adder:31:fa_i.o_S
o_C <= full_adder_structure:adder:31:fa_i.o_C


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:0:fa_i
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:0:fa_i|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:0:fa_i|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:0:fa_i|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:0:fa_i|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:0:fa_i|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:1:fa_i
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:1:fa_i|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:1:fa_i|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:1:fa_i|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:1:fa_i|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:1:fa_i|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:2:fa_i
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:2:fa_i|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:2:fa_i|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:2:fa_i|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:2:fa_i|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:2:fa_i|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:3:fa_i
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:3:fa_i|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:3:fa_i|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:3:fa_i|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:3:fa_i|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:3:fa_i|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:4:fa_i
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:4:fa_i|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:4:fa_i|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:4:fa_i|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:4:fa_i|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:4:fa_i|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:5:fa_i
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:5:fa_i|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:5:fa_i|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:5:fa_i|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:5:fa_i|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:5:fa_i|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:6:fa_i
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:6:fa_i|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:6:fa_i|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:6:fa_i|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:6:fa_i|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:6:fa_i|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:7:fa_i
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:7:fa_i|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:7:fa_i|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:7:fa_i|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:7:fa_i|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:7:fa_i|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:8:fa_i
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:8:fa_i|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:8:fa_i|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:8:fa_i|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:8:fa_i|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:8:fa_i|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:9:fa_i
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:9:fa_i|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:9:fa_i|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:9:fa_i|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:9:fa_i|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:9:fa_i|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:10:fa_i
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:10:fa_i|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:10:fa_i|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:10:fa_i|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:10:fa_i|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:10:fa_i|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:11:fa_i
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:11:fa_i|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:11:fa_i|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:11:fa_i|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:11:fa_i|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:11:fa_i|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:12:fa_i
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:12:fa_i|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:12:fa_i|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:12:fa_i|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:12:fa_i|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:12:fa_i|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:13:fa_i
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:13:fa_i|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:13:fa_i|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:13:fa_i|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:13:fa_i|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:13:fa_i|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:14:fa_i
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:14:fa_i|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:14:fa_i|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:14:fa_i|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:14:fa_i|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:14:fa_i|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:15:fa_i
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:15:fa_i|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:15:fa_i|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:15:fa_i|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:15:fa_i|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:15:fa_i|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:16:fa_i
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:16:fa_i|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:16:fa_i|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:16:fa_i|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:16:fa_i|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:16:fa_i|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:17:fa_i
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:17:fa_i|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:17:fa_i|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:17:fa_i|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:17:fa_i|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:17:fa_i|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:18:fa_i
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:18:fa_i|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:18:fa_i|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:18:fa_i|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:18:fa_i|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:18:fa_i|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:19:fa_i
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:19:fa_i|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:19:fa_i|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:19:fa_i|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:19:fa_i|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:19:fa_i|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:20:fa_i
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:20:fa_i|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:20:fa_i|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:20:fa_i|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:20:fa_i|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:20:fa_i|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:21:fa_i
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:21:fa_i|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:21:fa_i|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:21:fa_i|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:21:fa_i|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:21:fa_i|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:22:fa_i
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:22:fa_i|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:22:fa_i|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:22:fa_i|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:22:fa_i|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:22:fa_i|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:23:fa_i
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:23:fa_i|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:23:fa_i|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:23:fa_i|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:23:fa_i|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:23:fa_i|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:24:fa_i
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:24:fa_i|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:24:fa_i|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:24:fa_i|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:24:fa_i|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:24:fa_i|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:25:fa_i
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:25:fa_i|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:25:fa_i|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:25:fa_i|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:25:fa_i|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:25:fa_i|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:26:fa_i
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:26:fa_i|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:26:fa_i|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:26:fa_i|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:26:fa_i|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:26:fa_i|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:27:fa_i
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:27:fa_i|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:27:fa_i|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:27:fa_i|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:27:fa_i|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:27:fa_i|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:28:fa_i
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:28:fa_i|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:28:fa_i|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:28:fa_i|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:28:fa_i|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:28:fa_i|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:29:fa_i
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:29:fa_i|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:29:fa_i|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:29:fa_i|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:29:fa_i|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:29:fa_i|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:30:fa_i
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:30:fa_i|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:30:fa_i|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:30:fa_i|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:30:fa_i|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:30:fa_i|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:31:fa_i
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_C => andg2:and2.i_B
i_C => xorg2:xor2.i_B
o_S <= xorg2:xor2.o_F
o_C <= org2:or1.o_F


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:31:fa_i|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:31:fa_i|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:31:fa_i|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:31:fa_i|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|full_adder_structure_generic:pc_adder|full_adder_structure:\adder:31:fa_i|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|andg2:br_and
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


