#==================================================================================#
# Author: GWX Technology
# Attribution: Plain Text
# Birthday: Sun Nov 12 14:38:51 CST 2023
# Organization: GWX Technology
# Copyright: GWX Technology Â©2023 GWX Technology Inc. All rights reserved.
#----------------------------------------------------------------------------------#
# Description:
# All the data in the file was generated by GWX Technology. This information was
# prepared only for EDA tools training. GWX Technology does not guarantee the
# accuracy or completeness of the information contained herein. GWX Technology
# shall not be liable for any loss or damage of any kind arising from the use of
# this document or the information contained herein.
#----------------------------------------------------------------------------------#
# Version: 0.9.0.0 Alpha
#==================================================================================#

*    --------------------------------------------------------------    *
*                        Template Revision : 6.2.3                     *
*    --------------------------------------------------------------    *
*                 Combined Datasheet for all PVT corners             *
***********************************************************************
*         SiWare Dual Port High Density Leakage Control SRAM 1M Sync (Rev A02P1)     *
*         Technology: SMIC 12nm SFe P-Optional Vt/Cell Std Vt  CMOS Process       *
***********************************************************************

 
Memory Name                        : RF_DPHD_512x75
Memory Size                        : 512 words x 75 bits
Column Mux Option                  : 4
Number Of Banks                    : 1
Operating Frequency range          : 1091-1901 Mhz
Memory Area                        : 44.8000 x 369.4080 = 16549.4784 square microns
BIST Muxes                         : No
Redundancy                         : Yes
Low leakage                        : Yes
Bit-write                          : No
Timing Mode                        : DEFAULT
Self time bypass mode              : Yes
center_decode                      : True
Periphery_Vt                       : LOW
Bitcell Area                       : 0.1944 square microns
Dual Rail                          : No
Power Gating                       : No
Bias Control                       : Yes
Periphery Off Mode                 : No





 Symbol

                              _____________________________
                             |                             |
                         ----|ADRAi/ADRBi                  |
                         ----|DAi/DBi                      |
                         ----|WEA/WEB                      |
                         ----|MEA/MEB                      |
                         ----|CLKA/CLKB                    |
                         ----|RSCIN                        |
                         ----|RSCEN                        |
                         ----|RSCRST                       |
                             |                      QAi/QBi|---
                         ----|RSCLK                        |
                             |                       RSCOUT|---
                         ----|FISO                         |
                         ----|TEST1A/TEST1B                |
                         ----|TEST_RNMA/TEST_RNMB          |
                         ----|RMEA/RMEB                    |
                         ----|RMAi/RMBi                    |
                         ----|LS                           |
                         ----|BC1                          |
                         ----|BC2                          |
                             |_____________________________|





Memory Compiler Features:
=========================
     1) Periphery Vt option:
           Compiler has periphery_Vt options to select different Vt devices for periphery. 
           These choices allow the user to tradeoff between performance and leakage. 
           
     2) Dynamic Voltage and Frequency Scaling support:
           Foundry specified VDDMIN supported (0.72V), (license needed).
           
     3) Process sigma Based Characterization:
           Performance settings based on process sigma variation & number
           of on-chip memory instances.
           
     4) Combined ASAP-STAR compiler:
           Compile time option to select between ASAP (bare bone memory),
           ASAP-IT (memory with integrated test) & STAR (memory with
           integrated test & repair). License needed for STAR.
           
     5) BIST interface:
           Integrated test logic to facilitate at-speed memory BIST & high-speed
           scan testing.
           
     6) Bit-write feature:
           User can selectively write to individual bits during a memory write
           cycle.
           


Port Name     Pin Capacitance   Description 
---------     ---------------   -----------

Output Ports:

QA  [74:0]       0.003 pf      Data Output bus. It outputs the contents of
                               the memory location addressed by the Address
                               Input signals.

RSCOUT           0.003 pf      Reconfiguration register Scan Output. This is the pin used
                               to output the Reconfiguration register Scan bit. 

QB  [74:0]       0.003 pf      Data Output bus. It outputs the contents of
                               the memory location addressed by the Address
                               Input signals.





Input Ports:

ADRA  [8:0]      0.002 pf      Address Input. This Address input port is
                               used to address the location to be written
                               during the write cycle and read during 
                               the read cycle

DA  [74:0]       0.001 pf      Data Input. The data input bus used to write
                               the data into the memory location specified
                               by address input port during the write cycle.

WEA              0.003 pf      Write Enable Input. When the Write Enable
                               input is Logic High, the memory is in
                               the write cycle.When the Write enable is
                               Logic Low , the memory is in the Read Cycle.

MEA              0.003 pf      Memory enable input. When the memory enable
                               input is Logic High,the memory is enabled
                               and read/write operations can be performed.
                               When memory Enable input is logic Low ,
                               the memory is deactivated.

CLKA             0.003 pf      Clock Input. This is the external clock for
                               the memory.

RSCIN            0.003 pf      Reconfiguration register Scan Input. This is the Input pin
                               used to input the Redundancy Scan bit. 

RSCEN            0.004 pf      Reconfiguration register Scan Enable Input. This is the Input
                               pin used to enable the Redundancy Scanning. 

RSCRST           0.004 pf      Reconfiguration register asynchronous Reset Input. This pin is used
                               for clearing the scan register.

RSCLK            0.004 pf      Scan Clock for Reconfiguration register.

FISO             0.002 pf      Reconfiguration register isolation.

TEST1A           0.002 pf      IT IS STRONGLY RECOMMENDED TO HAVE THESE PINS 
                               CONTROLLABLE IN SILICON BY SOFTWARE/FIRMWARE!
                               IT CAN BE VERY BENEFICIAL FOR OVERALL PRODUCTION OR TEST.
                              
                               Test pin to bypass self-timed circuit.The
                               external clock controls the read and write
                               control signals.

TEST_RNMA        0.003 pf      IT IS STRONGLY RECOMMENDED TO HAVE THESE PINS 
                               CONTROLLABLE IN SILICON BY SOFTWARE/FIRMWARE!
                               IT CAN BE VERY BENEFICIAL FOR OVERALL PRODUCTION OR TEST.
                              
                               When this pin is high Memory will go in idle state
                               and bit-lines are pre-charged high. 
                               Atpg mode should be turned off in this mode. 

RMEA             0.002 pf      IT IS STRONGLY RECOMMENDED TO HAVE THESE PINS 
                               CONTROLLABLE IN SILICON BY SOFTWARE/FIRMWARE!
                               IT CAN BE VERY BENEFICIAL FOR OVERALL PRODUCTION OR TEST.
                              
                               Read-Write margin Enable Input.This selects 
                               between the default Read-Write margin setting, and the 
                               external pin Read-Write margin setting.

RMA  [3:0]       0.001 pf      IT IS STRONGLY RECOMMENDED TO HAVE THESE PINS 
                               CONTROLLABLE IN SILICON BY SOFTWARE/FIRMWARE!
                               IT CAN BE VERY BENEFICIAL FOR OVERALL PRODUCTION OR TEST.
                              
                               Read-Write margin Input. This input is used for
                               setting the Read-Write margin. It programs the
                               sense amp differential setting and allows
                               the trade off between speed and robustness.
     
                               RMA[2:0] = 3'b000 is the slowest possible mode of
                               operation for the memory. This setting is required
                               for VDDMIN operation.
     
                               RMA[2:0] values control access time & cycle time of
                               the memory. Refer to the timing table for more
                               details.
     
                               RMA[3] pin is reserved for debug mode.
                               User should tie this pin to "logic 0" for functional mode.

LS               0.012 pf      Light Sleep Input. When this pin is active
                               then memory goes into low leakage mode,
                               there is no change in the output state.

BC1              0.002 pf      Biasing Level Adjust Input. Its setting gives a
                               smaller value of rise on vss-core voltage to give
                               enough head room for retention. This setting is
                               recommended for Vnom.

BC2              0.002 pf      Biasing Level Adjust Input. Its setting gives a
                               higher value of rise on vss-core voltage to give
                               enough head room for retention. This setting is 
                               recommended for Vnom + 10%.

ADRB  [8:0]      0.002 pf      Address Input. This Address input port is
                               used to address the location to be written
                               during the write cycle and read during 
                               the read cycle

DB  [74:0]       0.001 pf      Data Input. The data input bus used to write
                               the data into the memory location specified
                               by address input port during the write cycle.

WEB              0.003 pf      Write Enable Input. When the Write Enable
                               input is Logic High, the memory is in
                               the write cycle.When the Write enable is
                               Logic Low , the memory is in the Read Cycle.

MEB              0.003 pf      Memory enable input. When the memory enable
                               input is Logic High,the memory is enabled
                               and read/write operations can be performed.
                               When memory Enable input is logic Low ,
                               the memory is deactivated.

CLKB             0.003 pf      Clock Input. This is the external clock for
                               the memory.

TEST1B           0.002 pf      IT IS STRONGLY RECOMMENDED TO HAVE THESE PINS 
                               CONTROLLABLE IN SILICON BY SOFTWARE/FIRMWARE!
                               IT CAN BE VERY BENEFICIAL FOR OVERALL PRODUCTION OR TEST.
                              
                               Test pin to bypass self-timed circuit.The
                               external clock controls the read and write
                               control signals.

TEST_RNMB        0.003 pf      IT IS STRONGLY RECOMMENDED TO HAVE THESE PINS 
                               CONTROLLABLE IN SILICON BY SOFTWARE/FIRMWARE!
                               IT CAN BE VERY BENEFICIAL FOR OVERALL PRODUCTION OR TEST.
                              
                               When this pin is high Memory will go in idle state
                               and bit-lines are pre-charged high. 
                               Atpg mode should be turned off in this mode. 

RMEB             0.002 pf      IT IS STRONGLY RECOMMENDED TO HAVE THESE PINS 
                               CONTROLLABLE IN SILICON BY SOFTWARE/FIRMWARE!
                               IT CAN BE VERY BENEFICIAL FOR OVERALL PRODUCTION OR TEST.
                              
                               Read-Write margin Enable Input.This selects 
                               between the default Read-Write margin setting, and the 
                               external pin Read-Write margin setting.

RMB  [3:0]       0.001 pf      IT IS STRONGLY RECOMMENDED TO HAVE THESE PINS 
                               CONTROLLABLE IN SILICON BY SOFTWARE/FIRMWARE!
                               IT CAN BE VERY BENEFICIAL FOR OVERALL PRODUCTION OR TEST.
                              
                               Read-Write margin Input. This input is used for
                               setting the Read-Write margin. It programs the
                               sense amp differential setting and allows
                               the trade off between speed and robustness.
     
                               RMB[2:0] = 3'b000 is the slowest possible mode of
                               operation for the memory. This setting is required
                               for VDDMIN operation.
     
                               RMB[2:0] values control access time & cycle time of
                               the memory. Refer to the timing table for more
                               details.
     
                               RMB[3] pin is reserved for debug mode.
                               User should tie this pin to "logic 0" for functional mode.





PIN CAPACITANCE
===============

#==================+=================+=========+=================+=================+=================+=========+===============+===============+=========+=========+=================+=================+===============+=================+=================+===============+=============+=============#
#Pin Name          |ffgs_ccb0p88vn40c|tt0p8v25c|ssgs_ccw0p72v125c|ssgs_ccw0p72vn40c|ffgs_ccb0p88v125c|tt0p8v85c|ssgs_ccw0p72v0c|ffgs_ccb0p88v0c|tt0p9v25c|tt0p9v85c|ssgs_ccw0p81v125c|ssgs_ccw0p81vn40c|ssgs_ccw0p81v0c|ffgs_ccb0p99vn40c|ffgs_ccb0p99v125c|ffgs_ccb0p99v0c|ffgs0p88v125c|ffgs0p99v125c#
#==================+=================+=========+=================+=================+=================+=========+===============+===============+=========+=========+=================+=================+===============+=================+=================+===============+=============+=============#
#ADRA  [8:0]       |0.002161         |0.002046 |0.001946         |0.001890         |0.002181         |0.002062 |0.001900       |0.002164       |0.002125 |0.002135 |0.002023         |0.001982         |0.001990       |0.002228         |0.002237         |0.002230       |0.002180     |0.002237     #
#------------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#DA  [74:0]        |0.000812         |0.000789 |0.000772         |0.000761         |0.000818         |0.000793 |0.000763       |0.000812       |0.000805 |0.000808 |0.000787         |0.000778         |0.000780       |0.000827         |0.000831         |0.000828       |0.000817     |0.000831     #
#------------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#WEA               |0.002728         |0.002570 |0.002433         |0.002411         |0.002701         |0.002571 |0.002413       |0.002718       |0.002660 |0.002654 |0.002514         |0.002509         |0.002507       |0.002817         |0.002771         |0.002802       |0.002700     |0.002770     #
#------------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#MEA               |0.003498         |0.003419 |0.003338         |0.003412         |0.003416         |0.003392 |0.003388       |0.003472       |0.003444 |0.003416 |0.003362         |0.003440         |0.003416       |0.003522         |0.003437         |0.003495       |0.003412     |0.003433     #
#------------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#CLKA              |0.003418         |0.003301 |0.003181         |0.003248         |0.003318         |0.003271 |0.003231       |0.003391       |0.003346 |0.003312 |0.003220         |0.003301         |0.003280       |0.003463         |0.003353         |0.003433       |0.003316     |0.003351     #
#------------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#RSCIN             |0.003437         |0.003347 |0.003272         |0.003261         |0.003425         |0.003349 |0.003262       |0.003433       |0.003399 |0.003396 |0.003317         |0.003314         |0.003314       |0.003489         |0.003466         |0.003483       |0.003425     |0.003466     #
#------------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#RSCEN             |0.003815         |0.003715 |0.003633         |0.003607         |0.003818         |0.003721 |0.003610       |0.003814       |0.003773 |0.003776 |0.003685         |0.003668         |0.003671       |0.003874         |0.003866         |0.003871       |0.003818     |0.003866     #
#------------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#RSCRST            |0.004208         |0.004057 |0.003926         |0.003903         |0.004200         |0.004061 |0.003905       |0.004203       |0.004136 |0.004135 |0.003997         |0.003986         |0.003987       |0.004289         |0.004267         |0.004281       |0.004200     |0.004267     #
#------------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#RSCLK             |0.003665         |0.003579 |0.003507         |0.003492         |0.003661         |0.003583 |0.003493       |0.003662       |0.003629 |0.003629 |0.003552         |0.003544         |0.003545       |0.003711         |0.003700         |0.003708       |0.003661     |0.003700     #
#------------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#FISO              |0.001915         |0.001878 |0.001849         |0.001837         |0.001920         |0.001882 |0.001838       |0.001915       |0.001903 |0.001905 |0.001871         |0.001861         |0.001863       |0.001937         |0.001940         |0.001938       |0.001920     |0.001940     #
#------------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#TEST1A            |0.002098         |0.002068 |0.002044         |0.002032         |0.002105         |0.002072 |0.002033       |0.002099       |0.002090 |0.002092 |0.002065         |0.002053         |0.002056       |0.002117         |0.002121         |0.002118       |0.002109     |0.002125     #
#------------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#TEST_RNMA         |0.002654         |0.002585 |0.002516         |0.002542         |0.002610         |0.002573 |0.002533       |0.002642       |0.002614 |0.002600 |0.002544         |0.002575         |0.002566       |0.002680         |0.002632         |0.002667       |0.002611     |0.002632     #
#------------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#RMEA              |0.001698         |0.001675 |0.001657         |0.001649         |0.001703         |0.001678 |0.001649       |0.001699       |0.001691 |0.001693 |0.001672         |0.001664         |0.001666       |0.001713         |0.001716         |0.001714       |0.001703     |0.001716     #
#------------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#RMA  [3:0]        |0.000939         |0.000914 |0.000895         |0.000880         |0.000949         |0.000919 |0.000881       |0.000941       |0.000934 |0.000937 |0.000913         |0.000902         |0.000902       |0.000957         |0.000964         |0.000959       |0.000949     |0.000964     #
#------------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#LS                |0.011805         |0.011346 |0.010855         |0.011284         |0.011280         |0.011178 |0.011168       |0.011660       |0.011495 |0.011312 |0.010986         |0.011456         |0.011329       |0.011960         |0.011400         |0.011804       |0.011440     |0.011562     #
#------------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#BC1               |0.002187         |0.002143 |0.002106         |0.002095         |0.002192         |0.002146 |0.002096       |0.002187       |0.002172 |0.002174 |0.002133         |0.002125         |0.002126       |0.002216         |0.002218         |0.002216       |0.002192     |0.002218     #
#------------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#BC2               |0.002187         |0.002143 |0.002106         |0.002095         |0.002192         |0.002146 |0.002096       |0.002187       |0.002172 |0.002174 |0.002133         |0.002125         |0.002126       |0.002216         |0.002218         |0.002216       |0.002192     |0.002218     #
#------------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#ADRB  [8:0]       |0.002161         |0.002046 |0.001946         |0.001890         |0.002181         |0.002062 |0.001900       |0.002164       |0.002125 |0.002135 |0.002023         |0.001982         |0.001990       |0.002228         |0.002237         |0.002230       |0.002180     |0.002237     #
#------------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#DB  [74:0]        |0.000812         |0.000789 |0.000772         |0.000761         |0.000818         |0.000793 |0.000763       |0.000812       |0.000805 |0.000808 |0.000787         |0.000778         |0.000780       |0.000827         |0.000831         |0.000828       |0.000817     |0.000831     #
#------------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#WEB               |0.002728         |0.002570 |0.002433         |0.002411         |0.002701         |0.002571 |0.002413       |0.002718       |0.002660 |0.002654 |0.002514         |0.002509         |0.002507       |0.002817         |0.002771         |0.002802       |0.002700     |0.002770     #
#------------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#MEB               |0.003498         |0.003419 |0.003338         |0.003412         |0.003416         |0.003392 |0.003388       |0.003472       |0.003444 |0.003416 |0.003362         |0.003440         |0.003416       |0.003522         |0.003437         |0.003495       |0.003412     |0.003433     #
#------------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#CLKB              |0.003418         |0.003301 |0.003181         |0.003248         |0.003318         |0.003271 |0.003231       |0.003391       |0.003346 |0.003312 |0.003220         |0.003301         |0.003280       |0.003463         |0.003353         |0.003433       |0.003316     |0.003351     #
#------------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#TEST1B            |0.002098         |0.002068 |0.002044         |0.002032         |0.002105         |0.002072 |0.002033       |0.002099       |0.002090 |0.002092 |0.002065         |0.002053         |0.002056       |0.002117         |0.002121         |0.002118       |0.002109     |0.002125     #
#------------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#TEST_RNMB         |0.002654         |0.002585 |0.002516         |0.002542         |0.002610         |0.002573 |0.002533       |0.002642       |0.002614 |0.002600 |0.002544         |0.002575         |0.002566       |0.002680         |0.002632         |0.002667       |0.002611     |0.002632     #
#------------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#RMEB              |0.001698         |0.001675 |0.001657         |0.001649         |0.001703         |0.001678 |0.001649       |0.001699       |0.001691 |0.001693 |0.001672         |0.001664         |0.001666       |0.001713         |0.001716         |0.001714       |0.001703     |0.001716     #
#------------------+-----------------+---------+-----------------+-----------------+-----------------+---------+---------------+---------------+---------+---------+-----------------+-----------------+---------------+-----------------+-----------------+---------------+-------------+-------------#
#RMB  [3:0]        |0.000939         |0.000914 |0.000895         |0.000880         |0.000949         |0.000919 |0.000881       |0.000941       |0.000934 |0.000937 |0.000913         |0.000902         |0.000902       |0.000957         |0.000964         |0.000959       |0.000949     |0.000964     #
#==================+=================+=========+=================+=================+=================+=========+===============+===============+=========+=========+=================+=================+===============+=================+=================+===============+=============+=============#

Note: The above capacitance values are in "pf"



Logic Truth Table (Memory Function Truth Table)
===============================================

For PORT A or PORT B
-----------------------
#============+====+===+===+=========+===========#
# Function   |CLKA|MEA|WEA|DA       |QA         #
#============+====+===+===+=========+===========#
# Idle       |L   |X  |X  |X        |Q-1        #
#------------+----+---+---+---------+-----------#
# Disabled   |H   |L  |X  |X        |Q-1        #
#------------+----+---+---+---------+-----------#
# Read       |H   |H  |L  |X        |Q          #
#------------+----+---+---+---------+-----------#
# Write      |H   |H  |H  |Data-in  |Q-1        #
#============+====+===+===+=========+===========#


Negedge(1->0) of RSCRST(FISO=0) is necessary prior to start of normal memory operation(read/write).
Q-1 :  Remain the same state from previous cycle
Q   :  Output with no clk latency

*   The status of test signals for the above truth table is
*   TEST1=L

Logic Truth Table(Power Mode)
=============================

#===============+=======+=====+======+=====+===================================#
# Mode          |MEA    |LS   |RM3   |QA   |Comments                           #
#===============+=======+=====+======+=====+===================================#
# Normal        |0/1    |0    |0*    |Q-1  |Normal mode                        #
#---------------+-------+-----+------+-----+-----------------------------------#
# Light Sleep   |0/1    |1    |0/1   |Q-1  |Xdec power gate,source bias        #
#===============+=======+=====+======+=====+===================================#

Note : 
* RM3 should be set to "0" in functional mode. 
Q-1 = Memory output remains the same state from previous cycle. 

Logic Truth Table (Redundancy Scan Mode)
=========================================

#============+=======+=======+============+=====+=========+======#
# Function   |RSCLK  |RSCEN  |RSCIN       |MEA  |RSCRST   |FISO  #
#============+=======+=======+============+=====+=========+======#
# Normal     |X      |X      |X           |H    |X        |H     #
#------------+-------+-------+------------+-----+---------+------#
# Normal     |X*     |X      |X           |H    |L        |L     #
#------------+-------+-------+------------+-----+---------+------#
# Normal     |X      |L      |X           |H    |L        |L     #
#------------+-------+-------+------------+-----+---------+------#
# Scan       |L->H   |H      |Fuse_Data   |X    |L        |L     #
#------------+-------+-------+------------+-----+---------+------#
# Reset      |X      |X      |X           |X    |H        |L     #
#============+=======+=======+============+=====+=========+======#

Note: *RSCLK is not running and is held at either H or L.



A. Dual port Contention Issue ( Port A address equal to port B address )
=====================================================================

Following table shows the dual port contention issue when the address
of port A is same as the address of port B -- CLKA is within Tcsep(CLKB)
and CLKA=CLKB.


#========+========+======+======+=========+=========+=============#
# Port A | Port B |  DA  |  DB  |   QA    |   QB    | Memory State#
#========+========+======+======+=========+=========+=============#
# Read   |  Read  |  DA  |  DB  |  Mem[a] |  Mem[a] | No Change   #
#--------+--------+------+------+---------+---------+-------------#
# Write  |  Read  |  DA  |  DB  |  QA-1   | Unknown | Mem[a]<=DA  #
#--------+--------+------+------+---------+---------+-------------#
# Read   |  Write |  DA  |  DB  | Unknown |  QB-1   | Mem[a]<=DB  #
#--------+--------+------+------+---------+---------+-------------#
# Write  |  Write |  DA  |  DB  |  QA-1   |  QB-1   | Mem[a]<=    #
#        |        |      |      |         |         |  Unknown**  #
#========+========+======+======+=========+=========+=============#


B. Dual port Contention Issue ( Port A address not equal to port B address )
==========================================================================

Following table shows the dual port memory behavior when the address
of port A is not equal to the address of port B -- irrespective of CLKA
is within Tcsep(CLKB) or not.



#========+========+======+======+=========+=========+=============#
# Port A | Port B |  DA  |  DB  |   QA    |   QB    | Memory State#
#========+========+======+======+=========+=========+=============#
# Read   |  Read  |  DA  |  DB  |  Mem[a] |  Mem[b] | No Change   #
#--------+--------+------+------+---------+---------+-------------#
# Write  |  Read  |  DA  |  DB  |  QA-1   |  Mem[b] | Mem[a]<=DA  #
#--------+--------+------+------+---------+---------+-------------#
# Read   |  Write |  DA  |  DB  | Mem[a]  |  QB-1   | Mem[b]<=DB  #
#--------+--------+------+------+---------+---------+-------------#
# Write  |  Write |  DA  |  DB  |  QA-1   |  QB-1   | Mem[a]<=DA  #
#        |        |      |      |         |         | Mem[b]<=DB  #
#========+========+======+======+=========+=========+=============#

Note:

      1.DA        = Pin DA, DB = Pin DB.
      2.QA        = Pin QA, QB = Pin QB.
      3.Unknown** = (((DA xor DB) & X) xor DA).
  For bits where DA = DB, data will be written to memory and where DA != DB corresponding bits in memory are corrupted

RM3 Pin Logic Truth Table
========================

#==================+=======#
# Mode             |RM3    #
#==================+=======#
# Functional       |0*     #
#------------------+-------#
# Light Sleep (LS) |0/1    #
#==================+=======#



Note: In the above table RM3 should be set to zero in Functional mode.

Hazard Information :

Read/Write:

Mode            ME              WE              ADR             DI              Memory  Q
read            High            -               -               -               NC      Valid
write           High            -               -               -               Data-In Valid
read            High            -               -               Violation       NC      Valid
write           High            -               -               Violation       CCL     Valid
read            High            -               Violation       -               CEM     X
write           High            -               Violation       -               CEM     Valid
read            High            -               Violation       Violation       CEM     X
write           High            -               Violation       Violation       CEM     Valid
read/write      High            Violation       -               -               CCL     X
read/write      High            Violation       -               Violation       CCL     X
read/write      High            Violation       Violation       -               CEM     X
read/write      High            Violation       Violation       Violation       CEM     X
read            Violation       -               -               -               CEM     X
write           Violation       -               -               -               CEM     Valid
read/write      Low              -               -               -               NC      Valid

Clock violations:


Mode            Violation              ME          Memory  Q
read/write      Clock Cycle Width      Low/High    CEM     X
read/write      Clock High Pulse Width Low/High    CEM     X
read/write      Clock Low Pulse Width  Low/High    CEM     X


Note:
     ME   - Pin ME
     WE   - Pin WE
     DI   - Pin D
     ADR  - Pin ADR
     Q    - Pin Q
     NC   - No Change
     CCL  - Corrupt Current Location
     CEM  - Corrupt Entire Memory
     WE is High during Write Mode.
     WE is Low  during Read Mode.




 
Operating Conditions
====================

#===================+==============+============+================#
# PVT corner        |Process       |Voltage(v)  |Temperature(C)  #
#===================+==============+============+================#
# ffgs_ccb0p88vn40c |FFGS_CCB      |0.88        |-40             #
#-------------------+--------------+------------+----------------#
# tt0p8v25c         |TT            |0.8         |25              #
#-------------------+--------------+------------+----------------#
# ssgs_ccw0p72v125c |SSGS_CCW      |0.72        |125             #
#-------------------+--------------+------------+----------------#
# ssgs_ccw0p72vn40c |SSGS_CCW      |0.72        |-40             #
#-------------------+--------------+------------+----------------#
# ffgs_ccb0p88v125c |FFGS_CCB      |0.88        |125             #
#-------------------+--------------+------------+----------------#
# tt0p8v85c         |TT            |0.8         |85              #
#-------------------+--------------+------------+----------------#
# ssgs_ccw0p72v0c   |SSGS_CCW      |0.72        |0               #
#-------------------+--------------+------------+----------------#
# ffgs_ccb0p88v0c   |FFGS_CCB      |0.88        |0               #
#-------------------+--------------+------------+----------------#
# tt0p9v25c         |TT            |0.9         |25              #
#-------------------+--------------+------------+----------------#
# tt0p9v85c         |TT            |0.9         |85              #
#-------------------+--------------+------------+----------------#
# ssgs_ccw0p81v125c |SSGS_CCW      |0.81        |125             #
#-------------------+--------------+------------+----------------#
# ssgs_ccw0p81vn40c |SSGS_CCW      |0.81        |-40             #
#-------------------+--------------+------------+----------------#
# ssgs_ccw0p81v0c   |SSGS_CCW      |0.81        |0               #
#-------------------+--------------+------------+----------------#
# ffgs_ccb0p99vn40c |FFGS_CCB      |0.99        |-40             #
#-------------------+--------------+------------+----------------#
# ffgs_ccb0p99v125c |FFGS_CCB      |0.99        |125             #
#-------------------+--------------+------------+----------------#
# ffgs_ccb0p99v0c   |FFGS_CCB      |0.99        |0               #
#-------------------+--------------+------------+----------------#
# ffgs0p88v125c     |FFGS          |0.88        |125             #
#-------------------+--------------+------------+----------------#
# ffgs0p99v125c     |FFGS          |0.99        |125             #
#===================+==============+============+================#

 
Timing Characterization
===================

Timing tables are based on 7 input slew rates and 7 output
loads. Path delays are modeled with 7x7 tables, based upon
7 output  loads and 7 input slew rates . Setup and Hold
timing is modeled with 7x7 tables, based upon 7 clock slew
rates and 7 signal slew rates.Slew rates are measured from
30.0% to 70.0%, extrapolated to 10% to 90% of the power supply.
All timing is measured from a logic  threshold  at 50% of the
power supply.  Timing is evaluated at three timing conditions
to produce three timing libraries with worst, typical and best
case timing.

Look Up Table (7x7)
===================

#==========================+======+======+======+======+======+======+======#
#       Index              |   1  |   2  |   3  |   4  |   5  |   6  |   7  #
#==========================+======+======+======+======+======+======+======#
# Input Slope (ns)         | 0.004| 0.050| 0.100| 0.200| 0.500| 0.750| 1.000#
#--------------------------+------+------+------+------+------+------+------#
#   Output Load(pF)        | 0.001| 0.020| 0.050| 0.100| 0.250| 0.300| 0.350#
#==========================+======+======+======+======+======+======+======#

 
Read and Write Cycle Timings
============================

#==============================+============+=========+==================+==========+==================+==================+==================+==========+================+================+==========+==========+==================+==================+================+==================+==================+================+==============+==============#
# Description                  |Symbol      |Condition| ffgs_ccb0p88vn40c| tt0p8v25c| ssgs_ccw0p72v125c| ssgs_ccw0p72vn40c| ffgs_ccb0p88v125c| tt0p8v85c| ssgs_ccw0p72v0c| ffgs_ccb0p88v0c| tt0p9v25c| tt0p9v85c| ssgs_ccw0p81v125c| ssgs_ccw0p81vn40c| ssgs_ccw0p81v0c| ffgs_ccb0p99vn40c| ffgs_ccb0p99v125c| ffgs_ccb0p99v0c| ffgs0p88v125c| ffgs0p99v125c#
#==============================+============+=========+==================+==========+==================+==================+==================+==========+================+================+==========+==========+==================+==================+================+==================+==================+================+==============+==============#
# CLK Low Cycle Width(TEST1=0) |Tcl         |   Min.  |0.155             |0.180     |0.234             |0.237             |0.169             |0.182     |0.240           |0.159           |0.156     |0.161     |0.196             |0.192             |0.190           |0.140             |0.158             |0.144           |0.154         |0.142         # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# CLK Low Cycle Width(TEST1=1) |Tcltest1    |   Min.  |0.220             |0.262     |0.332             |0.330             |0.251             |0.268     |0.333           |0.229           |0.238     |0.248     |0.295             |0.275             |0.283           |0.205             |0.241             |0.216           |0.254         |0.239         # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# CLK High Cycle Width(TEST1=0)|Tch         |   Min.  |0.067             |0.087     |0.116             |0.122             |0.072             |0.088     |0.121           |0.069           |0.075     |0.076     |0.100             |0.098             |0.099           |0.060             |0.065             |0.062           |0.074         |0.068         # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# CLK High Cycle Width(TEST1=1)|Tchtest1    |   Min.  |0.488             |0.611     |0.815             |0.839             |0.549             |0.620     |0.843           |0.501           |0.538     |0.570     |0.690             |0.666             |0.676           |0.439             |0.545             |0.459           |0.557         |0.512         # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# CLK Cycle Time(RME=0)        |Tcc         |   Min.  |0.561             |0.672     |0.916             |0.905             |0.672             |0.696     |0.917           |0.592           |0.590     |0.619     |0.776             |0.723             |0.732           |0.526             |0.653             |0.550           |0.701         |0.655         # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# RSCRST High Cycle Width      |Trrst       |   Min.  |0.092             |0.122     |0.169             |0.178             |0.101             |0.124     |0.176           |0.095           |0.105     |0.108     |0.141             |0.140             |0.141           |0.082             |0.093             |0.085           |0.107         |0.098         # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# RSCLK Low Cycle Width        |Trclkl      |   Min.  |0.382             |0.499     |0.683             |0.736             |0.403             |0.500     |0.722           |0.388           |0.424     |0.432     |0.564             |0.572             |0.571           |0.335             |0.365             |0.343           |0.420         |0.381         # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# RSCLK High Cycle Width       |Trclkh      |   Min.  |0.153             |0.200     |0.273             |0.294             |0.161             |0.200     |0.289           |0.155           |0.170     |0.173     |0.226             |0.229             |0.229           |0.134             |0.146             |0.137           |0.168         |0.152         # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# RSCLK Cycle Time             |Trclkc      |   Min.  |0.534             |0.699     |0.957             |1.030             |0.564             |0.700     |1.011           |0.543           |0.594     |0.605     |0.790             |0.801             |0.800           |0.469             |0.512             |0.480           |0.587         |0.533         # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# CLK to Q Delay(RME=0;TEST1=0)|Tcq         |   Max.  |0.431             |0.539     |0.719             |0.740             |0.485             |0.548     |0.744           |0.442           |0.466     |0.484     |0.609             |0.588             |0.597           |0.388             |0.450             |0.405           |0.491         |0.452         # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# Q hold time after            |Tcqtest1x   |   Min.  |0.176             |0.210     |0.266             |0.264             |0.201             |0.215     |0.266           |0.183           |0.190     |0.198     |0.236             |0.220             |0.226           |0.164             |0.193             |0.173           |0.203         |0.191         #
# CLK rises (TEST1=1)          |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# Q hold time after            |Tcqx        |   Min.  |0.342             |0.426     |0.570             |0.585             |0.387             |0.435     |0.586           |0.352           |0.370     |0.384     |0.483             |0.467             |0.472           |0.309             |0.354             |0.321           |0.387         |0.355         #
# CLK rises (RME=0;TEST1=0)    |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# CLK to Q Delay(TEST1=1)      |Tcqtest1    |   Max.  |0.220             |0.262     |0.332             |0.330             |0.251             |0.268     |0.333           |0.229           |0.238     |0.248     |0.295             |0.275             |0.283           |0.205             |0.241             |0.216           |0.254         |0.239         # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# LS active to memory          |Tlsi        |   Max.  |0.685             |0.856     |1.157             |1.157             |0.814             |0.888     |1.144           |0.715           |0.749     |0.782     |0.967             |0.888             |0.913           |0.623             |0.797             |0.655           |0.789         |0.722         #
# low-leakage state            |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# RSCLK to RSCOUT Delay        |Trclkrout   |   Max.  |0.149             |0.196     |0.267             |0.289             |0.158             |0.196     |0.283           |0.152           |0.166     |0.169     |0.221             |0.224             |0.224           |0.131             |0.143             |0.134           |0.164         |0.149         # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# ADR  setup time              |Tac         |   Min.  |0.037             |0.052     |0.071             |0.075             |0.038             |0.051     |0.076           |0.037           |0.042     |0.042     |0.056             |0.056             |0.058           |0.030             |0.032             |0.030           |0.040         |0.035         #
# before CLK rises             |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# ADR hold time                |Tcax        |   Min.  |0.094             |0.102     |0.129             |0.131             |0.104             |0.109     |0.130           |0.097           |0.093     |0.097     |0.113             |0.107             |0.109           |0.087             |0.096             |0.090           |0.099         |0.094         #
# after CLK rises              |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# D  setup time                |Tdc         |   Min.  |0.036             |0.061     |0.090             |0.107             |0.037             |0.060     |0.104           |0.036           |0.046     |0.047     |0.070             |0.074             |0.075           |0.027             |0.030             |0.027           |0.046         |0.039         #
# before CLK rises             |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# D hold time                  |Tcdx        |   Min.  |0.150             |0.173     |0.225             |0.194             |0.192             |0.185     |0.200           |0.159           |0.165     |0.179     |0.206             |0.170             |0.180           |0.143             |0.187             |0.155           |0.196         |0.191         #
# after CLK rises              |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# WE  setup time               |Twc         |   Min.  |0.044             |0.045     |0.055             |0.055             |0.049             |0.045     |0.056           |0.046           |0.040     |0.040     |0.046             |0.044             |0.045           |0.040             |0.047             |0.042           |0.041         |0.038         #
# before CLK rises             |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# WE hold time                 |Tcwx        |   Min.  |0.094             |0.102     |0.129             |0.131             |0.104             |0.109     |0.130           |0.097           |0.093     |0.097     |0.113             |0.107             |0.109           |0.087             |0.096             |0.090           |0.099         |0.094         #
# after CLK rises              |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# ME  setup time               |Tmc         |   Min.  |0.034             |0.039     |0.052             |0.051             |0.037             |0.041     |0.052           |0.035           |0.034     |0.035     |0.043             |0.041             |0.042           |0.030             |0.034             |0.032           |0.035         |0.031         #
# before CLK rises             |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# ME hold time                 |Tcmx        |   Min.  |0.035             |0.047     |0.067             |0.070             |0.039             |0.051     |0.068           |0.037           |0.041     |0.042     |0.058             |0.057             |0.057           |0.030             |0.035             |0.032           |0.042         |0.037         #
# after CLK rises              |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# RSCIN  setup time            |Trinc       |   Min.  |0.066             |0.087     |0.118             |0.125             |0.070             |0.087     |0.123           |0.067           |0.074     |0.076     |0.099             |0.098             |0.099           |0.058             |0.064             |0.060           |0.075         |0.069         #
# before RSCLK rises           |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# RSCIN hold time              |Tcrinx      |   Min.  |0.061             |0.074     |0.098             |0.100             |0.066             |0.076     |0.100           |0.062           |0.064     |0.066     |0.082             |0.079             |0.081           |0.054             |0.061             |0.056           |0.066         |0.061         #
# after RSCLK rises            |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# RSCEN  setup time            |Trenc       |   Min.  |0.066             |0.087     |0.118             |0.125             |0.070             |0.087     |0.123           |0.067           |0.074     |0.076     |0.099             |0.098             |0.099           |0.058             |0.064             |0.060           |0.075         |0.069         #
# before RSCLK rises           |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# RSCEN hold time              |Tcrenx      |   Min.  |0.061             |0.074     |0.098             |0.100             |0.066             |0.076     |0.100           |0.062           |0.064     |0.066     |0.082             |0.079             |0.081           |0.054             |0.061             |0.056           |0.066         |0.061         #
# after RSCLK rises            |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# FISO  setup time             |Trenc       |   Min.  |0.066             |0.087     |0.118             |0.125             |0.070             |0.087     |0.123           |0.067           |0.074     |0.076     |0.099             |0.098             |0.099           |0.058             |0.064             |0.060           |0.075         |0.069         #
# before RSCLK rises           |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# FISO hold time               |Tcrenx      |   Min.  |0.061             |0.074     |0.098             |0.100             |0.066             |0.076     |0.100           |0.062           |0.064     |0.066     |0.082             |0.079             |0.081           |0.054             |0.061             |0.056           |0.066         |0.061         #
# after RSCLK rises            |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# TEST1  setup time            |TT1C        |   Min.  |0.044             |0.061     |0.090             |0.107             |0.050             |0.060     |0.104           |0.046           |0.046     |0.047     |0.070             |0.074             |0.075           |0.040             |0.047             |0.042           |0.047         |0.045         #
# before CLK rises             |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# TEST1 hold time              |TCT1X       |   Min.  |0.544             |0.653     |0.890             |0.879             |0.654             |0.676     |0.890           |0.575           |0.573     |0.601     |0.754             |0.702             |0.711           |0.510             |0.636             |0.534           |0.683         |0.639         #
# after CLK falls              |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# TEST_RNM  setup time         |Ttrnmc      |   Min.  |0.044             |0.061     |0.090             |0.107             |0.050             |0.060     |0.104           |0.046           |0.046     |0.047     |0.070             |0.074             |0.075           |0.040             |0.047             |0.042           |0.047         |0.045         #
# before CLK rises             |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# TEST_RNM hold time           |Tctrnmx     |   Min.  |0.561             |0.672     |0.916             |0.905             |0.672             |0.696     |0.917           |0.592           |0.590     |0.619     |0.776             |0.723             |0.732           |0.526             |0.653             |0.550           |0.701         |0.655         #
# after CLK rises              |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# RME  setup time              |Trmec       |   Min.  |0.106             |0.142     |0.200             |0.228             |0.109             |0.140     |0.217           |0.105           |0.115     |0.117     |0.158             |0.167             |0.165           |0.088             |0.098             |0.090           |0.116         |0.103         #
# before CLK rises             |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# RME hold time                |Tcrmex      |   Min.  |0.047             |0.041     |0.047             |0.040             |0.057             |0.045     |0.039           |0.049           |0.040     |0.044     |0.042             |0.038             |0.040           |0.047             |0.055             |0.049           |0.050         |0.050         #
# after CLK rises              |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# RM[1:0]  setup time          |Trmc        |   Min.  |0.106             |0.142     |0.200             |0.228             |0.109             |0.140     |0.217           |0.105           |0.115     |0.117     |0.158             |0.167             |0.165           |0.088             |0.098             |0.090           |0.116         |0.103         #
# before CLK rises             |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# RM[2]  setup time            |Trm2c       |   Min.  |0.062             |0.086     |0.118             |0.133             |0.064             |0.085     |0.131           |0.063           |0.070     |0.071     |0.095             |0.100             |0.099           |0.053             |0.058             |0.053           |0.067         |0.060         #
# before CLK rises             |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# RM[3]  setup time            |Trm3c       |   Min.  |0.068             |0.079     |0.103             |0.102             |0.074             |0.081     |0.104           |0.069           |0.069     |0.069     |0.086             |0.082             |0.083           |0.061             |0.068             |0.064           |0.069         |0.063         #
# before CLK rises             |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# RM[1:0] hold time            |Tcrmx       |   Min.  |0.047             |0.041     |0.047             |0.040             |0.057             |0.045     |0.039           |0.049           |0.040     |0.044     |0.042             |0.038             |0.040           |0.047             |0.055             |0.049           |0.050         |0.050         #
# after CLK rises              |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# RM[2] hold time              |Tcrm2x      |   Min.  |0.026             |0.015     |0.007             |-0.001            |0.036             |0.018     |0.000           |0.029           |0.019     |0.021     |0.011             |0.007             |0.011           |0.030             |0.037             |0.033           |0.028         |0.031         #
# after CLK rises              |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# RM[3] hold time              |Tcrm3x      |   Min.  |0.561             |0.672     |0.916             |0.905             |0.672             |0.696     |0.917           |0.592           |0.590     |0.619     |0.776             |0.723             |0.732           |0.526             |0.653             |0.550           |0.701         |0.655         #
# after CLK rises              |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# LS rise setup time           |Trlsc       |   Min.  |-0.013            |-0.018    |-0.025            |-0.026            |-0.013            |-0.017    |-0.026          |-0.013          |-0.014    |-0.016    |-0.022            |-0.021            |-0.022          |-0.011            |-0.012            |-0.011          |-0.015        |-0.014        #
# before CLK rises             |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# LS fall setup time           |Tflsc       |   Min.  |0.185             |0.255     |0.339             |0.352             |0.205             |0.254     |0.354           |0.191           |0.212     |0.219     |0.296             |0.280             |0.290           |0.159             |0.182             |0.165           |0.225         |0.203         #
# before CLK rises             |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# LS hold time                 |Tlsx        |   Min.  |0.067             |0.087     |0.116             |0.122             |0.072             |0.088     |0.121           |0.069           |0.075     |0.076     |0.100             |0.098             |0.099           |0.060             |0.065             |0.062           |0.074         |0.068         #
# after CLK rises              |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# BC1  setup time              |Tbc1c       |   Min.  |-0.013            |-0.018    |-0.025            |-0.026            |-0.013            |-0.017    |-0.026          |-0.013          |-0.014    |-0.016    |-0.022            |-0.021            |-0.022          |-0.011            |-0.012            |-0.011          |-0.015        |-0.014        #
# before CLK rises             |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# BC2  setup time              |Tbc2c       |   Min.  |-0.013            |-0.018    |-0.025            |-0.026            |-0.013            |-0.017    |-0.026          |-0.013          |-0.014    |-0.016    |-0.022            |-0.021            |-0.022          |-0.011            |-0.012            |-0.011          |-0.015        |-0.014        #
# before CLK rises             |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# Posedge CLKA recovery        |Tcsep       |   Min.  |0.561             |0.672     |0.916             |0.905             |0.672             |0.696     |0.917           |0.592           |0.590     |0.619     |0.776             |0.723             |0.732           |0.526             |0.653             |0.550           |0.701         |0.655         #
# w.r.t Posedge CLKB           |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# Negedge RSCEN recovery       |Trenclkrec  |   Min.  |3.844             |5.121     |7.086             |7.610             |4.142             |5.124     |7.524           |3.881           |4.332     |4.391     |5.882             |5.950             |5.938           |3.342             |3.910             |3.461           |4.217         |3.948         #
# w.r.t Posedge CLKA           |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# Negedge RSCEN recovery       |Trenclkrec  |   Min.  |3.844             |5.121     |7.086             |7.610             |4.142             |5.124     |7.524           |3.881           |4.332     |4.391     |5.882             |5.950             |5.938           |3.342             |3.910             |3.461           |4.217         |3.948         #
# w.r.t Posedge CLKB           |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# Negedge RSCRST recovery      |Trrstrclkrec|   Min.  |3.626             |4.880     |6.792             |7.330             |3.890             |4.874     |7.239           |3.655           |4.110     |4.158     |5.619             |5.710             |5.693           |3.136             |3.667             |3.246           |3.979         |3.719         #
# w.r.t Posedge RSCLK          |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# Negedge RSCRST recovery      |Trrstclkrec |   Min.  |3.683             |4.951     |6.890             |7.442             |3.948             |4.944     |7.346           |3.712           |4.171     |4.218     |5.698             |5.794             |5.776           |3.186             |3.719             |3.297           |4.037         |3.771         #
# w.r.t Posedge CLKA           |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# Negedge RSCRST recovery      |Trrstclkrec |   Min.  |3.683             |4.951     |6.890             |7.442             |3.948             |4.944     |7.346           |3.712           |4.171     |4.218     |5.698             |5.794             |5.776           |3.186             |3.719             |3.297           |4.037         |3.771         #
# w.r.t Posedge CLKB           |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# Posedge RSCLK recovery       |Trclkclkrec |   Min.  |3.844             |5.121     |7.086             |7.610             |4.142             |5.124     |7.524           |3.881           |4.332     |4.391     |5.882             |5.950             |5.938           |3.342             |3.910             |3.461           |4.217         |3.948         #
# w.r.t Posedge CLKA           |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# Posedge RSCLK recovery       |Trclkclkrec |   Min.  |3.844             |5.121     |7.086             |7.610             |4.142             |5.124     |7.524           |3.881           |4.332     |4.391     |5.882             |5.950             |5.938           |3.342             |3.910             |3.461           |4.217         |3.948         #
# w.r.t Posedge CLKB           |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
# Posedge CLKB recovery        |Tcsep       |   Min.  |0.561             |0.672     |0.916             |0.905             |0.672             |0.696     |0.917           |0.592           |0.590     |0.619     |0.776             |0.723             |0.732           |0.526             |0.653             |0.550           |0.701         |0.655         #
# w.r.t Posedge CLKA           |            |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              # 
#------------------------------+------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#



Read and Write Cycle Timing based on RME & RM pins
===================================================

#=========================+==================+==============+=========+==================+==========+==================+==================+==================+==========+================+================+==========+==========+==================+==================+================+==================+==================+================+==============+==============#
# Condition               |Description       |Symbol        |Condition| ffgs_ccb0p88vn40c| tt0p8v25c| ssgs_ccw0p72v125c| ssgs_ccw0p72vn40c| ffgs_ccb0p88v125c| tt0p8v85c| ssgs_ccw0p72v0c| ffgs_ccb0p88v0c| tt0p9v25c| tt0p9v85c| ssgs_ccw0p81v125c| ssgs_ccw0p81vn40c| ssgs_ccw0p81v0c| ffgs_ccb0p99vn40c| ffgs_ccb0p99v125c| ffgs_ccb0p99v0c| ffgs0p88v125c| ffgs0p99v125c#
#=========================+==================+==============+=========+==================+==========+==================+==================+==================+==========+================+================+==========+==========+==================+==================+================+==================+==================+================+==============+==============#
# RME = 1, RM[3:0] = 01XX |CLK Cycle Time    |Tccfaster     |Min.     |0.504             |0.655     |0.895             |0.887             |0.613             |0.680     |0.889           |0.525           |0.565     |0.603     |0.760             |0.707             |0.717           |0.461             |0.577             |0.484           |0.687         |0.638         #
#                         |------------------+--------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
#                         |CLK to Q Delay    |Tcqfaster     |Max.     |0.418             |0.523     |0.698             |0.718             |0.470             |0.531     |0.722           |0.429           |0.452     |0.470     |0.591             |0.571             |0.579           |0.376             |0.436             |0.393           |0.477         |0.439         #
#                         |------------------+--------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
#                         |Q hold time after |Tcqfasterx    |Min.     |0.332             |0.413     |0.553             |0.568             |0.375             |0.422     |0.569           |0.342           |0.359     |0.373     |0.469             |0.453             |0.457           |0.300             |0.343             |0.312           |0.375         |0.344         #
#                         |CLK rises         |              |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              #
#=========================+==================+==============+=========+==================+==========+==================+==================+==================+==========+================+================+==========+==========+==================+==================+================+==================+==================+================+==============+==============#
# RME = 1, RM[3:0] = 0011 |CLK Cycle Time    |Tccfast       |Min.     |0.510             |0.662     |0.904             |0.896             |0.619             |0.687     |0.898           |0.530           |0.570     |0.610     |0.768             |0.714             |0.725           |0.465             |0.583             |0.489           |0.694         |0.644         #
#                         |------------------+--------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
#                         |CLK to Q Delay    |Tcqfast       |Max.     |0.422             |0.528     |0.705             |0.725             |0.475             |0.537     |0.729           |0.434           |0.457     |0.474     |0.597             |0.576             |0.585           |0.380             |0.441             |0.397           |0.482         |0.443         #
#                         |------------------+--------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
#                         |Q hold time after |Tcqfastx      |Min.     |0.336             |0.417     |0.559             |0.574             |0.379             |0.426     |0.575           |0.345           |0.362     |0.376     |0.474             |0.457             |0.462           |0.303             |0.347             |0.315           |0.379         |0.348         #
#                         |CLK rises         |              |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              #
#=========================+==================+==============+=========+==================+==========+==================+==================+==================+==========+================+================+==========+==========+==================+==================+================+==================+==================+================+==============+==============#
# RME = 1, RM[3:0] = 0010 |CLK Cycle Time    |Tccdef        |Min.     |0.561             |0.672     |0.916             |0.905             |0.672             |0.696     |0.917           |0.592           |0.590     |0.619     |0.776             |0.723             |0.732           |0.526             |0.653             |0.550           |0.701         |0.655         #
#                         |------------------+--------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
#                         |CLK to Q Delay    |Tcqdef        |Max.     |0.431             |0.539     |0.719             |0.740             |0.485             |0.548     |0.744           |0.442           |0.466     |0.484     |0.609             |0.588             |0.597           |0.388             |0.450             |0.405           |0.491         |0.452         #
#                         |------------------+--------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
#                         |Q hold time after |Tcqdefx       |Min.     |0.342             |0.426     |0.570             |0.585             |0.387             |0.435     |0.586           |0.352           |0.370     |0.384     |0.483             |0.467             |0.472           |0.309             |0.354             |0.321           |0.387         |0.355         #
#                         |CLK rises         |              |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              #
#=========================+==================+==============+=========+==================+==========+==================+==================+==================+==========+================+================+==========+==========+==================+==================+================+==================+==================+================+==============+==============#
# RME = 1, RM[3:0] = 0001 |CLK Cycle Time    |Tccslow       |Min.     |0.667             |0.819     |1.096             |1.110             |0.807             |0.850     |1.101           |0.700           |0.712     |0.750     |0.939             |0.856             |0.883           |0.611             |0.774             |0.651           |0.767         |0.715         #
#                         |------------------+--------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
#                         |CLK to Q Delay    |Tcqslow       |Max.     |0.444             |0.555     |0.741             |0.762             |0.499             |0.564     |0.767           |0.456           |0.490     |0.518     |0.627             |0.606             |0.615           |0.399             |0.495             |0.417           |0.506         |0.466         #
#                         |------------------+--------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
#                         |Q hold time after |Tcqslowx      |Min.     |0.355             |0.444     |0.593             |0.610             |0.399             |0.451     |0.613           |0.365           |0.384     |0.399     |0.502             |0.485             |0.492           |0.319             |0.365             |0.332           |0.405         |0.368         #
#                         |CLK rises         |              |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              #
#=========================+==================+==============+=========+==================+==========+==================+==================+==================+==========+================+================+==========+==========+==================+==================+================+==================+==================+================+==============+==============#
# RME = 1, RM[3:0] = 0000 |CLK Cycle Time    |Tccvddmin     |Min.     |0.863             |1.087     |1.481             |1.496             |1.060             |1.128     |1.471           |0.906           |0.946     |0.992     |1.238             |1.140             |1.173           |0.797             |0.995             |0.844           |1.045         |0.955         #
#                         |------------------+--------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
#                         |CLK to Q Delay    |Tcqvddmin     |Max.     |0.777             |0.870     |1.210             |1.241             |0.858             |0.889     |1.237           |0.777           |0.742     |0.784     |1.046             |0.954             |0.962           |0.595             |0.708             |0.623           |0.880         |0.721         #
#                         |------------------+--------------+---------+------------------+----------+------------------+------------------+------------------+----------+----------------+----------------+----------+----------+------------------+------------------+----------------+------------------+------------------+----------------+--------------+--------------#
#                         |Q hold time after |Tcqvddminx    |Min.     |0.582             |0.692     |0.963             |0.983             |0.673             |0.705     |0.973           |0.582           |0.588     |0.623     |0.808             |0.744             |0.764           |0.474             |0.564             |0.496           |0.656         |0.574         #
#                         |CLK rises         |              |         |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              #
#=========================+==================+==============+=========+==================+==========+==================+==================+==================+==========+================+================+==========+==========+==================+==================+================+==================+==================+================+==============+==============#


Note:
Similar Timing parameters exist for port B , based on RMEB & RMB pins



Note:

1.   The data in the above table are specified with no additional load
     on the output pin. To obtain Tcq timing under a specified load (CL)
     use the following equation:

     Tcq with load = Tcq + (Ktd * CL)


 Here, value of Ktd is as per the table below.

#=========================+======+==================+==========+==================+==================+==================+==========+================+================+==========+==========+==================+==================+================+==================+==================+================+==============+==============#
# Description             |Symbol| ffgs_ccb0p88vn40c| tt0p8v25c| ssgs_ccw0p72v125c| ssgs_ccw0p72vn40c| ffgs_ccb0p88v125c| tt0p8v85c| ssgs_ccw0p72v0c| ffgs_ccb0p88v0c| tt0p9v25c| tt0p9v85c| ssgs_ccw0p81v125c| ssgs_ccw0p81vn40c| ssgs_ccw0p81v0c| ffgs_ccb0p99vn40c| ffgs_ccb0p99v125c| ffgs_ccb0p99v0c| ffgs0p88v125c| ffgs0p99v125c#
#=========================+======+==================+==========+==================+==================+==================+==========+================+================+==========+==========+==================+==================+================+==================+==================+================+==============+==============#
# Slope ns/pf in the      | Ktd  |0.924             |1.131     |1.414             |1.452             |0.993             |1.143     |1.451           |0.944           |0.981     |1.006     |1.210             |1.173             |1.189           |0.820             |0.906             |0.843           |0.993         |0.906         #
# extrinsic delay         |      |                  |          |                  |                  |                  |          |                |                |          |          |                  |                  |                |                  |                  |                |              |              #
#=========================+======+==================+==========+==================+==================+==================+==========+================+================+==========+==========+==================+==================+================+==================+==================+================+==============+==============#



2.  Memory Enable setup time and Address setup time in the above
    table have a minimum value regardless of PVT condition.

3.   Tcq in the above table is CLK to Q Delay in Functional
    mode.

4.  The timing in the above table are with TEST1=L.

5.  The timing numbers in above table are in nanoseconds

6.  There is a removal check corresponding to each recovery check in above 
    table with same timing Symbol.


Read Cycle Timing Waveform
========================

                 |<------------- Tcc  ------------->|
                 |                                  |
    ____________ |<---- Tcl  -->  | _______________ |
 CLKA           \|                |/               \|
                 \_______________/|<--- Tch  ------>|\_____________
                      |           |                 | 
                      |<- Tac   ->|                 |
     ________________ | __________|_________   _____________________ 
 ADRA                \|/          |         \|/
     ________________/|\__________|_________/|\_____________________ 
                                  |          | 
                                  |<- Tcax ->|
        |              |          |               | 
     ___|_____________ |<- Twc  ->|<- Tcwx ->| ___|_______________
 WEA    |             \|          |          |/   |
        |              |\_________|_________/|    | 
        | 
        | 
        |<-------- Tmc ---------->|
        | ________________________|______________ |                    
 MEA    |/                        |              \|                   
     __/|                         |<---- Tcmx --->|\__________________
                                  |<-- Tcq -->|   |                    
                |                 |<->|       |   |                    
                |                Tcqx |       |   |                    
           _____|_____________________|_______|_______________________ 
          / / / /                     |\ / \ \|/                      
 QA  ----x-x-x-x DATA VALID Q(i-1)      x-x-x-x DATA VALID Qi   
          \_\_\_\______________________/_\_/_/|\______________________ 
                | 
 

================================================================


Write Cycle Timing Waveform
==========================

                 |<------------ Tcc  -------------->|
                 |                                  | 
    ____________ |<---- Tcl  ---->| _______________ |
 CLKA           \|                |/               \|
                 \_______________/|                 |\_____________ 
                      |           |                 | 
                      |<- Tac   ->|<----- Tch  ---->|
    _________________ | __________|_________   _____________________ 
 ADRA                \|/          |         \|/
    _________________/|\__________|_________/|\_____________________ 
                                  |          | 
                                  |<- Tcax ->|
                                  | 
                         _________|_________ 
 WEA                   |/         |         \|
    __________________/|<- Twc  ->|<- Tcwx ->|\____________________
                                  | 
                        |<-Tdc  ->|<---->|Tcdx 
    ____________|_______|_________|______|___________________________ 
                |\ / \ \|/        |      \ \ \ \ 
 DA  -------------x-x-x-x DATA VALID      x-x-x-x---------
    _____________/_\_/_/|\________|______/_/_/_/_____________________ 
           _______________________|__________________________________ 
          / / / /                                                      
 QA  ----------- DATA VALID Q(i-1)      
          \_\_\_\_________________|__________________________________  
                                  |                          
                                  | 
                |<---- Tmc  ----->|
                | ________________|______________ |            |     | 
 MEA            |/                |              \|            |     |
    ____________/                 |<----Tcmx ---->|\_________________|
 
 


Dual Port Contention Waveforms:

Write-Read Cycle Timing Waveform with no contention (ADRA=ADRB)
===============================================================
 CLKA and CLKB are separated by more than or equal to Tcsep
                             _____________                 ________
 CLKA                      |/             \               /
                 _________/|               \_____________/
                           |
                         ->| T >= Tcsep|<-
                           |           |
              _________                | _____________
 CLKB                  \               |/             \
                        \_____________/|               \___________

 ADRA         
          ____   __________|_______   ___________________
              \|/ADR VALID |       \|/
          ____/|\__________|_______/|\___________________
                           |
 MEA/WEA
             ______________|___________
            /              |           \
        ___/               |            \_____________

          __________________   ________|_______   _________________
 ADRB                       \|/ADR VALID       \|/
          __________________/|\________|_______/|\_________________
                                       |
 MEB                    
                         ______________|___________
                        /              |           \
          _____________/               |            \_____________
 WEB                    
           _____________               |            _____________
                        \              |           /
                         \_____________|__________/
                                       |
                                       |<--Tcq-->|
                                   Tcqx|<->|     |
               _ _ ____________________|___|_____|________________
              / / /                    |   \ / \ /
 QB           x-x-x DATA VALID QB(i-1) |    x   x DATA VALID QBi
              \_\_\____________________|___/_\_/_\________________


Write-Read Cycle Timing Waveform with contention (ADRA=ADRB)
============================================================
 CLKA and CLKB are separated by less than Tcsep
                             _____________                 ________
 CLKA                      |/             \               /
                 _________/|               \_____________/
                           |
                         ->| T < Tcsep |<-
                           |           |
              _________                | _____________
 CLKB                  \               |/             \
                        \_____________/|               \___________

 ADRA         
          ____   __________|_______   ___________________
              \|/ADR VALID |       \|/
          ____/|\__________|_______/|\___________________
                           |
 MEA/WEA
             ______________|___________
            /              |           \
        ___/               |            \_____________

          __________________   ________|_______   _________________
 ADRB                       \|/ADR VALID       \|/
          __________________/|\________|_______/|\_________________
                                       |
 MEB                    
                         ______________|___________
                        /              |           \
          _____________/               |            \_____________
 WEB                    
           _____________               |            _____________
                        \              |           /
                         \_____________|__________/
                                       |
                                       |<--Tcq-->|
                                   Tcqx|<->|     |
               _ _ ____________________|___|_____|________________
              / / /                    |   \ / \ /
 QB           x-x-x DATA VALID QB(i-1) |    x   x Unknown Output
              \_\_\____________________|___/_\_/_\________________


Write-Read Cycle Timing Waveform with no contention (ADRA!=ADRB)
================================================================
 CLKA and CLKB may be separated by any timing number "T"
                             _____________                 ________
 CLKA                      |/             \               /
                 _________/|               \_____________/
                           |
                           |<----T---->|
                           |           |
              _________                | _____________
 CLKB                  \               |/             \
                        \_____________/|               \___________

 ADRA         
          ____   __________|_______   ___________________
              \|/ADR_1 VALID       \|/
          ____/|\__________|_______/|\___________________
                           |
 MEA/WEA
             ______________|___________
            /              |           \
        ___/               |            \_____________

          __________________   ________|_______   _________________
 ADRB                       \|/ADR_2 VALID     \|/
          __________________/|\________|_______/|\_________________
                                       |
 MEB                    
                         ______________|___________
                        /              |           \
          _____________/               |            \_____________
 WEB                    
           _____________               |            _____________
                        \              |           /
                         \_____________|__________/
                                       |
                                       |<--Tcq-->|
                                   Tcqx|<->|     |
               _ _ ____________________|___|_____|________________
              / / /                    |   \ / \ /
 QB           x-x-x DATA VALID QB(i-1) |    x   x DATA VALID QBi
              \_\_\____________________|___/_\_/_\________________


Note: The above waveforms of write-read contention will be applicable
      for CLKB to CLKA as shown in the above cases.


Light Sleep Mode Timing Waveform
================================
 CLK                
          |
          | ______        | ______        | ______     
          |/      \       |/      \       |/      \ 
     ____/|        \__***_/        \_____/|        \
          |               |               |            
 LS                 
      | __|__________ |   |               |             
      |/  |          \|   |               |            
   __/|   |           |\__|___|___________|_________
      |<->|           |<->|<->|           |             
      Trlsc    |      Tflsc Tlsx          |             
      |        |                          |             
      |<-Tlsi->|                          |             
 Q                  
   ________________________________________________
  / / / /                    \ /\ / 	     \ \ \ \
 --x-x-x-x  No Change         x-x-x DATA VALID            
  \_\_\_\____________________/_\/_\__________/_/_/_/

Note:
  1. An alternate solution to avoid memory access during wake-up is to set the MEA/MEB pin to 
     inactive state for at least "Tflsc" time interval after the "LS" falling edge.
 



Normal Powerup Redundancy Scan Timing
==================================

                       |<-Trrstclkrec-->|                          
                          Trrstrclkrec        
                       |<-------------->|                           
                                    Trenc                | Tcrenx|Trenclkrec
          |<-Trrst  -->|        |<----->|                |<----->|<---->|
          | __________ |        |       |                |       |      | 
RSCRST    |/          \|        |       |                |       |      |
_________/|            |\_______|_______|________________|_______|______| 
                                |       |                |       |      | 
                                | ______|________________|______ |      | 
RSCEN                           |/      |                |      \|      |
_______________________________/|       |                |       |\_____| 
                                |       |                |       |      | 
                                        | _____          | _____ |      | 
CLK                                     |/     \         |/     \|      |/
_______________________________________/|       \__***__/|       |\____/| 
                                        |                |       | 
                                        | _____          | _____ | 
RSCLK                                   |/     \         |/     \|
_______________________________________/|       \__***__/|       |\______ 
                                        |                | 
                                      __|________________|____ 
RSCIN                               |/  |                |    \|
___________________________________/|   |                |     |\______ 
                                    |   |                |     | 
                                --->|   |<---       ---->|     |<---- 
                                    Trinc                Tcrinx 
 
                                        |  | ________ 
RSCOUT                                  |  |/
________________________________________|_/| 
                                    --->|  |<--- 
                                       Trclkrout 
 
 
FISO     
_________________________________________________________________________ 
 



=====================================================================


============================================


Intrinsic Capacitance Information
==================================
#==============+==============================#
# Power Pin    |   Intrinsic Capacitance(pf)  #
#==============+==============================#
# VDD          |   735.077495                 #
#--------------+------------------------------#
# VDDF         |   0.163610                   #
#==============+==============================#

Note : Intrinsic Capacitance in above table is the sum of nwell capacitance and non-switching capacitance.


Power Dissipation
===================

#=====================+=======================+===================+=======================+=======================+=======================+===================+=====================+=====================+===================+===================+=======================+=======================+=====================+=======================+=======================+=====================+===================+===================#
#  PVT corner         |    ffgs_ccb0p88vn40c  |    tt0p8v25c      |    ssgs_ccw0p72v125c  |    ssgs_ccw0p72vn40c  |    ffgs_ccb0p88v125c  |    tt0p8v85c      |    ssgs_ccw0p72v0c  |    ffgs_ccb0p88v0c  |    tt0p9v25c      |    tt0p9v85c      |    ssgs_ccw0p81v125c  |    ssgs_ccw0p81vn40c  |    ssgs_ccw0p81v0c  |    ffgs_ccb0p99vn40c  |    ffgs_ccb0p99v125c  |    ffgs_ccb0p99v0c  |    ffgs0p88v125c  |    ffgs0p99v125c  #
#=====================+=======================+===================+=======================+=======================+=======================+===================+=====================+=====================+===================+===================+=======================+=======================+=====================+=======================+=======================+=====================+===================+===================#
#  Static Pwr (uW)    |2.532e+00              |1.209e+01          |1.952e+02              |3.438e-01              |1.012e+03              |1.242e+02          |1.404e+00            |1.270e+01            |1.838e+01          |1.692e+02          |2.496e+02              |6.008e-01              |2.130e+00            |1.427e+01              |1.428e+03              |2.664e+01            |1.038e+03          |1.458e+03          #
#---------------------+-----------------------+-------------------+-----------------------+-----------------------+-----------------------+-------------------+---------------------+---------------------+-------------------+-------------------+-----------------------+-----------------------+---------------------+-----------------------+-----------------------+---------------------+-------------------+-------------------#
#  Static Idd (uA)    |2.877e+00              |1.511e+01          |2.712e+02              |4.775e-01              |1.150e+03              |1.553e+02          |1.950e+00            |1.444e+01            |2.042e+01          |1.880e+02          |3.082e+02              |7.417e-01              |2.630e+00            |1.441e+01              |1.442e+03              |2.691e+01            |1.180e+03          |1.473e+03          #
#=====================+=======================+===================+=======================+=======================+=======================+===================+=====================+=====================+===================+===================+=======================+=======================+=====================+=======================+=======================+=====================+===================+===================#
  
   Following equation is used to derive the Static Power.
   Static Power = (static power(normal mode) * amf) + (static power(light sleep mode) * (1-amf))
   where amf = Activity Mode Factor (percentage of memory in a non-sleep state) 
   = 20%  (for power sensitive applications) 
   Please use activity mode factor relevant to your application to calculate static power. 
   Refer to Appendix A at the end of the datasheet for Static Power information in different modes.

Power Dissipation(Reconfiguration register)
===========================================

#=====================+=======================+===================+=======================+=======================+=======================+===================+=====================+=====================+===================+===================+=======================+=======================+=====================+=======================+=======================+=====================+===================+===================#
#  PVT corner         |    ffgs_ccb0p88vn40c  |    tt0p8v25c      |    ssgs_ccw0p72v125c  |    ssgs_ccw0p72vn40c  |    ffgs_ccb0p88v125c  |    tt0p8v85c      |    ssgs_ccw0p72v0c  |    ffgs_ccb0p88v0c  |    tt0p9v25c      |    tt0p9v85c      |    ssgs_ccw0p81v125c  |    ssgs_ccw0p81vn40c  |    ssgs_ccw0p81v0c  |    ffgs_ccb0p99vn40c  |    ffgs_ccb0p99v125c  |    ffgs_ccb0p99v0c  |    ffgs0p88v125c  |    ffgs0p99v125c  #
#=====================+=======================+===================+=======================+=======================+=======================+===================+=====================+=====================+===================+===================+=======================+=======================+=====================+=======================+=======================+=====================+===================+===================#
#  Static Pwr (uW)    |1.064e-01              |9.240e-02          |5.228e-01              |6.739e-02              |2.558e+00              |3.697e-01          |5.745e-02            |1.088e-01            |1.210e-01          |4.651e-01          |6.472e-01              |8.842e-02              |8.134e-02            |1.693e-01              |3.179e+00              |1.824e-01            |2.558e+00          |3.179e+00          #
# (VDDF)              |                       |                   |                       |                       |                       |                   |                     |                     |                   |                   |                       |                       |                     |                       |                       |                     |                   |                   #
#---------------------+-----------------------+-------------------+-----------------------+-----------------------+-----------------------+-------------------+---------------------+---------------------+-------------------+-------------------+-----------------------+-----------------------+---------------------+-----------------------+-----------------------+---------------------+-------------------+-------------------#
#  Static Idd (uA)    |1.209e-01              |1.155e-01          |7.262e-01              |9.360e-02              |2.907e+00              |4.622e-01          |7.979e-02            |1.237e-01            |1.344e-01          |5.168e-01          |7.990e-01              |1.092e-01              |1.004e-01            |1.710e-01              |3.211e+00              |1.842e-01            |2.907e+00          |3.211e+00          #
# (VDDF)              |                       |                   |                       |                       |                       |                   |                     |                     |                   |                   |                       |                       |                     |                       |                       |                     |                   |                   #
#=====================+=======================+===================+=======================+=======================+=======================+===================+=====================+=====================+===================+===================+=======================+=======================+=====================+=======================+=======================+=====================+===================+===================#



Typical Power cycle
===================


#=======================+=======================+===================+=======================+=======================+=======================+===================+=====================+=====================+===================+===================+=======================+=======================+=====================+=======================+=======================+=====================+===================+===================#
# PVT corner            |    ffgs_ccb0p88vn40c  |    tt0p8v25c      |    ssgs_ccw0p72v125c  |    ssgs_ccw0p72vn40c  |    ffgs_ccb0p88v125c  |    tt0p8v85c      |    ssgs_ccw0p72v0c  |    ffgs_ccb0p88v0c  |    tt0p9v25c      |    tt0p9v85c      |    ssgs_ccw0p81v125c  |    ssgs_ccw0p81vn40c  |    ssgs_ccw0p81v0c  |    ffgs_ccb0p99vn40c  |    ffgs_ccb0p99v125c  |    ffgs_ccb0p99v0c  |    ffgs0p88v125c  |    ffgs0p99v125c  #
#-----------------------+-----------------------+-------------------+-----------------------+-----------------------+-----------------------+-------------------+---------------------+---------------------+-------------------+-------------------+-----------------------+-----------------------+---------------------+-----------------------+-----------------------+---------------------+-------------------+-------------------#
# Description           |  RD       |  WR       |  RD     |  WR     |  RD       |  WR       |  RD       |  WR       |  RD       |  WR       |  RD     |  WR     |  RD      |  WR      |  RD      |  WR      |  RD     |  WR     |  RD     |  WR     |  RD       |  WR       |  RD       |  WR       |  RD      |  WR      |  RD       |  WR       |  RD       |  WR       |  RD      |  WR      |  RD     |  WR     |  RD     |  WR     #
#=======================+=======================+===================+=======================+=======================+=======================+===================+=====================+=====================+===================+===================+=======================+=======================+=====================+=======================+=======================+=====================+===================+===================#
# Power per frequency   |5.860e+00  |1.503e+01  |4.785e+00|1.220e+01|3.725e+00  |9.463e+00  |3.725e+00  |9.463e+00  |5.860e+00  |1.503e+01  |4.785e+00|1.220e+01|3.725e+00 |9.463e+00 |5.860e+00 |1.503e+01 |6.599e+00|1.691e+01|6.599e+00|1.691e+01|4.800e+00  |1.230e+01  |4.800e+00  |1.230e+01  |4.800e+00 |1.230e+01 |7.766e+00  |1.993e+01  |7.766e+00  |1.993e+01  |7.766e+00 |1.993e+01 |5.860e+00|1.503e+01|7.766e+00|1.993e+01#
# (uW/MHz) per port     |           |           |         |         |           |           |           |           |           |           |         |         |          |          |          |          |         |         |         |         |           |           |           |           |          |          |           |           |           |           |          |          |         |         |         |         #
#-----------------------+-----------------------+-------------------+-----------------------+-----------------------+-----------------------+-------------------+---------------------+---------------------+-------------------+-------------------+-----------------------+-----------------------+---------------------+-----------------------+-----------------------+---------------------+-------------------+-------------------#
# Current per frequency |6.659e+00  |1.708e+01  |5.981e+00|1.524e+01|5.173e+00  |1.314e+01  |5.173e+00  |1.314e+01  |6.659e+00  |1.708e+01  |5.981e+00|1.524e+01|5.173e+00 |1.314e+01 |6.659e+00 |1.708e+01 |7.332e+00|1.879e+01|7.332e+00|1.879e+01|5.926e+00  |1.519e+01  |5.926e+00  |1.519e+01  |5.926e+00 |1.519e+01 |7.844e+00  |2.013e+01  |7.844e+00  |2.013e+01  |7.844e+00 |2.013e+01 |6.659e+00|1.708e+01|7.844e+00|2.013e+01#
# (uA/MHz) per port     |           |           |         |         |           |           |           |           |           |           |         |         |          |          |          |          |         |         |         |         |           |           |           |           |          |          |           |           |           |           |          |          |         |         |         |         #
#=======================+=======================+===================+=======================+=======================+=======================+===================+=====================+=====================+===================+===================+=======================+=======================+=====================+=======================+=======================+=====================+===================+===================#






Power Control Pins Current 
==========================

#============================+=======================+===================+=======================+=======================+=======================+===================+=====================+=====================+===================+===================+=======================+=======================+=====================+=======================+=======================+=====================+===================+===================#
# PVT corner                 |    ffgs_ccb0p88vn40c  |    tt0p8v25c      |    ssgs_ccw0p72v125c  |    ssgs_ccw0p72vn40c  |    ffgs_ccb0p88v125c  |    tt0p8v85c      |    ssgs_ccw0p72v0c  |    ffgs_ccb0p88v0c  |    tt0p9v25c      |    tt0p9v85c      |    ssgs_ccw0p81v125c  |    ssgs_ccw0p81vn40c  |    ssgs_ccw0p81v0c  |    ffgs_ccb0p99vn40c  |    ffgs_ccb0p99v125c  |    ffgs_ccb0p99v0c  |    ffgs0p88v125c  |    ffgs0p99v125c  #
#============================+=======================+===================+=======================+=======================+=======================+===================+=====================+=====================+===================+===================+=======================+=======================+=====================+=======================+=======================+=====================+===================+===================#
# Rise Power per frequency   |2.662e+00              |2.178e+00          |1.697e+00              |1.697e+00              |2.662e+00              |2.178e+00          |1.697e+00            |2.662e+00            |3.002e+00          |3.002e+00          |2.181e+00              |2.181e+00              |2.181e+00            |3.527e+00              |3.527e+00              |3.527e+00            |2.662e+00          |3.527e+00          #
# (uW/MHz) LS                |                       |                   |                       |                       |                       |                   |                     |                     |                   |                   |                       |                       |                     |                       |                       |                     |                   |                   #
#----------------------------+-----------------------+-------------------+-----------------------+-----------------------+-----------------------+-------------------+---------------------+---------------------+-------------------+-------------------+-----------------------+-----------------------+---------------------+-----------------------+-----------------------+---------------------+-------------------+-------------------#
# Rise Current per frequency |3.025e+00              |2.723e+00          |2.357e+00              |2.357e+00              |3.025e+00              |2.723e+00          |2.357e+00            |3.025e+00            |3.336e+00          |3.336e+00          |2.693e+00              |2.693e+00              |2.693e+00            |3.563e+00              |3.563e+00              |3.563e+00            |3.025e+00          |3.563e+00          #
# (uA/MHz) LS                |                       |                   |                       |                       |                       |                   |                     |                     |                   |                   |                       |                       |                     |                       |                       |                     |                   |                   #
#----------------------------+-----------------------+-------------------+-----------------------+-----------------------+-----------------------+-------------------+---------------------+---------------------+-------------------+-------------------+-----------------------+-----------------------+---------------------+-----------------------+-----------------------+---------------------+-------------------+-------------------#
# Fall Power per frequency   |6.961e+00              |5.696e+00          |4.439e+00              |4.439e+00              |6.961e+00              |5.696e+00          |4.439e+00            |6.961e+00            |7.852e+00          |7.852e+00          |5.704e+00              |5.704e+00              |5.704e+00            |9.224e+00              |9.224e+00              |9.224e+00            |6.961e+00          |9.224e+00          #
# (uW/MHz) LS                |                       |                   |                       |                       |                       |                   |                     |                     |                   |                   |                       |                       |                     |                       |                       |                     |                   |                   #
#----------------------------+-----------------------+-------------------+-----------------------+-----------------------+-----------------------+-------------------+---------------------+---------------------+-------------------+-------------------+-----------------------+-----------------------+---------------------+-----------------------+-----------------------+---------------------+-------------------+-------------------#
# Fall Current per frequency |7.910e+00              |7.121e+00          |6.165e+00              |6.165e+00              |7.910e+00              |7.121e+00          |6.165e+00            |7.910e+00            |8.725e+00          |8.725e+00          |7.042e+00              |7.042e+00              |7.042e+00            |9.318e+00              |9.318e+00              |9.318e+00            |7.910e+00          |9.317e+00          #
# (uA/MHz) LS                |                       |                   |                       |                       |                       |                   |                     |                     |                   |                   |                       |                       |                     |                       |                       |                     |                   |                   #
#----------------------------+-----------------------+-------------------+-----------------------+-----------------------+-----------------------+-------------------+---------------------+---------------------+-------------------+-------------------+-----------------------+-----------------------+---------------------+-----------------------+-----------------------+---------------------+-------------------+-------------------#
