
INTERRUPCAO_PIO.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001d68  00400000  00400000  00008000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00401d68  00401d68  00009d68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000450  20000000  00401d70  00010000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          000000a0  20000450  004021c0  00010450  2**2
                  ALLOC
  4 .stack        00003000  200004f0  00402260  00010450  2**0
                  ALLOC
  5 .ARM.attributes 0000002a  00000000  00000000  00010450  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  0001047a  2**0
                  CONTENTS, READONLY
  7 .debug_info   00006050  00000000  00000000  000104d5  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 0000101a  00000000  00000000  00016525  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00003350  00000000  00000000  0001753f  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 000005f8  00000000  00000000  0001a88f  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000548  00000000  00000000  0001ae87  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00011cb2  00000000  00000000  0001b3cf  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00007cea  00000000  00000000  0002d081  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00050d56  00000000  00000000  00034d6b  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  000019b4  00000000  00000000  00085ac4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	200034f0 	.word	0x200034f0
  400004:	00400f75 	.word	0x00400f75
  400008:	0040103d 	.word	0x0040103d
  40000c:	0040103d 	.word	0x0040103d
  400010:	0040103d 	.word	0x0040103d
  400014:	0040103d 	.word	0x0040103d
  400018:	0040103d 	.word	0x0040103d
	...
  40002c:	0040103d 	.word	0x0040103d
  400030:	0040103d 	.word	0x0040103d
  400034:	00000000 	.word	0x00000000
  400038:	0040103d 	.word	0x0040103d
  40003c:	0040103d 	.word	0x0040103d
  400040:	0040103d 	.word	0x0040103d
  400044:	0040103d 	.word	0x0040103d
  400048:	0040103d 	.word	0x0040103d
  40004c:	0040103d 	.word	0x0040103d
  400050:	0040103d 	.word	0x0040103d
  400054:	0040103d 	.word	0x0040103d
  400058:	0040103d 	.word	0x0040103d
  40005c:	0040103d 	.word	0x0040103d
  400060:	0040103d 	.word	0x0040103d
  400064:	0040103d 	.word	0x0040103d
  400068:	00000000 	.word	0x00000000
  40006c:	00400825 	.word	0x00400825
  400070:	0040083d 	.word	0x0040083d
  400074:	00400855 	.word	0x00400855
  400078:	0040103d 	.word	0x0040103d
  40007c:	0040103d 	.word	0x0040103d
	...
  400088:	0040103d 	.word	0x0040103d
  40008c:	0040103d 	.word	0x0040103d
  400090:	0040103d 	.word	0x0040103d
  400094:	0040103d 	.word	0x0040103d
  400098:	0040103d 	.word	0x0040103d
  40009c:	0040103d 	.word	0x0040103d
  4000a0:	0040103d 	.word	0x0040103d
  4000a4:	0040103d 	.word	0x0040103d
  4000a8:	0040103d 	.word	0x0040103d
  4000ac:	0040103d 	.word	0x0040103d
  4000b0:	0040103d 	.word	0x0040103d
  4000b4:	0040103d 	.word	0x0040103d
  4000b8:	0040103d 	.word	0x0040103d
  4000bc:	0040103d 	.word	0x0040103d
  4000c0:	0040103d 	.word	0x0040103d
  4000c4:	0040103d 	.word	0x0040103d
  4000c8:	0040103d 	.word	0x0040103d

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	20000450 	.word	0x20000450
  4000e8:	00000000 	.word	0x00000000
  4000ec:	00401d70 	.word	0x00401d70

004000f0 <frame_dummy>:
  4000f0:	4b08      	ldr	r3, [pc, #32]	; (400114 <frame_dummy+0x24>)
  4000f2:	b510      	push	{r4, lr}
  4000f4:	b11b      	cbz	r3, 4000fe <frame_dummy+0xe>
  4000f6:	4808      	ldr	r0, [pc, #32]	; (400118 <frame_dummy+0x28>)
  4000f8:	4908      	ldr	r1, [pc, #32]	; (40011c <frame_dummy+0x2c>)
  4000fa:	f3af 8000 	nop.w
  4000fe:	4808      	ldr	r0, [pc, #32]	; (400120 <frame_dummy+0x30>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b903      	cbnz	r3, 400106 <frame_dummy+0x16>
  400104:	bd10      	pop	{r4, pc}
  400106:	4b07      	ldr	r3, [pc, #28]	; (400124 <frame_dummy+0x34>)
  400108:	2b00      	cmp	r3, #0
  40010a:	d0fb      	beq.n	400104 <frame_dummy+0x14>
  40010c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400110:	4718      	bx	r3
  400112:	bf00      	nop
  400114:	00000000 	.word	0x00000000
  400118:	00401d70 	.word	0x00401d70
  40011c:	20000454 	.word	0x20000454
  400120:	00401d70 	.word	0x00401d70
  400124:	00000000 	.word	0x00000000

00400128 <osc_enable>:
#define OSC_MAINCK_XTAL_HZ          BOARD_FREQ_MAINCK_XTAL          //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ        BOARD_FREQ_MAINCK_BYPASS        //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
  400128:	b580      	push	{r7, lr}
  40012a:	b082      	sub	sp, #8
  40012c:	af00      	add	r7, sp, #0
  40012e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400130:	687b      	ldr	r3, [r7, #4]
  400132:	2b07      	cmp	r3, #7
  400134:	d830      	bhi.n	400198 <osc_enable+0x70>
  400136:	a201      	add	r2, pc, #4	; (adr r2, 40013c <osc_enable+0x14>)
  400138:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40013c:	00400199 	.word	0x00400199
  400140:	0040015d 	.word	0x0040015d
  400144:	00400165 	.word	0x00400165
  400148:	0040016d 	.word	0x0040016d
  40014c:	00400175 	.word	0x00400175
  400150:	0040017d 	.word	0x0040017d
  400154:	00400185 	.word	0x00400185
  400158:	0040018f 	.word	0x0040018f
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  40015c:	2000      	movs	r0, #0
  40015e:	4b10      	ldr	r3, [pc, #64]	; (4001a0 <osc_enable+0x78>)
  400160:	4798      	blx	r3
		break;
  400162:	e019      	b.n	400198 <osc_enable+0x70>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  400164:	2001      	movs	r0, #1
  400166:	4b0e      	ldr	r3, [pc, #56]	; (4001a0 <osc_enable+0x78>)
  400168:	4798      	blx	r3
		break;
  40016a:	e015      	b.n	400198 <osc_enable+0x70>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  40016c:	2000      	movs	r0, #0
  40016e:	4b0d      	ldr	r3, [pc, #52]	; (4001a4 <osc_enable+0x7c>)
  400170:	4798      	blx	r3
		break;
  400172:	e011      	b.n	400198 <osc_enable+0x70>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  400174:	2010      	movs	r0, #16
  400176:	4b0b      	ldr	r3, [pc, #44]	; (4001a4 <osc_enable+0x7c>)
  400178:	4798      	blx	r3
		break;
  40017a:	e00d      	b.n	400198 <osc_enable+0x70>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  40017c:	2020      	movs	r0, #32
  40017e:	4b09      	ldr	r3, [pc, #36]	; (4001a4 <osc_enable+0x7c>)
  400180:	4798      	blx	r3
		break;
  400182:	e009      	b.n	400198 <osc_enable+0x70>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400184:	2000      	movs	r0, #0
  400186:	213e      	movs	r1, #62	; 0x3e
  400188:	4b07      	ldr	r3, [pc, #28]	; (4001a8 <osc_enable+0x80>)
  40018a:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  40018c:	e004      	b.n	400198 <osc_enable+0x70>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  40018e:	2001      	movs	r0, #1
  400190:	213e      	movs	r1, #62	; 0x3e
  400192:	4b05      	ldr	r3, [pc, #20]	; (4001a8 <osc_enable+0x80>)
  400194:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  400196:	bf00      	nop
	}
}
  400198:	3708      	adds	r7, #8
  40019a:	46bd      	mov	sp, r7
  40019c:	bd80      	pop	{r7, pc}
  40019e:	bf00      	nop
  4001a0:	004008f1 	.word	0x004008f1
  4001a4:	0040095d 	.word	0x0040095d
  4001a8:	004009cd 	.word	0x004009cd

004001ac <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
  4001ac:	b580      	push	{r7, lr}
  4001ae:	b082      	sub	sp, #8
  4001b0:	af00      	add	r7, sp, #0
  4001b2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4001b4:	687b      	ldr	r3, [r7, #4]
  4001b6:	2b07      	cmp	r3, #7
  4001b8:	d826      	bhi.n	400208 <osc_is_ready+0x5c>
  4001ba:	a201      	add	r2, pc, #4	; (adr r2, 4001c0 <osc_is_ready+0x14>)
  4001bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4001c0:	004001e1 	.word	0x004001e1
  4001c4:	004001e5 	.word	0x004001e5
  4001c8:	004001e5 	.word	0x004001e5
  4001cc:	004001f7 	.word	0x004001f7
  4001d0:	004001f7 	.word	0x004001f7
  4001d4:	004001f7 	.word	0x004001f7
  4001d8:	004001f7 	.word	0x004001f7
  4001dc:	004001f7 	.word	0x004001f7
	case OSC_SLCK_32K_RC:
		return 1;
  4001e0:	2301      	movs	r3, #1
  4001e2:	e012      	b.n	40020a <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  4001e4:	4b0b      	ldr	r3, [pc, #44]	; (400214 <osc_is_ready+0x68>)
  4001e6:	4798      	blx	r3
  4001e8:	4603      	mov	r3, r0
  4001ea:	2b00      	cmp	r3, #0
  4001ec:	bf14      	ite	ne
  4001ee:	2301      	movne	r3, #1
  4001f0:	2300      	moveq	r3, #0
  4001f2:	b2db      	uxtb	r3, r3
  4001f4:	e009      	b.n	40020a <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  4001f6:	4b08      	ldr	r3, [pc, #32]	; (400218 <osc_is_ready+0x6c>)
  4001f8:	4798      	blx	r3
  4001fa:	4603      	mov	r3, r0
  4001fc:	2b00      	cmp	r3, #0
  4001fe:	bf14      	ite	ne
  400200:	2301      	movne	r3, #1
  400202:	2300      	moveq	r3, #0
  400204:	b2db      	uxtb	r3, r3
  400206:	e000      	b.n	40020a <osc_is_ready+0x5e>
	}

	return 0;
  400208:	2300      	movs	r3, #0
}
  40020a:	4618      	mov	r0, r3
  40020c:	3708      	adds	r7, #8
  40020e:	46bd      	mov	sp, r7
  400210:	bd80      	pop	{r7, pc}
  400212:	bf00      	nop
  400214:	00400929 	.word	0x00400929
  400218:	00400a45 	.word	0x00400a45

0040021c <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  40021c:	b480      	push	{r7}
  40021e:	b083      	sub	sp, #12
  400220:	af00      	add	r7, sp, #0
  400222:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400224:	687b      	ldr	r3, [r7, #4]
  400226:	2b07      	cmp	r3, #7
  400228:	d825      	bhi.n	400276 <osc_get_rate+0x5a>
  40022a:	a201      	add	r2, pc, #4	; (adr r2, 400230 <osc_get_rate+0x14>)
  40022c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400230:	00400251 	.word	0x00400251
  400234:	00400257 	.word	0x00400257
  400238:	0040025d 	.word	0x0040025d
  40023c:	00400263 	.word	0x00400263
  400240:	00400267 	.word	0x00400267
  400244:	0040026b 	.word	0x0040026b
  400248:	0040026f 	.word	0x0040026f
  40024c:	00400273 	.word	0x00400273
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  400250:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  400254:	e010      	b.n	400278 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  400256:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40025a:	e00d      	b.n	400278 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  40025c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400260:	e00a      	b.n	400278 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  400262:	4b08      	ldr	r3, [pc, #32]	; (400284 <osc_get_rate+0x68>)
  400264:	e008      	b.n	400278 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  400266:	4b08      	ldr	r3, [pc, #32]	; (400288 <osc_get_rate+0x6c>)
  400268:	e006      	b.n	400278 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  40026a:	4b08      	ldr	r3, [pc, #32]	; (40028c <osc_get_rate+0x70>)
  40026c:	e004      	b.n	400278 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  40026e:	4b07      	ldr	r3, [pc, #28]	; (40028c <osc_get_rate+0x70>)
  400270:	e002      	b.n	400278 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  400272:	4b06      	ldr	r3, [pc, #24]	; (40028c <osc_get_rate+0x70>)
  400274:	e000      	b.n	400278 <osc_get_rate+0x5c>
	}

	return 0;
  400276:	2300      	movs	r3, #0
}
  400278:	4618      	mov	r0, r3
  40027a:	370c      	adds	r7, #12
  40027c:	46bd      	mov	sp, r7
  40027e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400282:	4770      	bx	lr
  400284:	003d0900 	.word	0x003d0900
  400288:	007a1200 	.word	0x007a1200
  40028c:	00b71b00 	.word	0x00b71b00

00400290 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  400290:	b580      	push	{r7, lr}
  400292:	b082      	sub	sp, #8
  400294:	af00      	add	r7, sp, #0
  400296:	4603      	mov	r3, r0
  400298:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  40029a:	bf00      	nop
  40029c:	79fb      	ldrb	r3, [r7, #7]
  40029e:	4618      	mov	r0, r3
  4002a0:	4b05      	ldr	r3, [pc, #20]	; (4002b8 <osc_wait_ready+0x28>)
  4002a2:	4798      	blx	r3
  4002a4:	4603      	mov	r3, r0
  4002a6:	f083 0301 	eor.w	r3, r3, #1
  4002aa:	b2db      	uxtb	r3, r3
  4002ac:	2b00      	cmp	r3, #0
  4002ae:	d1f5      	bne.n	40029c <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  4002b0:	3708      	adds	r7, #8
  4002b2:	46bd      	mov	sp, r7
  4002b4:	bd80      	pop	{r7, pc}
  4002b6:	bf00      	nop
  4002b8:	004001ad 	.word	0x004001ad

004002bc <pll_config_init>:
 * \note The SAM3S PLL hardware interprets mul as mul+1. For readability the hardware mul+1
 * is hidden in this implementation. Use mul as mul effective value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  4002bc:	b580      	push	{r7, lr}
  4002be:	b086      	sub	sp, #24
  4002c0:	af00      	add	r7, sp, #0
  4002c2:	60f8      	str	r0, [r7, #12]
  4002c4:	607a      	str	r2, [r7, #4]
  4002c6:	603b      	str	r3, [r7, #0]
  4002c8:	460b      	mov	r3, r1
  4002ca:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  4002cc:	7afb      	ldrb	r3, [r7, #11]
  4002ce:	4618      	mov	r0, r3
  4002d0:	4b0d      	ldr	r3, [pc, #52]	; (400308 <pll_config_init+0x4c>)
  4002d2:	4798      	blx	r3
  4002d4:	4602      	mov	r2, r0
  4002d6:	687b      	ldr	r3, [r7, #4]
  4002d8:	fbb2 f3f3 	udiv	r3, r2, r3
  4002dc:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  4002de:	697b      	ldr	r3, [r7, #20]
  4002e0:	683a      	ldr	r2, [r7, #0]
  4002e2:	fb02 f303 	mul.w	r3, r2, r3
  4002e6:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
	p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div) | CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  4002e8:	683b      	ldr	r3, [r7, #0]
  4002ea:	3b01      	subs	r3, #1
  4002ec:	041a      	lsls	r2, r3, #16
  4002ee:	4b07      	ldr	r3, [pc, #28]	; (40030c <pll_config_init+0x50>)
  4002f0:	4013      	ands	r3, r2
  4002f2:	687a      	ldr	r2, [r7, #4]
  4002f4:	b2d2      	uxtb	r2, r2
  4002f6:	4313      	orrs	r3, r2
  4002f8:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
  4002fc:	68fb      	ldr	r3, [r7, #12]
  4002fe:	601a      	str	r2, [r3, #0]
}
  400300:	3718      	adds	r7, #24
  400302:	46bd      	mov	sp, r7
  400304:	bd80      	pop	{r7, pc}
  400306:	bf00      	nop
  400308:	0040021d 	.word	0x0040021d
  40030c:	07ff0000 	.word	0x07ff0000

00400310 <pll_enable>:
		PMC->CKGR_PLLBR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  400310:	b580      	push	{r7, lr}
  400312:	b082      	sub	sp, #8
  400314:	af00      	add	r7, sp, #0
  400316:	6078      	str	r0, [r7, #4]
  400318:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  40031a:	683b      	ldr	r3, [r7, #0]
  40031c:	2b00      	cmp	r3, #0
  40031e:	d108      	bne.n	400332 <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  400320:	4b08      	ldr	r3, [pc, #32]	; (400344 <pll_enable+0x34>)
  400322:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400324:	4a08      	ldr	r2, [pc, #32]	; (400348 <pll_enable+0x38>)
  400326:	687b      	ldr	r3, [r7, #4]
  400328:	681b      	ldr	r3, [r3, #0]
  40032a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  40032e:	6293      	str	r3, [r2, #40]	; 0x28
  400330:	e005      	b.n	40033e <pll_enable+0x2e>
	} else {
		pmc_disable_pllbck();
  400332:	4b06      	ldr	r3, [pc, #24]	; (40034c <pll_enable+0x3c>)
  400334:	4798      	blx	r3
		PMC->CKGR_PLLBR = p_cfg->ctrl;
  400336:	4a04      	ldr	r2, [pc, #16]	; (400348 <pll_enable+0x38>)
  400338:	687b      	ldr	r3, [r7, #4]
  40033a:	681b      	ldr	r3, [r3, #0]
  40033c:	62d3      	str	r3, [r2, #44]	; 0x2c
	}
}
  40033e:	3708      	adds	r7, #8
  400340:	46bd      	mov	sp, r7
  400342:	bd80      	pop	{r7, pc}
  400344:	00400a61 	.word	0x00400a61
  400348:	400e0400 	.word	0x400e0400
  40034c:	00400a95 	.word	0x00400a95

00400350 <pll_is_locked>:
		pmc_disable_pllbck();
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  400350:	b580      	push	{r7, lr}
  400352:	b082      	sub	sp, #8
  400354:	af00      	add	r7, sp, #0
  400356:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  400358:	687b      	ldr	r3, [r7, #4]
  40035a:	2b00      	cmp	r3, #0
  40035c:	d103      	bne.n	400366 <pll_is_locked+0x16>
		return pmc_is_locked_pllack();
  40035e:	4b05      	ldr	r3, [pc, #20]	; (400374 <pll_is_locked+0x24>)
  400360:	4798      	blx	r3
  400362:	4603      	mov	r3, r0
  400364:	e002      	b.n	40036c <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_pllbck();
  400366:	4b04      	ldr	r3, [pc, #16]	; (400378 <pll_is_locked+0x28>)
  400368:	4798      	blx	r3
  40036a:	4603      	mov	r3, r0
	}
}
  40036c:	4618      	mov	r0, r3
  40036e:	3708      	adds	r7, #8
  400370:	46bd      	mov	sp, r7
  400372:	bd80      	pop	{r7, pc}
  400374:	00400a79 	.word	0x00400a79
  400378:	00400aad 	.word	0x00400aad

0040037c <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  40037c:	b580      	push	{r7, lr}
  40037e:	b082      	sub	sp, #8
  400380:	af00      	add	r7, sp, #0
  400382:	4603      	mov	r3, r0
  400384:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  400386:	79fb      	ldrb	r3, [r7, #7]
  400388:	3b03      	subs	r3, #3
  40038a:	2b04      	cmp	r3, #4
  40038c:	d808      	bhi.n	4003a0 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  40038e:	79fb      	ldrb	r3, [r7, #7]
  400390:	4618      	mov	r0, r3
  400392:	4b05      	ldr	r3, [pc, #20]	; (4003a8 <pll_enable_source+0x2c>)
  400394:	4798      	blx	r3
		osc_wait_ready(e_src);
  400396:	79fb      	ldrb	r3, [r7, #7]
  400398:	4618      	mov	r0, r3
  40039a:	4b04      	ldr	r3, [pc, #16]	; (4003ac <pll_enable_source+0x30>)
  40039c:	4798      	blx	r3
		break;
  40039e:	e000      	b.n	4003a2 <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  4003a0:	bf00      	nop
	}
}
  4003a2:	3708      	adds	r7, #8
  4003a4:	46bd      	mov	sp, r7
  4003a6:	bd80      	pop	{r7, pc}
  4003a8:	00400129 	.word	0x00400129
  4003ac:	00400291 	.word	0x00400291

004003b0 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  4003b0:	b580      	push	{r7, lr}
  4003b2:	b082      	sub	sp, #8
  4003b4:	af00      	add	r7, sp, #0
  4003b6:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  4003b8:	bf00      	nop
  4003ba:	6878      	ldr	r0, [r7, #4]
  4003bc:	4b04      	ldr	r3, [pc, #16]	; (4003d0 <pll_wait_for_lock+0x20>)
  4003be:	4798      	blx	r3
  4003c0:	4603      	mov	r3, r0
  4003c2:	2b00      	cmp	r3, #0
  4003c4:	d0f9      	beq.n	4003ba <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  4003c6:	2300      	movs	r3, #0
}
  4003c8:	4618      	mov	r0, r3
  4003ca:	3708      	adds	r7, #8
  4003cc:	46bd      	mov	sp, r7
  4003ce:	bd80      	pop	{r7, pc}
  4003d0:	00400351 	.word	0x00400351

004003d4 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  4003d4:	b580      	push	{r7, lr}
  4003d6:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  4003d8:	2006      	movs	r0, #6
  4003da:	4b04      	ldr	r3, [pc, #16]	; (4003ec <sysclk_get_main_hz+0x18>)
  4003dc:	4798      	blx	r3
  4003de:	4602      	mov	r2, r0
  4003e0:	4613      	mov	r3, r2
  4003e2:	009b      	lsls	r3, r3, #2
  4003e4:	4413      	add	r3, r2
  4003e6:	009b      	lsls	r3, r3, #2

	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  4003e8:	4618      	mov	r0, r3
  4003ea:	bd80      	pop	{r7, pc}
  4003ec:	0040021d 	.word	0x0040021d

004003f0 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  4003f0:	b580      	push	{r7, lr}
  4003f2:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  4003f4:	4b02      	ldr	r3, [pc, #8]	; (400400 <sysclk_get_cpu_hz+0x10>)
  4003f6:	4798      	blx	r3
  4003f8:	4603      	mov	r3, r0
  4003fa:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  4003fc:	4618      	mov	r0, r3
  4003fe:	bd80      	pop	{r7, pc}
  400400:	004003d5 	.word	0x004003d5

00400404 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400404:	b590      	push	{r4, r7, lr}
  400406:	b083      	sub	sp, #12
  400408:	af00      	add	r7, sp, #0
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  40040a:	4811      	ldr	r0, [pc, #68]	; (400450 <sysclk_init+0x4c>)
  40040c:	4b11      	ldr	r3, [pc, #68]	; (400454 <sysclk_init+0x50>)
  40040e:	4798      	blx	r3

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		struct pll_config pllcfg;

		pll_enable_source(CONFIG_PLL0_SOURCE);
  400410:	2006      	movs	r0, #6
  400412:	4b11      	ldr	r3, [pc, #68]	; (400458 <sysclk_init+0x54>)
  400414:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  400416:	1d3b      	adds	r3, r7, #4
  400418:	4618      	mov	r0, r3
  40041a:	2106      	movs	r1, #6
  40041c:	2201      	movs	r2, #1
  40041e:	2314      	movs	r3, #20
  400420:	4c0e      	ldr	r4, [pc, #56]	; (40045c <sysclk_init+0x58>)
  400422:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  400424:	1d3b      	adds	r3, r7, #4
  400426:	4618      	mov	r0, r3
  400428:	2100      	movs	r1, #0
  40042a:	4b0d      	ldr	r3, [pc, #52]	; (400460 <sysclk_init+0x5c>)
  40042c:	4798      	blx	r3
		pll_wait_for_lock(0);
  40042e:	2000      	movs	r0, #0
  400430:	4b0c      	ldr	r3, [pc, #48]	; (400464 <sysclk_init+0x60>)
  400432:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400434:	2010      	movs	r0, #16
  400436:	4b0c      	ldr	r3, [pc, #48]	; (400468 <sysclk_init+0x64>)
  400438:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  40043a:	4b0c      	ldr	r3, [pc, #48]	; (40046c <sysclk_init+0x68>)
  40043c:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  40043e:	4b0c      	ldr	r3, [pc, #48]	; (400470 <sysclk_init+0x6c>)
  400440:	4798      	blx	r3
  400442:	4603      	mov	r3, r0
  400444:	4618      	mov	r0, r3
  400446:	4b03      	ldr	r3, [pc, #12]	; (400454 <sysclk_init+0x50>)
  400448:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  40044a:	370c      	adds	r7, #12
  40044c:	46bd      	mov	sp, r7
  40044e:	bd90      	pop	{r4, r7, pc}
  400450:	07270e00 	.word	0x07270e00
  400454:	004011e1 	.word	0x004011e1
  400458:	0040037d 	.word	0x0040037d
  40045c:	004002bd 	.word	0x004002bd
  400460:	00400311 	.word	0x00400311
  400464:	004003b1 	.word	0x004003b1
  400468:	0040086d 	.word	0x0040086d
  40046c:	00401045 	.word	0x00401045
  400470:	004003f1 	.word	0x004003f1

00400474 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  400474:	b480      	push	{r7}
  400476:	b085      	sub	sp, #20
  400478:	af00      	add	r7, sp, #0
  40047a:	60f8      	str	r0, [r7, #12]
  40047c:	60b9      	str	r1, [r7, #8]
  40047e:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  400480:	687b      	ldr	r3, [r7, #4]
  400482:	2b00      	cmp	r3, #0
  400484:	d003      	beq.n	40048e <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  400486:	68fb      	ldr	r3, [r7, #12]
  400488:	68ba      	ldr	r2, [r7, #8]
  40048a:	665a      	str	r2, [r3, #100]	; 0x64
  40048c:	e002      	b.n	400494 <pio_pull_up+0x20>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  40048e:	68fb      	ldr	r3, [r7, #12]
  400490:	68ba      	ldr	r2, [r7, #8]
  400492:	661a      	str	r2, [r3, #96]	; 0x60
	}
}
  400494:	3714      	adds	r7, #20
  400496:	46bd      	mov	sp, r7
  400498:	f85d 7b04 	ldr.w	r7, [sp], #4
  40049c:	4770      	bx	lr
  40049e:	bf00      	nop

004004a0 <pio_set_debounce_filter>:
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 * \param ul_cut_off Cuts off frequency for debouncing filter.
 */
void pio_set_debounce_filter(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_cut_off)
{
  4004a0:	b480      	push	{r7}
  4004a2:	b085      	sub	sp, #20
  4004a4:	af00      	add	r7, sp, #0
  4004a6:	60f8      	str	r0, [r7, #12]
  4004a8:	60b9      	str	r1, [r7, #8]
  4004aa:	607a      	str	r2, [r7, #4]
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Set Debouncing, 0 bit field no effect */
	p_pio->PIO_IFSCER = ul_mask;
  4004ac:	68fb      	ldr	r3, [r7, #12]
  4004ae:	68ba      	ldr	r2, [r7, #8]
  4004b0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	/*
	 * The debouncing filter can filter a pulse of less than 1/2 Period of a
	 * programmable Divided Slow Clock:
	 * Tdiv_slclk = ((DIV+1)*2).Tslow_clock
	 */
	p_pio->PIO_SCDR = PIO_SCDR_DIV((FREQ_SLOW_CLOCK_EXT /
  4004b4:	687b      	ldr	r3, [r7, #4]
  4004b6:	005b      	lsls	r3, r3, #1
  4004b8:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4004bc:	fbb2 f3f3 	udiv	r3, r2, r3
  4004c0:	3b01      	subs	r3, #1
  4004c2:	f3c3 020d 	ubfx	r2, r3, #0, #14
  4004c6:	68fb      	ldr	r3, [r7, #12]
  4004c8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
			(2 * (ul_cut_off))) - 1);
}
  4004cc:	3714      	adds	r7, #20
  4004ce:	46bd      	mov	sp, r7
  4004d0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4004d4:	4770      	bx	lr
  4004d6:	bf00      	nop

004004d8 <pio_set>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
  4004d8:	b480      	push	{r7}
  4004da:	b083      	sub	sp, #12
  4004dc:	af00      	add	r7, sp, #0
  4004de:	6078      	str	r0, [r7, #4]
  4004e0:	6039      	str	r1, [r7, #0]
	p_pio->PIO_SODR = ul_mask;
  4004e2:	687b      	ldr	r3, [r7, #4]
  4004e4:	683a      	ldr	r2, [r7, #0]
  4004e6:	631a      	str	r2, [r3, #48]	; 0x30
}
  4004e8:	370c      	adds	r7, #12
  4004ea:	46bd      	mov	sp, r7
  4004ec:	f85d 7b04 	ldr.w	r7, [sp], #4
  4004f0:	4770      	bx	lr
  4004f2:	bf00      	nop

004004f4 <pio_clear>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
  4004f4:	b480      	push	{r7}
  4004f6:	b083      	sub	sp, #12
  4004f8:	af00      	add	r7, sp, #0
  4004fa:	6078      	str	r0, [r7, #4]
  4004fc:	6039      	str	r1, [r7, #0]
	p_pio->PIO_CODR = ul_mask;
  4004fe:	687b      	ldr	r3, [r7, #4]
  400500:	683a      	ldr	r2, [r7, #0]
  400502:	635a      	str	r2, [r3, #52]	; 0x34
}
  400504:	370c      	adds	r7, #12
  400506:	46bd      	mov	sp, r7
  400508:	f85d 7b04 	ldr.w	r7, [sp], #4
  40050c:	4770      	bx	lr
  40050e:	bf00      	nop

00400510 <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  400510:	b580      	push	{r7, lr}
  400512:	b084      	sub	sp, #16
  400514:	af00      	add	r7, sp, #0
  400516:	60f8      	str	r0, [r7, #12]
  400518:	60b9      	str	r1, [r7, #8]
  40051a:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  40051c:	68f8      	ldr	r0, [r7, #12]
  40051e:	68b9      	ldr	r1, [r7, #8]
  400520:	4b18      	ldr	r3, [pc, #96]	; (400584 <pio_set_input+0x74>)
  400522:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  400524:	687b      	ldr	r3, [r7, #4]
  400526:	f003 0301 	and.w	r3, r3, #1
  40052a:	68f8      	ldr	r0, [r7, #12]
  40052c:	68b9      	ldr	r1, [r7, #8]
  40052e:	461a      	mov	r2, r3
  400530:	4b15      	ldr	r3, [pc, #84]	; (400588 <pio_set_input+0x78>)
  400532:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400534:	687b      	ldr	r3, [r7, #4]
  400536:	f003 030a 	and.w	r3, r3, #10
  40053a:	2b00      	cmp	r3, #0
  40053c:	d003      	beq.n	400546 <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  40053e:	68fb      	ldr	r3, [r7, #12]
  400540:	68ba      	ldr	r2, [r7, #8]
  400542:	621a      	str	r2, [r3, #32]
  400544:	e002      	b.n	40054c <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  400546:	68fb      	ldr	r3, [r7, #12]
  400548:	68ba      	ldr	r2, [r7, #8]
  40054a:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  40054c:	687b      	ldr	r3, [r7, #4]
  40054e:	f003 0302 	and.w	r3, r3, #2
  400552:	2b00      	cmp	r3, #0
  400554:	d004      	beq.n	400560 <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  400556:	68fb      	ldr	r3, [r7, #12]
  400558:	68ba      	ldr	r2, [r7, #8]
  40055a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  40055e:	e008      	b.n	400572 <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  400560:	687b      	ldr	r3, [r7, #4]
  400562:	f003 0308 	and.w	r3, r3, #8
  400566:	2b00      	cmp	r3, #0
  400568:	d003      	beq.n	400572 <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  40056a:	68fb      	ldr	r3, [r7, #12]
  40056c:	68ba      	ldr	r2, [r7, #8]
  40056e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  400572:	68fb      	ldr	r3, [r7, #12]
  400574:	68ba      	ldr	r2, [r7, #8]
  400576:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  400578:	68fb      	ldr	r3, [r7, #12]
  40057a:	68ba      	ldr	r2, [r7, #8]
  40057c:	601a      	str	r2, [r3, #0]
}
  40057e:	3710      	adds	r7, #16
  400580:	46bd      	mov	sp, r7
  400582:	bd80      	pop	{r7, pc}
  400584:	004006a5 	.word	0x004006a5
  400588:	00400475 	.word	0x00400475

0040058c <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  40058c:	b580      	push	{r7, lr}
  40058e:	b084      	sub	sp, #16
  400590:	af00      	add	r7, sp, #0
  400592:	60f8      	str	r0, [r7, #12]
  400594:	60b9      	str	r1, [r7, #8]
  400596:	607a      	str	r2, [r7, #4]
  400598:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  40059a:	68f8      	ldr	r0, [r7, #12]
  40059c:	68b9      	ldr	r1, [r7, #8]
  40059e:	4b12      	ldr	r3, [pc, #72]	; (4005e8 <pio_set_output+0x5c>)
  4005a0:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  4005a2:	68f8      	ldr	r0, [r7, #12]
  4005a4:	68b9      	ldr	r1, [r7, #8]
  4005a6:	69ba      	ldr	r2, [r7, #24]
  4005a8:	4b10      	ldr	r3, [pc, #64]	; (4005ec <pio_set_output+0x60>)
  4005aa:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  4005ac:	683b      	ldr	r3, [r7, #0]
  4005ae:	2b00      	cmp	r3, #0
  4005b0:	d003      	beq.n	4005ba <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  4005b2:	68fb      	ldr	r3, [r7, #12]
  4005b4:	68ba      	ldr	r2, [r7, #8]
  4005b6:	651a      	str	r2, [r3, #80]	; 0x50
  4005b8:	e002      	b.n	4005c0 <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  4005ba:	68fb      	ldr	r3, [r7, #12]
  4005bc:	68ba      	ldr	r2, [r7, #8]
  4005be:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  4005c0:	687b      	ldr	r3, [r7, #4]
  4005c2:	2b00      	cmp	r3, #0
  4005c4:	d003      	beq.n	4005ce <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  4005c6:	68fb      	ldr	r3, [r7, #12]
  4005c8:	68ba      	ldr	r2, [r7, #8]
  4005ca:	631a      	str	r2, [r3, #48]	; 0x30
  4005cc:	e002      	b.n	4005d4 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  4005ce:	68fb      	ldr	r3, [r7, #12]
  4005d0:	68ba      	ldr	r2, [r7, #8]
  4005d2:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  4005d4:	68fb      	ldr	r3, [r7, #12]
  4005d6:	68ba      	ldr	r2, [r7, #8]
  4005d8:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  4005da:	68fb      	ldr	r3, [r7, #12]
  4005dc:	68ba      	ldr	r2, [r7, #8]
  4005de:	601a      	str	r2, [r3, #0]
}
  4005e0:	3710      	adds	r7, #16
  4005e2:	46bd      	mov	sp, r7
  4005e4:	bd80      	pop	{r7, pc}
  4005e6:	bf00      	nop
  4005e8:	004006a5 	.word	0x004006a5
  4005ec:	00400475 	.word	0x00400475

004005f0 <pio_get_output_data_status>:
 * \retval 1 At least one PIO is configured to output a high level.
 * \retval 0 All PIOs are configured to output a low level.
 */
uint32_t pio_get_output_data_status(const Pio *p_pio,
		const uint32_t ul_mask)
{
  4005f0:	b480      	push	{r7}
  4005f2:	b083      	sub	sp, #12
  4005f4:	af00      	add	r7, sp, #0
  4005f6:	6078      	str	r0, [r7, #4]
  4005f8:	6039      	str	r1, [r7, #0]
	if ((p_pio->PIO_ODSR & ul_mask) == 0) {
  4005fa:	687b      	ldr	r3, [r7, #4]
  4005fc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  4005fe:	683b      	ldr	r3, [r7, #0]
  400600:	4013      	ands	r3, r2
  400602:	2b00      	cmp	r3, #0
  400604:	d101      	bne.n	40060a <pio_get_output_data_status+0x1a>
		return 0;
  400606:	2300      	movs	r3, #0
  400608:	e000      	b.n	40060c <pio_get_output_data_status+0x1c>
	} else {
		return 1;
  40060a:	2301      	movs	r3, #1
	}
}
  40060c:	4618      	mov	r0, r3
  40060e:	370c      	adds	r7, #12
  400610:	46bd      	mov	sp, r7
  400612:	f85d 7b04 	ldr.w	r7, [sp], #4
  400616:	4770      	bx	lr

00400618 <pio_configure_interrupt>:
 * \param ul_mask Interrupt source bit map.
 * \param ul_attr Interrupt source attributes.
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
  400618:	b480      	push	{r7}
  40061a:	b085      	sub	sp, #20
  40061c:	af00      	add	r7, sp, #0
  40061e:	60f8      	str	r0, [r7, #12]
  400620:	60b9      	str	r1, [r7, #8]
  400622:	607a      	str	r2, [r7, #4]
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  400624:	687b      	ldr	r3, [r7, #4]
  400626:	f003 0310 	and.w	r3, r3, #16
  40062a:	2b00      	cmp	r3, #0
  40062c:	d020      	beq.n	400670 <pio_configure_interrupt+0x58>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  40062e:	68fb      	ldr	r3, [r7, #12]
  400630:	68ba      	ldr	r2, [r7, #8]
  400632:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  400636:	687b      	ldr	r3, [r7, #4]
  400638:	f003 0320 	and.w	r3, r3, #32
  40063c:	2b00      	cmp	r3, #0
  40063e:	d004      	beq.n	40064a <pio_configure_interrupt+0x32>
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  400640:	68fb      	ldr	r3, [r7, #12]
  400642:	68ba      	ldr	r2, [r7, #8]
  400644:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  400648:	e003      	b.n	400652 <pio_configure_interrupt+0x3a>
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  40064a:	68fb      	ldr	r3, [r7, #12]
  40064c:	68ba      	ldr	r2, [r7, #8]
  40064e:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  400652:	687b      	ldr	r3, [r7, #4]
  400654:	f003 0340 	and.w	r3, r3, #64	; 0x40
  400658:	2b00      	cmp	r3, #0
  40065a:	d004      	beq.n	400666 <pio_configure_interrupt+0x4e>
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  40065c:	68fb      	ldr	r3, [r7, #12]
  40065e:	68ba      	ldr	r2, [r7, #8]
  400660:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  400664:	e008      	b.n	400678 <pio_configure_interrupt+0x60>
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
  400666:	68fb      	ldr	r3, [r7, #12]
  400668:	68ba      	ldr	r2, [r7, #8]
  40066a:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
  40066e:	e003      	b.n	400678 <pio_configure_interrupt+0x60>
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
  400670:	68fb      	ldr	r3, [r7, #12]
  400672:	68ba      	ldr	r2, [r7, #8]
  400674:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	}
}
  400678:	3714      	adds	r7, #20
  40067a:	46bd      	mov	sp, r7
  40067c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400680:	4770      	bx	lr
  400682:	bf00      	nop

00400684 <pio_enable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  400684:	b480      	push	{r7}
  400686:	b083      	sub	sp, #12
  400688:	af00      	add	r7, sp, #0
  40068a:	6078      	str	r0, [r7, #4]
  40068c:	6039      	str	r1, [r7, #0]
	p_pio->PIO_ISR;
  40068e:	687b      	ldr	r3, [r7, #4]
  400690:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
	p_pio->PIO_IER = ul_mask;
  400692:	687b      	ldr	r3, [r7, #4]
  400694:	683a      	ldr	r2, [r7, #0]
  400696:	641a      	str	r2, [r3, #64]	; 0x40
}
  400698:	370c      	adds	r7, #12
  40069a:	46bd      	mov	sp, r7
  40069c:	f85d 7b04 	ldr.w	r7, [sp], #4
  4006a0:	4770      	bx	lr
  4006a2:	bf00      	nop

004006a4 <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  4006a4:	b480      	push	{r7}
  4006a6:	b083      	sub	sp, #12
  4006a8:	af00      	add	r7, sp, #0
  4006aa:	6078      	str	r0, [r7, #4]
  4006ac:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  4006ae:	687b      	ldr	r3, [r7, #4]
  4006b0:	683a      	ldr	r2, [r7, #0]
  4006b2:	645a      	str	r2, [r3, #68]	; 0x44
}
  4006b4:	370c      	adds	r7, #12
  4006b6:	46bd      	mov	sp, r7
  4006b8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4006bc:	4770      	bx	lr
  4006be:	bf00      	nop

004006c0 <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  4006c0:	b480      	push	{r7}
  4006c2:	b083      	sub	sp, #12
  4006c4:	af00      	add	r7, sp, #0
  4006c6:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  4006c8:	687b      	ldr	r3, [r7, #4]
  4006ca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  4006cc:	4618      	mov	r0, r3
  4006ce:	370c      	adds	r7, #12
  4006d0:	46bd      	mov	sp, r7
  4006d2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4006d6:	4770      	bx	lr

004006d8 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  4006d8:	b480      	push	{r7}
  4006da:	b083      	sub	sp, #12
  4006dc:	af00      	add	r7, sp, #0
  4006de:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  4006e0:	687b      	ldr	r3, [r7, #4]
  4006e2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  4006e4:	4618      	mov	r0, r3
  4006e6:	370c      	adds	r7, #12
  4006e8:	46bd      	mov	sp, r7
  4006ea:	f85d 7b04 	ldr.w	r7, [sp], #4
  4006ee:	4770      	bx	lr

004006f0 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  4006f0:	b580      	push	{r7, lr}
  4006f2:	b084      	sub	sp, #16
  4006f4:	af00      	add	r7, sp, #0
  4006f6:	6078      	str	r0, [r7, #4]
  4006f8:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  4006fa:	6878      	ldr	r0, [r7, #4]
  4006fc:	4b2a      	ldr	r3, [pc, #168]	; (4007a8 <pio_handler_process+0xb8>)
  4006fe:	4798      	blx	r3
  400700:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  400702:	6878      	ldr	r0, [r7, #4]
  400704:	4b29      	ldr	r3, [pc, #164]	; (4007ac <pio_handler_process+0xbc>)
  400706:	4798      	blx	r3
  400708:	4602      	mov	r2, r0
  40070a:	68fb      	ldr	r3, [r7, #12]
  40070c:	4013      	ands	r3, r2
  40070e:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  400710:	68fb      	ldr	r3, [r7, #12]
  400712:	2b00      	cmp	r3, #0
  400714:	d038      	beq.n	400788 <pio_handler_process+0x98>
		/* Find triggering source */
		i = 0;
  400716:	2300      	movs	r3, #0
  400718:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  40071a:	e032      	b.n	400782 <pio_handler_process+0x92>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  40071c:	4a24      	ldr	r2, [pc, #144]	; (4007b0 <pio_handler_process+0xc0>)
  40071e:	68bb      	ldr	r3, [r7, #8]
  400720:	011b      	lsls	r3, r3, #4
  400722:	4413      	add	r3, r2
  400724:	681a      	ldr	r2, [r3, #0]
  400726:	683b      	ldr	r3, [r7, #0]
  400728:	429a      	cmp	r2, r3
  40072a:	d123      	bne.n	400774 <pio_handler_process+0x84>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  40072c:	4a20      	ldr	r2, [pc, #128]	; (4007b0 <pio_handler_process+0xc0>)
  40072e:	68bb      	ldr	r3, [r7, #8]
  400730:	011b      	lsls	r3, r3, #4
  400732:	4413      	add	r3, r2
  400734:	685a      	ldr	r2, [r3, #4]
  400736:	68fb      	ldr	r3, [r7, #12]
  400738:	4013      	ands	r3, r2
  40073a:	2b00      	cmp	r3, #0
  40073c:	d01a      	beq.n	400774 <pio_handler_process+0x84>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  40073e:	4a1c      	ldr	r2, [pc, #112]	; (4007b0 <pio_handler_process+0xc0>)
  400740:	68bb      	ldr	r3, [r7, #8]
  400742:	011b      	lsls	r3, r3, #4
  400744:	4413      	add	r3, r2
  400746:	3308      	adds	r3, #8
  400748:	685b      	ldr	r3, [r3, #4]
  40074a:	4919      	ldr	r1, [pc, #100]	; (4007b0 <pio_handler_process+0xc0>)
  40074c:	68ba      	ldr	r2, [r7, #8]
  40074e:	0112      	lsls	r2, r2, #4
  400750:	440a      	add	r2, r1
  400752:	6810      	ldr	r0, [r2, #0]
  400754:	4916      	ldr	r1, [pc, #88]	; (4007b0 <pio_handler_process+0xc0>)
  400756:	68ba      	ldr	r2, [r7, #8]
  400758:	0112      	lsls	r2, r2, #4
  40075a:	440a      	add	r2, r1
  40075c:	6852      	ldr	r2, [r2, #4]
  40075e:	4611      	mov	r1, r2
  400760:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  400762:	4a13      	ldr	r2, [pc, #76]	; (4007b0 <pio_handler_process+0xc0>)
  400764:	68bb      	ldr	r3, [r7, #8]
  400766:	011b      	lsls	r3, r3, #4
  400768:	4413      	add	r3, r2
  40076a:	685b      	ldr	r3, [r3, #4]
  40076c:	43db      	mvns	r3, r3
  40076e:	68fa      	ldr	r2, [r7, #12]
  400770:	4013      	ands	r3, r2
  400772:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  400774:	68bb      	ldr	r3, [r7, #8]
  400776:	3301      	adds	r3, #1
  400778:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  40077a:	68bb      	ldr	r3, [r7, #8]
  40077c:	2b06      	cmp	r3, #6
  40077e:	d900      	bls.n	400782 <pio_handler_process+0x92>
				break;
  400780:	e002      	b.n	400788 <pio_handler_process+0x98>

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  400782:	68fb      	ldr	r3, [r7, #12]
  400784:	2b00      	cmp	r3, #0
  400786:	d1c9      	bne.n	40071c <pio_handler_process+0x2c>
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  400788:	4b0a      	ldr	r3, [pc, #40]	; (4007b4 <pio_handler_process+0xc4>)
  40078a:	681b      	ldr	r3, [r3, #0]
  40078c:	2b00      	cmp	r3, #0
  40078e:	d007      	beq.n	4007a0 <pio_handler_process+0xb0>
		if (pio_capture_handler) {
  400790:	4b09      	ldr	r3, [pc, #36]	; (4007b8 <pio_handler_process+0xc8>)
  400792:	681b      	ldr	r3, [r3, #0]
  400794:	2b00      	cmp	r3, #0
  400796:	d003      	beq.n	4007a0 <pio_handler_process+0xb0>
			pio_capture_handler(p_pio);
  400798:	4b07      	ldr	r3, [pc, #28]	; (4007b8 <pio_handler_process+0xc8>)
  40079a:	681b      	ldr	r3, [r3, #0]
  40079c:	6878      	ldr	r0, [r7, #4]
  40079e:	4798      	blx	r3
		}
	}
#endif
}
  4007a0:	3710      	adds	r7, #16
  4007a2:	46bd      	mov	sp, r7
  4007a4:	bd80      	pop	{r7, pc}
  4007a6:	bf00      	nop
  4007a8:	004006c1 	.word	0x004006c1
  4007ac:	004006d9 	.word	0x004006d9
  4007b0:	2000046c 	.word	0x2000046c
  4007b4:	200004ec 	.word	0x200004ec
  4007b8:	200004e0 	.word	0x200004e0

004007bc <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  4007bc:	b580      	push	{r7, lr}
  4007be:	b086      	sub	sp, #24
  4007c0:	af00      	add	r7, sp, #0
  4007c2:	60f8      	str	r0, [r7, #12]
  4007c4:	60b9      	str	r1, [r7, #8]
  4007c6:	607a      	str	r2, [r7, #4]
  4007c8:	603b      	str	r3, [r7, #0]
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  4007ca:	4b13      	ldr	r3, [pc, #76]	; (400818 <pio_handler_set+0x5c>)
  4007cc:	681b      	ldr	r3, [r3, #0]
  4007ce:	2b06      	cmp	r3, #6
  4007d0:	d901      	bls.n	4007d6 <pio_handler_set+0x1a>
		return 1;
  4007d2:	2301      	movs	r3, #1
  4007d4:	e01c      	b.n	400810 <pio_handler_set+0x54>

	/* Define new source */
	pSource = &(gs_interrupt_sources[gs_ul_nb_sources]);
  4007d6:	4b10      	ldr	r3, [pc, #64]	; (400818 <pio_handler_set+0x5c>)
  4007d8:	681b      	ldr	r3, [r3, #0]
  4007da:	011b      	lsls	r3, r3, #4
  4007dc:	4a0f      	ldr	r2, [pc, #60]	; (40081c <pio_handler_set+0x60>)
  4007de:	4413      	add	r3, r2
  4007e0:	617b      	str	r3, [r7, #20]
	pSource->id = ul_id;
  4007e2:	697b      	ldr	r3, [r7, #20]
  4007e4:	68ba      	ldr	r2, [r7, #8]
  4007e6:	601a      	str	r2, [r3, #0]
	pSource->mask = ul_mask;
  4007e8:	697b      	ldr	r3, [r7, #20]
  4007ea:	687a      	ldr	r2, [r7, #4]
  4007ec:	605a      	str	r2, [r3, #4]
	pSource->attr = ul_attr;
  4007ee:	697b      	ldr	r3, [r7, #20]
  4007f0:	683a      	ldr	r2, [r7, #0]
  4007f2:	609a      	str	r2, [r3, #8]
	pSource->handler = p_handler;
  4007f4:	697b      	ldr	r3, [r7, #20]
  4007f6:	6a3a      	ldr	r2, [r7, #32]
  4007f8:	60da      	str	r2, [r3, #12]
	gs_ul_nb_sources++;
  4007fa:	4b07      	ldr	r3, [pc, #28]	; (400818 <pio_handler_set+0x5c>)
  4007fc:	681b      	ldr	r3, [r3, #0]
  4007fe:	3301      	adds	r3, #1
  400800:	4a05      	ldr	r2, [pc, #20]	; (400818 <pio_handler_set+0x5c>)
  400802:	6013      	str	r3, [r2, #0]

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  400804:	68f8      	ldr	r0, [r7, #12]
  400806:	6879      	ldr	r1, [r7, #4]
  400808:	683a      	ldr	r2, [r7, #0]
  40080a:	4b05      	ldr	r3, [pc, #20]	; (400820 <pio_handler_set+0x64>)
  40080c:	4798      	blx	r3

	return 0;
  40080e:	2300      	movs	r3, #0
}
  400810:	4618      	mov	r0, r3
  400812:	3718      	adds	r7, #24
  400814:	46bd      	mov	sp, r7
  400816:	bd80      	pop	{r7, pc}
  400818:	200004dc 	.word	0x200004dc
  40081c:	2000046c 	.word	0x2000046c
  400820:	00400619 	.word	0x00400619

00400824 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400824:	b580      	push	{r7, lr}
  400826:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  400828:	4802      	ldr	r0, [pc, #8]	; (400834 <PIOA_Handler+0x10>)
  40082a:	210b      	movs	r1, #11
  40082c:	4b02      	ldr	r3, [pc, #8]	; (400838 <PIOA_Handler+0x14>)
  40082e:	4798      	blx	r3
}
  400830:	bd80      	pop	{r7, pc}
  400832:	bf00      	nop
  400834:	400e0e00 	.word	0x400e0e00
  400838:	004006f1 	.word	0x004006f1

0040083c <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  40083c:	b580      	push	{r7, lr}
  40083e:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  400840:	4802      	ldr	r0, [pc, #8]	; (40084c <PIOB_Handler+0x10>)
  400842:	210c      	movs	r1, #12
  400844:	4b02      	ldr	r3, [pc, #8]	; (400850 <PIOB_Handler+0x14>)
  400846:	4798      	blx	r3
}
  400848:	bd80      	pop	{r7, pc}
  40084a:	bf00      	nop
  40084c:	400e1000 	.word	0x400e1000
  400850:	004006f1 	.word	0x004006f1

00400854 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400854:	b580      	push	{r7, lr}
  400856:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  400858:	4802      	ldr	r0, [pc, #8]	; (400864 <PIOC_Handler+0x10>)
  40085a:	210d      	movs	r1, #13
  40085c:	4b02      	ldr	r3, [pc, #8]	; (400868 <PIOC_Handler+0x14>)
  40085e:	4798      	blx	r3
}
  400860:	bd80      	pop	{r7, pc}
  400862:	bf00      	nop
  400864:	400e1200 	.word	0x400e1200
  400868:	004006f1 	.word	0x004006f1

0040086c <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  40086c:	b480      	push	{r7}
  40086e:	b085      	sub	sp, #20
  400870:	af00      	add	r7, sp, #0
  400872:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400874:	491d      	ldr	r1, [pc, #116]	; (4008ec <pmc_switch_mck_to_pllack+0x80>)
  400876:	4b1d      	ldr	r3, [pc, #116]	; (4008ec <pmc_switch_mck_to_pllack+0x80>)
  400878:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40087a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  40087e:	687b      	ldr	r3, [r7, #4]
  400880:	4313      	orrs	r3, r2
  400882:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400884:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400888:	60fb      	str	r3, [r7, #12]
  40088a:	e007      	b.n	40089c <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40088c:	68fb      	ldr	r3, [r7, #12]
  40088e:	2b00      	cmp	r3, #0
  400890:	d101      	bne.n	400896 <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  400892:	2301      	movs	r3, #1
  400894:	e023      	b.n	4008de <pmc_switch_mck_to_pllack+0x72>
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  400896:	68fb      	ldr	r3, [r7, #12]
  400898:	3b01      	subs	r3, #1
  40089a:	60fb      	str	r3, [r7, #12]
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40089c:	4b13      	ldr	r3, [pc, #76]	; (4008ec <pmc_switch_mck_to_pllack+0x80>)
  40089e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4008a0:	f003 0308 	and.w	r3, r3, #8
  4008a4:	2b00      	cmp	r3, #0
  4008a6:	d0f1      	beq.n	40088c <pmc_switch_mck_to_pllack+0x20>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  4008a8:	4a10      	ldr	r2, [pc, #64]	; (4008ec <pmc_switch_mck_to_pllack+0x80>)
  4008aa:	4b10      	ldr	r3, [pc, #64]	; (4008ec <pmc_switch_mck_to_pllack+0x80>)
  4008ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4008ae:	f023 0303 	bic.w	r3, r3, #3
  4008b2:	f043 0302 	orr.w	r3, r3, #2
  4008b6:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4008b8:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4008bc:	60fb      	str	r3, [r7, #12]
  4008be:	e007      	b.n	4008d0 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4008c0:	68fb      	ldr	r3, [r7, #12]
  4008c2:	2b00      	cmp	r3, #0
  4008c4:	d101      	bne.n	4008ca <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  4008c6:	2301      	movs	r3, #1
  4008c8:	e009      	b.n	4008de <pmc_switch_mck_to_pllack+0x72>

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  4008ca:	68fb      	ldr	r3, [r7, #12]
  4008cc:	3b01      	subs	r3, #1
  4008ce:	60fb      	str	r3, [r7, #12]
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4008d0:	4b06      	ldr	r3, [pc, #24]	; (4008ec <pmc_switch_mck_to_pllack+0x80>)
  4008d2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4008d4:	f003 0308 	and.w	r3, r3, #8
  4008d8:	2b00      	cmp	r3, #0
  4008da:	d0f1      	beq.n	4008c0 <pmc_switch_mck_to_pllack+0x54>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  4008dc:	2300      	movs	r3, #0
}
  4008de:	4618      	mov	r0, r3
  4008e0:	3714      	adds	r7, #20
  4008e2:	46bd      	mov	sp, r7
  4008e4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4008e8:	4770      	bx	lr
  4008ea:	bf00      	nop
  4008ec:	400e0400 	.word	0x400e0400

004008f0 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  4008f0:	b480      	push	{r7}
  4008f2:	b083      	sub	sp, #12
  4008f4:	af00      	add	r7, sp, #0
  4008f6:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  4008f8:	687b      	ldr	r3, [r7, #4]
  4008fa:	2b01      	cmp	r3, #1
  4008fc:	d107      	bne.n	40090e <pmc_switch_sclk_to_32kxtal+0x1e>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  4008fe:	4a08      	ldr	r2, [pc, #32]	; (400920 <pmc_switch_sclk_to_32kxtal+0x30>)
  400900:	4b07      	ldr	r3, [pc, #28]	; (400920 <pmc_switch_sclk_to_32kxtal+0x30>)
  400902:	689b      	ldr	r3, [r3, #8]
  400904:	f043 4325 	orr.w	r3, r3, #2768240640	; 0xa5000000
  400908:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  40090c:	6093      	str	r3, [r2, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  40090e:	4b04      	ldr	r3, [pc, #16]	; (400920 <pmc_switch_sclk_to_32kxtal+0x30>)
  400910:	4a04      	ldr	r2, [pc, #16]	; (400924 <pmc_switch_sclk_to_32kxtal+0x34>)
  400912:	601a      	str	r2, [r3, #0]
}
  400914:	370c      	adds	r7, #12
  400916:	46bd      	mov	sp, r7
  400918:	f85d 7b04 	ldr.w	r7, [sp], #4
  40091c:	4770      	bx	lr
  40091e:	bf00      	nop
  400920:	400e1410 	.word	0x400e1410
  400924:	a5000008 	.word	0xa5000008

00400928 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  400928:	b480      	push	{r7}
  40092a:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  40092c:	4b09      	ldr	r3, [pc, #36]	; (400954 <pmc_osc_is_ready_32kxtal+0x2c>)
  40092e:	695b      	ldr	r3, [r3, #20]
  400930:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  400934:	2b00      	cmp	r3, #0
  400936:	d007      	beq.n	400948 <pmc_osc_is_ready_32kxtal+0x20>
  400938:	4b07      	ldr	r3, [pc, #28]	; (400958 <pmc_osc_is_ready_32kxtal+0x30>)
  40093a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40093c:	f003 0380 	and.w	r3, r3, #128	; 0x80
  400940:	2b00      	cmp	r3, #0
  400942:	d001      	beq.n	400948 <pmc_osc_is_ready_32kxtal+0x20>
  400944:	2301      	movs	r3, #1
  400946:	e000      	b.n	40094a <pmc_osc_is_ready_32kxtal+0x22>
  400948:	2300      	movs	r3, #0
}
  40094a:	4618      	mov	r0, r3
  40094c:	46bd      	mov	sp, r7
  40094e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400952:	4770      	bx	lr
  400954:	400e1410 	.word	0x400e1410
  400958:	400e0400 	.word	0x400e0400

0040095c <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  40095c:	b480      	push	{r7}
  40095e:	b083      	sub	sp, #12
  400960:	af00      	add	r7, sp, #0
  400962:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  400964:	4a18      	ldr	r2, [pc, #96]	; (4009c8 <pmc_switch_mainck_to_fastrc+0x6c>)
  400966:	4b18      	ldr	r3, [pc, #96]	; (4009c8 <pmc_switch_mainck_to_fastrc+0x6c>)
  400968:	6a1b      	ldr	r3, [r3, #32]
  40096a:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  40096e:	f043 0308 	orr.w	r3, r3, #8
  400972:	6213      	str	r3, [r2, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  400974:	bf00      	nop
  400976:	4b14      	ldr	r3, [pc, #80]	; (4009c8 <pmc_switch_mainck_to_fastrc+0x6c>)
  400978:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40097a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  40097e:	2b00      	cmp	r3, #0
  400980:	d0f9      	beq.n	400976 <pmc_switch_mainck_to_fastrc+0x1a>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400982:	4911      	ldr	r1, [pc, #68]	; (4009c8 <pmc_switch_mainck_to_fastrc+0x6c>)
  400984:	4b10      	ldr	r3, [pc, #64]	; (4009c8 <pmc_switch_mainck_to_fastrc+0x6c>)
  400986:	6a1b      	ldr	r3, [r3, #32]
  400988:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  40098c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  400990:	687a      	ldr	r2, [r7, #4]
  400992:	4313      	orrs	r3, r2
  400994:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400998:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  40099a:	bf00      	nop
  40099c:	4b0a      	ldr	r3, [pc, #40]	; (4009c8 <pmc_switch_mainck_to_fastrc+0x6c>)
  40099e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4009a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  4009a4:	2b00      	cmp	r3, #0
  4009a6:	d0f9      	beq.n	40099c <pmc_switch_mainck_to_fastrc+0x40>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  4009a8:	4a07      	ldr	r2, [pc, #28]	; (4009c8 <pmc_switch_mainck_to_fastrc+0x6c>)
  4009aa:	4b07      	ldr	r3, [pc, #28]	; (4009c8 <pmc_switch_mainck_to_fastrc+0x6c>)
  4009ac:	6a1b      	ldr	r3, [r3, #32]
  4009ae:	f023 739b 	bic.w	r3, r3, #20316160	; 0x1360000
  4009b2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  4009b6:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4009ba:	6213      	str	r3, [r2, #32]
			CKGR_MOR_KEY_PASSWD;
}
  4009bc:	370c      	adds	r7, #12
  4009be:	46bd      	mov	sp, r7
  4009c0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4009c4:	4770      	bx	lr
  4009c6:	bf00      	nop
  4009c8:	400e0400 	.word	0x400e0400

004009cc <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  4009cc:	b480      	push	{r7}
  4009ce:	b083      	sub	sp, #12
  4009d0:	af00      	add	r7, sp, #0
  4009d2:	6078      	str	r0, [r7, #4]
  4009d4:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  4009d6:	687b      	ldr	r3, [r7, #4]
  4009d8:	2b00      	cmp	r3, #0
  4009da:	d008      	beq.n	4009ee <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4009dc:	4916      	ldr	r1, [pc, #88]	; (400a38 <pmc_switch_mainck_to_xtal+0x6c>)
  4009de:	4b16      	ldr	r3, [pc, #88]	; (400a38 <pmc_switch_mainck_to_xtal+0x6c>)
  4009e0:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  4009e2:	4a16      	ldr	r2, [pc, #88]	; (400a3c <pmc_switch_mainck_to_xtal+0x70>)
  4009e4:	401a      	ands	r2, r3
  4009e6:	4b16      	ldr	r3, [pc, #88]	; (400a40 <pmc_switch_mainck_to_xtal+0x74>)
  4009e8:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4009ea:	620b      	str	r3, [r1, #32]
  4009ec:	e01e      	b.n	400a2c <pmc_switch_mainck_to_xtal+0x60>
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4009ee:	4912      	ldr	r1, [pc, #72]	; (400a38 <pmc_switch_mainck_to_xtal+0x6c>)
  4009f0:	4b11      	ldr	r3, [pc, #68]	; (400a38 <pmc_switch_mainck_to_xtal+0x6c>)
  4009f2:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4009f4:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  4009f8:	f023 0303 	bic.w	r3, r3, #3
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  4009fc:	683a      	ldr	r2, [r7, #0]
  4009fe:	0212      	lsls	r2, r2, #8
  400a00:	b292      	uxth	r2, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400a02:	4313      	orrs	r3, r2
  400a04:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400a08:	f043 0301 	orr.w	r3, r3, #1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400a0c:	620b      	str	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400a0e:	bf00      	nop
  400a10:	4b09      	ldr	r3, [pc, #36]	; (400a38 <pmc_switch_mainck_to_xtal+0x6c>)
  400a12:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400a14:	f003 0301 	and.w	r3, r3, #1
  400a18:	2b00      	cmp	r3, #0
  400a1a:	d0f9      	beq.n	400a10 <pmc_switch_mainck_to_xtal+0x44>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400a1c:	4a06      	ldr	r2, [pc, #24]	; (400a38 <pmc_switch_mainck_to_xtal+0x6c>)
  400a1e:	4b06      	ldr	r3, [pc, #24]	; (400a38 <pmc_switch_mainck_to_xtal+0x6c>)
  400a20:	6a1b      	ldr	r3, [r3, #32]
  400a22:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  400a26:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  400a2a:	6213      	str	r3, [r2, #32]
	}
}
  400a2c:	370c      	adds	r7, #12
  400a2e:	46bd      	mov	sp, r7
  400a30:	f85d 7b04 	ldr.w	r7, [sp], #4
  400a34:	4770      	bx	lr
  400a36:	bf00      	nop
  400a38:	400e0400 	.word	0x400e0400
  400a3c:	fec8fffc 	.word	0xfec8fffc
  400a40:	01370002 	.word	0x01370002

00400a44 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  400a44:	b480      	push	{r7}
  400a46:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400a48:	4b04      	ldr	r3, [pc, #16]	; (400a5c <pmc_osc_is_ready_mainck+0x18>)
  400a4a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400a4c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  400a50:	4618      	mov	r0, r3
  400a52:	46bd      	mov	sp, r7
  400a54:	f85d 7b04 	ldr.w	r7, [sp], #4
  400a58:	4770      	bx	lr
  400a5a:	bf00      	nop
  400a5c:	400e0400 	.word	0x400e0400

00400a60 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  400a60:	b480      	push	{r7}
  400a62:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400a64:	4b03      	ldr	r3, [pc, #12]	; (400a74 <pmc_disable_pllack+0x14>)
  400a66:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400a6a:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  400a6c:	46bd      	mov	sp, r7
  400a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400a72:	4770      	bx	lr
  400a74:	400e0400 	.word	0x400e0400

00400a78 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  400a78:	b480      	push	{r7}
  400a7a:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400a7c:	4b04      	ldr	r3, [pc, #16]	; (400a90 <pmc_is_locked_pllack+0x18>)
  400a7e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400a80:	f003 0302 	and.w	r3, r3, #2
}
  400a84:	4618      	mov	r0, r3
  400a86:	46bd      	mov	sp, r7
  400a88:	f85d 7b04 	ldr.w	r7, [sp], #4
  400a8c:	4770      	bx	lr
  400a8e:	bf00      	nop
  400a90:	400e0400 	.word	0x400e0400

00400a94 <pmc_disable_pllbck>:

/**
 * \brief Disable PLLB clock.
 */
void pmc_disable_pllbck(void)
{
  400a94:	b480      	push	{r7}
  400a96:	af00      	add	r7, sp, #0
	PMC->CKGR_PLLBR = CKGR_PLLBR_MULB(0);
  400a98:	4b03      	ldr	r3, [pc, #12]	; (400aa8 <pmc_disable_pllbck+0x14>)
  400a9a:	2200      	movs	r2, #0
  400a9c:	62da      	str	r2, [r3, #44]	; 0x2c
}
  400a9e:	46bd      	mov	sp, r7
  400aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
  400aa4:	4770      	bx	lr
  400aa6:	bf00      	nop
  400aa8:	400e0400 	.word	0x400e0400

00400aac <pmc_is_locked_pllbck>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllbck(void)
{
  400aac:	b480      	push	{r7}
  400aae:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKB);
  400ab0:	4b04      	ldr	r3, [pc, #16]	; (400ac4 <pmc_is_locked_pllbck+0x18>)
  400ab2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400ab4:	f003 0304 	and.w	r3, r3, #4
}
  400ab8:	4618      	mov	r0, r3
  400aba:	46bd      	mov	sp, r7
  400abc:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ac0:	4770      	bx	lr
  400ac2:	bf00      	nop
  400ac4:	400e0400 	.word	0x400e0400

00400ac8 <pmc_set_flash_in_wait_mode>:
 *
 * \param ul_flash_state PMC_WAIT_MODE_FLASH_STANDBY flash in standby mode,
 * PMC_WAIT_MODE_FLASH_DEEP_POWERDOWN flash in deep power down mode.
 */
void pmc_set_flash_in_wait_mode(uint32_t ul_flash_state)
{
  400ac8:	b480      	push	{r7}
  400aca:	b083      	sub	sp, #12
  400acc:	af00      	add	r7, sp, #0
  400ace:	6078      	str	r0, [r7, #4]
	ul_flash_in_wait_mode = ul_flash_state;
  400ad0:	4a03      	ldr	r2, [pc, #12]	; (400ae0 <pmc_set_flash_in_wait_mode+0x18>)
  400ad2:	687b      	ldr	r3, [r7, #4]
  400ad4:	6013      	str	r3, [r2, #0]
}
  400ad6:	370c      	adds	r7, #12
  400ad8:	46bd      	mov	sp, r7
  400ada:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ade:	4770      	bx	lr
  400ae0:	20000020 	.word	0x20000020

00400ae4 <pmc_enable_waitmode>:
 * Generally, this function will be called by pmc_sleep() in order to
 * complete all sequence entering wait mode.
 * See \ref pmc_sleep() for entering different sleep modes.
 */
void pmc_enable_waitmode(void)
{
  400ae4:	b480      	push	{r7}
  400ae6:	b083      	sub	sp, #12
  400ae8:	af00      	add	r7, sp, #0
	uint32_t i;

	/* Flash in wait mode */
	i = PMC->PMC_FSMR;
  400aea:	4b21      	ldr	r3, [pc, #132]	; (400b70 <pmc_enable_waitmode+0x8c>)
  400aec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400aee:	607b      	str	r3, [r7, #4]
	i &= ~PMC_FSMR_FLPM_Msk;
  400af0:	687b      	ldr	r3, [r7, #4]
  400af2:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
  400af6:	607b      	str	r3, [r7, #4]
	i |= ul_flash_in_wait_mode;
  400af8:	4b1e      	ldr	r3, [pc, #120]	; (400b74 <pmc_enable_waitmode+0x90>)
  400afa:	681b      	ldr	r3, [r3, #0]
  400afc:	687a      	ldr	r2, [r7, #4]
  400afe:	4313      	orrs	r3, r2
  400b00:	607b      	str	r3, [r7, #4]
	PMC->PMC_FSMR = i;
  400b02:	4a1b      	ldr	r2, [pc, #108]	; (400b70 <pmc_enable_waitmode+0x8c>)
  400b04:	687b      	ldr	r3, [r7, #4]
  400b06:	6713      	str	r3, [r2, #112]	; 0x70

	/* Set the WAITMODE bit = 1 */
	PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_WAITMODE;
  400b08:	4a19      	ldr	r2, [pc, #100]	; (400b70 <pmc_enable_waitmode+0x8c>)
  400b0a:	4b19      	ldr	r3, [pc, #100]	; (400b70 <pmc_enable_waitmode+0x8c>)
  400b0c:	6a1b      	ldr	r3, [r3, #32]
  400b0e:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400b12:	f043 0304 	orr.w	r3, r3, #4
  400b16:	6213      	str	r3, [r2, #32]

	/* Waiting for Master Clock Ready MCKRDY = 1 */
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400b18:	bf00      	nop
  400b1a:	4b15      	ldr	r3, [pc, #84]	; (400b70 <pmc_enable_waitmode+0x8c>)
  400b1c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400b1e:	f003 0308 	and.w	r3, r3, #8
  400b22:	2b00      	cmp	r3, #0
  400b24:	d0f9      	beq.n	400b1a <pmc_enable_waitmode+0x36>

	/* Waiting for MOSCRCEN bit cleared is strongly recommended
	 * to ensure that the core will not execute undesired instructions
	 */
	for (i = 0; i < 500; i++) {
  400b26:	2300      	movs	r3, #0
  400b28:	607b      	str	r3, [r7, #4]
  400b2a:	e003      	b.n	400b34 <pmc_enable_waitmode+0x50>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  400b2c:	bf00      	nop
  400b2e:	687b      	ldr	r3, [r7, #4]
  400b30:	3301      	adds	r3, #1
  400b32:	607b      	str	r3, [r7, #4]
  400b34:	687b      	ldr	r3, [r7, #4]
  400b36:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
  400b3a:	d3f7      	bcc.n	400b2c <pmc_enable_waitmode+0x48>
		__NOP();
	}
	while (!(PMC->CKGR_MOR & CKGR_MOR_MOSCRCEN));
  400b3c:	bf00      	nop
  400b3e:	4b0c      	ldr	r3, [pc, #48]	; (400b70 <pmc_enable_waitmode+0x8c>)
  400b40:	6a1b      	ldr	r3, [r3, #32]
  400b42:	f003 0308 	and.w	r3, r3, #8
  400b46:	2b00      	cmp	r3, #0
  400b48:	d0f9      	beq.n	400b3e <pmc_enable_waitmode+0x5a>

#if (!SAMG)
	/* Restore Flash in idle mode */
	i = PMC->PMC_FSMR;
  400b4a:	4b09      	ldr	r3, [pc, #36]	; (400b70 <pmc_enable_waitmode+0x8c>)
  400b4c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400b4e:	607b      	str	r3, [r7, #4]
	i &= ~PMC_FSMR_FLPM_Msk;
  400b50:	687b      	ldr	r3, [r7, #4]
  400b52:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
  400b56:	607b      	str	r3, [r7, #4]
	i |= PMC_WAIT_MODE_FLASH_IDLE;
  400b58:	687b      	ldr	r3, [r7, #4]
  400b5a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
  400b5e:	607b      	str	r3, [r7, #4]
	PMC->PMC_FSMR = i;
  400b60:	4a03      	ldr	r2, [pc, #12]	; (400b70 <pmc_enable_waitmode+0x8c>)
  400b62:	687b      	ldr	r3, [r7, #4]
  400b64:	6713      	str	r3, [r2, #112]	; 0x70
#endif
}
  400b66:	370c      	adds	r7, #12
  400b68:	46bd      	mov	sp, r7
  400b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b6e:	4770      	bx	lr
  400b70:	400e0400 	.word	0x400e0400
  400b74:	20000020 	.word	0x20000020

00400b78 <pmc_sleep>:
static volatile bool b_is_sleep_clock_used = false;
/** Callback invoked once when clocks are restored */
static pmc_callback_wakeup_clocks_restored_t callback_clocks_restored = NULL;

void pmc_sleep(int sleep_mode)
{
  400b78:	b5b0      	push	{r4, r5, r7, lr}
  400b7a:	b09c      	sub	sp, #112	; 0x70
  400b7c:	af00      	add	r7, sp, #0
  400b7e:	6078      	str	r0, [r7, #4]
	switch (sleep_mode) {
  400b80:	687b      	ldr	r3, [r7, #4]
  400b82:	3b01      	subs	r3, #1
  400b84:	2b04      	cmp	r3, #4
  400b86:	f200 81de 	bhi.w	400f46 <pmc_sleep+0x3ce>
  400b8a:	a201      	add	r2, pc, #4	; (adr r2, 400b90 <pmc_sleep+0x18>)
  400b8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400b90:	00400ba5 	.word	0x00400ba5
  400b94:	00400ba5 	.word	0x00400ba5
  400b98:	00400bc1 	.word	0x00400bc1
  400b9c:	00400bc1 	.word	0x00400bc1
  400ba0:	00400f25 	.word	0x00400f25
#if (!(SAMG51 || SAMG53 || SAMG54))
	case SAM_PM_SMODE_SLEEP_WFI:
	case SAM_PM_SMODE_SLEEP_WFE:
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SCB->SCR &= (uint32_t)~SCR_SLEEPDEEP;
  400ba4:	4a80      	ldr	r2, [pc, #512]	; (400da8 <pmc_sleep+0x230>)
  400ba6:	4b80      	ldr	r3, [pc, #512]	; (400da8 <pmc_sleep+0x230>)
  400ba8:	691b      	ldr	r3, [r3, #16]
  400baa:	f023 0304 	bic.w	r3, r3, #4
  400bae:	6113      	str	r3, [r2, #16]
		cpu_irq_enable();
  400bb0:	4b7e      	ldr	r3, [pc, #504]	; (400dac <pmc_sleep+0x234>)
  400bb2:	2201      	movs	r2, #1
  400bb4:	701a      	strb	r2, [r3, #0]
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  400bb6:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  400bba:	b662      	cpsie	i
    Wait For Interrupt is a hint instruction that suspends execution
    until one of a number of events occurs.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __WFI(void)
{
  __ASM volatile ("wfi");
  400bbc:	bf30      	wfi
		__WFI();
		break;
  400bbe:	e1c2      	b.n	400f46 <pmc_sleep+0x3ce>
#if defined(EFC1)
		uint32_t fmr1;
#endif
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAMS70 || SAME70)
		(sleep_mode == SAM_PM_SMODE_WAIT_FAST) ?
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_STANDBY) :
  400bc0:	687b      	ldr	r3, [r7, #4]
  400bc2:	2b03      	cmp	r3, #3
  400bc4:	d103      	bne.n	400bce <pmc_sleep+0x56>
  400bc6:	2000      	movs	r0, #0
  400bc8:	4b79      	ldr	r3, [pc, #484]	; (400db0 <pmc_sleep+0x238>)
  400bca:	4798      	blx	r3
  400bcc:	e003      	b.n	400bd6 <pmc_sleep+0x5e>
				pmc_set_flash_in_wait_mode(PMC_FSMR_FLPM_FLASH_DEEP_POWERDOWN);
  400bce:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
  400bd2:	4b77      	ldr	r3, [pc, #476]	; (400db0 <pmc_sleep+0x238>)
  400bd4:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  400bd6:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  400bd8:	f3bf 8f5f 	dmb	sy
#endif
		cpu_irq_disable();
  400bdc:	4b73      	ldr	r3, [pc, #460]	; (400dac <pmc_sleep+0x234>)
  400bde:	2200      	movs	r2, #0
  400be0:	701a      	strb	r2, [r3, #0]
		b_is_sleep_clock_used = true;
  400be2:	4b74      	ldr	r3, [pc, #464]	; (400db4 <pmc_sleep+0x23c>)
  400be4:	2201      	movs	r2, #1
  400be6:	701a      	strb	r2, [r3, #0]
		/* Backup the sub-system 1 status and stop sub-system 1 */
		uint32_t cpclk_backup = PMC->PMC_SCSR &
				(PMC_SCSR_CPCK | PMC_SCSR_CPBMCK);
		PMC->PMC_SCDR = cpclk_backup | PMC_SCDR_CPKEY_PASSWD;
#endif
		pmc_save_clock_settings(&mor, &pllr0, &pllr1, &mckr, &fmr,
  400be8:	687b      	ldr	r3, [r7, #4]
  400bea:	2b04      	cmp	r3, #4
  400bec:	bf0c      	ite	eq
  400bee:	2301      	moveq	r3, #1
  400bf0:	2300      	movne	r3, #0
  400bf2:	b2da      	uxtb	r2, r3
  400bf4:	f107 0320 	add.w	r3, r7, #32
  400bf8:	66fb      	str	r3, [r7, #108]	; 0x6c
  400bfa:	f107 031c 	add.w	r3, r7, #28
  400bfe:	66bb      	str	r3, [r7, #104]	; 0x68
  400c00:	f107 0318 	add.w	r3, r7, #24
  400c04:	667b      	str	r3, [r7, #100]	; 0x64
  400c06:	f107 0314 	add.w	r3, r7, #20
  400c0a:	663b      	str	r3, [r7, #96]	; 0x60
  400c0c:	f107 0310 	add.w	r3, r7, #16
  400c10:	65fb      	str	r3, [r7, #92]	; 0x5c
  400c12:	f107 030c 	add.w	r3, r7, #12
  400c16:	65bb      	str	r3, [r7, #88]	; 0x58
  400c18:	4613      	mov	r3, r2
  400c1a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
#if defined(EFC1)
		uint32_t *p_fmr_setting1,
#endif
		const bool disable_xtal)
{
	uint32_t mor  = PMC->CKGR_MOR;
  400c1e:	4b66      	ldr	r3, [pc, #408]	; (400db8 <pmc_sleep+0x240>)
  400c20:	6a1b      	ldr	r3, [r3, #32]
  400c22:	653b      	str	r3, [r7, #80]	; 0x50
	uint32_t mckr = PMC->PMC_MCKR;
  400c24:	4b64      	ldr	r3, [pc, #400]	; (400db8 <pmc_sleep+0x240>)
  400c26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400c28:	64fb      	str	r3, [r7, #76]	; 0x4c
	uint32_t fmr  = EFC0->EEFC_FMR;
  400c2a:	4b64      	ldr	r3, [pc, #400]	; (400dbc <pmc_sleep+0x244>)
  400c2c:	681b      	ldr	r3, [r3, #0]
  400c2e:	64bb      	str	r3, [r7, #72]	; 0x48
# if defined(EFC1)
	uint32_t fmr1 = EFC1->EEFC_FMR;
  400c30:	4b63      	ldr	r3, [pc, #396]	; (400dc0 <pmc_sleep+0x248>)
  400c32:	681b      	ldr	r3, [r3, #0]
  400c34:	647b      	str	r3, [r7, #68]	; 0x44
# endif

	if (p_osc_setting) {
  400c36:	6efb      	ldr	r3, [r7, #108]	; 0x6c
  400c38:	2b00      	cmp	r3, #0
  400c3a:	d002      	beq.n	400c42 <pmc_sleep+0xca>
		*p_osc_setting = mor;
  400c3c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
  400c3e:	6d3a      	ldr	r2, [r7, #80]	; 0x50
  400c40:	601a      	str	r2, [r3, #0]
	}
	if (p_pll0_setting) {
  400c42:	6ebb      	ldr	r3, [r7, #104]	; 0x68
  400c44:	2b00      	cmp	r3, #0
  400c46:	d003      	beq.n	400c50 <pmc_sleep+0xd8>
		*p_pll0_setting = PMC->CKGR_PLLAR;
  400c48:	4b5b      	ldr	r3, [pc, #364]	; (400db8 <pmc_sleep+0x240>)
  400c4a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  400c4c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
  400c4e:	601a      	str	r2, [r3, #0]
	}
	if (p_pll1_setting) {
  400c50:	6e7b      	ldr	r3, [r7, #100]	; 0x64
  400c52:	2b00      	cmp	r3, #0
  400c54:	d003      	beq.n	400c5e <pmc_sleep+0xe6>
#if (SAM3S || SAM4S || SAM4C || SAM4CM || SAM4CP)
		*p_pll1_setting = PMC->CKGR_PLLBR;
  400c56:	4b58      	ldr	r3, [pc, #352]	; (400db8 <pmc_sleep+0x240>)
  400c58:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  400c5a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
  400c5c:	601a      	str	r2, [r3, #0]
		*p_pll1_setting = PMC->CKGR_UCKR;
#else
		*p_pll1_setting = 0;
#endif
	}
	if (p_mck_setting) {
  400c5e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
  400c60:	2b00      	cmp	r3, #0
  400c62:	d002      	beq.n	400c6a <pmc_sleep+0xf2>
		*p_mck_setting  = mckr;
  400c64:	6e3b      	ldr	r3, [r7, #96]	; 0x60
  400c66:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
  400c68:	601a      	str	r2, [r3, #0]
	}
	if (p_fmr_setting) {
  400c6a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
  400c6c:	2b00      	cmp	r3, #0
  400c6e:	d002      	beq.n	400c76 <pmc_sleep+0xfe>
		*p_fmr_setting  = fmr;
  400c70:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
  400c72:	6cba      	ldr	r2, [r7, #72]	; 0x48
  400c74:	601a      	str	r2, [r3, #0]
	}
#if defined(EFC1)
	if (p_fmr_setting1) {
  400c76:	6dbb      	ldr	r3, [r7, #88]	; 0x58
  400c78:	2b00      	cmp	r3, #0
  400c7a:	d002      	beq.n	400c82 <pmc_sleep+0x10a>
		*p_fmr_setting1 = fmr1;
  400c7c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
  400c7e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
  400c80:	601a      	str	r2, [r3, #0]
	}
#endif

	/* Enable FAST RC */
	PMC->CKGR_MOR = CKGR_MOR_KEY_PASSWD | mor | CKGR_MOR_MOSCRCEN;
  400c82:	4a4d      	ldr	r2, [pc, #308]	; (400db8 <pmc_sleep+0x240>)
  400c84:	6d3b      	ldr	r3, [r7, #80]	; 0x50
  400c86:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400c8a:	f043 0308 	orr.w	r3, r3, #8
  400c8e:	6213      	str	r3, [r2, #32]
	/* if MCK source is PLL, switch to mainck */
	if ((mckr & PMC_MCKR_CSS_Msk) > PMC_MCKR_CSS_MAIN_CLK) {
  400c90:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  400c92:	f003 0303 	and.w	r3, r3, #3
  400c96:	2b01      	cmp	r3, #1
  400c98:	d90e      	bls.n	400cb8 <pmc_sleep+0x140>
		/* MCK -> MAINCK */
		mckr = (mckr & (~PMC_MCKR_CSS_Msk)) | PMC_MCKR_CSS_MAIN_CLK;
  400c9a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  400c9c:	f023 0303 	bic.w	r3, r3, #3
  400ca0:	f043 0301 	orr.w	r3, r3, #1
  400ca4:	64fb      	str	r3, [r7, #76]	; 0x4c
		PMC->PMC_MCKR = mckr;
  400ca6:	4a44      	ldr	r2, [pc, #272]	; (400db8 <pmc_sleep+0x240>)
  400ca8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  400caa:	6313      	str	r3, [r2, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400cac:	4b42      	ldr	r3, [pc, #264]	; (400db8 <pmc_sleep+0x240>)
  400cae:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400cb0:	f003 0308 	and.w	r3, r3, #8
  400cb4:	2b00      	cmp	r3, #0
  400cb6:	d0f9      	beq.n	400cac <pmc_sleep+0x134>
	}
	/* MCK prescale -> 1 */
	if (mckr & PMC_MCKR_PRES_Msk) {
  400cb8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  400cba:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400cbe:	2b00      	cmp	r3, #0
  400cc0:	d00c      	beq.n	400cdc <pmc_sleep+0x164>
		mckr = (mckr & (~PMC_MCKR_PRES_Msk));
  400cc2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  400cc4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400cc8:	64fb      	str	r3, [r7, #76]	; 0x4c
		PMC->PMC_MCKR = mckr;
  400cca:	4a3b      	ldr	r2, [pc, #236]	; (400db8 <pmc_sleep+0x240>)
  400ccc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  400cce:	6313      	str	r3, [r2, #48]	; 0x30
		while(!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400cd0:	4b39      	ldr	r3, [pc, #228]	; (400db8 <pmc_sleep+0x240>)
  400cd2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400cd4:	f003 0308 	and.w	r3, r3, #8
  400cd8:	2b00      	cmp	r3, #0
  400cda:	d0f9      	beq.n	400cd0 <pmc_sleep+0x158>
	}
	/* Disable PLLs */
	pmc_disable_pllack();
  400cdc:	4b39      	ldr	r3, [pc, #228]	; (400dc4 <pmc_sleep+0x24c>)
  400cde:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM4C || SAM4CM || SAM4CP)
	pmc_disable_pllbck();
  400ce0:	4b39      	ldr	r3, [pc, #228]	; (400dc8 <pmc_sleep+0x250>)
  400ce2:	4798      	blx	r3
	pmc_disable_upll_clock();
#endif

	/* Prepare for entering WAIT mode */
	/* Wait fast RC ready */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  400ce4:	4b34      	ldr	r3, [pc, #208]	; (400db8 <pmc_sleep+0x240>)
  400ce6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400ce8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  400cec:	2b00      	cmp	r3, #0
  400cee:	d0f9      	beq.n	400ce4 <pmc_sleep+0x16c>
	EFC0->EEFC_FMR = (fmr & (~EEFC_FMR_FWS_Msk)) | EEFC_FMR_FWS(1);

	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) | CKGR_MOR_MOSCRCF_24_MHz |
			CKGR_MOR_KEY_PASSWD;
#else
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  400cf0:	4a31      	ldr	r2, [pc, #196]	; (400db8 <pmc_sleep+0x240>)
  400cf2:	4b31      	ldr	r3, [pc, #196]	; (400db8 <pmc_sleep+0x240>)
  400cf4:	6a1b      	ldr	r3, [r3, #32]
  400cf6:	f023 739b 	bic.w	r3, r3, #20316160	; 0x1360000
  400cfa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  400cfe:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400d02:	6213      	str	r3, [r2, #32]
			CKGR_MOR_KEY_PASSWD;
#endif
	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  400d04:	4b2c      	ldr	r3, [pc, #176]	; (400db8 <pmc_sleep+0x240>)
  400d06:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400d08:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
  400d0c:	2b00      	cmp	r3, #0
  400d0e:	d0f9      	beq.n	400d04 <pmc_sleep+0x18c>

#if (!SAMG)
	/* FWS update */
	EFC0->EEFC_FMR = fmr & (~EEFC_FMR_FWS_Msk);
  400d10:	4a2a      	ldr	r2, [pc, #168]	; (400dbc <pmc_sleep+0x244>)
  400d12:	6cbb      	ldr	r3, [r7, #72]	; 0x48
  400d14:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
  400d18:	6013      	str	r3, [r2, #0]
#if defined(EFC1)
	EFC1->EEFC_FMR = fmr1 & (~EEFC_FMR_FWS_Msk);
  400d1a:	4a29      	ldr	r2, [pc, #164]	; (400dc0 <pmc_sleep+0x248>)
  400d1c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
  400d1e:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
  400d22:	6013      	str	r3, [r2, #0]
#endif
#endif

	/* Disable XTALs */
	if (disable_xtal) {
  400d24:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
  400d28:	2b00      	cmp	r3, #0
  400d2a:	d009      	beq.n	400d40 <pmc_sleep+0x1c8>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400d2c:	4a22      	ldr	r2, [pc, #136]	; (400db8 <pmc_sleep+0x240>)
  400d2e:	4b22      	ldr	r3, [pc, #136]	; (400db8 <pmc_sleep+0x240>)
  400d30:	6a1b      	ldr	r3, [r3, #32]
  400d32:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  400d36:	f023 0301 	bic.w	r3, r3, #1
  400d3a:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400d3e:	6213      	str	r3, [r2, #32]
				&fmr1,
#endif
				(sleep_mode == SAM_PM_SMODE_WAIT));

		/* Enter wait mode */
		cpu_irq_enable();
  400d40:	4b1a      	ldr	r3, [pc, #104]	; (400dac <pmc_sleep+0x234>)
  400d42:	2201      	movs	r2, #1
  400d44:	701a      	strb	r2, [r3, #0]
  400d46:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  400d4a:	b662      	cpsie	i

		pmc_enable_waitmode();
  400d4c:	4b1f      	ldr	r3, [pc, #124]	; (400dcc <pmc_sleep+0x254>)
  400d4e:	4798      	blx	r3
  This function disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
  400d50:	b672      	cpsid	i
  400d52:	f3bf 8f5f 	dmb	sy

		cpu_irq_disable();
  400d56:	4b15      	ldr	r3, [pc, #84]	; (400dac <pmc_sleep+0x234>)
  400d58:	2200      	movs	r2, #0
  400d5a:	701a      	strb	r2, [r3, #0]
		pmc_restore_clock_setting(mor, pllr0, pllr1, mckr, fmr
  400d5c:	6a3d      	ldr	r5, [r7, #32]
  400d5e:	69fc      	ldr	r4, [r7, #28]
  400d60:	69b8      	ldr	r0, [r7, #24]
  400d62:	6979      	ldr	r1, [r7, #20]
  400d64:	693a      	ldr	r2, [r7, #16]
  400d66:	68fb      	ldr	r3, [r7, #12]
  400d68:	643d      	str	r5, [r7, #64]	; 0x40
  400d6a:	63fc      	str	r4, [r7, #60]	; 0x3c
  400d6c:	63b8      	str	r0, [r7, #56]	; 0x38
  400d6e:	6379      	str	r1, [r7, #52]	; 0x34
  400d70:	633a      	str	r2, [r7, #48]	; 0x30
  400d72:	62fb      	str	r3, [r7, #44]	; 0x2c
		, const uint32_t fmr_setting1
#endif
		)
{
	uint32_t mckr;
	uint32_t pll_sr = 0;
  400d74:	2300      	movs	r3, #0
  400d76:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Switch mainck to external xtal */
	if (CKGR_MOR_MOSCXTBY == (osc_setting & CKGR_MOR_MOSCXTBY)) {
  400d78:	6c3b      	ldr	r3, [r7, #64]	; 0x40
  400d7a:	f003 0302 	and.w	r3, r3, #2
  400d7e:	2b00      	cmp	r3, #0
  400d80:	d02a      	beq.n	400dd8 <pmc_sleep+0x260>
		/* Bypass mode */
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400d82:	490d      	ldr	r1, [pc, #52]	; (400db8 <pmc_sleep+0x240>)
  400d84:	4b0c      	ldr	r3, [pc, #48]	; (400db8 <pmc_sleep+0x240>)
  400d86:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400d88:	4a11      	ldr	r2, [pc, #68]	; (400dd0 <pmc_sleep+0x258>)
  400d8a:	401a      	ands	r2, r3
  400d8c:	4b11      	ldr	r3, [pc, #68]	; (400dd4 <pmc_sleep+0x25c>)
  400d8e:	4313      	orrs	r3, r2
	uint32_t pll_sr = 0;

	/* Switch mainck to external xtal */
	if (CKGR_MOR_MOSCXTBY == (osc_setting & CKGR_MOR_MOSCXTBY)) {
		/* Bypass mode */
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400d90:	620b      	str	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  400d92:	4a09      	ldr	r2, [pc, #36]	; (400db8 <pmc_sleep+0x240>)
  400d94:	4b08      	ldr	r3, [pc, #32]	; (400db8 <pmc_sleep+0x240>)
  400d96:	6a1b      	ldr	r3, [r3, #32]
					~CKGR_MOR_MOSCRCF_Msk)
				| CKGR_MOR_KEY_PASSWD;
  400d98:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  400d9c:	f023 0378 	bic.w	r3, r3, #120	; 0x78
  400da0:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
	if (CKGR_MOR_MOSCXTBY == (osc_setting & CKGR_MOR_MOSCXTBY)) {
		/* Bypass mode */
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  400da4:	6213      	str	r3, [r2, #32]
  400da6:	e052      	b.n	400e4e <pmc_sleep+0x2d6>
  400da8:	e000ed00 	.word	0xe000ed00
  400dac:	2000001c 	.word	0x2000001c
  400db0:	00400ac9 	.word	0x00400ac9
  400db4:	200004e4 	.word	0x200004e4
  400db8:	400e0400 	.word	0x400e0400
  400dbc:	400e0a00 	.word	0x400e0a00
  400dc0:	400e0c00 	.word	0x400e0c00
  400dc4:	00400a61 	.word	0x00400a61
  400dc8:	00400a95 	.word	0x00400a95
  400dcc:	00400ae5 	.word	0x00400ae5
  400dd0:	fec8fffc 	.word	0xfec8fffc
  400dd4:	01370002 	.word	0x01370002
					~CKGR_MOR_MOSCRCF_Msk)
				| CKGR_MOR_KEY_PASSWD;
	} else if (CKGR_MOR_MOSCXTEN == (osc_setting & CKGR_MOR_MOSCXTEN)) {
  400dd8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
  400dda:	f003 0301 	and.w	r3, r3, #1
  400dde:	2b00      	cmp	r3, #0
  400de0:	d035      	beq.n	400e4e <pmc_sleep+0x2d6>
		/* Enable External XTAL */
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCXTEN)) {
  400de2:	4b5a      	ldr	r3, [pc, #360]	; (400f4c <pmc_sleep+0x3d4>)
  400de4:	6a1b      	ldr	r3, [r3, #32]
  400de6:	f003 0301 	and.w	r3, r3, #1
  400dea:	2b00      	cmp	r3, #0
  400dec:	d111      	bne.n	400e12 <pmc_sleep+0x29a>
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400dee:	4a57      	ldr	r2, [pc, #348]	; (400f4c <pmc_sleep+0x3d4>)
  400df0:	4b56      	ldr	r3, [pc, #344]	; (400f4c <pmc_sleep+0x3d4>)
  400df2:	6a1b      	ldr	r3, [r3, #32]
					CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN;
  400df4:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  400df8:	f023 0303 	bic.w	r3, r3, #3
  400dfc:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400e00:	f043 0301 	orr.w	r3, r3, #1
					~CKGR_MOR_MOSCRCF_Msk)
				| CKGR_MOR_KEY_PASSWD;
	} else if (CKGR_MOR_MOSCXTEN == (osc_setting & CKGR_MOR_MOSCXTEN)) {
		/* Enable External XTAL */
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCXTEN)) {
			PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400e04:	6213      	str	r3, [r2, #32]
					CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN;
			/* Wait the Xtal to stabilize */
			while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400e06:	4b51      	ldr	r3, [pc, #324]	; (400f4c <pmc_sleep+0x3d4>)
  400e08:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400e0a:	f003 0301 	and.w	r3, r3, #1
  400e0e:	2b00      	cmp	r3, #0
  400e10:	d0f9      	beq.n	400e06 <pmc_sleep+0x28e>
		}
		/* Select External XTAL */
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
  400e12:	4b4e      	ldr	r3, [pc, #312]	; (400f4c <pmc_sleep+0x3d4>)
  400e14:	6a1b      	ldr	r3, [r3, #32]
  400e16:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  400e1a:	2b00      	cmp	r3, #0
  400e1c:	d10d      	bne.n	400e3a <pmc_sleep+0x2c2>
			PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400e1e:	4a4b      	ldr	r2, [pc, #300]	; (400f4c <pmc_sleep+0x3d4>)
  400e20:	4b4a      	ldr	r3, [pc, #296]	; (400f4c <pmc_sleep+0x3d4>)
  400e22:	6a1b      	ldr	r3, [r3, #32]
  400e24:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  400e28:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  400e2c:	6213      	str	r3, [r2, #32]
			while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
  400e2e:	4b47      	ldr	r3, [pc, #284]	; (400f4c <pmc_sleep+0x3d4>)
  400e30:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400e32:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
  400e36:	2b00      	cmp	r3, #0
  400e38:	d0f9      	beq.n	400e2e <pmc_sleep+0x2b6>
		}
		/* Disable Fast RC */
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  400e3a:	4a44      	ldr	r2, [pc, #272]	; (400f4c <pmc_sleep+0x3d4>)
  400e3c:	4b43      	ldr	r3, [pc, #268]	; (400f4c <pmc_sleep+0x3d4>)
  400e3e:	6a1b      	ldr	r3, [r3, #32]
						~CKGR_MOR_MOSCRCF_Msk)
					| CKGR_MOR_KEY_PASSWD;
  400e40:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  400e44:	f023 0378 	bic.w	r3, r3, #120	; 0x78
  400e48:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
		if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
			PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
			while (!(PMC->PMC_SR & PMC_SR_MOSCSELS));
		}
		/* Disable Fast RC */
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCEN &
  400e4c:	6213      	str	r3, [r2, #32]
						~CKGR_MOR_MOSCRCF_Msk)
					| CKGR_MOR_KEY_PASSWD;
	}

	if (pll0_setting & CKGR_PLLAR_MULA_Msk) {
  400e4e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
  400e50:	4b3f      	ldr	r3, [pc, #252]	; (400f50 <pmc_sleep+0x3d8>)
  400e52:	4013      	ands	r3, r2
  400e54:	2b00      	cmp	r3, #0
  400e56:	d008      	beq.n	400e6a <pmc_sleep+0x2f2>
#if (SAM4C || SAM4CM || SAMG || SAM4CP)
		PMC->CKGR_PLLAR = pll0_setting;
#else
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | pll0_setting;
  400e58:	4a3c      	ldr	r2, [pc, #240]	; (400f4c <pmc_sleep+0x3d4>)
  400e5a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
  400e5c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  400e60:	6293      	str	r3, [r2, #40]	; 0x28
#endif
		pll_sr |= PMC_SR_LOCKA;
  400e62:	6abb      	ldr	r3, [r7, #40]	; 0x28
  400e64:	f043 0302 	orr.w	r3, r3, #2
  400e68:	62bb      	str	r3, [r7, #40]	; 0x28
	}
#if (SAM3S || SAM4S || SAM4C || SAM4CM || SAM4CP)
	if (pll1_setting & CKGR_PLLBR_MULB_Msk) {
  400e6a:	6bba      	ldr	r2, [r7, #56]	; 0x38
  400e6c:	4b38      	ldr	r3, [pc, #224]	; (400f50 <pmc_sleep+0x3d8>)
  400e6e:	4013      	ands	r3, r2
  400e70:	2b00      	cmp	r3, #0
  400e72:	d006      	beq.n	400e82 <pmc_sleep+0x30a>
		PMC->CKGR_PLLBR = pll1_setting;
  400e74:	4a35      	ldr	r2, [pc, #212]	; (400f4c <pmc_sleep+0x3d4>)
  400e76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  400e78:	62d3      	str	r3, [r2, #44]	; 0x2c
		pll_sr |= PMC_SR_LOCKB;
  400e7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
  400e7c:	f043 0304 	orr.w	r3, r3, #4
  400e80:	62bb      	str	r3, [r7, #40]	; 0x28
	}
#else
	UNUSED(pll1_setting);
#endif
	/* Wait MCK source ready */
	switch(mck_setting & PMC_MCKR_CSS_Msk) {
  400e82:	6b7b      	ldr	r3, [r7, #52]	; 0x34
  400e84:	f003 0303 	and.w	r3, r3, #3
  400e88:	2b02      	cmp	r3, #2
  400e8a:	d002      	beq.n	400e92 <pmc_sleep+0x31a>
  400e8c:	2b03      	cmp	r3, #3
  400e8e:	d007      	beq.n	400ea0 <pmc_sleep+0x328>
  400e90:	e00c      	b.n	400eac <pmc_sleep+0x334>
	case PMC_MCKR_CSS_PLLA_CLK:
		while (!(PMC->PMC_SR & PMC_SR_LOCKA));
  400e92:	4b2e      	ldr	r3, [pc, #184]	; (400f4c <pmc_sleep+0x3d4>)
  400e94:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400e96:	f003 0302 	and.w	r3, r3, #2
  400e9a:	2b00      	cmp	r3, #0
  400e9c:	d0f9      	beq.n	400e92 <pmc_sleep+0x31a>
  400e9e:	e005      	b.n	400eac <pmc_sleep+0x334>
		break;
#if (SAM3S || SAM4S || SAM4C || SAM4CM || SAM4CP)
	case PMC_MCKR_CSS_PLLB_CLK:
		while (!(PMC->PMC_SR & PMC_SR_LOCKB));
  400ea0:	4b2a      	ldr	r3, [pc, #168]	; (400f4c <pmc_sleep+0x3d4>)
  400ea2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400ea4:	f003 0304 	and.w	r3, r3, #4
  400ea8:	2b00      	cmp	r3, #0
  400eaa:	d0f9      	beq.n	400ea0 <pmc_sleep+0x328>
		break;
#endif
	}

	/* Switch to faster clock */
	mckr = PMC->PMC_MCKR;
  400eac:	4b27      	ldr	r3, [pc, #156]	; (400f4c <pmc_sleep+0x3d4>)
  400eae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400eb0:	627b      	str	r3, [r7, #36]	; 0x24

	/* Set PRES */
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  400eb2:	4926      	ldr	r1, [pc, #152]	; (400f4c <pmc_sleep+0x3d4>)
  400eb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400eb6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
		| (mck_setting & PMC_MCKR_PRES_Msk);
  400eba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
  400ebc:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400ec0:	4313      	orrs	r3, r2

	/* Switch to faster clock */
	mckr = PMC->PMC_MCKR;

	/* Set PRES */
	PMC->PMC_MCKR = (mckr & ~PMC_MCKR_PRES_Msk)
  400ec2:	630b      	str	r3, [r1, #48]	; 0x30
		| (mck_setting & PMC_MCKR_PRES_Msk);
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400ec4:	4b21      	ldr	r3, [pc, #132]	; (400f4c <pmc_sleep+0x3d4>)
  400ec6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400ec8:	f003 0308 	and.w	r3, r3, #8
  400ecc:	2b00      	cmp	r3, #0
  400ece:	d0f9      	beq.n	400ec4 <pmc_sleep+0x34c>

	/* Restore flash wait states */
	EFC0->EEFC_FMR = fmr_setting;
  400ed0:	4a20      	ldr	r2, [pc, #128]	; (400f54 <pmc_sleep+0x3dc>)
  400ed2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
  400ed4:	6013      	str	r3, [r2, #0]
#if defined(EFC1)
	EFC1->EEFC_FMR = fmr_setting1;
  400ed6:	4a20      	ldr	r2, [pc, #128]	; (400f58 <pmc_sleep+0x3e0>)
  400ed8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400eda:	6013      	str	r3, [r2, #0]
#endif

	/* Set CSS and others */
	PMC->PMC_MCKR = mck_setting;
  400edc:	4a1b      	ldr	r2, [pc, #108]	; (400f4c <pmc_sleep+0x3d4>)
  400ede:	6b7b      	ldr	r3, [r7, #52]	; 0x34
  400ee0:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400ee2:	4b1a      	ldr	r3, [pc, #104]	; (400f4c <pmc_sleep+0x3d4>)
  400ee4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400ee6:	f003 0308 	and.w	r3, r3, #8
  400eea:	2b00      	cmp	r3, #0
  400eec:	d0f9      	beq.n	400ee2 <pmc_sleep+0x36a>

	/* Waiting all restored PLLs ready */
	while (!(PMC->PMC_SR & pll_sr));
  400eee:	4b17      	ldr	r3, [pc, #92]	; (400f4c <pmc_sleep+0x3d4>)
  400ef0:	6e9a      	ldr	r2, [r3, #104]	; 0x68
  400ef2:	6abb      	ldr	r3, [r7, #40]	; 0x28
  400ef4:	4013      	ands	r3, r2
  400ef6:	2b00      	cmp	r3, #0
  400ef8:	d0f9      	beq.n	400eee <pmc_sleep+0x376>

#if (SAM4C || SAM4CM || SAM4CP)
		/* Restore the sub-system 1 */
		PMC->PMC_SCER = cpclk_backup | PMC_SCER_CPKEY_PASSWD;
#endif
		b_is_sleep_clock_used = false;
  400efa:	4b18      	ldr	r3, [pc, #96]	; (400f5c <pmc_sleep+0x3e4>)
  400efc:	2200      	movs	r2, #0
  400efe:	701a      	strb	r2, [r3, #0]
		if (callback_clocks_restored) {
  400f00:	4b17      	ldr	r3, [pc, #92]	; (400f60 <pmc_sleep+0x3e8>)
  400f02:	681b      	ldr	r3, [r3, #0]
  400f04:	2b00      	cmp	r3, #0
  400f06:	d005      	beq.n	400f14 <pmc_sleep+0x39c>
			callback_clocks_restored();
  400f08:	4b15      	ldr	r3, [pc, #84]	; (400f60 <pmc_sleep+0x3e8>)
  400f0a:	681b      	ldr	r3, [r3, #0]
  400f0c:	4798      	blx	r3
			callback_clocks_restored = NULL;
  400f0e:	4b14      	ldr	r3, [pc, #80]	; (400f60 <pmc_sleep+0x3e8>)
  400f10:	2200      	movs	r2, #0
  400f12:	601a      	str	r2, [r3, #0]
		}
		cpu_irq_enable();
  400f14:	4b13      	ldr	r3, [pc, #76]	; (400f64 <pmc_sleep+0x3ec>)
  400f16:	2201      	movs	r2, #1
  400f18:	701a      	strb	r2, [r3, #0]
  400f1a:	f3bf 8f5f 	dmb	sy
  This function enables IRQ interrupts by clearing the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
  400f1e:	b662      	cpsie	i

		break;
  400f20:	bf00      	nop
  400f22:	e010      	b.n	400f46 <pmc_sleep+0x3ce>
	}
#if (!(SAMG51 || SAMG53 || SAMG54))
	case SAM_PM_SMODE_BACKUP:
		SCB->SCR |= SCR_SLEEPDEEP;
  400f24:	4a10      	ldr	r2, [pc, #64]	; (400f68 <pmc_sleep+0x3f0>)
  400f26:	4b10      	ldr	r3, [pc, #64]	; (400f68 <pmc_sleep+0x3f0>)
  400f28:	691b      	ldr	r3, [r3, #16]
  400f2a:	f043 0304 	orr.w	r3, r3, #4
  400f2e:	6113      	str	r3, [r2, #16]
#if (SAM4S || SAM4E || SAM4N || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAMS70 || SAME70)
		SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_VROFF_STOP_VREG;
  400f30:	4b0e      	ldr	r3, [pc, #56]	; (400f6c <pmc_sleep+0x3f4>)
  400f32:	4a0f      	ldr	r2, [pc, #60]	; (400f70 <pmc_sleep+0x3f8>)
  400f34:	601a      	str	r2, [r3, #0]
		cpu_irq_enable();
  400f36:	4b0b      	ldr	r3, [pc, #44]	; (400f64 <pmc_sleep+0x3ec>)
  400f38:	2201      	movs	r2, #1
  400f3a:	701a      	strb	r2, [r3, #0]
  400f3c:	f3bf 8f5f 	dmb	sy
  400f40:	b662      	cpsie	i
    Wait For Interrupt is a hint instruction that suspends execution
    until one of a number of events occurs.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __WFI(void)
{
  __ASM volatile ("wfi");
  400f42:	bf30      	wfi
		__WFI() ;
#else
		cpu_irq_enable();
		__WFE() ;
#endif
		break;
  400f44:	bf00      	nop
#endif
	}
}
  400f46:	3770      	adds	r7, #112	; 0x70
  400f48:	46bd      	mov	sp, r7
  400f4a:	bdb0      	pop	{r4, r5, r7, pc}
  400f4c:	400e0400 	.word	0x400e0400
  400f50:	07ff0000 	.word	0x07ff0000
  400f54:	400e0a00 	.word	0x400e0a00
  400f58:	400e0c00 	.word	0x400e0c00
  400f5c:	200004e4 	.word	0x200004e4
  400f60:	200004e8 	.word	0x200004e8
  400f64:	2000001c 	.word	0x2000001c
  400f68:	e000ed00 	.word	0xe000ed00
  400f6c:	400e1410 	.word	0x400e1410
  400f70:	a5000004 	.word	0xa5000004

00400f74 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  400f74:	b580      	push	{r7, lr}
  400f76:	b084      	sub	sp, #16
  400f78:	af00      	add	r7, sp, #0
	uint32_t *pSrc, *pDest;

	/* Initialize the relocate segment */
	pSrc = &_etext;
  400f7a:	4b27      	ldr	r3, [pc, #156]	; (401018 <Reset_Handler+0xa4>)
  400f7c:	60fb      	str	r3, [r7, #12]
	pDest = &_srelocate;
  400f7e:	4b27      	ldr	r3, [pc, #156]	; (40101c <Reset_Handler+0xa8>)
  400f80:	60bb      	str	r3, [r7, #8]

	if (pSrc > pDest) {
  400f82:	68fa      	ldr	r2, [r7, #12]
  400f84:	68bb      	ldr	r3, [r7, #8]
  400f86:	429a      	cmp	r2, r3
  400f88:	d90d      	bls.n	400fa6 <Reset_Handler+0x32>
		for (; pDest < &_erelocate;) {
  400f8a:	e007      	b.n	400f9c <Reset_Handler+0x28>
			*pDest++ = *pSrc++;
  400f8c:	68bb      	ldr	r3, [r7, #8]
  400f8e:	1d1a      	adds	r2, r3, #4
  400f90:	60ba      	str	r2, [r7, #8]
  400f92:	68fa      	ldr	r2, [r7, #12]
  400f94:	1d11      	adds	r1, r2, #4
  400f96:	60f9      	str	r1, [r7, #12]
  400f98:	6812      	ldr	r2, [r2, #0]
  400f9a:	601a      	str	r2, [r3, #0]
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
		for (; pDest < &_erelocate;) {
  400f9c:	68bb      	ldr	r3, [r7, #8]
  400f9e:	4a20      	ldr	r2, [pc, #128]	; (401020 <Reset_Handler+0xac>)
  400fa0:	4293      	cmp	r3, r2
  400fa2:	d3f3      	bcc.n	400f8c <Reset_Handler+0x18>
  400fa4:	e020      	b.n	400fe8 <Reset_Handler+0x74>
			*pDest++ = *pSrc++;
		}
	} else if (pSrc < pDest) {
  400fa6:	68fa      	ldr	r2, [r7, #12]
  400fa8:	68bb      	ldr	r3, [r7, #8]
  400faa:	429a      	cmp	r2, r3
  400fac:	d21c      	bcs.n	400fe8 <Reset_Handler+0x74>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  400fae:	4a1c      	ldr	r2, [pc, #112]	; (401020 <Reset_Handler+0xac>)
  400fb0:	4b1a      	ldr	r3, [pc, #104]	; (40101c <Reset_Handler+0xa8>)
  400fb2:	1ad3      	subs	r3, r2, r3
  400fb4:	607b      	str	r3, [r7, #4]
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  400fb6:	68fa      	ldr	r2, [r7, #12]
  400fb8:	687b      	ldr	r3, [r7, #4]
  400fba:	4413      	add	r3, r2
  400fbc:	3b04      	subs	r3, #4
  400fbe:	60fb      	str	r3, [r7, #12]
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
  400fc0:	68ba      	ldr	r2, [r7, #8]
  400fc2:	687b      	ldr	r3, [r7, #4]
  400fc4:	4413      	add	r3, r2
  400fc6:	3b04      	subs	r3, #4
  400fc8:	60bb      	str	r3, [r7, #8]
		for (;nb_bytes;nb_bytes -= 4) {
  400fca:	e00a      	b.n	400fe2 <Reset_Handler+0x6e>
			*pDest-- = *pSrc--;
  400fcc:	68bb      	ldr	r3, [r7, #8]
  400fce:	1f1a      	subs	r2, r3, #4
  400fd0:	60ba      	str	r2, [r7, #8]
  400fd2:	68fa      	ldr	r2, [r7, #12]
  400fd4:	1f11      	subs	r1, r2, #4
  400fd6:	60f9      	str	r1, [r7, #12]
  400fd8:	6812      	ldr	r2, [r2, #0]
  400fda:	601a      	str	r2, [r3, #0]
		}
	} else if (pSrc < pDest) {
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  400fdc:	687b      	ldr	r3, [r7, #4]
  400fde:	3b04      	subs	r3, #4
  400fe0:	607b      	str	r3, [r7, #4]
  400fe2:	687b      	ldr	r3, [r7, #4]
  400fe4:	2b00      	cmp	r3, #0
  400fe6:	d1f1      	bne.n	400fcc <Reset_Handler+0x58>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  400fe8:	bf00      	nop
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  400fea:	4b0e      	ldr	r3, [pc, #56]	; (401024 <Reset_Handler+0xb0>)
  400fec:	60bb      	str	r3, [r7, #8]
  400fee:	e004      	b.n	400ffa <Reset_Handler+0x86>
		*pDest++ = 0;
  400ff0:	68bb      	ldr	r3, [r7, #8]
  400ff2:	1d1a      	adds	r2, r3, #4
  400ff4:	60ba      	str	r2, [r7, #8]
  400ff6:	2200      	movs	r2, #0
  400ff8:	601a      	str	r2, [r3, #0]
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  400ffa:	68bb      	ldr	r3, [r7, #8]
  400ffc:	4a0a      	ldr	r2, [pc, #40]	; (401028 <Reset_Handler+0xb4>)
  400ffe:	4293      	cmp	r3, r2
  401000:	d3f6      	bcc.n	400ff0 <Reset_Handler+0x7c>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
  401002:	4b0a      	ldr	r3, [pc, #40]	; (40102c <Reset_Handler+0xb8>)
  401004:	60fb      	str	r3, [r7, #12]
	SCB->VTOR = ((uint32_t) pSrc);
  401006:	4a0a      	ldr	r2, [pc, #40]	; (401030 <Reset_Handler+0xbc>)
  401008:	68fb      	ldr	r3, [r7, #12]
  40100a:	6093      	str	r3, [r2, #8]

	/* Initialize the C library */
	__libc_init_array();
  40100c:	4b09      	ldr	r3, [pc, #36]	; (401034 <Reset_Handler+0xc0>)
  40100e:	4798      	blx	r3

	/* Branch to main function */
	main();
  401010:	4b09      	ldr	r3, [pc, #36]	; (401038 <Reset_Handler+0xc4>)
  401012:	4798      	blx	r3

	/* Infinite loop */
	while (1);
  401014:	e7fe      	b.n	401014 <Reset_Handler+0xa0>
  401016:	bf00      	nop
  401018:	00401d70 	.word	0x00401d70
  40101c:	20000000 	.word	0x20000000
  401020:	20000450 	.word	0x20000450
  401024:	20000450 	.word	0x20000450
  401028:	200004f0 	.word	0x200004f0
  40102c:	00400000 	.word	0x00400000
  401030:	e000ed00 	.word	0xe000ed00
  401034:	00401bfd 	.word	0x00401bfd
  401038:	0040144d 	.word	0x0040144d

0040103c <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  40103c:	b480      	push	{r7}
  40103e:	af00      	add	r7, sp, #0
	while (1) {
	}
  401040:	e7fe      	b.n	401040 <Dummy_Handler+0x4>
  401042:	bf00      	nop

00401044 <SystemCoreClockUpdate>:

/**
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
  401044:	b480      	push	{r7}
  401046:	af00      	add	r7, sp, #0
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  401048:	4b5d      	ldr	r3, [pc, #372]	; (4011c0 <SystemCoreClockUpdate+0x17c>)
  40104a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40104c:	f003 0303 	and.w	r3, r3, #3
  401050:	2b03      	cmp	r3, #3
  401052:	f200 8096 	bhi.w	401182 <SystemCoreClockUpdate+0x13e>
  401056:	a201      	add	r2, pc, #4	; (adr r2, 40105c <SystemCoreClockUpdate+0x18>)
  401058:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40105c:	0040106d 	.word	0x0040106d
  401060:	0040108d 	.word	0x0040108d
  401064:	004010d7 	.word	0x004010d7
  401068:	004010d7 	.word	0x004010d7
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  40106c:	4b55      	ldr	r3, [pc, #340]	; (4011c4 <SystemCoreClockUpdate+0x180>)
  40106e:	695b      	ldr	r3, [r3, #20]
  401070:	f003 0380 	and.w	r3, r3, #128	; 0x80
  401074:	2b00      	cmp	r3, #0
  401076:	d004      	beq.n	401082 <SystemCoreClockUpdate+0x3e>
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  401078:	4b53      	ldr	r3, [pc, #332]	; (4011c8 <SystemCoreClockUpdate+0x184>)
  40107a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40107e:	601a      	str	r2, [r3, #0]
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
			}
		break;
  401080:	e080      	b.n	401184 <SystemCoreClockUpdate+0x140>
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  401082:	4b51      	ldr	r3, [pc, #324]	; (4011c8 <SystemCoreClockUpdate+0x184>)
  401084:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  401088:	601a      	str	r2, [r3, #0]
			}
		break;
  40108a:	e07b      	b.n	401184 <SystemCoreClockUpdate+0x140>
		
	case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  40108c:	4b4c      	ldr	r3, [pc, #304]	; (4011c0 <SystemCoreClockUpdate+0x17c>)
  40108e:	6a1b      	ldr	r3, [r3, #32]
  401090:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  401094:	2b00      	cmp	r3, #0
  401096:	d003      	beq.n	4010a0 <SystemCoreClockUpdate+0x5c>
			SystemCoreClock = CHIP_FREQ_XTAL;
  401098:	4b4b      	ldr	r3, [pc, #300]	; (4011c8 <SystemCoreClockUpdate+0x184>)
  40109a:	4a4c      	ldr	r2, [pc, #304]	; (4011cc <SystemCoreClockUpdate+0x188>)
  40109c:	601a      	str	r2, [r3, #0]
  40109e:	e019      	b.n	4010d4 <SystemCoreClockUpdate+0x90>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4010a0:	4b49      	ldr	r3, [pc, #292]	; (4011c8 <SystemCoreClockUpdate+0x184>)
  4010a2:	4a4b      	ldr	r2, [pc, #300]	; (4011d0 <SystemCoreClockUpdate+0x18c>)
  4010a4:	601a      	str	r2, [r3, #0]
			
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  4010a6:	4b46      	ldr	r3, [pc, #280]	; (4011c0 <SystemCoreClockUpdate+0x17c>)
  4010a8:	6a1b      	ldr	r3, [r3, #32]
  4010aa:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4010ae:	2b10      	cmp	r3, #16
  4010b0:	d008      	beq.n	4010c4 <SystemCoreClockUpdate+0x80>
  4010b2:	2b20      	cmp	r3, #32
  4010b4:	d00a      	beq.n	4010cc <SystemCoreClockUpdate+0x88>
  4010b6:	2b00      	cmp	r3, #0
  4010b8:	d000      	beq.n	4010bc <SystemCoreClockUpdate+0x78>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
			break;
			
			default:
			break;
  4010ba:	e00b      	b.n	4010d4 <SystemCoreClockUpdate+0x90>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
			
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4010bc:	4b42      	ldr	r3, [pc, #264]	; (4011c8 <SystemCoreClockUpdate+0x184>)
  4010be:	4a44      	ldr	r2, [pc, #272]	; (4011d0 <SystemCoreClockUpdate+0x18c>)
  4010c0:	601a      	str	r2, [r3, #0]
			break;
  4010c2:	e007      	b.n	4010d4 <SystemCoreClockUpdate+0x90>
			
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  4010c4:	4b40      	ldr	r3, [pc, #256]	; (4011c8 <SystemCoreClockUpdate+0x184>)
  4010c6:	4a43      	ldr	r2, [pc, #268]	; (4011d4 <SystemCoreClockUpdate+0x190>)
  4010c8:	601a      	str	r2, [r3, #0]
			break;
  4010ca:	e003      	b.n	4010d4 <SystemCoreClockUpdate+0x90>
			
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  4010cc:	4b3e      	ldr	r3, [pc, #248]	; (4011c8 <SystemCoreClockUpdate+0x184>)
  4010ce:	4a3f      	ldr	r2, [pc, #252]	; (4011cc <SystemCoreClockUpdate+0x188>)
  4010d0:	601a      	str	r2, [r3, #0]
			break;
  4010d2:	bf00      	nop
			
			default:
			break;
			}
		}
		break;
  4010d4:	e056      	b.n	401184 <SystemCoreClockUpdate+0x140>
		
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_PLLB_CLK:	/* PLLB clock */
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  4010d6:	4b3a      	ldr	r3, [pc, #232]	; (4011c0 <SystemCoreClockUpdate+0x17c>)
  4010d8:	6a1b      	ldr	r3, [r3, #32]
  4010da:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  4010de:	2b00      	cmp	r3, #0
  4010e0:	d003      	beq.n	4010ea <SystemCoreClockUpdate+0xa6>
				SystemCoreClock = CHIP_FREQ_XTAL;
  4010e2:	4b39      	ldr	r3, [pc, #228]	; (4011c8 <SystemCoreClockUpdate+0x184>)
  4010e4:	4a39      	ldr	r2, [pc, #228]	; (4011cc <SystemCoreClockUpdate+0x188>)
  4010e6:	601a      	str	r2, [r3, #0]
  4010e8:	e019      	b.n	40111e <SystemCoreClockUpdate+0xda>
			} else {
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4010ea:	4b37      	ldr	r3, [pc, #220]	; (4011c8 <SystemCoreClockUpdate+0x184>)
  4010ec:	4a38      	ldr	r2, [pc, #224]	; (4011d0 <SystemCoreClockUpdate+0x18c>)
  4010ee:	601a      	str	r2, [r3, #0]
				
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  4010f0:	4b33      	ldr	r3, [pc, #204]	; (4011c0 <SystemCoreClockUpdate+0x17c>)
  4010f2:	6a1b      	ldr	r3, [r3, #32]
  4010f4:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4010f8:	2b10      	cmp	r3, #16
  4010fa:	d008      	beq.n	40110e <SystemCoreClockUpdate+0xca>
  4010fc:	2b20      	cmp	r3, #32
  4010fe:	d00a      	beq.n	401116 <SystemCoreClockUpdate+0xd2>
  401100:	2b00      	cmp	r3, #0
  401102:	d000      	beq.n	401106 <SystemCoreClockUpdate+0xc2>
				case CKGR_MOR_MOSCRCF_12_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
					break;
				
				default:
					break;
  401104:	e00b      	b.n	40111e <SystemCoreClockUpdate+0xda>
			} else {
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
				
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
				case CKGR_MOR_MOSCRCF_4_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401106:	4b30      	ldr	r3, [pc, #192]	; (4011c8 <SystemCoreClockUpdate+0x184>)
  401108:	4a31      	ldr	r2, [pc, #196]	; (4011d0 <SystemCoreClockUpdate+0x18c>)
  40110a:	601a      	str	r2, [r3, #0]
					break;
  40110c:	e007      	b.n	40111e <SystemCoreClockUpdate+0xda>
				
				case CKGR_MOR_MOSCRCF_8_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  40110e:	4b2e      	ldr	r3, [pc, #184]	; (4011c8 <SystemCoreClockUpdate+0x184>)
  401110:	4a30      	ldr	r2, [pc, #192]	; (4011d4 <SystemCoreClockUpdate+0x190>)
  401112:	601a      	str	r2, [r3, #0]
					break;
  401114:	e003      	b.n	40111e <SystemCoreClockUpdate+0xda>
				
				case CKGR_MOR_MOSCRCF_12_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  401116:	4b2c      	ldr	r3, [pc, #176]	; (4011c8 <SystemCoreClockUpdate+0x184>)
  401118:	4a2c      	ldr	r2, [pc, #176]	; (4011cc <SystemCoreClockUpdate+0x188>)
  40111a:	601a      	str	r2, [r3, #0]
					break;
  40111c:	bf00      	nop
				default:
					break;
				}
			}
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  40111e:	4b28      	ldr	r3, [pc, #160]	; (4011c0 <SystemCoreClockUpdate+0x17c>)
  401120:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401122:	f003 0303 	and.w	r3, r3, #3
  401126:	2b02      	cmp	r3, #2
  401128:	d115      	bne.n	401156 <SystemCoreClockUpdate+0x112>
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  40112a:	4b25      	ldr	r3, [pc, #148]	; (4011c0 <SystemCoreClockUpdate+0x17c>)
  40112c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  40112e:	4b2a      	ldr	r3, [pc, #168]	; (4011d8 <SystemCoreClockUpdate+0x194>)
  401130:	4013      	ands	r3, r2
						>> CKGR_PLLAR_MULA_Pos) + 1U);
  401132:	0c1b      	lsrs	r3, r3, #16
  401134:	3301      	adds	r3, #1
				}
			}
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  401136:	4a24      	ldr	r2, [pc, #144]	; (4011c8 <SystemCoreClockUpdate+0x184>)
  401138:	6812      	ldr	r2, [r2, #0]
  40113a:	fb02 f303 	mul.w	r3, r2, r3
  40113e:	4a22      	ldr	r2, [pc, #136]	; (4011c8 <SystemCoreClockUpdate+0x184>)
  401140:	6013      	str	r3, [r2, #0]
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  401142:	4b1f      	ldr	r3, [pc, #124]	; (4011c0 <SystemCoreClockUpdate+0x17c>)
  401144:	6a9b      	ldr	r3, [r3, #40]	; 0x28
						>> CKGR_PLLAR_DIVA_Pos));
  401146:	b2db      	uxtb	r3, r3
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  401148:	4a1f      	ldr	r2, [pc, #124]	; (4011c8 <SystemCoreClockUpdate+0x184>)
  40114a:	6812      	ldr	r2, [r2, #0]
  40114c:	fbb2 f3f3 	udiv	r3, r2, r3
  401150:	4a1d      	ldr	r2, [pc, #116]	; (4011c8 <SystemCoreClockUpdate+0x184>)
  401152:	6013      	str	r3, [r2, #0]
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
						>> CKGR_PLLBR_DIVB_Pos));
			}
		break;
  401154:	e016      	b.n	401184 <SystemCoreClockUpdate+0x140>
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  401156:	4b1a      	ldr	r3, [pc, #104]	; (4011c0 <SystemCoreClockUpdate+0x17c>)
  401158:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  40115a:	4b1f      	ldr	r3, [pc, #124]	; (4011d8 <SystemCoreClockUpdate+0x194>)
  40115c:	4013      	ands	r3, r2
						>> CKGR_PLLBR_MULB_Pos) + 1U);
  40115e:	0c1b      	lsrs	r3, r3, #16
  401160:	3301      	adds	r3, #1
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  401162:	4a19      	ldr	r2, [pc, #100]	; (4011c8 <SystemCoreClockUpdate+0x184>)
  401164:	6812      	ldr	r2, [r2, #0]
  401166:	fb02 f303 	mul.w	r3, r2, r3
  40116a:	4a17      	ldr	r2, [pc, #92]	; (4011c8 <SystemCoreClockUpdate+0x184>)
  40116c:	6013      	str	r3, [r2, #0]
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  40116e:	4b14      	ldr	r3, [pc, #80]	; (4011c0 <SystemCoreClockUpdate+0x17c>)
  401170:	6adb      	ldr	r3, [r3, #44]	; 0x2c
						>> CKGR_PLLBR_DIVB_Pos));
  401172:	b2db      	uxtb	r3, r3
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  401174:	4a14      	ldr	r2, [pc, #80]	; (4011c8 <SystemCoreClockUpdate+0x184>)
  401176:	6812      	ldr	r2, [r2, #0]
  401178:	fbb2 f3f3 	udiv	r3, r2, r3
  40117c:	4a12      	ldr	r2, [pc, #72]	; (4011c8 <SystemCoreClockUpdate+0x184>)
  40117e:	6013      	str	r3, [r2, #0]
						>> CKGR_PLLBR_DIVB_Pos));
			}
		break;
  401180:	e000      	b.n	401184 <SystemCoreClockUpdate+0x140>
		
	default:
		break;
  401182:	bf00      	nop
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  401184:	4b0e      	ldr	r3, [pc, #56]	; (4011c0 <SystemCoreClockUpdate+0x17c>)
  401186:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401188:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40118c:	2b70      	cmp	r3, #112	; 0x70
  40118e:	d108      	bne.n	4011a2 <SystemCoreClockUpdate+0x15e>
		SystemCoreClock /= 3U;
  401190:	4b0d      	ldr	r3, [pc, #52]	; (4011c8 <SystemCoreClockUpdate+0x184>)
  401192:	681b      	ldr	r3, [r3, #0]
  401194:	4a11      	ldr	r2, [pc, #68]	; (4011dc <SystemCoreClockUpdate+0x198>)
  401196:	fba2 2303 	umull	r2, r3, r2, r3
  40119a:	085b      	lsrs	r3, r3, #1
  40119c:	4a0a      	ldr	r2, [pc, #40]	; (4011c8 <SystemCoreClockUpdate+0x184>)
  40119e:	6013      	str	r3, [r2, #0]
  4011a0:	e009      	b.n	4011b6 <SystemCoreClockUpdate+0x172>
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4011a2:	4b07      	ldr	r3, [pc, #28]	; (4011c0 <SystemCoreClockUpdate+0x17c>)
  4011a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4011a6:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4011aa:	091a      	lsrs	r2, r3, #4
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
  4011ac:	4b06      	ldr	r3, [pc, #24]	; (4011c8 <SystemCoreClockUpdate+0x184>)
  4011ae:	681b      	ldr	r3, [r3, #0]
  4011b0:	40d3      	lsrs	r3, r2
  4011b2:	4a05      	ldr	r2, [pc, #20]	; (4011c8 <SystemCoreClockUpdate+0x184>)
  4011b4:	6013      	str	r3, [r2, #0]
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
	}
}
  4011b6:	46bd      	mov	sp, r7
  4011b8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4011bc:	4770      	bx	lr
  4011be:	bf00      	nop
  4011c0:	400e0400 	.word	0x400e0400
  4011c4:	400e1410 	.word	0x400e1410
  4011c8:	20000024 	.word	0x20000024
  4011cc:	00b71b00 	.word	0x00b71b00
  4011d0:	003d0900 	.word	0x003d0900
  4011d4:	007a1200 	.word	0x007a1200
  4011d8:	07ff0000 	.word	0x07ff0000
  4011dc:	aaaaaaab 	.word	0xaaaaaaab

004011e0 <system_init_flash>:
 * \brief Initialize flash wait state according to operating frequency.
 *
 * \param ul_clk System clock frequency.
 */
void system_init_flash( uint32_t ul_clk )
{
  4011e0:	b480      	push	{r7}
  4011e2:	b083      	sub	sp, #12
  4011e4:	af00      	add	r7, sp, #0
  4011e6:	6078      	str	r0, [r7, #4]
				}
			}
		}
	}
#else
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  4011e8:	687b      	ldr	r3, [r7, #4]
  4011ea:	4a22      	ldr	r2, [pc, #136]	; (401274 <system_init_flash+0x94>)
  4011ec:	4293      	cmp	r3, r2
  4011ee:	d808      	bhi.n	401202 <system_init_flash+0x22>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4011f0:	4b21      	ldr	r3, [pc, #132]	; (401278 <system_init_flash+0x98>)
  4011f2:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  4011f6:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4011f8:	4b20      	ldr	r3, [pc, #128]	; (40127c <system_init_flash+0x9c>)
  4011fa:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  4011fe:	601a      	str	r2, [r3, #0]
  401200:	e033      	b.n	40126a <system_init_flash+0x8a>
	} else {
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  401202:	687b      	ldr	r3, [r7, #4]
  401204:	4a1e      	ldr	r2, [pc, #120]	; (401280 <system_init_flash+0xa0>)
  401206:	4293      	cmp	r3, r2
  401208:	d806      	bhi.n	401218 <system_init_flash+0x38>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  40120a:	4b1b      	ldr	r3, [pc, #108]	; (401278 <system_init_flash+0x98>)
  40120c:	4a1d      	ldr	r2, [pc, #116]	; (401284 <system_init_flash+0xa4>)
  40120e:	601a      	str	r2, [r3, #0]
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  401210:	4b1a      	ldr	r3, [pc, #104]	; (40127c <system_init_flash+0x9c>)
  401212:	4a1c      	ldr	r2, [pc, #112]	; (401284 <system_init_flash+0xa4>)
  401214:	601a      	str	r2, [r3, #0]
  401216:	e028      	b.n	40126a <system_init_flash+0x8a>
		} else {
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  401218:	687b      	ldr	r3, [r7, #4]
  40121a:	4a1b      	ldr	r2, [pc, #108]	; (401288 <system_init_flash+0xa8>)
  40121c:	4293      	cmp	r3, r2
  40121e:	d806      	bhi.n	40122e <system_init_flash+0x4e>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  401220:	4b15      	ldr	r3, [pc, #84]	; (401278 <system_init_flash+0x98>)
  401222:	4a1a      	ldr	r2, [pc, #104]	; (40128c <system_init_flash+0xac>)
  401224:	601a      	str	r2, [r3, #0]
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  401226:	4b15      	ldr	r3, [pc, #84]	; (40127c <system_init_flash+0x9c>)
  401228:	4a18      	ldr	r2, [pc, #96]	; (40128c <system_init_flash+0xac>)
  40122a:	601a      	str	r2, [r3, #0]
  40122c:	e01d      	b.n	40126a <system_init_flash+0x8a>
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  40122e:	687b      	ldr	r3, [r7, #4]
  401230:	4a17      	ldr	r2, [pc, #92]	; (401290 <system_init_flash+0xb0>)
  401232:	4293      	cmp	r3, r2
  401234:	d806      	bhi.n	401244 <system_init_flash+0x64>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  401236:	4b10      	ldr	r3, [pc, #64]	; (401278 <system_init_flash+0x98>)
  401238:	4a16      	ldr	r2, [pc, #88]	; (401294 <system_init_flash+0xb4>)
  40123a:	601a      	str	r2, [r3, #0]
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  40123c:	4b0f      	ldr	r3, [pc, #60]	; (40127c <system_init_flash+0x9c>)
  40123e:	4a15      	ldr	r2, [pc, #84]	; (401294 <system_init_flash+0xb4>)
  401240:	601a      	str	r2, [r3, #0]
  401242:	e012      	b.n	40126a <system_init_flash+0x8a>
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  401244:	687b      	ldr	r3, [r7, #4]
  401246:	4a14      	ldr	r2, [pc, #80]	; (401298 <system_init_flash+0xb8>)
  401248:	4293      	cmp	r3, r2
  40124a:	d808      	bhi.n	40125e <system_init_flash+0x7e>
						EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  40124c:	4b0a      	ldr	r3, [pc, #40]	; (401278 <system_init_flash+0x98>)
  40124e:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  401252:	601a      	str	r2, [r3, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  401254:	4b09      	ldr	r3, [pc, #36]	; (40127c <system_init_flash+0x9c>)
  401256:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  40125a:	601a      	str	r2, [r3, #0]
  40125c:	e005      	b.n	40126a <system_init_flash+0x8a>
					} else {
						EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  40125e:	4b06      	ldr	r3, [pc, #24]	; (401278 <system_init_flash+0x98>)
  401260:	4a0e      	ldr	r2, [pc, #56]	; (40129c <system_init_flash+0xbc>)
  401262:	601a      	str	r2, [r3, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  401264:	4b05      	ldr	r3, [pc, #20]	; (40127c <system_init_flash+0x9c>)
  401266:	4a0d      	ldr	r2, [pc, #52]	; (40129c <system_init_flash+0xbc>)
  401268:	601a      	str	r2, [r3, #0]
				}
			}
		}
	}
#endif
}
  40126a:	370c      	adds	r7, #12
  40126c:	46bd      	mov	sp, r7
  40126e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401272:	4770      	bx	lr
  401274:	01312cff 	.word	0x01312cff
  401278:	400e0a00 	.word	0x400e0a00
  40127c:	400e0c00 	.word	0x400e0c00
  401280:	026259ff 	.word	0x026259ff
  401284:	04000100 	.word	0x04000100
  401288:	039386ff 	.word	0x039386ff
  40128c:	04000200 	.word	0x04000200
  401290:	04c4b3ff 	.word	0x04c4b3ff
  401294:	04000300 	.word	0x04000300
  401298:	05f5e0ff 	.word	0x05f5e0ff
  40129c:	04000500 	.word	0x04000500

004012a0 <_pmc_enable_clock_periferico>:
/**
 * inclui o head do pmc
 */
#include "pmc_maua.h"

uint32_t _pmc_enable_clock_periferico(uint32_t ID){
  4012a0:	b480      	push	{r7}
  4012a2:	b083      	sub	sp, #12
  4012a4:	af00      	add	r7, sp, #0
  4012a6:	6078      	str	r0, [r7, #4]
     * os clocks dos perifericos,  necessrio testarmos
     * antes para saber em qual deve ser salvo.
     *
     * O ID mximo para o PMC_PCER0  32
     */
    if(ID< 32){
  4012a8:	687b      	ldr	r3, [r7, #4]
  4012aa:	2b1f      	cmp	r3, #31
  4012ac:	d806      	bhi.n	4012bc <_pmc_enable_clock_periferico+0x1c>
        PMC->PMC_PCER0 = (1 << ID);
  4012ae:	4a0a      	ldr	r2, [pc, #40]	; (4012d8 <_pmc_enable_clock_periferico+0x38>)
  4012b0:	687b      	ldr	r3, [r7, #4]
  4012b2:	2101      	movs	r1, #1
  4012b4:	fa01 f303 	lsl.w	r3, r1, r3
  4012b8:	6113      	str	r3, [r2, #16]
  4012ba:	e006      	b.n	4012ca <_pmc_enable_clock_periferico+0x2a>
    }
    else{
        PMC->PMC_PCER1 = (1 << ID);
  4012bc:	4a06      	ldr	r2, [pc, #24]	; (4012d8 <_pmc_enable_clock_periferico+0x38>)
  4012be:	687b      	ldr	r3, [r7, #4]
  4012c0:	2101      	movs	r1, #1
  4012c2:	fa01 f303 	lsl.w	r3, r1, r3
  4012c6:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
    }

    /**
     * @brief qual seria a situao que retornariamos 1 ?
     */
    return(0);
  4012ca:	2300      	movs	r3, #0
}
  4012cc:	4618      	mov	r0, r3
  4012ce:	370c      	adds	r7, #12
  4012d0:	46bd      	mov	sp, r7
  4012d2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4012d6:	4770      	bx	lr
  4012d8:	400e0400 	.word	0x400e0400

004012dc <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  4012dc:	b480      	push	{r7}
  4012de:	b083      	sub	sp, #12
  4012e0:	af00      	add	r7, sp, #0
  4012e2:	4603      	mov	r3, r0
  4012e4:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4012e6:	4908      	ldr	r1, [pc, #32]	; (401308 <NVIC_EnableIRQ+0x2c>)
  4012e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4012ec:	095b      	lsrs	r3, r3, #5
  4012ee:	79fa      	ldrb	r2, [r7, #7]
  4012f0:	f002 021f 	and.w	r2, r2, #31
  4012f4:	2001      	movs	r0, #1
  4012f6:	fa00 f202 	lsl.w	r2, r0, r2
  4012fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  4012fe:	370c      	adds	r7, #12
  401300:	46bd      	mov	sp, r7
  401302:	f85d 7b04 	ldr.w	r7, [sp], #4
  401306:	4770      	bx	lr
  401308:	e000e100 	.word	0xe000e100

0040130c <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  40130c:	b480      	push	{r7}
  40130e:	b083      	sub	sp, #12
  401310:	af00      	add	r7, sp, #0
  401312:	4603      	mov	r3, r0
  401314:	6039      	str	r1, [r7, #0]
  401316:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  401318:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40131c:	2b00      	cmp	r3, #0
  40131e:	da0b      	bge.n	401338 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  401320:	490d      	ldr	r1, [pc, #52]	; (401358 <NVIC_SetPriority+0x4c>)
  401322:	79fb      	ldrb	r3, [r7, #7]
  401324:	f003 030f 	and.w	r3, r3, #15
  401328:	3b04      	subs	r3, #4
  40132a:	683a      	ldr	r2, [r7, #0]
  40132c:	b2d2      	uxtb	r2, r2
  40132e:	0112      	lsls	r2, r2, #4
  401330:	b2d2      	uxtb	r2, r2
  401332:	440b      	add	r3, r1
  401334:	761a      	strb	r2, [r3, #24]
  401336:	e009      	b.n	40134c <NVIC_SetPriority+0x40>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  401338:	4908      	ldr	r1, [pc, #32]	; (40135c <NVIC_SetPriority+0x50>)
  40133a:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40133e:	683a      	ldr	r2, [r7, #0]
  401340:	b2d2      	uxtb	r2, r2
  401342:	0112      	lsls	r2, r2, #4
  401344:	b2d2      	uxtb	r2, r2
  401346:	440b      	add	r3, r1
  401348:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  40134c:	370c      	adds	r7, #12
  40134e:	46bd      	mov	sp, r7
  401350:	f85d 7b04 	ldr.w	r7, [sp], #4
  401354:	4770      	bx	lr
  401356:	bf00      	nop
  401358:	e000ed00 	.word	0xe000ed00
  40135c:	e000e100 	.word	0xe000e100

00401360 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  401360:	b480      	push	{r7}
  401362:	b083      	sub	sp, #12
  401364:	af00      	add	r7, sp, #0
  401366:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401368:	687b      	ldr	r3, [r7, #4]
  40136a:	2b07      	cmp	r3, #7
  40136c:	d825      	bhi.n	4013ba <osc_get_rate+0x5a>
  40136e:	a201      	add	r2, pc, #4	; (adr r2, 401374 <osc_get_rate+0x14>)
  401370:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401374:	00401395 	.word	0x00401395
  401378:	0040139b 	.word	0x0040139b
  40137c:	004013a1 	.word	0x004013a1
  401380:	004013a7 	.word	0x004013a7
  401384:	004013ab 	.word	0x004013ab
  401388:	004013af 	.word	0x004013af
  40138c:	004013b3 	.word	0x004013b3
  401390:	004013b7 	.word	0x004013b7
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  401394:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  401398:	e010      	b.n	4013bc <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  40139a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40139e:	e00d      	b.n	4013bc <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  4013a0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4013a4:	e00a      	b.n	4013bc <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  4013a6:	4b08      	ldr	r3, [pc, #32]	; (4013c8 <osc_get_rate+0x68>)
  4013a8:	e008      	b.n	4013bc <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  4013aa:	4b08      	ldr	r3, [pc, #32]	; (4013cc <osc_get_rate+0x6c>)
  4013ac:	e006      	b.n	4013bc <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  4013ae:	4b08      	ldr	r3, [pc, #32]	; (4013d0 <osc_get_rate+0x70>)
  4013b0:	e004      	b.n	4013bc <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  4013b2:	4b07      	ldr	r3, [pc, #28]	; (4013d0 <osc_get_rate+0x70>)
  4013b4:	e002      	b.n	4013bc <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  4013b6:	4b06      	ldr	r3, [pc, #24]	; (4013d0 <osc_get_rate+0x70>)
  4013b8:	e000      	b.n	4013bc <osc_get_rate+0x5c>
	}

	return 0;
  4013ba:	2300      	movs	r3, #0
}
  4013bc:	4618      	mov	r0, r3
  4013be:	370c      	adds	r7, #12
  4013c0:	46bd      	mov	sp, r7
  4013c2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4013c6:	4770      	bx	lr
  4013c8:	003d0900 	.word	0x003d0900
  4013cc:	007a1200 	.word	0x007a1200
  4013d0:	00b71b00 	.word	0x00b71b00

004013d4 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  4013d4:	b580      	push	{r7, lr}
  4013d6:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  4013d8:	2006      	movs	r0, #6
  4013da:	4b04      	ldr	r3, [pc, #16]	; (4013ec <sysclk_get_main_hz+0x18>)
  4013dc:	4798      	blx	r3
  4013de:	4602      	mov	r2, r0
  4013e0:	4613      	mov	r3, r2
  4013e2:	009b      	lsls	r3, r3, #2
  4013e4:	4413      	add	r3, r2
  4013e6:	009b      	lsls	r3, r3, #2

	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  4013e8:	4618      	mov	r0, r3
  4013ea:	bd80      	pop	{r7, pc}
  4013ec:	00401361 	.word	0x00401361

004013f0 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  4013f0:	b580      	push	{r7, lr}
  4013f2:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  4013f4:	4b02      	ldr	r3, [pc, #8]	; (401400 <sysclk_get_cpu_hz+0x10>)
  4013f6:	4798      	blx	r3
  4013f8:	4603      	mov	r3, r0
  4013fa:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  4013fc:	4618      	mov	r0, r3
  4013fe:	bd80      	pop	{r7, pc}
  401400:	004013d5 	.word	0x004013d5

00401404 <push_button_handle>:

/************************************************************************/
/*  INTERRUPO PORTB													*/
/************************************************************************/

static void push_button_handle(uint32_t id, uint32_t mask){
  401404:	b580      	push	{r7, lr}
  401406:	b082      	sub	sp, #8
  401408:	af00      	add	r7, sp, #0
  40140a:	6078      	str	r0, [r7, #4]
  40140c:	6039      	str	r1, [r7, #0]
	if (pio_get_output_data_status(PORT_LED_GREEN, MASK_LED_GREEN) == 0) {
  40140e:	480b      	ldr	r0, [pc, #44]	; (40143c <push_button_handle+0x38>)
  401410:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  401414:	4b0a      	ldr	r3, [pc, #40]	; (401440 <push_button_handle+0x3c>)
  401416:	4798      	blx	r3
  401418:	4603      	mov	r3, r0
  40141a:	2b00      	cmp	r3, #0
  40141c:	d105      	bne.n	40142a <push_button_handle+0x26>
		pio_set(PORT_LED_GREEN, MASK_LED_GREEN);
  40141e:	4807      	ldr	r0, [pc, #28]	; (40143c <push_button_handle+0x38>)
  401420:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  401424:	4b07      	ldr	r3, [pc, #28]	; (401444 <push_button_handle+0x40>)
  401426:	4798      	blx	r3
  401428:	e004      	b.n	401434 <push_button_handle+0x30>
	} else {
		pio_clear(PORT_LED_GREEN, MASK_LED_GREEN);
  40142a:	4804      	ldr	r0, [pc, #16]	; (40143c <push_button_handle+0x38>)
  40142c:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  401430:	4b05      	ldr	r3, [pc, #20]	; (401448 <push_button_handle+0x44>)
  401432:	4798      	blx	r3
	}
}
  401434:	3708      	adds	r7, #8
  401436:	46bd      	mov	sp, r7
  401438:	bd80      	pop	{r7, pc}
  40143a:	bf00      	nop
  40143c:	400e0e00 	.word	0x400e0e00
  401440:	004005f1 	.word	0x004005f1
  401444:	004004d9 	.word	0x004004d9
  401448:	004004f5 	.word	0x004004f5

0040144c <main>:
 * 
 * 9. Quando o boto for apertado, a funo push_button_handle  chamada via interrupo
 */

int main (void)
{
  40144c:	e92d 4f90 	stmdb	sp!, {r4, r7, r8, r9, sl, fp, lr}
  401450:	b08b      	sub	sp, #44	; 0x2c
  401452:	af02      	add	r7, sp, #8

	/**
	* Inicializando o clock do uP
	*/
	sysclk_init();
  401454:	4b6e      	ldr	r3, [pc, #440]	; (401610 <main+0x1c4>)
  401456:	4798      	blx	r3
	
	/** 
	*  Desabilitando o WathDog do uP
	*/
	WDT->WDT_MR = WDT_MR_WDDIS;
  401458:	4b6e      	ldr	r3, [pc, #440]	; (401614 <main+0x1c8>)
  40145a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40145e:	605a      	str	r2, [r3, #4]
		
	/**
	* Ativa clock nos perifricos
	*/
	_pmc_enable_clock_periferico(ID_LED_BLUE);
  401460:	200b      	movs	r0, #11
  401462:	4b6d      	ldr	r3, [pc, #436]	; (401618 <main+0x1cc>)
  401464:	4798      	blx	r3
	_pmc_enable_clock_periferico(ID_LED_GREEN);		// Redundante mas no tem problema !
  401466:	200b      	movs	r0, #11
  401468:	4b6b      	ldr	r3, [pc, #428]	; (401618 <main+0x1cc>)
  40146a:	4798      	blx	r3
	_pmc_enable_clock_periferico(ID_LED_RED);
  40146c:	200d      	movs	r0, #13
  40146e:	4b6a      	ldr	r3, [pc, #424]	; (401618 <main+0x1cc>)
  401470:	4798      	blx	r3
	_pmc_enable_clock_periferico(ID_BUT_2);
  401472:	200c      	movs	r0, #12
  401474:	4b68      	ldr	r3, [pc, #416]	; (401618 <main+0x1cc>)
  401476:	4798      	blx	r3
				
	/**
	*	Configura sada
	*/
	pio_set_output(PORT_LED_BLUE  , MASK_LED_BLUE	,1,0,0);
  401478:	2300      	movs	r3, #0
  40147a:	9300      	str	r3, [sp, #0]
  40147c:	4867      	ldr	r0, [pc, #412]	; (40161c <main+0x1d0>)
  40147e:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  401482:	2201      	movs	r2, #1
  401484:	2300      	movs	r3, #0
  401486:	4c66      	ldr	r4, [pc, #408]	; (401620 <main+0x1d4>)
  401488:	47a0      	blx	r4
	pio_set_output(PORT_LED_GREEN , MASK_LED_GREEN  ,1,0,0);
  40148a:	2300      	movs	r3, #0
  40148c:	9300      	str	r3, [sp, #0]
  40148e:	4863      	ldr	r0, [pc, #396]	; (40161c <main+0x1d0>)
  401490:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  401494:	2201      	movs	r2, #1
  401496:	2300      	movs	r3, #0
  401498:	4c61      	ldr	r4, [pc, #388]	; (401620 <main+0x1d4>)
  40149a:	47a0      	blx	r4
	pio_set_output(PORT_LED_RED	  , MASK_LED_RED	,1,0,0);
  40149c:	2300      	movs	r3, #0
  40149e:	9300      	str	r3, [sp, #0]
  4014a0:	4860      	ldr	r0, [pc, #384]	; (401624 <main+0x1d8>)
  4014a2:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  4014a6:	2201      	movs	r2, #1
  4014a8:	2300      	movs	r3, #0
  4014aa:	4c5d      	ldr	r4, [pc, #372]	; (401620 <main+0x1d4>)
  4014ac:	47a0      	blx	r4
	
	/**
	* Configura entrada
	*/ 
	pio_set_input(PORT_BUT_2, MASK_BUT_2, PIO_PULLUP | PIO_DEBOUNCE);
  4014ae:	485e      	ldr	r0, [pc, #376]	; (401628 <main+0x1dc>)
  4014b0:	2108      	movs	r1, #8
  4014b2:	2209      	movs	r2, #9
  4014b4:	4b5d      	ldr	r3, [pc, #372]	; (40162c <main+0x1e0>)
  4014b6:	4798      	blx	r3
	
	/*
	 * Configura divisor do clock para debounce
	 */
	pio_set_debounce_filter(PORT_BUT_2, MASK_BUT_2, 10);
  4014b8:	485b      	ldr	r0, [pc, #364]	; (401628 <main+0x1dc>)
  4014ba:	2108      	movs	r1, #8
  4014bc:	220a      	movs	r2, #10
  4014be:	4b5c      	ldr	r3, [pc, #368]	; (401630 <main+0x1e4>)
  4014c0:	4798      	blx	r3
	
	/* 
	*	Configura interrupo para acontecer em borda de descida.
	*/
	pio_handler_set(PORT_BUT_2, ID_BUT_2, MASK_BUT_2, PIO_IT_FALL_EDGE | PIO_PULLUP, push_button_handle);
  4014c2:	4b5c      	ldr	r3, [pc, #368]	; (401634 <main+0x1e8>)
  4014c4:	9300      	str	r3, [sp, #0]
  4014c6:	4858      	ldr	r0, [pc, #352]	; (401628 <main+0x1dc>)
  4014c8:	210c      	movs	r1, #12
  4014ca:	2208      	movs	r2, #8
  4014cc:	2351      	movs	r3, #81	; 0x51
  4014ce:	4c5a      	ldr	r4, [pc, #360]	; (401638 <main+0x1ec>)
  4014d0:	47a0      	blx	r4
	
	/*
	*	Ativa interrupo no perifrico B porta do boto
	*/	
	pio_enable_interrupt(PORT_BUT_2, MASK_BUT_2);
  4014d2:	4855      	ldr	r0, [pc, #340]	; (401628 <main+0x1dc>)
  4014d4:	2108      	movs	r1, #8
  4014d6:	4b59      	ldr	r3, [pc, #356]	; (40163c <main+0x1f0>)
  4014d8:	4798      	blx	r3
	
	/*
	*	Configura a prioridade da interrupo no pORTB
	*/
	NVIC_SetPriority((IRQn_Type) ID_BUT_2, 0);
  4014da:	200c      	movs	r0, #12
  4014dc:	2100      	movs	r1, #0
  4014de:	4b58      	ldr	r3, [pc, #352]	; (401640 <main+0x1f4>)
  4014e0:	4798      	blx	r3
	
	/*
	*	Ativa interrupo no port B
	*/
	NVIC_EnableIRQ((IRQn_Type) ID_BUT_2);
  4014e2:	200c      	movs	r0, #12
  4014e4:	4b57      	ldr	r3, [pc, #348]	; (401644 <main+0x1f8>)
  4014e6:	4798      	blx	r3
	
	/**
	*	Loop infinito
	*/
	while(1){
		pio_set(PIOA, (1 << PIN_LED_BLUE));
  4014e8:	484c      	ldr	r0, [pc, #304]	; (40161c <main+0x1d0>)
  4014ea:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  4014ee:	4b56      	ldr	r3, [pc, #344]	; (401648 <main+0x1fc>)
  4014f0:	4798      	blx	r3
		delay_ms(500);
  4014f2:	4b56      	ldr	r3, [pc, #344]	; (40164c <main+0x200>)
  4014f4:	4798      	blx	r3
  4014f6:	4603      	mov	r3, r0
  4014f8:	4618      	mov	r0, r3
  4014fa:	f04f 0100 	mov.w	r1, #0
  4014fe:	4602      	mov	r2, r0
  401500:	460b      	mov	r3, r1
  401502:	009c      	lsls	r4, r3, #2
  401504:	61fc      	str	r4, [r7, #28]
  401506:	69fc      	ldr	r4, [r7, #28]
  401508:	ea44 7492 	orr.w	r4, r4, r2, lsr #30
  40150c:	61fc      	str	r4, [r7, #28]
  40150e:	0093      	lsls	r3, r2, #2
  401510:	61bb      	str	r3, [r7, #24]
  401512:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
  401516:	ea4f 1b43 	mov.w	fp, r3, lsl #5
  40151a:	ea4b 6bd2 	orr.w	fp, fp, r2, lsr #27
  40151e:	ea4f 1a42 	mov.w	sl, r2, lsl #5
  401522:	ebba 0a02 	subs.w	sl, sl, r2
  401526:	eb6b 0b03 	sbc.w	fp, fp, r3
  40152a:	eb1a 0a00 	adds.w	sl, sl, r0
  40152e:	eb4b 0b01 	adc.w	fp, fp, r1
  401532:	ea4f 038b 	mov.w	r3, fp, lsl #2
  401536:	617b      	str	r3, [r7, #20]
  401538:	697b      	ldr	r3, [r7, #20]
  40153a:	ea43 739a 	orr.w	r3, r3, sl, lsr #30
  40153e:	617b      	str	r3, [r7, #20]
  401540:	ea4f 038a 	mov.w	r3, sl, lsl #2
  401544:	613b      	str	r3, [r7, #16]
  401546:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
  40154a:	4650      	mov	r0, sl
  40154c:	4659      	mov	r1, fp
  40154e:	f243 62af 	movw	r2, #13999	; 0x36af
  401552:	f04f 0300 	mov.w	r3, #0
  401556:	1812      	adds	r2, r2, r0
  401558:	eb43 0301 	adc.w	r3, r3, r1
  40155c:	4c3c      	ldr	r4, [pc, #240]	; (401650 <main+0x204>)
  40155e:	4610      	mov	r0, r2
  401560:	4619      	mov	r1, r3
  401562:	f243 62b0 	movw	r2, #14000	; 0x36b0
  401566:	f04f 0300 	mov.w	r3, #0
  40156a:	47a0      	blx	r4
  40156c:	4602      	mov	r2, r0
  40156e:	460b      	mov	r3, r1
  401570:	4613      	mov	r3, r2
  401572:	4618      	mov	r0, r3
  401574:	4b37      	ldr	r3, [pc, #220]	; (401654 <main+0x208>)
  401576:	4798      	blx	r3
		pio_clear(PIOA, (1 << PIN_LED_BLUE));
  401578:	4828      	ldr	r0, [pc, #160]	; (40161c <main+0x1d0>)
  40157a:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  40157e:	4b36      	ldr	r3, [pc, #216]	; (401658 <main+0x20c>)
  401580:	4798      	blx	r3
		delay_ms(500);
  401582:	4b32      	ldr	r3, [pc, #200]	; (40164c <main+0x200>)
  401584:	4798      	blx	r3
  401586:	4603      	mov	r3, r0
  401588:	4618      	mov	r0, r3
  40158a:	f04f 0100 	mov.w	r1, #0
  40158e:	4602      	mov	r2, r0
  401590:	460b      	mov	r3, r1
  401592:	009c      	lsls	r4, r3, #2
  401594:	60fc      	str	r4, [r7, #12]
  401596:	68fc      	ldr	r4, [r7, #12]
  401598:	ea44 7492 	orr.w	r4, r4, r2, lsr #30
  40159c:	60fc      	str	r4, [r7, #12]
  40159e:	0093      	lsls	r3, r2, #2
  4015a0:	60bb      	str	r3, [r7, #8]
  4015a2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
  4015a6:	ea4f 1943 	mov.w	r9, r3, lsl #5
  4015aa:	ea49 69d2 	orr.w	r9, r9, r2, lsr #27
  4015ae:	ea4f 1842 	mov.w	r8, r2, lsl #5
  4015b2:	ebb8 0802 	subs.w	r8, r8, r2
  4015b6:	eb69 0903 	sbc.w	r9, r9, r3
  4015ba:	eb18 0800 	adds.w	r8, r8, r0
  4015be:	eb49 0901 	adc.w	r9, r9, r1
  4015c2:	ea4f 0389 	mov.w	r3, r9, lsl #2
  4015c6:	607b      	str	r3, [r7, #4]
  4015c8:	687b      	ldr	r3, [r7, #4]
  4015ca:	ea43 7398 	orr.w	r3, r3, r8, lsr #30
  4015ce:	607b      	str	r3, [r7, #4]
  4015d0:	ea4f 0388 	mov.w	r3, r8, lsl #2
  4015d4:	603b      	str	r3, [r7, #0]
  4015d6:	e9d7 8900 	ldrd	r8, r9, [r7]
  4015da:	4640      	mov	r0, r8
  4015dc:	4649      	mov	r1, r9
  4015de:	f243 62af 	movw	r2, #13999	; 0x36af
  4015e2:	f04f 0300 	mov.w	r3, #0
  4015e6:	1812      	adds	r2, r2, r0
  4015e8:	eb43 0301 	adc.w	r3, r3, r1
  4015ec:	4c18      	ldr	r4, [pc, #96]	; (401650 <main+0x204>)
  4015ee:	4610      	mov	r0, r2
  4015f0:	4619      	mov	r1, r3
  4015f2:	f243 62b0 	movw	r2, #14000	; 0x36b0
  4015f6:	f04f 0300 	mov.w	r3, #0
  4015fa:	47a0      	blx	r4
  4015fc:	4602      	mov	r2, r0
  4015fe:	460b      	mov	r3, r1
  401600:	4613      	mov	r3, r2
  401602:	4618      	mov	r0, r3
  401604:	4b13      	ldr	r3, [pc, #76]	; (401654 <main+0x208>)
  401606:	4798      	blx	r3
		pmc_sleep(SAM_PM_SMODE_SLEEP_WFI);
  401608:	2002      	movs	r0, #2
  40160a:	4b14      	ldr	r3, [pc, #80]	; (40165c <main+0x210>)
  40160c:	4798      	blx	r3
	}
  40160e:	e76b      	b.n	4014e8 <main+0x9c>
  401610:	00400405 	.word	0x00400405
  401614:	400e1450 	.word	0x400e1450
  401618:	004012a1 	.word	0x004012a1
  40161c:	400e0e00 	.word	0x400e0e00
  401620:	0040058d 	.word	0x0040058d
  401624:	400e1200 	.word	0x400e1200
  401628:	400e1000 	.word	0x400e1000
  40162c:	00400511 	.word	0x00400511
  401630:	004004a1 	.word	0x004004a1
  401634:	00401405 	.word	0x00401405
  401638:	004007bd 	.word	0x004007bd
  40163c:	00400685 	.word	0x00400685
  401640:	0040130d 	.word	0x0040130d
  401644:	004012dd 	.word	0x004012dd
  401648:	004004d9 	.word	0x004004d9
  40164c:	004013f1 	.word	0x004013f1
  401650:	00401661 	.word	0x00401661
  401654:	20000001 	.word	0x20000001
  401658:	004004f5 	.word	0x004004f5
  40165c:	00400b79 	.word	0x00400b79

00401660 <__aeabi_uldivmod>:
  401660:	b953      	cbnz	r3, 401678 <__aeabi_uldivmod+0x18>
  401662:	b94a      	cbnz	r2, 401678 <__aeabi_uldivmod+0x18>
  401664:	2900      	cmp	r1, #0
  401666:	bf08      	it	eq
  401668:	2800      	cmpeq	r0, #0
  40166a:	bf1c      	itt	ne
  40166c:	f04f 31ff 	movne.w	r1, #4294967295
  401670:	f04f 30ff 	movne.w	r0, #4294967295
  401674:	f000 b83c 	b.w	4016f0 <__aeabi_idiv0>
  401678:	b082      	sub	sp, #8
  40167a:	46ec      	mov	ip, sp
  40167c:	e92d 5000 	stmdb	sp!, {ip, lr}
  401680:	f000 f81e 	bl	4016c0 <__gnu_uldivmod_helper>
  401684:	f8dd e004 	ldr.w	lr, [sp, #4]
  401688:	b002      	add	sp, #8
  40168a:	bc0c      	pop	{r2, r3}
  40168c:	4770      	bx	lr
  40168e:	bf00      	nop

00401690 <__gnu_ldivmod_helper>:
  401690:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401694:	9c06      	ldr	r4, [sp, #24]
  401696:	4615      	mov	r5, r2
  401698:	4606      	mov	r6, r0
  40169a:	460f      	mov	r7, r1
  40169c:	4698      	mov	r8, r3
  40169e:	f000 f829 	bl	4016f4 <__divdi3>
  4016a2:	fb05 f301 	mul.w	r3, r5, r1
  4016a6:	fb00 3808 	mla	r8, r0, r8, r3
  4016aa:	fba5 2300 	umull	r2, r3, r5, r0
  4016ae:	1ab2      	subs	r2, r6, r2
  4016b0:	4443      	add	r3, r8
  4016b2:	eb67 0303 	sbc.w	r3, r7, r3
  4016b6:	e9c4 2300 	strd	r2, r3, [r4]
  4016ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4016be:	bf00      	nop

004016c0 <__gnu_uldivmod_helper>:
  4016c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4016c4:	9c06      	ldr	r4, [sp, #24]
  4016c6:	4690      	mov	r8, r2
  4016c8:	4606      	mov	r6, r0
  4016ca:	460f      	mov	r7, r1
  4016cc:	461d      	mov	r5, r3
  4016ce:	f000 f95f 	bl	401990 <__udivdi3>
  4016d2:	fb00 f505 	mul.w	r5, r0, r5
  4016d6:	fba0 2308 	umull	r2, r3, r0, r8
  4016da:	fb08 5501 	mla	r5, r8, r1, r5
  4016de:	1ab2      	subs	r2, r6, r2
  4016e0:	442b      	add	r3, r5
  4016e2:	eb67 0303 	sbc.w	r3, r7, r3
  4016e6:	e9c4 2300 	strd	r2, r3, [r4]
  4016ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4016ee:	bf00      	nop

004016f0 <__aeabi_idiv0>:
  4016f0:	4770      	bx	lr
  4016f2:	bf00      	nop

004016f4 <__divdi3>:
  4016f4:	2900      	cmp	r1, #0
  4016f6:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4016fa:	f2c0 80a6 	blt.w	40184a <__divdi3+0x156>
  4016fe:	2600      	movs	r6, #0
  401700:	2b00      	cmp	r3, #0
  401702:	f2c0 809c 	blt.w	40183e <__divdi3+0x14a>
  401706:	4688      	mov	r8, r1
  401708:	4694      	mov	ip, r2
  40170a:	469e      	mov	lr, r3
  40170c:	4615      	mov	r5, r2
  40170e:	4604      	mov	r4, r0
  401710:	460f      	mov	r7, r1
  401712:	2b00      	cmp	r3, #0
  401714:	d13d      	bne.n	401792 <__divdi3+0x9e>
  401716:	428a      	cmp	r2, r1
  401718:	d959      	bls.n	4017ce <__divdi3+0xda>
  40171a:	fab2 f382 	clz	r3, r2
  40171e:	b13b      	cbz	r3, 401730 <__divdi3+0x3c>
  401720:	f1c3 0220 	rsb	r2, r3, #32
  401724:	409f      	lsls	r7, r3
  401726:	fa20 f202 	lsr.w	r2, r0, r2
  40172a:	409d      	lsls	r5, r3
  40172c:	4317      	orrs	r7, r2
  40172e:	409c      	lsls	r4, r3
  401730:	0c29      	lsrs	r1, r5, #16
  401732:	0c22      	lsrs	r2, r4, #16
  401734:	fbb7 fef1 	udiv	lr, r7, r1
  401738:	b2a8      	uxth	r0, r5
  40173a:	fb01 771e 	mls	r7, r1, lr, r7
  40173e:	ea42 4707 	orr.w	r7, r2, r7, lsl #16
  401742:	fb00 f30e 	mul.w	r3, r0, lr
  401746:	42bb      	cmp	r3, r7
  401748:	d90a      	bls.n	401760 <__divdi3+0x6c>
  40174a:	197f      	adds	r7, r7, r5
  40174c:	f10e 32ff 	add.w	r2, lr, #4294967295
  401750:	f080 8105 	bcs.w	40195e <__divdi3+0x26a>
  401754:	42bb      	cmp	r3, r7
  401756:	f240 8102 	bls.w	40195e <__divdi3+0x26a>
  40175a:	f1ae 0e02 	sub.w	lr, lr, #2
  40175e:	442f      	add	r7, r5
  401760:	1aff      	subs	r7, r7, r3
  401762:	b2a4      	uxth	r4, r4
  401764:	fbb7 f3f1 	udiv	r3, r7, r1
  401768:	fb01 7713 	mls	r7, r1, r3, r7
  40176c:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
  401770:	fb00 f003 	mul.w	r0, r0, r3
  401774:	42b8      	cmp	r0, r7
  401776:	d908      	bls.n	40178a <__divdi3+0x96>
  401778:	197f      	adds	r7, r7, r5
  40177a:	f103 32ff 	add.w	r2, r3, #4294967295
  40177e:	f080 80f0 	bcs.w	401962 <__divdi3+0x26e>
  401782:	42b8      	cmp	r0, r7
  401784:	f240 80ed 	bls.w	401962 <__divdi3+0x26e>
  401788:	3b02      	subs	r3, #2
  40178a:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
  40178e:	2200      	movs	r2, #0
  401790:	e003      	b.n	40179a <__divdi3+0xa6>
  401792:	428b      	cmp	r3, r1
  401794:	d90f      	bls.n	4017b6 <__divdi3+0xc2>
  401796:	2200      	movs	r2, #0
  401798:	4613      	mov	r3, r2
  40179a:	1c34      	adds	r4, r6, #0
  40179c:	bf18      	it	ne
  40179e:	2401      	movne	r4, #1
  4017a0:	4260      	negs	r0, r4
  4017a2:	f04f 0500 	mov.w	r5, #0
  4017a6:	eb65 0145 	sbc.w	r1, r5, r5, lsl #1
  4017aa:	4058      	eors	r0, r3
  4017ac:	4051      	eors	r1, r2
  4017ae:	1900      	adds	r0, r0, r4
  4017b0:	4169      	adcs	r1, r5
  4017b2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4017b6:	fab3 f283 	clz	r2, r3
  4017ba:	2a00      	cmp	r2, #0
  4017bc:	f040 8086 	bne.w	4018cc <__divdi3+0x1d8>
  4017c0:	428b      	cmp	r3, r1
  4017c2:	d302      	bcc.n	4017ca <__divdi3+0xd6>
  4017c4:	4584      	cmp	ip, r0
  4017c6:	f200 80db 	bhi.w	401980 <__divdi3+0x28c>
  4017ca:	2301      	movs	r3, #1
  4017cc:	e7e5      	b.n	40179a <__divdi3+0xa6>
  4017ce:	b912      	cbnz	r2, 4017d6 <__divdi3+0xe2>
  4017d0:	2301      	movs	r3, #1
  4017d2:	fbb3 f5f2 	udiv	r5, r3, r2
  4017d6:	fab5 f085 	clz	r0, r5
  4017da:	2800      	cmp	r0, #0
  4017dc:	d13b      	bne.n	401856 <__divdi3+0x162>
  4017de:	1b78      	subs	r0, r7, r5
  4017e0:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  4017e4:	fa1f fc85 	uxth.w	ip, r5
  4017e8:	2201      	movs	r2, #1
  4017ea:	fbb0 f8fe 	udiv	r8, r0, lr
  4017ee:	0c21      	lsrs	r1, r4, #16
  4017f0:	fb0e 0718 	mls	r7, lr, r8, r0
  4017f4:	ea41 4707 	orr.w	r7, r1, r7, lsl #16
  4017f8:	fb0c f308 	mul.w	r3, ip, r8
  4017fc:	42bb      	cmp	r3, r7
  4017fe:	d907      	bls.n	401810 <__divdi3+0x11c>
  401800:	197f      	adds	r7, r7, r5
  401802:	f108 31ff 	add.w	r1, r8, #4294967295
  401806:	d202      	bcs.n	40180e <__divdi3+0x11a>
  401808:	42bb      	cmp	r3, r7
  40180a:	f200 80bd 	bhi.w	401988 <__divdi3+0x294>
  40180e:	4688      	mov	r8, r1
  401810:	1aff      	subs	r7, r7, r3
  401812:	b2a4      	uxth	r4, r4
  401814:	fbb7 f3fe 	udiv	r3, r7, lr
  401818:	fb0e 7713 	mls	r7, lr, r3, r7
  40181c:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
  401820:	fb0c fc03 	mul.w	ip, ip, r3
  401824:	45bc      	cmp	ip, r7
  401826:	d907      	bls.n	401838 <__divdi3+0x144>
  401828:	197f      	adds	r7, r7, r5
  40182a:	f103 31ff 	add.w	r1, r3, #4294967295
  40182e:	d202      	bcs.n	401836 <__divdi3+0x142>
  401830:	45bc      	cmp	ip, r7
  401832:	f200 80a7 	bhi.w	401984 <__divdi3+0x290>
  401836:	460b      	mov	r3, r1
  401838:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  40183c:	e7ad      	b.n	40179a <__divdi3+0xa6>
  40183e:	4252      	negs	r2, r2
  401840:	ea6f 0606 	mvn.w	r6, r6
  401844:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  401848:	e75d      	b.n	401706 <__divdi3+0x12>
  40184a:	4240      	negs	r0, r0
  40184c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  401850:	f04f 36ff 	mov.w	r6, #4294967295
  401854:	e754      	b.n	401700 <__divdi3+0xc>
  401856:	f1c0 0220 	rsb	r2, r0, #32
  40185a:	fa24 f102 	lsr.w	r1, r4, r2
  40185e:	fa07 f300 	lsl.w	r3, r7, r0
  401862:	4085      	lsls	r5, r0
  401864:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  401868:	40d7      	lsrs	r7, r2
  40186a:	4319      	orrs	r1, r3
  40186c:	fbb7 f2fe 	udiv	r2, r7, lr
  401870:	0c0b      	lsrs	r3, r1, #16
  401872:	fb0e 7712 	mls	r7, lr, r2, r7
  401876:	fa1f fc85 	uxth.w	ip, r5
  40187a:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
  40187e:	fb0c f702 	mul.w	r7, ip, r2
  401882:	429f      	cmp	r7, r3
  401884:	fa04 f400 	lsl.w	r4, r4, r0
  401888:	d907      	bls.n	40189a <__divdi3+0x1a6>
  40188a:	195b      	adds	r3, r3, r5
  40188c:	f102 30ff 	add.w	r0, r2, #4294967295
  401890:	d274      	bcs.n	40197c <__divdi3+0x288>
  401892:	429f      	cmp	r7, r3
  401894:	d972      	bls.n	40197c <__divdi3+0x288>
  401896:	3a02      	subs	r2, #2
  401898:	442b      	add	r3, r5
  40189a:	1bdf      	subs	r7, r3, r7
  40189c:	b289      	uxth	r1, r1
  40189e:	fbb7 f8fe 	udiv	r8, r7, lr
  4018a2:	fb0e 7318 	mls	r3, lr, r8, r7
  4018a6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
  4018aa:	fb0c f708 	mul.w	r7, ip, r8
  4018ae:	429f      	cmp	r7, r3
  4018b0:	d908      	bls.n	4018c4 <__divdi3+0x1d0>
  4018b2:	195b      	adds	r3, r3, r5
  4018b4:	f108 31ff 	add.w	r1, r8, #4294967295
  4018b8:	d25c      	bcs.n	401974 <__divdi3+0x280>
  4018ba:	429f      	cmp	r7, r3
  4018bc:	d95a      	bls.n	401974 <__divdi3+0x280>
  4018be:	f1a8 0802 	sub.w	r8, r8, #2
  4018c2:	442b      	add	r3, r5
  4018c4:	1bd8      	subs	r0, r3, r7
  4018c6:	ea48 4202 	orr.w	r2, r8, r2, lsl #16
  4018ca:	e78e      	b.n	4017ea <__divdi3+0xf6>
  4018cc:	f1c2 0320 	rsb	r3, r2, #32
  4018d0:	fa2c f103 	lsr.w	r1, ip, r3
  4018d4:	fa0e fe02 	lsl.w	lr, lr, r2
  4018d8:	fa20 f703 	lsr.w	r7, r0, r3
  4018dc:	ea41 0e0e 	orr.w	lr, r1, lr
  4018e0:	fa08 f002 	lsl.w	r0, r8, r2
  4018e4:	fa28 f103 	lsr.w	r1, r8, r3
  4018e8:	ea4f 451e 	mov.w	r5, lr, lsr #16
  4018ec:	4338      	orrs	r0, r7
  4018ee:	fbb1 f8f5 	udiv	r8, r1, r5
  4018f2:	0c03      	lsrs	r3, r0, #16
  4018f4:	fb05 1118 	mls	r1, r5, r8, r1
  4018f8:	fa1f f78e 	uxth.w	r7, lr
  4018fc:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
  401900:	fb07 f308 	mul.w	r3, r7, r8
  401904:	428b      	cmp	r3, r1
  401906:	fa0c fc02 	lsl.w	ip, ip, r2
  40190a:	d909      	bls.n	401920 <__divdi3+0x22c>
  40190c:	eb11 010e 	adds.w	r1, r1, lr
  401910:	f108 39ff 	add.w	r9, r8, #4294967295
  401914:	d230      	bcs.n	401978 <__divdi3+0x284>
  401916:	428b      	cmp	r3, r1
  401918:	d92e      	bls.n	401978 <__divdi3+0x284>
  40191a:	f1a8 0802 	sub.w	r8, r8, #2
  40191e:	4471      	add	r1, lr
  401920:	1ac9      	subs	r1, r1, r3
  401922:	b280      	uxth	r0, r0
  401924:	fbb1 f3f5 	udiv	r3, r1, r5
  401928:	fb05 1113 	mls	r1, r5, r3, r1
  40192c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  401930:	fb07 f703 	mul.w	r7, r7, r3
  401934:	428f      	cmp	r7, r1
  401936:	d908      	bls.n	40194a <__divdi3+0x256>
  401938:	eb11 010e 	adds.w	r1, r1, lr
  40193c:	f103 30ff 	add.w	r0, r3, #4294967295
  401940:	d216      	bcs.n	401970 <__divdi3+0x27c>
  401942:	428f      	cmp	r7, r1
  401944:	d914      	bls.n	401970 <__divdi3+0x27c>
  401946:	3b02      	subs	r3, #2
  401948:	4471      	add	r1, lr
  40194a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  40194e:	1bc9      	subs	r1, r1, r7
  401950:	fba3 890c 	umull	r8, r9, r3, ip
  401954:	4549      	cmp	r1, r9
  401956:	d309      	bcc.n	40196c <__divdi3+0x278>
  401958:	d005      	beq.n	401966 <__divdi3+0x272>
  40195a:	2200      	movs	r2, #0
  40195c:	e71d      	b.n	40179a <__divdi3+0xa6>
  40195e:	4696      	mov	lr, r2
  401960:	e6fe      	b.n	401760 <__divdi3+0x6c>
  401962:	4613      	mov	r3, r2
  401964:	e711      	b.n	40178a <__divdi3+0x96>
  401966:	4094      	lsls	r4, r2
  401968:	4544      	cmp	r4, r8
  40196a:	d2f6      	bcs.n	40195a <__divdi3+0x266>
  40196c:	3b01      	subs	r3, #1
  40196e:	e7f4      	b.n	40195a <__divdi3+0x266>
  401970:	4603      	mov	r3, r0
  401972:	e7ea      	b.n	40194a <__divdi3+0x256>
  401974:	4688      	mov	r8, r1
  401976:	e7a5      	b.n	4018c4 <__divdi3+0x1d0>
  401978:	46c8      	mov	r8, r9
  40197a:	e7d1      	b.n	401920 <__divdi3+0x22c>
  40197c:	4602      	mov	r2, r0
  40197e:	e78c      	b.n	40189a <__divdi3+0x1a6>
  401980:	4613      	mov	r3, r2
  401982:	e70a      	b.n	40179a <__divdi3+0xa6>
  401984:	3b02      	subs	r3, #2
  401986:	e757      	b.n	401838 <__divdi3+0x144>
  401988:	f1a8 0802 	sub.w	r8, r8, #2
  40198c:	442f      	add	r7, r5
  40198e:	e73f      	b.n	401810 <__divdi3+0x11c>

00401990 <__udivdi3>:
  401990:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401994:	2b00      	cmp	r3, #0
  401996:	d144      	bne.n	401a22 <__udivdi3+0x92>
  401998:	428a      	cmp	r2, r1
  40199a:	4615      	mov	r5, r2
  40199c:	4604      	mov	r4, r0
  40199e:	d94f      	bls.n	401a40 <__udivdi3+0xb0>
  4019a0:	fab2 f782 	clz	r7, r2
  4019a4:	460e      	mov	r6, r1
  4019a6:	b14f      	cbz	r7, 4019bc <__udivdi3+0x2c>
  4019a8:	f1c7 0320 	rsb	r3, r7, #32
  4019ac:	40b9      	lsls	r1, r7
  4019ae:	fa20 f603 	lsr.w	r6, r0, r3
  4019b2:	fa02 f507 	lsl.w	r5, r2, r7
  4019b6:	430e      	orrs	r6, r1
  4019b8:	fa00 f407 	lsl.w	r4, r0, r7
  4019bc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  4019c0:	0c23      	lsrs	r3, r4, #16
  4019c2:	fbb6 f0fe 	udiv	r0, r6, lr
  4019c6:	b2af      	uxth	r7, r5
  4019c8:	fb0e 6110 	mls	r1, lr, r0, r6
  4019cc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  4019d0:	fb07 f100 	mul.w	r1, r7, r0
  4019d4:	4299      	cmp	r1, r3
  4019d6:	d909      	bls.n	4019ec <__udivdi3+0x5c>
  4019d8:	195b      	adds	r3, r3, r5
  4019da:	f100 32ff 	add.w	r2, r0, #4294967295
  4019de:	f080 80ec 	bcs.w	401bba <__udivdi3+0x22a>
  4019e2:	4299      	cmp	r1, r3
  4019e4:	f240 80e9 	bls.w	401bba <__udivdi3+0x22a>
  4019e8:	3802      	subs	r0, #2
  4019ea:	442b      	add	r3, r5
  4019ec:	1a5a      	subs	r2, r3, r1
  4019ee:	b2a4      	uxth	r4, r4
  4019f0:	fbb2 f3fe 	udiv	r3, r2, lr
  4019f4:	fb0e 2213 	mls	r2, lr, r3, r2
  4019f8:	ea44 4202 	orr.w	r2, r4, r2, lsl #16
  4019fc:	fb07 f703 	mul.w	r7, r7, r3
  401a00:	4297      	cmp	r7, r2
  401a02:	d908      	bls.n	401a16 <__udivdi3+0x86>
  401a04:	1952      	adds	r2, r2, r5
  401a06:	f103 31ff 	add.w	r1, r3, #4294967295
  401a0a:	f080 80d8 	bcs.w	401bbe <__udivdi3+0x22e>
  401a0e:	4297      	cmp	r7, r2
  401a10:	f240 80d5 	bls.w	401bbe <__udivdi3+0x22e>
  401a14:	3b02      	subs	r3, #2
  401a16:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  401a1a:	2600      	movs	r6, #0
  401a1c:	4631      	mov	r1, r6
  401a1e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401a22:	428b      	cmp	r3, r1
  401a24:	d847      	bhi.n	401ab6 <__udivdi3+0x126>
  401a26:	fab3 f683 	clz	r6, r3
  401a2a:	2e00      	cmp	r6, #0
  401a2c:	d148      	bne.n	401ac0 <__udivdi3+0x130>
  401a2e:	428b      	cmp	r3, r1
  401a30:	d302      	bcc.n	401a38 <__udivdi3+0xa8>
  401a32:	4282      	cmp	r2, r0
  401a34:	f200 80cd 	bhi.w	401bd2 <__udivdi3+0x242>
  401a38:	2001      	movs	r0, #1
  401a3a:	4631      	mov	r1, r6
  401a3c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401a40:	b912      	cbnz	r2, 401a48 <__udivdi3+0xb8>
  401a42:	2501      	movs	r5, #1
  401a44:	fbb5 f5f2 	udiv	r5, r5, r2
  401a48:	fab5 f885 	clz	r8, r5
  401a4c:	f1b8 0f00 	cmp.w	r8, #0
  401a50:	d177      	bne.n	401b42 <__udivdi3+0x1b2>
  401a52:	1b4a      	subs	r2, r1, r5
  401a54:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  401a58:	b2af      	uxth	r7, r5
  401a5a:	2601      	movs	r6, #1
  401a5c:	fbb2 f0fe 	udiv	r0, r2, lr
  401a60:	0c23      	lsrs	r3, r4, #16
  401a62:	fb0e 2110 	mls	r1, lr, r0, r2
  401a66:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
  401a6a:	fb07 f300 	mul.w	r3, r7, r0
  401a6e:	428b      	cmp	r3, r1
  401a70:	d907      	bls.n	401a82 <__udivdi3+0xf2>
  401a72:	1949      	adds	r1, r1, r5
  401a74:	f100 32ff 	add.w	r2, r0, #4294967295
  401a78:	d202      	bcs.n	401a80 <__udivdi3+0xf0>
  401a7a:	428b      	cmp	r3, r1
  401a7c:	f200 80ba 	bhi.w	401bf4 <__udivdi3+0x264>
  401a80:	4610      	mov	r0, r2
  401a82:	1ac9      	subs	r1, r1, r3
  401a84:	b2a4      	uxth	r4, r4
  401a86:	fbb1 f3fe 	udiv	r3, r1, lr
  401a8a:	fb0e 1113 	mls	r1, lr, r3, r1
  401a8e:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
  401a92:	fb07 f703 	mul.w	r7, r7, r3
  401a96:	42a7      	cmp	r7, r4
  401a98:	d908      	bls.n	401aac <__udivdi3+0x11c>
  401a9a:	1964      	adds	r4, r4, r5
  401a9c:	f103 32ff 	add.w	r2, r3, #4294967295
  401aa0:	f080 808f 	bcs.w	401bc2 <__udivdi3+0x232>
  401aa4:	42a7      	cmp	r7, r4
  401aa6:	f240 808c 	bls.w	401bc2 <__udivdi3+0x232>
  401aaa:	3b02      	subs	r3, #2
  401aac:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  401ab0:	4631      	mov	r1, r6
  401ab2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401ab6:	2600      	movs	r6, #0
  401ab8:	4630      	mov	r0, r6
  401aba:	4631      	mov	r1, r6
  401abc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401ac0:	f1c6 0420 	rsb	r4, r6, #32
  401ac4:	fa22 f504 	lsr.w	r5, r2, r4
  401ac8:	40b3      	lsls	r3, r6
  401aca:	432b      	orrs	r3, r5
  401acc:	fa20 fc04 	lsr.w	ip, r0, r4
  401ad0:	fa01 f706 	lsl.w	r7, r1, r6
  401ad4:	fa21 f504 	lsr.w	r5, r1, r4
  401ad8:	ea4f 4e13 	mov.w	lr, r3, lsr #16
  401adc:	ea4c 0707 	orr.w	r7, ip, r7
  401ae0:	fbb5 f8fe 	udiv	r8, r5, lr
  401ae4:	0c39      	lsrs	r1, r7, #16
  401ae6:	fb0e 5518 	mls	r5, lr, r8, r5
  401aea:	fa1f fc83 	uxth.w	ip, r3
  401aee:	ea41 4505 	orr.w	r5, r1, r5, lsl #16
  401af2:	fb0c f108 	mul.w	r1, ip, r8
  401af6:	42a9      	cmp	r1, r5
  401af8:	fa02 f206 	lsl.w	r2, r2, r6
  401afc:	d904      	bls.n	401b08 <__udivdi3+0x178>
  401afe:	18ed      	adds	r5, r5, r3
  401b00:	f108 34ff 	add.w	r4, r8, #4294967295
  401b04:	d367      	bcc.n	401bd6 <__udivdi3+0x246>
  401b06:	46a0      	mov	r8, r4
  401b08:	1a6d      	subs	r5, r5, r1
  401b0a:	b2bf      	uxth	r7, r7
  401b0c:	fbb5 f4fe 	udiv	r4, r5, lr
  401b10:	fb0e 5514 	mls	r5, lr, r4, r5
  401b14:	ea47 4105 	orr.w	r1, r7, r5, lsl #16
  401b18:	fb0c fc04 	mul.w	ip, ip, r4
  401b1c:	458c      	cmp	ip, r1
  401b1e:	d904      	bls.n	401b2a <__udivdi3+0x19a>
  401b20:	18c9      	adds	r1, r1, r3
  401b22:	f104 35ff 	add.w	r5, r4, #4294967295
  401b26:	d35c      	bcc.n	401be2 <__udivdi3+0x252>
  401b28:	462c      	mov	r4, r5
  401b2a:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
  401b2e:	ebcc 0101 	rsb	r1, ip, r1
  401b32:	fba4 2302 	umull	r2, r3, r4, r2
  401b36:	4299      	cmp	r1, r3
  401b38:	d348      	bcc.n	401bcc <__udivdi3+0x23c>
  401b3a:	d044      	beq.n	401bc6 <__udivdi3+0x236>
  401b3c:	4620      	mov	r0, r4
  401b3e:	2600      	movs	r6, #0
  401b40:	e76c      	b.n	401a1c <__udivdi3+0x8c>
  401b42:	f1c8 0420 	rsb	r4, r8, #32
  401b46:	fa01 f308 	lsl.w	r3, r1, r8
  401b4a:	fa05 f508 	lsl.w	r5, r5, r8
  401b4e:	fa20 f704 	lsr.w	r7, r0, r4
  401b52:	40e1      	lsrs	r1, r4
  401b54:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  401b58:	431f      	orrs	r7, r3
  401b5a:	fbb1 f6fe 	udiv	r6, r1, lr
  401b5e:	0c3a      	lsrs	r2, r7, #16
  401b60:	fb0e 1116 	mls	r1, lr, r6, r1
  401b64:	fa1f fc85 	uxth.w	ip, r5
  401b68:	ea42 4301 	orr.w	r3, r2, r1, lsl #16
  401b6c:	fb0c f206 	mul.w	r2, ip, r6
  401b70:	429a      	cmp	r2, r3
  401b72:	fa00 f408 	lsl.w	r4, r0, r8
  401b76:	d907      	bls.n	401b88 <__udivdi3+0x1f8>
  401b78:	195b      	adds	r3, r3, r5
  401b7a:	f106 31ff 	add.w	r1, r6, #4294967295
  401b7e:	d237      	bcs.n	401bf0 <__udivdi3+0x260>
  401b80:	429a      	cmp	r2, r3
  401b82:	d935      	bls.n	401bf0 <__udivdi3+0x260>
  401b84:	3e02      	subs	r6, #2
  401b86:	442b      	add	r3, r5
  401b88:	1a9b      	subs	r3, r3, r2
  401b8a:	b2bf      	uxth	r7, r7
  401b8c:	fbb3 f0fe 	udiv	r0, r3, lr
  401b90:	fb0e 3310 	mls	r3, lr, r0, r3
  401b94:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
  401b98:	fb0c f100 	mul.w	r1, ip, r0
  401b9c:	4299      	cmp	r1, r3
  401b9e:	d907      	bls.n	401bb0 <__udivdi3+0x220>
  401ba0:	195b      	adds	r3, r3, r5
  401ba2:	f100 32ff 	add.w	r2, r0, #4294967295
  401ba6:	d221      	bcs.n	401bec <__udivdi3+0x25c>
  401ba8:	4299      	cmp	r1, r3
  401baa:	d91f      	bls.n	401bec <__udivdi3+0x25c>
  401bac:	3802      	subs	r0, #2
  401bae:	442b      	add	r3, r5
  401bb0:	1a5a      	subs	r2, r3, r1
  401bb2:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
  401bb6:	4667      	mov	r7, ip
  401bb8:	e750      	b.n	401a5c <__udivdi3+0xcc>
  401bba:	4610      	mov	r0, r2
  401bbc:	e716      	b.n	4019ec <__udivdi3+0x5c>
  401bbe:	460b      	mov	r3, r1
  401bc0:	e729      	b.n	401a16 <__udivdi3+0x86>
  401bc2:	4613      	mov	r3, r2
  401bc4:	e772      	b.n	401aac <__udivdi3+0x11c>
  401bc6:	40b0      	lsls	r0, r6
  401bc8:	4290      	cmp	r0, r2
  401bca:	d2b7      	bcs.n	401b3c <__udivdi3+0x1ac>
  401bcc:	1e60      	subs	r0, r4, #1
  401bce:	2600      	movs	r6, #0
  401bd0:	e724      	b.n	401a1c <__udivdi3+0x8c>
  401bd2:	4630      	mov	r0, r6
  401bd4:	e722      	b.n	401a1c <__udivdi3+0x8c>
  401bd6:	42a9      	cmp	r1, r5
  401bd8:	d995      	bls.n	401b06 <__udivdi3+0x176>
  401bda:	f1a8 0802 	sub.w	r8, r8, #2
  401bde:	441d      	add	r5, r3
  401be0:	e792      	b.n	401b08 <__udivdi3+0x178>
  401be2:	458c      	cmp	ip, r1
  401be4:	d9a0      	bls.n	401b28 <__udivdi3+0x198>
  401be6:	3c02      	subs	r4, #2
  401be8:	4419      	add	r1, r3
  401bea:	e79e      	b.n	401b2a <__udivdi3+0x19a>
  401bec:	4610      	mov	r0, r2
  401bee:	e7df      	b.n	401bb0 <__udivdi3+0x220>
  401bf0:	460e      	mov	r6, r1
  401bf2:	e7c9      	b.n	401b88 <__udivdi3+0x1f8>
  401bf4:	3802      	subs	r0, #2
  401bf6:	4429      	add	r1, r5
  401bf8:	e743      	b.n	401a82 <__udivdi3+0xf2>
  401bfa:	bf00      	nop

00401bfc <__libc_init_array>:
  401bfc:	b570      	push	{r4, r5, r6, lr}
  401bfe:	4e0f      	ldr	r6, [pc, #60]	; (401c3c <__libc_init_array+0x40>)
  401c00:	4d0f      	ldr	r5, [pc, #60]	; (401c40 <__libc_init_array+0x44>)
  401c02:	1b76      	subs	r6, r6, r5
  401c04:	10b6      	asrs	r6, r6, #2
  401c06:	bf18      	it	ne
  401c08:	2400      	movne	r4, #0
  401c0a:	d005      	beq.n	401c18 <__libc_init_array+0x1c>
  401c0c:	3401      	adds	r4, #1
  401c0e:	f855 3b04 	ldr.w	r3, [r5], #4
  401c12:	4798      	blx	r3
  401c14:	42a6      	cmp	r6, r4
  401c16:	d1f9      	bne.n	401c0c <__libc_init_array+0x10>
  401c18:	4e0a      	ldr	r6, [pc, #40]	; (401c44 <__libc_init_array+0x48>)
  401c1a:	4d0b      	ldr	r5, [pc, #44]	; (401c48 <__libc_init_array+0x4c>)
  401c1c:	1b76      	subs	r6, r6, r5
  401c1e:	f000 f891 	bl	401d44 <_init>
  401c22:	10b6      	asrs	r6, r6, #2
  401c24:	bf18      	it	ne
  401c26:	2400      	movne	r4, #0
  401c28:	d006      	beq.n	401c38 <__libc_init_array+0x3c>
  401c2a:	3401      	adds	r4, #1
  401c2c:	f855 3b04 	ldr.w	r3, [r5], #4
  401c30:	4798      	blx	r3
  401c32:	42a6      	cmp	r6, r4
  401c34:	d1f9      	bne.n	401c2a <__libc_init_array+0x2e>
  401c36:	bd70      	pop	{r4, r5, r6, pc}
  401c38:	bd70      	pop	{r4, r5, r6, pc}
  401c3a:	bf00      	nop
  401c3c:	00401d50 	.word	0x00401d50
  401c40:	00401d50 	.word	0x00401d50
  401c44:	00401d58 	.word	0x00401d58
  401c48:	00401d50 	.word	0x00401d50

00401c4c <register_fini>:
  401c4c:	4b02      	ldr	r3, [pc, #8]	; (401c58 <register_fini+0xc>)
  401c4e:	b113      	cbz	r3, 401c56 <register_fini+0xa>
  401c50:	4802      	ldr	r0, [pc, #8]	; (401c5c <register_fini+0x10>)
  401c52:	f000 b805 	b.w	401c60 <atexit>
  401c56:	4770      	bx	lr
  401c58:	00000000 	.word	0x00000000
  401c5c:	00401c6d 	.word	0x00401c6d

00401c60 <atexit>:
  401c60:	4601      	mov	r1, r0
  401c62:	2000      	movs	r0, #0
  401c64:	4602      	mov	r2, r0
  401c66:	4603      	mov	r3, r0
  401c68:	f000 b816 	b.w	401c98 <__register_exitproc>

00401c6c <__libc_fini_array>:
  401c6c:	b538      	push	{r3, r4, r5, lr}
  401c6e:	4b08      	ldr	r3, [pc, #32]	; (401c90 <__libc_fini_array+0x24>)
  401c70:	4d08      	ldr	r5, [pc, #32]	; (401c94 <__libc_fini_array+0x28>)
  401c72:	1aed      	subs	r5, r5, r3
  401c74:	10ac      	asrs	r4, r5, #2
  401c76:	bf18      	it	ne
  401c78:	18ed      	addne	r5, r5, r3
  401c7a:	d005      	beq.n	401c88 <__libc_fini_array+0x1c>
  401c7c:	3c01      	subs	r4, #1
  401c7e:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  401c82:	4798      	blx	r3
  401c84:	2c00      	cmp	r4, #0
  401c86:	d1f9      	bne.n	401c7c <__libc_fini_array+0x10>
  401c88:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  401c8c:	f000 b864 	b.w	401d58 <_fini>
  401c90:	00401d64 	.word	0x00401d64
  401c94:	00401d68 	.word	0x00401d68

00401c98 <__register_exitproc>:
  401c98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  401c9c:	4c25      	ldr	r4, [pc, #148]	; (401d34 <__register_exitproc+0x9c>)
  401c9e:	6825      	ldr	r5, [r4, #0]
  401ca0:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  401ca4:	4606      	mov	r6, r0
  401ca6:	4688      	mov	r8, r1
  401ca8:	4692      	mov	sl, r2
  401caa:	4699      	mov	r9, r3
  401cac:	b3cc      	cbz	r4, 401d22 <__register_exitproc+0x8a>
  401cae:	6860      	ldr	r0, [r4, #4]
  401cb0:	281f      	cmp	r0, #31
  401cb2:	dc18      	bgt.n	401ce6 <__register_exitproc+0x4e>
  401cb4:	1c43      	adds	r3, r0, #1
  401cb6:	b17e      	cbz	r6, 401cd8 <__register_exitproc+0x40>
  401cb8:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  401cbc:	2101      	movs	r1, #1
  401cbe:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  401cc2:	f8d4 7188 	ldr.w	r7, [r4, #392]	; 0x188
  401cc6:	fa01 f200 	lsl.w	r2, r1, r0
  401cca:	4317      	orrs	r7, r2
  401ccc:	2e02      	cmp	r6, #2
  401cce:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  401cd2:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  401cd6:	d01e      	beq.n	401d16 <__register_exitproc+0x7e>
  401cd8:	3002      	adds	r0, #2
  401cda:	6063      	str	r3, [r4, #4]
  401cdc:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  401ce0:	2000      	movs	r0, #0
  401ce2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401ce6:	4b14      	ldr	r3, [pc, #80]	; (401d38 <__register_exitproc+0xa0>)
  401ce8:	b303      	cbz	r3, 401d2c <__register_exitproc+0x94>
  401cea:	f44f 70c8 	mov.w	r0, #400	; 0x190
  401cee:	f3af 8000 	nop.w
  401cf2:	4604      	mov	r4, r0
  401cf4:	b1d0      	cbz	r0, 401d2c <__register_exitproc+0x94>
  401cf6:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  401cfa:	2700      	movs	r7, #0
  401cfc:	e880 0088 	stmia.w	r0, {r3, r7}
  401d00:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  401d04:	4638      	mov	r0, r7
  401d06:	2301      	movs	r3, #1
  401d08:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  401d0c:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  401d10:	2e00      	cmp	r6, #0
  401d12:	d0e1      	beq.n	401cd8 <__register_exitproc+0x40>
  401d14:	e7d0      	b.n	401cb8 <__register_exitproc+0x20>
  401d16:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  401d1a:	430a      	orrs	r2, r1
  401d1c:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  401d20:	e7da      	b.n	401cd8 <__register_exitproc+0x40>
  401d22:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  401d26:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  401d2a:	e7c0      	b.n	401cae <__register_exitproc+0x16>
  401d2c:	f04f 30ff 	mov.w	r0, #4294967295
  401d30:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  401d34:	00401d40 	.word	0x00401d40
  401d38:	00000000 	.word	0x00000000
  401d3c:	00000043 	.word	0x00000043

00401d40 <_global_impure_ptr>:
  401d40:	20000028                                (.. 

00401d44 <_init>:
  401d44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  401d46:	bf00      	nop
  401d48:	bcf8      	pop	{r3, r4, r5, r6, r7}
  401d4a:	bc08      	pop	{r3}
  401d4c:	469e      	mov	lr, r3
  401d4e:	4770      	bx	lr

00401d50 <__init_array_start>:
  401d50:	00401c4d 	.word	0x00401c4d

00401d54 <__frame_dummy_init_array_entry>:
  401d54:	004000f1                                ..@.

00401d58 <_fini>:
  401d58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  401d5a:	bf00      	nop
  401d5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  401d5e:	bc08      	pop	{r3}
  401d60:	469e      	mov	lr, r3
  401d62:	4770      	bx	lr

00401d64 <__fini_array_start>:
  401d64:	004000cd 	.word	0x004000cd

Disassembly of section .relocate:

20000000 <portable_delay_cycles>:

// Delay loop is put to SRAM so that FWS will not affect delay time
OPTIMIZE_HIGH
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
20000000:	b480      	push	{r7}
20000002:	b083      	sub	sp, #12
20000004:	af00      	add	r7, sp, #0
20000006:	6078      	str	r0, [r7, #4]

20000008 <loop>:
	UNUSED(n);

	__asm (
20000008:	f3bf 8f5f 	dmb	sy
2000000c:	3801      	subs	r0, #1
2000000e:	d1fb      	bne.n	20000008 <loop>
		"loop: DMB	\n"
		"SUBS R0, R0, #1  \n"
		"BNE.N loop         "
	);
}
20000010:	370c      	adds	r7, #12
20000012:	46bd      	mov	sp, r7
20000014:	f85d 7b04 	ldr.w	r7, [sp], #4
20000018:	4770      	bx	lr
2000001a:	bf00      	nop

2000001c <g_interrupt_enabled>:
2000001c:	0001 0000                                   ....

20000020 <ul_flash_in_wait_mode>:
20000020:	0000 0020                                   .. .

20000024 <SystemCoreClock>:
20000024:	0900 003d                                   ..=.

20000028 <impure_data>:
20000028:	0000 0000 0314 2000 037c 2000 03e4 2000     ....... |.. ... 
	...
2000005c:	1d3c 0040 0000 0000 0000 0000 0000 0000     <.@.............
	...
200000d0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
200000e0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...
