module shifter (
  input a[8],
  input b[8],    
  output shift[8],
  input alufn[6]
  ) {

  always {
    shift = a; //Do not shift at all
    case (alufn[1:0]) {
    
      00:
        shift = a << b[2:0]; //Perform left shift
      01:
        shift = a >> b[2:0]; //Perform right shift
      11: 
        shift = $signed(a) >> b[2:0]; //Perform signed right shift
        
  }
}