
*** Running vivado
    with args -log filter_top.vds -m64 -mode batch -messageDb vivado.pb -source filter_top.tcl


****** Vivado v2014.4 (64-bit)
  **** SW Build 1071353 on Tue Nov 18 16:47:07 MST 2014
  **** IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.

source filter_top.tcl
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7k410tffg900-2
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property webtalk.parent_dir /home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.cache/wt [current_project]
# set_property parent.project_path /home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language VHDL [current_project]
# read_ip /home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/fft_config1_s_core.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2014.4/data/ip'.
# set_property is_locked true [get_files /home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/fft_config1_s_core.xci]
# read_ip /home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config2_s_core/fft_config2_s_core.xci
# set_property is_locked true [get_files /home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config2_s_core/fft_config2_s_core.xci]
# read_vhdl -library xil_defaultlib {
#   /home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/filter_top_dummy_proc_fe_detector_tail_M_real_V.vhd
#   /home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/filter_top_mul_32s_32s_63_7.vhd
#   /home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/fft_config1_s.vhd
#   /home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/fft_config2_s.vhd
#   /home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/FIFO_filter_top_fft_config_fwd_data_V.vhd
#   /home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/FIFO_filter_top_fft_config_inv_data_V.vhd
#   /home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/FIFO_filter_top_xn_channel.vhd
#   /home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/FIFO_filter_top_xn2_channel.vhd
#   /home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/FIFO_filter_top_xk_channel.vhd
#   /home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/FIFO_filter_top_xk2_channel.vhd
#   /home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/filter_top_dummy_proc_fe.vhd
#   /home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/filter_top_dummy_proc_be.vhd
#   /home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/filter_top.vhd
# }
# read_xdc /home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/filter_top.xdc
# set_property used_in_implementation false [get_files /home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/filter_top.xdc]
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# catch { write_hwdef -file filter_top.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top filter_top -part xc7k410tffg900-2 -no_iobuf -mode out_of_context
Command: synth_design -top filter_top -part xc7k410tffg900-2 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k410t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k410t'
INFO: [Common 17-1223] The version limit for your license is '2016.04' and will expire in -632 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 1011.891 ; gain = 151.734 ; free physical = 9250 ; free virtual = 57300
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'filter_top' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/filter_top.vhd:44]
INFO: [Synth 8-3491] module 'filter_top_dummy_proc_fe' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/filter_top_dummy_proc_fe.vhd:12' bound to instance 'filter_top_dummy_proc_fe_U0' of component 'filter_top_dummy_proc_fe' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/filter_top.vhd:389]
INFO: [Synth 8-638] synthesizing module 'filter_top_dummy_proc_fe' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/filter_top_dummy_proc_fe.vhd:42]
INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = none [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/filter_top_dummy_proc_fe.vhd:74]
INFO: [Synth 8-3491] module 'filter_top_dummy_proc_fe_detector_tail_M_real_V' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/filter_top_dummy_proc_fe_detector_tail_M_real_V.vhd:77' bound to instance 'detector_tail_M_real_V_U' of component 'filter_top_dummy_proc_fe_detector_tail_M_real_V' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/filter_top_dummy_proc_fe.vhd:139]
INFO: [Synth 8-638] synthesizing module 'filter_top_dummy_proc_fe_detector_tail_M_real_V__parameterized0' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/filter_top_dummy_proc_fe_detector_tail_M_real_V.vhd:92]
INFO: [Synth 8-3491] module 'filter_top_dummy_proc_fe_detector_tail_M_real_V_ram' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/filter_top_dummy_proc_fe_detector_tail_M_real_V.vhd:13' bound to instance 'filter_top_dummy_proc_fe_detector_tail_M_real_V_ram_U' of component 'filter_top_dummy_proc_fe_detector_tail_M_real_V_ram' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/filter_top_dummy_proc_fe_detector_tail_M_real_V.vhd:106]
INFO: [Synth 8-638] synthesizing module 'filter_top_dummy_proc_fe_detector_tail_M_real_V_ram' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/filter_top_dummy_proc_fe_detector_tail_M_real_V.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'filter_top_dummy_proc_fe_detector_tail_M_real_V_ram' (1#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/filter_top_dummy_proc_fe_detector_tail_M_real_V.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'filter_top_dummy_proc_fe_detector_tail_M_real_V__parameterized0' (2#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/filter_top_dummy_proc_fe_detector_tail_M_real_V.vhd:92]
INFO: [Synth 8-3491] module 'filter_top_dummy_proc_fe_detector_tail_M_real_V' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/filter_top_dummy_proc_fe_detector_tail_M_real_V.vhd:77' bound to instance 'detector_tail_M_imag_V_U' of component 'filter_top_dummy_proc_fe_detector_tail_M_real_V' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/filter_top_dummy_proc_fe.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'filter_top_dummy_proc_fe' (3#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/filter_top_dummy_proc_fe.vhd:42]
INFO: [Synth 8-3491] module 'fft_config1_s' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/fft_config1_s.vhd:12' bound to instance 'fft_config1_U0' of component 'fft_config1_s' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/filter_top.vhd:417]
INFO: [Synth 8-638] synthesizing module 'fft_config1_s' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/fft_config1_s.vhd:42]
INFO: [Synth 8-3491] module 'fft_config1_s_core' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/synth/fft_config1_s_core.vhd:59' bound to instance 'inst' of component 'fft_config1_s_core' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/fft_config1_s.vhd:82]
INFO: [Synth 8-638] synthesizing module 'fft_config1_s_core' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/synth/fft_config1_s_core.vhd:89]
INFO: [Synth 8-3491] module 'xfft_v9_0' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0.vhd:111' bound to instance 'U0' of component 'xfft_v9_0' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/synth/fft_config1_s_core.vhd:190]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0__parameterized0' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0.vhd:191]
INFO: [Synth 8-3491] module 'xfft_v9_0_viv' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:100874' bound to instance 'i_synth' of component 'xfft_v9_0_viv' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0.vhd:200]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_viv__parameterized0' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:100966]
INFO: [Synth 8-638] synthesizing module 'axi_wrapper' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92157]
INFO: [Synth 8-638] synthesizing module 'axi_wrapper_input_fifo' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:91301]
INFO: [Synth 8-638] synthesizing module 'glb_ifx_slave' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:2895]
INFO: [Synth 8-3491] module 'glb_srl_fifo' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:2412' bound to instance 'fifo0' of component 'glb_srl_fifo' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:2928]
INFO: [Synth 8-638] synthesizing module 'glb_srl_fifo__parameterized0' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:2464]
INFO: [Synth 8-256] done synthesizing module 'glb_srl_fifo__parameterized0' (4#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:2464]
INFO: [Synth 8-256] done synthesizing module 'glb_ifx_slave' (5#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:2895]
INFO: [Synth 8-256] done synthesizing module 'axi_wrapper_input_fifo' (6#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:91301]
INFO: [Synth 8-638] synthesizing module 'axi_wrapper_input_fifo__parameterized0' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:91301]
INFO: [Synth 8-638] synthesizing module 'glb_ifx_slave__parameterized0' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:2895]
INFO: [Synth 8-3491] module 'glb_srl_fifo' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:2412' bound to instance 'fifo0' of component 'glb_srl_fifo' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:2928]
INFO: [Synth 8-638] synthesizing module 'glb_srl_fifo__parameterized2' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:2464]
INFO: [Synth 8-256] done synthesizing module 'glb_srl_fifo__parameterized2' (6#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:2464]
INFO: [Synth 8-256] done synthesizing module 'glb_ifx_slave__parameterized0' (6#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:2895]
INFO: [Synth 8-256] done synthesizing module 'axi_wrapper_input_fifo__parameterized0' (6#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:91301]
INFO: [Synth 8-226] default block is never used [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93932]
INFO: [Synth 8-226] default block is never used [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93993]
INFO: [Synth 8-638] synthesizing module 'axi_wrapper_output_fifo' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:91709]
INFO: [Synth 8-638] synthesizing module 'glb_ifx_master' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:3088]
INFO: [Synth 8-3491] module 'glb_srl_fifo' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:2412' bound to instance 'fifo0' of component 'glb_srl_fifo' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:3124]
INFO: [Synth 8-638] synthesizing module 'glb_srl_fifo__parameterized4' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:2464]
INFO: [Synth 8-256] done synthesizing module 'glb_srl_fifo__parameterized4' (6#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:2464]
INFO: [Synth 8-256] done synthesizing module 'glb_ifx_master' (7#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:3088]
INFO: [Synth 8-256] done synthesizing module 'axi_wrapper_output_fifo' (8#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:91709]
INFO: [Synth 8-226] default block is never used [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:94300]
INFO: [Synth 8-638] synthesizing module 'axi_wrapper_output_fifo__parameterized0' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:91709]
INFO: [Synth 8-638] synthesizing module 'glb_ifx_master__parameterized0' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:3088]
INFO: [Synth 8-3491] module 'glb_srl_fifo' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:2412' bound to instance 'fifo0' of component 'glb_srl_fifo' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:3124]
INFO: [Synth 8-638] synthesizing module 'glb_srl_fifo__parameterized6' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:2464]
INFO: [Synth 8-256] done synthesizing module 'glb_srl_fifo__parameterized6' (8#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:2464]
INFO: [Synth 8-256] done synthesizing module 'glb_ifx_master__parameterized0' (8#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/axi_utils_v2_0/hdl/axi_utils_v2_0_vh_rfs.vhd:3088]
INFO: [Synth 8-256] done synthesizing module 'axi_wrapper_output_fifo__parameterized0' (8#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:91709]
WARNING: [Synth 8-3848] Net config_fifo_out_cp_len in module/entity axi_wrapper does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92249]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv1 in module/entity axi_wrapper does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92251]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv2 in module/entity axi_wrapper does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92252]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv3 in module/entity axi_wrapper does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92253]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv4 in module/entity axi_wrapper does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92254]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv5 in module/entity axi_wrapper does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92255]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv6 in module/entity axi_wrapper does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92256]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv7 in module/entity axi_wrapper does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92257]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv8 in module/entity axi_wrapper does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92258]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv9 in module/entity axi_wrapper does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92259]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv10 in module/entity axi_wrapper does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92260]
WARNING: [Synth 8-3848] Net config_fifo_out_fwd_inv11 in module/entity axi_wrapper does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92261]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch1 in module/entity axi_wrapper does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92263]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch2 in module/entity axi_wrapper does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92264]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch3 in module/entity axi_wrapper does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92265]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch4 in module/entity axi_wrapper does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92266]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch5 in module/entity axi_wrapper does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92267]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch6 in module/entity axi_wrapper does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92268]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch7 in module/entity axi_wrapper does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92269]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch8 in module/entity axi_wrapper does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92270]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch9 in module/entity axi_wrapper does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92271]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch10 in module/entity axi_wrapper does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92272]
WARNING: [Synth 8-3848] Net config_fifo_out_scale_sch11 in module/entity axi_wrapper does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92273]
INFO: [Synth 8-256] done synthesizing module 'axi_wrapper' (9#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:92157]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_core' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99999]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_d' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:95988]
INFO: [Synth 8-638] synthesizing module 'r22_flow_ctrl' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64923]
INFO: [Synth 8-638] synthesizing module 'cnt_sat' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23061]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5532' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_legacy' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6626]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized0' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5268' bound to instance 'the_addsub' of component 'c_addsub_v12_0_fabric_legacy' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5899]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized0' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2281' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5337]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized0' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-113] binding component instance 'carrymux0' to cell 'MUXCY' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3254]
INFO: [Synth 8-113] binding component instance 'carryxor0' to cell 'XORCY' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3262]
INFO: [Synth 8-113] binding component instance 'carryxortop' to cell 'XORCY' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3274]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized0' (10#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized0' (11#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized0' (12#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv' (13#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23119]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23119]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23119]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23119]
INFO: [Synth 8-638] synthesizing module 'logic_gate' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22537]
INFO: [Synth 8-256] done synthesizing module 'logic_gate' (14#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22537]
INFO: [Synth 8-113] binding component instance 'tc_reg' to cell 'FDSE' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23158]
INFO: [Synth 8-113] binding component instance 'tc_reg1' to cell 'FDSE' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23168]
INFO: [Synth 8-256] done synthesizing module 'cnt_sat' (15#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23061]
INFO: [Synth 8-638] synthesizing module 'cnt_sat__parameterized0' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23061]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized0' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5532' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_legacy' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6626]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized2' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5268' bound to instance 'the_addsub' of component 'c_addsub_v12_0_fabric_legacy' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5899]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized2' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2281' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5337]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized2' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-113] binding component instance 'carrymux0' to cell 'MUXCY' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3254]
INFO: [Synth 8-113] binding component instance 'carryxor0' to cell 'XORCY' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3262]
INFO: [Synth 8-113] binding component instance 'carryxortop' to cell 'XORCY' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3274]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized2' (15#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized2' (15#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized2' (15#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized0' (15#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23119]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23119]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23119]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23119]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23119]
INFO: [Synth 8-638] synthesizing module 'logic_gate__parameterized0' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22537]
INFO: [Synth 8-256] done synthesizing module 'logic_gate__parameterized0' (15#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22537]
INFO: [Synth 8-113] binding component instance 'tc_reg' to cell 'FDSE' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23158]
INFO: [Synth 8-113] binding component instance 'tc_reg1' to cell 'FDSE' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23168]
INFO: [Synth 8-256] done synthesizing module 'cnt_sat__parameterized0' (15#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23061]
INFO: [Synth 8-638] synthesizing module 'cnt_sat__parameterized1' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23061]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized1' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5532' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_legacy' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6626]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized4' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5268' bound to instance 'the_addsub' of component 'c_addsub_v12_0_fabric_legacy' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5899]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized4' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2281' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5337]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized4' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-113] binding component instance 'carrymux0' to cell 'MUXCY' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3254]
INFO: [Synth 8-113] binding component instance 'carryxor0' to cell 'XORCY' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3262]
INFO: [Synth 8-113] binding component instance 'carryxortop' to cell 'XORCY' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3274]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized4' (15#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized4' (15#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized4' (15#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized1' (15#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23119]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23119]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23119]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23119]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23119]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23119]
INFO: [Synth 8-638] synthesizing module 'logic_gate__parameterized1' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22537]
INFO: [Synth 8-256] done synthesizing module 'logic_gate__parameterized1' (15#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22537]
INFO: [Synth 8-113] binding component instance 'tc_reg' to cell 'FDSE' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23158]
INFO: [Synth 8-113] binding component instance 'tc_reg1' to cell 'FDSE' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23168]
INFO: [Synth 8-256] done synthesizing module 'cnt_sat__parameterized1' (15#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23061]
INFO: [Synth 8-638] synthesizing module 'cnt_sat__parameterized2' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23061]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23119]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23119]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23119]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23119]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23119]
INFO: [Synth 8-638] synthesizing module 'logic_gate__parameterized2' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22537]
INFO: [Synth 8-256] done synthesizing module 'logic_gate__parameterized2' (15#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22537]
INFO: [Synth 8-113] binding component instance 'tc_reg' to cell 'FDSE' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23158]
INFO: [Synth 8-113] binding component instance 'tc_reg1' to cell 'FDSE' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23168]
INFO: [Synth 8-256] done synthesizing module 'cnt_sat__parameterized2' (15#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23061]
INFO: [Synth 8-638] synthesizing module 'cnt_sat__parameterized3' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23061]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized2' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5532' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_legacy' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6626]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized6' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5268' bound to instance 'the_addsub' of component 'c_addsub_v12_0_fabric_legacy' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5899]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized6' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2281' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5337]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized6' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-113] binding component instance 'carrymux0' to cell 'MUXCY' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3254]
INFO: [Synth 8-113] binding component instance 'carryxor0' to cell 'XORCY' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3262]
INFO: [Synth 8-113] binding component instance 'carryxortop' to cell 'XORCY' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3274]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized6' (15#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized6' (15#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized6' (15#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized2' (15#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23119]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23119]
INFO: [Synth 8-638] synthesizing module 'logic_gate__parameterized3' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22537]
INFO: [Synth 8-256] done synthesizing module 'logic_gate__parameterized3' (15#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22537]
INFO: [Synth 8-113] binding component instance 'tc_reg' to cell 'FDSE' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23158]
INFO: [Synth 8-113] binding component instance 'tc_reg1' to cell 'FDSE' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23168]
INFO: [Synth 8-256] done synthesizing module 'cnt_sat__parameterized3' (15#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23061]
INFO: [Synth 8-638] synthesizing module 'cnt_sat__parameterized4' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23061]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized3' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5532' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_legacy' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6626]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized8' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5268' bound to instance 'the_addsub' of component 'c_addsub_v12_0_fabric_legacy' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5899]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized8' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2281' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5337]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized8' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-113] binding component instance 'carrymux0' to cell 'MUXCY' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3254]
INFO: [Synth 8-113] binding component instance 'carryxor0' to cell 'XORCY' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3262]
INFO: [Synth 8-113] binding component instance 'carryxortop' to cell 'XORCY' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3274]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized8' (15#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized8' (15#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized8' (15#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized3' (15#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23119]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23119]
INFO: [Synth 8-113] binding component instance 'addsub_reg' to cell 'FDRE' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23119]
INFO: [Synth 8-638] synthesizing module 'logic_gate__parameterized4' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22537]
INFO: [Synth 8-256] done synthesizing module 'logic_gate__parameterized4' (15#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22537]
INFO: [Synth 8-113] binding component instance 'tc_reg' to cell 'FDSE' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23158]
INFO: [Synth 8-113] binding component instance 'tc_reg1' to cell 'FDSE' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23168]
INFO: [Synth 8-256] done synthesizing module 'cnt_sat__parameterized4' (15#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23061]
INFO: [Synth 8-638] synthesizing module 'cnt_tc_rtl_a' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23454]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized4' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5532' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_legacy' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6626]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized10' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5268' bound to instance 'the_addsub' of component 'c_addsub_v12_0_fabric_legacy' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5899]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized10' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2281' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5337]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized10' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_viv' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:321' bound to instance 'qreg' of component 'c_reg_fd_v12_0_viv' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2930]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_viv__parameterized0' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_viv__parameterized0' (16#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-113] binding component instance 'carrymux0' to cell 'MUXCY' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3254]
INFO: [Synth 8-113] binding component instance 'carryxor0' to cell 'XORCY' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3262]
INFO: [Synth 8-113] binding component instance 'carryxortop' to cell 'XORCY' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3274]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3296]
INFO: [Synth 8-113] binding component instance 'carryxor' to cell 'XORCY' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:3304]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized10' (16#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized10' (16#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized10' (16#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized4' (16#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-113] binding component instance 'carryinmux' to cell 'MUXCY' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23549]
INFO: [Synth 8-638] synthesizing module 'equ_rtl' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22828]
INFO: [Synth 8-113] binding component instance 'xnor_lut6' to cell 'LUT6' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22937]
INFO: [Synth 8-113] binding component instance 'xnor_lut6' to cell 'LUT6' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22937]
INFO: [Synth 8-113] binding component instance 'xnor_lut6' to cell 'LUT6' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22937]
INFO: [Synth 8-113] binding component instance 'xnor_lut6' to cell 'LUT6' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22937]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22953]
INFO: [Synth 8-113] binding component instance 'carrymux' to cell 'MUXCY' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22953]
INFO: [Common 17-14] Message 'Synth 8-113' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'equ_rtl' (17#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22828]
INFO: [Synth 8-256] done synthesizing module 'cnt_tc_rtl_a' (18#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23454]
INFO: [Synth 8-638] synthesizing module 'shift_ram' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy' (19#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv' (20#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram' (21#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'r22_flow_ctrl' (22#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64923]
INFO: [Synth 8-638] synthesizing module 'r22_cnt_ctrl' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64676]
INFO: [Synth 8-638] synthesizing module 'cnt_tc_rtl_a__parameterized0' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23454]
INFO: [Synth 8-256] done synthesizing module 'cnt_tc_rtl_a__parameterized0' (22#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23454]
INFO: [Synth 8-256] done synthesizing module 'r22_cnt_ctrl' (23#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64676]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized0' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized0' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized0' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized0' (23#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized0' (23#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized0' (23#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized1' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized1' (23#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized2' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized2' (23#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized3' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized3' (23#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-3919] null assignment ignored [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:96501]
INFO: [Synth 8-3919] null assignment ignored [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:96502]
INFO: [Synth 8-638] synthesizing module 'r22_pe' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:66453]
INFO: [Synth 8-638] synthesizing module 'r22_cnt_ctrl__parameterized0' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64676]
INFO: [Synth 8-638] synthesizing module 'equ_rtl__parameterized0' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22828]
INFO: [Synth 8-256] done synthesizing module 'equ_rtl__parameterized0' (23#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22828]
INFO: [Synth 8-256] done synthesizing module 'r22_cnt_ctrl__parameterized0' (23#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64676]
INFO: [Synth 8-638] synthesizing module 'r22_cnt_ctrl__parameterized1' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64676]
INFO: [Synth 8-256] done synthesizing module 'r22_cnt_ctrl__parameterized1' (23#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64676]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized4' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized4' (23#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized5' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized1' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized1' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-63] RTL assertion: "Note - str_to_bound_slv: Input string too long, will truncate it" [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized1' (23#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized1' (23#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized5' (23#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized6' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized2' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized2' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized2' (23#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized2' (23#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized6' (23#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized7' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized7' (23#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized8' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized8' (23#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized9' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized3' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized3' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-63] RTL assertion: "Note - str_to_bound_slv: Input string too long, will truncate it" [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized3' (23#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized3' (23#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized9' (23#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized10' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized10' (23#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized11' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized11' (23#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'r22_bf' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62250]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62273]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized12' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized12' (23#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized13' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized13' (23#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized14' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized14' (23#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_mux_bus2' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25028]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_mux_bus2' (24#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25028]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux' (25#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized0' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized0' (25#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized15' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized15' (25#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized16' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized16' (25#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'r22_memory' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61862]
INFO: [Synth 8-638] synthesizing module 'dpm' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:27934]
INFO: [Synth 8-256] done synthesizing module 'dpm' (26#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:27934]
INFO: [Synth 8-256] done synthesizing module 'r22_memory' (27#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61862]
INFO: [Synth 8-638] synthesizing module 'r22_bfly_byp' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62041]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62033]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62033]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62033]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62033]
INFO: [Synth 8-638] synthesizing module 'adder_bypass' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22392]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized5' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5532' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_legacy' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6626]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized12' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5268' bound to instance 'the_addsub' of component 'c_addsub_v12_0_fabric_legacy' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5899]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized12' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2281' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5337]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized12' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_viv' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:321' bound to instance 'qreg' of component 'c_reg_fd_v12_0_viv' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2930]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_viv__parameterized2' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_viv__parameterized2' (27#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized12' (27#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized12' (27#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized12' (27#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized5' (27#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-256] done synthesizing module 'adder_bypass' (28#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22392]
INFO: [Synth 8-638] synthesizing module 'sub_byp' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:30239]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized6' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5532' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_legacy' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6626]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized14' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5268' bound to instance 'the_addsub' of component 'c_addsub_v12_0_fabric_legacy' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5899]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized14' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2281' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5337]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized14' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_viv' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:321' bound to instance 'qreg' of component 'c_reg_fd_v12_0_viv' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2930]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_viv__parameterized4' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_viv__parameterized4' (28#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized14' (28#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized14' (28#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized14' (28#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized6' (28#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-256] done synthesizing module 'sub_byp' (29#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:30239]
INFO: [Synth 8-256] done synthesizing module 'r22_bfly_byp' (30#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62041]
INFO: [Synth 8-256] done synthesizing module 'r22_bf' (31#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62250]
INFO: [Synth 8-638] synthesizing module 'r22_bf__parameterized0' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62250]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized1' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized17' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized17' (31#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_mux_bus2__parameterized0' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25028]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_mux_bus2__parameterized0' (31#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25028]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized1' (31#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized2' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized2' (31#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized18' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized18' (31#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized19' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized19' (31#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'r22_memory__parameterized0' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61862]
INFO: [Synth 8-638] synthesizing module 'dpm__parameterized0' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:27934]
INFO: [Synth 8-256] done synthesizing module 'dpm__parameterized0' (31#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:27934]
INFO: [Synth 8-256] done synthesizing module 'r22_memory__parameterized0' (31#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61862]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized20' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized20' (31#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'r22_twos_comp_mux' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61308]
INFO: [Synth 8-256] done synthesizing module 'r22_twos_comp_mux' (32#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61308]
INFO: [Synth 8-638] synthesizing module 'r22_twos_comp_mux__parameterized0' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61308]
INFO: [Synth 8-256] done synthesizing module 'r22_twos_comp_mux__parameterized0' (32#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61308]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized21' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized21' (32#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized22' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized22' (32#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'r22_bfly_byp__parameterized0' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62041]
INFO: [Synth 8-638] synthesizing module 'adder_bypass__parameterized0' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22392]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized7' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5532' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_legacy' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6626]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized16' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5268' bound to instance 'the_addsub' of component 'c_addsub_v12_0_fabric_legacy' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5899]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized16' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2281' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5337]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized16' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_viv' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:321' bound to instance 'qreg' of component 'c_reg_fd_v12_0_viv' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2930]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_viv__parameterized6' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_viv__parameterized6' (32#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized16' (32#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized16' (32#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized16' (32#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized7' (32#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-256] done synthesizing module 'adder_bypass__parameterized0' (32#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22392]
INFO: [Synth 8-638] synthesizing module 'sub_byp__parameterized0' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:30239]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized8' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5532' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_legacy' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6626]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized18' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5268' bound to instance 'the_addsub' of component 'c_addsub_v12_0_fabric_legacy' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5899]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized18' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2281' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5337]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized18' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_viv' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:321' bound to instance 'qreg' of component 'c_reg_fd_v12_0_viv' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2930]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_viv__parameterized8' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_viv__parameterized8' (32#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized18' (32#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized18' (32#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized18' (32#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized8' (32#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-256] done synthesizing module 'sub_byp__parameterized0' (32#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:30239]
INFO: [Synth 8-256] done synthesizing module 'r22_bfly_byp__parameterized0' (32#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62041]
INFO: [Synth 8-256] done synthesizing module 'r22_bf__parameterized0' (32#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62250]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized23' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized23' (32#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized24' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized4' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized4' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized4' (32#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized4' (32#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized24' (32#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'r22_tw_gen' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:66150]
INFO: [Synth 8-638] synthesizing module 'adder' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22267]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized9' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5532' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_legacy' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6626]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized20' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5268' bound to instance 'the_addsub' of component 'c_addsub_v12_0_fabric_legacy' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5899]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized20' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2281' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5337]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized20' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_viv' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:321' bound to instance 'qreg' of component 'c_reg_fd_v12_0_viv' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2930]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_viv__parameterized10' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_viv__parameterized10' (32#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized20' (32#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized20' (32#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized20' (32#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized9' (32#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-256] done synthesizing module 'adder' (33#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22267]
INFO: [Synth 8-638] synthesizing module 'mux_bus4' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25217]
INFO: [Synth 8-256] done synthesizing module 'mux_bus4' (34#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25217]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized25' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized25' (34#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'twiddle_gen' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:53643]
INFO: [Synth 8-638] synthesizing module 'twgen_quarter_sin' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:53270]
INFO: [Synth 8-4472] Detected and applied attribute ram_style = block [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:53298]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_twos_comp' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:35992]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_twos_comp' (35#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:35992]
INFO: [Synth 8-638] synthesizing module 'logic_gate__parameterized5' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22537]
INFO: [Synth 8-256] done synthesizing module 'logic_gate__parameterized5' (35#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22537]
INFO: [Synth 8-256] done synthesizing module 'twgen_quarter_sin' (36#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:53270]
INFO: [Synth 8-256] done synthesizing module 'twiddle_gen' (37#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:53643]
INFO: [Synth 8-256] done synthesizing module 'r22_tw_gen' (38#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:66150]
INFO: [Synth 8-638] synthesizing module 'cmpy' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:36171]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_synth' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:11624]
INFO: [Synth 8-638] synthesizing module 'cmpy_4_dsp48' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:11272]
INFO: [Synth 8-638] synthesizing module 'cmpy_4_dsp48_mult' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:6959]
INFO: [Synth 8-638] synthesizing module 'op_resize' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4018]
INFO: [Synth 8-256] done synthesizing module 'op_resize' (39#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:4018]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_delay_line' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1577]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_delay_line' (40#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1577]
INFO: [Synth 8-3919] null assignment ignored [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:9720]
INFO: [Synth 8-3919] null assignment ignored [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:9723]
INFO: [Synth 8-3919] null assignment ignored [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:9720]
INFO: [Synth 8-3919] null assignment ignored [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:9723]
INFO: [Synth 8-3919] null assignment ignored [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:9720]
INFO: [Synth 8-3919] null assignment ignored [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:9723]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_delay_line__parameterized0' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1577]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_delay_line__parameterized0' (40#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1577]
INFO: [Synth 8-3919] null assignment ignored [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:9720]
INFO: [Synth 8-3919] null assignment ignored [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:9723]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_delay_line__parameterized1' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1577]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_delay_line__parameterized1' (40#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1577]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_delay_line__parameterized2' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1577]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_delay_line__parameterized2' (40#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1577]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_delay_line__parameterized3' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1577]
INFO: [Synth 8-4472] Detected and applied attribute shreg_extract = yes [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1802]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_delay_line__parameterized3' (40#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1577]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_delay_line__parameterized4' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1577]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_delay_line__parameterized4' (40#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1577]
INFO: [Synth 8-638] synthesizing module 'cmpy_v6_0_delay_line__parameterized5' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1577]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_delay_line__parameterized5' (40#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1577]
INFO: [Synth 8-256] done synthesizing module 'cmpy_4_dsp48_mult' (41#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:6959]
INFO: [Synth 8-256] done synthesizing module 'cmpy_4_dsp48' (42#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:11272]
INFO: [Synth 8-256] done synthesizing module 'cmpy_v6_0_synth' (43#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:11624]
INFO: [Synth 8-256] done synthesizing module 'cmpy' (44#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:36171]
INFO: [Synth 8-638] synthesizing module 'arith_shift3' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:30830]
INFO: [Synth 8-638] synthesizing module 'mux_bus4__parameterized0' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25217]
INFO: [Synth 8-256] done synthesizing module 'mux_bus4__parameterized0' (44#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25217]
INFO: [Synth 8-256] done synthesizing module 'arith_shift3' (45#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:30830]
INFO: [Synth 8-638] synthesizing module 'r22_ovflo' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:65855]
WARNING: [Synth 8-63] RTL assertion: "WARNING: SCLR is not implemented in this block to try and improve timing - may affect behaviour!" [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:65870]
INFO: [Synth 8-256] done synthesizing module 'r22_ovflo' (46#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:65855]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized26' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized26' (46#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized27' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized27' (46#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'r22_pe' (47#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:66453]
INFO: [Synth 8-638] synthesizing module 'r22_pe__parameterized0' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:66453]
INFO: [Synth 8-638] synthesizing module 'r22_cnt_ctrl__parameterized2' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64676]
INFO: [Synth 8-256] done synthesizing module 'r22_cnt_ctrl__parameterized2' (47#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64676]
INFO: [Synth 8-638] synthesizing module 'r22_cnt_ctrl__parameterized3' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64676]
INFO: [Synth 8-256] done synthesizing module 'r22_cnt_ctrl__parameterized3' (47#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64676]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized28' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized28' (47#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized29' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized29' (47#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized30' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized30' (47#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized31' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized31' (47#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'r22_bf__parameterized1' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62250]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized3' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized3' (47#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized4' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized4' (47#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized32' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized32' (47#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized33' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized33' (47#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'r22_memory__parameterized1' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61862]
INFO: [Synth 8-638] synthesizing module 'r22_srl_memory' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61707]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized5' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized5' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2062]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized5' (47#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized5' (47#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'r22_srl_memory' (48#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61707]
INFO: [Synth 8-256] done synthesizing module 'r22_memory__parameterized1' (48#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61862]
INFO: [Synth 8-256] done synthesizing module 'r22_bf__parameterized1' (48#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62250]
INFO: [Synth 8-638] synthesizing module 'r22_bf__parameterized2' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62250]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized5' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized5' (48#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized6' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized6' (48#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized34' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized34' (48#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized35' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized35' (48#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'r22_memory__parameterized2' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61862]
INFO: [Synth 8-638] synthesizing module 'r22_srl_memory__parameterized0' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61707]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized6' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized6' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-4472] Detected and applied attribute shreg_extract = yes [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2043]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized6' (48#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized6' (48#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'r22_srl_memory__parameterized0' (48#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61707]
INFO: [Synth 8-256] done synthesizing module 'r22_memory__parameterized2' (48#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61862]
INFO: [Synth 8-256] done synthesizing module 'r22_bf__parameterized2' (48#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62250]
INFO: [Synth 8-638] synthesizing module 'r22_tw_gen__parameterized0' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:66150]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized0' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22267]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized10' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5532' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_legacy' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6626]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized22' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5268' bound to instance 'the_addsub' of component 'c_addsub_v12_0_fabric_legacy' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5899]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized22' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2281' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5337]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized22' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_viv' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:321' bound to instance 'qreg' of component 'c_reg_fd_v12_0_viv' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2930]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_viv__parameterized12' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_viv__parameterized12' (48#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized22' (48#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized22' (48#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized22' (48#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized10' (48#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized0' (48#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22267]
INFO: [Synth 8-638] synthesizing module 'mux_bus4__parameterized1' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25217]
INFO: [Synth 8-256] done synthesizing module 'mux_bus4__parameterized1' (48#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25217]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized36' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized36' (48#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'twiddle_gen__parameterized0' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:53643]
INFO: [Synth 8-638] synthesizing module 'twgen_distmem' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:52295]
INFO: [Synth 8-4472] Detected and applied attribute ram_style = distributed [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:52327]
INFO: [Synth 8-4472] Detected and applied attribute ram_style = distributed [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:52328]
INFO: [Synth 8-4472] Detected and applied attribute rom_style = distributed [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:52336]
INFO: [Synth 8-4472] Detected and applied attribute rom_style = distributed [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:52337]
INFO: [Synth 8-256] done synthesizing module 'twgen_distmem' (49#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:52295]
INFO: [Synth 8-256] done synthesizing module 'twiddle_gen__parameterized0' (49#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:53643]
INFO: [Synth 8-256] done synthesizing module 'r22_tw_gen__parameterized0' (49#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:66150]
INFO: [Synth 8-256] done synthesizing module 'r22_pe__parameterized0' (49#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:66453]
INFO: [Synth 8-638] synthesizing module 'r22_pe__parameterized1' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:66453]
INFO: [Synth 8-638] synthesizing module 'r22_cnt_ctrl__parameterized4' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64676]
INFO: [Synth 8-256] done synthesizing module 'r22_cnt_ctrl__parameterized4' (49#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64676]
INFO: [Synth 8-638] synthesizing module 'r22_cnt_ctrl__parameterized5' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64676]
INFO: [Synth 8-256] done synthesizing module 'r22_cnt_ctrl__parameterized5' (49#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64676]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized37' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized37' (49#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized38' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized38' (49#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized39' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized39' (49#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'r22_bf__parameterized3' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62250]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized7' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized7' (49#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized8' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized8' (49#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized40' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized40' (49#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized41' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized41' (49#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'r22_memory__parameterized3' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61862]
INFO: [Synth 8-638] synthesizing module 'r22_srl_memory__parameterized1' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61707]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized7' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized7' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized7' (49#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized7' (49#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'r22_srl_memory__parameterized1' (49#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61707]
INFO: [Synth 8-256] done synthesizing module 'r22_memory__parameterized3' (49#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61862]
INFO: [Synth 8-256] done synthesizing module 'r22_bf__parameterized3' (49#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62250]
INFO: [Synth 8-638] synthesizing module 'r22_bf__parameterized4' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62250]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized9' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized9' (49#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-638] synthesizing module 'r22_delay_mux__parameterized10' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-256] done synthesizing module 'r22_delay_mux__parameterized10' (49#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61476]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized42' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized42' (49#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized43' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized43' (49#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'r22_memory__parameterized4' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61862]
INFO: [Synth 8-638] synthesizing module 'r22_srl_memory__parameterized2' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61707]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized8' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized8' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized8' (49#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized8' (49#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'r22_srl_memory__parameterized2' (49#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61707]
INFO: [Synth 8-256] done synthesizing module 'r22_memory__parameterized4' (49#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61862]
INFO: [Synth 8-256] done synthesizing module 'r22_bf__parameterized4' (49#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:62250]
INFO: [Synth 8-638] synthesizing module 'r22_tw_gen__parameterized1' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:66150]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized1' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22267]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized11' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5532' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_legacy' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6626]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized24' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5268' bound to instance 'the_addsub' of component 'c_addsub_v12_0_fabric_legacy' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5899]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized24' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2281' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5337]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized24' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_viv' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:321' bound to instance 'qreg' of component 'c_reg_fd_v12_0_viv' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2930]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_viv__parameterized14' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_viv__parameterized14' (49#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized24' (49#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized24' (49#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized24' (49#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized11' (49#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized1' (49#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22267]
INFO: [Synth 8-638] synthesizing module 'mux_bus4__parameterized2' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25217]
INFO: [Synth 8-256] done synthesizing module 'mux_bus4__parameterized2' (49#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25217]
INFO: [Synth 8-638] synthesizing module 'twiddle_gen__parameterized1' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:53643]
INFO: [Synth 8-638] synthesizing module 'twgen_distmem__parameterized0' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:52295]
INFO: [Synth 8-256] done synthesizing module 'twgen_distmem__parameterized0' (49#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:52295]
INFO: [Synth 8-256] done synthesizing module 'twiddle_gen__parameterized1' (49#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:53643]
INFO: [Synth 8-256] done synthesizing module 'r22_tw_gen__parameterized1' (49#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:66150]
INFO: [Synth 8-256] done synthesizing module 'r22_pe__parameterized1' (49#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:66453]
INFO: [Synth 8-638] synthesizing module 'r22_pe__parameterized2' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:66453]
INFO: [Synth 8-638] synthesizing module 'r22_cnt_ctrl__parameterized6' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64676]
INFO: [Synth 8-256] done synthesizing module 'r22_cnt_ctrl__parameterized6' (49#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64676]
INFO: [Synth 8-638] synthesizing module 'r22_cnt_ctrl__parameterized7' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64676]
INFO: [Synth 8-256] done synthesizing module 'r22_cnt_ctrl__parameterized7' (49#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64676]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized44' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized9' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized9' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized9' (49#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized9' (49#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized44' (49#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized45' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized10' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized10' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-63] RTL assertion: "Note - str_to_bound_slv: Input string too long, will truncate it" [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized10' (49#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized10' (49#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized45' (49#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized46' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized11' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized11' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized11' (49#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized11' (49#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized46' (49#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized47' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized12' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized12' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized12' (49#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized12' (49#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized47' (49#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized48' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized13' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized13' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized13' (49#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized13' (49#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized48' (49#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized49' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized14' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized14' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized14' (49#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized14' (49#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized49' (49#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized50' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized15' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized15' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-63] RTL assertion: "Note - str_to_bound_slv: Input string too long, will truncate it" [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized15' (49#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized15' (49#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized50' (49#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized51' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized16' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized16' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized16' (49#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized16' (49#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized51' (49#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized52' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized52' (49#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'r22_bf_sp' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:63044]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:63113]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:63114]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized53' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized17' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized17' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized17' (49#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized17' (49#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized53' (49#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized54' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized54' (49#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'xfft_v9_0_mux_bus2__parameterized1' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25028]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_mux_bus2__parameterized1' (49#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25028]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized2' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22267]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized12' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5532' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_legacy' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6626]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized26' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5268' bound to instance 'the_addsub' of component 'c_addsub_v12_0_fabric_legacy' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5899]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized26' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2281' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5337]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized26' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_viv' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:321' bound to instance 'qreg' of component 'c_reg_fd_v12_0_viv' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2930]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_viv__parameterized16' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_viv__parameterized16' (49#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized26' (49#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized26' (49#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized26' (49#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized12' (49#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized2' (49#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22267]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized55' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized55' (49#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'r22_bf_sp' (50#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:63044]
INFO: [Synth 8-638] synthesizing module 'r22_bf_sp__parameterized0' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:63044]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized56' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized18' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized18' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized18' (50#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized18' (50#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized56' (50#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized57' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized57' (50#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized3' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22267]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized13' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5532' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_legacy' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6626]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized28' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5268' bound to instance 'the_addsub' of component 'c_addsub_v12_0_fabric_legacy' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5899]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized28' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2281' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5337]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized28' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_viv' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:321' bound to instance 'qreg' of component 'c_reg_fd_v12_0_viv' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2930]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized28' (50#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized28' (50#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized28' (50#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized13' (50#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized3' (50#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22267]
INFO: [Synth 8-256] done synthesizing module 'r22_bf_sp__parameterized0' (50#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:63044]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized58' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized19' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized19' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized19' (50#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized19' (50#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized58' (50#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized59' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized20' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized20' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized20' (50#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized20' (50#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized59' (50#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'r22_tw_gen__parameterized2' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:66150]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized4' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22267]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized14' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5532' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_legacy' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6626]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized30' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5268' bound to instance 'the_addsub' of component 'c_addsub_v12_0_fabric_legacy' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5899]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized30' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2281' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5337]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized30' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_viv' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:321' bound to instance 'qreg' of component 'c_reg_fd_v12_0_viv' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2930]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_viv__parameterized18' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_viv__parameterized18' (50#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized30' (50#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized30' (50#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized30' (50#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized14' (50#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized4' (50#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22267]
INFO: [Synth 8-638] synthesizing module 'mux_bus4__parameterized3' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25217]
INFO: [Synth 8-256] done synthesizing module 'mux_bus4__parameterized3' (50#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25217]
INFO: [Synth 8-638] synthesizing module 'twiddle_gen__parameterized2' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:53643]
INFO: [Synth 8-638] synthesizing module 'twgen_distmem__parameterized1' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:52295]
INFO: [Synth 8-256] done synthesizing module 'twgen_distmem__parameterized1' (50#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:52295]
INFO: [Synth 8-256] done synthesizing module 'twiddle_gen__parameterized2' (50#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:53643]
INFO: [Synth 8-256] done synthesizing module 'r22_tw_gen__parameterized2' (50#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:66150]
INFO: [Synth 8-256] done synthesizing module 'r22_pe__parameterized2' (50#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:66453]
INFO: [Synth 8-638] synthesizing module 'r22_pe__parameterized3' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:66453]
INFO: [Synth 8-638] synthesizing module 'r22_cnt_ctrl__parameterized8' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64676]
INFO: [Synth 8-256] done synthesizing module 'r22_cnt_ctrl__parameterized8' (50#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64676]
INFO: [Synth 8-638] synthesizing module 'r22_cnt_ctrl__parameterized9' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64676]
INFO: [Synth 8-256] done synthesizing module 'r22_cnt_ctrl__parameterized9' (50#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64676]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized60' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized21' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized21' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized21' (50#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized21' (50#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized60' (50#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized61' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized22' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized22' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-63] RTL assertion: "Note - str_to_bound_slv: Input string too long, will truncate it" [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized22' (50#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized22' (50#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized61' (50#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized62' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized23' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized23' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized23' (50#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized23' (50#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized62' (50#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized63' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized24' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized24' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized24' (50#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized24' (50#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized63' (50#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized64' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized25' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized25' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized25' (50#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized25' (50#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized64' (50#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized65' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized26' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized26' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized26' (50#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized26' (50#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized65' (50#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized66' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized27' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized27' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-63] RTL assertion: "Note - str_to_bound_slv: Input string too long, will truncate it" [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized27' (50#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized27' (50#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized66' (50#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized67' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized67' (50#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized68' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized68' (50#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'r22_bf_sp__parameterized1' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:63044]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized69' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized69' (50#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized70' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized70' (50#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized71' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized71' (50#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'r22_bf_sp__parameterized1' (50#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:63044]
INFO: [Synth 8-638] synthesizing module 'r22_bf_sp__parameterized2' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:63044]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized72' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized72' (50#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized73' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized73' (50#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'r22_bf_sp__parameterized2' (50#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:63044]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized74' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized74' (50#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized75' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized28' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized28' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized28' (50#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized28' (50#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized75' (50#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'r22_tw_gen__parameterized3' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:66150]
INFO: [Synth 8-638] synthesizing module 'adder__parameterized5' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22267]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_viv__parameterized15' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_legacy' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5532' bound to instance 'i_baseblox_addsub' of component 'c_addsub_v12_0_legacy' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6626]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_legacy__parameterized32' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_fabric_legacy' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5268' bound to instance 'the_addsub' of component 'c_addsub_v12_0_fabric_legacy' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5899]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized32' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-3491] module 'c_addsub_v12_0_lut6_legacy' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2281' bound to instance 'i_lut6_addsub' of component 'c_addsub_v12_0_lut6_legacy' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5337]
INFO: [Synth 8-638] synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized32' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-3491] module 'c_reg_fd_v12_0_viv' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:321' bound to instance 'qreg' of component 'c_reg_fd_v12_0_viv' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2930]
INFO: [Synth 8-638] synthesizing module 'c_reg_fd_v12_0_viv__parameterized20' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_reg_fd_v12_0_viv__parameterized20' (50#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_reg_fd_v12_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd:351]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_lut6_legacy__parameterized32' (50#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:2333]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_fabric_legacy__parameterized32' (50#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5320]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_legacy__parameterized32' (50#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:5608]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_v12_0_viv__parameterized15' (50#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_addsub_v12_0/hdl/c_addsub_v12_0_vh_rfs.vhd:6505]
INFO: [Synth 8-256] done synthesizing module 'adder__parameterized5' (50#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22267]
INFO: [Synth 8-638] synthesizing module 'mux_bus4__parameterized4' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25217]
INFO: [Synth 8-256] done synthesizing module 'mux_bus4__parameterized4' (50#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:25217]
INFO: [Synth 8-638] synthesizing module 'twiddle_gen__parameterized3' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:53643]
INFO: [Synth 8-638] synthesizing module 'twgen_distmem__parameterized2' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:52295]
INFO: [Synth 8-256] done synthesizing module 'twgen_distmem__parameterized2' (50#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:52295]
INFO: [Synth 8-256] done synthesizing module 'twiddle_gen__parameterized3' (50#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:53643]
INFO: [Synth 8-256] done synthesizing module 'r22_tw_gen__parameterized3' (50#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:66150]
INFO: [Synth 8-256] done synthesizing module 'r22_pe__parameterized3' (50#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:66453]
INFO: [Synth 8-638] synthesizing module 'r22_pe__parameterized4' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:66453]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized76' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized29' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized29' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-63] RTL assertion: "Note - str_to_bound_slv: Input string too long, will truncate it" [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized29' (50#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized29' (50#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized76' (50#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized77' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized77' (50#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized78' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized78' (50#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized79' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_viv__parameterized30' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-638] synthesizing module 'c_shift_ram_v12_0_legacy__parameterized30' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-63] RTL assertion: "Note - str_to_bound_slv: Input string too long, will truncate it" [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xbip_utils_v3_0/hdl/xbip_utils_v3_0_vh_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_legacy__parameterized30' (50#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:1539]
INFO: [Synth 8-256] done synthesizing module 'c_shift_ram_v12_0_viv__parameterized30' (50#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/c_shift_ram_v12_0/hdl/c_shift_ram_v12_0_vh_rfs.vhd:2535]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized79' (50#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized80' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized80' (50#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized81' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized81' (50#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized82' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized82' (50#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'r22_bf_sp__parameterized3' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:63044]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized83' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized83' (50#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized84' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized84' (50#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized85' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized85' (50#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'r22_bf_sp__parameterized3' (50#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:63044]
INFO: [Synth 8-638] synthesizing module 'arith_shift1' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:30723]
INFO: [Synth 8-256] done synthesizing module 'arith_shift1' (51#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:30723]
INFO: [Synth 8-638] synthesizing module 'r22_ovflo__parameterized0' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:65855]
WARNING: [Synth 8-63] RTL assertion: "WARNING: SCLR is not implemented in this block to try and improve timing - may affect behaviour!" [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:65870]
INFO: [Synth 8-256] done synthesizing module 'r22_ovflo__parameterized0' (51#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:65855]
INFO: [Synth 8-256] done synthesizing module 'r22_pe__parameterized4' (51#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:66453]
INFO: [Synth 8-638] synthesizing module 'r22_cnt_ctrl__parameterized10' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64676]
INFO: [Synth 8-256] done synthesizing module 'r22_cnt_ctrl__parameterized10' (51#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:64676]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized86' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized86' (51#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized87' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized87' (51#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized88' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized88' (51#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized89' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized89' (51#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'r22_memory__parameterized5' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61862]
INFO: [Synth 8-638] synthesizing module 'dpm__parameterized1' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:27934]
INFO: [Synth 8-256] done synthesizing module 'dpm__parameterized1' (51#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:27934]
INFO: [Synth 8-256] done synthesizing module 'r22_memory__parameterized5' (51#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:61862]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized90' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized90' (51#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-638] synthesizing module 'r22_busy' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:65986]
INFO: [Synth 8-638] synthesizing module 'shift_ram__parameterized91' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'shift_ram__parameterized91' (51#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:23789]
INFO: [Synth 8-256] done synthesizing module 'r22_busy' (52#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:65986]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_d' (53#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:95988]
WARNING: [Synth 8-3848] Net XK0_RE in module/entity xfft_v9_0_core does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99946]
WARNING: [Synth 8-3848] Net XK0_IM in module/entity xfft_v9_0_core does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99947]
WARNING: [Synth 8-3848] Net XK1_RE in module/entity xfft_v9_0_core does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99948]
WARNING: [Synth 8-3848] Net XK1_IM in module/entity xfft_v9_0_core does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99949]
WARNING: [Synth 8-3848] Net XK2_RE in module/entity xfft_v9_0_core does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99950]
WARNING: [Synth 8-3848] Net XK2_IM in module/entity xfft_v9_0_core does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99951]
WARNING: [Synth 8-3848] Net XK3_RE in module/entity xfft_v9_0_core does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99952]
WARNING: [Synth 8-3848] Net XK3_IM in module/entity xfft_v9_0_core does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99953]
WARNING: [Synth 8-3848] Net XK4_RE in module/entity xfft_v9_0_core does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99954]
WARNING: [Synth 8-3848] Net XK4_IM in module/entity xfft_v9_0_core does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99955]
WARNING: [Synth 8-3848] Net XK5_RE in module/entity xfft_v9_0_core does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99956]
WARNING: [Synth 8-3848] Net XK5_IM in module/entity xfft_v9_0_core does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99957]
WARNING: [Synth 8-3848] Net XK6_RE in module/entity xfft_v9_0_core does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99958]
WARNING: [Synth 8-3848] Net XK6_IM in module/entity xfft_v9_0_core does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99959]
WARNING: [Synth 8-3848] Net XK7_RE in module/entity xfft_v9_0_core does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99960]
WARNING: [Synth 8-3848] Net XK7_IM in module/entity xfft_v9_0_core does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99961]
WARNING: [Synth 8-3848] Net XK8_RE in module/entity xfft_v9_0_core does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99962]
WARNING: [Synth 8-3848] Net XK8_IM in module/entity xfft_v9_0_core does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99963]
WARNING: [Synth 8-3848] Net XK9_RE in module/entity xfft_v9_0_core does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99964]
WARNING: [Synth 8-3848] Net XK9_IM in module/entity xfft_v9_0_core does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99965]
WARNING: [Synth 8-3848] Net XK10_RE in module/entity xfft_v9_0_core does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99966]
WARNING: [Synth 8-3848] Net XK10_IM in module/entity xfft_v9_0_core does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99967]
WARNING: [Synth 8-3848] Net XK11_RE in module/entity xfft_v9_0_core does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99968]
WARNING: [Synth 8-3848] Net XK11_IM in module/entity xfft_v9_0_core does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99969]
WARNING: [Synth 8-3848] Net BLK_EXP0 in module/entity xfft_v9_0_core does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99970]
WARNING: [Synth 8-3848] Net BLK_EXP1 in module/entity xfft_v9_0_core does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99971]
WARNING: [Synth 8-3848] Net BLK_EXP2 in module/entity xfft_v9_0_core does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99972]
WARNING: [Synth 8-3848] Net BLK_EXP3 in module/entity xfft_v9_0_core does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99973]
WARNING: [Synth 8-3848] Net BLK_EXP4 in module/entity xfft_v9_0_core does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99974]
WARNING: [Synth 8-3848] Net BLK_EXP5 in module/entity xfft_v9_0_core does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99975]
WARNING: [Synth 8-3848] Net BLK_EXP6 in module/entity xfft_v9_0_core does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99976]
WARNING: [Synth 8-3848] Net BLK_EXP7 in module/entity xfft_v9_0_core does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99977]
WARNING: [Synth 8-3848] Net BLK_EXP8 in module/entity xfft_v9_0_core does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99978]
WARNING: [Synth 8-3848] Net BLK_EXP9 in module/entity xfft_v9_0_core does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99979]
WARNING: [Synth 8-3848] Net BLK_EXP10 in module/entity xfft_v9_0_core does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99980]
WARNING: [Synth 8-3848] Net BLK_EXP11 in module/entity xfft_v9_0_core does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99981]
WARNING: [Synth 8-3848] Net OVFLO0 in module/entity xfft_v9_0_core does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99982]
WARNING: [Synth 8-3848] Net OVFLO1 in module/entity xfft_v9_0_core does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99983]
WARNING: [Synth 8-3848] Net OVFLO2 in module/entity xfft_v9_0_core does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99984]
WARNING: [Synth 8-3848] Net OVFLO3 in module/entity xfft_v9_0_core does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99985]
WARNING: [Synth 8-3848] Net OVFLO4 in module/entity xfft_v9_0_core does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99986]
WARNING: [Synth 8-3848] Net OVFLO5 in module/entity xfft_v9_0_core does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99987]
WARNING: [Synth 8-3848] Net OVFLO6 in module/entity xfft_v9_0_core does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99988]
WARNING: [Synth 8-3848] Net OVFLO7 in module/entity xfft_v9_0_core does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99989]
WARNING: [Synth 8-3848] Net OVFLO8 in module/entity xfft_v9_0_core does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99990]
WARNING: [Synth 8-3848] Net OVFLO9 in module/entity xfft_v9_0_core does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99991]
WARNING: [Synth 8-3848] Net OVFLO10 in module/entity xfft_v9_0_core does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99992]
WARNING: [Synth 8-3848] Net OVFLO11 in module/entity xfft_v9_0_core does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99993]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_core' (54#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:99999]
WARNING: [Synth 8-3848] Net xk_re_array[11] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101224]
WARNING: [Synth 8-3848] Net xk_re_array[10] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101224]
WARNING: [Synth 8-3848] Net xk_re_array[9] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101224]
WARNING: [Synth 8-3848] Net xk_re_array[8] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101224]
WARNING: [Synth 8-3848] Net xk_re_array[7] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101224]
WARNING: [Synth 8-3848] Net xk_re_array[6] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101224]
WARNING: [Synth 8-3848] Net xk_re_array[5] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101224]
WARNING: [Synth 8-3848] Net xk_re_array[4] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101224]
WARNING: [Synth 8-3848] Net xk_re_array[3] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101224]
WARNING: [Synth 8-3848] Net xk_re_array[2] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101224]
WARNING: [Synth 8-3848] Net xk_re_array[1] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101224]
WARNING: [Synth 8-3848] Net xk_im_array[11] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101225]
WARNING: [Synth 8-3848] Net xk_im_array[10] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101225]
WARNING: [Synth 8-3848] Net xk_im_array[9] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101225]
WARNING: [Synth 8-3848] Net xk_im_array[8] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101225]
WARNING: [Synth 8-3848] Net xk_im_array[7] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101225]
WARNING: [Synth 8-3848] Net xk_im_array[6] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101225]
WARNING: [Synth 8-3848] Net xk_im_array[5] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101225]
WARNING: [Synth 8-3848] Net xk_im_array[4] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101225]
WARNING: [Synth 8-3848] Net xk_im_array[3] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101225]
WARNING: [Synth 8-3848] Net xk_im_array[2] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101225]
WARNING: [Synth 8-3848] Net xk_im_array[1] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101225]
WARNING: [Synth 8-3848] Net blk_exp_array[11] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101226]
WARNING: [Synth 8-3848] Net blk_exp_array[10] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101226]
WARNING: [Synth 8-3848] Net blk_exp_array[9] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101226]
WARNING: [Synth 8-3848] Net blk_exp_array[8] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101226]
WARNING: [Synth 8-3848] Net blk_exp_array[7] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101226]
WARNING: [Synth 8-3848] Net blk_exp_array[6] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101226]
WARNING: [Synth 8-3848] Net blk_exp_array[5] in module/entity xfft_v9_0_viv__parameterized0 does not have driver. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101226]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0_viv__parameterized0' (55#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:100966]
INFO: [Synth 8-256] done synthesizing module 'xfft_v9_0__parameterized0' (56#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0.vhd:191]
INFO: [Synth 8-256] done synthesizing module 'fft_config1_s_core' (57#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/synth/fft_config1_s_core.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'fft_config1_s' (58#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/fft_config1_s.vhd:42]
INFO: [Synth 8-3491] module 'fft_config2_s' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/fft_config2_s.vhd:12' bound to instance 'fft_config2_U0' of component 'fft_config2_s' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/filter_top.vhd:439]
INFO: [Synth 8-638] synthesizing module 'fft_config2_s' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/fft_config2_s.vhd:42]
INFO: [Synth 8-3491] module 'fft_config2_s_core' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config2_s_core/synth/fft_config2_s_core.vhd:59' bound to instance 'inst' of component 'fft_config2_s_core' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/fft_config2_s.vhd:82]
INFO: [Synth 8-638] synthesizing module 'fft_config2_s_core' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config2_s_core/synth/fft_config2_s_core.vhd:89]
INFO: [Synth 8-3491] module 'xfft_v9_0' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0.vhd:111' bound to instance 'U0' of component 'xfft_v9_0' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config2_s_core/synth/fft_config2_s_core.vhd:190]
INFO: [Synth 8-256] done synthesizing module 'fft_config2_s_core' (59#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config2_s_core/synth/fft_config2_s_core.vhd:89]
INFO: [Synth 8-256] done synthesizing module 'fft_config2_s' (60#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/fft_config2_s.vhd:42]
INFO: [Synth 8-3491] module 'filter_top_dummy_proc_be' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/filter_top_dummy_proc_be.vhd:12' bound to instance 'filter_top_dummy_proc_be_U0' of component 'filter_top_dummy_proc_be' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/filter_top.vhd:461]
INFO: [Synth 8-638] synthesizing module 'filter_top_dummy_proc_be' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/filter_top_dummy_proc_be.vhd:40]
INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = none [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/filter_top_dummy_proc_be.vhd:74]
INFO: [Synth 8-3491] module 'filter_top_mul_32s_32s_63_7' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/filter_top_mul_32s_32s_63_7.vhd:65' bound to instance 'filter_top_mul_32s_32s_63_7_U10' of component 'filter_top_mul_32s_32s_63_7' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/filter_top_dummy_proc_be.vhd:161]
INFO: [Synth 8-638] synthesizing module 'filter_top_mul_32s_32s_63_7__parameterized0' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/filter_top_mul_32s_32s_63_7.vhd:81]
INFO: [Synth 8-3491] module 'filter_top_mul_32s_32s_63_7_MulnS_0' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/filter_top_mul_32s_32s_63_7.vhd:12' bound to instance 'filter_top_mul_32s_32s_63_7_MulnS_0_U' of component 'filter_top_mul_32s_32s_63_7_MulnS_0' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/filter_top_mul_32s_32s_63_7.vhd:94]
INFO: [Synth 8-638] synthesizing module 'filter_top_mul_32s_32s_63_7_MulnS_0' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/filter_top_mul_32s_32s_63_7.vhd:21]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/filter_top_mul_32s_32s_63_7.vhd:23]
INFO: [Synth 8-4472] Detected and applied attribute keep = true [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/filter_top_mul_32s_32s_63_7.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'filter_top_mul_32s_32s_63_7_MulnS_0' (61#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/filter_top_mul_32s_32s_63_7.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'filter_top_mul_32s_32s_63_7__parameterized0' (62#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/filter_top_mul_32s_32s_63_7.vhd:81]
INFO: [Synth 8-3491] module 'filter_top_mul_32s_32s_63_7' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/filter_top_mul_32s_32s_63_7.vhd:65' bound to instance 'filter_top_mul_32s_32s_63_7_U11' of component 'filter_top_mul_32s_32s_63_7' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/filter_top_dummy_proc_be.vhd:176]
INFO: [Synth 8-3491] module 'filter_top_mul_32s_32s_63_7' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/filter_top_mul_32s_32s_63_7.vhd:65' bound to instance 'filter_top_mul_32s_32s_63_7_U12' of component 'filter_top_mul_32s_32s_63_7' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/filter_top_dummy_proc_be.vhd:191]
INFO: [Synth 8-3491] module 'filter_top_mul_32s_32s_63_7' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/filter_top_mul_32s_32s_63_7.vhd:65' bound to instance 'filter_top_mul_32s_32s_63_7_U13' of component 'filter_top_mul_32s_32s_63_7' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/filter_top_dummy_proc_be.vhd:206]
INFO: [Synth 8-256] done synthesizing module 'filter_top_dummy_proc_be' (63#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/filter_top_dummy_proc_be.vhd:40]
INFO: [Synth 8-3491] module 'FIFO_filter_top_fft_config_fwd_data_V' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/FIFO_filter_top_fft_config_fwd_data_V.vhd:13' bound to instance 'fft_config_fwd_data_V_U' of component 'FIFO_filter_top_fft_config_fwd_data_V' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/filter_top.vhd:487]
INFO: [Synth 8-638] synthesizing module 'FIFO_filter_top_fft_config_fwd_data_V' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/FIFO_filter_top_fft_config_fwd_data_V.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'FIFO_filter_top_fft_config_fwd_data_V' (64#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/FIFO_filter_top_fft_config_fwd_data_V.vhd:34]
INFO: [Synth 8-3491] module 'FIFO_filter_top_fft_config_inv_data_V' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/FIFO_filter_top_fft_config_inv_data_V.vhd:13' bound to instance 'fft_config_inv_data_V_U' of component 'FIFO_filter_top_fft_config_inv_data_V' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/filter_top.vhd:500]
INFO: [Synth 8-638] synthesizing module 'FIFO_filter_top_fft_config_inv_data_V' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/FIFO_filter_top_fft_config_inv_data_V.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'FIFO_filter_top_fft_config_inv_data_V' (65#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/FIFO_filter_top_fft_config_inv_data_V.vhd:34]
INFO: [Synth 8-3491] module 'FIFO_filter_top_xn_channel' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/FIFO_filter_top_xn_channel.vhd:13' bound to instance 'xn_channel_U' of component 'FIFO_filter_top_xn_channel' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/filter_top.vhd:513]
INFO: [Synth 8-638] synthesizing module 'FIFO_filter_top_xn_channel' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/FIFO_filter_top_xn_channel.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'FIFO_filter_top_xn_channel' (66#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/FIFO_filter_top_xn_channel.vhd:34]
INFO: [Synth 8-3491] module 'FIFO_filter_top_xn2_channel' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/FIFO_filter_top_xn2_channel.vhd:13' bound to instance 'xn2_channel_U' of component 'FIFO_filter_top_xn2_channel' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/filter_top.vhd:526]
INFO: [Synth 8-638] synthesizing module 'FIFO_filter_top_xn2_channel' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/FIFO_filter_top_xn2_channel.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'FIFO_filter_top_xn2_channel' (67#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/FIFO_filter_top_xn2_channel.vhd:34]
INFO: [Synth 8-3491] module 'FIFO_filter_top_xk_channel' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/FIFO_filter_top_xk_channel.vhd:13' bound to instance 'xk_channel_U' of component 'FIFO_filter_top_xk_channel' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/filter_top.vhd:539]
INFO: [Synth 8-638] synthesizing module 'FIFO_filter_top_xk_channel' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/FIFO_filter_top_xk_channel.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'FIFO_filter_top_xk_channel' (68#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/FIFO_filter_top_xk_channel.vhd:34]
INFO: [Synth 8-3491] module 'FIFO_filter_top_xk2_channel' declared at '/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/FIFO_filter_top_xk2_channel.vhd:13' bound to instance 'xk2_channel_U' of component 'FIFO_filter_top_xk2_channel' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/filter_top.vhd:552]
INFO: [Synth 8-638] synthesizing module 'FIFO_filter_top_xk2_channel' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/FIFO_filter_top_xk2_channel.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'FIFO_filter_top_xk2_channel' (69#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/FIFO_filter_top_xk2_channel.vhd:34]
INFO: [Synth 8-4471] merging register 'fft_config2_U0_ap_start_reg' into 'fft_config1_U0_ap_start_reg' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/filter_top.vhd:443]
INFO: [Synth 8-256] done synthesizing module 'filter_top' (70#1) [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/filter_top.vhd:44]
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[63] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[62] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[61] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[60] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[59] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[58] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[57] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[56] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[55] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[54] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[53] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[52] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[51] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[50] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[49] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[48] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[47] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[46] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[45] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[44] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[43] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[42] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[41] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[40] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[39] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[38] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[37] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[36] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[35] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[34] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[33] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[32] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[31] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[30] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[29] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[28] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[27] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[26] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[25] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[24] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[23] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[22] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[21] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[20] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[19] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[18] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[17] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[16] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[15] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[14] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[13] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[12] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[11] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[10] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[9] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[8] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[7] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[6] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[5] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[4] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[3] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[2] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[1] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_d0[0] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port coefs_we0 driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port inxn2_d0[63] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port inxn2_d0[62] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port inxn2_d0[61] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port inxn2_d0[60] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port inxn2_d0[59] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port inxn2_d0[58] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port inxn2_d0[57] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port inxn2_d0[56] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port inxn2_d0[55] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port inxn2_d0[54] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port inxn2_d0[53] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port inxn2_d0[52] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port inxn2_d0[51] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port inxn2_d0[50] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port inxn2_d0[49] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port inxn2_d0[48] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port inxn2_d0[47] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port inxn2_d0[46] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port inxn2_d0[45] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port inxn2_d0[44] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port inxn2_d0[43] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port inxn2_d0[42] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port inxn2_d0[41] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port inxn2_d0[40] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port inxn2_d0[39] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port inxn2_d0[38] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port inxn2_d0[37] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port inxn2_d0[36] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port inxn2_d0[35] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port inxn2_d0[34] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port inxn2_d0[33] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port inxn2_d0[32] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port inxn2_d0[31] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port inxn2_d0[30] driven by constant 0
WARNING: [Synth 8-3917] design filter_top has port inxn2_d0[29] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[63]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[62]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[61]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[60]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[59]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[58]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[57]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[56]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[55]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[54]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[53]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[52]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[51]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[50]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[49]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[48]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[47]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[46]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[45]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[44]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[43]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[42]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[41]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[40]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[39]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[38]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[37]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[36]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[35]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[34]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[33]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[32]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[31]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[30]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[29]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[28]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[27]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[26]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[25]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[24]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[23]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[22]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[21]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[20]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[19]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[18]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[17]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[16]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[15]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[14]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[13]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[12]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[11]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[10]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[9]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[8]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[7]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[6]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[5]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[4]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[3]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[2]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[1]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:27 ; elapsed = 00:03:28 . Memory (MB): peak = 1240.703 ; gain = 380.547 ; free physical = 8837 ; free virtual = 56865
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
INFO: [Synth 8-3295] tying undriven pin \use_carry_chain.use_lut6s.lut_gen_loop[3].xnor_lut6 :I4 to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22937]
INFO: [Synth 8-3295] tying undriven pin \use_carry_chain.use_lut6s.lut_gen_loop[3].xnor_lut6 :I5 to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22937]
INFO: [Synth 8-3295] tying undriven pin \use_carry_chain.use_lut6s.lut_gen_loop[3].xnor_lut6 :I4 to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22937]
INFO: [Synth 8-3295] tying undriven pin \use_carry_chain.use_lut6s.lut_gen_loop[3].xnor_lut6 :I5 to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22937]
INFO: [Synth 8-3295] tying undriven pin \multiple_luts.lut_loop[1].is_LUT6.AND_or_NAND_gate.and_lut6 :I3 to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22686]
INFO: [Synth 8-3295] tying undriven pin \multiple_luts.lut_loop[1].is_LUT6.AND_or_NAND_gate.and_lut6 :I4 to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22686]
INFO: [Synth 8-3295] tying undriven pin \multiple_luts.lut_loop[1].is_LUT6.AND_or_NAND_gate.and_lut6 :I5 to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:22686]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [50] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [49] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [48] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [47] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [46] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [45] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [44] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [43] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [42] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [41] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [40] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [39] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [38] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [37] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [36] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [35] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [34] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [33] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [32] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [31] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [30] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [29] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [28] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [27] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [26] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [25] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [24] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [23] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [22] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [21] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [20] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [19] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [18] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [17] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [16] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [15] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [14] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [13] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [12] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [11] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [10] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [9] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [8] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [7] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [6] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [5] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [4] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [3] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [2] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [1] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[11] [0] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [50] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [49] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [48] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [47] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [46] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [45] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [44] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [43] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [42] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [41] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [40] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [39] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [38] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [37] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [36] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [35] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [34] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [33] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [32] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [31] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [30] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [29] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [28] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [27] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [26] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [25] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [24] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [23] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [22] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [21] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [20] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [19] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [18] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [17] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [16] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [15] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [14] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [13] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [12] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [11] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [10] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Synth 8-3295] tying undriven pin axi_wrapper:\xk_re_array[10] [9] to constant 0 [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:101338]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:28 ; elapsed = 00:03:28 . Memory (MB): peak = 1240.703 ; gain = 380.547 ; free physical = 8837 ; free virtual = 56865
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4506 Unisim elements for replacement
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_11.ram_loop[0].use_RAMB18.SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_11.ram_loop[1].use_RAMB18.SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_11.ram_loop[2].use_RAMB18.SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_11.ram_loop[3].use_RAMB18.SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_11.ram_loop[4].use_RAMB18.SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_11.ram_loop[5].use_RAMB18.SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_11.ram_loop[6].use_RAMB18.SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_11.ram_loop[7].use_RAMB18.SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depth_10.ram_loop[1].use_RAMB18.SDP_RAMB18_18x1024' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depth_10.ram_loop[2].use_RAMB18.SDP_RAMB18_18x1024' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depth_10.ram_loop[3].use_RAMB18.SDP_RAMB18_18x1024' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[1].use_RAMB18.SDP_RAMB18_36x512' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'fft_config2_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_11.ram_loop[0].use_RAMB18.SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'fft_config2_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_11.ram_loop[1].use_RAMB18.SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'fft_config2_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_11.ram_loop[2].use_RAMB18.SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'fft_config2_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_11.ram_loop[3].use_RAMB18.SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'fft_config2_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_11.ram_loop[4].use_RAMB18.SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'fft_config2_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_11.ram_loop[5].use_RAMB18.SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'fft_config2_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_11.ram_loop[6].use_RAMB18.SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'fft_config2_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_11.ram_loop[7].use_RAMB18.SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'fft_config2_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'fft_config2_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depth_10.ram_loop[1].use_RAMB18.SDP_RAMB18_18x1024' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'fft_config2_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depth_10.ram_loop[2].use_RAMB18.SDP_RAMB18_18x1024' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'fft_config2_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depth_10.ram_loop[3].use_RAMB18.SDP_RAMB18_18x1024' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'fft_config2_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'fft_config2_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[1].use_RAMB18.SDP_RAMB18_36x512' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/kintex7/kintex7/xc7k410t/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/kintex7/kintex7/xc7k410t/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/kintex7/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/kintex7/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/kintex7/kintex7/xc7k410t/ffg900/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2014.4/data/./parts/xilinx/kintex7/IOStandards.xml
Loading device configuration modes from /opt/Xilinx/Vivado/2014.4/data/parts/xilinx/kintex7/ConfigModes.xml
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/filter_top.xdc]
Finished Parsing XDC File [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/filter_top.xdc]
Parsing XDC File [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 946 instances were transformed.
  FD => FDRE: 10 instances
  FDE => FDRE: 798 instances
  FDR => FDRE: 110 instances
  RAMB18 => RAMB18E1: 24 instances
  RAMB18SDP => RAMB18E1: 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 1812.477 ; gain = 66.000 ; free physical = 8401 ; free virtual = 56429
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:03:52 ; elapsed = 00:03:46 . Memory (MB): peak = 1812.477 ; gain = 952.320 ; free physical = 8403 ; free virtual = 56431
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k410tffg900-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:03:52 ; elapsed = 00:03:46 . Memory (MB): peak = 1812.477 ; gain = 952.320 ; free physical = 8403 ; free virtual = 56431
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for fft_config1_U0/inst. (constraint file  /home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.runs/synth_1/dont_touch.xdc, line 7).
Applied set_property DONT_TOUCH = true for fft_config2_U0/inst. (constraint file  /home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.runs/synth_1/dont_touch.xdc, line 10).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:03:52 ; elapsed = 00:03:46 . Memory (MB): peak = 1812.477 ; gain = 952.320 ; free physical = 8403 ; free virtual = 56431
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
ROM "exitcond_fu_210_p2" won't be mapped to RAM because it is too sparse.
ROM "icmp_fu_237_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
INFO: [Synth 8-4471] merging register 'CP_LEN_WE_reg' into 'fwd_inv_we_int_reg' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93485]
INFO: [Synth 8-4471] merging register 'SCALE_SCH_WE_reg' into 'fwd_inv_we_int_reg' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93487]
INFO: [Synth 8-4471] merging register 'FWD_INV0_WE_reg' into 'fwd_inv_we_int_reg' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93488]
INFO: [Synth 8-4471] merging register 'FWD_INV1_WE_reg' into 'fwd_inv_we_int_reg' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93489]
INFO: [Synth 8-4471] merging register 'FWD_INV2_WE_reg' into 'fwd_inv_we_int_reg' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93490]
INFO: [Synth 8-4471] merging register 'FWD_INV3_WE_reg' into 'fwd_inv_we_int_reg' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93491]
INFO: [Synth 8-4471] merging register 'FWD_INV4_WE_reg' into 'fwd_inv_we_int_reg' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93492]
INFO: [Synth 8-4471] merging register 'FWD_INV5_WE_reg' into 'fwd_inv_we_int_reg' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93493]
INFO: [Synth 8-4471] merging register 'FWD_INV6_WE_reg' into 'fwd_inv_we_int_reg' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93494]
INFO: [Synth 8-4471] merging register 'FWD_INV7_WE_reg' into 'fwd_inv_we_int_reg' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93495]
INFO: [Synth 8-4471] merging register 'FWD_INV8_WE_reg' into 'fwd_inv_we_int_reg' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93496]
INFO: [Synth 8-4471] merging register 'FWD_INV9_WE_reg' into 'fwd_inv_we_int_reg' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93497]
INFO: [Synth 8-4471] merging register 'FWD_INV10_WE_reg' into 'fwd_inv_we_int_reg' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93498]
INFO: [Synth 8-4471] merging register 'FWD_INV11_WE_reg' into 'fwd_inv_we_int_reg' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93499]
INFO: [Synth 8-4471] merging register 'SCALE_SCH0_WE_reg' into 'fwd_inv_we_int_reg' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93500]
INFO: [Synth 8-4471] merging register 'SCALE_SCH1_WE_reg' into 'fwd_inv_we_int_reg' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93501]
INFO: [Synth 8-4471] merging register 'SCALE_SCH2_WE_reg' into 'fwd_inv_we_int_reg' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93502]
INFO: [Synth 8-4471] merging register 'SCALE_SCH3_WE_reg' into 'fwd_inv_we_int_reg' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93503]
INFO: [Synth 8-4471] merging register 'SCALE_SCH4_WE_reg' into 'fwd_inv_we_int_reg' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93504]
INFO: [Synth 8-4471] merging register 'SCALE_SCH5_WE_reg' into 'fwd_inv_we_int_reg' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93505]
INFO: [Synth 8-4471] merging register 'SCALE_SCH6_WE_reg' into 'fwd_inv_we_int_reg' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93506]
INFO: [Synth 8-4471] merging register 'SCALE_SCH7_WE_reg' into 'fwd_inv_we_int_reg' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93507]
INFO: [Synth 8-4471] merging register 'SCALE_SCH8_WE_reg' into 'fwd_inv_we_int_reg' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93508]
INFO: [Synth 8-4471] merging register 'SCALE_SCH9_WE_reg' into 'fwd_inv_we_int_reg' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93509]
INFO: [Synth 8-4471] merging register 'SCALE_SCH10_WE_reg' into 'fwd_inv_we_int_reg' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93510]
INFO: [Synth 8-4471] merging register 'SCALE_SCH11_WE_reg' into 'fwd_inv_we_int_reg' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:93511]
ROM "reading_last_symbol" won't be mapped to RAM because it is too sparse.
ROM "event_tlast_unexpected" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
Attribute ram_style/rom_style = distributed specified for ROM  "first_quarter_table". This will be implemented in logic.
Attribute ram_style/rom_style = distributed specified for ROM  "second_quarter_table". This will be implemented in logic.
Attribute ram_style/rom_style = distributed specified for ROM  "first_quarter_table". This will be implemented in logic.
Attribute ram_style/rom_style = distributed specified for ROM  "second_quarter_table". This will be implemented in logic.
Attribute ram_style/rom_style = distributed specified for ROM  "first_quarter_table". This will be implemented in logic.
Attribute ram_style/rom_style = distributed specified for ROM  "second_quarter_table". This will be implemented in logic.
INFO: [Synth 8-4471] merging register 'ap_ready_reg' into 'ap_done_reg' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/fft_config1_s.vhd:135]
INFO: [Synth 8-4471] merging register 'ap_ready_reg' into 'ap_done_reg' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/fft_config2_s.vhd:135]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
ROM "exitcond_fu_123_p2" won't be mapped to RAM because it is too sparse.
ROM "icmp_fu_150_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "full_n" won't be mapped to RAM because it is too sparse.
ROM "empty_n" won't be mapped to RAM because it is too sparse.
ROM "full_n" won't be mapped to RAM because it is too sparse.
ROM "empty_n" won't be mapped to RAM because it is too sparse.
ROM "full_n" won't be mapped to RAM because it is too sparse.
ROM "empty_n" won't be mapped to RAM because it is too sparse.
ROM "full_n" won't be mapped to RAM because it is too sparse.
ROM "empty_n" won't be mapped to RAM because it is too sparse.
ROM "full_n" won't be mapped to RAM because it is too sparse.
ROM "empty_n" won't be mapped to RAM because it is too sparse.
ROM "full_n" won't be mapped to RAM because it is too sparse.
ROM "empty_n" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-3969] The signal mem_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal mem_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal mem_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:57 ; elapsed = 00:03:50 . Memory (MB): peak = 1812.477 ; gain = 952.320 ; free physical = 8397 ; free virtual = 56424
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'xfft_v9_0__parameterized0:/i_synth/xfft_inst/\non_floating_point.arch_d.xfft_inst /FLOW/\reset_sustain.delay_reset_3 /tc_compare' (logic_gate__parameterized3) to 'xfft_v9_0__parameterized0:/i_synth/xfft_inst/\non_floating_point.arch_d.xfft_inst /FLOW/\reset_sustain.delay_reset_3 /tc_compare1'
INFO: [Synth 8-223] decloning instance 'xfft_v9_0__parameterized0:/i_synth/xfft_inst/\non_floating_point.arch_d.xfft_inst /FLOW/\reset_sustain.delay_reset_7 /tc_compare' (logic_gate__parameterized4) to 'xfft_v9_0__parameterized0:/i_synth/xfft_inst/\non_floating_point.arch_d.xfft_inst /FLOW/\reset_sustain.delay_reset_7 /tc_compare1'
INFO: [Synth 8-223] decloning instance 'xfft_v9_0__parameterized0:/i_synth/xfft_inst/\non_floating_point.arch_d.xfft_inst /FLOW/\reset_sustain.resets_4_pes[5].delay_reset_pe /tc_compare' (logic_gate) to 'xfft_v9_0__parameterized0:/i_synth/xfft_inst/\non_floating_point.arch_d.xfft_inst /FLOW/\reset_sustain.resets_4_pes[5].delay_reset_pe /tc_compare1'
INFO: [Synth 8-223] decloning instance 'xfft_v9_0__parameterized0:/i_synth/xfft_inst/\non_floating_point.arch_d.xfft_inst /FLOW/\reset_sustain.resets_4_pes[4].delay_reset_pe /tc_compare' (logic_gate__parameterized0) to 'xfft_v9_0__parameterized0:/i_synth/xfft_inst/\non_floating_point.arch_d.xfft_inst /FLOW/\reset_sustain.resets_4_pes[4].delay_reset_pe /tc_compare1'
INFO: [Synth 8-223] decloning instance 'xfft_v9_0__parameterized0:/i_synth/xfft_inst/\non_floating_point.arch_d.xfft_inst /FLOW/\reset_sustain.resets_4_pes[3].delay_reset_pe /tc_compare' (logic_gate__parameterized1) to 'xfft_v9_0__parameterized0:/i_synth/xfft_inst/\non_floating_point.arch_d.xfft_inst /FLOW/\reset_sustain.resets_4_pes[3].delay_reset_pe /tc_compare1'
INFO: [Synth 8-223] decloning instance 'cnt_sat__parameterized2:/tc_compare' (logic_gate__parameterized2) to 'cnt_sat__parameterized2:/tc_compare1'
INFO: [Synth 8-223] decloning instance 'xfft_v9_0__parameterized0:/i_synth/xfft_inst/\non_floating_point.arch_d.xfft_inst /\pe_gen[5].natural_order_input.PE /SR2' (shift_ram__parameterized82) to 'xfft_v9_0__parameterized0:/i_synth/xfft_inst/\non_floating_point.arch_d.xfft_inst /\pe_gen[5].natural_order_input.PE /SR3'

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |r22_pe__parameterized0 |           1|     29232|
|2     |xfft_v9_0_d__GB1       |           1|      4229|
|3     |xfft_v9_0_d__GB2       |           1|     19671|
|4     |axi_wrapper            |           1|      1278|
|5     |fft_config1_s__GC0     |           1|        11|
|6     |fft_config2_s__GC0     |           1|        11|
|7     |filter_top__GC0        |           1|      5361|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1540 (col length:140)
BRAMs: 1590 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:03:57 ; elapsed = 00:03:51 . Memory (MB): peak = 1812.477 ; gain = 952.320 ; free physical = 8395 ; free virtual = 56423
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3936] Found unconnected internal register 'sin_addr_2s_comp/use_output_reg.D_OUT_reg' and it is trimmed from '10' to '9' bits. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:36049]
INFO: [Synth 8-3936] Found unconnected internal register 'cos_addr_2s_comp/use_output_reg.D_OUT_reg' and it is trimmed from '10' to '9' bits. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/xfft_v9_0/hdl/xfft_v9_0_vh_rfs.vhd:36049]
WARNING: [Synth 8-115] binding instance 'i_2_22' in module 'partition' to reference 'logic__1052' which has no pins
ROM "reading_last_symbol" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-4471] merging register 'has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iBdelx[0].iBdely[1].u_l[1].need_dsp_delay.Bidelay0/dN.std_srl.shift_reg_reg[0][16:0]' into 'has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iBdelx[0].iBdely[1].u_l[0].need_dsp_delay.Bidelay0/d1.dout_i_reg[16:0]' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1810]
INFO: [Synth 8-4471] merging register 'has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0/d1.dout_i_reg[0:0]' into 'has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0/d1.dout_i_reg[0:0]' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1652]
INFO: [Synth 8-4471] merging register 'has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re1/d1.dout_i_reg[0:0]' into 'has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re1/d1.dout_i_reg[0:0]' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1652]
INFO: [Synth 8-4471] merging register 'has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0/d1.dout_i_reg[0:0]' into 'has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0/d1.dout_i_reg[0:0]' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1652]
INFO: [Synth 8-4471] merging register 'has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_re0/d1.dout_i_reg[0:0]' into 'has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_re0/d1.dout_i_reg[0:0]' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1652]
INFO: [Synth 8-4471] merging register 'has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im1/d1.dout_i_reg[0:0]' into 'has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im1/d1.dout_i_reg[0:0]' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1652]
INFO: [Synth 8-4471] merging register 'has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im0/d1.dout_i_reg[0:0]' into 'has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im0/d1.dout_i_reg[0:0]' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1652]
INFO: [Synth 8-4471] merging register 'pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iBdelx[0].iBdely[1].u_l[1].need_dsp_delay.Bidelay0/dN.std_srl.shift_reg_reg[0][16:0]' into 'pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iBdelx[0].iBdely[1].u_l[0].need_dsp_delay.Bidelay0/d1.dout_i_reg[16:0]' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1810]
INFO: [Synth 8-4471] merging register 'pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0/d1.dout_i_reg[0:0]' into 'pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0/d1.dout_i_reg[0:0]' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1652]
INFO: [Synth 8-4471] merging register 'pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re1/d1.dout_i_reg[0:0]' into 'pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re1/d1.dout_i_reg[0:0]' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1652]
INFO: [Synth 8-4471] merging register 'pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0/d1.dout_i_reg[0:0]' into 'pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0/d1.dout_i_reg[0:0]' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1652]
INFO: [Synth 8-4471] merging register 'pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_re0/d1.dout_i_reg[0:0]' into 'pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_re0/d1.dout_i_reg[0:0]' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1652]
INFO: [Synth 8-4471] merging register 'pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im1/d1.dout_i_reg[0:0]' into 'pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im1/d1.dout_i_reg[0:0]' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1652]
INFO: [Synth 8-4471] merging register 'pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im0/d1.dout_i_reg[0:0]' into 'pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im0/d1.dout_i_reg[0:0]' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1652]
Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic.
Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic.
Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic.
ROM size is below threshold of ROM address width. It will be mapped to LUTs
Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic.
ROM size is below threshold of ROM address width. It will be mapped to LUTs
Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic.
ROM size is below threshold of ROM address width. It will be mapped to LUTs
Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic.
ROM size is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-4471] merging register 'pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iBdelx[0].iBdely[1].u_l[1].need_dsp_delay.Bidelay0/dN.std_srl.shift_reg_reg[0][16:0]' into 'pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iBdelx[0].iBdely[1].u_l[0].need_dsp_delay.Bidelay0/d1.dout_i_reg[16:0]' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1810]
INFO: [Synth 8-4471] merging register 'pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0/d1.dout_i_reg[0:0]' into 'pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0/d1.dout_i_reg[0:0]' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1652]
INFO: [Synth 8-4471] merging register 'pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re1/d1.dout_i_reg[0:0]' into 'pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re1/d1.dout_i_reg[0:0]' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1652]
INFO: [Synth 8-4471] merging register 'pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0/d1.dout_i_reg[0:0]' into 'pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0/d1.dout_i_reg[0:0]' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1652]
INFO: [Synth 8-4471] merging register 'pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iBdelx[0].iBdely[1].u_l[1].need_dsp_delay.Bidelay0/dN.std_srl.shift_reg_reg[0][16:0]' into 'pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iBdelx[0].iBdely[1].u_l[0].need_dsp_delay.Bidelay0/d1.dout_i_reg[16:0]' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1810]
INFO: [Synth 8-4471] merging register 'pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0/d1.dout_i_reg[0:0]' into 'pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0/d1.dout_i_reg[0:0]' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1652]
INFO: [Synth 8-4471] merging register 'pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re1/d1.dout_i_reg[0:0]' into 'pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re1/d1.dout_i_reg[0:0]' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1652]
INFO: [Synth 8-4471] merging register 'pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0/d1.dout_i_reg[0:0]' into 'pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0/d1.dout_i_reg[0:0]' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1652]
INFO: [Synth 8-4471] merging register 'pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iBdelx[0].iBdely[1].u_l[1].need_dsp_delay.Bidelay0/dN.std_srl.shift_reg_reg[0][16:0]' into 'pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iBdelx[0].iBdely[1].u_l[0].need_dsp_delay.Bidelay0/d1.dout_i_reg[16:0]' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1810]
INFO: [Synth 8-4471] merging register 'pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0/d1.dout_i_reg[0:0]' into 'pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re0/d1.dout_i_reg[0:0]' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1652]
INFO: [Synth 8-4471] merging register 'pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re1/d1.dout_i_reg[0:0]' into 'pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_re1/d1.dout_i_reg[0:0]' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1652]
INFO: [Synth 8-4471] merging register 'pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0/d1.dout_i_reg[0:0]' into 'pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im0/d1.dout_i_reg[0:0]' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1652]
INFO: [Synth 8-4471] merging register 'pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_re0/d1.dout_i_reg[0:0]' into 'pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_re0/d1.dout_i_reg[0:0]' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1652]
INFO: [Synth 8-4471] merging register 'pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im1/d1.dout_i_reg[0:0]' into 'pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im1/d1.dout_i_reg[0:0]' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1652]
INFO: [Synth 8-4471] merging register 'pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_re0/d1.dout_i_reg[0:0]' into 'pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_re0/d1.dout_i_reg[0:0]' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1652]
INFO: [Synth 8-4471] merging register 'pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im1/d1.dout_i_reg[0:0]' into 'pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im1/d1.dout_i_reg[0:0]' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1652]
INFO: [Synth 8-4471] merging register 'pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_re0/d1.dout_i_reg[0:0]' into 'pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_re0/d1.dout_i_reg[0:0]' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1652]
INFO: [Synth 8-4471] merging register 'pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im1/d1.dout_i_reg[0:0]' into 'pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[0].u_l[0].dynamic_sub.subtract_delay_im1/d1.dout_i_reg[0:0]' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1652]
INFO: [Synth 8-4471] merging register 'pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im0/d1.dout_i_reg[0:0]' into 'pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im0/d1.dout_i_reg[0:0]' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1652]
INFO: [Synth 8-4471] merging register 'pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im0/d1.dout_i_reg[0:0]' into 'pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im0/d1.dout_i_reg[0:0]' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1652]
INFO: [Synth 8-4471] merging register 'pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[1].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im0/d1.dout_i_reg[0:0]' into 'pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.qDSP[0].appDSP[0].bppDSP[1].u_l[0].dynamic_sub.subtract_delay_im0/d1.dout_i_reg[0:0]' [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/project.srcs/sources_1/ip/fft_config1_s_core/cmpy_v6_0/hdl/cmpy_v6_0_vh_rfs.vhd:1652]
WARNING: [Synth 8-115] binding instance 'i_2_179' in module 'partition' to reference 'logic__1329' which has no pins
WARNING: [Synth 8-3936] Found unconnected internal register 'filter_top_dummy_proc_be_U0/filter_top_mul_32s_32s_63_7_U10/filter_top_mul_32s_32s_63_7_MulnS_0_U/buff4_reg' and it is trimmed from '48' to '29' bits. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/filter_top_mul_32s_32s_63_7.vhd:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'filter_top_dummy_proc_be_U0/filter_top_mul_32s_32s_63_7_U10/filter_top_mul_32s_32s_63_7_MulnS_0_U/buff4_reg' and it is trimmed from '48' to '17' bits. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/filter_top_mul_32s_32s_63_7.vhd:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'filter_top_dummy_proc_be_U0/filter_top_mul_32s_32s_63_7_U10/filter_top_mul_32s_32s_63_7_MulnS_0_U/buff4_reg' and it is trimmed from '48' to '17' bits. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/filter_top_mul_32s_32s_63_7.vhd:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'filter_top_dummy_proc_be_U0/filter_top_mul_32s_32s_63_7_U10/filter_top_mul_32s_32s_63_7_MulnS_0_U/buff3_reg' and it is trimmed from '48' to '17' bits. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/filter_top_mul_32s_32s_63_7.vhd:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'filter_top_dummy_proc_be_U0/filter_top_mul_32s_32s_63_7_U10/filter_top_mul_32s_32s_63_7_MulnS_0_U/buff2_reg' and it is trimmed from '48' to '17' bits. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/filter_top_mul_32s_32s_63_7.vhd:54]
WARNING: [Synth 8-3936] Found unconnected internal register 'filter_top_dummy_proc_be_U0/filter_top_mul_32s_32s_63_7_U10/filter_top_mul_32s_32s_63_7_MulnS_0_U/buff3_reg' and it is trimmed from '48' to '29' bits. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/filter_top_mul_32s_32s_63_7.vhd:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'filter_top_dummy_proc_be_U0/filter_top_mul_32s_32s_63_7_U10/filter_top_mul_32s_32s_63_7_MulnS_0_U/b_reg0_reg' and it is trimmed from '32' to '17' bits. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/filter_top_mul_32s_32s_63_7.vhd:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'filter_top_dummy_proc_be_U0/filter_top_mul_32s_32s_63_7_U11/filter_top_mul_32s_32s_63_7_MulnS_0_U/buff4_reg' and it is trimmed from '48' to '29' bits. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/filter_top_mul_32s_32s_63_7.vhd:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'filter_top_dummy_proc_be_U0/filter_top_mul_32s_32s_63_7_U11/filter_top_mul_32s_32s_63_7_MulnS_0_U/buff4_reg' and it is trimmed from '48' to '17' bits. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/filter_top_mul_32s_32s_63_7.vhd:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'filter_top_dummy_proc_be_U0/filter_top_mul_32s_32s_63_7_U11/filter_top_mul_32s_32s_63_7_MulnS_0_U/buff4_reg' and it is trimmed from '48' to '17' bits. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/filter_top_mul_32s_32s_63_7.vhd:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'filter_top_dummy_proc_be_U0/filter_top_mul_32s_32s_63_7_U11/filter_top_mul_32s_32s_63_7_MulnS_0_U/buff3_reg' and it is trimmed from '48' to '17' bits. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/filter_top_mul_32s_32s_63_7.vhd:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'filter_top_dummy_proc_be_U0/filter_top_mul_32s_32s_63_7_U11/filter_top_mul_32s_32s_63_7_MulnS_0_U/buff2_reg' and it is trimmed from '48' to '17' bits. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/filter_top_mul_32s_32s_63_7.vhd:54]
WARNING: [Synth 8-3936] Found unconnected internal register 'filter_top_dummy_proc_be_U0/filter_top_mul_32s_32s_63_7_U11/filter_top_mul_32s_32s_63_7_MulnS_0_U/buff3_reg' and it is trimmed from '48' to '29' bits. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/filter_top_mul_32s_32s_63_7.vhd:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'filter_top_dummy_proc_be_U0/filter_top_mul_32s_32s_63_7_U11/filter_top_mul_32s_32s_63_7_MulnS_0_U/b_reg0_reg' and it is trimmed from '32' to '17' bits. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/filter_top_mul_32s_32s_63_7.vhd:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'filter_top_dummy_proc_be_U0/filter_top_mul_32s_32s_63_7_U12/filter_top_mul_32s_32s_63_7_MulnS_0_U/buff4_reg' and it is trimmed from '48' to '29' bits. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/filter_top_mul_32s_32s_63_7.vhd:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'filter_top_dummy_proc_be_U0/filter_top_mul_32s_32s_63_7_U12/filter_top_mul_32s_32s_63_7_MulnS_0_U/buff4_reg' and it is trimmed from '48' to '17' bits. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/filter_top_mul_32s_32s_63_7.vhd:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'filter_top_dummy_proc_be_U0/filter_top_mul_32s_32s_63_7_U12/filter_top_mul_32s_32s_63_7_MulnS_0_U/buff4_reg' and it is trimmed from '48' to '17' bits. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/filter_top_mul_32s_32s_63_7.vhd:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'filter_top_dummy_proc_be_U0/filter_top_mul_32s_32s_63_7_U12/filter_top_mul_32s_32s_63_7_MulnS_0_U/buff3_reg' and it is trimmed from '48' to '17' bits. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/filter_top_mul_32s_32s_63_7.vhd:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'filter_top_dummy_proc_be_U0/filter_top_mul_32s_32s_63_7_U12/filter_top_mul_32s_32s_63_7_MulnS_0_U/buff2_reg' and it is trimmed from '48' to '17' bits. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/filter_top_mul_32s_32s_63_7.vhd:54]
WARNING: [Synth 8-3936] Found unconnected internal register 'filter_top_dummy_proc_be_U0/filter_top_mul_32s_32s_63_7_U12/filter_top_mul_32s_32s_63_7_MulnS_0_U/buff3_reg' and it is trimmed from '48' to '29' bits. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/filter_top_mul_32s_32s_63_7.vhd:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'filter_top_dummy_proc_be_U0/filter_top_mul_32s_32s_63_7_U12/filter_top_mul_32s_32s_63_7_MulnS_0_U/b_reg0_reg' and it is trimmed from '32' to '17' bits. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/filter_top_mul_32s_32s_63_7.vhd:44]
WARNING: [Synth 8-3936] Found unconnected internal register 'filter_top_dummy_proc_be_U0/filter_top_mul_32s_32s_63_7_U13/filter_top_mul_32s_32s_63_7_MulnS_0_U/buff4_reg' and it is trimmed from '48' to '29' bits. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/filter_top_mul_32s_32s_63_7.vhd:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'filter_top_dummy_proc_be_U0/filter_top_mul_32s_32s_63_7_U13/filter_top_mul_32s_32s_63_7_MulnS_0_U/buff4_reg' and it is trimmed from '48' to '17' bits. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/filter_top_mul_32s_32s_63_7.vhd:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'filter_top_dummy_proc_be_U0/filter_top_mul_32s_32s_63_7_U13/filter_top_mul_32s_32s_63_7_MulnS_0_U/buff4_reg' and it is trimmed from '48' to '17' bits. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/filter_top_mul_32s_32s_63_7.vhd:43]
WARNING: [Synth 8-3936] Found unconnected internal register 'filter_top_dummy_proc_be_U0/filter_top_mul_32s_32s_63_7_U13/filter_top_mul_32s_32s_63_7_MulnS_0_U/buff3_reg' and it is trimmed from '48' to '17' bits. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/filter_top_mul_32s_32s_63_7.vhd:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'filter_top_dummy_proc_be_U0/filter_top_mul_32s_32s_63_7_U13/filter_top_mul_32s_32s_63_7_MulnS_0_U/buff2_reg' and it is trimmed from '48' to '17' bits. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/filter_top_mul_32s_32s_63_7.vhd:54]
WARNING: [Synth 8-3936] Found unconnected internal register 'filter_top_dummy_proc_be_U0/filter_top_mul_32s_32s_63_7_U13/filter_top_mul_32s_32s_63_7_MulnS_0_U/buff3_reg' and it is trimmed from '48' to '29' bits. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/filter_top_mul_32s_32s_63_7.vhd:55]
WARNING: [Synth 8-3936] Found unconnected internal register 'filter_top_dummy_proc_be_U0/filter_top_mul_32s_32s_63_7_U13/filter_top_mul_32s_32s_63_7_MulnS_0_U/b_reg0_reg' and it is trimmed from '32' to '17' bits. [/home/commlab/Documents/VIVADO_projects/fft_filter/fft_filter_hlsprj/solution2/impl/vhdl/filter_top_mul_32s_32s_63_7.vhd:44]
ROM "fft_config_fwd_data_V_U/empty_n" won't be mapped to RAM because it is too sparse.
ROM "fft_config_fwd_data_V_U/full_n" won't be mapped to RAM because it is too sparse.
ROM "fft_config_inv_data_V_U/empty_n" won't be mapped to RAM because it is too sparse.
ROM "fft_config_inv_data_V_U/full_n" won't be mapped to RAM because it is too sparse.
ROM "xn_channel_U/empty_n" won't be mapped to RAM because it is too sparse.
ROM "xn_channel_U/full_n" won't be mapped to RAM because it is too sparse.
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[63]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[62]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[61]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[60]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[59]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[58]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[57]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[56]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[55]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[54]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[53]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[52]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[51]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[50]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[49]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[48]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[47]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[46]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[45]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[44]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[43]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[42]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[41]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[40]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[39]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[38]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[37]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[36]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[35]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[34]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[33]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[32]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[31]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[30]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[29]
WARNING: [Synth 8-3331] design filter_top has unconnected port outxk1_q0[28]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:04:02 ; elapsed = 00:03:56 . Memory (MB): peak = 1812.477 ; gain = 952.320 ; free physical = 8395 ; free virtual = 56423
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:04:02 ; elapsed = 00:03:56 . Memory (MB): peak = 1812.477 ; gain = 952.320 ; free physical = 8395 ; free virtual = 56423

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |r22_pe__parameterized0 |           1|     29840|
|2     |xfft_v9_0_d__GB1       |           1|      4703|
|3     |xfft_v9_0_d__GB2       |           1|     20547|
|4     |axi_wrapper            |           1|      1429|
|5     |fft_config1_s__GC0     |           1|        11|
|6     |fft_config2_s__GC0     |           1|        11|
|7     |filter_top__GC0        |           1|      5699|
+------+-----------------------+------------+----------+
 Sort Area is filter_top__GC0 filter_top_dummy_proc_be_U0/filter_top_mul_32s_32s_63_7_U10/filter_top_mul_32s_32s_63_7_MulnS_0_U/buff1_reg_6 : 0 0 : 2823 9370 : Used 1 time 0
 Sort Area is filter_top__GC0 filter_top_dummy_proc_be_U0/filter_top_mul_32s_32s_63_7_U10/filter_top_mul_32s_32s_63_7_MulnS_0_U/buff1_reg_6 : 0 1 : 2311 9370 : Used 1 time 0
 Sort Area is filter_top__GC0 filter_top_dummy_proc_be_U0/filter_top_mul_32s_32s_63_7_U10/filter_top_mul_32s_32s_63_7_MulnS_0_U/buff1_reg_6 : 0 2 : 2321 9370 : Used 1 time 0
 Sort Area is filter_top__GC0 filter_top_dummy_proc_be_U0/filter_top_mul_32s_32s_63_7_U10/filter_top_mul_32s_32s_63_7_MulnS_0_U/buff1_reg_6 : 0 3 : 1915 9370 : Used 1 time 0
 Sort Area is filter_top__GC0 filter_top_dummy_proc_be_U0/filter_top_mul_32s_32s_63_7_U11/filter_top_mul_32s_32s_63_7_MulnS_0_U/buff1_reg_7 : 0 0 : 2823 9370 : Used 1 time 0
 Sort Area is filter_top__GC0 filter_top_dummy_proc_be_U0/filter_top_mul_32s_32s_63_7_U11/filter_top_mul_32s_32s_63_7_MulnS_0_U/buff1_reg_7 : 0 1 : 2311 9370 : Used 1 time 0
 Sort Area is filter_top__GC0 filter_top_dummy_proc_be_U0/filter_top_mul_32s_32s_63_7_U11/filter_top_mul_32s_32s_63_7_MulnS_0_U/buff1_reg_7 : 0 2 : 2321 9370 : Used 1 time 0
 Sort Area is filter_top__GC0 filter_top_dummy_proc_be_U0/filter_top_mul_32s_32s_63_7_U11/filter_top_mul_32s_32s_63_7_MulnS_0_U/buff1_reg_7 : 0 3 : 1915 9370 : Used 1 time 0
 Sort Area is filter_top__GC0 filter_top_dummy_proc_be_U0/filter_top_mul_32s_32s_63_7_U12/filter_top_mul_32s_32s_63_7_MulnS_0_U/buff1_reg_0 : 0 0 : 2823 9370 : Used 1 time 0
 Sort Area is filter_top__GC0 filter_top_dummy_proc_be_U0/filter_top_mul_32s_32s_63_7_U12/filter_top_mul_32s_32s_63_7_MulnS_0_U/buff1_reg_0 : 0 1 : 2311 9370 : Used 1 time 0
 Sort Area is filter_top__GC0 filter_top_dummy_proc_be_U0/filter_top_mul_32s_32s_63_7_U12/filter_top_mul_32s_32s_63_7_MulnS_0_U/buff1_reg_0 : 0 2 : 2321 9370 : Used 1 time 0
 Sort Area is filter_top__GC0 filter_top_dummy_proc_be_U0/filter_top_mul_32s_32s_63_7_U12/filter_top_mul_32s_32s_63_7_MulnS_0_U/buff1_reg_0 : 0 3 : 1915 9370 : Used 1 time 0
 Sort Area is filter_top__GC0 filter_top_dummy_proc_be_U0/filter_top_mul_32s_32s_63_7_U13/filter_top_mul_32s_32s_63_7_MulnS_0_U/buff1_reg_5 : 0 0 : 2823 9370 : Used 1 time 0
 Sort Area is filter_top__GC0 filter_top_dummy_proc_be_U0/filter_top_mul_32s_32s_63_7_U13/filter_top_mul_32s_32s_63_7_MulnS_0_U/buff1_reg_5 : 0 1 : 2311 9370 : Used 1 time 0
 Sort Area is filter_top__GC0 filter_top_dummy_proc_be_U0/filter_top_mul_32s_32s_63_7_U13/filter_top_mul_32s_32s_63_7_MulnS_0_U/buff1_reg_5 : 0 2 : 2321 9370 : Used 1 time 0
 Sort Area is filter_top__GC0 filter_top_dummy_proc_be_U0/filter_top_mul_32s_32s_63_7_U13/filter_top_mul_32s_32s_63_7_MulnS_0_U/buff1_reg_5 : 0 3 : 1915 9370 : Used 1 time 0
INFO: [Synth 8-3969] The signal xn2_channel_U/mem_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal xk_channel_U/mem_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal xk2_channel_U/mem_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (rd_valid_2_reg) is unused and will be removed from module glb_srl_fifo__parameterized0.
INFO: [Synth 8-3332] Sequential element (full_1_reg) is unused and will be removed from module glb_srl_fifo__parameterized0.
INFO: [Synth 8-3332] Sequential element (not_full_1_reg) is unused and will be removed from module glb_srl_fifo__parameterized0.
INFO: [Synth 8-3332] Sequential element (not_empty_1_reg) is unused and will be removed from module glb_srl_fifo__parameterized0.
INFO: [Synth 8-3332] Sequential element (afull_1_reg) is unused and will be removed from module glb_srl_fifo__parameterized0.
INFO: [Synth 8-3332] Sequential element (aempty_1_reg) is unused and will be removed from module glb_srl_fifo__parameterized0.
INFO: [Synth 8-3332] Sequential element (not_aempty_1_reg) is unused and will be removed from module glb_srl_fifo__parameterized0.
INFO: [Synth 8-3332] Sequential element (full_1_reg) is unused and will be removed from module glb_srl_fifo__parameterized2.
INFO: [Synth 8-3332] Sequential element (not_full_1_reg) is unused and will be removed from module glb_srl_fifo__parameterized2.
INFO: [Synth 8-3332] Sequential element (not_empty_1_reg) is unused and will be removed from module glb_srl_fifo__parameterized2.
INFO: [Synth 8-3332] Sequential element (afull_1_reg) is unused and will be removed from module glb_srl_fifo__parameterized2.
INFO: [Synth 8-3332] Sequential element (aempty_1_reg) is unused and will be removed from module glb_srl_fifo__parameterized2.
INFO: [Synth 8-3332] Sequential element (not_aempty_1_reg) is unused and will be removed from module glb_srl_fifo__parameterized2.
INFO: [Synth 8-3332] Sequential element (\fifo0/not_full_1_reg ) is unused and will be removed from module glb_ifx_master__parameterized0.
INFO: [Synth 8-3332] Sequential element (\fifo0/not_afull_1_reg ) is unused and will be removed from module glb_ifx_master__parameterized0.
INFO: [Synth 8-3332] Sequential element (\fifo0/not_full_1_reg ) is unused and will be removed from module glb_ifx_master.
INFO: [Synth 8-3332] Sequential element (\fifo0/afull_1_reg ) is unused and will be removed from module glb_ifx_master.
INFO: [Synth 8-3332] Sequential element (\fifo0/not_afull_1_reg ) is unused and will be removed from module glb_ifx_master.
INFO: [Synth 8-3332] Sequential element (\current_state_reg[11] ) is unused and will be removed from module axi_wrapper.
INFO: [Synth 8-3332] Sequential element (\current_state_reg[10] ) is unused and will be removed from module axi_wrapper.
INFO: [Synth 8-3332] Sequential element (\current_state_reg[9] ) is unused and will be removed from module axi_wrapper.
INFO: [Synth 8-3332] Sequential element (\current_state_reg[8] ) is unused and will be removed from module axi_wrapper.
INFO: [Synth 8-3332] Sequential element (\current_state_reg[7] ) is unused and will be removed from module axi_wrapper.
INFO: [Synth 8-3332] Sequential element (\current_state_reg[6] ) is unused and will be removed from module axi_wrapper.
INFO: [Synth 8-3332] Sequential element (\current_state_reg[5] ) is unused and will be removed from module axi_wrapper.
INFO: [Synth 8-3332] Sequential element (\current_state_reg[4] ) is unused and will be removed from module axi_wrapper.
INFO: [Synth 8-3332] Sequential element (\current_state_reg[3] ) is unused and will be removed from module axi_wrapper.
INFO: [Synth 8-3332] Sequential element (new_config_with_nfft_change_reg) is unused and will be removed from module axi_wrapper.
INFO: [Synth 8-3332] Sequential element (\frames_in_progress_reg[2] ) is unused and will be removed from module axi_wrapper.
INFO: [Synth 8-3332] Sequential element (\frames_in_progress_reg[1] ) is unused and will be removed from module axi_wrapper.
INFO: [Synth 8-3332] Sequential element (\frames_in_progress_reg[0] ) is unused and will be removed from module axi_wrapper.
INFO: [Synth 8-3332] Sequential element (no_frames_in_progress_reg) is unused and will be removed from module axi_wrapper.
INFO: [Synth 8-3332] Sequential element (\delay_addr_bf2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0 ) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (\delay_addr_bf2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre1 ) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (\delay_addr_bf2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre0 ) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (\delay_addr_bf2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre1 ) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (\delay_addr_bf2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre0 ) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (\delay_addr_bf2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre1 ) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (\delay_addr_bf2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_fdre0 ) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (\delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0 ) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (\delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre1 ) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (\delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre0 ) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (\delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre1 ) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (\delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre0 ) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (\delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre1 ) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (\delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_fdre0 ) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (\delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_fdre1 ) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (\delay_addr_tw/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.runt_srl_loop.i_fdre ) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (\FB_1.BF_1/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0 ) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (\FB_1.BF_1/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre1 ) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (\FB_1.BF_1/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre0 ) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (\FB_1.BF_1/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre1 ) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (\FB_1.BF_1/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre0 ) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (\FB_1.BF_1/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre1 ) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (\FB_1.BF_1/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_fdre0 ) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (\FB_1.BF_1/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_fdre1 ) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (\i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[34] ) is unused and will be removed from module c_addsub_v12_0_viv__parameterized5__1.
INFO: [Synth 8-3332] Sequential element (\i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[34] ) is unused and will be removed from module c_addsub_v12_0_viv__parameterized5__2.
INFO: [Synth 8-3332] Sequential element (\i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[34] ) is unused and will be removed from module c_addsub_v12_0_viv__parameterized6__1.
INFO: [Synth 8-3332] Sequential element (\i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[34] ) is unused and will be removed from module c_addsub_v12_0_viv__parameterized6__2.
INFO: [Synth 8-3332] Sequential element (\scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[42].latency1.reg ) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (\scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[7].latency1.reg ) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (\scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[6].latency1.reg ) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (\scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[5].latency1.reg ) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (\scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[4].latency1.reg ) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (\scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[3].latency1.reg ) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (\scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[2].latency1.reg ) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (\scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[1].latency1.reg ) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (\scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[0].latency1.reg ) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (\scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[42].latency1.reg ) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (\scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[7].latency1.reg ) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (\scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[6].latency1.reg ) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (\scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[5].latency1.reg ) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (\scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[4].latency1.reg ) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (\scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[3].latency1.reg ) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (\scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[2].latency1.reg ) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (\scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[1].latency1.reg ) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (\scaling2bits.scaler_im/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[0].latency1.reg ) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (\hasbf2.FB_2.BF_2/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre0 ) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (\hasbf2.FB_2.BF_2/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_fdre1 ) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (\hasbf2.FB_2.BF_2/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre0 ) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (\hasbf2.FB_2.BF_2/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_fdre1 ) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (\hasbf2.FB_2.BF_2/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre0 ) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (\hasbf2.FB_2.BF_2/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_fdre1 ) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (\hasbf2.FB_2.BF_2/wr_addr_del/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.runt_srl_loop.i_fdre ) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (\i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[35] ) is unused and will be removed from module c_addsub_v12_0_viv__parameterized7__1.
INFO: [Synth 8-3332] Sequential element (\i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[35] ) is unused and will be removed from module c_addsub_v12_0_viv__parameterized7__2.
INFO: [Synth 8-3332] Sequential element (\i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[35] ) is unused and will be removed from module c_addsub_v12_0_viv__parameterized8__1.
INFO: [Synth 8-3332] Sequential element (\i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[35] ) is unused and will be removed from module c_addsub_v12_0_viv__parameterized8__2.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (r22_pe__parameterized0:/\has_TW_mult.TW/twiddle_generator/tw2.twgen2 /\COSINE_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (r22_pe__parameterized0:/\has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Aidelay0/d1.dout_i_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (r22_pe__parameterized0:/\has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0/d1.dout_i_reg[24] )
INFO: [Synth 8-3332] Sequential element (\has_addr_gen.next_bf1_addr_delay/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_fdre1 ) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (\has_addr_gen.next_bf1_addr_delay/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.runt_srl_loop.i_fdre ) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (\COSINE_reg[24] ) is unused and will be removed from module twgen_distmem.
INFO: [Synth 8-3332] Sequential element (\SINE_reg[24] ) is unused and will be removed from module twgen_distmem.
INFO: [Synth 8-3332] Sequential element (\has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0/d1.dout_i_reg[24] ) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3332] Sequential element (\has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Aidelay0/d1.dout_i_reg[24] ) is unused and will be removed from module r22_pe__parameterized0.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2_2/\fft_config_inv_data_V_U/q_tmp_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2_2/\fft_config_fwd_data_V_U/q_tmp_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2_2/\filter_top_dummy_proc_fe_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_2_2/\filter_top_dummy_proc_be_U0/ap_done_reg_reg )
INFO: [Synth 8-3332] Sequential element (\i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[34] ) is unused and will be removed from module c_addsub_v12_0_viv__parameterized5__5.
INFO: [Synth 8-3332] Sequential element (\i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[34] ) is unused and will be removed from module c_addsub_v12_0_viv__parameterized5.
INFO: [Synth 8-3332] Sequential element (\i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[34] ) is unused and will be removed from module c_addsub_v12_0_viv__parameterized6__5.
INFO: [Synth 8-3332] Sequential element (\i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[34] ) is unused and will be removed from module c_addsub_v12_0_viv__parameterized6.
INFO: [Synth 8-3332] Sequential element (\i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[35] ) is unused and will be removed from module c_addsub_v12_0_viv__parameterized7__5.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_0_d__GB2:/\pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2 /\lut_rom.q1_read_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_0_d__GB2:/\pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2 /\COSINE_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_0_d__GB2:/\pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2 /\lut_rom.q1_read_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_0_d__GB2:/\pe_gen[3].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2 /\COSINE_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_0_d__GB2:/\pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2 /\lut_rom.q1_read_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_0_d__GB2:/\pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2 /\COSINE_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_0_d__GB2:/\pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Aidelay0/d1.dout_i_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_0_d__GB2:/\pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0/d1.dout_i_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_0_d__GB2:/\pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Aidelay0/d1.dout_i_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_0_d__GB2:/\pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0/d1.dout_i_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_0_d__GB2:/\pe_gen[4].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2 /\COSINE_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_0_d__GB2:/\pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Aidelay0/d1.dout_i_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_0_d__GB2:/\pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0/d1.dout_i_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_0_d__GB2:/\pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Aidelay0/d1.dout_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_0_d__GB2:/\pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Aidelay0/d1.dout_i_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_0_d__GB2:/\pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Aidelay0/d1.dout_i_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_0_d__GB2:/\pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Aidelay0/d1.dout_i_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_0_d__GB2:/\pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Aidelay0/d1.dout_i_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_0_d__GB2:/\pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Aidelay0/d1.dout_i_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_0_d__GB2:/\pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Aidelay0/d1.dout_i_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_0_d__GB2:/\pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Aidelay0/d1.dout_i_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_0_d__GB2:/\pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Aidelay0/d1.dout_i_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_0_d__GB2:/\pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Aidelay0/d1.dout_i_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_0_d__GB2:/\pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Aidelay0/d1.dout_i_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_0_d__GB2:/\pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Aidelay0/d1.dout_i_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_0_d__GB2:/\pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0/d1.dout_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_0_d__GB2:/\pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0/d1.dout_i_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_0_d__GB2:/\pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0/d1.dout_i_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_0_d__GB2:/\pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0/d1.dout_i_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_0_d__GB2:/\pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0/d1.dout_i_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_0_d__GB2:/\pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0/d1.dout_i_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_0_d__GB2:/\pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0/d1.dout_i_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_0_d__GB2:/\pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0/d1.dout_i_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_0_d__GB2:/\pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0/d1.dout_i_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_0_d__GB2:/\pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0/d1.dout_i_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_0_d__GB2:/\pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0/d1.dout_i_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_0_d__GB2:/\pe_gen[4].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0/d1.dout_i_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_0_d__GB1:/\pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/SINE_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_0_d__GB1:/\pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/COSINE_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_0_d__GB1:/\pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Aidelay0/d1.dout_i_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (xfft_v9_0_d__GB1:/\pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/four_mult_structure.use_dsp.i_dsp/re_im/use_DSP48.iAdelx[0].iAdely[1].u_l[1].need_dsp_delay.Ardelay0/d1.dout_i_reg[24] )
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:04:09 ; elapsed = 00:04:03 . Memory (MB): peak = 1812.477 ; gain = 952.320 ; free physical = 8397 ; free virtual = 56425
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:04:09 ; elapsed = 00:04:03 . Memory (MB): peak = 1812.477 ; gain = 952.320 ; free physical = 8397 ; free virtual = 56425
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:04:09 ; elapsed = 00:04:03 . Memory (MB): peak = 1812.477 ; gain = 952.320 ; free physical = 8397 ; free virtual = 56425

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |r22_pe__parameterized0 |           2|     29655|
|2     |xfft_v9_0_d__GB1       |           2|      4507|
|3     |xfft_v9_0_d__GB2       |           2|     18566|
|4     |axi_wrapper            |           2|      1026|
|5     |fft_config1_s__GC0     |           1|         4|
|6     |fft_config2_s__GC0     |           1|         3|
|7     |filter_top__GC0        |           1|      4037|
+------+-----------------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:04:09 ; elapsed = 00:04:03 . Memory (MB): peak = 1812.477 ; gain = 952.320 ; free physical = 8397 ; free virtual = 56425
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:19 ; elapsed = 00:04:13 . Memory (MB): peak = 1812.477 ; gain = 952.320 ; free physical = 8381 ; free virtual = 56409
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:26 ; elapsed = 00:04:20 . Memory (MB): peak = 1812.477 ; gain = 952.320 ; free physical = 8317 ; free virtual = 56345
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |r22_pe__parameterized0 |           2|     29655|
|2     |xfft_v9_0_d__GB1       |           2|      4507|
|3     |xfft_v9_0_d__GB2       |           2|     18566|
|4     |axi_wrapper            |           2|      1026|
|5     |filter_top_GT0         |           1|      4044|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance \fft_config_fwd_data_V_U/mem_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \xk_channel_U/mem_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \xk2_channel_U/mem_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \xn_channel_U/mem_reg_0  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \xn_channel_U/mem_reg_1  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \xn_channel_U/mem_reg_2  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \xn_channel_U/mem_reg_3  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \fft_config_inv_data_V_U/mem_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \xn2_channel_U/mem_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:49 ; elapsed = 00:04:43 . Memory (MB): peak = 1821.070 ; gain = 960.914 ; free physical = 8257 ; free virtual = 56285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:50 ; elapsed = 00:04:45 . Memory (MB): peak = 1821.070 ; gain = 960.914 ; free physical = 8254 ; free virtual = 56282
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:50 ; elapsed = 00:04:45 . Memory (MB): peak = 1821.070 ; gain = 960.914 ; free physical = 8253 ; free virtual = 56281
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:54 ; elapsed = 00:04:49 . Memory (MB): peak = 1821.070 ; gain = 960.914 ; free physical = 8254 ; free virtual = 56282
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    47|
|2     |DSP48E1    |    20|
|3     |DSP48E1_1  |    20|
|4     |DSP48E1_2  |    20|
|5     |DSP48E1_3  |    20|
|6     |DSP48E1_4  |     4|
|7     |DSP48E1_5  |    12|
|8     |LUT1       |   138|
|9     |LUT2       |  2114|
|10    |LUT3       |  4731|
|11    |LUT4       |   924|
|12    |LUT5       |   299|
|13    |LUT6       |  1149|
|14    |MUXCY      |  3504|
|15    |RAM128X1S  |    96|
|16    |RAMB18     |    24|
|17    |RAMB18E1_1 |     2|
|18    |RAMB18SDP  |     4|
|19    |RAMB36E1_1 |     6|
|20    |RAMB36E1_2 |     3|
|21    |RAMB36E1_4 |     2|
|22    |SRL16E     |  3165|
|23    |SRLC32E    |  2072|
|24    |XORCY      |  3432|
|25    |FD         |    10|
|26    |FDE        |   766|
|27    |FDR        |    86|
|28    |FDRE       | 15598|
|29    |FDSE       |    90|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:55 ; elapsed = 00:04:49 . Memory (MB): peak = 1821.070 ; gain = 960.914 ; free physical = 8254 ; free virtual = 56282
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1625 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:21 ; elapsed = 00:04:22 . Memory (MB): peak = 1821.070 ; gain = 286.402 ; free physical = 8254 ; free virtual = 56282
Synthesis Optimization Complete : Time (s): cpu = 00:04:55 ; elapsed = 00:04:50 . Memory (MB): peak = 1821.070 ; gain = 960.914 ; free physical = 8254 ; free virtual = 56282
INFO: [Project 1-571] Translating synthesized netlist
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/quarter_sin_table_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'fft_config2_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw1.twgen1/quarter_sin_table_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'fft_config_fwd_data_V_U/mem_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'fft_config_inv_data_V_U/mem_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'filter_top_dummy_proc_fe_U0/detector_tail_M_imag_V_U/filter_top_dummy_proc_fe_detector_tail_M_real_V_ram_U/ram_reg' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'filter_top_dummy_proc_fe_U0/detector_tail_M_real_V_U/filter_top_dummy_proc_fe_detector_tail_M_real_V_ram_U/ram_reg' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'xk2_channel_U/mem_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'xk_channel_U/mem_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'xn2_channel_U/mem_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'xn_channel_U/mem_reg_0' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'xn_channel_U/mem_reg_1' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'xn_channel_U/mem_reg_2' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'xn_channel_U/mem_reg_3' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
INFO: [Netlist 29-17] Analyzing 4574 Unisim elements for replacement
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_11.ram_loop[0].use_RAMB18.SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_11.ram_loop[1].use_RAMB18.SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_11.ram_loop[2].use_RAMB18.SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_11.ram_loop[3].use_RAMB18.SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_11.ram_loop[4].use_RAMB18.SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_11.ram_loop[5].use_RAMB18.SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_11.ram_loop[6].use_RAMB18.SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_11.ram_loop[7].use_RAMB18.SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depth_10.ram_loop[1].use_RAMB18.SDP_RAMB18_18x1024' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depth_10.ram_loop[2].use_RAMB18.SDP_RAMB18_18x1024' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depth_10.ram_loop[3].use_RAMB18.SDP_RAMB18_18x1024' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'fft_config1_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[1].use_RAMB18.SDP_RAMB18_36x512' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'fft_config2_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_11.ram_loop[0].use_RAMB18.SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'fft_config2_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_11.ram_loop[1].use_RAMB18.SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'fft_config2_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_11.ram_loop[2].use_RAMB18.SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'fft_config2_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_11.ram_loop[3].use_RAMB18.SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'fft_config2_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_11.ram_loop[4].use_RAMB18.SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'fft_config2_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_11.ram_loop[5].use_RAMB18.SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'fft_config2_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_11.ram_loop[6].use_RAMB18.SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'fft_config2_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/has_bit_reverse.dig_rev_mem/blk_ram.use_bram_only.mem/depth_11.ram_loop[7].use_RAMB18.SDP_RAMB18_9x2048' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'fft_config2_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depth_10.ram_loop[0].use_RAMB18.SDP_RAMB18_18x1024' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'fft_config2_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depth_10.ram_loop[1].use_RAMB18.SDP_RAMB18_18x1024' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'fft_config2_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depth_10.ram_loop[2].use_RAMB18.SDP_RAMB18_18x1024' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'fft_config2_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depth_10.ram_loop[3].use_RAMB18.SDP_RAMB18_18x1024' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'fft_config2_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'fft_config2_U0/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/hasbf2.FB_2.BF_2/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[1].use_RAMB18.SDP_RAMB18_36x512' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2022 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 1016 instances
  FD => FDRE: 10 instances
  FDE => FDRE: 766 instances
  FDR => FDRE: 86 instances
  RAM128X1S => RAM128X1S (MUXF7, RAMS64E, RAMS64E): 96 instances
  RAMB18 => RAMB18E1: 24 instances
  RAMB18SDP => RAMB18E1: 4 instances
  SRLC32E => SRL16E: 20 instances

INFO: [Common 17-83] Releasing license: Synthesis
1387 Infos, 401 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:05:04 ; elapsed = 00:04:58 . Memory (MB): peak = 1821.074 ; gain = 858.180 ; free physical = 8256 ; free virtual = 56284
# write_checkpoint -noxdef filter_top.dcp
# catch { report_utilization -file filter_top_utilization_synth.rpt -pb filter_top_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.44 . Memory (MB): peak = 1821.074 ; gain = 0.000 ; free physical = 8252 ; free virtual = 56283
INFO: [Common 17-206] Exiting Vivado at Mon Jan 22 15:22:24 2018...
