

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-05f580c7905fc52bb148710e317ae0d16a687199_modified_383] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:rfc     128:128:1,L:B:m:N:L,A:2:32,4 # shader register file cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
2e2a2126a76712faffefaccb9120491a  /home/min/a/aankit/ece695-AccelArch/assgn2/apps/gpgpu-sim-benchmarks/wp/WP
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=wsm5_gpu.f.cu
self exe links to: /home/min/a/aankit/ece695-AccelArch/assgn2/apps/gpgpu-sim-benchmarks/wp/WP
Running md5sum using "md5sum /home/min/a/aankit/ece695-AccelArch/assgn2/apps/gpgpu-sim-benchmarks/wp/WP "
Parsing file _cuobjdump_complete_output_jqc5Il
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_10
Adding identifier: wsm5.f.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_10
Adding identifier: wsm5.f.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: wsm5.f.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: wsm5.f.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: wsm5_gpu.f.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_10
Adding identifier: wsm5_gpu.f.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_20
Adding identifier: wsm5_gpu.f.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: wsm5_gpu.f.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii : hostFun 0x0x41b110, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Zplf6Float4_param_0" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "_Zplf6Float4_param_1" from 0x14 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Zplf6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Zplf6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Zplf6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Zplf6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Zplf6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Zplf6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Zplf6Float4'...
GPGPU-Sim PTX: reconvergence points for _Zplf6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Zplf6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Zplf6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Zmlf6Float4_param_0" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "_Zmlf6Float4_param_1" from 0x14 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Zmlf6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Zmlf6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Zmlf6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Zmlf6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Zmlf6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Zmlf6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Zmlf6Float4'...
GPGPU-Sim PTX: reconvergence points for _Zmlf6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Zmlf6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Zmlf6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Zdvf6Float4_param_0" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "_Zdvf6Float4_param_1" from 0x14 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Zdvf6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Zdvf6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Zdvf6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Zdvf6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Zdvf6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Zdvf6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Zdvf6Float4'...
GPGPU-Sim PTX: reconvergence points for _Zdvf6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Zdvf6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Zdvf6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Zmif6Float4_param_0" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "_Zmif6Float4_param_1" from 0x14 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Zmif6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Zmif6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Zmif6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Zmif6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Zmif6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Zmif6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Zmif6Float4'...
GPGPU-Sim PTX: reconvergence points for _Zmif6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Zmif6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Zmif6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3max6Float4S__param_0" from 0x10 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3max6Float4S__param_1" from 0x20 to 0x30
GPGPU-Sim PTX: instruction assembly for function '_Z3max6Float4S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3max6Float4S_'...
GPGPU-Sim PTX: Finding dominators for '_Z3max6Float4S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3max6Float4S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z3max6Float4S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3max6Float4S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3max6Float4S_'...
GPGPU-Sim PTX: reconvergence points for _Z3max6Float4S_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3max6Float4S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3max6Float4S_'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3maxf6Float4_param_0" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3maxf6Float4_param_1" from 0x14 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Z3maxf6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3maxf6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Z3maxf6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3maxf6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z3maxf6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3maxf6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3maxf6Float4'...
GPGPU-Sim PTX: reconvergence points for _Z3maxf6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3maxf6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3maxf6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3max6Float4f_param_0" from 0x10 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3max6Float4f_param_1" from 0x20 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Z3max6Float4f'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3max6Float4f'...
GPGPU-Sim PTX: Finding dominators for '_Z3max6Float4f'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3max6Float4f'...
GPGPU-Sim PTX: Finding postdominators for '_Z3max6Float4f'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3max6Float4f'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3max6Float4f'...
GPGPU-Sim PTX: reconvergence points for _Z3max6Float4f...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3max6Float4f
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3max6Float4f'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3min6Float4S__param_0" from 0x10 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3min6Float4S__param_1" from 0x20 to 0x30
GPGPU-Sim PTX: instruction assembly for function '_Z3min6Float4S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3min6Float4S_'...
GPGPU-Sim PTX: Finding dominators for '_Z3min6Float4S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3min6Float4S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z3min6Float4S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3min6Float4S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3min6Float4S_'...
GPGPU-Sim PTX: reconvergence points for _Z3min6Float4S_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3min6Float4S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3min6Float4S_'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3minf6Float4_param_0" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3minf6Float4_param_1" from 0x14 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Z3minf6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3minf6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Z3minf6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3minf6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z3minf6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3minf6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3minf6Float4'...
GPGPU-Sim PTX: reconvergence points for _Z3minf6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3minf6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3minf6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3min6Float4f_param_0" from 0x10 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3min6Float4f_param_1" from 0x20 to 0x24
GPGPU-Sim PTX: instruction assembly for function '_Z3min6Float4f'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3min6Float4f'...
GPGPU-Sim PTX: Finding dominators for '_Z3min6Float4f'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3min6Float4f'...
GPGPU-Sim PTX: Finding postdominators for '_Z3min6Float4f'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3min6Float4f'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3min6Float4f'...
GPGPU-Sim PTX: reconvergence points for _Z3min6Float4f...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3min6Float4f
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3min6Float4f'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z5trunc6Float4_param_0" from 0x10 to 0x20
GPGPU-Sim PTX: instruction assembly for function '_Z5trunc6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z5trunc6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Z5trunc6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z5trunc6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z5trunc6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z5trunc6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z5trunc6Float4'...
GPGPU-Sim PTX: reconvergence points for _Z5trunc6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z5trunc6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z5trunc6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3log6Float4_param_0" from 0x10 to 0x20
GPGPU-Sim PTX: instruction assembly for function '_Z3log6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3log6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Z3log6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3log6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z3log6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3log6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3log6Float4'...
GPGPU-Sim PTX: reconvergence points for _Z3log6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3log6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3log6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z3exp6Float4_param_0" from 0x10 to 0x20
GPGPU-Sim PTX: instruction assembly for function '_Z3exp6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3exp6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Z3exp6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3exp6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z3exp6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3exp6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3exp6Float4'...
GPGPU-Sim PTX: reconvergence points for _Z3exp6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3exp6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3exp6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .param "func_retval0" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "_Z4sqrt6Float4_param_0" from 0x10 to 0x20
GPGPU-Sim PTX: instruction assembly for function '_Z4sqrt6Float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z4sqrt6Float4'...
GPGPU-Sim PTX: Finding dominators for '_Z4sqrt6Float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z4sqrt6Float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z4sqrt6Float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z4sqrt6Float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z4sqrt6Float4'...
GPGPU-Sim PTX: reconvergence points for _Z4sqrt6Float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z4sqrt6Float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z4sqrt6Float4'.
GPGPU-Sim PTX: allocating stack frame region for .local "__local_depot14" from 0x0 to 0x8c0
GPGPU-Sim PTX: instruction assembly for function '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'...
GPGPU-Sim PTX: Finding dominators for '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'...
GPGPU-Sim PTX: reconvergence points for _Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x8a0 (_1.ptx:614) @%p14 bra BB14_346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8dd0 (_1.ptx:7621) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x910 (_1.ptx:631) @%p15 bra BB14_346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8dd0 (_1.ptx:7621) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x9b0 (_1.ptx:663) @%p16 bra BB14_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x9d0 (_1.ptx:670) @%p17 bra BB14_21;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x9e0 (_1.ptx:674) @%p18 bra BB14_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x9f0 (_1.ptx:679) @%p19 bra BB14_19;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xa38 (_1.ptx:695) @%p20 bra BB14_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xa68 (_1.ptx:712) @%p21 bra BB14_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaa8 (_1.ptx:734) add.s32 %r1120, %r1119, -1023;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xa70 (_1.ptx:713) bra.uni BB14_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaa8 (_1.ptx:734) add.s32 %r1120, %r1119, -1023;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xad0 (_1.ptx:742) @%p22 bra BB14_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb08 (_1.ptx:764) add.f64 %fd262, %fd1925, 0d3FF0000000000000;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xad8 (_1.ptx:743) bra.uni BB14_11;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb08 (_1.ptx:764) add.f64 %fd262, %fd1925, 0d3FF0000000000000;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0xe20 (_1.ptx:938) @%p26 bra BB14_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfe8 (_1.ptx:1034) abs.f64 %fd387, %fd1926;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0xe58 (_1.ptx:949) bra.uni BB14_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfe8 (_1.ptx:1034) abs.f64 %fd387, %fd1926;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0xf60 (_1.ptx:1003) @%p29 bra BB14_15;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfe8 (_1.ptx:1034) abs.f64 %fd387, %fd1926;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0xfc8 (_1.ptx:1023) bra.uni BB14_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfe8 (_1.ptx:1034) abs.f64 %fd387, %fd1926;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0xff8 (_1.ptx:1036) @%p31 bra BB14_17;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x1000 (_1.ptx:1037) bra.uni BB14_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x1010 (_1.ptx:1042) bra.uni BB14_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x1040 (_1.ptx:1053) bra.uni BB14_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x1058 (_1.ptx:1059) bra.uni BB14_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x1078 (_1.ptx:1070) bra.uni BB14_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_1.ptx:1077) mov.f64 %fd392, 0d3FE1F01B866E43AB;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x10b8 (_1.ptx:1086) @%p34 bra BB14_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x10d8 (_1.ptx:1093) @%p35 bra BB14_41;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x10e8 (_1.ptx:1097) @%p36 bra BB14_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x10f8 (_1.ptx:1102) @%p37 bra BB14_39;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x1140 (_1.ptx:1118) @%p38 bra BB14_38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x1170 (_1.ptx:1135) @%p39 bra BB14_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11b0 (_1.ptx:1157) add.s32 %r1124, %r1123, -1023;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x1178 (_1.ptx:1136) bra.uni BB14_29;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11b0 (_1.ptx:1157) add.s32 %r1124, %r1123, -1023;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x11d8 (_1.ptx:1165) @%p40 bra BB14_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1210 (_1.ptx:1187) add.f64 %fd403, %fd1927, 0d3FF0000000000000;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x11e0 (_1.ptx:1166) bra.uni BB14_31;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1210 (_1.ptx:1187) add.f64 %fd403, %fd1927, 0d3FF0000000000000;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1528 (_1.ptx:1361) @%p44 bra BB14_33;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16f0 (_1.ptx:1457) abs.f64 %fd528, %fd1928;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x1560 (_1.ptx:1372) bra.uni BB14_36;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16f0 (_1.ptx:1457) abs.f64 %fd528, %fd1928;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x1668 (_1.ptx:1426) @%p47 bra BB14_35;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16f0 (_1.ptx:1457) abs.f64 %fd528, %fd1928;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x16d0 (_1.ptx:1446) bra.uni BB14_36;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16f0 (_1.ptx:1457) abs.f64 %fd528, %fd1928;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x1700 (_1.ptx:1459) @%p49 bra BB14_37;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x1708 (_1.ptx:1460) bra.uni BB14_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x1718 (_1.ptx:1465) bra.uni BB14_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x1748 (_1.ptx:1476) bra.uni BB14_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x1760 (_1.ptx:1482) bra.uni BB14_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x1780 (_1.ptx:1493) bra.uni BB14_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1790 (_1.ptx:1501) mul.f64 %fd45, %fd26, %fd1928;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x1800 (_1.ptx:1522) @%p53 bra BB14_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1850 (_1.ptx:1543) mul.f64 %fd53, %fd1930, 0d44919E47F21381F4;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x1848 (_1.ptx:1539) @%p55 bra BB14_44;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1850 (_1.ptx:1543) mul.f64 %fd53, %fd1930, 0d44919E47F21381F4;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x1880 (_1.ptx:1549) @%p3 bra BB14_48;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1968 (_1.ptx:1591) @%p3 bra BB14_59;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x1960 (_1.ptx:1587) @%p56 bra BB14_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1968 (_1.ptx:1591) @%p3 bra BB14_59;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x1968 (_1.ptx:1591) @%p3 bra BB14_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1af8 (_1.ptx:1673) @%p3 bra BB14_62;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x1a18 (_1.ptx:1621) @%p57 bra BB14_52;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a30 (_1.ptx:1629) shl.b64 %rl113, %rl23, 2;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x1a58 (_1.ptx:1634) @%p58 bra BB14_54;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a70 (_1.ptx:1642) add.s64 %rl26, %rl18, %rl113;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x1a90 (_1.ptx:1646) @%p59 bra BB14_56;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1aa8 (_1.ptx:1654) add.s64 %rl27, %rl17, %rl113;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x1ac8 (_1.ptx:1658) @%p60 bra BB14_58;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ae0 (_1.ptx:1666) add.s32 %r1129, %r1129, 1;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x1af0 (_1.ptx:1669) @%p61 bra BB14_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1af8 (_1.ptx:1673) @%p3 bra BB14_62;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x1af8 (_1.ptx:1673) @%p3 bra BB14_62;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c58 (_1.ptx:1735) mov.f32 %f263, 0f42F00000;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x1c50 (_1.ptx:1732) @%p62 bra BB14_61;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c58 (_1.ptx:1735) mov.f32 %f263, 0f42F00000;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x1cb8 (_1.ptx:1755) @%p64 bra BB14_343;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8c70 (_1.ptx:7559) ld.param.u32 %r1083, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_33];
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x1e80 (_1.ptx:1841) @%p65 bra BB14_83;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26f8 (_1.ptx:2284) ld.param.u32 %r1096, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_33];
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x1fc0 (_1.ptx:1899) @%p4 bra BB14_68;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2188 (_1.ptx:1995) mul.f64 %fd612, %fd1931, 0d4083163D80000000;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x1ff8 (_1.ptx:1910) bra.uni BB14_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2188 (_1.ptx:1995) mul.f64 %fd612, %fd1931, 0d4083163D80000000;
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x2100 (_1.ptx:1964) @%p70 bra BB14_70;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2188 (_1.ptx:1995) mul.f64 %fd612, %fd1931, 0d4083163D80000000;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x2168 (_1.ptx:1984) bra.uni BB14_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2188 (_1.ptx:1995) mul.f64 %fd612, %fd1931, 0d4083163D80000000;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x2260 (_1.ptx:2036) @%p72 bra BB14_77;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x2268 (_1.ptx:2039) @%p4 bra BB14_74;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x22a0 (_1.ptx:2050) bra.uni BB14_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x23a8 (_1.ptx:2104) @%p75 bra BB14_76;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x2410 (_1.ptx:2124) bra.uni BB14_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x2430 (_1.ptx:2132) bra.uni BB14_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x2470 (_1.ptx:2149) @%p79 bra BB14_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x24a8 (_1.ptx:2160) bra.uni BB14_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x25b0 (_1.ptx:2214) @%p82 bra BB14_81;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x2618 (_1.ptx:2234) bra.uni BB14_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2638 (_1.ptx:2244) mul.f64 %fd691, %fd1932, 0d4083163D80000000;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x26f0 (_1.ptx:2281) @%p84 bra BB14_66;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x26f8 (_1.ptx:2284) ld.param.u32 %r1096, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_33];
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x2720 (_1.ptx:2290) @%p85 bra BB14_86;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2788 (_1.ptx:2311) ld.param.u32 %r1094, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_33];
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x2780 (_1.ptx:2308) @%p86 bra BB14_85;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2788 (_1.ptx:2311) ld.param.u32 %r1094, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_33];
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x27b0 (_1.ptx:2317) @%p87 bra BB14_110;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33b8 (_1.ptx:2925) cvt.rn.f64.s32 %fd860, %r1135;
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x28c8 (_1.ptx:2365) @%p90 bra BB14_90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (_1.ptx:2460) mov.f64 %fd739, 0d40E86A0000000000;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x2900 (_1.ptx:2376) bra.uni BB14_93;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (_1.ptx:2460) mov.f64 %fd739, 0d40E86A0000000000;
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x2a08 (_1.ptx:2430) @%p93 bra BB14_92;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (_1.ptx:2460) mov.f64 %fd739, 0d40E86A0000000000;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x2a70 (_1.ptx:2450) bra.uni BB14_93;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2a90 (_1.ptx:2460) mov.f64 %fd739, 0d40E86A0000000000;
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x2b88 (_1.ptx:2499) @%p95 bra BB14_95;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e58 (_1.ptx:2653) shl.b64 %rl162, %rl38, 2;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x2bc8 (_1.ptx:2512) bra.uni BB14_101;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e58 (_1.ptx:2653) shl.b64 %rl162, %rl38, 2;
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x2c60 (_1.ptx:2546) @%p98 bra BB14_97;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (_1.ptx:2642) cvt.rn.ftz.f32.f64 %f665, %fd1934;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x2c98 (_1.ptx:2557) bra.uni BB14_100;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (_1.ptx:2642) cvt.rn.ftz.f32.f64 %f665, %fd1934;
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x2da0 (_1.ptx:2611) @%p101 bra BB14_99;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (_1.ptx:2642) cvt.rn.ftz.f32.f64 %f665, %fd1934;
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x2e08 (_1.ptx:2631) bra.uni BB14_100;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e28 (_1.ptx:2642) cvt.rn.ftz.f32.f64 %f665, %fd1934;
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x2ee0 (_1.ptx:2671) @%p103 bra BB14_103;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31c0 (_1.ptx:2827) cvt.ftz.f64.f32 %fd832, %f667;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x2f28 (_1.ptx:2685) bra.uni BB14_109;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x31c0 (_1.ptx:2827) cvt.ftz.f64.f32 %fd832, %f667;
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x2fc8 (_1.ptx:2720) @%p106 bra BB14_105;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3190 (_1.ptx:2816) cvt.rn.ftz.f32.f64 %f666, %fd1935;
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x3000 (_1.ptx:2731) bra.uni BB14_108;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3190 (_1.ptx:2816) cvt.rn.ftz.f32.f64 %f666, %fd1935;
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x3108 (_1.ptx:2785) @%p109 bra BB14_107;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3190 (_1.ptx:2816) cvt.rn.ftz.f32.f64 %f666, %fd1935;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x3170 (_1.ptx:2805) bra.uni BB14_108;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3190 (_1.ptx:2816) cvt.rn.ftz.f32.f64 %f666, %fd1935;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x33a0 (_1.ptx:2917) @%p111 bra BB14_88;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33a8 (_1.ptx:2918) bra.uni BB14_111;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x33a8 (_1.ptx:2918) bra.uni BB14_111;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x33b8 (_1.ptx:2925) cvt.rn.f64.s32 %fd860, %r1135;
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x33d8 (_1.ptx:2930) @%p112 bra BB14_148;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x43b8 (_1.ptx:3741) mov.f32 %f690, %f689;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x3670 (_1.ptx:3045) @%p6 bra BB14_117;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38b8 (_1.ptx:3144) mov.f32 %f689, %f688;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x38a0 (_1.ptx:3138) @%p113 bra BB14_115;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38a8 (_1.ptx:3140) mov.f32 %f676, %f44;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x38c8 (_1.ptx:3147) @%p5 bra BB14_146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4378 (_1.ptx:3730) setp.gt.s32 %p139, %r1136, %r1135;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x3930 (_1.ptx:3165) @%p114 bra BB14_145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4360 (_1.ptx:3723) add.s32 %r1138, %r1138, -1;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x39b8 (_1.ptx:3187) @%p115 bra BB14_145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4360 (_1.ptx:3723) add.s32 %r1138, %r1138, -1;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x3a68 (_1.ptx:3224) @%p118 bra BB14_123;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c30 (_1.ptx:3319) ld.param.u64 %rl390, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x3aa0 (_1.ptx:3235) bra.uni BB14_126;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c30 (_1.ptx:3319) ld.param.u64 %rl390, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x3ba8 (_1.ptx:3289) @%p121 bra BB14_125;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c30 (_1.ptx:3319) ld.param.u64 %rl390, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x3c10 (_1.ptx:3309) bra.uni BB14_126;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c30 (_1.ptx:3319) ld.param.u64 %rl390, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x3c98 (_1.ptx:3344) @%p125 bra BB14_133;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f18 (_1.ptx:3511) mul.f64 %fd110, %fd1951, 0d3FD55555318ABC87;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x3cb0 (_1.ptx:3350) @%p126 bra BB14_132;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f18 (_1.ptx:3511) mul.f64 %fd110, %fd1951, 0d3FD55555318ABC87;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x3cc0 (_1.ptx:3354) @%p127 bra BB14_131;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f18 (_1.ptx:3511) mul.f64 %fd110, %fd1951, 0d3FD55555318ABC87;
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x3cd0 (_1.ptx:3358) @%p128 bra BB14_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f18 (_1.ptx:3511) mul.f64 %fd110, %fd1951, 0d3FD55555318ABC87;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x3ce0 (_1.ptx:3361) bra.uni BB14_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f18 (_1.ptx:3511) mul.f64 %fd110, %fd1951, 0d3FD55555318ABC87;
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x3cf0 (_1.ptx:3366) bra.uni BB14_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f18 (_1.ptx:3511) mul.f64 %fd110, %fd1951, 0d3FD55555318ABC87;
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x3d00 (_1.ptx:3371) bra.uni BB14_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f18 (_1.ptx:3511) mul.f64 %fd110, %fd1951, 0d3FD55555318ABC87;
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x3d10 (_1.ptx:3376) @%p129 bra BB14_135;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d48 (_1.ptx:3398) shr.s32 %r531, %r1139, 20;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x3d20 (_1.ptx:3379) bra.uni BB14_136;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d48 (_1.ptx:3398) shr.s32 %r531, %r1139, 20;
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x3d78 (_1.ptx:3407) @%p130 bra BB14_137;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3db0 (_1.ptx:3429) add.f64 %fd917, %fd1937, 0d3FF0000000000000;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x3d80 (_1.ptx:3408) bra.uni BB14_138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3db0 (_1.ptx:3429) add.f64 %fd917, %fd1937, 0d3FF0000000000000;
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x3f40 (_1.ptx:3522) @%p133 bra BB14_141;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4108 (_1.ptx:3618) ld.global.f32 %f373, [%rl60];
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x3f78 (_1.ptx:3533) bra.uni BB14_144;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4108 (_1.ptx:3618) ld.global.f32 %f373, [%rl60];
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x4080 (_1.ptx:3587) @%p136 bra BB14_143;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4108 (_1.ptx:3618) ld.global.f32 %f373, [%rl60];
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x40e8 (_1.ptx:3607) bra.uni BB14_144;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4108 (_1.ptx:3618) ld.global.f32 %f373, [%rl60];
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x4370 (_1.ptx:3726) @%p138 bra BB14_119;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4378 (_1.ptx:3730) setp.gt.s32 %p139, %r1136, %r1135;
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x4380 (_1.ptx:3731) @%p139 bra BB14_148;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x43b8 (_1.ptx:3741) mov.f32 %f690, %f689;
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x43b0 (_1.ptx:3738) bra.uni BB14_113;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3588 (_1.ptx:3003) mov.f32 %f680, %f687;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x43f0 (_1.ptx:3750) @%p140 bra BB14_159;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4878 (_1.ptx:3979) cvt.rn.f64.s32 %fd1080, %r1144;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x44c8 (_1.ptx:3785) @%p141 bra BB14_152;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x47f0 (_1.ptx:3952) shl.b64 %rl244, %rl410, 2;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x44e0 (_1.ptx:3790) bra.uni BB14_158;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x47f0 (_1.ptx:3952) shl.b64 %rl244, %rl410, 2;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x45c8 (_1.ptx:3838) @%p144 bra BB14_154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4790 (_1.ptx:3934) mul.f64 %fd1075, %fd1939, 0d40CD1A0000000000;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x4600 (_1.ptx:3849) bra.uni BB14_157;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4790 (_1.ptx:3934) mul.f64 %fd1075, %fd1939, 0d40CD1A0000000000;
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x4708 (_1.ptx:3903) @%p147 bra BB14_156;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4790 (_1.ptx:3934) mul.f64 %fd1075, %fd1939, 0d40CD1A0000000000;
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x4770 (_1.ptx:3923) bra.uni BB14_157;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4790 (_1.ptx:3934) mul.f64 %fd1075, %fd1939, 0d40CD1A0000000000;
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x4860 (_1.ptx:3971) @%p149 bra BB14_150;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4868 (_1.ptx:3972) bra.uni BB14_160;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x4868 (_1.ptx:3972) bra.uni BB14_160;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4878 (_1.ptx:3979) cvt.rn.f64.s32 %fd1080, %r1144;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x4898 (_1.ptx:3984) @%p150 bra BB14_167;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c18 (_1.ptx:4151) add.ftz.f32 %f429, %f690, %f678;
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x4a70 (_1.ptx:4069) @%p7 bra BB14_165;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4bf8 (_1.ptx:4143) setp.gt.s32 %p152, %r1145, %r1144;
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x4bf0 (_1.ptx:4139) @%p151 bra BB14_164;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4bf8 (_1.ptx:4143) setp.gt.s32 %p152, %r1145, %r1144;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x4c00 (_1.ptx:4144) @%p152 bra BB14_167;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c18 (_1.ptx:4151) add.ftz.f32 %f429, %f690, %f678;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x4c10 (_1.ptx:4147) bra.uni BB14_162;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a00 (_1.ptx:4046) ld.global.f32 %f408, [%rl70];
GPGPU-Sim PTX: 133 (potential) branch divergence @  PC=0x4cf8 (_1.ptx:4188) @%p153 bra BB14_169;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4eb0 (_1.ptx:4265) ld.param.u64 %rl409, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_14];
GPGPU-Sim PTX: 134 (potential) branch divergence @  PC=0x4f60 (_1.ptx:4294) @%p154 bra BB14_171;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5120 (_1.ptx:4372) ld.param.u64 %rl406, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_12];
GPGPU-Sim PTX: 135 (potential) branch divergence @  PC=0x51c0 (_1.ptx:4399) @!%p8 bra BB14_173;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5350 (_1.ptx:4472) ld.param.u32 %r1085, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_33];
GPGPU-Sim PTX: 136 (potential) branch divergence @  PC=0x5378 (_1.ptx:4478) @%p155 bra BB14_342;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8c58 (_1.ptx:7553) add.s32 %r1131, %r1131, 1;
GPGPU-Sim PTX: 137 (potential) branch divergence @  PC=0x5568 (_1.ptx:4561) @%p156 bra BB14_178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x55b8 (_1.ptx:4580) setp.leu.f64 %p158, %fd122, 0d4044000000000000;
GPGPU-Sim PTX: 138 (potential) branch divergence @  PC=0x5580 (_1.ptx:4565) @%p157 bra BB14_177;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x55b8 (_1.ptx:4580) setp.leu.f64 %p158, %fd122, 0d4044000000000000;
GPGPU-Sim PTX: 139 (potential) branch divergence @  PC=0x5588 (_1.ptx:4566) bra.uni BB14_178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x55b8 (_1.ptx:4580) setp.leu.f64 %p158, %fd122, 0d4044000000000000;
GPGPU-Sim PTX: 140 (potential) branch divergence @  PC=0x55c0 (_1.ptx:4581) @%p158 bra BB14_181;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5608 (_1.ptx:4598) ld.param.u64 %rl381, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_7];
GPGPU-Sim PTX: 141 (potential) branch divergence @  PC=0x55d8 (_1.ptx:4585) @%p159 bra BB14_180;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5608 (_1.ptx:4598) ld.param.u64 %rl381, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_7];
GPGPU-Sim PTX: 142 (potential) branch divergence @  PC=0x55e0 (_1.ptx:4586) bra.uni BB14_181;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5608 (_1.ptx:4598) ld.param.u64 %rl381, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_7];
GPGPU-Sim PTX: 143 (potential) branch divergence @  PC=0x5638 (_1.ptx:4606) @%p160 bra BB14_189;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x58d0 (_1.ptx:4748) shl.b64 %rl313, %rl76, 2;
GPGPU-Sim PTX: 144 (potential) branch divergence @  PC=0x5650 (_1.ptx:4610) @%p161 bra BB14_183;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x58d0 (_1.ptx:4748) shl.b64 %rl313, %rl76, 2;
GPGPU-Sim PTX: 145 (potential) branch divergence @  PC=0x5658 (_1.ptx:4611) bra.uni BB14_189;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x58d0 (_1.ptx:4748) shl.b64 %rl313, %rl76, 2;
GPGPU-Sim PTX: 146 (potential) branch divergence @  PC=0x5688 (_1.ptx:4626) @%p164 bra BB14_185;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5850 (_1.ptx:4721) add.f64 %fd1154, %fd1940, 0dBFF0000000000000;
GPGPU-Sim PTX: 147 (potential) branch divergence @  PC=0x56c0 (_1.ptx:4637) bra.uni BB14_188;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5850 (_1.ptx:4721) add.f64 %fd1154, %fd1940, 0dBFF0000000000000;
GPGPU-Sim PTX: 148 (potential) branch divergence @  PC=0x57c8 (_1.ptx:4691) @%p167 bra BB14_187;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5850 (_1.ptx:4721) add.f64 %fd1154, %fd1940, 0dBFF0000000000000;
GPGPU-Sim PTX: 149 (potential) branch divergence @  PC=0x5830 (_1.ptx:4711) bra.uni BB14_188;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5850 (_1.ptx:4721) add.f64 %fd1154, %fd1940, 0dBFF0000000000000;
GPGPU-Sim PTX: 150 (potential) branch divergence @  PC=0x58f0 (_1.ptx:4753) @!%p10 bra BB14_197;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5bb8 (_1.ptx:4904) mul.f64 %fd138, %fd122, 0d3FBEB851EB851EB8;
GPGPU-Sim PTX: 151 (potential) branch divergence @  PC=0x5908 (_1.ptx:4757) @%p169 bra BB14_191;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5bb8 (_1.ptx:4904) mul.f64 %fd138, %fd122, 0d3FBEB851EB851EB8;
GPGPU-Sim PTX: 152 (potential) branch divergence @  PC=0x5910 (_1.ptx:4758) bra.uni BB14_197;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5bb8 (_1.ptx:4904) mul.f64 %fd138, %fd122, 0d3FBEB851EB851EB8;
GPGPU-Sim PTX: 153 (potential) branch divergence @  PC=0x5998 (_1.ptx:4788) @%p172 bra BB14_193;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b60 (_1.ptx:4883) add.f64 %fd1200, %fd1941, 0dBFF0000000000000;
GPGPU-Sim PTX: 154 (potential) branch divergence @  PC=0x59d0 (_1.ptx:4799) bra.uni BB14_196;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b60 (_1.ptx:4883) add.f64 %fd1200, %fd1941, 0dBFF0000000000000;
GPGPU-Sim PTX: 155 (potential) branch divergence @  PC=0x5ad8 (_1.ptx:4853) @%p175 bra BB14_195;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b60 (_1.ptx:4883) add.f64 %fd1200, %fd1941, 0dBFF0000000000000;
GPGPU-Sim PTX: 156 (potential) branch divergence @  PC=0x5b40 (_1.ptx:4873) bra.uni BB14_196;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b60 (_1.ptx:4883) add.f64 %fd1200, %fd1941, 0dBFF0000000000000;
GPGPU-Sim PTX: 157 (potential) branch divergence @  PC=0x5be0 (_1.ptx:4915) @%p179 bra BB14_199;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5da8 (_1.ptx:5010) mov.f64 %fd1240, 0d40E86A0000000000;
GPGPU-Sim PTX: 158 (potential) branch divergence @  PC=0x5c18 (_1.ptx:4926) bra.uni BB14_202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5da8 (_1.ptx:5010) mov.f64 %fd1240, 0d40E86A0000000000;
GPGPU-Sim PTX: 159 (potential) branch divergence @  PC=0x5d20 (_1.ptx:4980) @%p182 bra BB14_201;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5da8 (_1.ptx:5010) mov.f64 %fd1240, 0d40E86A0000000000;
GPGPU-Sim PTX: 160 (potential) branch divergence @  PC=0x5d88 (_1.ptx:5000) bra.uni BB14_202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5da8 (_1.ptx:5010) mov.f64 %fd1240, 0d40E86A0000000000;
GPGPU-Sim PTX: 161 (potential) branch divergence @  PC=0x5e38 (_1.ptx:5034) @%p184 bra BB14_204;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6128 (_1.ptx:5193) mov.f32 %f113, %f703;
GPGPU-Sim PTX: 162 (potential) branch divergence @  PC=0x5e88 (_1.ptx:5051) bra.uni BB14_210;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6128 (_1.ptx:5193) mov.f32 %f113, %f703;
GPGPU-Sim PTX: 163 (potential) branch divergence @  PC=0x5f20 (_1.ptx:5085) @%p187 bra BB14_206;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x60e8 (_1.ptx:5181) cvt.rn.ftz.f32.f64 %f702, %fd1943;
GPGPU-Sim PTX: 164 (potential) branch divergence @  PC=0x5f58 (_1.ptx:5096) bra.uni BB14_209;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x60e8 (_1.ptx:5181) cvt.rn.ftz.f32.f64 %f702, %fd1943;
GPGPU-Sim PTX: 165 (potential) branch divergence @  PC=0x6060 (_1.ptx:5150) @%p190 bra BB14_208;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x60e8 (_1.ptx:5181) cvt.rn.ftz.f32.f64 %f702, %fd1943;
GPGPU-Sim PTX: 166 (potential) branch divergence @  PC=0x60c8 (_1.ptx:5170) bra.uni BB14_209;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x60e8 (_1.ptx:5181) cvt.rn.ftz.f32.f64 %f702, %fd1943;
GPGPU-Sim PTX: 167 (potential) branch divergence @  PC=0x61a8 (_1.ptx:5211) @%p192 bra BB14_212;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x64d8 (_1.ptx:5379) mov.f32 %f125, %f707;
GPGPU-Sim PTX: 168 (potential) branch divergence @  PC=0x6218 (_1.ptx:5232) bra.uni BB14_218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x64d8 (_1.ptx:5379) mov.f32 %f125, %f707;
GPGPU-Sim PTX: 169 (potential) branch divergence @  PC=0x62b8 (_1.ptx:5267) @%p195 bra BB14_214;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6480 (_1.ptx:5363) cvt.rn.ftz.f32.f64 %f706, %fd1944;
GPGPU-Sim PTX: 170 (potential) branch divergence @  PC=0x62f0 (_1.ptx:5278) bra.uni BB14_217;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6480 (_1.ptx:5363) cvt.rn.ftz.f32.f64 %f706, %fd1944;
GPGPU-Sim PTX: 171 (potential) branch divergence @  PC=0x63f8 (_1.ptx:5332) @%p198 bra BB14_216;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6480 (_1.ptx:5363) cvt.rn.ftz.f32.f64 %f706, %fd1944;
GPGPU-Sim PTX: 172 (potential) branch divergence @  PC=0x6460 (_1.ptx:5352) bra.uni BB14_217;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6480 (_1.ptx:5363) cvt.rn.ftz.f32.f64 %f706, %fd1944;
GPGPU-Sim PTX: 173 (potential) branch divergence @  PC=0x65c0 (_1.ptx:5426) @%p11 bra BB14_220;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6788 (_1.ptx:5521) ld.param.u64 %rl389, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 174 (potential) branch divergence @  PC=0x65f8 (_1.ptx:5437) bra.uni BB14_223;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6788 (_1.ptx:5521) ld.param.u64 %rl389, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 175 (potential) branch divergence @  PC=0x6700 (_1.ptx:5491) @%p204 bra BB14_222;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6788 (_1.ptx:5521) ld.param.u64 %rl389, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 176 (potential) branch divergence @  PC=0x6768 (_1.ptx:5511) bra.uni BB14_223;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6788 (_1.ptx:5521) ld.param.u64 %rl389, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_8];
GPGPU-Sim PTX: 177 (potential) branch divergence @  PC=0x6800 (_1.ptx:5543) @%p11 bra BB14_225;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x69c8 (_1.ptx:5639) mul.f64 %fd1418, %fd1946, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 178 (potential) branch divergence @  PC=0x6838 (_1.ptx:5554) bra.uni BB14_228;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x69c8 (_1.ptx:5639) mul.f64 %fd1418, %fd1946, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 179 (potential) branch divergence @  PC=0x6940 (_1.ptx:5608) @%p208 bra BB14_227;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x69c8 (_1.ptx:5639) mul.f64 %fd1418, %fd1946, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 180 (potential) branch divergence @  PC=0x69a8 (_1.ptx:5628) bra.uni BB14_228;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x69c8 (_1.ptx:5639) mul.f64 %fd1418, %fd1946, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 181 (potential) branch divergence @  PC=0x69f8 (_1.ptx:5648) @%p11 bra BB14_230;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6bc0 (_1.ptx:5744) mul.f64 %fd1457, %fd1947, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 182 (potential) branch divergence @  PC=0x6a30 (_1.ptx:5659) bra.uni BB14_233;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6bc0 (_1.ptx:5744) mul.f64 %fd1457, %fd1947, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 183 (potential) branch divergence @  PC=0x6b38 (_1.ptx:5713) @%p212 bra BB14_232;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6bc0 (_1.ptx:5744) mul.f64 %fd1457, %fd1947, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 184 (potential) branch divergence @  PC=0x6ba0 (_1.ptx:5733) bra.uni BB14_233;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6bc0 (_1.ptx:5744) mul.f64 %fd1457, %fd1947, 0d3F170D8DB22FBD88;
GPGPU-Sim PTX: 185 (potential) branch divergence @  PC=0x6c00 (_1.ptx:5763) @%p216 bra BB14_241;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 186 (potential) branch divergence @  PC=0x6c18 (_1.ptx:5769) @%p217 bra BB14_240;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 187 (potential) branch divergence @  PC=0x6c28 (_1.ptx:5773) @%p218 bra BB14_239;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 188 (potential) branch divergence @  PC=0x6c38 (_1.ptx:5777) @%p219 bra BB14_238;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 189 (potential) branch divergence @  PC=0x6c48 (_1.ptx:5780) bra.uni BB14_247;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 190 (potential) branch divergence @  PC=0x6c58 (_1.ptx:5784) bra.uni BB14_247;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 191 (potential) branch divergence @  PC=0x6c70 (_1.ptx:5790) bra.uni BB14_247;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 192 (potential) branch divergence @  PC=0x6c88 (_1.ptx:5796) bra.uni BB14_247;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (_1.ptx:5936) mov.f64 %fd188, %fd1950;
GPGPU-Sim PTX: 193 (potential) branch divergence @  PC=0x6c98 (_1.ptx:5801) @%p220 bra BB14_243;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6cd0 (_1.ptx:5823) shr.s32 %r893, %r1148, 20;
GPGPU-Sim PTX: 194 (potential) branch divergence @  PC=0x6ca8 (_1.ptx:5804) bra.uni BB14_244;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6cd0 (_1.ptx:5823) shr.s32 %r893, %r1148, 20;
GPGPU-Sim PTX: 195 (potential) branch divergence @  PC=0x6d00 (_1.ptx:5832) @%p221 bra BB14_245;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d38 (_1.ptx:5854) add.f64 %fd1461, %fd1948, 0d3FF0000000000000;
GPGPU-Sim PTX: 196 (potential) branch divergence @  PC=0x6d08 (_1.ptx:5833) bra.uni BB14_246;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d38 (_1.ptx:5854) add.f64 %fd1461, %fd1948, 0d3FF0000000000000;
GPGPU-Sim PTX: 197 (potential) branch divergence @  PC=0x6ed8 (_1.ptx:5949) @%p224 bra BB14_249;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x70a0 (_1.ptx:6045) ld.global.f32 %f129, [%rl411];
GPGPU-Sim PTX: 198 (potential) branch divergence @  PC=0x6f10 (_1.ptx:5960) bra.uni BB14_252;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x70a0 (_1.ptx:6045) ld.global.f32 %f129, [%rl411];
GPGPU-Sim PTX: 199 (potential) branch divergence @  PC=0x7018 (_1.ptx:6014) @%p227 bra BB14_251;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x70a0 (_1.ptx:6045) ld.global.f32 %f129, [%rl411];
GPGPU-Sim PTX: 200 (potential) branch divergence @  PC=0x7080 (_1.ptx:6034) bra.uni BB14_252;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x70a0 (_1.ptx:6045) ld.global.f32 %f129, [%rl411];
GPGPU-Sim PTX: 201 (potential) branch divergence @  PC=0x7130 (_1.ptx:6074) @%p229 bra BB14_254;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7370 (_1.ptx:6202) setp.gt.f64 %p237, %fd1244, 0d3E112E0BE826D695;
GPGPU-Sim PTX: 202 (potential) branch divergence @  PC=0x7140 (_1.ptx:6077) bra.uni BB14_260;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7370 (_1.ptx:6202) setp.gt.f64 %p237, %fd1244, 0d3E112E0BE826D695;
GPGPU-Sim PTX: 203 (potential) branch divergence @  PC=0x7188 (_1.ptx:6097) @%p232 bra BB14_256;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7350 (_1.ptx:6193) mul.f64 %fd1583, %fd45, %fd1953;
GPGPU-Sim PTX: 204 (potential) branch divergence @  PC=0x71c0 (_1.ptx:6108) bra.uni BB14_259;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7350 (_1.ptx:6193) mul.f64 %fd1583, %fd45, %fd1953;
GPGPU-Sim PTX: 205 (potential) branch divergence @  PC=0x72c8 (_1.ptx:6162) @%p235 bra BB14_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7350 (_1.ptx:6193) mul.f64 %fd1583, %fd45, %fd1953;
GPGPU-Sim PTX: 206 (potential) branch divergence @  PC=0x7330 (_1.ptx:6182) bra.uni BB14_259;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7350 (_1.ptx:6193) mul.f64 %fd1583, %fd45, %fd1953;
GPGPU-Sim PTX: 207 (potential) branch divergence @  PC=0x73a0 (_1.ptx:6209) @%p239 bra BB14_262;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7418 (_1.ptx:6235) setp.gt.f64 %p240, %fd1244, 0d0000000000000000;
GPGPU-Sim PTX: 208 (potential) branch divergence @  PC=0x73b0 (_1.ptx:6212) bra.uni BB14_263;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7418 (_1.ptx:6235) setp.gt.f64 %p240, %fd1244, 0d0000000000000000;
GPGPU-Sim PTX: 209 (potential) branch divergence @  PC=0x7438 (_1.ptx:6240) @%p240 bra BB14_265;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7538 (_1.ptx:6296) sub.f64 %fd1607, %fd196, %fd170;
GPGPU-Sim PTX: 210 (potential) branch divergence @  PC=0x7448 (_1.ptx:6243) bra.uni BB14_268;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7538 (_1.ptx:6296) sub.f64 %fd1607, %fd196, %fd170;
GPGPU-Sim PTX: 211 (potential) branch divergence @  PC=0x74e0 (_1.ptx:6272) @%p241 bra BB14_267;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7538 (_1.ptx:6296) sub.f64 %fd1607, %fd196, %fd170;
GPGPU-Sim PTX: 212 (potential) branch divergence @  PC=0x7500 (_1.ptx:6279) bra.uni BB14_268;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7538 (_1.ptx:6296) sub.f64 %fd1607, %fd196, %fd170;
GPGPU-Sim PTX: 213 (potential) branch divergence @  PC=0x7608 (_1.ptx:6340) @%p244 bra BB14_270;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x77d0 (_1.ptx:6436) cvt.rn.ftz.f32.f64 %f143, %fd1954;
GPGPU-Sim PTX: 214 (potential) branch divergence @  PC=0x7640 (_1.ptx:6351) bra.uni BB14_273;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x77d0 (_1.ptx:6436) cvt.rn.ftz.f32.f64 %f143, %fd1954;
GPGPU-Sim PTX: 215 (potential) branch divergence @  PC=0x7748 (_1.ptx:6405) @%p247 bra BB14_272;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x77d0 (_1.ptx:6436) cvt.rn.ftz.f32.f64 %f143, %fd1954;
GPGPU-Sim PTX: 216 (potential) branch divergence @  PC=0x77b0 (_1.ptx:6425) bra.uni BB14_273;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x77d0 (_1.ptx:6436) cvt.rn.ftz.f32.f64 %f143, %fd1954;
GPGPU-Sim PTX: 217 (potential) branch divergence @  PC=0x77e8 (_1.ptx:6441) @%p250 bra BB14_275;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7870 (_1.ptx:6467) setp.gt.ftz.f32 %p251, %f76, 0f00000000;
GPGPU-Sim PTX: 218 (potential) branch divergence @  PC=0x77f8 (_1.ptx:6444) bra.uni BB14_276;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7870 (_1.ptx:6467) setp.gt.ftz.f32 %p251, %f76, 0f00000000;
GPGPU-Sim PTX: 219 (potential) branch divergence @  PC=0x7878 (_1.ptx:6468) @%p251 bra BB14_278;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8270 (_1.ptx:7002) @%p9 bra BB14_311;
GPGPU-Sim PTX: 220 (potential) branch divergence @  PC=0x78a8 (_1.ptx:6475) bra.uni BB14_309;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8270 (_1.ptx:7002) @%p9 bra BB14_311;
GPGPU-Sim PTX: 221 (potential) branch divergence @  PC=0x78c0 (_1.ptx:6482) @%p253 bra BB14_280;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7a28 (_1.ptx:6546) add.u64 %rl350, %SP, 336;
GPGPU-Sim PTX: 222 (potential) branch divergence @  PC=0x78d0 (_1.ptx:6485) bra.uni BB14_281;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7a28 (_1.ptx:6546) add.u64 %rl350, %SP, 336;
GPGPU-Sim PTX: 223 (potential) branch divergence @  PC=0x7a48 (_1.ptx:6551) @%p254 bra BB14_283;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7bb0 (_1.ptx:6630) mov.u32 %r1152, %r1154;
GPGPU-Sim PTX: 224 (potential) branch divergence @  PC=0x7a60 (_1.ptx:6555) bra.uni BB14_287;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7bb0 (_1.ptx:6630) mov.u32 %r1152, %r1154;
GPGPU-Sim PTX: 225 (potential) branch divergence @  PC=0x7b18 (_1.ptx:6592) @%p255 bra BB14_285;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b80 (_1.ptx:6621) add.ftz.f32 %f543, %f715, %f711;
GPGPU-Sim PTX: 226 (potential) branch divergence @  PC=0x7b40 (_1.ptx:6602) bra.uni BB14_286;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b80 (_1.ptx:6621) add.ftz.f32 %f543, %f715, %f711;
GPGPU-Sim PTX: 227 (potential) branch divergence @  PC=0x7bd8 (_1.ptx:6637) @%p259 bra BB14_289;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d58 (_1.ptx:6719) setp.ne.s32 %p262, %r1153, 1;
GPGPU-Sim PTX: 228 (potential) branch divergence @  PC=0x7be8 (_1.ptx:6640) bra.uni BB14_293;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d58 (_1.ptx:6719) setp.ne.s32 %p262, %r1153, 1;
GPGPU-Sim PTX: 229 (potential) branch divergence @  PC=0x7ca0 (_1.ptx:6674) @%p260 bra BB14_291;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d20 (_1.ptx:6706) add.ftz.f32 %f555, %f715, %f711;
GPGPU-Sim PTX: 230 (potential) branch divergence @  PC=0x7cd0 (_1.ptx:6685) bra.uni BB14_292;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d20 (_1.ptx:6706) add.ftz.f32 %f555, %f715, %f711;
GPGPU-Sim PTX: 231 (potential) branch divergence @  PC=0x7d70 (_1.ptx:6723) @%p264 bra BB14_295;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8210 (_1.ptx:6979) setp.gt.f64 %p279, %fd204, 0d0000000000000000;
GPGPU-Sim PTX: 232 (potential) branch divergence @  PC=0x7d80 (_1.ptx:6726) bra.uni BB14_306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8210 (_1.ptx:6979) setp.gt.f64 %p279, %fd204, 0d0000000000000000;
GPGPU-Sim PTX: 233 (potential) branch divergence @  PC=0x7dc8 (_1.ptx:6745) @%p267 bra BB14_297;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f90 (_1.ptx:6841) mul.f64 %fd1766, %fd1956, 0d408F400000000000;
GPGPU-Sim PTX: 234 (potential) branch divergence @  PC=0x7e00 (_1.ptx:6756) bra.uni BB14_300;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f90 (_1.ptx:6841) mul.f64 %fd1766, %fd1956, 0d408F400000000000;
GPGPU-Sim PTX: 235 (potential) branch divergence @  PC=0x7f08 (_1.ptx:6810) @%p270 bra BB14_299;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f90 (_1.ptx:6841) mul.f64 %fd1766, %fd1956, 0d408F400000000000;
GPGPU-Sim PTX: 236 (potential) branch divergence @  PC=0x7f70 (_1.ptx:6830) bra.uni BB14_300;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7f90 (_1.ptx:6841) mul.f64 %fd1766, %fd1956, 0d408F400000000000;
GPGPU-Sim PTX: 237 (potential) branch divergence @  PC=0x7fe0 (_1.ptx:6860) @%p274 bra BB14_302;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x81a8 (_1.ptx:6956) mul.f64 %fd1802, %fd1957, 0d3DCB0C48D03697E1;
GPGPU-Sim PTX: 238 (potential) branch divergence @  PC=0x8018 (_1.ptx:6871) bra.uni BB14_305;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x81a8 (_1.ptx:6956) mul.f64 %fd1802, %fd1957, 0d3DCB0C48D03697E1;
GPGPU-Sim PTX: 239 (potential) branch divergence @  PC=0x8120 (_1.ptx:6925) @%p277 bra BB14_304;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x81a8 (_1.ptx:6956) mul.f64 %fd1802, %fd1957, 0d3DCB0C48D03697E1;
GPGPU-Sim PTX: 240 (potential) branch divergence @  PC=0x8188 (_1.ptx:6945) bra.uni BB14_305;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x81a8 (_1.ptx:6956) mul.f64 %fd1802, %fd1957, 0d3DCB0C48D03697E1;
GPGPU-Sim PTX: 241 (potential) branch divergence @  PC=0x8218 (_1.ptx:6980) @%p279 bra BB14_308;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8270 (_1.ptx:7002) @%p9 bra BB14_311;
GPGPU-Sim PTX: 242 (potential) branch divergence @  PC=0x8228 (_1.ptx:6983) bra.uni BB14_309;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8270 (_1.ptx:7002) @%p9 bra BB14_311;
GPGPU-Sim PTX: 243 (potential) branch divergence @  PC=0x8270 (_1.ptx:7002) @%p9 bra BB14_311;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8310 (_1.ptx:7043) setp.gtu.f64 %p282, %fd1336, 0d407112665FFFFFF9;
GPGPU-Sim PTX: 244 (potential) branch divergence @  PC=0x8280 (_1.ptx:7005) bra.uni BB14_316;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8310 (_1.ptx:7043) setp.gtu.f64 %p282, %fd1336, 0d407112665FFFFFF9;
GPGPU-Sim PTX: 245 (potential) branch divergence @  PC=0x8290 (_1.ptx:7010) @%p280 bra BB14_313;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x82d8 (_1.ptx:7029) neg.ftz.f32 %f577, %f699;
GPGPU-Sim PTX: 246 (potential) branch divergence @  PC=0x82b0 (_1.ptx:7015) @%p281 bra BB14_314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x82d8 (_1.ptx:7029) neg.ftz.f32 %f577, %f699;
GPGPU-Sim PTX: 247 (potential) branch divergence @  PC=0x82c0 (_1.ptx:7019) bra.uni BB14_315;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x82d8 (_1.ptx:7029) neg.ftz.f32 %f577, %f699;
GPGPU-Sim PTX: 248 (potential) branch divergence @  PC=0x8348 (_1.ptx:7055) @%p282 bra BB14_326;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x87a0 (_1.ptx:7299) cvt.rn.ftz.f32.f64 %f234, %fd1960;
GPGPU-Sim PTX: 249 (potential) branch divergence @  PC=0x8350 (_1.ptx:7057) @%p13 bra BB14_318;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8380 (_1.ptx:7072) max.f64 %fd1823, %fd1546, %fd204;
GPGPU-Sim PTX: 250 (potential) branch divergence @  PC=0x8358 (_1.ptx:7058) bra.uni BB14_319;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8380 (_1.ptx:7072) max.f64 %fd1823, %fd1546, %fd204;
GPGPU-Sim PTX: 251 (potential) branch divergence @  PC=0x83b8 (_1.ptx:7082) @%p283 bra BB14_320;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x83f0 (_1.ptx:7099) max.f64 %fd1826, %fd1546, %fd1244;
GPGPU-Sim PTX: 252 (potential) branch divergence @  PC=0x83c0 (_1.ptx:7083) bra.uni BB14_321;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x83f0 (_1.ptx:7099) max.f64 %fd1826, %fd1546, %fd1244;
GPGPU-Sim PTX: 253 (potential) branch divergence @  PC=0x8420 (_1.ptx:7108) @%p284 bra BB14_322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8450 (_1.ptx:7123) max.f64 %fd1829, %fd1546, %fd1288;
GPGPU-Sim PTX: 254 (potential) branch divergence @  PC=0x8428 (_1.ptx:7109) bra.uni BB14_323;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8450 (_1.ptx:7123) max.f64 %fd1829, %fd1546, %fd1288;
GPGPU-Sim PTX: 255 (potential) branch divergence @  PC=0x8488 (_1.ptx:7133) @%p285 bra BB14_324;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x84c0 (_1.ptx:7150) add.ftz.f32 %f594, %f715, %f712;
GPGPU-Sim PTX: 256 (potential) branch divergence @  PC=0x8490 (_1.ptx:7134) bra.uni BB14_325;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x84c0 (_1.ptx:7150) add.ftz.f32 %f594, %f715, %f712;
GPGPU-Sim PTX: 257 (potential) branch divergence @  PC=0x8608 (_1.ptx:7203) bra.uni BB14_333;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x87a0 (_1.ptx:7299) cvt.rn.ftz.f32.f64 %f234, %fd1960;
GPGPU-Sim PTX: 258 (potential) branch divergence @  PC=0x8610 (_1.ptx:7206) @%p13 bra BB14_327;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8640 (_1.ptx:7221) max.f64 %fd1845, %fd1546, %fd1244;
GPGPU-Sim PTX: 259 (potential) branch divergence @  PC=0x8618 (_1.ptx:7207) bra.uni BB14_328;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8640 (_1.ptx:7221) max.f64 %fd1845, %fd1546, %fd1244;
GPGPU-Sim PTX: 260 (potential) branch divergence @  PC=0x8680 (_1.ptx:7232) @%p286 bra BB14_329;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x86b8 (_1.ptx:7248) mov.f64 %fd1847, 0d3E112E0BE826D695;
GPGPU-Sim PTX: 261 (potential) branch divergence @  PC=0x8688 (_1.ptx:7233) bra.uni BB14_330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x86b8 (_1.ptx:7248) mov.f64 %fd1847, 0d3E112E0BE826D695;
GPGPU-Sim PTX: 262 (potential) branch divergence @  PC=0x86e8 (_1.ptx:7258) @%p287 bra BB14_331;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8708 (_1.ptx:7269) add.ftz.f32 %f624, %f716, %f717;
GPGPU-Sim PTX: 263 (potential) branch divergence @  PC=0x86f0 (_1.ptx:7259) bra.uni BB14_332;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8708 (_1.ptx:7269) add.ftz.f32 %f624, %f716, %f717;
GPGPU-Sim PTX: 264 (potential) branch divergence @  PC=0x8858 (_1.ptx:7335) @%p290 bra BB14_335;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8a10 (_1.ptx:7429) mul.f64 %fd1891, %fd238, %fd1961;
GPGPU-Sim PTX: 265 (potential) branch divergence @  PC=0x8890 (_1.ptx:7346) bra.uni BB14_338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8a10 (_1.ptx:7429) mul.f64 %fd1891, %fd238, %fd1961;
GPGPU-Sim PTX: 266 (potential) branch divergence @  PC=0x8998 (_1.ptx:7400) @%p293 bra BB14_337;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8a10 (_1.ptx:7429) mul.f64 %fd1891, %fd238, %fd1961;
GPGPU-Sim PTX: 267 (potential) branch divergence @  PC=0x89f8 (_1.ptx:7419) bra.uni BB14_338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8a10 (_1.ptx:7429) mul.f64 %fd1891, %fd238, %fd1961;
GPGPU-Sim PTX: 268 (potential) branch divergence @  PC=0x8b40 (_1.ptx:7489) @%p295 bra BB14_341;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8b80 (_1.ptx:7506) neg.f32 %f652, %f723;
GPGPU-Sim PTX: 269 (potential) branch divergence @  PC=0x8b58 (_1.ptx:7493) @%p296 bra BB14_340;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8b80 (_1.ptx:7506) neg.f32 %f652, %f723;
GPGPU-Sim PTX: 270 (potential) branch divergence @  PC=0x8b60 (_1.ptx:7494) bra.uni BB14_341;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8b80 (_1.ptx:7506) neg.f32 %f652, %f723;
GPGPU-Sim PTX: 271 (potential) branch divergence @  PC=0x8c50 (_1.ptx:7549) @%p299 bra BB14_175;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8c58 (_1.ptx:7553) add.s32 %r1131, %r1131, 1;
GPGPU-Sim PTX: 272 (potential) branch divergence @  PC=0x8c68 (_1.ptx:7556) @%p300 bra BB14_64;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8c70 (_1.ptx:7559) ld.param.u32 %r1083, [_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii_param_33];
GPGPU-Sim PTX: 273 (potential) branch divergence @  PC=0x8c98 (_1.ptx:7565) @%p301 bra BB14_346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8dd0 (_1.ptx:7621) ret;
GPGPU-Sim PTX: 274 (potential) branch divergence @  PC=0x8dc8 (_1.ptx:7617) @%p302 bra BB14_345;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8dd0 (_1.ptx:7621) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_4.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_etIaja"
Running: cat _ptx_etIaja | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_wGf3WY
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_wGf3WY --output-file  /dev/null 2> _ptx_etIajainfo"
GPGPU-Sim PTX: Kernel '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii' : regs=63, lmem=0, smem=0, cmem=416
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_etIaja _ptx2_wGf3WY _ptx_etIajainfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=wsm5.f.cu
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Network latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Flit latency average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Fragmentation average = -nan (1 samples)
	minimum = nan (1 samples)
	maximum = -nan (1 samples)
Injected packet rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Accepted packet rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Injected flit rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Accepted flit rate average = -nan (1 samples)
	minimum = -nan (1 samples)
	maximum = -nan (1 samples)
Injected packet size average = -nan (1 samples)
Accepted packet size average = -nan (1 samples)
Hops average = -nan (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Network latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Flit latency average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Fragmentation average = -nan (2 samples)
	minimum = nan (2 samples)
	maximum = -nan (2 samples)
Injected packet rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Accepted packet rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Injected flit rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Accepted flit rate average = -nan (2 samples)
	minimum = -nan (2 samples)
	maximum = -nan (2 samples)
Injected packet size average = -nan (2 samples)
Accepted packet size average = -nan (2 samples)
Hops average = -nan (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Network latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Flit latency average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Fragmentation average = -nan (3 samples)
	minimum = nan (3 samples)
	maximum = -nan (3 samples)
Injected packet rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Accepted packet rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Injected flit rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Accepted flit rate average = -nan (3 samples)
	minimum = -nan (3 samples)
	maximum = -nan (3 samples)
Injected packet size average = -nan (3 samples)
Accepted packet size average = -nan (3 samples)
Hops average = -nan (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Network latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Flit latency average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Fragmentation average = -nan (4 samples)
	minimum = nan (4 samples)
	maximum = -nan (4 samples)
Injected packet rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Accepted packet rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Injected flit rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Accepted flit rate average = -nan (4 samples)
	minimum = -nan (4 samples)
	maximum = -nan (4 samples)
Injected packet size average = -nan (4 samples)
Accepted packet size average = -nan (4 samples)
Hops average = -nan (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Network latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Flit latency average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Fragmentation average = -nan (5 samples)
	minimum = nan (5 samples)
	maximum = -nan (5 samples)
Injected packet rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Accepted packet rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Injected flit rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Accepted flit rate average = -nan (5 samples)
	minimum = -nan (5 samples)
	maximum = -nan (5 samples)
Injected packet size average = -nan (5 samples)
Accepted packet size average = -nan (5 samples)
Hops average = -nan (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Network latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Flit latency average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Fragmentation average = -nan (6 samples)
	minimum = nan (6 samples)
	maximum = -nan (6 samples)
Injected packet rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Accepted packet rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Injected flit rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Accepted flit rate average = -nan (6 samples)
	minimum = -nan (6 samples)
	maximum = -nan (6 samples)
Injected packet size average = -nan (6 samples)
Accepted packet size average = -nan (6 samples)
Hops average = -nan (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Network latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Flit latency average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Fragmentation average = -nan (7 samples)
	minimum = nan (7 samples)
	maximum = -nan (7 samples)
Injected packet rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Accepted packet rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Injected flit rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Accepted flit rate average = -nan (7 samples)
	minimum = -nan (7 samples)
	maximum = -nan (7 samples)
Injected packet size average = -nan (7 samples)
Accepted packet size average = -nan (7 samples)
Hops average = -nan (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Network latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Flit latency average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Fragmentation average = -nan (8 samples)
	minimum = nan (8 samples)
	maximum = -nan (8 samples)
Injected packet rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Accepted packet rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Injected flit rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Accepted flit rate average = -nan (8 samples)
	minimum = -nan (8 samples)
	maximum = -nan (8 samples)
Injected packet size average = -nan (8 samples)
Accepted packet size average = -nan (8 samples)
Hops average = -nan (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Network latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Flit latency average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Fragmentation average = -nan (9 samples)
	minimum = nan (9 samples)
	maximum = -nan (9 samples)
Injected packet rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Accepted packet rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Injected flit rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Accepted flit rate average = -nan (9 samples)
	minimum = -nan (9 samples)
	maximum = -nan (9 samples)
Injected packet size average = -nan (9 samples)
Accepted packet size average = -nan (9 samples)
Hops average = -nan (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Network latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Flit latency average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Fragmentation average = -nan (10 samples)
	minimum = nan (10 samples)
	maximum = -nan (10 samples)
Injected packet rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Accepted packet rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Injected flit rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Accepted flit rate average = -nan (10 samples)
	minimum = -nan (10 samples)
	maximum = -nan (10 samples)
Injected packet size average = -nan (10 samples)
Accepted packet size average = -nan (10 samples)
Hops average = -nan (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Network latency average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Flit latency average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Fragmentation average = -nan (11 samples)
	minimum = nan (11 samples)
	maximum = -nan (11 samples)
Injected packet rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Accepted packet rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Injected flit rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Accepted flit rate average = -nan (11 samples)
	minimum = -nan (11 samples)
	maximum = -nan (11 samples)
Injected packet size average = -nan (11 samples)
Accepted packet size average = -nan (11 samples)
Hops average = -nan (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Network latency average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Flit latency average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Fragmentation average = -nan (12 samples)
	minimum = nan (12 samples)
	maximum = -nan (12 samples)
Injected packet rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Accepted packet rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Injected flit rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Accepted flit rate average = -nan (12 samples)
	minimum = -nan (12 samples)
	maximum = -nan (12 samples)
Injected packet size average = -nan (12 samples)
Accepted packet size average = -nan (12 samples)
Hops average = -nan (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Network latency average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Flit latency average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Fragmentation average = -nan (13 samples)
	minimum = nan (13 samples)
	maximum = -nan (13 samples)
Injected packet rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Accepted packet rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Injected flit rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Accepted flit rate average = -nan (13 samples)
	minimum = -nan (13 samples)
	maximum = -nan (13 samples)
Injected packet size average = -nan (13 samples)
Accepted packet size average = -nan (13 samples)
Hops average = -nan (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Network latency average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Flit latency average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Fragmentation average = -nan (14 samples)
	minimum = nan (14 samples)
	maximum = -nan (14 samples)
Injected packet rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Accepted packet rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Injected flit rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Accepted flit rate average = -nan (14 samples)
	minimum = -nan (14 samples)
	maximum = -nan (14 samples)
Injected packet size average = -nan (14 samples)
Accepted packet size average = -nan (14 samples)
Hops average = -nan (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Network latency average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Flit latency average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Fragmentation average = -nan (15 samples)
	minimum = nan (15 samples)
	maximum = -nan (15 samples)
Injected packet rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Accepted packet rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Injected flit rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Accepted flit rate average = -nan (15 samples)
	minimum = -nan (15 samples)
	maximum = -nan (15 samples)
Injected packet size average = -nan (15 samples)
Accepted packet size average = -nan (15 samples)
Hops average = -nan (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Network latency average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Flit latency average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Fragmentation average = -nan (16 samples)
	minimum = nan (16 samples)
	maximum = -nan (16 samples)
Injected packet rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Accepted packet rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Injected flit rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Accepted flit rate average = -nan (16 samples)
	minimum = -nan (16 samples)
	maximum = -nan (16 samples)
Injected packet size average = -nan (16 samples)
Accepted packet size average = -nan (16 samples)
Hops average = -nan (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------

GPGPU-Sim PTX: cudaLaunch for 0x0x41b110 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii' to stream 0, gridDim= (9,8,1) blockDim = (8,8,1) 
kernel_name = 
kernel_launch_uid = 
gpu_sim_cycle = 0
gpu_sim_insn = 0
gpu_ipc =         -nan
gpu_tot_sim_cycle = 0
gpu_tot_sim_insn = 0
gpu_tot_ipc =         -nan
gpu_tot_issued_cta = 0
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=0
RFC_cache:
	RFC_total_cache_accesses = 0
	RFC_total_cache_misses = 0
	RFC_total_cache_pending_hits = 0
	RFC_total_cache_reservation_fails = 0

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 0
gpgpu_n_tot_w_icount = 0
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 0
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 0
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:0	W0_Scoreboard:0	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
maxmrqlatency = 0 
maxdqlatency = 0 
maxmflatency = 0 
max_icnt2mem_latency = 0 
max_icnt2sh_latency = 0 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 0/0 = -nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=0 n_nop=0 n_act=0 n_pre=0 n_req=0 n_rd=0 n_write=0 bw_util=-nan
n_activity=0 dram_eff=-nan
bk0: 0a 0i bk1: 0a 0i bk2: 0a 0i bk3: 0a 0i bk4: 0a 0i bk5: 0a 0i bk6: 0a 0i bk7: 0a 0i bk8: 0a 0i bk9: 0a 0i bk10: 0a 0i bk11: 0a 0i bk12: 0a 0i bk13: 0a 0i bk14: 0a 0i bk15: 0a 0i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=-nan

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 0
L2_total_cache_misses = 0
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=0
icnt_total_pkts_simt_to_mem=0
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = -nan
	minimum = nan
	maximum = -nan
Network latency average = -nan
	minimum = nan
	maximum = -nan
Slowest packet = -1
Flit latency average = -nan
	minimum = nan
	maximum = -nan
Slowest flit = -1
Fragmentation average = -nan
	minimum = nan
	maximum = -nan
Injected packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted packet rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected flit rate average = -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Accepted flit rate average= -nan
	minimum = -nan (at node 0)
	maximum = -nan (at node 0)
Injected packet length average = -nan
Accepted packet length average = -nan
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = -nan (17 samples)
	minimum = nan (17 samples)
	maximum = -nan (17 samples)
Network latency average = -nan (17 samples)
	minimum = nan (17 samples)
	maximum = -nan (17 samples)
Flit latency average = -nan (17 samples)
	minimum = nan (17 samples)
	maximum = -nan (17 samples)
Fragmentation average = -nan (17 samples)
	minimum = nan (17 samples)
	maximum = -nan (17 samples)
Injected packet rate average = -nan (17 samples)
	minimum = -nan (17 samples)
	maximum = -nan (17 samples)
Accepted packet rate average = -nan (17 samples)
	minimum = -nan (17 samples)
	maximum = -nan (17 samples)
Injected flit rate average = -nan (17 samples)
	minimum = -nan (17 samples)
	maximum = -nan (17 samples)
Accepted flit rate average = -nan (17 samples)
	minimum = -nan (17 samples)
	maximum = -nan (17 samples)
Injected packet size average = -nan (17 samples)
Accepted packet size average = -nan (17 samples)
Hops average = -nan (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: CTA/core = 8, limited by: regs cta_limit
GPGPU-Sim uArch: core:  1, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  2, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  3, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  4, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  5, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  6, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  7, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  8, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  9, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core: 10, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core: 11, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core: 12, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core: 13, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core: 14, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z8wsm5_gpuPfS_S_S_S_S_S_S_S_S_S_S_S_S_S_fS_iiiiiiiiiiiiiiiiii'
GPGPU-Sim uArch: core:  0, cta: 0, start_tid:   0, end_tid:  64, initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1, start_tid:  64, end_tid: 128, initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2, start_tid: 128, end_tid: 192, initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3, start_tid: 192, end_tid: 256, initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4, start_tid: 256, end_tid: 320, initialized @(5,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 4608 (ipc= 9.2) sim_rate=1536 (inst/sec) elapsed = 0:0:00:03 / Sat Apr 14 11:22:56 2018
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(2,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 127068 (ipc=127.1) sim_rate=31767 (inst/sec) elapsed = 0:0:00:04 / Sat Apr 14 11:22:57 2018
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(7,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 261296 (ipc=130.6) sim_rate=52259 (inst/sec) elapsed = 0:0:00:05 / Sat Apr 14 11:22:58 2018
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(4,6,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 3000  inst.: 297350 (ipc=99.1) sim_rate=49558 (inst/sec) elapsed = 0:0:00:06 / Sat Apr 14 11:22:59 2018
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 316250 (ipc=79.1) sim_rate=45178 (inst/sec) elapsed = 0:0:00:07 / Sat Apr 14 11:23:00 2018
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(1,3,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 398828 (ipc=79.8) sim_rate=49853 (inst/sec) elapsed = 0:0:00:08 / Sat Apr 14 11:23:01 2018
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(7,3,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 543968 (ipc=98.9) sim_rate=60440 (inst/sec) elapsed = 0:0:00:09 / Sat Apr 14 11:23:02 2018
GPGPU-Sim uArch: cycles simulated: 6000  inst.: 572828 (ipc=95.5) sim_rate=57282 (inst/sec) elapsed = 0:0:00:10 / Sat Apr 14 11:23:03 2018
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(3,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 6500  inst.: 587272 (ipc=90.3) sim_rate=53388 (inst/sec) elapsed = 0:0:00:11 / Sat Apr 14 11:23:04 2018
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 617040 (ipc=88.1) sim_rate=51420 (inst/sec) elapsed = 0:0:00:12 / Sat Apr 14 11:23:05 2018
GPGPU-Sim uArch: cycles simulated: 7500  inst.: 642654 (ipc=85.7) sim_rate=49434 (inst/sec) elapsed = 0:0:00:13 / Sat Apr 14 11:23:06 2018
GPGPU-Sim uArch: cycles simulated: 8000  inst.: 672008 (ipc=84.0) sim_rate=48000 (inst/sec) elapsed = 0:0:00:14 / Sat Apr 14 11:23:07 2018
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(7,1,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 8500  inst.: 699204 (ipc=82.3) sim_rate=46613 (inst/sec) elapsed = 0:0:00:15 / Sat Apr 14 11:23:08 2018
GPGPU-Sim uArch: cycles simulated: 9000  inst.: 725894 (ipc=80.7) sim_rate=45368 (inst/sec) elapsed = 0:0:00:16 / Sat Apr 14 11:23:09 2018
GPGPU-Sim uArch: cycles simulated: 9500  inst.: 755418 (ipc=79.5) sim_rate=44436 (inst/sec) elapsed = 0:0:00:17 / Sat Apr 14 11:23:10 2018
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(7,1,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 10000  inst.: 785348 (ipc=78.5) sim_rate=41334 (inst/sec) elapsed = 0:0:00:19 / Sat Apr 14 11:23:12 2018
GPGPU-Sim uArch: cycles simulated: 10500  inst.: 811162 (ipc=77.3) sim_rate=40558 (inst/sec) elapsed = 0:0:00:20 / Sat Apr 14 11:23:13 2018
GPGPU-Sim uArch: cycles simulated: 11000  inst.: 837588 (ipc=76.1) sim_rate=39885 (inst/sec) elapsed = 0:0:00:21 / Sat Apr 14 11:23:14 2018
GPGPU-Sim uArch: cycles simulated: 11500  inst.: 866200 (ipc=75.3) sim_rate=39372 (inst/sec) elapsed = 0:0:00:22 / Sat Apr 14 11:23:15 2018
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(4,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 12000  inst.: 899846 (ipc=75.0) sim_rate=39123 (inst/sec) elapsed = 0:0:00:23 / Sat Apr 14 11:23:16 2018
GPGPU-Sim uArch: cycles simulated: 12500  inst.: 930348 (ipc=74.4) sim_rate=38764 (inst/sec) elapsed = 0:0:00:24 / Sat Apr 14 11:23:17 2018
GPGPU-Sim uArch: cycles simulated: 13000  inst.: 959492 (ipc=73.8) sim_rate=36903 (inst/sec) elapsed = 0:0:00:26 / Sat Apr 14 11:23:19 2018
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(2,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 13500  inst.: 992868 (ipc=73.5) sim_rate=36772 (inst/sec) elapsed = 0:0:00:27 / Sat Apr 14 11:23:20 2018
GPGPU-Sim uArch: cycles simulated: 14000  inst.: 1023462 (ipc=73.1) sim_rate=36552 (inst/sec) elapsed = 0:0:00:28 / Sat Apr 14 11:23:21 2018
GPGPU-Sim uArch: cycles simulated: 14500  inst.: 1053876 (ipc=72.7) sim_rate=36340 (inst/sec) elapsed = 0:0:00:29 / Sat Apr 14 11:23:22 2018
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(5,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 15000  inst.: 1089016 (ipc=72.6) sim_rate=35129 (inst/sec) elapsed = 0:0:00:31 / Sat Apr 14 11:23:24 2018
GPGPU-Sim uArch: cycles simulated: 15500  inst.: 1119896 (ipc=72.3) sim_rate=34996 (inst/sec) elapsed = 0:0:00:32 / Sat Apr 14 11:23:25 2018
GPGPU-Sim uArch: cycles simulated: 16000  inst.: 1154342 (ipc=72.1) sim_rate=34980 (inst/sec) elapsed = 0:0:00:33 / Sat Apr 14 11:23:26 2018
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(5,4,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 16500  inst.: 1186822 (ipc=71.9) sim_rate=33909 (inst/sec) elapsed = 0:0:00:35 / Sat Apr 14 11:23:28 2018
GPGPU-Sim uArch: cycles simulated: 17000  inst.: 1219456 (ipc=71.7) sim_rate=33873 (inst/sec) elapsed = 0:0:00:36 / Sat Apr 14 11:23:29 2018
GPGPU-Sim uArch: cycles simulated: 17500  inst.: 1253134 (ipc=71.6) sim_rate=32977 (inst/sec) elapsed = 0:0:00:38 / Sat Apr 14 11:23:31 2018
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(1,3,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 18000  inst.: 1285878 (ipc=71.4) sim_rate=32971 (inst/sec) elapsed = 0:0:00:39 / Sat Apr 14 11:23:32 2018
GPGPU-Sim uArch: cycles simulated: 18500  inst.: 1321668 (ipc=71.4) sim_rate=33041 (inst/sec) elapsed = 0:0:00:40 / Sat Apr 14 11:23:33 2018
GPGPU-Sim uArch: cycles simulated: 19000  inst.: 1354490 (ipc=71.3) sim_rate=32249 (inst/sec) elapsed = 0:0:00:42 / Sat Apr 14 11:23:35 2018
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(8,5,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 19500  inst.: 1385624 (ipc=71.1) sim_rate=32223 (inst/sec) elapsed = 0:0:00:43 / Sat Apr 14 11:23:36 2018
GPGPU-Sim uArch: cycles simulated: 20000  inst.: 1420454 (ipc=71.0) sim_rate=31565 (inst/sec) elapsed = 0:0:00:45 / Sat Apr 14 11:23:38 2018
GPGPU-Sim uArch: cycles simulated: 20500  inst.: 1454676 (ipc=71.0) sim_rate=31623 (inst/sec) elapsed = 0:0:00:46 / Sat Apr 14 11:23:39 2018
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(5,4,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 21000  inst.: 1490312 (ipc=71.0) sim_rate=31048 (inst/sec) elapsed = 0:0:00:48 / Sat Apr 14 11:23:41 2018
GPGPU-Sim uArch: cycles simulated: 21500  inst.: 1526632 (ipc=71.0) sim_rate=31155 (inst/sec) elapsed = 0:0:00:49 / Sat Apr 14 11:23:42 2018
GPGPU-Sim uArch: cycles simulated: 22000  inst.: 1562022 (ipc=71.0) sim_rate=30627 (inst/sec) elapsed = 0:0:00:51 / Sat Apr 14 11:23:44 2018
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(0,0,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 22500  inst.: 1594012 (ipc=70.8) sim_rate=30075 (inst/sec) elapsed = 0:0:00:53 / Sat Apr 14 11:23:46 2018
GPGPU-Sim uArch: cycles simulated: 23000  inst.: 1629372 (ipc=70.8) sim_rate=30173 (inst/sec) elapsed = 0:0:00:54 / Sat Apr 14 11:23:47 2018
GPGPU-Sim uArch: cycles simulated: 23500  inst.: 1660346 (ipc=70.7) sim_rate=29649 (inst/sec) elapsed = 0:0:00:56 / Sat Apr 14 11:23:49 2018
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(3,2,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 24000  inst.: 1694452 (ipc=70.6) sim_rate=29214 (inst/sec) elapsed = 0:0:00:58 / Sat Apr 14 11:23:51 2018
GPGPU-Sim uArch: cycles simulated: 24500  inst.: 1726600 (ipc=70.5) sim_rate=29264 (inst/sec) elapsed = 0:0:00:59 / Sat Apr 14 11:23:52 2018
GPGPU-Sim uArch: cycles simulated: 25000  inst.: 1759392 (ipc=70.4) sim_rate=28842 (inst/sec) elapsed = 0:0:01:01 / Sat Apr 14 11:23:54 2018
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(2,6,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 25500  inst.: 1795738 (ipc=70.4) sim_rate=28503 (inst/sec) elapsed = 0:0:01:03 / Sat Apr 14 11:23:56 2018
GPGPU-Sim uArch: cycles simulated: 26000  inst.: 1827136 (ipc=70.3) sim_rate=28109 (inst/sec) elapsed = 0:0:01:05 / Sat Apr 14 11:23:58 2018
GPGPU-Sim uArch: cycles simulated: 26500  inst.: 1859000 (ipc=70.2) sim_rate=28166 (inst/sec) elapsed = 0:0:01:06 / Sat Apr 14 11:23:59 2018
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(1,0,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 27000  inst.: 1894454 (ipc=70.2) sim_rate=27859 (inst/sec) elapsed = 0:0:01:08 / Sat Apr 14 11:24:01 2018
GPGPU-Sim uArch: cycles simulated: 27500  inst.: 1924272 (ipc=70.0) sim_rate=27489 (inst/sec) elapsed = 0:0:01:10 / Sat Apr 14 11:24:03 2018
GPGPU-Sim uArch: cycles simulated: 28000  inst.: 1954784 (ipc=69.8) sim_rate=27149 (inst/sec) elapsed = 0:0:01:12 / Sat Apr 14 11:24:05 2018
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(0,4,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 28500  inst.: 1989468 (ipc=69.8) sim_rate=27252 (inst/sec) elapsed = 0:0:01:13 / Sat Apr 14 11:24:06 2018
GPGPU-Sim uArch: cycles simulated: 29000  inst.: 2024892 (ipc=69.8) sim_rate=26998 (inst/sec) elapsed = 0:0:01:15 / Sat Apr 14 11:24:08 2018
GPGPU-Sim uArch: cycles simulated: 29500  inst.: 2059770 (ipc=69.8) sim_rate=26750 (inst/sec) elapsed = 0:0:01:17 / Sat Apr 14 11:24:10 2018
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(4,0,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 30000  inst.: 2092332 (ipc=69.7) sim_rate=26485 (inst/sec) elapsed = 0:0:01:19 / Sat Apr 14 11:24:12 2018
GPGPU-Sim uArch: cycles simulated: 30500  inst.: 2131912 (ipc=69.9) sim_rate=26319 (inst/sec) elapsed = 0:0:01:21 / Sat Apr 14 11:24:14 2018
GPGPU-Sim uArch: cycles simulated: 31000  inst.: 2165428 (ipc=69.9) sim_rate=26089 (inst/sec) elapsed = 0:0:01:23 / Sat Apr 14 11:24:16 2018
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(7,1,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 31500  inst.: 2197022 (ipc=69.7) sim_rate=25847 (inst/sec) elapsed = 0:0:01:25 / Sat Apr 14 11:24:18 2018
GPGPU-Sim uArch: cycles simulated: 32000  inst.: 2232472 (ipc=69.8) sim_rate=25660 (inst/sec) elapsed = 0:0:01:27 / Sat Apr 14 11:24:20 2018
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(3,2,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 32500  inst.: 2274370 (ipc=70.0) sim_rate=25554 (inst/sec) elapsed = 0:0:01:29 / Sat Apr 14 11:24:22 2018
GPGPU-Sim uArch: cycles simulated: 33000  inst.: 2313403 (ipc=70.1) sim_rate=25422 (inst/sec) elapsed = 0:0:01:31 / Sat Apr 14 11:24:24 2018
GPGPU-Sim uArch: cycles simulated: 33500  inst.: 2346328 (ipc=70.0) sim_rate=25229 (inst/sec) elapsed = 0:0:01:33 / Sat Apr 14 11:24:26 2018
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(1,4,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 34000  inst.: 2377203 (ipc=69.9) sim_rate=25023 (inst/sec) elapsed = 0:0:01:35 / Sat Apr 14 11:24:28 2018
GPGPU-Sim uArch: cycles simulated: 34500  inst.: 2401119 (ipc=69.6) sim_rate=24753 (inst/sec) elapsed = 0:0:01:37 / Sat Apr 14 11:24:30 2018
GPGPU-Sim uArch: cycles simulated: 35000  inst.: 2423471 (ipc=69.2) sim_rate=24479 (inst/sec) elapsed = 0:0:01:39 / Sat Apr 14 11:24:32 2018
GPGPU-Sim uArch: cycles simulated: 35500  inst.: 2459527 (ipc=69.3) sim_rate=24351 (inst/sec) elapsed = 0:0:01:41 / Sat Apr 14 11:24:34 2018
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(7,5,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 36000  inst.: 2491776 (ipc=69.2) sim_rate=24192 (inst/sec) elapsed = 0:0:01:43 / Sat Apr 14 11:24:36 2018
GPGPU-Sim uArch: cycles simulated: 36500  inst.: 2513493 (ipc=68.9) sim_rate=23938 (inst/sec) elapsed = 0:0:01:45 / Sat Apr 14 11:24:38 2018
GPGPU-Sim uArch: cycles simulated: 37000  inst.: 2537315 (ipc=68.6) sim_rate=23493 (inst/sec) elapsed = 0:0:01:48 / Sat Apr 14 11:24:41 2018
GPGPU-Sim uArch: cycles simulated: 37500  inst.: 2558453 (ipc=68.2) sim_rate=23258 (inst/sec) elapsed = 0:0:01:50 / Sat Apr 14 11:24:43 2018
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(0,7,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 38000  inst.: 2586726 (ipc=68.1) sim_rate=23095 (inst/sec) elapsed = 0:0:01:52 / Sat Apr 14 11:24:45 2018
GPGPU-Sim uArch: cycles simulated: 38500  inst.: 2609965 (ipc=67.8) sim_rate=22894 (inst/sec) elapsed = 0:0:01:54 / Sat Apr 14 11:24:47 2018
GPGPU-Sim uArch: cycles simulated: 39000  inst.: 2638586 (ipc=67.7) sim_rate=22552 (inst/sec) elapsed = 0:0:01:57 / Sat Apr 14 11:24:50 2018
GPGPU-Sim uArch: cycles simulated: 39500  inst.: 2658636 (ipc=67.3) sim_rate=22341 (inst/sec) elapsed = 0:0:01:59 / Sat Apr 14 11:24:52 2018
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(2,2,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 40000  inst.: 2677171 (ipc=66.9) sim_rate=22125 (inst/sec) elapsed = 0:0:02:01 / Sat Apr 14 11:24:54 2018
GPGPU-Sim uArch: cycles simulated: 40500  inst.: 2697676 (ipc=66.6) sim_rate=21755 (inst/sec) elapsed = 0:0:02:04 / Sat Apr 14 11:24:57 2018
GPGPU-Sim uArch: cycles simulated: 41000  inst.: 2722466 (ipc=66.4) sim_rate=21606 (inst/sec) elapsed = 0:0:02:06 / Sat Apr 14 11:24:59 2018
GPGPU-Sim uArch: cycles simulated: 41500  inst.: 2745749 (ipc=66.2) sim_rate=21451 (inst/sec) elapsed = 0:0:02:08 / Sat Apr 14 11:25:01 2018
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(8,3,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 42000  inst.: 2769778 (ipc=65.9) sim_rate=21305 (inst/sec) elapsed = 0:0:02:10 / Sat Apr 14 11:25:03 2018
GPGPU-Sim uArch: cycles simulated: 42500  inst.: 2791889 (ipc=65.7) sim_rate=20991 (inst/sec) elapsed = 0:0:02:13 / Sat Apr 14 11:25:06 2018
GPGPU-Sim uArch: cycles simulated: 43000  inst.: 2810853 (ipc=65.4) sim_rate=20821 (inst/sec) elapsed = 0:0:02:15 / Sat Apr 14 11:25:08 2018
GPGPU-Sim uArch: cycles simulated: 43500  inst.: 2832639 (ipc=65.1) sim_rate=20676 (inst/sec) elapsed = 0:0:02:17 / Sat Apr 14 11:25:10 2018
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(3,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 44000  inst.: 2854759 (ipc=64.9) sim_rate=20391 (inst/sec) elapsed = 0:0:02:20 / Sat Apr 14 11:25:13 2018
GPGPU-Sim uArch: cycles simulated: 44500  inst.: 2876434 (ipc=64.6) sim_rate=20256 (inst/sec) elapsed = 0:0:02:22 / Sat Apr 14 11:25:15 2018
GPGPU-Sim uArch: cycles simulated: 45000  inst.: 2900341 (ipc=64.5) sim_rate=20002 (inst/sec) elapsed = 0:0:02:25 / Sat Apr 14 11:25:18 2018
GPGPU-Sim uArch: cycles simulated: 45500  inst.: 2920841 (ipc=64.2) sim_rate=19869 (inst/sec) elapsed = 0:0:02:27 / Sat Apr 14 11:25:20 2018
GPGPU-Sim uArch: cycles simulated: 46000  inst.: 2939879 (ipc=63.9) sim_rate=19730 (inst/sec) elapsed = 0:0:02:29 / Sat Apr 14 11:25:22 2018
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(3,7,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 46500  inst.: 2962447 (ipc=63.7) sim_rate=19489 (inst/sec) elapsed = 0:0:02:32 / Sat Apr 14 11:25:25 2018
GPGPU-Sim uArch: cycles simulated: 47000  inst.: 2987183 (ipc=63.6) sim_rate=19272 (inst/sec) elapsed = 0:0:02:35 / Sat Apr 14 11:25:28 2018
GPGPU-Sim uArch: cycles simulated: 47500  inst.: 3009573 (ipc=63.4) sim_rate=19169 (inst/sec) elapsed = 0:0:02:37 / Sat Apr 14 11:25:30 2018
GPGPU-Sim uArch: cycles simulated: 48000  inst.: 3030923 (ipc=63.1) sim_rate=18943 (inst/sec) elapsed = 0:0:02:40 / Sat Apr 14 11:25:33 2018
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(1,2,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 48500  inst.: 3053066 (ipc=62.9) sim_rate=18846 (inst/sec) elapsed = 0:0:02:42 / Sat Apr 14 11:25:35 2018
GPGPU-Sim uArch: cycles simulated: 49000  inst.: 3071927 (ipc=62.7) sim_rate=18617 (inst/sec) elapsed = 0:0:02:45 / Sat Apr 14 11:25:38 2018
GPGPU-Sim uArch: cycles simulated: 49500  inst.: 3093666 (ipc=62.5) sim_rate=18524 (inst/sec) elapsed = 0:0:02:47 / Sat Apr 14 11:25:40 2018
GPGPU-Sim uArch: cycles simulated: 50000  inst.: 3115639 (ipc=62.3) sim_rate=18327 (inst/sec) elapsed = 0:0:02:50 / Sat Apr 14 11:25:43 2018
GPGPU-Sim uArch: cycles simulated: 50500  inst.: 3138251 (ipc=62.1) sim_rate=18245 (inst/sec) elapsed = 0:0:02:52 / Sat Apr 14 11:25:45 2018
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(0,2,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 51000  inst.: 3160463 (ipc=62.0) sim_rate=18059 (inst/sec) elapsed = 0:0:02:55 / Sat Apr 14 11:25:48 2018
GPGPU-Sim uArch: cycles simulated: 51500  inst.: 3184757 (ipc=61.8) sim_rate=17992 (inst/sec) elapsed = 0:0:02:57 / Sat Apr 14 11:25:50 2018
GPGPU-Sim uArch: cycles simulated: 52000  inst.: 3203685 (ipc=61.6) sim_rate=17798 (inst/sec) elapsed = 0:0:03:00 / Sat Apr 14 11:25:53 2018
GPGPU-Sim uArch: cycles simulated: 52500  inst.: 3225796 (ipc=61.4) sim_rate=17627 (inst/sec) elapsed = 0:0:03:03 / Sat Apr 14 11:25:56 2018
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(4,4,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 53000  inst.: 3248292 (ipc=61.3) sim_rate=17558 (inst/sec) elapsed = 0:0:03:05 / Sat Apr 14 11:25:58 2018
GPGPU-Sim uArch: cycles simulated: 53500  inst.: 3271192 (ipc=61.1) sim_rate=17399 (inst/sec) elapsed = 0:0:03:08 / Sat Apr 14 11:26:01 2018
GPGPU-Sim uArch: cycles simulated: 54000  inst.: 3292939 (ipc=61.0) sim_rate=17240 (inst/sec) elapsed = 0:0:03:11 / Sat Apr 14 11:26:04 2018
GPGPU-Sim uArch: cycles simulated: 54500  inst.: 3314782 (ipc=60.8) sim_rate=17086 (inst/sec) elapsed = 0:0:03:14 / Sat Apr 14 11:26:07 2018
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(4,1,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 55000  inst.: 3338552 (ipc=60.7) sim_rate=17033 (inst/sec) elapsed = 0:0:03:16 / Sat Apr 14 11:26:09 2018
GPGPU-Sim uArch: cycles simulated: 55500  inst.: 3360089 (ipc=60.5) sim_rate=16884 (inst/sec) elapsed = 0:0:03:19 / Sat Apr 14 11:26:12 2018
GPGPU-Sim uArch: cycles simulated: 56000  inst.: 3384746 (ipc=60.4) sim_rate=16756 (inst/sec) elapsed = 0:0:03:22 / Sat Apr 14 11:26:15 2018
GPGPU-Sim uArch: cycles simulated: 56500  inst.: 3406688 (ipc=60.3) sim_rate=16617 (inst/sec) elapsed = 0:0:03:25 / Sat Apr 14 11:26:18 2018
GPGPU-Sim uArch: cycles simulated: 57000  inst.: 3427668 (ipc=60.1) sim_rate=16479 (inst/sec) elapsed = 0:0:03:28 / Sat Apr 14 11:26:21 2018
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(4,3,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 57500  inst.: 3451477 (ipc=60.0) sim_rate=16357 (inst/sec) elapsed = 0:0:03:31 / Sat Apr 14 11:26:24 2018
GPGPU-Sim uArch: cycles simulated: 58000  inst.: 3476150 (ipc=59.9) sim_rate=16243 (inst/sec) elapsed = 0:0:03:34 / Sat Apr 14 11:26:27 2018
GPGPU-Sim uArch: cycles simulated: 58500  inst.: 3500313 (ipc=59.8) sim_rate=16205 (inst/sec) elapsed = 0:0:03:36 / Sat Apr 14 11:26:29 2018
GPGPU-Sim uArch: cycles simulated: 59000  inst.: 3523405 (ipc=59.7) sim_rate=16088 (inst/sec) elapsed = 0:0:03:39 / Sat Apr 14 11:26:32 2018
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(7,5,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 59500  inst.: 3543875 (ipc=59.6) sim_rate=15963 (inst/sec) elapsed = 0:0:03:42 / Sat Apr 14 11:26:35 2018
GPGPU-Sim uArch: cycles simulated: 60000  inst.: 3562681 (ipc=59.4) sim_rate=15834 (inst/sec) elapsed = 0:0:03:45 / Sat Apr 14 11:26:38 2018
GPGPU-Sim uArch: cycles simulated: 60500  inst.: 3581975 (ipc=59.2) sim_rate=15710 (inst/sec) elapsed = 0:0:03:48 / Sat Apr 14 11:26:41 2018
GPGPU-Sim uArch: cycles simulated: 61000  inst.: 3603910 (ipc=59.1) sim_rate=15601 (inst/sec) elapsed = 0:0:03:51 / Sat Apr 14 11:26:44 2018
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(6,4,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 61500  inst.: 3629433 (ipc=59.0) sim_rate=15510 (inst/sec) elapsed = 0:0:03:54 / Sat Apr 14 11:26:47 2018
GPGPU-Sim uArch: cycles simulated: 62000  inst.: 3652686 (ipc=58.9) sim_rate=15347 (inst/sec) elapsed = 0:0:03:58 / Sat Apr 14 11:26:51 2018
GPGPU-Sim uArch: cycles simulated: 62500  inst.: 3674276 (ipc=58.8) sim_rate=15245 (inst/sec) elapsed = 0:0:04:01 / Sat Apr 14 11:26:54 2018
GPGPU-Sim uArch: cycles simulated: 63000  inst.: 3694563 (ipc=58.6) sim_rate=15079 (inst/sec) elapsed = 0:0:04:05 / Sat Apr 14 11:26:58 2018
GPGPU-Sim uArch: cycles simulated: 63500  inst.: 3715378 (ipc=58.5) sim_rate=14981 (inst/sec) elapsed = 0:0:04:08 / Sat Apr 14 11:27:01 2018
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(3,1,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 64000  inst.: 3740590 (ipc=58.4) sim_rate=14902 (inst/sec) elapsed = 0:0:04:11 / Sat Apr 14 11:27:04 2018
GPGPU-Sim uArch: cycles simulated: 64500  inst.: 3762130 (ipc=58.3) sim_rate=14811 (inst/sec) elapsed = 0:0:04:14 / Sat Apr 14 11:27:07 2018
GPGPU-Sim uArch: cycles simulated: 65000  inst.: 3784566 (ipc=58.2) sim_rate=14668 (inst/sec) elapsed = 0:0:04:18 / Sat Apr 14 11:27:11 2018
GPGPU-Sim uArch: cycles simulated: 65500  inst.: 3806180 (ipc=58.1) sim_rate=14583 (inst/sec) elapsed = 0:0:04:21 / Sat Apr 14 11:27:14 2018
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(3,1,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 66000  inst.: 3829221 (ipc=58.0) sim_rate=14449 (inst/sec) elapsed = 0:0:04:25 / Sat Apr 14 11:27:18 2018
GPGPU-Sim uArch: cycles simulated: 66500  inst.: 3850772 (ipc=57.9) sim_rate=14368 (inst/sec) elapsed = 0:0:04:28 / Sat Apr 14 11:27:21 2018
GPGPU-Sim uArch: cycles simulated: 67000  inst.: 3873643 (ipc=57.8) sim_rate=14241 (inst/sec) elapsed = 0:0:04:32 / Sat Apr 14 11:27:25 2018
GPGPU-Sim uArch: cycles simulated: 67500  inst.: 3895129 (ipc=57.7) sim_rate=14164 (inst/sec) elapsed = 0:0:04:35 / Sat Apr 14 11:27:28 2018
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(6,2,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 68000  inst.: 3914067 (ipc=57.6) sim_rate=14028 (inst/sec) elapsed = 0:0:04:39 / Sat Apr 14 11:27:32 2018
GPGPU-Sim uArch: cycles simulated: 68500  inst.: 3936138 (ipc=57.5) sim_rate=13957 (inst/sec) elapsed = 0:0:04:42 / Sat Apr 14 11:27:35 2018
GPGPU-Sim uArch: cycles simulated: 69000  inst.: 3958156 (ipc=57.4) sim_rate=13839 (inst/sec) elapsed = 0:0:04:46 / Sat Apr 14 11:27:39 2018
GPGPU-Sim uArch: cycles simulated: 69500  inst.: 3982046 (ipc=57.3) sim_rate=13778 (inst/sec) elapsed = 0:0:04:49 / Sat Apr 14 11:27:42 2018
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(0,6,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 70000  inst.: 4008125 (ipc=57.3) sim_rate=13726 (inst/sec) elapsed = 0:0:04:52 / Sat Apr 14 11:27:45 2018
GPGPU-Sim uArch: cycles simulated: 70500  inst.: 4027557 (ipc=57.1) sim_rate=13652 (inst/sec) elapsed = 0:0:04:55 / Sat Apr 14 11:27:48 2018
GPGPU-Sim uArch: cycles simulated: 71000  inst.: 4050032 (ipc=57.0) sim_rate=13545 (inst/sec) elapsed = 0:0:04:59 / Sat Apr 14 11:27:52 2018
GPGPU-Sim uArch: cycles simulated: 71500  inst.: 4070884 (ipc=56.9) sim_rate=13435 (inst/sec) elapsed = 0:0:05:03 / Sat Apr 14 11:27:56 2018
GPGPU-Sim uArch: cycles simulated: 72000  inst.: 4095169 (ipc=56.9) sim_rate=13296 (inst/sec) elapsed = 0:0:05:08 / Sat Apr 14 11:28:01 2018
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(6,3,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 72500  inst.: 4115440 (ipc=56.8) sim_rate=13190 (inst/sec) elapsed = 0:0:05:12 / Sat Apr 14 11:28:05 2018
GPGPU-Sim uArch: cycles simulated: 73000  inst.: 4136351 (ipc=56.7) sim_rate=13089 (inst/sec) elapsed = 0:0:05:16 / Sat Apr 14 11:28:09 2018
GPGPU-Sim uArch: cycles simulated: 73500  inst.: 4159623 (ipc=56.6) sim_rate=12998 (inst/sec) elapsed = 0:0:05:20 / Sat Apr 14 11:28:13 2018
GPGPU-Sim uArch: cycles simulated: 74000  inst.: 4180555 (ipc=56.5) sim_rate=12902 (inst/sec) elapsed = 0:0:05:24 / Sat Apr 14 11:28:17 2018
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(8,0,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 74500  inst.: 4209835 (ipc=56.5) sim_rate=12795 (inst/sec) elapsed = 0:0:05:29 / Sat Apr 14 11:28:22 2018
GPGPU-Sim uArch: cycles simulated: 75000  inst.: 4233527 (ipc=56.4) sim_rate=12713 (inst/sec) elapsed = 0:0:05:33 / Sat Apr 14 11:28:26 2018
GPGPU-Sim uArch: cycles simulated: 75500  inst.: 4254635 (ipc=56.4) sim_rate=12625 (inst/sec) elapsed = 0:0:05:37 / Sat Apr 14 11:28:30 2018
GPGPU-Sim uArch: cycles simulated: 76000  inst.: 4279004 (ipc=56.3) sim_rate=12585 (inst/sec) elapsed = 0:0:05:40 / Sat Apr 14 11:28:33 2018
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(1,6,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 76500  inst.: 4297630 (ipc=56.2) sim_rate=12529 (inst/sec) elapsed = 0:0:05:43 / Sat Apr 14 11:28:36 2018
GPGPU-Sim uArch: cycles simulated: 77000  inst.: 4323384 (ipc=56.1) sim_rate=12495 (inst/sec) elapsed = 0:0:05:46 / Sat Apr 14 11:28:39 2018
GPGPU-Sim uArch: cycles simulated: 77500  inst.: 4353920 (ipc=56.2) sim_rate=12439 (inst/sec) elapsed = 0:0:05:50 / Sat Apr 14 11:28:43 2018
GPGPU-Sim uArch: cycles simulated: 78000  inst.: 4376989 (ipc=56.1) sim_rate=12399 (inst/sec) elapsed = 0:0:05:53 / Sat Apr 14 11:28:46 2018
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(2,4,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 78500  inst.: 4400670 (ipc=56.1) sim_rate=12361 (inst/sec) elapsed = 0:0:05:56 / Sat Apr 14 11:28:49 2018
GPGPU-Sim uArch: cycles simulated: 79000  inst.: 4426315 (ipc=56.0) sim_rate=12295 (inst/sec) elapsed = 0:0:06:00 / Sat Apr 14 11:28:53 2018
GPGPU-Sim uArch: cycles simulated: 79500  inst.: 4452231 (ipc=56.0) sim_rate=12265 (inst/sec) elapsed = 0:0:06:03 / Sat Apr 14 11:28:56 2018
GPGPU-Sim uArch: cycles simulated: 80000  inst.: 4475252 (ipc=55.9) sim_rate=12227 (inst/sec) elapsed = 0:0:06:06 / Sat Apr 14 11:28:59 2018
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(6,0,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 80500  inst.: 4497569 (ipc=55.9) sim_rate=12155 (inst/sec) elapsed = 0:0:06:10 / Sat Apr 14 11:29:03 2018
GPGPU-Sim uArch: cycles simulated: 81000  inst.: 4520124 (ipc=55.8) sim_rate=12118 (inst/sec) elapsed = 0:0:06:13 / Sat Apr 14 11:29:06 2018
GPGPU-Sim uArch: cycles simulated: 81500  inst.: 4547272 (ipc=55.8) sim_rate=12061 (inst/sec) elapsed = 0:0:06:17 / Sat Apr 14 11:29:10 2018
GPGPU-Sim uArch: cycles simulated: 82000  inst.: 4570000 (ipc=55.7) sim_rate=12026 (inst/sec) elapsed = 0:0:06:20 / Sat Apr 14 11:29:13 2018
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(7,1,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 82500  inst.: 4592853 (ipc=55.7) sim_rate=11991 (inst/sec) elapsed = 0:0:06:23 / Sat Apr 14 11:29:16 2018
GPGPU-Sim uArch: cycles simulated: 83000  inst.: 4618198 (ipc=55.6) sim_rate=11933 (inst/sec) elapsed = 0:0:06:27 / Sat Apr 14 11:29:20 2018
GPGPU-Sim uArch: cycles simulated: 83500  inst.: 4640681 (ipc=55.6) sim_rate=11899 (inst/sec) elapsed = 0:0:06:30 / Sat Apr 14 11:29:23 2018
GPGPU-Sim uArch: cycles simulated: 84000  inst.: 4662378 (ipc=55.5) sim_rate=11833 (inst/sec) elapsed = 0:0:06:34 / Sat Apr 14 11:29:27 2018
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(3,4,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 84500  inst.: 4687160 (ipc=55.5) sim_rate=11806 (inst/sec) elapsed = 0:0:06:37 / Sat Apr 14 11:29:30 2018
GPGPU-Sim uArch: cycles simulated: 85000  inst.: 4716915 (ipc=55.5) sim_rate=11762 (inst/sec) elapsed = 0:0:06:41 / Sat Apr 14 11:29:34 2018
GPGPU-Sim uArch: cycles simulated: 85500  inst.: 4741882 (ipc=55.5) sim_rate=11737 (inst/sec) elapsed = 0:0:06:44 / Sat Apr 14 11:29:37 2018
GPGPU-Sim uArch: cycles simulated: 86000  inst.: 4764903 (ipc=55.4) sim_rate=11678 (inst/sec) elapsed = 0:0:06:48 / Sat Apr 14 11:29:41 2018
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(8,1,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 86500  inst.: 4785987 (ipc=55.3) sim_rate=11644 (inst/sec) elapsed = 0:0:06:51 / Sat Apr 14 11:29:44 2018
GPGPU-Sim uArch: cycles simulated: 87000  inst.: 4809892 (ipc=55.3) sim_rate=11590 (inst/sec) elapsed = 0:0:06:55 / Sat Apr 14 11:29:48 2018
GPGPU-Sim uArch: cycles simulated: 87500  inst.: 4838042 (ipc=55.3) sim_rate=11546 (inst/sec) elapsed = 0:0:06:59 / Sat Apr 14 11:29:52 2018
GPGPU-Sim uArch: cycles simulated: 88000  inst.: 4866146 (ipc=55.3) sim_rate=11531 (inst/sec) elapsed = 0:0:07:02 / Sat Apr 14 11:29:55 2018
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(1,5,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 88500  inst.: 4894192 (ipc=55.3) sim_rate=11488 (inst/sec) elapsed = 0:0:07:06 / Sat Apr 14 11:29:59 2018
GPGPU-Sim uArch: cycles simulated: 89000  inst.: 4917057 (ipc=55.2) sim_rate=11435 (inst/sec) elapsed = 0:0:07:10 / Sat Apr 14 11:30:03 2018
GPGPU-Sim uArch: cycles simulated: 89500  inst.: 4940210 (ipc=55.2) sim_rate=11409 (inst/sec) elapsed = 0:0:07:13 / Sat Apr 14 11:30:06 2018
GPGPU-Sim uArch: cycles simulated: 90000  inst.: 4968577 (ipc=55.2) sim_rate=11369 (inst/sec) elapsed = 0:0:07:17 / Sat Apr 14 11:30:10 2018
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(8,6,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 90500  inst.: 4995909 (ipc=55.2) sim_rate=11328 (inst/sec) elapsed = 0:0:07:21 / Sat Apr 14 11:30:14 2018
GPGPU-Sim uArch: cycles simulated: 91000  inst.: 5020951 (ipc=55.2) sim_rate=11308 (inst/sec) elapsed = 0:0:07:24 / Sat Apr 14 11:30:17 2018
GPGPU-Sim uArch: cycles simulated: 91500  inst.: 5043190 (ipc=55.1) sim_rate=11257 (inst/sec) elapsed = 0:0:07:28 / Sat Apr 14 11:30:21 2018
GPGPU-Sim uArch: cycles simulated: 92000  inst.: 5069490 (ipc=55.1) sim_rate=11215 (inst/sec) elapsed = 0:0:07:32 / Sat Apr 14 11:30:25 2018
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(4,7,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 92500  inst.: 5101617 (ipc=55.2) sim_rate=11212 (inst/sec) elapsed = 0:0:07:35 / Sat Apr 14 11:30:28 2018
GPGPU-Sim uArch: cycles simulated: 93000  inst.: 5127826 (ipc=55.1) sim_rate=11171 (inst/sec) elapsed = 0:0:07:39 / Sat Apr 14 11:30:32 2018
GPGPU-Sim uArch: cycles simulated: 93500  inst.: 5150365 (ipc=55.1) sim_rate=11123 (inst/sec) elapsed = 0:0:07:43 / Sat Apr 14 11:30:36 2018
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(5,4,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 94000  inst.: 5173337 (ipc=55.0) sim_rate=11077 (inst/sec) elapsed = 0:0:07:47 / Sat Apr 14 11:30:40 2018
GPGPU-Sim uArch: cycles simulated: 94500  inst.: 5200345 (ipc=55.0) sim_rate=11041 (inst/sec) elapsed = 0:0:07:51 / Sat Apr 14 11:30:44 2018
GPGPU-Sim uArch: cycles simulated: 95000  inst.: 5230208 (ipc=55.1) sim_rate=11034 (inst/sec) elapsed = 0:0:07:54 / Sat Apr 14 11:30:47 2018
GPGPU-Sim uArch: cycles simulated: 95500  inst.: 5256607 (ipc=55.0) sim_rate=10997 (inst/sec) elapsed = 0:0:07:58 / Sat Apr 14 11:30:51 2018
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(3,6,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 96000  inst.: 5283398 (ipc=55.0) sim_rate=10961 (inst/sec) elapsed = 0:0:08:02 / Sat Apr 14 11:30:55 2018
GPGPU-Sim uArch: cycles simulated: 96500  inst.: 5305870 (ipc=55.0) sim_rate=10917 (inst/sec) elapsed = 0:0:08:06 / Sat Apr 14 11:30:59 2018
GPGPU-Sim uArch: cycles simulated: 97000  inst.: 5328084 (ipc=54.9) sim_rate=10873 (inst/sec) elapsed = 0:0:08:10 / Sat Apr 14 11:31:03 2018
GPGPU-Sim uArch: cycles simulated: 97500  inst.: 5354258 (ipc=54.9) sim_rate=10838 (inst/sec) elapsed = 0:0:08:14 / Sat Apr 14 11:31:07 2018
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(5,4,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 98000  inst.: 5384499 (ipc=54.9) sim_rate=10812 (inst/sec) elapsed = 0:0:08:18 / Sat Apr 14 11:31:11 2018
GPGPU-Sim uArch: cycles simulated: 98500  inst.: 5411698 (ipc=54.9) sim_rate=10780 (inst/sec) elapsed = 0:0:08:22 / Sat Apr 14 11:31:15 2018
GPGPU-Sim uArch: cycles simulated: 99000  inst.: 5431194 (ipc=54.9) sim_rate=10733 (inst/sec) elapsed = 0:0:08:26 / Sat Apr 14 11:31:19 2018
GPGPU-Sim uArch: cycles simulated: 99500  inst.: 5457224 (ipc=54.8) sim_rate=10700 (inst/sec) elapsed = 0:0:08:30 / Sat Apr 14 11:31:23 2018
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(1,1,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 100000  inst.: 5484942 (ipc=54.8) sim_rate=10671 (inst/sec) elapsed = 0:0:08:34 / Sat Apr 14 11:31:27 2018
GPGPU-Sim uArch: cycles simulated: 100500  inst.: 5513671 (ipc=54.9) sim_rate=10623 (inst/sec) elapsed = 0:0:08:39 / Sat Apr 14 11:31:32 2018
GPGPU-Sim uArch: cycles simulated: 101000  inst.: 5541544 (ipc=54.9) sim_rate=10595 (inst/sec) elapsed = 0:0:08:43 / Sat Apr 14 11:31:36 2018
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(7,4,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 101500  inst.: 5569758 (ipc=54.9) sim_rate=10568 (inst/sec) elapsed = 0:0:08:47 / Sat Apr 14 11:31:40 2018
GPGPU-Sim uArch: cycles simulated: 102000  inst.: 5595724 (ipc=54.9) sim_rate=10538 (inst/sec) elapsed = 0:0:08:51 / Sat Apr 14 11:31:44 2018
GPGPU-Sim uArch: cycles simulated: 102500  inst.: 5622959 (ipc=54.9) sim_rate=10490 (inst/sec) elapsed = 0:0:08:56 / Sat Apr 14 11:31:49 2018
GPGPU-Sim uArch: cycles simulated: 103000  inst.: 5655664 (ipc=54.9) sim_rate=10473 (inst/sec) elapsed = 0:0:09:00 / Sat Apr 14 11:31:53 2018
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(7,7,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 103500  inst.: 5682546 (ipc=54.9) sim_rate=10445 (inst/sec) elapsed = 0:0:09:04 / Sat Apr 14 11:31:57 2018
GPGPU-Sim uArch: cycles simulated: 104000  inst.: 5710273 (ipc=54.9) sim_rate=10420 (inst/sec) elapsed = 0:0:09:08 / Sat Apr 14 11:32:01 2018
GPGPU-Sim uArch: cycles simulated: 104500  inst.: 5737685 (ipc=54.9) sim_rate=10375 (inst/sec) elapsed = 0:0:09:13 / Sat Apr 14 11:32:06 2018
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(4,0,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 105000  inst.: 5769310 (ipc=54.9) sim_rate=10357 (inst/sec) elapsed = 0:0:09:17 / Sat Apr 14 11:32:10 2018
GPGPU-Sim uArch: cycles simulated: 105500  inst.: 5804194 (ipc=55.0) sim_rate=10327 (inst/sec) elapsed = 0:0:09:22 / Sat Apr 14 11:32:15 2018
GPGPU-Sim uArch: cycles simulated: 106000  inst.: 5834141 (ipc=55.0) sim_rate=10307 (inst/sec) elapsed = 0:0:09:26 / Sat Apr 14 11:32:19 2018
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(6,2,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 106500  inst.: 5864152 (ipc=55.1) sim_rate=10269 (inst/sec) elapsed = 0:0:09:31 / Sat Apr 14 11:32:24 2018
GPGPU-Sim uArch: cycles simulated: 107000  inst.: 5897444 (ipc=55.1) sim_rate=10256 (inst/sec) elapsed = 0:0:09:35 / Sat Apr 14 11:32:28 2018
GPGPU-Sim uArch: cycles simulated: 107500  inst.: 5947354 (ipc=55.3) sim_rate=10254 (inst/sec) elapsed = 0:0:09:40 / Sat Apr 14 11:32:33 2018
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(5,7,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 108000  inst.: 5986921 (ipc=55.4) sim_rate=10234 (inst/sec) elapsed = 0:0:09:45 / Sat Apr 14 11:32:38 2018
GPGPU-Sim uArch: cycles simulated: 108500  inst.: 6040313 (ipc=55.7) sim_rate=10255 (inst/sec) elapsed = 0:0:09:49 / Sat Apr 14 11:32:42 2018
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(1,3,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 109000  inst.: 6091465 (ipc=55.9) sim_rate=10254 (inst/sec) elapsed = 0:0:09:54 / Sat Apr 14 11:32:47 2018
GPGPU-Sim uArch: cycles simulated: 109500  inst.: 6151647 (ipc=56.2) sim_rate=10269 (inst/sec) elapsed = 0:0:09:59 / Sat Apr 14 11:32:52 2018
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(8,2,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 110000  inst.: 6210310 (ipc=56.5) sim_rate=10281 (inst/sec) elapsed = 0:0:10:04 / Sat Apr 14 11:32:57 2018
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(1,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 110500  inst.: 6269015 (ipc=56.7) sim_rate=10293 (inst/sec) elapsed = 0:0:10:09 / Sat Apr 14 11:33:02 2018
GPGPU-Sim uArch: cycles simulated: 111000  inst.: 6331604 (ipc=57.0) sim_rate=10312 (inst/sec) elapsed = 0:0:10:14 / Sat Apr 14 11:33:07 2018
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(8,0,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 111500  inst.: 6398974 (ipc=57.4) sim_rate=10337 (inst/sec) elapsed = 0:0:10:19 / Sat Apr 14 11:33:12 2018
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(2,6,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 112000  inst.: 6468243 (ipc=57.8) sim_rate=10365 (inst/sec) elapsed = 0:0:10:24 / Sat Apr 14 11:33:17 2018
GPGPU-Sim uArch: cycles simulated: 112500  inst.: 6540966 (ipc=58.1) sim_rate=10398 (inst/sec) elapsed = 0:0:10:29 / Sat Apr 14 11:33:22 2018
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(5,1,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 113000  inst.: 6606671 (ipc=58.5) sim_rate=10420 (inst/sec) elapsed = 0:0:10:34 / Sat Apr 14 11:33:27 2018
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(0,2,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 113500  inst.: 6680076 (ipc=58.9) sim_rate=10437 (inst/sec) elapsed = 0:0:10:40 / Sat Apr 14 11:33:33 2018
GPGPU-Sim uArch: cycles simulated: 114000  inst.: 6750075 (ipc=59.2) sim_rate=10449 (inst/sec) elapsed = 0:0:10:46 / Sat Apr 14 11:33:39 2018
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(6,1,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 114500  inst.: 6828736 (ipc=59.6) sim_rate=10489 (inst/sec) elapsed = 0:0:10:51 / Sat Apr 14 11:33:44 2018
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(7,2,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 115000  inst.: 6898440 (ipc=60.0) sim_rate=10499 (inst/sec) elapsed = 0:0:10:57 / Sat Apr 14 11:33:50 2018
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(0,6,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 115500  inst.: 6979086 (ipc=60.4) sim_rate=10526 (inst/sec) elapsed = 0:0:11:03 / Sat Apr 14 11:33:56 2018
GPGPU-Sim uArch: cycles simulated: 116000  inst.: 7042717 (ipc=60.7) sim_rate=10511 (inst/sec) elapsed = 0:0:11:10 / Sat Apr 14 11:34:03 2018
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(4,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 116500  inst.: 7117535 (ipc=61.1) sim_rate=10528 (inst/sec) elapsed = 0:0:11:16 / Sat Apr 14 11:34:09 2018
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(1,3,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 117000  inst.: 7185217 (ipc=61.4) sim_rate=10520 (inst/sec) elapsed = 0:0:11:23 / Sat Apr 14 11:34:16 2018
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(1,2,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 117500  inst.: 7257039 (ipc=61.8) sim_rate=10532 (inst/sec) elapsed = 0:0:11:29 / Sat Apr 14 11:34:22 2018
GPGPU-Sim uArch: cycles simulated: 118000  inst.: 7331269 (ipc=62.1) sim_rate=10548 (inst/sec) elapsed = 0:0:11:35 / Sat Apr 14 11:34:28 2018
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(6,3,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 118500  inst.: 7405943 (ipc=62.5) sim_rate=10549 (inst/sec) elapsed = 0:0:11:42 / Sat Apr 14 11:34:35 2018
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(5,3,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 119000  inst.: 7478573 (ipc=62.8) sim_rate=10562 (inst/sec) elapsed = 0:0:11:48 / Sat Apr 14 11:34:41 2018
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(1,1,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 119500  inst.: 7552715 (ipc=63.2) sim_rate=10563 (inst/sec) elapsed = 0:0:11:55 / Sat Apr 14 11:34:48 2018
GPGPU-Sim uArch: cycles simulated: 120000  inst.: 7622315 (ipc=63.5) sim_rate=10542 (inst/sec) elapsed = 0:0:12:03 / Sat Apr 14 11:34:56 2018
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(7,2,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 120500  inst.: 7697825 (ipc=63.9) sim_rate=10559 (inst/sec) elapsed = 0:0:12:09 / Sat Apr 14 11:35:02 2018
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(3,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 121000  inst.: 7771972 (ipc=64.2) sim_rate=10559 (inst/sec) elapsed = 0:0:12:16 / Sat Apr 14 11:35:09 2018
GPGPU-Sim uArch: cycles simulated: 121500  inst.: 7847147 (ipc=64.6) sim_rate=10547 (inst/sec) elapsed = 0:0:12:24 / Sat Apr 14 11:35:17 2018
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(2,2,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 122000  inst.: 7924103 (ipc=65.0) sim_rate=10537 (inst/sec) elapsed = 0:0:12:32 / Sat Apr 14 11:35:25 2018
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(7,1,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 122500  inst.: 7996089 (ipc=65.3) sim_rate=10493 (inst/sec) elapsed = 0:0:12:42 / Sat Apr 14 11:35:35 2018
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(5,5,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 123000  inst.: 8074967 (ipc=65.7) sim_rate=10486 (inst/sec) elapsed = 0:0:12:50 / Sat Apr 14 11:35:43 2018
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(3,4,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 123500  inst.: 8151119 (ipc=66.0) sim_rate=10490 (inst/sec) elapsed = 0:0:12:57 / Sat Apr 14 11:35:50 2018
GPGPU-Sim uArch: cycles simulated: 124000  inst.: 8233545 (ipc=66.4) sim_rate=10488 (inst/sec) elapsed = 0:0:13:05 / Sat Apr 14 11:35:58 2018
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(4,5,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 124500  inst.: 8302247 (ipc=66.7) sim_rate=10456 (inst/sec) elapsed = 0:0:13:14 / Sat Apr 14 11:36:07 2018
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(3,1,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 125000  inst.: 8385765 (ipc=67.1) sim_rate=10443 (inst/sec) elapsed = 0:0:13:23 / Sat Apr 14 11:36:16 2018
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(3,4,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 125500  inst.: 8454345 (ipc=67.4) sim_rate=10411 (inst/sec) elapsed = 0:0:13:32 / Sat Apr 14 11:36:25 2018
GPGPU-Sim uArch: cycles simulated: 126000  inst.: 8533839 (ipc=67.7) sim_rate=10369 (inst/sec) elapsed = 0:0:13:43 / Sat Apr 14 11:36:36 2018
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(2,4,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 126500  inst.: 8606687 (ipc=68.0) sim_rate=10332 (inst/sec) elapsed = 0:0:13:53 / Sat Apr 14 11:36:46 2018
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(7,1,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 127000  inst.: 8682569 (ipc=68.4) sim_rate=10287 (inst/sec) elapsed = 0:0:14:04 / Sat Apr 14 11:36:57 2018
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(3,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 127500  inst.: 8764711 (ipc=68.7) sim_rate=10263 (inst/sec) elapsed = 0:0:14:14 / Sat Apr 14 11:37:07 2018
GPGPU-Sim uArch: cycles simulated: 128000  inst.: 8837773 (ipc=69.0) sim_rate=10228 (inst/sec) elapsed = 0:0:14:24 / Sat Apr 14 11:37:17 2018
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(0,1,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 128500  inst.: 8918937 (ipc=69.4) sim_rate=10193 (inst/sec) elapsed = 0:0:14:35 / Sat Apr 14 11:37:28 2018
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(0,6,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 129000  inst.: 8990377 (ipc=69.7) sim_rate=10158 (inst/sec) elapsed = 0:0:14:45 / Sat Apr 14 11:37:38 2018
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(7,5,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 129500  inst.: 9072927 (ipc=70.1) sim_rate=10114 (inst/sec) elapsed = 0:0:14:57 / Sat Apr 14 11:37:50 2018
GPGPU-Sim uArch: cycles simulated: 130000  inst.: 9141847 (ipc=70.3) sim_rate=10068 (inst/sec) elapsed = 0:0:15:08 / Sat Apr 14 11:38:01 2018
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(5,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 130500  inst.: 9223755 (ipc=70.7) sim_rate=10047 (inst/sec) elapsed = 0:0:15:18 / Sat Apr 14 11:38:11 2018
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(6,0,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 131000  inst.: 9297031 (ipc=71.0) sim_rate=10007 (inst/sec) elapsed = 0:0:15:29 / Sat Apr 14 11:38:22 2018
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(0,4,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 131500  inst.: 9365795 (ipc=71.2) sim_rate=9974 (inst/sec) elapsed = 0:0:15:39 / Sat Apr 14 11:38:32 2018
GPGPU-Sim uArch: cycles simulated: 132000  inst.: 9424107 (ipc=71.4) sim_rate=9920 (inst/sec) elapsed = 0:0:15:50 / Sat Apr 14 11:38:43 2018
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(1,5,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 132500  inst.: 9475387 (ipc=71.5) sim_rate=9870 (inst/sec) elapsed = 0:0:16:00 / Sat Apr 14 11:38:53 2018
GPGPU-Sim PTX: WARNING (_1.ptx:1828) ** reading undefined register '%f276' (cuid:0). Setting to 0X00000000. This is okay if you are simulating the native ISA
GPGPU-Sim uArch: cycles simulated: 133000  inst.: 9530031 (ipc=71.7) sim_rate=9814 (inst/sec) elapsed = 0:0:16:11 / Sat Apr 14 11:39:04 2018
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(2,6,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 133500  inst.: 9595353 (ipc=71.9) sim_rate=9771 (inst/sec) elapsed = 0:0:16:22 / Sat Apr 14 11:39:15 2018
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(7,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 134000  inst.: 9681959 (ipc=72.3) sim_rate=9730 (inst/sec) elapsed = 0:0:16:35 / Sat Apr 14 11:39:28 2018
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(4,1,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 134500  inst.: 9749345 (ipc=72.5) sim_rate=9681 (inst/sec) elapsed = 0:0:16:47 / Sat Apr 14 11:39:40 2018
GPGPU-Sim uArch: cycles simulated: 135000  inst.: 9817351 (ipc=72.7) sim_rate=9624 (inst/sec) elapsed = 0:0:17:00 / Sat Apr 14 11:39:53 2018
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(5,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 135500  inst.: 9897025 (ipc=73.0) sim_rate=9571 (inst/sec) elapsed = 0:0:17:14 / Sat Apr 14 11:40:07 2018
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(2,3,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 136000  inst.: 9962447 (ipc=73.3) sim_rate=9506 (inst/sec) elapsed = 0:0:17:28 / Sat Apr 14 11:40:21 2018
GPGPU-Sim uArch: cycles simulated: 136500  inst.: 10001935 (ipc=73.3) sim_rate=9435 (inst/sec) elapsed = 0:0:17:40 / Sat Apr 14 11:40:33 2018
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(6,5,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 137000  inst.: 10064928 (ipc=73.5) sim_rate=9415 (inst/sec) elapsed = 0:0:17:49 / Sat Apr 14 11:40:42 2018
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(8,0,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 137500  inst.: 10158931 (ipc=73.9) sim_rate=9397 (inst/sec) elapsed = 0:0:18:01 / Sat Apr 14 11:40:54 2018
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(8,5,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 138000  inst.: 10241584 (ipc=74.2) sim_rate=9378 (inst/sec) elapsed = 0:0:18:12 / Sat Apr 14 11:41:05 2018
GPGPU-Sim uArch: cycles simulated: 138500  inst.: 10315852 (ipc=74.5) sim_rate=9361 (inst/sec) elapsed = 0:0:18:22 / Sat Apr 14 11:41:15 2018
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(6,4,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 139000  inst.: 10354460 (ipc=74.5) sim_rate=9286 (inst/sec) elapsed = 0:0:18:35 / Sat Apr 14 11:41:28 2018
GPGPU-Sim uArch: cycles simulated: 139500  inst.: 10434073 (ipc=74.8) sim_rate=9241 (inst/sec) elapsed = 0:0:18:49 / Sat Apr 14 11:41:42 2018
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(0,5,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 140000  inst.: 10499427 (ipc=75.0) sim_rate=9193 (inst/sec) elapsed = 0:0:19:02 / Sat Apr 14 11:41:55 2018
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(6,2,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 140500  inst.: 10606583 (ipc=75.5) sim_rate=9183 (inst/sec) elapsed = 0:0:19:15 / Sat Apr 14 11:42:08 2018
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(5,4,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 141000  inst.: 10682674 (ipc=75.8) sim_rate=9153 (inst/sec) elapsed = 0:0:19:27 / Sat Apr 14 11:42:20 2018
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(0,1,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 141500  inst.: 10764757 (ipc=76.1) sim_rate=9107 (inst/sec) elapsed = 0:0:19:42 / Sat Apr 14 11:42:35 2018
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(5,4,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 142000  inst.: 10843694 (ipc=76.4) sim_rate=9059 (inst/sec) elapsed = 0:0:19:57 / Sat Apr 14 11:42:50 2018
GPGPU-Sim uArch: cycles simulated: 142500  inst.: 10916591 (ipc=76.6) sim_rate=9007 (inst/sec) elapsed = 0:0:20:12 / Sat Apr 14 11:43:05 2018
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(6,2,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 143000  inst.: 11001870 (ipc=76.9) sim_rate=8973 (inst/sec) elapsed = 0:0:20:26 / Sat Apr 14 11:43:19 2018
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(2,1,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 143500  inst.: 11094283 (ipc=77.3) sim_rate=8947 (inst/sec) elapsed = 0:0:20:40 / Sat Apr 14 11:43:33 2018
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(1,2,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 144000  inst.: 11189475 (ipc=77.7) sim_rate=8923 (inst/sec) elapsed = 0:0:20:54 / Sat Apr 14 11:43:47 2018
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(7,5,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 144500  inst.: 11269262 (ipc=78.0) sim_rate=8880 (inst/sec) elapsed = 0:0:21:09 / Sat Apr 14 11:44:02 2018
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(4,6,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 145000  inst.: 11345530 (ipc=78.2) sim_rate=8842 (inst/sec) elapsed = 0:0:21:23 / Sat Apr 14 11:44:16 2018
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(8,4,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 145500  inst.: 11440300 (ipc=78.6) sim_rate=8800 (inst/sec) elapsed = 0:0:21:40 / Sat Apr 14 11:44:33 2018
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(2,1,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 146000  inst.: 11544472 (ipc=79.1) sim_rate=8772 (inst/sec) elapsed = 0:0:21:56 / Sat Apr 14 11:44:49 2018
GPGPU-Sim uArch: cycles simulated: 146500  inst.: 11615048 (ipc=79.3) sim_rate=8720 (inst/sec) elapsed = 0:0:22:12 / Sat Apr 14 11:45:05 2018
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(6,4,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 147000  inst.: 11699340 (ipc=79.6) sim_rate=8666 (inst/sec) elapsed = 0:0:22:30 / Sat Apr 14 11:45:23 2018
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(5,2,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 147500  inst.: 11801754 (ipc=80.0) sim_rate=8639 (inst/sec) elapsed = 0:0:22:46 / Sat Apr 14 11:45:39 2018
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(2,1,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 148000  inst.: 11875559 (ipc=80.2) sim_rate=8593 (inst/sec) elapsed = 0:0:23:02 / Sat Apr 14 11:45:55 2018
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(5,4,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 148500  inst.: 11963256 (ipc=80.6) sim_rate=8551 (inst/sec) elapsed = 0:0:23:19 / Sat Apr 14 11:46:12 2018
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(3,6,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 149000  inst.: 12060075 (ipc=80.9) sim_rate=8510 (inst/sec) elapsed = 0:0:23:37 / Sat Apr 14 11:46:30 2018
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(8,3,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 149500  inst.: 12146479 (ipc=81.2) sim_rate=8464 (inst/sec) elapsed = 0:0:23:55 / Sat Apr 14 11:46:48 2018
GPGPU-Sim uArch: cycles simulated: 150000  inst.: 12224487 (ipc=81.5) sim_rate=8430 (inst/sec) elapsed = 0:0:24:10 / Sat Apr 14 11:47:03 2018
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(5,0,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 150500  inst.: 12321315 (ipc=81.9) sim_rate=8393 (inst/sec) elapsed = 0:0:24:28 / Sat Apr 14 11:47:21 2018
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(5,1,0) tid=(3,3,0)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(7,5,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 151000  inst.: 12431589 (ipc=82.3) sim_rate=8394 (inst/sec) elapsed = 0:0:24:41 / Sat Apr 14 11:47:34 2018
GPGPU-Sim uArch: cycles simulated: 151500  inst.: 12494810 (ipc=82.5) sim_rate=8352 (inst/sec) elapsed = 0:0:24:56 / Sat Apr 14 11:47:49 2018
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(3,0,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 152000  inst.: 12580636 (ipc=82.8) sim_rate=8326 (inst/sec) elapsed = 0:0:25:11 / Sat Apr 14 11:48:04 2018
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(4,6,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 152500  inst.: 12674263 (ipc=83.1) sim_rate=8316 (inst/sec) elapsed = 0:0:25:24 / Sat Apr 14 11:48:17 2018
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(8,0,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 153000  inst.: 12751414 (ipc=83.3) sim_rate=8296 (inst/sec) elapsed = 0:0:25:37 / Sat Apr 14 11:48:30 2018
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(2,5,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 153500  inst.: 12851296 (ipc=83.7) sim_rate=8291 (inst/sec) elapsed = 0:0:25:50 / Sat Apr 14 11:48:43 2018
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(0,5,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 154000  inst.: 12940743 (ipc=84.0) sim_rate=8279 (inst/sec) elapsed = 0:0:26:03 / Sat Apr 14 11:48:56 2018
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(5,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 154500  inst.: 13029921 (ipc=84.3) sim_rate=8257 (inst/sec) elapsed = 0:0:26:18 / Sat Apr 14 11:49:11 2018
GPGPU-Sim uArch: cycles simulated: 155000  inst.: 13109105 (ipc=84.6) sim_rate=8234 (inst/sec) elapsed = 0:0:26:32 / Sat Apr 14 11:49:25 2018
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(3,2,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 155500  inst.: 13182756 (ipc=84.8) sim_rate=8213 (inst/sec) elapsed = 0:0:26:45 / Sat Apr 14 11:49:38 2018
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(8,6,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 156000  inst.: 13270013 (ipc=85.1) sim_rate=8201 (inst/sec) elapsed = 0:0:26:58 / Sat Apr 14 11:49:51 2018
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(0,3,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 156500  inst.: 13355406 (ipc=85.3) sim_rate=8183 (inst/sec) elapsed = 0:0:27:12 / Sat Apr 14 11:50:05 2018
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(2,1,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 157000  inst.: 13431088 (ipc=85.5) sim_rate=8159 (inst/sec) elapsed = 0:0:27:26 / Sat Apr 14 11:50:19 2018
GPGPU-Sim uArch: cycles simulated: 157500  inst.: 13520032 (ipc=85.8) sim_rate=8139 (inst/sec) elapsed = 0:0:27:41 / Sat Apr 14 11:50:34 2018
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(5,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 158000  inst.: 13604908 (ipc=86.1) sim_rate=8122 (inst/sec) elapsed = 0:0:27:55 / Sat Apr 14 11:50:48 2018
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(2,1,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 158500  inst.: 13692628 (ipc=86.4) sim_rate=8102 (inst/sec) elapsed = 0:0:28:10 / Sat Apr 14 11:51:03 2018
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(6,4,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 159000  inst.: 13784348 (ipc=86.7) sim_rate=8079 (inst/sec) elapsed = 0:0:28:26 / Sat Apr 14 11:51:19 2018
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(0,0,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 159500  inst.: 13849499 (ipc=86.8) sim_rate=8052 (inst/sec) elapsed = 0:0:28:40 / Sat Apr 14 11:51:33 2018
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(0,6,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 160000  inst.: 13940128 (ipc=87.1) sim_rate=8034 (inst/sec) elapsed = 0:0:28:55 / Sat Apr 14 11:51:48 2018
GPGPU-Sim uArch: cycles simulated: 160500  inst.: 14017316 (ipc=87.3) sim_rate=8005 (inst/sec) elapsed = 0:0:29:11 / Sat Apr 14 11:52:04 2018
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(1,7,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 161000  inst.: 14103342 (ipc=87.6) sim_rate=7981 (inst/sec) elapsed = 0:0:29:27 / Sat Apr 14 11:52:20 2018
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(7,4,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 161500  inst.: 14198215 (ipc=87.9) sim_rate=7963 (inst/sec) elapsed = 0:0:29:43 / Sat Apr 14 11:52:36 2018
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(0,2,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 162000  inst.: 14271361 (ipc=88.1) sim_rate=7937 (inst/sec) elapsed = 0:0:29:58 / Sat Apr 14 11:52:51 2018
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(5,3,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 162500  inst.: 14349994 (ipc=88.3) sim_rate=7910 (inst/sec) elapsed = 0:0:30:14 / Sat Apr 14 11:53:07 2018
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(8,4,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 163000  inst.: 14436558 (ipc=88.6) sim_rate=7888 (inst/sec) elapsed = 0:0:30:30 / Sat Apr 14 11:53:23 2018
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(8,3,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 163500  inst.: 14529567 (ipc=88.9) sim_rate=7866 (inst/sec) elapsed = 0:0:30:47 / Sat Apr 14 11:53:40 2018
GPGPU-Sim uArch: cycles simulated: 164000  inst.: 14606006 (ipc=89.1) sim_rate=7840 (inst/sec) elapsed = 0:0:31:03 / Sat Apr 14 11:53:56 2018
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(6,6,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 164500  inst.: 14695245 (ipc=89.3) sim_rate=7820 (inst/sec) elapsed = 0:0:31:19 / Sat Apr 14 11:54:12 2018
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(5,0,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 165000  inst.: 14753948 (ipc=89.4) sim_rate=7785 (inst/sec) elapsed = 0:0:31:35 / Sat Apr 14 11:54:28 2018
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(5,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 165500  inst.: 14848983 (ipc=89.7) sim_rate=7762 (inst/sec) elapsed = 0:0:31:53 / Sat Apr 14 11:54:46 2018
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(4,4,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 166000  inst.: 14954655 (ipc=90.1) sim_rate=7752 (inst/sec) elapsed = 0:0:32:09 / Sat Apr 14 11:55:02 2018
GPGPU-Sim uArch: cycles simulated: 166500  inst.: 15015755 (ipc=90.2) sim_rate=7712 (inst/sec) elapsed = 0:0:32:27 / Sat Apr 14 11:55:20 2018
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(2,6,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 167000  inst.: 15093583 (ipc=90.4) sim_rate=7689 (inst/sec) elapsed = 0:0:32:43 / Sat Apr 14 11:55:36 2018
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(1,0,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 167500  inst.: 15198862 (ipc=90.7) sim_rate=7672 (inst/sec) elapsed = 0:0:33:01 / Sat Apr 14 11:55:54 2018
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(1,3,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 168000  inst.: 15270723 (ipc=90.9) sim_rate=7643 (inst/sec) elapsed = 0:0:33:18 / Sat Apr 14 11:56:11 2018
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(8,6,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 168500  inst.: 15355315 (ipc=91.1) sim_rate=7624 (inst/sec) elapsed = 0:0:33:34 / Sat Apr 14 11:56:27 2018
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(8,6,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 169000  inst.: 15434472 (ipc=91.3) sim_rate=7595 (inst/sec) elapsed = 0:0:33:52 / Sat Apr 14 11:56:45 2018
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(3,2,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 169500  inst.: 15527007 (ipc=91.6) sim_rate=7574 (inst/sec) elapsed = 0:0:34:10 / Sat Apr 14 11:57:03 2018
GPGPU-Sim uArch: cycles simulated: 170000  inst.: 15616109 (ipc=91.9) sim_rate=7554 (inst/sec) elapsed = 0:0:34:27 / Sat Apr 14 11:57:20 2018
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(2,6,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 170500  inst.: 15675718 (ipc=91.9) sim_rate=7521 (inst/sec) elapsed = 0:0:34:44 / Sat Apr 14 11:57:37 2018
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(6,1,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 171000  inst.: 15768308 (ipc=92.2) sim_rate=7505 (inst/sec) elapsed = 0:0:35:01 / Sat Apr 14 11:57:54 2018
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(4,5,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 171500  inst.: 15863116 (ipc=92.5) sim_rate=7486 (inst/sec) elapsed = 0:0:35:19 / Sat Apr 14 11:58:12 2018
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(3,2,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 172000  inst.: 15939040 (ipc=92.7) sim_rate=7451 (inst/sec) elapsed = 0:0:35:39 / Sat Apr 14 11:58:32 2018
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(5,6,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 172500  inst.: 16028760 (ipc=92.9) sim_rate=7434 (inst/sec) elapsed = 0:0:35:56 / Sat Apr 14 11:58:49 2018
GPGPU-Sim uArch: cycles simulated: 173000  inst.: 16104846 (ipc=93.1) sim_rate=7394 (inst/sec) elapsed = 0:0:36:18 / Sat Apr 14 11:59:11 2018
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(4,0,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 173500  inst.: 16200829 (ipc=93.4) sim_rate=7367 (inst/sec) elapsed = 0:0:36:39 / Sat Apr 14 11:59:32 2018
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(6,5,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 174000  inst.: 16302131 (ipc=93.7) sim_rate=7323 (inst/sec) elapsed = 0:0:37:06 / Sat Apr 14 11:59:59 2018
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(3,6,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 174500  inst.: 16369489 (ipc=93.8) sim_rate=7262 (inst/sec) elapsed = 0:0:37:34 / Sat Apr 14 12:00:27 2018
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(2,1,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 175000  inst.: 16459653 (ipc=94.1) sim_rate=7212 (inst/sec) elapsed = 0:0:38:02 / Sat Apr 14 12:00:55 2018
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(3,1,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 175500  inst.: 16567097 (ipc=94.4) sim_rate=7168 (inst/sec) elapsed = 0:0:38:31 / Sat Apr 14 12:01:24 2018
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(6,6,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 176000  inst.: 16632458 (ipc=94.5) sim_rate=7113 (inst/sec) elapsed = 0:0:38:58 / Sat Apr 14 12:01:51 2018
GPGPU-Sim uArch: cycles simulated: 176500  inst.: 16712700 (ipc=94.7) sim_rate=7057 (inst/sec) elapsed = 0:0:39:28 / Sat Apr 14 12:02:21 2018
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(5,5,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 177000  inst.: 16799127 (ipc=94.9) sim_rate=7005 (inst/sec) elapsed = 0:0:39:58 / Sat Apr 14 12:02:51 2018
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(0,3,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 177500  inst.: 16875398 (ipc=95.1) sim_rate=6956 (inst/sec) elapsed = 0:0:40:26 / Sat Apr 14 12:03:19 2018
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(8,5,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 178000  inst.: 16980906 (ipc=95.4) sim_rate=6916 (inst/sec) elapsed = 0:0:40:55 / Sat Apr 14 12:03:48 2018
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(2,5,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 178500  inst.: 17065928 (ipc=95.6) sim_rate=6864 (inst/sec) elapsed = 0:0:41:26 / Sat Apr 14 12:04:19 2018
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(2,3,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 179000  inst.: 17139398 (ipc=95.8) sim_rate=6806 (inst/sec) elapsed = 0:0:41:58 / Sat Apr 14 12:04:51 2018
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(4,6,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 179500  inst.: 17225848 (ipc=96.0) sim_rate=6757 (inst/sec) elapsed = 0:0:42:29 / Sat Apr 14 12:05:22 2018
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(2,1,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 180000  inst.: 17329484 (ipc=96.3) sim_rate=6714 (inst/sec) elapsed = 0:0:43:01 / Sat Apr 14 12:05:54 2018
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(4,2,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 180500  inst.: 17427242 (ipc=96.5) sim_rate=6674 (inst/sec) elapsed = 0:0:43:31 / Sat Apr 14 12:06:24 2018
GPGPU-Sim uArch: cycles simulated: 181000  inst.: 17490484 (ipc=96.6) sim_rate=6617 (inst/sec) elapsed = 0:0:44:03 / Sat Apr 14 12:06:56 2018
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(6,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 181500  inst.: 17573988 (ipc=96.8) sim_rate=6574 (inst/sec) elapsed = 0:0:44:33 / Sat Apr 14 12:07:26 2018
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(6,1,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 182000  inst.: 17691304 (ipc=97.2) sim_rate=6554 (inst/sec) elapsed = 0:0:44:59 / Sat Apr 14 12:07:52 2018
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(7,2,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 182500  inst.: 17768482 (ipc=97.4) sim_rate=6510 (inst/sec) elapsed = 0:0:45:29 / Sat Apr 14 12:08:22 2018
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(5,3,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 183000  inst.: 17848138 (ipc=97.5) sim_rate=6471 (inst/sec) elapsed = 0:0:45:58 / Sat Apr 14 12:08:51 2018
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(1,3,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 183500  inst.: 17949928 (ipc=97.8) sim_rate=6438 (inst/sec) elapsed = 0:0:46:28 / Sat Apr 14 12:09:21 2018
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(6,2,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 184000  inst.: 18039130 (ipc=98.0) sim_rate=6401 (inst/sec) elapsed = 0:0:46:58 / Sat Apr 14 12:09:51 2018
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(0,2,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 184500  inst.: 18141164 (ipc=98.3) sim_rate=6367 (inst/sec) elapsed = 0:0:47:29 / Sat Apr 14 12:10:22 2018
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(0,6,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 185000  inst.: 18222642 (ipc=98.5) sim_rate=6327 (inst/sec) elapsed = 0:0:48:00 / Sat Apr 14 12:10:53 2018
GPGPU-Sim uArch: cycles simulated: 185500  inst.: 18315310 (ipc=98.7) sim_rate=6291 (inst/sec) elapsed = 0:0:48:31 / Sat Apr 14 12:11:24 2018
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(5,5,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 186000  inst.: 18412584 (ipc=99.0) sim_rate=6256 (inst/sec) elapsed = 0:0:49:03 / Sat Apr 14 12:11:56 2018
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(6,3,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 186500  inst.: 18482892 (ipc=99.1) sim_rate=6212 (inst/sec) elapsed = 0:0:49:35 / Sat Apr 14 12:12:28 2018
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(6,2,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 187000  inst.: 18610940 (ipc=99.5) sim_rate=6189 (inst/sec) elapsed = 0:0:50:07 / Sat Apr 14 12:13:00 2018
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(6,6,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 187500  inst.: 18689580 (ipc=99.7) sim_rate=6149 (inst/sec) elapsed = 0:0:50:39 / Sat Apr 14 12:13:32 2018
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(7,2,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 188000  inst.: 18754148 (ipc=99.8) sim_rate=6106 (inst/sec) elapsed = 0:0:51:11 / Sat Apr 14 12:14:04 2018
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(8,0,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 188500  inst.: 18870282 (ipc=100.1) sim_rate=6081 (inst/sec) elapsed = 0:0:51:43 / Sat Apr 14 12:14:36 2018
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(0,6,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 189000  inst.: 18970592 (ipc=100.4) sim_rate=6049 (inst/sec) elapsed = 0:0:52:16 / Sat Apr 14 12:15:09 2018
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(2,1,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 189500  inst.: 19042471 (ipc=100.5) sim_rate=6010 (inst/sec) elapsed = 0:0:52:48 / Sat Apr 14 12:15:41 2018
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(2,3,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 190000  inst.: 19147627 (ipc=100.8) sim_rate=5983 (inst/sec) elapsed = 0:0:53:20 / Sat Apr 14 12:16:13 2018
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(4,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 190500  inst.: 19237821 (ipc=101.0) sim_rate=5952 (inst/sec) elapsed = 0:0:53:52 / Sat Apr 14 12:16:45 2018
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(8,1,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 191000  inst.: 19330163 (ipc=101.2) sim_rate=5920 (inst/sec) elapsed = 0:0:54:25 / Sat Apr 14 12:17:18 2018
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(8,3,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 191500  inst.: 19420663 (ipc=101.4) sim_rate=5890 (inst/sec) elapsed = 0:0:54:57 / Sat Apr 14 12:17:50 2018
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(4,7,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 192000  inst.: 19527855 (ipc=101.7) sim_rate=5864 (inst/sec) elapsed = 0:0:55:30 / Sat Apr 14 12:18:23 2018
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(7,5,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 192500  inst.: 19618607 (ipc=101.9) sim_rate=5833 (inst/sec) elapsed = 0:0:56:03 / Sat Apr 14 12:18:56 2018
GPGPU-Sim uArch: cycles simulated: 193000  inst.: 19704447 (ipc=102.1) sim_rate=5802 (inst/sec) elapsed = 0:0:56:36 / Sat Apr 14 12:19:29 2018
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(2,4,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 193500  inst.: 19803001 (ipc=102.3) sim_rate=5775 (inst/sec) elapsed = 0:0:57:09 / Sat Apr 14 12:20:02 2018
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(8,2,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 194000  inst.: 19892451 (ipc=102.5) sim_rate=5745 (inst/sec) elapsed = 0:0:57:42 / Sat Apr 14 12:20:35 2018
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(4,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 194500  inst.: 19973851 (ipc=102.7) sim_rate=5714 (inst/sec) elapsed = 0:0:58:15 / Sat Apr 14 12:21:08 2018
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(1,5,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 195000  inst.: 20061373 (ipc=102.9) sim_rate=5684 (inst/sec) elapsed = 0:0:58:49 / Sat Apr 14 12:21:42 2018
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(4,6,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 195500  inst.: 20191225 (ipc=103.3) sim_rate=5666 (inst/sec) elapsed = 0:0:59:23 / Sat Apr 14 12:22:16 2018
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(8,4,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 196000  inst.: 20254007 (ipc=103.3) sim_rate=5630 (inst/sec) elapsed = 0:0:59:57 / Sat Apr 14 12:22:50 2018
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(6,4,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 196500  inst.: 20356007 (ipc=103.6) sim_rate=5606 (inst/sec) elapsed = 0:1:00:31 / Sat Apr 14 12:23:24 2018
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(8,0,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 197000  inst.: 20452459 (ipc=103.8) sim_rate=5580 (inst/sec) elapsed = 0:1:01:05 / Sat Apr 14 12:23:58 2018
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(0,4,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 197500  inst.: 20553831 (ipc=104.1) sim_rate=5556 (inst/sec) elapsed = 0:1:01:39 / Sat Apr 14 12:24:32 2018
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(8,0,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 198000  inst.: 20632515 (ipc=104.2) sim_rate=5525 (inst/sec) elapsed = 0:1:02:14 / Sat Apr 14 12:25:07 2018
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(6,7,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 198500  inst.: 20718811 (ipc=104.4) sim_rate=5498 (inst/sec) elapsed = 0:1:02:48 / Sat Apr 14 12:25:41 2018
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(0,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 199000  inst.: 20826721 (ipc=104.7) sim_rate=5476 (inst/sec) elapsed = 0:1:03:23 / Sat Apr 14 12:26:16 2018
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(3,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 199500  inst.: 20923091 (ipc=104.9) sim_rate=5451 (inst/sec) elapsed = 0:1:03:58 / Sat Apr 14 12:26:51 2018
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(1,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 200000  inst.: 21019155 (ipc=105.1) sim_rate=5425 (inst/sec) elapsed = 0:1:04:34 / Sat Apr 14 12:27:27 2018
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(7,1,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 200500  inst.: 21118571 (ipc=105.3) sim_rate=5402 (inst/sec) elapsed = 0:1:05:09 / Sat Apr 14 12:28:02 2018
GPGPU-Sim uArch: cycles simulated: 201000  inst.: 21206359 (ipc=105.5) sim_rate=5376 (inst/sec) elapsed = 0:1:05:44 / Sat Apr 14 12:28:37 2018
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(8,7,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 201500  inst.: 21311371 (ipc=105.8) sim_rate=5354 (inst/sec) elapsed = 0:1:06:20 / Sat Apr 14 12:29:13 2018
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(4,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 202000  inst.: 21388337 (ipc=105.9) sim_rate=5325 (inst/sec) elapsed = 0:1:06:56 / Sat Apr 14 12:29:49 2018
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(1,2,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 202500  inst.: 21486585 (ipc=106.1) sim_rate=5302 (inst/sec) elapsed = 0:1:07:32 / Sat Apr 14 12:30:25 2018
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(0,5,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 203000  inst.: 21583883 (ipc=106.3) sim_rate=5279 (inst/sec) elapsed = 0:1:08:08 / Sat Apr 14 12:31:01 2018
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(1,2,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 203500  inst.: 21673707 (ipc=106.5) sim_rate=5255 (inst/sec) elapsed = 0:1:08:44 / Sat Apr 14 12:31:37 2018
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(5,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 204000  inst.: 21778043 (ipc=106.8) sim_rate=5235 (inst/sec) elapsed = 0:1:09:20 / Sat Apr 14 12:32:13 2018
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(0,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 204500  inst.: 21880351 (ipc=107.0) sim_rate=5213 (inst/sec) elapsed = 0:1:09:57 / Sat Apr 14 12:32:50 2018
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(3,5,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 205000  inst.: 21958609 (ipc=107.1) sim_rate=5187 (inst/sec) elapsed = 0:1:10:33 / Sat Apr 14 12:33:26 2018
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(8,2,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 205500  inst.: 22058857 (ipc=107.3) sim_rate=5166 (inst/sec) elapsed = 0:1:11:10 / Sat Apr 14 12:34:03 2018
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(5,5,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 206000  inst.: 22161807 (ipc=107.6) sim_rate=5145 (inst/sec) elapsed = 0:1:11:47 / Sat Apr 14 12:34:40 2018
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(1,5,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 206500  inst.: 22242463 (ipc=107.7) sim_rate=5120 (inst/sec) elapsed = 0:1:12:24 / Sat Apr 14 12:35:17 2018
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(0,0,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 207000  inst.: 22349289 (ipc=108.0) sim_rate=5101 (inst/sec) elapsed = 0:1:13:01 / Sat Apr 14 12:35:54 2018
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(7,5,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 207500  inst.: 22439035 (ipc=108.1) sim_rate=5077 (inst/sec) elapsed = 0:1:13:39 / Sat Apr 14 12:36:32 2018
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(3,2,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 208000  inst.: 22535623 (ipc=108.3) sim_rate=5056 (inst/sec) elapsed = 0:1:14:17 / Sat Apr 14 12:37:10 2018
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(4,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 208500  inst.: 22621861 (ipc=108.5) sim_rate=5032 (inst/sec) elapsed = 0:1:14:55 / Sat Apr 14 12:37:48 2018
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(6,3,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 209000  inst.: 22739515 (ipc=108.8) sim_rate=5017 (inst/sec) elapsed = 0:1:15:32 / Sat Apr 14 12:38:25 2018
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(1,1,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 209500  inst.: 22817715 (ipc=108.9) sim_rate=4992 (inst/sec) elapsed = 0:1:16:10 / Sat Apr 14 12:39:03 2018
GPGPU-Sim uArch: cycles simulated: 210000  inst.: 22893555 (ipc=109.0) sim_rate=4968 (inst/sec) elapsed = 0:1:16:48 / Sat Apr 14 12:39:41 2018
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(5,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 210500  inst.: 23002275 (ipc=109.3) sim_rate=4949 (inst/sec) elapsed = 0:1:17:27 / Sat Apr 14 12:40:20 2018
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(6,2,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 211000  inst.: 23091291 (ipc=109.4) sim_rate=4928 (inst/sec) elapsed = 0:1:18:05 / Sat Apr 14 12:40:58 2018
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(5,0,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 211500  inst.: 23187085 (ipc=109.6) sim_rate=4908 (inst/sec) elapsed = 0:1:18:44 / Sat Apr 14 12:41:37 2018
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(6,0,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 212000  inst.: 23279345 (ipc=109.8) sim_rate=4888 (inst/sec) elapsed = 0:1:19:22 / Sat Apr 14 12:42:15 2018
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(8,5,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 212500  inst.: 23379455 (ipc=110.0) sim_rate=4869 (inst/sec) elapsed = 0:1:20:01 / Sat Apr 14 12:42:54 2018
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(7,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 213000  inst.: 23467929 (ipc=110.2) sim_rate=4848 (inst/sec) elapsed = 0:1:20:40 / Sat Apr 14 12:43:33 2018
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(5,4,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 213500  inst.: 23556923 (ipc=110.3) sim_rate=4827 (inst/sec) elapsed = 0:1:21:20 / Sat Apr 14 12:44:13 2018
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(1,0,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 214000  inst.: 23669231 (ipc=110.6) sim_rate=4811 (inst/sec) elapsed = 0:1:21:59 / Sat Apr 14 12:44:52 2018
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(3,5,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 214500  inst.: 23751227 (ipc=110.7) sim_rate=4790 (inst/sec) elapsed = 0:1:22:38 / Sat Apr 14 12:45:31 2018
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(7,3,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 215000  inst.: 23837687 (ipc=110.9) sim_rate=4769 (inst/sec) elapsed = 0:1:23:18 / Sat Apr 14 12:46:11 2018
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(1,4,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 215500  inst.: 23952483 (ipc=111.1) sim_rate=4754 (inst/sec) elapsed = 0:1:23:58 / Sat Apr 14 12:46:51 2018
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(1,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 216000  inst.: 24048463 (ipc=111.3) sim_rate=4735 (inst/sec) elapsed = 0:1:24:38 / Sat Apr 14 12:47:31 2018
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(6,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 216500  inst.: 24130087 (ipc=111.5) sim_rate=4714 (inst/sec) elapsed = 0:1:25:18 / Sat Apr 14 12:48:11 2018
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(1,4,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 217000  inst.: 24235649 (ipc=111.7) sim_rate=4698 (inst/sec) elapsed = 0:1:25:58 / Sat Apr 14 12:48:51 2018
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(4,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 217500  inst.: 24337391 (ipc=111.9) sim_rate=4681 (inst/sec) elapsed = 0:1:26:39 / Sat Apr 14 12:49:32 2018
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(6,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 218000  inst.: 24429089 (ipc=112.1) sim_rate=4662 (inst/sec) elapsed = 0:1:27:19 / Sat Apr 14 12:50:12 2018
GPGPU-Sim uArch: cycles simulated: 218500  inst.: 24509687 (ipc=112.2) sim_rate=4641 (inst/sec) elapsed = 0:1:28:00 / Sat Apr 14 12:50:53 2018
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(1,4,0) tid=(3,5,0)
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(5,7,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 219000  inst.: 24635867 (ipc=112.5) sim_rate=4629 (inst/sec) elapsed = 0:1:28:41 / Sat Apr 14 12:51:34 2018
GPGPU-Sim uArch: cycles simulated: 219500  inst.: 24714919 (ipc=112.6) sim_rate=4609 (inst/sec) elapsed = 0:1:29:22 / Sat Apr 14 12:52:15 2018
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(6,4,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 220000  inst.: 24805787 (ipc=112.8) sim_rate=4591 (inst/sec) elapsed = 0:1:30:03 / Sat Apr 14 12:52:56 2018
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(4,6,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 220500  inst.: 24905791 (ipc=113.0) sim_rate=4574 (inst/sec) elapsed = 0:1:30:44 / Sat Apr 14 12:53:37 2018
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(5,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 221000  inst.: 25003269 (ipc=113.1) sim_rate=4557 (inst/sec) elapsed = 0:1:31:26 / Sat Apr 14 12:54:19 2018
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(6,2,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 221500  inst.: 25077729 (ipc=113.2) sim_rate=4537 (inst/sec) elapsed = 0:1:32:07 / Sat Apr 14 12:55:00 2018
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(4,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 222000  inst.: 25178523 (ipc=113.4) sim_rate=4521 (inst/sec) elapsed = 0:1:32:49 / Sat Apr 14 12:55:42 2018
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(4,4,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 222500  inst.: 25300299 (ipc=113.7) sim_rate=4509 (inst/sec) elapsed = 0:1:33:31 / Sat Apr 14 12:56:24 2018
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(3,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 223000  inst.: 25408219 (ipc=113.9) sim_rate=4494 (inst/sec) elapsed = 0:1:34:13 / Sat Apr 14 12:57:06 2018
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(7,4,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 223500  inst.: 25483095 (ipc=114.0) sim_rate=4474 (inst/sec) elapsed = 0:1:34:55 / Sat Apr 14 12:57:48 2018
GPGPU-Sim PTX: 25700000 instructions simulated : ctaid=(4,2,0) tid=(3,6,0)
GPGPU-Sim PTX: 25800000 instructions simulated : ctaid=(5,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 224000  inst.: 25617611 (ipc=114.4) sim_rate=4464 (inst/sec) elapsed = 0:1:35:38 / Sat Apr 14 12:58:31 2018
GPGPU-Sim uArch: cycles simulated: 224500  inst.: 25704501 (ipc=114.5) sim_rate=4447 (inst/sec) elapsed = 0:1:36:20 / Sat Apr 14 12:59:13 2018
GPGPU-Sim PTX: 25900000 instructions simulated : ctaid=(7,1,0) tid=(3,3,0)
GPGPU-Sim PTX: 26000000 instructions simulated : ctaid=(7,5,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 225000  inst.: 25832683 (ipc=114.8) sim_rate=4436 (inst/sec) elapsed = 0:1:37:03 / Sat Apr 14 12:59:56 2018
GPGPU-Sim PTX: 26100000 instructions simulated : ctaid=(5,3,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 225500  inst.: 25915183 (ipc=114.9) sim_rate=4417 (inst/sec) elapsed = 0:1:37:46 / Sat Apr 14 13:00:39 2018
GPGPU-Sim PTX: 26200000 instructions simulated : ctaid=(2,0,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 226000  inst.: 26029683 (ipc=115.2) sim_rate=4405 (inst/sec) elapsed = 0:1:38:29 / Sat Apr 14 13:01:22 2018
GPGPU-Sim PTX: 26300000 instructions simulated : ctaid=(2,6,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 226500  inst.: 26126450 (ipc=115.3) sim_rate=4389 (inst/sec) elapsed = 0:1:39:12 / Sat Apr 14 13:02:05 2018
GPGPU-Sim PTX: 26400000 instructions simulated : ctaid=(6,0,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 227000  inst.: 26220304 (ipc=115.5) sim_rate=4373 (inst/sec) elapsed = 0:1:39:55 / Sat Apr 14 13:02:48 2018
GPGPU-Sim uArch: cycles simulated: 227500  inst.: 26311219 (ipc=115.7) sim_rate=4357 (inst/sec) elapsed = 0:1:40:38 / Sat Apr 14 13:03:31 2018
GPGPU-Sim PTX: 26500000 instructions simulated : ctaid=(6,4,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 228000  inst.: 26402810 (ipc=115.8) sim_rate=4341 (inst/sec) elapsed = 0:1:41:22 / Sat Apr 14 13:04:15 2018
GPGPU-Sim PTX: 26600000 instructions simulated : ctaid=(8,1,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 228500  inst.: 26508038 (ipc=116.0) sim_rate=4327 (inst/sec) elapsed = 0:1:42:06 / Sat Apr 14 13:04:59 2018
GPGPU-Sim PTX: 26700000 instructions simulated : ctaid=(0,4,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 229000  inst.: 26591511 (ipc=116.1) sim_rate=4310 (inst/sec) elapsed = 0:1:42:49 / Sat Apr 14 13:05:42 2018
GPGPU-Sim PTX: 26800000 instructions simulated : ctaid=(0,4,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 229500  inst.: 26694994 (ipc=116.3) sim_rate=4295 (inst/sec) elapsed = 0:1:43:34 / Sat Apr 14 13:06:27 2018
GPGPU-Sim PTX: 26900000 instructions simulated : ctaid=(8,1,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 230000  inst.: 26785301 (ipc=116.5) sim_rate=4280 (inst/sec) elapsed = 0:1:44:18 / Sat Apr 14 13:07:11 2018
GPGPU-Sim PTX: 27000000 instructions simulated : ctaid=(2,1,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 230500  inst.: 26875075 (ipc=116.6) sim_rate=4264 (inst/sec) elapsed = 0:1:45:02 / Sat Apr 14 13:07:55 2018
GPGPU-Sim PTX: 27100000 instructions simulated : ctaid=(2,4,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 231000  inst.: 26958561 (ipc=116.7) sim_rate=4248 (inst/sec) elapsed = 0:1:45:46 / Sat Apr 14 13:08:39 2018
GPGPU-Sim PTX: 27200000 instructions simulated : ctaid=(3,4,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 231500  inst.: 27059327 (ipc=116.9) sim_rate=4233 (inst/sec) elapsed = 0:1:46:31 / Sat Apr 14 13:09:24 2018
GPGPU-Sim PTX: 27300000 instructions simulated : ctaid=(7,5,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 232000  inst.: 27177296 (ipc=117.1) sim_rate=4222 (inst/sec) elapsed = 0:1:47:16 / Sat Apr 14 13:10:09 2018
GPGPU-Sim PTX: 27400000 instructions simulated : ctaid=(3,0,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 232500  inst.: 27285482 (ipc=117.4) sim_rate=4210 (inst/sec) elapsed = 0:1:48:01 / Sat Apr 14 13:10:54 2018
GPGPU-Sim PTX: 27500000 instructions simulated : ctaid=(2,4,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 233000  inst.: 27377786 (ipc=117.5) sim_rate=4195 (inst/sec) elapsed = 0:1:48:46 / Sat Apr 14 13:11:39 2018
GPGPU-Sim PTX: 27600000 instructions simulated : ctaid=(5,2,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 233500  inst.: 27494067 (ipc=117.7) sim_rate=4184 (inst/sec) elapsed = 0:1:49:31 / Sat Apr 14 13:12:24 2018
GPGPU-Sim PTX: 27700000 instructions simulated : ctaid=(1,3,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 234000  inst.: 27594989 (ipc=117.9) sim_rate=4170 (inst/sec) elapsed = 0:1:50:17 / Sat Apr 14 13:13:10 2018
GPGPU-Sim PTX: 27800000 instructions simulated : ctaid=(7,4,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 234500  inst.: 27688705 (ipc=118.1) sim_rate=4156 (inst/sec) elapsed = 0:1:51:02 / Sat Apr 14 13:13:55 2018
GPGPU-Sim PTX: 27900000 instructions simulated : ctaid=(2,2,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 235000  inst.: 27778340 (ipc=118.2) sim_rate=4141 (inst/sec) elapsed = 0:1:51:48 / Sat Apr 14 13:14:41 2018
GPGPU-Sim PTX: 28000000 instructions simulated : ctaid=(6,3,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 235500  inst.: 27892983 (ipc=118.4) sim_rate=4129 (inst/sec) elapsed = 0:1:52:34 / Sat Apr 14 13:15:27 2018
GPGPU-Sim PTX: 28100000 instructions simulated : ctaid=(6,3,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 236000  inst.: 27978599 (ipc=118.6) sim_rate=4114 (inst/sec) elapsed = 0:1:53:20 / Sat Apr 14 13:16:13 2018
GPGPU-Sim PTX: 28200000 instructions simulated : ctaid=(6,0,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 236500  inst.: 28078168 (ipc=118.7) sim_rate=4100 (inst/sec) elapsed = 0:1:54:07 / Sat Apr 14 13:17:00 2018
GPGPU-Sim PTX: 28300000 instructions simulated : ctaid=(4,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 237000  inst.: 28156108 (ipc=118.8) sim_rate=4084 (inst/sec) elapsed = 0:1:54:53 / Sat Apr 14 13:17:46 2018
GPGPU-Sim PTX: 28400000 instructions simulated : ctaid=(2,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 237500  inst.: 28217205 (ipc=118.8) sim_rate=4066 (inst/sec) elapsed = 0:1:55:39 / Sat Apr 14 13:18:32 2018
GPGPU-Sim PTX: 28500000 instructions simulated : ctaid=(7,0,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 238000  inst.: 28302748 (ipc=118.9) sim_rate=4051 (inst/sec) elapsed = 0:1:56:26 / Sat Apr 14 13:19:19 2018
GPGPU-Sim uArch: cycles simulated: 238500  inst.: 28365234 (ipc=118.9) sim_rate=4033 (inst/sec) elapsed = 0:1:57:12 / Sat Apr 14 13:20:05 2018
GPGPU-Sim PTX: 28600000 instructions simulated : ctaid=(8,7,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 239000  inst.: 28437122 (ipc=119.0) sim_rate=4017 (inst/sec) elapsed = 0:1:57:59 / Sat Apr 14 13:20:52 2018
GPGPU-Sim uArch: cycles simulated: 239500  inst.: 28493063 (ipc=119.0) sim_rate=3993 (inst/sec) elapsed = 0:1:58:54 / Sat Apr 14 13:21:47 2018
GPGPU-Sim PTX: 28700000 instructions simulated : ctaid=(8,0,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 240000  inst.: 28558359 (ipc=119.0) sim_rate=3969 (inst/sec) elapsed = 0:1:59:55 / Sat Apr 14 13:22:48 2018
GPGPU-Sim PTX: 28800000 instructions simulated : ctaid=(2,0,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 240500  inst.: 28621103 (ipc=119.0) sim_rate=3944 (inst/sec) elapsed = 0:2:00:56 / Sat Apr 14 13:23:49 2018
GPGPU-Sim uArch: cycles simulated: 241000  inst.: 28690442 (ipc=119.0) sim_rate=3921 (inst/sec) elapsed = 0:2:01:57 / Sat Apr 14 13:24:50 2018
GPGPU-Sim PTX: 28900000 instructions simulated : ctaid=(8,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 241500  inst.: 28770166 (ipc=119.1) sim_rate=3899 (inst/sec) elapsed = 0:2:02:58 / Sat Apr 14 13:25:51 2018
GPGPU-Sim PTX: 29000000 instructions simulated : ctaid=(0,3,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 242000  inst.: 28842257 (ipc=119.2) sim_rate=3876 (inst/sec) elapsed = 0:2:04:00 / Sat Apr 14 13:26:53 2018
GPGPU-Sim PTX: 29100000 instructions simulated : ctaid=(4,2,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 242500  inst.: 28918032 (ipc=119.2) sim_rate=3855 (inst/sec) elapsed = 0:2:05:01 / Sat Apr 14 13:27:54 2018
GPGPU-Sim PTX: 29200000 instructions simulated : ctaid=(7,6,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 243000  inst.: 29000430 (ipc=119.3) sim_rate=3834 (inst/sec) elapsed = 0:2:06:03 / Sat Apr 14 13:28:56 2018
GPGPU-Sim uArch: cycles simulated: 243500  inst.: 29068847 (ipc=119.4) sim_rate=3812 (inst/sec) elapsed = 0:2:07:05 / Sat Apr 14 13:29:58 2018
GPGPU-Sim PTX: 29300000 instructions simulated : ctaid=(5,1,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 244000  inst.: 29148265 (ipc=119.5) sim_rate=3791 (inst/sec) elapsed = 0:2:08:07 / Sat Apr 14 13:31:00 2018
GPGPU-Sim PTX: 29400000 instructions simulated : ctaid=(2,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 244500  inst.: 29217686 (ipc=119.5) sim_rate=3770 (inst/sec) elapsed = 0:2:09:09 / Sat Apr 14 13:32:02 2018
GPGPU-Sim PTX: 29500000 instructions simulated : ctaid=(6,5,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 245000  inst.: 29295208 (ipc=119.6) sim_rate=3750 (inst/sec) elapsed = 0:2:10:11 / Sat Apr 14 13:33:04 2018
GPGPU-Sim uArch: cycles simulated: 245500  inst.: 29361349 (ipc=119.6) sim_rate=3729 (inst/sec) elapsed = 0:2:11:13 / Sat Apr 14 13:34:06 2018
GPGPU-Sim PTX: 29600000 instructions simulated : ctaid=(8,3,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 246000  inst.: 29447424 (ipc=119.7) sim_rate=3711 (inst/sec) elapsed = 0:2:12:15 / Sat Apr 14 13:35:08 2018
GPGPU-Sim PTX: 29700000 instructions simulated : ctaid=(4,3,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 246500  inst.: 29503445 (ipc=119.7) sim_rate=3688 (inst/sec) elapsed = 0:2:13:18 / Sat Apr 14 13:36:11 2018
GPGPU-Sim uArch: cycles simulated: 247000  inst.: 29562132 (ipc=119.7) sim_rate=3667 (inst/sec) elapsed = 0:2:14:20 / Sat Apr 14 13:37:13 2018
GPGPU-Sim PTX: 29800000 instructions simulated : ctaid=(6,0,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 247500  inst.: 29627338 (ipc=119.7) sim_rate=3647 (inst/sec) elapsed = 0:2:15:23 / Sat Apr 14 13:38:16 2018
GPGPU-Sim uArch: cycles simulated: 248000  inst.: 29687345 (ipc=119.7) sim_rate=3627 (inst/sec) elapsed = 0:2:16:25 / Sat Apr 14 13:39:18 2018
GPGPU-Sim PTX: 29900000 instructions simulated : ctaid=(2,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 248500  inst.: 29759484 (ipc=119.8) sim_rate=3608 (inst/sec) elapsed = 0:2:17:28 / Sat Apr 14 13:40:21 2018
GPGPU-Sim PTX: 30000000 instructions simulated : ctaid=(0,6,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 249000  inst.: 29834382 (ipc=119.8) sim_rate=3589 (inst/sec) elapsed = 0:2:18:31 / Sat Apr 14 13:41:24 2018
GPGPU-Sim PTX: 30100000 instructions simulated : ctaid=(0,2,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 249500  inst.: 29904041 (ipc=119.9) sim_rate=3571 (inst/sec) elapsed = 0:2:19:34 / Sat Apr 14 13:42:27 2018
GPGPU-Sim uArch: cycles simulated: 250000  inst.: 29965974 (ipc=119.9) sim_rate=3551 (inst/sec) elapsed = 0:2:20:37 / Sat Apr 14 13:43:30 2018
GPGPU-Sim PTX: 30200000 instructions simulated : ctaid=(8,6,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 250500  inst.: 30032051 (ipc=119.9) sim_rate=3533 (inst/sec) elapsed = 0:2:21:40 / Sat Apr 14 13:44:33 2018
GPGPU-Sim PTX: 30300000 instructions simulated : ctaid=(1,2,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 251000  inst.: 30090239 (ipc=119.9) sim_rate=3513 (inst/sec) elapsed = 0:2:22:44 / Sat Apr 14 13:45:37 2018
GPGPU-Sim uArch: cycles simulated: 251500  inst.: 30147011 (ipc=119.9) sim_rate=3494 (inst/sec) elapsed = 0:2:23:47 / Sat Apr 14 13:46:40 2018
GPGPU-Sim PTX: 30400000 instructions simulated : ctaid=(3,0,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 252000  inst.: 30196569 (ipc=119.8) sim_rate=3474 (inst/sec) elapsed = 0:2:24:50 / Sat Apr 14 13:47:43 2018
GPGPU-Sim uArch: cycles simulated: 252500  inst.: 30246868 (ipc=119.8) sim_rate=3455 (inst/sec) elapsed = 0:2:25:54 / Sat Apr 14 13:48:47 2018
GPGPU-Sim PTX: 30500000 instructions simulated : ctaid=(2,6,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 253000  inst.: 30308051 (ipc=119.8) sim_rate=3437 (inst/sec) elapsed = 0:2:26:58 / Sat Apr 14 13:49:51 2018
GPGPU-Sim uArch: cycles simulated: 253500  inst.: 30367423 (ipc=119.8) sim_rate=3419 (inst/sec) elapsed = 0:2:28:01 / Sat Apr 14 13:50:54 2018
GPGPU-Sim PTX: 30600000 instructions simulated : ctaid=(7,0,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 254000  inst.: 30422643 (ipc=119.8) sim_rate=3401 (inst/sec) elapsed = 0:2:29:05 / Sat Apr 14 13:51:58 2018
GPGPU-Sim PTX: 30700000 instructions simulated : ctaid=(6,2,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 254500  inst.: 30493465 (ipc=119.8) sim_rate=3384 (inst/sec) elapsed = 0:2:30:09 / Sat Apr 14 13:53:02 2018
GPGPU-Sim uArch: cycles simulated: 255000  inst.: 30550741 (ipc=119.8) sim_rate=3366 (inst/sec) elapsed = 0:2:31:14 / Sat Apr 14 13:54:07 2018
GPGPU-Sim PTX: 30800000 instructions simulated : ctaid=(2,2,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 255500  inst.: 30610729 (ipc=119.8) sim_rate=3349 (inst/sec) elapsed = 0:2:32:18 / Sat Apr 14 13:55:11 2018
GPGPU-Sim uArch: cycles simulated: 256000  inst.: 30660349 (ipc=119.8) sim_rate=3331 (inst/sec) elapsed = 0:2:33:22 / Sat Apr 14 13:56:15 2018
GPGPU-Sim PTX: 30900000 instructions simulated : ctaid=(6,3,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 256500  inst.: 30713027 (ipc=119.7) sim_rate=3314 (inst/sec) elapsed = 0:2:34:27 / Sat Apr 14 13:57:20 2018
GPGPU-Sim uArch: cycles simulated: 257000  inst.: 30776641 (ipc=119.8) sim_rate=3298 (inst/sec) elapsed = 0:2:35:31 / Sat Apr 14 13:58:24 2018
GPGPU-Sim PTX: 31000000 instructions simulated : ctaid=(6,4,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 257500  inst.: 30833402 (ipc=119.7) sim_rate=3281 (inst/sec) elapsed = 0:2:36:36 / Sat Apr 14 13:59:29 2018
GPGPU-Sim PTX: 31100000 instructions simulated : ctaid=(8,1,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 258000  inst.: 30898616 (ipc=119.8) sim_rate=3265 (inst/sec) elapsed = 0:2:37:41 / Sat Apr 14 14:00:34 2018
GPGPU-Sim uArch: cycles simulated: 258500  inst.: 30959788 (ipc=119.8) sim_rate=3250 (inst/sec) elapsed = 0:2:38:46 / Sat Apr 14 14:01:39 2018
GPGPU-Sim PTX: 31200000 instructions simulated : ctaid=(4,3,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 259000  inst.: 31022068 (ipc=119.8) sim_rate=3234 (inst/sec) elapsed = 0:2:39:51 / Sat Apr 14 14:02:44 2018
GPGPU-Sim PTX: 31300000 instructions simulated : ctaid=(7,5,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 259500  inst.: 31084564 (ipc=119.8) sim_rate=3219 (inst/sec) elapsed = 0:2:40:56 / Sat Apr 14 14:03:49 2018
GPGPU-Sim uArch: cycles simulated: 260000  inst.: 31144240 (ipc=119.8) sim_rate=3203 (inst/sec) elapsed = 0:2:42:01 / Sat Apr 14 14:04:54 2018
GPGPU-Sim PTX: 31400000 instructions simulated : ctaid=(8,7,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 260500  inst.: 31209168 (ipc=119.8) sim_rate=3188 (inst/sec) elapsed = 0:2:43:07 / Sat Apr 14 14:06:00 2018
GPGPU-Sim uArch: cycles simulated: 261000  inst.: 31261828 (ipc=119.8) sim_rate=3173 (inst/sec) elapsed = 0:2:44:12 / Sat Apr 14 14:07:05 2018
GPGPU-Sim PTX: 31500000 instructions simulated : ctaid=(1,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 261500  inst.: 31329795 (ipc=119.8) sim_rate=3158 (inst/sec) elapsed = 0:2:45:18 / Sat Apr 14 14:08:11 2018
GPGPU-Sim PTX: 31600000 instructions simulated : ctaid=(4,1,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 262000  inst.: 31392493 (ipc=119.8) sim_rate=3144 (inst/sec) elapsed = 0:2:46:24 / Sat Apr 14 14:09:17 2018
GPGPU-Sim uArch: cycles simulated: 262500  inst.: 31449293 (ipc=119.8) sim_rate=3129 (inst/sec) elapsed = 0:2:47:30 / Sat Apr 14 14:10:23 2018
GPGPU-Sim PTX: 31700000 instructions simulated : ctaid=(7,5,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 263000  inst.: 31506323 (ipc=119.8) sim_rate=3114 (inst/sec) elapsed = 0:2:48:36 / Sat Apr 14 14:11:29 2018
GPGPU-Sim uArch: cycles simulated: 263500  inst.: 31570383 (ipc=119.8) sim_rate=3100 (inst/sec) elapsed = 0:2:49:42 / Sat Apr 14 14:12:35 2018
GPGPU-Sim PTX: 31800000 instructions simulated : ctaid=(3,3,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 264000  inst.: 31626427 (ipc=119.8) sim_rate=3089 (inst/sec) elapsed = 0:2:50:37 / Sat Apr 14 14:13:30 2018
GPGPU-Sim PTX: 31900000 instructions simulated : ctaid=(6,4,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 264500  inst.: 31692131 (ipc=119.8) sim_rate=3079 (inst/sec) elapsed = 0:2:51:31 / Sat Apr 14 14:14:24 2018
GPGPU-Sim uArch: cycles simulated: 265000  inst.: 31745810 (ipc=119.8) sim_rate=3068 (inst/sec) elapsed = 0:2:52:25 / Sat Apr 14 14:15:18 2018
GPGPU-Sim PTX: 32000000 instructions simulated : ctaid=(6,4,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 265500  inst.: 31800677 (ipc=119.8) sim_rate=3057 (inst/sec) elapsed = 0:2:53:20 / Sat Apr 14 14:16:13 2018
GPGPU-Sim uArch: cycles simulated: 266000  inst.: 31855925 (ipc=119.8) sim_rate=3047 (inst/sec) elapsed = 0:2:54:13 / Sat Apr 14 14:17:06 2018
GPGPU-Sim PTX: 32100000 instructions simulated : ctaid=(8,6,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 266500  inst.: 31904998 (ipc=119.7) sim_rate=3036 (inst/sec) elapsed = 0:2:55:06 / Sat Apr 14 14:17:59 2018
GPGPU-Sim uArch: cycles simulated: 267000  inst.: 31964352 (ipc=119.7) sim_rate=3027 (inst/sec) elapsed = 0:2:55:59 / Sat Apr 14 14:18:52 2018
GPGPU-Sim PTX: 32200000 instructions simulated : ctaid=(6,0,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 267500  inst.: 32021470 (ipc=119.7) sim_rate=3017 (inst/sec) elapsed = 0:2:56:52 / Sat Apr 14 14:19:45 2018
GPGPU-Sim PTX: 32300000 instructions simulated : ctaid=(1,2,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 268000  inst.: 32086169 (ipc=119.7) sim_rate=3008 (inst/sec) elapsed = 0:2:57:45 / Sat Apr 14 14:20:38 2018
GPGPU-Sim uArch: cycles simulated: 268500  inst.: 32155992 (ipc=119.8) sim_rate=3000 (inst/sec) elapsed = 0:2:58:38 / Sat Apr 14 14:21:31 2018
GPGPU-Sim PTX: 32400000 instructions simulated : ctaid=(2,5,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 269000  inst.: 32230477 (ipc=119.8) sim_rate=2992 (inst/sec) elapsed = 0:2:59:32 / Sat Apr 14 14:22:25 2018
GPGPU-Sim PTX: 32500000 instructions simulated : ctaid=(4,2,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 269500  inst.: 32294371 (ipc=119.8) sim_rate=2983 (inst/sec) elapsed = 0:3:00:25 / Sat Apr 14 14:23:18 2018
GPGPU-Sim uArch: cycles simulated: 270000  inst.: 32353195 (ipc=119.8) sim_rate=2973 (inst/sec) elapsed = 0:3:01:19 / Sat Apr 14 14:24:12 2018
GPGPU-Sim PTX: 32600000 instructions simulated : ctaid=(7,2,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 270500  inst.: 32408429 (ipc=119.8) sim_rate=2964 (inst/sec) elapsed = 0:3:02:13 / Sat Apr 14 14:25:06 2018
GPGPU-Sim uArch: cycles simulated: 271000  inst.: 32459806 (ipc=119.8) sim_rate=2954 (inst/sec) elapsed = 0:3:03:07 / Sat Apr 14 14:26:00 2018
GPGPU-Sim PTX: 32700000 instructions simulated : ctaid=(6,5,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 271500  inst.: 32509579 (ipc=119.7) sim_rate=2944 (inst/sec) elapsed = 0:3:04:01 / Sat Apr 14 14:26:54 2018
GPGPU-Sim uArch: cycles simulated: 272000  inst.: 32550553 (ipc=119.7) sim_rate=2933 (inst/sec) elapsed = 0:3:04:55 / Sat Apr 14 14:27:48 2018
GPGPU-Sim PTX: 32800000 instructions simulated : ctaid=(0,5,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 272500  inst.: 32610542 (ipc=119.7) sim_rate=2924 (inst/sec) elapsed = 0:3:05:49 / Sat Apr 14 14:28:42 2018
GPGPU-Sim PTX: 32900000 instructions simulated : ctaid=(6,2,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 273000  inst.: 32671003 (ipc=119.7) sim_rate=2916 (inst/sec) elapsed = 0:3:06:43 / Sat Apr 14 14:29:36 2018
GPGPU-Sim uArch: cycles simulated: 273500  inst.: 32723140 (ipc=119.6) sim_rate=2906 (inst/sec) elapsed = 0:3:07:37 / Sat Apr 14 14:30:30 2018
GPGPU-Sim PTX: 33000000 instructions simulated : ctaid=(1,2,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 274000  inst.: 32788228 (ipc=119.7) sim_rate=2898 (inst/sec) elapsed = 0:3:08:32 / Sat Apr 14 14:31:25 2018
GPGPU-Sim uArch: cycles simulated: 274500  inst.: 32847420 (ipc=119.7) sim_rate=2889 (inst/sec) elapsed = 0:3:09:26 / Sat Apr 14 14:32:19 2018
GPGPU-Sim PTX: 33100000 instructions simulated : ctaid=(8,6,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 275000  inst.: 32914285 (ipc=119.7) sim_rate=2881 (inst/sec) elapsed = 0:3:10:21 / Sat Apr 14 14:33:14 2018
GPGPU-Sim PTX: 33200000 instructions simulated : ctaid=(7,1,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 275500  inst.: 32981921 (ipc=119.7) sim_rate=2873 (inst/sec) elapsed = 0:3:11:16 / Sat Apr 14 14:34:09 2018
GPGPU-Sim uArch: cycles simulated: 276000  inst.: 33050580 (ipc=119.7) sim_rate=2866 (inst/sec) elapsed = 0:3:12:11 / Sat Apr 14 14:35:04 2018
GPGPU-Sim PTX: 33300000 instructions simulated : ctaid=(3,2,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 276500  inst.: 33112395 (ipc=119.8) sim_rate=2857 (inst/sec) elapsed = 0:3:13:07 / Sat Apr 14 14:36:00 2018
GPGPU-Sim PTX: 33400000 instructions simulated : ctaid=(7,5,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 277000  inst.: 33167168 (ipc=119.7) sim_rate=2848 (inst/sec) elapsed = 0:3:14:02 / Sat Apr 14 14:36:55 2018
GPGPU-Sim uArch: cycles simulated: 277500  inst.: 33215703 (ipc=119.7) sim_rate=2839 (inst/sec) elapsed = 0:3:14:58 / Sat Apr 14 14:37:51 2018
GPGPU-Sim PTX: 33500000 instructions simulated : ctaid=(2,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 278000  inst.: 33268232 (ipc=119.7) sim_rate=2830 (inst/sec) elapsed = 0:3:15:53 / Sat Apr 14 14:38:46 2018
GPGPU-Sim uArch: cycles simulated: 278500  inst.: 33309637 (ipc=119.6) sim_rate=2820 (inst/sec) elapsed = 0:3:16:49 / Sat Apr 14 14:39:42 2018
GPGPU-Sim uArch: cycles simulated: 279000  inst.: 33351977 (ipc=119.5) sim_rate=2810 (inst/sec) elapsed = 0:3:17:45 / Sat Apr 14 14:40:38 2018
GPGPU-Sim PTX: 33600000 instructions simulated : ctaid=(1,1,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 279500  inst.: 33395457 (ipc=119.5) sim_rate=2801 (inst/sec) elapsed = 0:3:18:40 / Sat Apr 14 14:41:33 2018
GPGPU-Sim uArch: cycles simulated: 280000  inst.: 33453044 (ipc=119.5) sim_rate=2793 (inst/sec) elapsed = 0:3:19:36 / Sat Apr 14 14:42:29 2018
GPGPU-Sim PTX: 33700000 instructions simulated : ctaid=(6,1,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 280500  inst.: 33512915 (ipc=119.5) sim_rate=2785 (inst/sec) elapsed = 0:3:20:32 / Sat Apr 14 14:43:25 2018
GPGPU-Sim PTX: 33800000 instructions simulated : ctaid=(2,5,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 281000  inst.: 33576126 (ipc=119.5) sim_rate=2777 (inst/sec) elapsed = 0:3:21:28 / Sat Apr 14 14:44:21 2018
GPGPU-Sim uArch: cycles simulated: 281500  inst.: 33646611 (ipc=119.5) sim_rate=2770 (inst/sec) elapsed = 0:3:22:24 / Sat Apr 14 14:45:17 2018
GPGPU-Sim PTX: 33900000 instructions simulated : ctaid=(4,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 282000  inst.: 33714766 (ipc=119.6) sim_rate=2763 (inst/sec) elapsed = 0:3:23:21 / Sat Apr 14 14:46:14 2018
GPGPU-Sim PTX: 34000000 instructions simulated : ctaid=(6,6,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 282500  inst.: 33768680 (ipc=119.5) sim_rate=2755 (inst/sec) elapsed = 0:3:24:17 / Sat Apr 14 14:47:10 2018
GPGPU-Sim uArch: cycles simulated: 283000  inst.: 33828265 (ipc=119.5) sim_rate=2747 (inst/sec) elapsed = 0:3:25:14 / Sat Apr 14 14:48:07 2018
GPGPU-Sim PTX: 34100000 instructions simulated : ctaid=(3,5,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 283500  inst.: 33898983 (ipc=119.6) sim_rate=2740 (inst/sec) elapsed = 0:3:26:11 / Sat Apr 14 14:49:04 2018
GPGPU-Sim uArch: cycles simulated: 284000  inst.: 33947061 (ipc=119.5) sim_rate=2731 (inst/sec) elapsed = 0:3:27:08 / Sat Apr 14 14:50:01 2018
GPGPU-Sim PTX: 34200000 instructions simulated : ctaid=(5,2,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 284500  inst.: 34001091 (ipc=119.5) sim_rate=2723 (inst/sec) elapsed = 0:3:28:05 / Sat Apr 14 14:50:58 2018
GPGPU-Sim uArch: cycles simulated: 285000  inst.: 34045073 (ipc=119.5) sim_rate=2714 (inst/sec) elapsed = 0:3:29:02 / Sat Apr 14 14:51:55 2018
GPGPU-Sim PTX: 34300000 instructions simulated : ctaid=(1,0,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 285500  inst.: 34095551 (ipc=119.4) sim_rate=2706 (inst/sec) elapsed = 0:3:29:59 / Sat Apr 14 14:52:52 2018
GPGPU-Sim uArch: cycles simulated: 286000  inst.: 34143636 (ipc=119.4) sim_rate=2697 (inst/sec) elapsed = 0:3:30:56 / Sat Apr 14 14:53:49 2018
GPGPU-Sim PTX: 34400000 instructions simulated : ctaid=(7,2,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 286500  inst.: 34204907 (ipc=119.4) sim_rate=2690 (inst/sec) elapsed = 0:3:31:53 / Sat Apr 14 14:54:46 2018
GPGPU-Sim PTX: 34500000 instructions simulated : ctaid=(5,0,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 287000  inst.: 34258151 (ipc=119.4) sim_rate=2682 (inst/sec) elapsed = 0:3:32:50 / Sat Apr 14 14:55:43 2018
GPGPU-Sim uArch: cycles simulated: 287500  inst.: 34319207 (ipc=119.4) sim_rate=2675 (inst/sec) elapsed = 0:3:33:48 / Sat Apr 14 14:56:41 2018
GPGPU-Sim PTX: 34600000 instructions simulated : ctaid=(3,1,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 288000  inst.: 34386293 (ipc=119.4) sim_rate=2668 (inst/sec) elapsed = 0:3:34:46 / Sat Apr 14 14:57:39 2018
GPGPU-Sim PTX: 34700000 instructions simulated : ctaid=(2,6,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 288500  inst.: 34449366 (ipc=119.4) sim_rate=2661 (inst/sec) elapsed = 0:3:35:43 / Sat Apr 14 14:58:36 2018
GPGPU-Sim uArch: cycles simulated: 289000  inst.: 34512104 (ipc=119.4) sim_rate=2654 (inst/sec) elapsed = 0:3:36:41 / Sat Apr 14 14:59:34 2018
GPGPU-Sim PTX: 34800000 instructions simulated : ctaid=(7,0,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 289500  inst.: 34579032 (ipc=119.4) sim_rate=2647 (inst/sec) elapsed = 0:3:37:39 / Sat Apr 14 15:00:32 2018
GPGPU-Sim uArch: cycles simulated: 290000  inst.: 34632696 (ipc=119.4) sim_rate=2640 (inst/sec) elapsed = 0:3:38:37 / Sat Apr 14 15:01:30 2018
GPGPU-Sim PTX: 34900000 instructions simulated : ctaid=(3,0,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 290500  inst.: 34693542 (ipc=119.4) sim_rate=2633 (inst/sec) elapsed = 0:3:39:35 / Sat Apr 14 15:02:28 2018
GPGPU-Sim PTX: 35000000 instructions simulated : ctaid=(5,4,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 291000  inst.: 34747195 (ipc=119.4) sim_rate=2625 (inst/sec) elapsed = 0:3:40:34 / Sat Apr 14 15:03:27 2018
GPGPU-Sim uArch: cycles simulated: 291500  inst.: 34802943 (ipc=119.4) sim_rate=2618 (inst/sec) elapsed = 0:3:41:32 / Sat Apr 14 15:04:25 2018
GPGPU-Sim PTX: 35100000 instructions simulated : ctaid=(0,6,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 292000  inst.: 34868181 (ipc=119.4) sim_rate=2611 (inst/sec) elapsed = 0:3:42:30 / Sat Apr 14 15:05:23 2018
GPGPU-Sim uArch: cycles simulated: 292500  inst.: 34932456 (ipc=119.4) sim_rate=2605 (inst/sec) elapsed = 0:3:43:29 / Sat Apr 14 15:06:22 2018
GPGPU-Sim PTX: 35200000 instructions simulated : ctaid=(7,2,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 293000  inst.: 34987320 (ipc=119.4) sim_rate=2598 (inst/sec) elapsed = 0:3:44:27 / Sat Apr 14 15:07:20 2018
GPGPU-Sim PTX: 35300000 instructions simulated : ctaid=(4,7,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 293500  inst.: 35042663 (ipc=119.4) sim_rate=2590 (inst/sec) elapsed = 0:3:45:26 / Sat Apr 14 15:08:19 2018
GPGPU-Sim uArch: cycles simulated: 294000  inst.: 35089454 (ipc=119.4) sim_rate=2582 (inst/sec) elapsed = 0:3:46:25 / Sat Apr 14 15:09:18 2018
GPGPU-Sim uArch: cycles simulated: 294500  inst.: 35130680 (ipc=119.3) sim_rate=2574 (inst/sec) elapsed = 0:3:47:23 / Sat Apr 14 15:10:16 2018
GPGPU-Sim PTX: 35400000 instructions simulated : ctaid=(4,6,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 295000  inst.: 35191310 (ipc=119.3) sim_rate=2568 (inst/sec) elapsed = 0:3:48:22 / Sat Apr 14 15:11:15 2018
GPGPU-Sim PTX: 35500000 instructions simulated : ctaid=(2,3,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 295500  inst.: 35250147 (ipc=119.3) sim_rate=2561 (inst/sec) elapsed = 0:3:49:22 / Sat Apr 14 15:12:15 2018
GPGPU-Sim uArch: cycles simulated: 296000  inst.: 35312839 (ipc=119.3) sim_rate=2555 (inst/sec) elapsed = 0:3:50:21 / Sat Apr 14 15:13:14 2018
GPGPU-Sim PTX: 35600000 instructions simulated : ctaid=(7,0,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 296500  inst.: 35380852 (ipc=119.3) sim_rate=2549 (inst/sec) elapsed = 0:3:51:20 / Sat Apr 14 15:14:13 2018
GPGPU-Sim PTX: 35700000 instructions simulated : ctaid=(2,3,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 297000  inst.: 35441523 (ipc=119.3) sim_rate=2542 (inst/sec) elapsed = 0:3:52:20 / Sat Apr 14 15:15:13 2018
GPGPU-Sim uArch: cycles simulated: 297500  inst.: 35508453 (ipc=119.4) sim_rate=2536 (inst/sec) elapsed = 0:3:53:19 / Sat Apr 14 15:16:12 2018
GPGPU-Sim PTX: 35800000 instructions simulated : ctaid=(8,5,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 298000  inst.: 35571832 (ipc=119.4) sim_rate=2530 (inst/sec) elapsed = 0:3:54:19 / Sat Apr 14 15:17:12 2018
GPGPU-Sim PTX: 35900000 instructions simulated : ctaid=(3,2,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 298500  inst.: 35641479 (ipc=119.4) sim_rate=2524 (inst/sec) elapsed = 0:3:55:19 / Sat Apr 14 15:18:12 2018
GPGPU-Sim uArch: cycles simulated: 299000  inst.: 35705905 (ipc=119.4) sim_rate=2518 (inst/sec) elapsed = 0:3:56:19 / Sat Apr 14 15:19:12 2018
GPGPU-Sim PTX: 36000000 instructions simulated : ctaid=(3,0,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 299500  inst.: 35757861 (ipc=119.4) sim_rate=2511 (inst/sec) elapsed = 0:3:57:19 / Sat Apr 14 15:20:12 2018
GPGPU-Sim uArch: cycles simulated: 300000  inst.: 35805447 (ipc=119.4) sim_rate=2504 (inst/sec) elapsed = 0:3:58:19 / Sat Apr 14 15:21:12 2018
GPGPU-Sim PTX: 36100000 instructions simulated : ctaid=(3,5,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 300500  inst.: 35846793 (ipc=119.3) sim_rate=2496 (inst/sec) elapsed = 0:3:59:19 / Sat Apr 14 15:22:12 2018
GPGPU-Sim uArch: cycles simulated: 301000  inst.: 35901995 (ipc=119.3) sim_rate=2489 (inst/sec) elapsed = 0:4:00:20 / Sat Apr 14 15:23:13 2018
GPGPU-Sim PTX: 36200000 instructions simulated : ctaid=(4,3,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 301500  inst.: 35961502 (ipc=119.3) sim_rate=2483 (inst/sec) elapsed = 0:4:01:20 / Sat Apr 14 15:24:13 2018
GPGPU-Sim uArch: cycles simulated: 302000  inst.: 36021040 (ipc=119.3) sim_rate=2477 (inst/sec) elapsed = 0:4:02:21 / Sat Apr 14 15:25:14 2018
GPGPU-Sim PTX: 36300000 instructions simulated : ctaid=(7,1,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 302500  inst.: 36077354 (ipc=119.3) sim_rate=2470 (inst/sec) elapsed = 0:4:03:22 / Sat Apr 14 15:26:15 2018
GPGPU-Sim PTX: 36400000 instructions simulated : ctaid=(2,5,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 303000  inst.: 36136326 (ipc=119.3) sim_rate=2464 (inst/sec) elapsed = 0:4:04:23 / Sat Apr 14 15:27:16 2018
GPGPU-Sim uArch: cycles simulated: 303500  inst.: 36184994 (ipc=119.2) sim_rate=2457 (inst/sec) elapsed = 0:4:05:24 / Sat Apr 14 15:28:17 2018
GPGPU-Sim PTX: 36500000 instructions simulated : ctaid=(1,6,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 304000  inst.: 36238274 (ipc=119.2) sim_rate=2451 (inst/sec) elapsed = 0:4:06:25 / Sat Apr 14 15:29:18 2018
GPGPU-Sim uArch: cycles simulated: 304500  inst.: 36303270 (ipc=119.2) sim_rate=2445 (inst/sec) elapsed = 0:4:07:26 / Sat Apr 14 15:30:19 2018
GPGPU-Sim PTX: 36600000 instructions simulated : ctaid=(2,3,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 305000  inst.: 36364912 (ipc=119.2) sim_rate=2439 (inst/sec) elapsed = 0:4:08:27 / Sat Apr 14 15:31:20 2018
GPGPU-Sim uArch: cycles simulated: 305500  inst.: 36423122 (ipc=119.2) sim_rate=2433 (inst/sec) elapsed = 0:4:09:29 / Sat Apr 14 15:32:22 2018
GPGPU-Sim PTX: 36700000 instructions simulated : ctaid=(5,3,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 306000  inst.: 36487842 (ipc=119.2) sim_rate=2427 (inst/sec) elapsed = 0:4:10:31 / Sat Apr 14 15:33:24 2018
GPGPU-Sim PTX: 36800000 instructions simulated : ctaid=(6,4,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 306500  inst.: 36548820 (ipc=119.2) sim_rate=2421 (inst/sec) elapsed = 0:4:11:33 / Sat Apr 14 15:34:26 2018
GPGPU-Sim uArch: cycles simulated: 307000  inst.: 36603226 (ipc=119.2) sim_rate=2415 (inst/sec) elapsed = 0:4:12:35 / Sat Apr 14 15:35:28 2018
GPGPU-Sim PTX: 36900000 instructions simulated : ctaid=(2,3,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 307500  inst.: 36665794 (ipc=119.2) sim_rate=2409 (inst/sec) elapsed = 0:4:13:37 / Sat Apr 14 15:36:30 2018
GPGPU-Sim uArch: cycles simulated: 308000  inst.: 36716710 (ipc=119.2) sim_rate=2403 (inst/sec) elapsed = 0:4:14:39 / Sat Apr 14 15:37:32 2018
GPGPU-Sim PTX: 37000000 instructions simulated : ctaid=(0,0,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 308500  inst.: 36770863 (ipc=119.2) sim_rate=2396 (inst/sec) elapsed = 0:4:15:41 / Sat Apr 14 15:38:34 2018
GPGPU-Sim uArch: cycles simulated: 309000  inst.: 36821969 (ipc=119.2) sim_rate=2390 (inst/sec) elapsed = 0:4:16:44 / Sat Apr 14 15:39:37 2018
GPGPU-Sim PTX: 37100000 instructions simulated : ctaid=(0,2,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 309500  inst.: 36875365 (ipc=119.1) sim_rate=2384 (inst/sec) elapsed = 0:4:17:46 / Sat Apr 14 15:40:39 2018
GPGPU-Sim PTX: 37200000 instructions simulated : ctaid=(4,0,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 310000  inst.: 36929543 (ipc=119.1) sim_rate=2378 (inst/sec) elapsed = 0:4:18:49 / Sat Apr 14 15:41:42 2018
GPGPU-Sim uArch: cycles simulated: 310500  inst.: 36991298 (ipc=119.1) sim_rate=2372 (inst/sec) elapsed = 0:4:19:51 / Sat Apr 14 15:42:44 2018
GPGPU-Sim PTX: 37300000 instructions simulated : ctaid=(2,0,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 311000  inst.: 37049776 (ipc=119.1) sim_rate=2366 (inst/sec) elapsed = 0:4:20:54 / Sat Apr 14 15:43:47 2018
GPGPU-Sim uArch: cycles simulated: 311500  inst.: 37109756 (ipc=119.1) sim_rate=2361 (inst/sec) elapsed = 0:4:21:57 / Sat Apr 14 15:44:50 2018
GPGPU-Sim PTX: 37400000 instructions simulated : ctaid=(7,6,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 312000  inst.: 37177073 (ipc=119.2) sim_rate=2355 (inst/sec) elapsed = 0:4:23:00 / Sat Apr 14 15:45:53 2018
GPGPU-Sim PTX: 37500000 instructions simulated : ctaid=(1,2,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 312500  inst.: 37240633 (ipc=119.2) sim_rate=2350 (inst/sec) elapsed = 0:4:24:03 / Sat Apr 14 15:46:56 2018
GPGPU-Sim uArch: cycles simulated: 313000  inst.: 37301471 (ipc=119.2) sim_rate=2345 (inst/sec) elapsed = 0:4:25:06 / Sat Apr 14 15:47:59 2018
GPGPU-Sim PTX: 37600000 instructions simulated : ctaid=(6,3,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 313500  inst.: 37378501 (ipc=119.2) sim_rate=2340 (inst/sec) elapsed = 0:4:26:10 / Sat Apr 14 15:49:03 2018
GPGPU-Sim PTX: 37700000 instructions simulated : ctaid=(7,4,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 314000  inst.: 37436214 (ipc=119.2) sim_rate=2334 (inst/sec) elapsed = 0:4:27:13 / Sat Apr 14 15:50:06 2018
GPGPU-Sim uArch: cycles simulated: 314500  inst.: 37496130 (ipc=119.2) sim_rate=2329 (inst/sec) elapsed = 0:4:28:16 / Sat Apr 14 15:51:09 2018
GPGPU-Sim PTX: 37800000 instructions simulated : ctaid=(2,4,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 315000  inst.: 37550169 (ipc=119.2) sim_rate=2323 (inst/sec) elapsed = 0:4:29:19 / Sat Apr 14 15:52:12 2018
GPGPU-Sim uArch: cycles simulated: 315500  inst.: 37601728 (ipc=119.2) sim_rate=2317 (inst/sec) elapsed = 0:4:30:23 / Sat Apr 14 15:53:16 2018
GPGPU-Sim PTX: 37900000 instructions simulated : ctaid=(0,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 316000  inst.: 37656765 (ipc=119.2) sim_rate=2312 (inst/sec) elapsed = 0:4:31:26 / Sat Apr 14 15:54:19 2018
GPGPU-Sim uArch: cycles simulated: 316500  inst.: 37714215 (ipc=119.2) sim_rate=2306 (inst/sec) elapsed = 0:4:32:29 / Sat Apr 14 15:55:22 2018
GPGPU-Sim PTX: 38000000 instructions simulated : ctaid=(2,4,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 317000  inst.: 37774597 (ipc=119.2) sim_rate=2301 (inst/sec) elapsed = 0:4:33:33 / Sat Apr 14 15:56:26 2018
GPGPU-Sim PTX: 38100000 instructions simulated : ctaid=(8,6,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 317500  inst.: 37838042 (ipc=119.2) sim_rate=2296 (inst/sec) elapsed = 0:4:34:37 / Sat Apr 14 15:57:30 2018
GPGPU-Sim uArch: cycles simulated: 318000  inst.: 37901333 (ipc=119.2) sim_rate=2291 (inst/sec) elapsed = 0:4:35:41 / Sat Apr 14 15:58:34 2018
GPGPU-Sim PTX: 38200000 instructions simulated : ctaid=(8,4,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 318500  inst.: 37961881 (ipc=119.2) sim_rate=2286 (inst/sec) elapsed = 0:4:36:45 / Sat Apr 14 15:59:38 2018
GPGPU-Sim PTX: 38300000 instructions simulated : ctaid=(0,2,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 319000  inst.: 38022000 (ipc=119.2) sim_rate=2281 (inst/sec) elapsed = 0:4:37:49 / Sat Apr 14 16:00:42 2018
GPGPU-Sim uArch: cycles simulated: 319500  inst.: 38085852 (ipc=119.2) sim_rate=2275 (inst/sec) elapsed = 0:4:38:54 / Sat Apr 14 16:01:47 2018
GPGPU-Sim PTX: 38400000 instructions simulated : ctaid=(0,2,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 320000  inst.: 38143763 (ipc=119.2) sim_rate=2270 (inst/sec) elapsed = 0:4:39:58 / Sat Apr 14 16:02:51 2018
GPGPU-Sim uArch: cycles simulated: 320500  inst.: 38199439 (ipc=119.2) sim_rate=2265 (inst/sec) elapsed = 0:4:41:03 / Sat Apr 14 16:03:56 2018
GPGPU-Sim PTX: 38500000 instructions simulated : ctaid=(8,0,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 321000  inst.: 38251887 (ipc=119.2) sim_rate=2259 (inst/sec) elapsed = 0:4:42:07 / Sat Apr 14 16:05:00 2018
GPGPU-Sim PTX: 38600000 instructions simulated : ctaid=(8,5,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 321500  inst.: 38315485 (ipc=119.2) sim_rate=2254 (inst/sec) elapsed = 0:4:43:12 / Sat Apr 14 16:06:05 2018
GPGPU-Sim uArch: cycles simulated: 322000  inst.: 38375398 (ipc=119.2) sim_rate=2249 (inst/sec) elapsed = 0:4:44:17 / Sat Apr 14 16:07:10 2018
GPGPU-Sim PTX: 38700000 instructions simulated : ctaid=(8,1,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 322500  inst.: 38435650 (ipc=119.2) sim_rate=2244 (inst/sec) elapsed = 0:4:45:22 / Sat Apr 14 16:08:15 2018
GPGPU-Sim uArch: cycles simulated: 323000  inst.: 38496250 (ipc=119.2) sim_rate=2239 (inst/sec) elapsed = 0:4:46:28 / Sat Apr 14 16:09:21 2018
GPGPU-Sim PTX: 38800000 instructions simulated : ctaid=(6,5,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 323500  inst.: 38557397 (ipc=119.2) sim_rate=2234 (inst/sec) elapsed = 0:4:47:33 / Sat Apr 14 16:10:26 2018
GPGPU-Sim PTX: 38900000 instructions simulated : ctaid=(6,4,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 324000  inst.: 38625268 (ipc=119.2) sim_rate=2230 (inst/sec) elapsed = 0:4:48:39 / Sat Apr 14 16:11:32 2018
GPGPU-Sim uArch: cycles simulated: 324500  inst.: 38679612 (ipc=119.2) sim_rate=2225 (inst/sec) elapsed = 0:4:49:44 / Sat Apr 14 16:12:37 2018
GPGPU-Sim PTX: 39000000 instructions simulated : ctaid=(5,2,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 325000  inst.: 38736489 (ipc=119.2) sim_rate=2219 (inst/sec) elapsed = 0:4:50:50 / Sat Apr 14 16:13:43 2018
GPGPU-Sim uArch: cycles simulated: 325500  inst.: 38800369 (ipc=119.2) sim_rate=2215 (inst/sec) elapsed = 0:4:51:56 / Sat Apr 14 16:14:49 2018
GPGPU-Sim PTX: 39100000 instructions simulated : ctaid=(1,5,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 326000  inst.: 38854600 (ipc=119.2) sim_rate=2209 (inst/sec) elapsed = 0:4:53:02 / Sat Apr 14 16:15:55 2018
GPGPU-Sim PTX: 39200000 instructions simulated : ctaid=(3,2,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 326500  inst.: 38911784 (ipc=119.2) sim_rate=2204 (inst/sec) elapsed = 0:4:54:08 / Sat Apr 14 16:17:01 2018
GPGPU-Sim uArch: cycles simulated: 327000  inst.: 38971270 (ipc=119.2) sim_rate=2200 (inst/sec) elapsed = 0:4:55:14 / Sat Apr 14 16:18:07 2018
GPGPU-Sim PTX: 39300000 instructions simulated : ctaid=(1,5,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 327500  inst.: 39028222 (ipc=119.2) sim_rate=2195 (inst/sec) elapsed = 0:4:56:20 / Sat Apr 14 16:19:13 2018
GPGPU-Sim uArch: cycles simulated: 328000  inst.: 39097951 (ipc=119.2) sim_rate=2190 (inst/sec) elapsed = 0:4:57:26 / Sat Apr 14 16:20:19 2018
GPGPU-Sim PTX: 39400000 instructions simulated : ctaid=(2,3,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 328500  inst.: 39168223 (ipc=119.2) sim_rate=2186 (inst/sec) elapsed = 0:4:58:32 / Sat Apr 14 16:21:25 2018
GPGPU-Sim PTX: 39500000 instructions simulated : ctaid=(4,0,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 329000  inst.: 39245012 (ipc=119.3) sim_rate=2183 (inst/sec) elapsed = 0:4:59:37 / Sat Apr 14 16:22:30 2018
GPGPU-Sim PTX: 39600000 instructions simulated : ctaid=(0,5,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 329500  inst.: 39303929 (ipc=119.3) sim_rate=2178 (inst/sec) elapsed = 0:5:00:43 / Sat Apr 14 16:23:36 2018
GPGPU-Sim uArch: cycles simulated: 330000  inst.: 39363810 (ipc=119.3) sim_rate=2173 (inst/sec) elapsed = 0:5:01:49 / Sat Apr 14 16:24:42 2018
GPGPU-Sim PTX: 39700000 instructions simulated : ctaid=(2,6,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 330500  inst.: 39417885 (ipc=119.3) sim_rate=2168 (inst/sec) elapsed = 0:5:02:55 / Sat Apr 14 16:25:48 2018
GPGPU-Sim uArch: cycles simulated: 331000  inst.: 39467660 (ipc=119.2) sim_rate=2163 (inst/sec) elapsed = 0:5:04:01 / Sat Apr 14 16:26:54 2018
GPGPU-Sim PTX: 39800000 instructions simulated : ctaid=(3,5,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 331500  inst.: 39524757 (ipc=119.2) sim_rate=2158 (inst/sec) elapsed = 0:5:05:07 / Sat Apr 14 16:28:00 2018
GPGPU-Sim uArch: cycles simulated: 332000  inst.: 39584928 (ipc=119.2) sim_rate=2154 (inst/sec) elapsed = 0:5:06:13 / Sat Apr 14 16:29:06 2018
GPGPU-Sim PTX: 39900000 instructions simulated : ctaid=(4,2,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 332500  inst.: 39637308 (ipc=119.2) sim_rate=2149 (inst/sec) elapsed = 0:5:07:19 / Sat Apr 14 16:30:12 2018
GPGPU-Sim PTX: 40000000 instructions simulated : ctaid=(5,2,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 333000  inst.: 39705937 (ipc=119.2) sim_rate=2145 (inst/sec) elapsed = 0:5:08:26 / Sat Apr 14 16:31:19 2018
GPGPU-Sim uArch: cycles simulated: 333500  inst.: 39761901 (ipc=119.2) sim_rate=2140 (inst/sec) elapsed = 0:5:09:32 / Sat Apr 14 16:32:25 2018
GPGPU-Sim PTX: 40100000 instructions simulated : ctaid=(0,2,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 334000  inst.: 39823676 (ipc=119.2) sim_rate=2136 (inst/sec) elapsed = 0:5:10:40 / Sat Apr 14 16:33:33 2018
GPGPU-Sim uArch: cycles simulated: 334500  inst.: 39889076 (ipc=119.2) sim_rate=2132 (inst/sec) elapsed = 0:5:11:47 / Sat Apr 14 16:34:40 2018
GPGPU-Sim PTX: 40200000 instructions simulated : ctaid=(2,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 335000  inst.: 39969365 (ipc=119.3) sim_rate=2128 (inst/sec) elapsed = 0:5:12:54 / Sat Apr 14 16:35:47 2018
GPGPU-Sim PTX: 40300000 instructions simulated : ctaid=(7,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 335500  inst.: 40039068 (ipc=119.3) sim_rate=2125 (inst/sec) elapsed = 0:5:14:01 / Sat Apr 14 16:36:54 2018
GPGPU-Sim PTX: 40400000 instructions simulated : ctaid=(6,2,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 336000  inst.: 40110221 (ipc=119.4) sim_rate=2119 (inst/sec) elapsed = 0:5:15:20 / Sat Apr 14 16:38:13 2018
GPGPU-Sim uArch: cycles simulated: 336500  inst.: 40174920 (ipc=119.4) sim_rate=2113 (inst/sec) elapsed = 0:5:16:45 / Sat Apr 14 16:39:38 2018
GPGPU-Sim PTX: 40500000 instructions simulated : ctaid=(0,4,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 337000  inst.: 40234345 (ipc=119.4) sim_rate=2107 (inst/sec) elapsed = 0:5:18:13 / Sat Apr 14 16:41:06 2018
GPGPU-Sim uArch: cycles simulated: 337500  inst.: 40285214 (ipc=119.4) sim_rate=2100 (inst/sec) elapsed = 0:5:19:41 / Sat Apr 14 16:42:34 2018
GPGPU-Sim PTX: 40600000 instructions simulated : ctaid=(8,7,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 338000  inst.: 40329591 (ipc=119.3) sim_rate=2093 (inst/sec) elapsed = 0:5:21:08 / Sat Apr 14 16:44:01 2018
GPGPU-Sim uArch: cycles simulated: 338500  inst.: 40389592 (ipc=119.3) sim_rate=2086 (inst/sec) elapsed = 0:5:22:37 / Sat Apr 14 16:45:30 2018
GPGPU-Sim PTX: 40700000 instructions simulated : ctaid=(2,1,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 339000  inst.: 40456762 (ipc=119.3) sim_rate=2080 (inst/sec) elapsed = 0:5:24:04 / Sat Apr 14 16:46:57 2018
GPGPU-Sim PTX: 40800000 instructions simulated : ctaid=(5,0,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 339500  inst.: 40521437 (ipc=119.4) sim_rate=2074 (inst/sec) elapsed = 0:5:25:32 / Sat Apr 14 16:48:25 2018
GPGPU-Sim PTX: 40900000 instructions simulated : ctaid=(8,0,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 340000  inst.: 40592187 (ipc=119.4) sim_rate=2068 (inst/sec) elapsed = 0:5:27:01 / Sat Apr 14 16:49:54 2018
GPGPU-Sim uArch: cycles simulated: 340500  inst.: 40649752 (ipc=119.4) sim_rate=2062 (inst/sec) elapsed = 0:5:28:27 / Sat Apr 14 16:51:20 2018
GPGPU-Sim PTX: 41000000 instructions simulated : ctaid=(2,4,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 341000  inst.: 40717403 (ipc=119.4) sim_rate=2057 (inst/sec) elapsed = 0:5:29:51 / Sat Apr 14 16:52:44 2018
GPGPU-Sim uArch: cycles simulated: 341500  inst.: 40780859 (ipc=119.4) sim_rate=2051 (inst/sec) elapsed = 0:5:31:16 / Sat Apr 14 16:54:09 2018
GPGPU-Sim PTX: 41100000 instructions simulated : ctaid=(0,0,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 342000  inst.: 40843300 (ipc=119.4) sim_rate=2046 (inst/sec) elapsed = 0:5:32:42 / Sat Apr 14 16:55:35 2018
GPGPU-Sim PTX: 41200000 instructions simulated : ctaid=(5,2,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 342500  inst.: 40917211 (ipc=119.5) sim_rate=2040 (inst/sec) elapsed = 0:5:34:08 / Sat Apr 14 16:57:01 2018
GPGPU-Sim uArch: cycles simulated: 343000  inst.: 40983846 (ipc=119.5) sim_rate=2035 (inst/sec) elapsed = 0:5:35:35 / Sat Apr 14 16:58:28 2018
GPGPU-Sim PTX: 41300000 instructions simulated : ctaid=(2,6,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 343500  inst.: 41047352 (ipc=119.5) sim_rate=2029 (inst/sec) elapsed = 0:5:37:02 / Sat Apr 14 16:59:55 2018
GPGPU-Sim PTX: 41400000 instructions simulated : ctaid=(4,4,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 344000  inst.: 41101111 (ipc=119.5) sim_rate=2024 (inst/sec) elapsed = 0:5:38:26 / Sat Apr 14 17:01:19 2018
GPGPU-Sim uArch: cycles simulated: 344500  inst.: 41161701 (ipc=119.5) sim_rate=2018 (inst/sec) elapsed = 0:5:39:51 / Sat Apr 14 17:02:44 2018
GPGPU-Sim PTX: 41500000 instructions simulated : ctaid=(0,1,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 345000  inst.: 41237335 (ipc=119.5) sim_rate=2014 (inst/sec) elapsed = 0:5:41:13 / Sat Apr 14 17:04:06 2018
GPGPU-Sim PTX: 41600000 instructions simulated : ctaid=(2,2,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 345500  inst.: 41306863 (ipc=119.6) sim_rate=2009 (inst/sec) elapsed = 0:5:42:36 / Sat Apr 14 17:05:29 2018
GPGPU-Sim uArch: cycles simulated: 346000  inst.: 41368946 (ipc=119.6) sim_rate=2004 (inst/sec) elapsed = 0:5:44:01 / Sat Apr 14 17:06:54 2018
GPGPU-Sim PTX: 41700000 instructions simulated : ctaid=(1,3,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 346500  inst.: 41431485 (ipc=119.6) sim_rate=1999 (inst/sec) elapsed = 0:5:45:19 / Sat Apr 14 17:08:12 2018
GPGPU-Sim PTX: 41800000 instructions simulated : ctaid=(4,4,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 347000  inst.: 41483545 (ipc=119.5) sim_rate=1995 (inst/sec) elapsed = 0:5:46:28 / Sat Apr 14 17:09:21 2018
GPGPU-Sim uArch: cycles simulated: 347500  inst.: 41537182 (ipc=119.5) sim_rate=1991 (inst/sec) elapsed = 0:5:47:36 / Sat Apr 14 17:10:29 2018
GPGPU-Sim PTX: 41900000 instructions simulated : ctaid=(1,1,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 348000  inst.: 41580996 (ipc=119.5) sim_rate=1987 (inst/sec) elapsed = 0:5:48:46 / Sat Apr 14 17:11:39 2018
GPGPU-Sim uArch: cycles simulated: 348500  inst.: 41624319 (ipc=119.4) sim_rate=1982 (inst/sec) elapsed = 0:5:49:55 / Sat Apr 14 17:12:48 2018
GPGPU-Sim PTX: 42000000 instructions simulated : ctaid=(1,1,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 349000  inst.: 41690990 (ipc=119.5) sim_rate=1979 (inst/sec) elapsed = 0:5:51:05 / Sat Apr 14 17:13:58 2018
GPGPU-Sim uArch: cycles simulated: 349500  inst.: 41764827 (ipc=119.5) sim_rate=1974 (inst/sec) elapsed = 0:5:52:28 / Sat Apr 14 17:15:21 2018
GPGPU-Sim PTX: 42100000 instructions simulated : ctaid=(4,6,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 350000  inst.: 41834295 (ipc=119.5) sim_rate=1969 (inst/sec) elapsed = 0:5:53:56 / Sat Apr 14 17:16:49 2018
GPGPU-Sim PTX: 42200000 instructions simulated : ctaid=(5,2,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 350500  inst.: 41909893 (ipc=119.6) sim_rate=1966 (inst/sec) elapsed = 0:5:55:10 / Sat Apr 14 17:18:03 2018
GPGPU-Sim PTX: 42300000 instructions simulated : ctaid=(2,6,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 351000  inst.: 41979710 (ipc=119.6) sim_rate=1963 (inst/sec) elapsed = 0:5:56:19 / Sat Apr 14 17:19:12 2018
GPGPU-Sim uArch: cycles simulated: 351500  inst.: 42045604 (ipc=119.6) sim_rate=1960 (inst/sec) elapsed = 0:5:57:28 / Sat Apr 14 17:20:21 2018
GPGPU-Sim PTX: 42400000 instructions simulated : ctaid=(2,5,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 352000  inst.: 42114806 (ipc=119.6) sim_rate=1957 (inst/sec) elapsed = 0:5:58:36 / Sat Apr 14 17:21:29 2018
GPGPU-Sim uArch: cycles simulated: 352500  inst.: 42171476 (ipc=119.6) sim_rate=1953 (inst/sec) elapsed = 0:5:59:45 / Sat Apr 14 17:22:38 2018
GPGPU-Sim PTX: 42500000 instructions simulated : ctaid=(0,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 353000  inst.: 42234164 (ipc=119.6) sim_rate=1950 (inst/sec) elapsed = 0:6:00:54 / Sat Apr 14 17:23:47 2018
GPGPU-Sim PTX: 42600000 instructions simulated : ctaid=(5,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 353500  inst.: 42285048 (ipc=119.6) sim_rate=1946 (inst/sec) elapsed = 0:6:02:04 / Sat Apr 14 17:24:57 2018
GPGPU-Sim uArch: cycles simulated: 354000  inst.: 42337773 (ipc=119.6) sim_rate=1942 (inst/sec) elapsed = 0:6:03:14 / Sat Apr 14 17:26:07 2018
GPGPU-Sim PTX: 42700000 instructions simulated : ctaid=(8,2,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 354500  inst.: 42385191 (ipc=119.6) sim_rate=1938 (inst/sec) elapsed = 0:6:04:23 / Sat Apr 14 17:27:16 2018
GPGPU-Sim uArch: cycles simulated: 355000  inst.: 42437630 (ipc=119.5) sim_rate=1934 (inst/sec) elapsed = 0:6:05:32 / Sat Apr 14 17:28:25 2018
GPGPU-Sim PTX: 42800000 instructions simulated : ctaid=(7,0,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 355500  inst.: 42494044 (ipc=119.5) sim_rate=1931 (inst/sec) elapsed = 0:6:06:42 / Sat Apr 14 17:29:35 2018
GPGPU-Sim uArch: cycles simulated: 356000  inst.: 42566662 (ipc=119.6) sim_rate=1928 (inst/sec) elapsed = 0:6:07:52 / Sat Apr 14 17:30:45 2018
GPGPU-Sim PTX: 42900000 instructions simulated : ctaid=(2,4,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 356500  inst.: 42638254 (ipc=119.6) sim_rate=1925 (inst/sec) elapsed = 0:6:09:02 / Sat Apr 14 17:31:55 2018
GPGPU-Sim PTX: 43000000 instructions simulated : ctaid=(1,4,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 357000  inst.: 42716114 (ipc=119.7) sim_rate=1923 (inst/sec) elapsed = 0:6:10:12 / Sat Apr 14 17:33:05 2018
GPGPU-Sim PTX: 43100000 instructions simulated : ctaid=(7,5,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 357500  inst.: 42792634 (ipc=119.7) sim_rate=1920 (inst/sec) elapsed = 0:6:11:22 / Sat Apr 14 17:34:15 2018
GPGPU-Sim uArch: cycles simulated: 358000  inst.: 42863600 (ipc=119.7) sim_rate=1917 (inst/sec) elapsed = 0:6:12:31 / Sat Apr 14 17:35:24 2018
GPGPU-Sim PTX: 43200000 instructions simulated : ctaid=(2,5,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 358500  inst.: 42921142 (ipc=119.7) sim_rate=1914 (inst/sec) elapsed = 0:6:13:41 / Sat Apr 14 17:36:34 2018
GPGPU-Sim PTX: 43300000 instructions simulated : ctaid=(0,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 359000  inst.: 42967790 (ipc=119.7) sim_rate=1910 (inst/sec) elapsed = 0:6:14:52 / Sat Apr 14 17:37:45 2018
GPGPU-Sim uArch: cycles simulated: 359500  inst.: 43015374 (ipc=119.7) sim_rate=1906 (inst/sec) elapsed = 0:6:16:04 / Sat Apr 14 17:38:57 2018
GPGPU-Sim uArch: cycles simulated: 360000  inst.: 43061486 (ipc=119.6) sim_rate=1902 (inst/sec) elapsed = 0:6:17:15 / Sat Apr 14 17:40:08 2018
GPGPU-Sim PTX: 43400000 instructions simulated : ctaid=(0,1,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 360500  inst.: 43129432 (ipc=119.6) sim_rate=1899 (inst/sec) elapsed = 0:6:18:25 / Sat Apr 14 17:41:18 2018
GPGPU-Sim PTX: 43500000 instructions simulated : ctaid=(0,6,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 361000  inst.: 43194810 (ipc=119.7) sim_rate=1896 (inst/sec) elapsed = 0:6:19:36 / Sat Apr 14 17:42:29 2018
GPGPU-Sim uArch: cycles simulated: 361500  inst.: 43258062 (ipc=119.7) sim_rate=1893 (inst/sec) elapsed = 0:6:20:47 / Sat Apr 14 17:43:40 2018
GPGPU-Sim PTX: 43600000 instructions simulated : ctaid=(6,1,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 362000  inst.: 43332478 (ipc=119.7) sim_rate=1890 (inst/sec) elapsed = 0:6:21:58 / Sat Apr 14 17:44:51 2018
GPGPU-Sim PTX: 43700000 instructions simulated : ctaid=(2,4,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 362500  inst.: 43405721 (ipc=119.7) sim_rate=1888 (inst/sec) elapsed = 0:6:23:09 / Sat Apr 14 17:46:02 2018
GPGPU-Sim PTX: 43800000 instructions simulated : ctaid=(1,2,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 363000  inst.: 43482951 (ipc=119.8) sim_rate=1884 (inst/sec) elapsed = 0:6:24:29 / Sat Apr 14 17:47:22 2018
GPGPU-Sim uArch: cycles simulated: 363500  inst.: 43547898 (ipc=119.8) sim_rate=1881 (inst/sec) elapsed = 0:6:25:41 / Sat Apr 14 17:48:34 2018
GPGPU-Sim PTX: 43900000 instructions simulated : ctaid=(5,5,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 364000  inst.: 43609116 (ipc=119.8) sim_rate=1878 (inst/sec) elapsed = 0:6:26:52 / Sat Apr 14 17:49:45 2018
GPGPU-Sim PTX: 44000000 instructions simulated : ctaid=(2,2,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 364500  inst.: 43666812 (ipc=119.8) sim_rate=1875 (inst/sec) elapsed = 0:6:28:05 / Sat Apr 14 17:50:58 2018
GPGPU-Sim uArch: cycles simulated: 365000  inst.: 43708168 (ipc=119.7) sim_rate=1871 (inst/sec) elapsed = 0:6:29:17 / Sat Apr 14 17:52:10 2018
GPGPU-Sim uArch: cycles simulated: 365500  inst.: 43757928 (ipc=119.7) sim_rate=1867 (inst/sec) elapsed = 0:6:30:30 / Sat Apr 14 17:53:23 2018
GPGPU-Sim PTX: 44100000 instructions simulated : ctaid=(1,2,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 366000  inst.: 43809380 (ipc=119.7) sim_rate=1864 (inst/sec) elapsed = 0:6:31:42 / Sat Apr 14 17:54:35 2018
GPGPU-Sim PTX: 44200000 instructions simulated : ctaid=(7,4,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 366500  inst.: 43868978 (ipc=119.7) sim_rate=1860 (inst/sec) elapsed = 0:6:32:55 / Sat Apr 14 17:55:48 2018
GPGPU-Sim uArch: cycles simulated: 367000  inst.: 43932040 (ipc=119.7) sim_rate=1857 (inst/sec) elapsed = 0:6:34:08 / Sat Apr 14 17:57:01 2018
GPGPU-Sim PTX: 44300000 instructions simulated : ctaid=(4,4,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 367500  inst.: 44022276 (ipc=119.8) sim_rate=1855 (inst/sec) elapsed = 0:6:35:21 / Sat Apr 14 17:58:14 2018
GPGPU-Sim PTX: 44400000 instructions simulated : ctaid=(3,2,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 368000  inst.: 44098648 (ipc=119.8) sim_rate=1853 (inst/sec) elapsed = 0:6:36:34 / Sat Apr 14 17:59:27 2018
GPGPU-Sim PTX: 44500000 instructions simulated : ctaid=(0,5,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 368500  inst.: 44174433 (ipc=119.9) sim_rate=1850 (inst/sec) elapsed = 0:6:37:47 / Sat Apr 14 18:00:40 2018
GPGPU-Sim uArch: cycles simulated: 369000  inst.: 44240768 (ipc=119.9) sim_rate=1847 (inst/sec) elapsed = 0:6:39:00 / Sat Apr 14 18:01:53 2018
GPGPU-Sim PTX: 44600000 instructions simulated : ctaid=(2,4,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 369500  inst.: 44303062 (ipc=119.9) sim_rate=1844 (inst/sec) elapsed = 0:6:40:13 / Sat Apr 14 18:03:06 2018
GPGPU-Sim PTX: 44700000 instructions simulated : ctaid=(4,1,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 370000  inst.: 44366253 (ipc=119.9) sim_rate=1841 (inst/sec) elapsed = 0:6:41:26 / Sat Apr 14 18:04:19 2018
GPGPU-Sim uArch: cycles simulated: 370500  inst.: 44419745 (ipc=119.9) sim_rate=1838 (inst/sec) elapsed = 0:6:42:39 / Sat Apr 14 18:05:32 2018
GPGPU-Sim PTX: 44800000 instructions simulated : ctaid=(7,5,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 371000  inst.: 44470520 (ipc=119.9) sim_rate=1835 (inst/sec) elapsed = 0:6:43:52 / Sat Apr 14 18:06:45 2018
GPGPU-Sim uArch: cycles simulated: 371500  inst.: 44525272 (ipc=119.9) sim_rate=1831 (inst/sec) elapsed = 0:6:45:05 / Sat Apr 14 18:07:58 2018
GPGPU-Sim PTX: 44900000 instructions simulated : ctaid=(5,0,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 372000  inst.: 44583653 (ipc=119.8) sim_rate=1828 (inst/sec) elapsed = 0:6:46:23 / Sat Apr 14 18:09:16 2018
GPGPU-Sim uArch: cycles simulated: 372500  inst.: 44641153 (ipc=119.8) sim_rate=1824 (inst/sec) elapsed = 0:6:47:53 / Sat Apr 14 18:10:46 2018
GPGPU-Sim PTX: 45000000 instructions simulated : ctaid=(4,6,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 373000  inst.: 44703949 (ipc=119.8) sim_rate=1821 (inst/sec) elapsed = 0:6:49:07 / Sat Apr 14 18:12:00 2018
GPGPU-Sim PTX: 45100000 instructions simulated : ctaid=(6,1,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 373500  inst.: 44777299 (ipc=119.9) sim_rate=1817 (inst/sec) elapsed = 0:6:50:34 / Sat Apr 14 18:13:27 2018
GPGPU-Sim uArch: cycles simulated: 374000  inst.: 44843596 (ipc=119.9) sim_rate=1813 (inst/sec) elapsed = 0:6:52:07 / Sat Apr 14 18:15:00 2018
GPGPU-Sim PTX: 45200000 instructions simulated : ctaid=(5,7,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 374500  inst.: 44918937 (ipc=119.9) sim_rate=1809 (inst/sec) elapsed = 0:6:53:41 / Sat Apr 14 18:16:34 2018
GPGPU-Sim PTX: 45300000 instructions simulated : ctaid=(8,1,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 375000  inst.: 44988508 (ipc=120.0) sim_rate=1805 (inst/sec) elapsed = 0:6:55:15 / Sat Apr 14 18:18:08 2018
GPGPU-Sim PTX: 45400000 instructions simulated : ctaid=(7,1,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 375500  inst.: 45073271 (ipc=120.0) sim_rate=1802 (inst/sec) elapsed = 0:6:56:49 / Sat Apr 14 18:19:42 2018
GPGPU-Sim uArch: cycles simulated: 376000  inst.: 45143557 (ipc=120.1) sim_rate=1798 (inst/sec) elapsed = 0:6:58:23 / Sat Apr 14 18:21:16 2018
GPGPU-Sim PTX: 45500000 instructions simulated : ctaid=(6,5,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 376500  inst.: 45209837 (ipc=120.1) sim_rate=1794 (inst/sec) elapsed = 0:6:59:58 / Sat Apr 14 18:22:51 2018
GPGPU-Sim PTX: 45600000 instructions simulated : ctaid=(4,3,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 377000  inst.: 45257170 (ipc=120.0) sim_rate=1789 (inst/sec) elapsed = 0:7:01:32 / Sat Apr 14 18:24:25 2018
GPGPU-Sim uArch: cycles simulated: 377500  inst.: 45314070 (ipc=120.0) sim_rate=1785 (inst/sec) elapsed = 0:7:03:06 / Sat Apr 14 18:25:59 2018
GPGPU-Sim PTX: 45700000 instructions simulated : ctaid=(4,5,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 378000  inst.: 45371290 (ipc=120.0) sim_rate=1780 (inst/sec) elapsed = 0:7:04:40 / Sat Apr 14 18:27:33 2018
GPGPU-Sim uArch: cycles simulated: 378500  inst.: 45427889 (ipc=120.0) sim_rate=1776 (inst/sec) elapsed = 0:7:06:15 / Sat Apr 14 18:29:08 2018
GPGPU-Sim PTX: 45800000 instructions simulated : ctaid=(5,2,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 379000  inst.: 45491650 (ipc=120.0) sim_rate=1772 (inst/sec) elapsed = 0:7:07:50 / Sat Apr 14 18:30:43 2018
GPGPU-Sim PTX: 45900000 instructions simulated : ctaid=(5,4,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 379500  inst.: 45567270 (ipc=120.1) sim_rate=1768 (inst/sec) elapsed = 0:7:09:24 / Sat Apr 14 18:32:17 2018
GPGPU-Sim uArch: cycles simulated: 380000  inst.: 45639665 (ipc=120.1) sim_rate=1764 (inst/sec) elapsed = 0:7:11:00 / Sat Apr 14 18:33:53 2018
GPGPU-Sim PTX: 46000000 instructions simulated : ctaid=(7,5,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 380500  inst.: 45715019 (ipc=120.1) sim_rate=1761 (inst/sec) elapsed = 0:7:12:37 / Sat Apr 14 18:35:30 2018
GPGPU-Sim PTX: 46100000 instructions simulated : ctaid=(5,0,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 381000  inst.: 45793508 (ipc=120.2) sim_rate=1757 (inst/sec) elapsed = 0:7:14:13 / Sat Apr 14 18:37:06 2018
GPGPU-Sim PTX: 46200000 instructions simulated : ctaid=(3,7,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 381500  inst.: 45874569 (ipc=120.2) sim_rate=1754 (inst/sec) elapsed = 0:7:15:49 / Sat Apr 14 18:38:42 2018
GPGPU-Sim uArch: cycles simulated: 382000  inst.: 45936580 (ipc=120.3) sim_rate=1750 (inst/sec) elapsed = 0:7:17:25 / Sat Apr 14 18:40:18 2018
GPGPU-Sim PTX: 46300000 instructions simulated : ctaid=(8,6,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 382500  inst.: 45997752 (ipc=120.3) sim_rate=1746 (inst/sec) elapsed = 0:7:19:00 / Sat Apr 14 18:41:53 2018
GPGPU-Sim PTX: 46400000 instructions simulated : ctaid=(6,4,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 383000  inst.: 46057725 (ipc=120.3) sim_rate=1742 (inst/sec) elapsed = 0:7:20:37 / Sat Apr 14 18:43:30 2018
GPGPU-Sim uArch: cycles simulated: 383500  inst.: 46110718 (ipc=120.2) sim_rate=1737 (inst/sec) elapsed = 0:7:22:13 / Sat Apr 14 18:45:06 2018
GPGPU-Sim PTX: 46500000 instructions simulated : ctaid=(7,0,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 384000  inst.: 46169355 (ipc=120.2) sim_rate=1733 (inst/sec) elapsed = 0:7:23:51 / Sat Apr 14 18:46:44 2018
GPGPU-Sim PTX: 46600000 instructions simulated : ctaid=(5,3,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 384500  inst.: 46242236 (ipc=120.3) sim_rate=1730 (inst/sec) elapsed = 0:7:25:27 / Sat Apr 14 18:48:20 2018
GPGPU-Sim uArch: cycles simulated: 385000  inst.: 46321364 (ipc=120.3) sim_rate=1726 (inst/sec) elapsed = 0:7:27:06 / Sat Apr 14 18:49:59 2018
GPGPU-Sim PTX: 46700000 instructions simulated : ctaid=(0,3,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 385500  inst.: 46406627 (ipc=120.4) sim_rate=1723 (inst/sec) elapsed = 0:7:28:45 / Sat Apr 14 18:51:38 2018
GPGPU-Sim PTX: 46800000 instructions simulated : ctaid=(0,1,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 386000  inst.: 46486372 (ipc=120.4) sim_rate=1720 (inst/sec) elapsed = 0:7:30:24 / Sat Apr 14 18:53:17 2018
GPGPU-Sim PTX: 46900000 instructions simulated : ctaid=(8,5,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 386500  inst.: 46561063 (ipc=120.5) sim_rate=1716 (inst/sec) elapsed = 0:7:32:02 / Sat Apr 14 18:54:55 2018
GPGPU-Sim PTX: 47000000 instructions simulated : ctaid=(8,5,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 387000  inst.: 46635229 (ipc=120.5) sim_rate=1713 (inst/sec) elapsed = 0:7:33:40 / Sat Apr 14 18:56:33 2018
GPGPU-Sim uArch: cycles simulated: 387500  inst.: 46699345 (ipc=120.5) sim_rate=1709 (inst/sec) elapsed = 0:7:35:18 / Sat Apr 14 18:58:11 2018
GPGPU-Sim PTX: 47100000 instructions simulated : ctaid=(1,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 388000  inst.: 46748677 (ipc=120.5) sim_rate=1705 (inst/sec) elapsed = 0:7:36:56 / Sat Apr 14 18:59:49 2018
GPGPU-Sim uArch: cycles simulated: 388500  inst.: 46797219 (ipc=120.5) sim_rate=1700 (inst/sec) elapsed = 0:7:38:34 / Sat Apr 14 19:01:27 2018
GPGPU-Sim PTX: 47200000 instructions simulated : ctaid=(1,2,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 389000  inst.: 46849562 (ipc=120.4) sim_rate=1696 (inst/sec) elapsed = 0:7:40:13 / Sat Apr 14 19:03:06 2018
GPGPU-Sim uArch: cycles simulated: 389500  inst.: 46906274 (ipc=120.4) sim_rate=1692 (inst/sec) elapsed = 0:7:41:51 / Sat Apr 14 19:04:44 2018
GPGPU-Sim PTX: 47300000 instructions simulated : ctaid=(4,2,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 390000  inst.: 46982092 (ipc=120.5) sim_rate=1689 (inst/sec) elapsed = 0:7:43:28 / Sat Apr 14 19:06:21 2018
GPGPU-Sim PTX: 47400000 instructions simulated : ctaid=(6,5,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 390500  inst.: 47065845 (ipc=120.5) sim_rate=1686 (inst/sec) elapsed = 0:7:45:07 / Sat Apr 14 19:08:00 2018
GPGPU-Sim PTX: 47500000 instructions simulated : ctaid=(5,3,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 391000  inst.: 47149369 (ipc=120.6) sim_rate=1683 (inst/sec) elapsed = 0:7:46:46 / Sat Apr 14 19:09:39 2018
GPGPU-Sim uArch: cycles simulated: 391500  inst.: 47221483 (ipc=120.6) sim_rate=1680 (inst/sec) elapsed = 0:7:48:24 / Sat Apr 14 19:11:17 2018
GPGPU-Sim PTX: 47600000 instructions simulated : ctaid=(3,5,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 392000  inst.: 47288063 (ipc=120.6) sim_rate=1676 (inst/sec) elapsed = 0:7:50:02 / Sat Apr 14 19:12:55 2018
GPGPU-Sim PTX: 47700000 instructions simulated : ctaid=(4,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 392500  inst.: 47342648 (ipc=120.6) sim_rate=1672 (inst/sec) elapsed = 0:7:51:41 / Sat Apr 14 19:14:34 2018
GPGPU-Sim uArch: cycles simulated: 393000  inst.: 47406838 (ipc=120.6) sim_rate=1669 (inst/sec) elapsed = 0:7:53:21 / Sat Apr 14 19:16:14 2018
GPGPU-Sim PTX: 47800000 instructions simulated : ctaid=(4,2,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 393500  inst.: 47456878 (ipc=120.6) sim_rate=1665 (inst/sec) elapsed = 0:7:55:00 / Sat Apr 14 19:17:53 2018
GPGPU-Sim uArch: cycles simulated: 394000  inst.: 47511479 (ipc=120.6) sim_rate=1661 (inst/sec) elapsed = 0:7:56:40 / Sat Apr 14 19:19:33 2018
GPGPU-Sim PTX: 47900000 instructions simulated : ctaid=(3,1,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 394500  inst.: 47566477 (ipc=120.6) sim_rate=1657 (inst/sec) elapsed = 0:7:58:20 / Sat Apr 14 19:21:13 2018
GPGPU-Sim PTX: 48000000 instructions simulated : ctaid=(7,3,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 395000  inst.: 47624266 (ipc=120.6) sim_rate=1653 (inst/sec) elapsed = 0:7:59:58 / Sat Apr 14 19:22:51 2018
GPGPU-Sim uArch: cycles simulated: 395500  inst.: 47684424 (ipc=120.6) sim_rate=1650 (inst/sec) elapsed = 0:8:01:38 / Sat Apr 14 19:24:31 2018
GPGPU-Sim PTX: 48100000 instructions simulated : ctaid=(5,5,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 396000  inst.: 47748581 (ipc=120.6) sim_rate=1646 (inst/sec) elapsed = 0:8:03:18 / Sat Apr 14 19:26:11 2018
GPGPU-Sim uArch: cycles simulated: 396500  inst.: 47807361 (ipc=120.6) sim_rate=1642 (inst/sec) elapsed = 0:8:04:59 / Sat Apr 14 19:27:52 2018
GPGPU-Sim PTX: 48200000 instructions simulated : ctaid=(8,2,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 397000  inst.: 47862119 (ipc=120.6) sim_rate=1639 (inst/sec) elapsed = 0:8:06:39 / Sat Apr 14 19:29:32 2018
GPGPU-Sim PTX: 48300000 instructions simulated : ctaid=(6,7,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 397500  inst.: 47925815 (ipc=120.6) sim_rate=1635 (inst/sec) elapsed = 0:8:08:18 / Sat Apr 14 19:31:11 2018
GPGPU-Sim uArch: cycles simulated: 398000  inst.: 47988503 (ipc=120.6) sim_rate=1632 (inst/sec) elapsed = 0:8:09:57 / Sat Apr 14 19:32:50 2018
GPGPU-Sim PTX: 48400000 instructions simulated : ctaid=(8,5,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 398500  inst.: 48059571 (ipc=120.6) sim_rate=1629 (inst/sec) elapsed = 0:8:11:35 / Sat Apr 14 19:34:28 2018
GPGPU-Sim PTX: 48500000 instructions simulated : ctaid=(7,4,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 399000  inst.: 48131433 (ipc=120.6) sim_rate=1626 (inst/sec) elapsed = 0:8:13:14 / Sat Apr 14 19:36:07 2018
GPGPU-Sim uArch: cycles simulated: 399500  inst.: 48196677 (ipc=120.6) sim_rate=1623 (inst/sec) elapsed = 0:8:14:54 / Sat Apr 14 19:37:47 2018
GPGPU-Sim PTX: 48600000 instructions simulated : ctaid=(5,3,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 400000  inst.: 48263036 (ipc=120.7) sim_rate=1619 (inst/sec) elapsed = 0:8:16:33 / Sat Apr 14 19:39:26 2018
GPGPU-Sim PTX: 48700000 instructions simulated : ctaid=(0,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 400500  inst.: 48314906 (ipc=120.6) sim_rate=1616 (inst/sec) elapsed = 0:8:18:14 / Sat Apr 14 19:41:07 2018
GPGPU-Sim uArch: cycles simulated: 401000  inst.: 48353482 (ipc=120.6) sim_rate=1612 (inst/sec) elapsed = 0:8:19:53 / Sat Apr 14 19:42:46 2018
GPGPU-Sim uArch: cycles simulated: 401500  inst.: 48391439 (ipc=120.5) sim_rate=1608 (inst/sec) elapsed = 0:8:21:33 / Sat Apr 14 19:44:26 2018
GPGPU-Sim PTX: 48800000 instructions simulated : ctaid=(2,6,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 402000  inst.: 48428889 (ipc=120.5) sim_rate=1604 (inst/sec) elapsed = 0:8:23:10 / Sat Apr 14 19:46:03 2018
GPGPU-Sim uArch: cycles simulated: 402500  inst.: 48477804 (ipc=120.4) sim_rate=1600 (inst/sec) elapsed = 0:8:24:47 / Sat Apr 14 19:47:40 2018
GPGPU-Sim PTX: 48900000 instructions simulated : ctaid=(7,2,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 403000  inst.: 48526573 (ipc=120.4) sim_rate=1597 (inst/sec) elapsed = 0:8:26:24 / Sat Apr 14 19:49:17 2018
GPGPU-Sim uArch: cycles simulated: 403500  inst.: 48574435 (ipc=120.4) sim_rate=1593 (inst/sec) elapsed = 0:8:28:01 / Sat Apr 14 19:50:54 2018
GPGPU-Sim PTX: 49000000 instructions simulated : ctaid=(5,1,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 404000  inst.: 48633037 (ipc=120.4) sim_rate=1590 (inst/sec) elapsed = 0:8:29:38 / Sat Apr 14 19:52:31 2018
GPGPU-Sim uArch: cycles simulated: 404500  inst.: 48688865 (ipc=120.4) sim_rate=1587 (inst/sec) elapsed = 0:8:31:17 / Sat Apr 14 19:54:10 2018
GPGPU-Sim PTX: 49100000 instructions simulated : ctaid=(6,6,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 405000  inst.: 48755601 (ipc=120.4) sim_rate=1584 (inst/sec) elapsed = 0:8:32:55 / Sat Apr 14 19:55:48 2018
GPGPU-Sim PTX: 49200000 instructions simulated : ctaid=(1,2,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 405500  inst.: 48824357 (ipc=120.4) sim_rate=1581 (inst/sec) elapsed = 0:8:34:31 / Sat Apr 14 19:57:24 2018
GPGPU-Sim uArch: cycles simulated: 406000  inst.: 48862229 (ipc=120.4) sim_rate=1578 (inst/sec) elapsed = 0:8:36:04 / Sat Apr 14 19:58:57 2018
GPGPU-Sim PTX: 49300000 instructions simulated : ctaid=(4,3,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 406500  inst.: 48917097 (ipc=120.3) sim_rate=1574 (inst/sec) elapsed = 0:8:37:44 / Sat Apr 14 20:00:37 2018
GPGPU-Sim uArch: cycles simulated: 407000  inst.: 48966279 (ipc=120.3) sim_rate=1571 (inst/sec) elapsed = 0:8:39:25 / Sat Apr 14 20:02:18 2018
GPGPU-Sim PTX: 49400000 instructions simulated : ctaid=(0,4,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 407500  inst.: 49010000 (ipc=120.3) sim_rate=1567 (inst/sec) elapsed = 0:8:41:07 / Sat Apr 14 20:04:00 2018
GPGPU-Sim uArch: cycles simulated: 408000  inst.: 49051823 (ipc=120.2) sim_rate=1563 (inst/sec) elapsed = 0:8:42:48 / Sat Apr 14 20:05:41 2018
GPGPU-Sim uArch: cycles simulated: 408500  inst.: 49095313 (ipc=120.2) sim_rate=1560 (inst/sec) elapsed = 0:8:44:30 / Sat Apr 14 20:07:23 2018
GPGPU-Sim PTX: 49500000 instructions simulated : ctaid=(8,1,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 409000  inst.: 49133965 (ipc=120.1) sim_rate=1556 (inst/sec) elapsed = 0:8:46:12 / Sat Apr 14 20:09:05 2018
GPGPU-Sim uArch: cycles simulated: 409500  inst.: 49175664 (ipc=120.1) sim_rate=1552 (inst/sec) elapsed = 0:8:47:53 / Sat Apr 14 20:10:46 2018
GPGPU-Sim PTX: 49600000 instructions simulated : ctaid=(1,6,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 410000  inst.: 49218312 (ipc=120.0) sim_rate=1548 (inst/sec) elapsed = 0:8:49:36 / Sat Apr 14 20:12:29 2018
GPGPU-Sim uArch: cycles simulated: 410500  inst.: 49259937 (ipc=120.0) sim_rate=1545 (inst/sec) elapsed = 0:8:51:19 / Sat Apr 14 20:14:12 2018
GPGPU-Sim PTX: 49700000 instructions simulated : ctaid=(6,2,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 411000  inst.: 49306506 (ipc=120.0) sim_rate=1541 (inst/sec) elapsed = 0:8:53:01 / Sat Apr 14 20:15:54 2018
GPGPU-Sim uArch: cycles simulated: 411500  inst.: 49371423 (ipc=120.0) sim_rate=1538 (inst/sec) elapsed = 0:8:54:45 / Sat Apr 14 20:17:38 2018
GPGPU-Sim PTX: 49800000 instructions simulated : ctaid=(8,3,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 412000  inst.: 49421729 (ipc=120.0) sim_rate=1535 (inst/sec) elapsed = 0:8:56:29 / Sat Apr 14 20:19:22 2018
GPGPU-Sim uArch: cycles simulated: 412500  inst.: 49463993 (ipc=119.9) sim_rate=1531 (inst/sec) elapsed = 0:8:58:14 / Sat Apr 14 20:21:07 2018
GPGPU-Sim PTX: 49900000 instructions simulated : ctaid=(7,4,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 413000  inst.: 49519629 (ipc=119.9) sim_rate=1528 (inst/sec) elapsed = 0:8:59:58 / Sat Apr 14 20:22:51 2018
GPGPU-Sim uArch: cycles simulated: 413500  inst.: 49565851 (ipc=119.9) sim_rate=1524 (inst/sec) elapsed = 0:9:01:43 / Sat Apr 14 20:24:36 2018
GPGPU-Sim PTX: 50000000 instructions simulated : ctaid=(6,6,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 414000  inst.: 49609519 (ipc=119.8) sim_rate=1521 (inst/sec) elapsed = 0:9:03:25 / Sat Apr 14 20:26:18 2018
GPGPU-Sim uArch: cycles simulated: 414500  inst.: 49657195 (ipc=119.8) sim_rate=1518 (inst/sec) elapsed = 0:9:05:08 / Sat Apr 14 20:28:01 2018
GPGPU-Sim PTX: 50100000 instructions simulated : ctaid=(8,1,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 415000  inst.: 49700553 (ipc=119.8) sim_rate=1514 (inst/sec) elapsed = 0:9:06:51 / Sat Apr 14 20:29:44 2018
GPGPU-Sim uArch: cycles simulated: 415500  inst.: 49743301 (ipc=119.7) sim_rate=1511 (inst/sec) elapsed = 0:9:08:34 / Sat Apr 14 20:31:27 2018
GPGPU-Sim uArch: cycles simulated: 416000  inst.: 49782259 (ipc=119.7) sim_rate=1507 (inst/sec) elapsed = 0:9:10:18 / Sat Apr 14 20:33:11 2018
GPGPU-Sim PTX: 50200000 instructions simulated : ctaid=(6,0,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 416500  inst.: 49815431 (ipc=119.6) sim_rate=1503 (inst/sec) elapsed = 0:9:12:03 / Sat Apr 14 20:34:56 2018
GPGPU-Sim uArch: cycles simulated: 417000  inst.: 49854781 (ipc=119.6) sim_rate=1500 (inst/sec) elapsed = 0:9:13:49 / Sat Apr 14 20:36:42 2018
GPGPU-Sim uArch: cycles simulated: 417500  inst.: 49895033 (ipc=119.5) sim_rate=1496 (inst/sec) elapsed = 0:9:15:33 / Sat Apr 14 20:38:26 2018
GPGPU-Sim PTX: 50300000 instructions simulated : ctaid=(3,3,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 418000  inst.: 49943073 (ipc=119.5) sim_rate=1493 (inst/sec) elapsed = 0:9:17:17 / Sat Apr 14 20:40:10 2018
GPGPU-Sim uArch: cycles simulated: 418500  inst.: 49982907 (ipc=119.4) sim_rate=1490 (inst/sec) elapsed = 0:9:19:01 / Sat Apr 14 20:41:54 2018
GPGPU-Sim PTX: 50400000 instructions simulated : ctaid=(1,4,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 419000  inst.: 50037037 (ipc=119.4) sim_rate=1487 (inst/sec) elapsed = 0:9:20:45 / Sat Apr 14 20:43:38 2018
GPGPU-Sim uArch: cycles simulated: 419500  inst.: 50075843 (ipc=119.4) sim_rate=1483 (inst/sec) elapsed = 0:9:22:30 / Sat Apr 14 20:45:23 2018
GPGPU-Sim PTX: 50500000 instructions simulated : ctaid=(3,3,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 420000  inst.: 50123293 (ipc=119.3) sim_rate=1480 (inst/sec) elapsed = 0:9:24:14 / Sat Apr 14 20:47:07 2018
GPGPU-Sim uArch: cycles simulated: 420500  inst.: 50155795 (ipc=119.3) sim_rate=1476 (inst/sec) elapsed = 0:9:26:00 / Sat Apr 14 20:48:53 2018
GPGPU-Sim PTX: 50600000 instructions simulated : ctaid=(7,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 421000  inst.: 50196659 (ipc=119.2) sim_rate=1473 (inst/sec) elapsed = 0:9:27:45 / Sat Apr 14 20:50:38 2018
GPGPU-Sim uArch: cycles simulated: 421500  inst.: 50245833 (ipc=119.2) sim_rate=1470 (inst/sec) elapsed = 0:9:29:30 / Sat Apr 14 20:52:23 2018
GPGPU-Sim uArch: cycles simulated: 422000  inst.: 50289953 (ipc=119.2) sim_rate=1467 (inst/sec) elapsed = 0:9:31:15 / Sat Apr 14 20:54:08 2018
GPGPU-Sim PTX: 50700000 instructions simulated : ctaid=(1,0,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 422500  inst.: 50328385 (ipc=119.1) sim_rate=1463 (inst/sec) elapsed = 0:9:33:00 / Sat Apr 14 20:55:53 2018
GPGPU-Sim uArch: cycles simulated: 423000  inst.: 50364981 (ipc=119.1) sim_rate=1460 (inst/sec) elapsed = 0:9:34:45 / Sat Apr 14 20:57:38 2018
GPGPU-Sim PTX: 50800000 instructions simulated : ctaid=(3,1,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 423500  inst.: 50407595 (ipc=119.0) sim_rate=1457 (inst/sec) elapsed = 0:9:36:28 / Sat Apr 14 20:59:21 2018
GPGPU-Sim uArch: cycles simulated: 424000  inst.: 50465029 (ipc=119.0) sim_rate=1454 (inst/sec) elapsed = 0:9:38:14 / Sat Apr 14 21:01:07 2018
GPGPU-Sim PTX: 50900000 instructions simulated : ctaid=(8,4,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 424500  inst.: 50511231 (ipc=119.0) sim_rate=1451 (inst/sec) elapsed = 0:9:39:59 / Sat Apr 14 21:02:52 2018
GPGPU-Sim uArch: cycles simulated: 425000  inst.: 50554441 (ipc=119.0) sim_rate=1448 (inst/sec) elapsed = 0:9:41:44 / Sat Apr 14 21:04:37 2018
GPGPU-Sim uArch: cycles simulated: 425500  inst.: 50595275 (ipc=118.9) sim_rate=1445 (inst/sec) elapsed = 0:9:43:30 / Sat Apr 14 21:06:23 2018
GPGPU-Sim PTX: 51000000 instructions simulated : ctaid=(5,1,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 426000  inst.: 50640063 (ipc=118.9) sim_rate=1442 (inst/sec) elapsed = 0:9:45:15 / Sat Apr 14 21:08:08 2018
GPGPU-Sim uArch: cycles simulated: 426500  inst.: 50689115 (ipc=118.8) sim_rate=1439 (inst/sec) elapsed = 0:9:47:01 / Sat Apr 14 21:09:54 2018
GPGPU-Sim PTX: 51100000 instructions simulated : ctaid=(0,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 427000  inst.: 50735949 (ipc=118.8) sim_rate=1436 (inst/sec) elapsed = 0:9:48:46 / Sat Apr 14 21:11:39 2018
GPGPU-Sim uArch: cycles simulated: 427500  inst.: 50775749 (ipc=118.8) sim_rate=1433 (inst/sec) elapsed = 0:9:50:27 / Sat Apr 14 21:13:20 2018
GPGPU-Sim PTX: 51200000 instructions simulated : ctaid=(4,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 428000  inst.: 50808935 (ipc=118.7) sim_rate=1430 (inst/sec) elapsed = 0:9:52:09 / Sat Apr 14 21:15:02 2018
GPGPU-Sim uArch: cycles simulated: 428500  inst.: 50843683 (ipc=118.7) sim_rate=1426 (inst/sec) elapsed = 0:9:53:50 / Sat Apr 14 21:16:43 2018
GPGPU-Sim uArch: cycles simulated: 429000  inst.: 50889607 (ipc=118.6) sim_rate=1424 (inst/sec) elapsed = 0:9:55:29 / Sat Apr 14 21:18:22 2018
GPGPU-Sim PTX: 51300000 instructions simulated : ctaid=(1,0,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 429500  inst.: 50920377 (ipc=118.6) sim_rate=1421 (inst/sec) elapsed = 0:9:57:12 / Sat Apr 14 21:20:05 2018
GPGPU-Sim uArch: cycles simulated: 430000  inst.: 50965335 (ipc=118.5) sim_rate=1418 (inst/sec) elapsed = 0:9:58:54 / Sat Apr 14 21:21:47 2018
GPGPU-Sim PTX: 51400000 instructions simulated : ctaid=(3,6,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 430500  inst.: 51002273 (ipc=118.5) sim_rate=1415 (inst/sec) elapsed = 0:10:00:36 / Sat Apr 14 21:23:29 2018
GPGPU-Sim uArch: cycles simulated: 431000  inst.: 51040053 (ipc=118.4) sim_rate=1412 (inst/sec) elapsed = 0:10:02:07 / Sat Apr 14 21:25:00 2018
GPGPU-Sim uArch: cycles simulated: 431500  inst.: 51080027 (ipc=118.4) sim_rate=1410 (inst/sec) elapsed = 0:10:03:41 / Sat Apr 14 21:26:34 2018
GPGPU-Sim PTX: 51500000 instructions simulated : ctaid=(7,6,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 432000  inst.: 51122585 (ipc=118.3) sim_rate=1407 (inst/sec) elapsed = 0:10:05:22 / Sat Apr 14 21:28:15 2018
GPGPU-Sim uArch: cycles simulated: 432500  inst.: 51163149 (ipc=118.3) sim_rate=1404 (inst/sec) elapsed = 0:10:07:04 / Sat Apr 14 21:29:57 2018
GPGPU-Sim PTX: 51600000 instructions simulated : ctaid=(6,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 433000  inst.: 51210351 (ipc=118.3) sim_rate=1402 (inst/sec) elapsed = 0:10:08:42 / Sat Apr 14 21:31:35 2018
GPGPU-Sim uArch: cycles simulated: 433500  inst.: 51254163 (ipc=118.2) sim_rate=1399 (inst/sec) elapsed = 0:10:10:28 / Sat Apr 14 21:33:21 2018
GPGPU-Sim PTX: 51700000 instructions simulated : ctaid=(2,3,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 434000  inst.: 51293251 (ipc=118.2) sim_rate=1396 (inst/sec) elapsed = 0:10:12:03 / Sat Apr 14 21:34:56 2018
GPGPU-Sim uArch: cycles simulated: 434500  inst.: 51338609 (ipc=118.2) sim_rate=1394 (inst/sec) elapsed = 0:10:13:31 / Sat Apr 14 21:36:24 2018
GPGPU-Sim uArch: cycles simulated: 435000  inst.: 51377035 (ipc=118.1) sim_rate=1391 (inst/sec) elapsed = 0:10:15:18 / Sat Apr 14 21:38:11 2018
GPGPU-Sim PTX: 51800000 instructions simulated : ctaid=(2,3,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 435500  inst.: 51420303 (ipc=118.1) sim_rate=1388 (inst/sec) elapsed = 0:10:17:01 / Sat Apr 14 21:39:54 2018
GPGPU-Sim uArch: cycles simulated: 436000  inst.: 51463359 (ipc=118.0) sim_rate=1386 (inst/sec) elapsed = 0:10:18:37 / Sat Apr 14 21:41:30 2018
GPGPU-Sim PTX: 51900000 instructions simulated : ctaid=(5,6,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 436500  inst.: 51494189 (ipc=118.0) sim_rate=1384 (inst/sec) elapsed = 0:10:20:02 / Sat Apr 14 21:42:55 2018
GPGPU-Sim uArch: cycles simulated: 437000  inst.: 51530967 (ipc=117.9) sim_rate=1381 (inst/sec) elapsed = 0:10:21:29 / Sat Apr 14 21:44:22 2018
GPGPU-Sim uArch: cycles simulated: 437500  inst.: 51575341 (ipc=117.9) sim_rate=1379 (inst/sec) elapsed = 0:10:22:56 / Sat Apr 14 21:45:49 2018
GPGPU-Sim PTX: 52000000 instructions simulated : ctaid=(3,1,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 438000  inst.: 51614827 (ipc=117.8) sim_rate=1377 (inst/sec) elapsed = 0:10:24:30 / Sat Apr 14 21:47:23 2018
GPGPU-Sim uArch: cycles simulated: 438500  inst.: 51652131 (ipc=117.8) sim_rate=1375 (inst/sec) elapsed = 0:10:25:53 / Sat Apr 14 21:48:46 2018
GPGPU-Sim PTX: 52100000 instructions simulated : ctaid=(0,2,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 439000  inst.: 51691801 (ipc=117.7) sim_rate=1373 (inst/sec) elapsed = 0:10:27:17 / Sat Apr 14 21:50:10 2018
GPGPU-Sim uArch: cycles simulated: 439500  inst.: 51729855 (ipc=117.7) sim_rate=1371 (inst/sec) elapsed = 0:10:28:41 / Sat Apr 14 21:51:34 2018
GPGPU-Sim uArch: cycles simulated: 440000  inst.: 51771501 (ipc=117.7) sim_rate=1369 (inst/sec) elapsed = 0:10:30:05 / Sat Apr 14 21:52:58 2018
GPGPU-Sim PTX: 52200000 instructions simulated : ctaid=(6,4,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 440500  inst.: 51812975 (ipc=117.6) sim_rate=1367 (inst/sec) elapsed = 0:10:31:29 / Sat Apr 14 21:54:22 2018
GPGPU-Sim uArch: cycles simulated: 441000  inst.: 51852619 (ipc=117.6) sim_rate=1365 (inst/sec) elapsed = 0:10:32:53 / Sat Apr 14 21:55:46 2018
GPGPU-Sim PTX: 52300000 instructions simulated : ctaid=(4,0,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 441500  inst.: 51894677 (ipc=117.5) sim_rate=1363 (inst/sec) elapsed = 0:10:34:33 / Sat Apr 14 21:57:26 2018
GPGPU-Sim uArch: cycles simulated: 442000  inst.: 51935747 (ipc=117.5) sim_rate=1361 (inst/sec) elapsed = 0:10:35:59 / Sat Apr 14 21:58:52 2018
GPGPU-Sim uArch: cycles simulated: 442500  inst.: 51973869 (ipc=117.5) sim_rate=1358 (inst/sec) elapsed = 0:10:37:25 / Sat Apr 14 22:00:18 2018
GPGPU-Sim PTX: 52400000 instructions simulated : ctaid=(5,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 443000  inst.: 52019309 (ipc=117.4) sim_rate=1357 (inst/sec) elapsed = 0:10:38:51 / Sat Apr 14 22:01:44 2018
GPGPU-Sim uArch: cycles simulated: 443500  inst.: 52057251 (ipc=117.4) sim_rate=1355 (inst/sec) elapsed = 0:10:40:18 / Sat Apr 14 22:03:11 2018
GPGPU-Sim PTX: 52500000 instructions simulated : ctaid=(0,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 444000  inst.: 52098271 (ipc=117.3) sim_rate=1353 (inst/sec) elapsed = 0:10:41:45 / Sat Apr 14 22:04:38 2018
GPGPU-Sim uArch: cycles simulated: 444500  inst.: 52139305 (ipc=117.3) sim_rate=1351 (inst/sec) elapsed = 0:10:43:11 / Sat Apr 14 22:06:04 2018
GPGPU-Sim uArch: cycles simulated: 445000  inst.: 52180819 (ipc=117.3) sim_rate=1348 (inst/sec) elapsed = 0:10:44:47 / Sat Apr 14 22:07:40 2018
GPGPU-Sim PTX: 52600000 instructions simulated : ctaid=(2,4,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 445500  inst.: 52216289 (ipc=117.2) sim_rate=1346 (inst/sec) elapsed = 0:10:46:31 / Sat Apr 14 22:09:24 2018
GPGPU-Sim uArch: cycles simulated: 446000  inst.: 52251285 (ipc=117.2) sim_rate=1343 (inst/sec) elapsed = 0:10:48:16 / Sat Apr 14 22:11:09 2018
GPGPU-Sim PTX: 52700000 instructions simulated : ctaid=(5,1,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 446500  inst.: 52291483 (ipc=117.1) sim_rate=1340 (inst/sec) elapsed = 0:10:50:04 / Sat Apr 14 22:12:57 2018
GPGPU-Sim uArch: cycles simulated: 447000  inst.: 52323387 (ipc=117.1) sim_rate=1337 (inst/sec) elapsed = 0:10:51:53 / Sat Apr 14 22:14:46 2018
GPGPU-Sim uArch: cycles simulated: 447500  inst.: 52361197 (ipc=117.0) sim_rate=1334 (inst/sec) elapsed = 0:10:53:42 / Sat Apr 14 22:16:35 2018
GPGPU-Sim PTX: 52800000 instructions simulated : ctaid=(0,3,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 448000  inst.: 52401653 (ipc=117.0) sim_rate=1332 (inst/sec) elapsed = 0:10:55:32 / Sat Apr 14 22:18:25 2018
GPGPU-Sim uArch: cycles simulated: 448500  inst.: 52434043 (ipc=116.9) sim_rate=1329 (inst/sec) elapsed = 0:10:57:22 / Sat Apr 14 22:20:15 2018
GPGPU-Sim uArch: cycles simulated: 449000  inst.: 52482799 (ipc=116.9) sim_rate=1326 (inst/sec) elapsed = 0:10:59:11 / Sat Apr 14 22:22:04 2018
GPGPU-Sim PTX: 52900000 instructions simulated : ctaid=(1,6,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 449500  inst.: 52519555 (ipc=116.8) sim_rate=1324 (inst/sec) elapsed = 0:11:01:01 / Sat Apr 14 22:23:54 2018
GPGPU-Sim uArch: cycles simulated: 450000  inst.: 52561061 (ipc=116.8) sim_rate=1321 (inst/sec) elapsed = 0:11:02:50 / Sat Apr 14 22:25:43 2018
GPGPU-Sim PTX: 53000000 instructions simulated : ctaid=(1,4,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 450500  inst.: 52597277 (ipc=116.8) sim_rate=1318 (inst/sec) elapsed = 0:11:04:40 / Sat Apr 14 22:27:33 2018
GPGPU-Sim uArch: cycles simulated: 451000  inst.: 52636965 (ipc=116.7) sim_rate=1316 (inst/sec) elapsed = 0:11:06:29 / Sat Apr 14 22:29:22 2018
GPGPU-Sim uArch: cycles simulated: 451500  inst.: 52681671 (ipc=116.7) sim_rate=1313 (inst/sec) elapsed = 0:11:08:19 / Sat Apr 14 22:31:12 2018
GPGPU-Sim PTX: 53100000 instructions simulated : ctaid=(7,6,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 452000  inst.: 52727593 (ipc=116.7) sim_rate=1311 (inst/sec) elapsed = 0:11:10:08 / Sat Apr 14 22:33:01 2018
GPGPU-Sim uArch: cycles simulated: 452500  inst.: 52769353 (ipc=116.6) sim_rate=1308 (inst/sec) elapsed = 0:11:11:59 / Sat Apr 14 22:34:52 2018
GPGPU-Sim PTX: 53200000 instructions simulated : ctaid=(8,6,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 453000  inst.: 52804367 (ipc=116.6) sim_rate=1306 (inst/sec) elapsed = 0:11:13:48 / Sat Apr 14 22:36:41 2018
GPGPU-Sim uArch: cycles simulated: 453500  inst.: 52841605 (ipc=116.5) sim_rate=1303 (inst/sec) elapsed = 0:11:15:38 / Sat Apr 14 22:38:31 2018
GPGPU-Sim uArch: cycles simulated: 454000  inst.: 52878369 (ipc=116.5) sim_rate=1300 (inst/sec) elapsed = 0:11:17:28 / Sat Apr 14 22:40:21 2018
GPGPU-Sim PTX: 53300000 instructions simulated : ctaid=(6,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 454500  inst.: 52918823 (ipc=116.4) sim_rate=1298 (inst/sec) elapsed = 0:11:19:18 / Sat Apr 14 22:42:11 2018
GPGPU-Sim uArch: cycles simulated: 455000  inst.: 52954779 (ipc=116.4) sim_rate=1295 (inst/sec) elapsed = 0:11:21:07 / Sat Apr 14 22:44:00 2018
GPGPU-Sim PTX: 53400000 instructions simulated : ctaid=(2,3,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 455500  inst.: 52992545 (ipc=116.3) sim_rate=1293 (inst/sec) elapsed = 0:11:22:57 / Sat Apr 14 22:45:50 2018
GPGPU-Sim uArch: cycles simulated: 456000  inst.: 53024791 (ipc=116.3) sim_rate=1290 (inst/sec) elapsed = 0:11:24:47 / Sat Apr 14 22:47:40 2018
GPGPU-Sim uArch: cycles simulated: 456500  inst.: 53063885 (ipc=116.2) sim_rate=1288 (inst/sec) elapsed = 0:11:26:38 / Sat Apr 14 22:49:31 2018
GPGPU-Sim PTX: 53500000 instructions simulated : ctaid=(3,5,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 457000  inst.: 53107165 (ipc=116.2) sim_rate=1285 (inst/sec) elapsed = 0:11:28:29 / Sat Apr 14 22:51:22 2018
GPGPU-Sim uArch: cycles simulated: 457500  inst.: 53153359 (ipc=116.2) sim_rate=1283 (inst/sec) elapsed = 0:11:30:19 / Sat Apr 14 22:53:12 2018
GPGPU-Sim uArch: cycles simulated: 458000  inst.: 53185791 (ipc=116.1) sim_rate=1280 (inst/sec) elapsed = 0:11:32:09 / Sat Apr 14 22:55:02 2018
GPGPU-Sim PTX: 53600000 instructions simulated : ctaid=(6,1,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 458500  inst.: 53227225 (ipc=116.1) sim_rate=1278 (inst/sec) elapsed = 0:11:34:00 / Sat Apr 14 22:56:53 2018
GPGPU-Sim uArch: cycles simulated: 459000  inst.: 53267175 (ipc=116.1) sim_rate=1275 (inst/sec) elapsed = 0:11:35:51 / Sat Apr 14 22:58:44 2018
GPGPU-Sim PTX: 53700000 instructions simulated : ctaid=(5,5,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 459500  inst.: 53301593 (ipc=116.0) sim_rate=1273 (inst/sec) elapsed = 0:11:37:42 / Sat Apr 14 23:00:35 2018
GPGPU-Sim uArch: cycles simulated: 460000  inst.: 53346637 (ipc=116.0) sim_rate=1270 (inst/sec) elapsed = 0:11:39:33 / Sat Apr 14 23:02:26 2018
GPGPU-Sim PTX: 53800000 instructions simulated : ctaid=(4,4,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 460500  inst.: 53389003 (ipc=115.9) sim_rate=1268 (inst/sec) elapsed = 0:11:41:25 / Sat Apr 14 23:04:18 2018
GPGPU-Sim uArch: cycles simulated: 461000  inst.: 53422167 (ipc=115.9) sim_rate=1266 (inst/sec) elapsed = 0:11:43:16 / Sat Apr 14 23:06:09 2018
GPGPU-Sim uArch: cycles simulated: 461500  inst.: 53459081 (ipc=115.8) sim_rate=1263 (inst/sec) elapsed = 0:11:45:09 / Sat Apr 14 23:08:02 2018
GPGPU-Sim PTX: 53900000 instructions simulated : ctaid=(6,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 462000  inst.: 53499151 (ipc=115.8) sim_rate=1261 (inst/sec) elapsed = 0:11:47:01 / Sat Apr 14 23:09:54 2018
GPGPU-Sim uArch: cycles simulated: 462500  inst.: 53536513 (ipc=115.8) sim_rate=1258 (inst/sec) elapsed = 0:11:48:53 / Sat Apr 14 23:11:46 2018
GPGPU-Sim uArch: cycles simulated: 463000  inst.: 53576157 (ipc=115.7) sim_rate=1256 (inst/sec) elapsed = 0:11:50:44 / Sat Apr 14 23:13:37 2018
GPGPU-Sim PTX: 54000000 instructions simulated : ctaid=(2,6,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 463500  inst.: 53618371 (ipc=115.7) sim_rate=1254 (inst/sec) elapsed = 0:11:52:36 / Sat Apr 14 23:15:29 2018
GPGPU-Sim uArch: cycles simulated: 464000  inst.: 53657419 (ipc=115.6) sim_rate=1251 (inst/sec) elapsed = 0:11:54:28 / Sat Apr 14 23:17:21 2018
GPGPU-Sim PTX: 54100000 instructions simulated : ctaid=(5,1,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 464500  inst.: 53700727 (ipc=115.6) sim_rate=1249 (inst/sec) elapsed = 0:11:56:20 / Sat Apr 14 23:19:13 2018
GPGPU-Sim uArch: cycles simulated: 465000  inst.: 53744495 (ipc=115.6) sim_rate=1247 (inst/sec) elapsed = 0:11:58:12 / Sat Apr 14 23:21:05 2018
GPGPU-Sim uArch: cycles simulated: 465500  inst.: 53784595 (ipc=115.5) sim_rate=1244 (inst/sec) elapsed = 0:12:00:04 / Sat Apr 14 23:22:57 2018
GPGPU-Sim PTX: 54200000 instructions simulated : ctaid=(3,6,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 466000  inst.: 53828741 (ipc=115.5) sim_rate=1242 (inst/sec) elapsed = 0:12:01:55 / Sat Apr 14 23:24:48 2018
GPGPU-Sim uArch: cycles simulated: 466500  inst.: 53880231 (ipc=115.5) sim_rate=1240 (inst/sec) elapsed = 0:12:03:47 / Sat Apr 14 23:26:40 2018
GPGPU-Sim PTX: 54300000 instructions simulated : ctaid=(3,0,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 467000  inst.: 53926871 (ipc=115.5) sim_rate=1238 (inst/sec) elapsed = 0:12:05:40 / Sat Apr 14 23:28:33 2018
GPGPU-Sim uArch: cycles simulated: 467500  inst.: 53980021 (ipc=115.5) sim_rate=1236 (inst/sec) elapsed = 0:12:07:33 / Sat Apr 14 23:30:26 2018
GPGPU-Sim PTX: 54400000 instructions simulated : ctaid=(5,5,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 468000  inst.: 54024467 (ipc=115.4) sim_rate=1234 (inst/sec) elapsed = 0:12:09:26 / Sat Apr 14 23:32:19 2018
GPGPU-Sim uArch: cycles simulated: 468500  inst.: 54069319 (ipc=115.4) sim_rate=1232 (inst/sec) elapsed = 0:12:11:19 / Sat Apr 14 23:34:12 2018
GPGPU-Sim PTX: 54500000 instructions simulated : ctaid=(7,3,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 469000  inst.: 54115923 (ipc=115.4) sim_rate=1230 (inst/sec) elapsed = 0:12:13:11 / Sat Apr 14 23:36:04 2018
GPGPU-Sim uArch: cycles simulated: 469500  inst.: 54161915 (ipc=115.4) sim_rate=1228 (inst/sec) elapsed = 0:12:15:04 / Sat Apr 14 23:37:57 2018
GPGPU-Sim PTX: 54600000 instructions simulated : ctaid=(2,1,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 470000  inst.: 54207701 (ipc=115.3) sim_rate=1225 (inst/sec) elapsed = 0:12:16:57 / Sat Apr 14 23:39:50 2018
GPGPU-Sim uArch: cycles simulated: 470500  inst.: 54247979 (ipc=115.3) sim_rate=1223 (inst/sec) elapsed = 0:12:18:50 / Sat Apr 14 23:41:43 2018
GPGPU-Sim PTX: 54700000 instructions simulated : ctaid=(6,4,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 471000  inst.: 54299803 (ipc=115.3) sim_rate=1221 (inst/sec) elapsed = 0:12:20:44 / Sat Apr 14 23:43:37 2018
GPGPU-Sim uArch: cycles simulated: 471500  inst.: 54348079 (ipc=115.3) sim_rate=1219 (inst/sec) elapsed = 0:12:22:37 / Sat Apr 14 23:45:30 2018
GPGPU-Sim PTX: 54800000 instructions simulated : ctaid=(2,2,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 472000  inst.: 54397143 (ipc=115.2) sim_rate=1217 (inst/sec) elapsed = 0:12:24:30 / Sat Apr 14 23:47:23 2018
GPGPU-Sim uArch: cycles simulated: 472500  inst.: 54452865 (ipc=115.2) sim_rate=1215 (inst/sec) elapsed = 0:12:26:24 / Sat Apr 14 23:49:17 2018
GPGPU-Sim PTX: 54900000 instructions simulated : ctaid=(5,2,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 473000  inst.: 54501912 (ipc=115.2) sim_rate=1213 (inst/sec) elapsed = 0:12:28:17 / Sat Apr 14 23:51:10 2018
GPGPU-Sim uArch: cycles simulated: 473500  inst.: 54553080 (ipc=115.2) sim_rate=1211 (inst/sec) elapsed = 0:12:30:11 / Sat Apr 14 23:53:04 2018
GPGPU-Sim PTX: 55000000 instructions simulated : ctaid=(0,2,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 474000  inst.: 54605606 (ipc=115.2) sim_rate=1210 (inst/sec) elapsed = 0:12:32:05 / Sat Apr 14 23:54:58 2018
GPGPU-Sim uArch: cycles simulated: 474500  inst.: 54653268 (ipc=115.2) sim_rate=1208 (inst/sec) elapsed = 0:12:33:59 / Sat Apr 14 23:56:52 2018
GPGPU-Sim PTX: 55100000 instructions simulated : ctaid=(0,3,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 475000  inst.: 54707300 (ipc=115.2) sim_rate=1206 (inst/sec) elapsed = 0:12:35:53 / Sat Apr 14 23:58:46 2018
GPGPU-Sim uArch: cycles simulated: 475500  inst.: 54758293 (ipc=115.2) sim_rate=1204 (inst/sec) elapsed = 0:12:37:47 / Sun Apr 15 00:00:40 2018
GPGPU-Sim PTX: 55200000 instructions simulated : ctaid=(3,4,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 476000  inst.: 54807110 (ipc=115.1) sim_rate=1202 (inst/sec) elapsed = 0:12:39:41 / Sun Apr 15 00:02:34 2018
GPGPU-Sim uArch: cycles simulated: 476500  inst.: 54851480 (ipc=115.1) sim_rate=1200 (inst/sec) elapsed = 0:12:41:35 / Sun Apr 15 00:04:28 2018
GPGPU-Sim PTX: 55300000 instructions simulated : ctaid=(0,4,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 477000  inst.: 54895502 (ipc=115.1) sim_rate=1198 (inst/sec) elapsed = 0:12:43:30 / Sun Apr 15 00:06:23 2018
GPGPU-Sim uArch: cycles simulated: 477500  inst.: 54947506 (ipc=115.1) sim_rate=1196 (inst/sec) elapsed = 0:12:45:26 / Sun Apr 15 00:08:19 2018
GPGPU-Sim PTX: 55400000 instructions simulated : ctaid=(0,2,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 478000  inst.: 54994153 (ipc=115.1) sim_rate=1194 (inst/sec) elapsed = 0:12:47:20 / Sun Apr 15 00:10:13 2018
GPGPU-Sim uArch: cycles simulated: 478500  inst.: 55040335 (ipc=115.0) sim_rate=1192 (inst/sec) elapsed = 0:12:49:14 / Sun Apr 15 00:12:07 2018
GPGPU-Sim PTX: 55500000 instructions simulated : ctaid=(5,7,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 479000  inst.: 55092800 (ipc=115.0) sim_rate=1190 (inst/sec) elapsed = 0:12:51:09 / Sun Apr 15 00:14:02 2018
GPGPU-Sim uArch: cycles simulated: 479500  inst.: 55137948 (ipc=115.0) sim_rate=1188 (inst/sec) elapsed = 0:12:53:03 / Sun Apr 15 00:15:56 2018
GPGPU-Sim PTX: 55600000 instructions simulated : ctaid=(5,6,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 480000  inst.: 55185785 (ipc=115.0) sim_rate=1186 (inst/sec) elapsed = 0:12:54:58 / Sun Apr 15 00:17:51 2018
GPGPU-Sim uArch: cycles simulated: 480500  inst.: 55229993 (ipc=114.9) sim_rate=1184 (inst/sec) elapsed = 0:12:56:53 / Sun Apr 15 00:19:46 2018
GPGPU-Sim uArch: cycles simulated: 481000  inst.: 55277673 (ipc=114.9) sim_rate=1182 (inst/sec) elapsed = 0:12:58:48 / Sun Apr 15 00:21:41 2018
GPGPU-Sim PTX: 55700000 instructions simulated : ctaid=(4,5,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 481500  inst.: 55331929 (ipc=114.9) sim_rate=1181 (inst/sec) elapsed = 0:13:00:44 / Sun Apr 15 00:23:37 2018
GPGPU-Sim uArch: cycles simulated: 482000  inst.: 55372571 (ipc=114.9) sim_rate=1179 (inst/sec) elapsed = 0:13:02:39 / Sun Apr 15 00:25:32 2018
GPGPU-Sim PTX: 55800000 instructions simulated : ctaid=(1,1,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 482500  inst.: 55418174 (ipc=114.9) sim_rate=1177 (inst/sec) elapsed = 0:13:04:35 / Sun Apr 15 00:27:28 2018
GPGPU-Sim uArch: cycles simulated: 483000  inst.: 55466712 (ipc=114.8) sim_rate=1175 (inst/sec) elapsed = 0:13:06:30 / Sun Apr 15 00:29:23 2018
GPGPU-Sim PTX: 55900000 instructions simulated : ctaid=(0,6,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 483500  inst.: 55515842 (ipc=114.8) sim_rate=1173 (inst/sec) elapsed = 0:13:08:26 / Sun Apr 15 00:31:19 2018
GPGPU-Sim uArch: cycles simulated: 484000  inst.: 55568920 (ipc=114.8) sim_rate=1171 (inst/sec) elapsed = 0:13:10:21 / Sun Apr 15 00:33:14 2018
GPGPU-Sim PTX: 56000000 instructions simulated : ctaid=(8,1,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 484500  inst.: 55612041 (ipc=114.8) sim_rate=1169 (inst/sec) elapsed = 0:13:12:17 / Sun Apr 15 00:35:10 2018
GPGPU-Sim uArch: cycles simulated: 485000  inst.: 55652026 (ipc=114.7) sim_rate=1167 (inst/sec) elapsed = 0:13:14:13 / Sun Apr 15 00:37:06 2018
GPGPU-Sim PTX: 56100000 instructions simulated : ctaid=(4,4,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 485500  inst.: 55701301 (ipc=114.7) sim_rate=1166 (inst/sec) elapsed = 0:13:16:09 / Sun Apr 15 00:39:02 2018
GPGPU-Sim uArch: cycles simulated: 486000  inst.: 55748315 (ipc=114.7) sim_rate=1164 (inst/sec) elapsed = 0:13:18:05 / Sun Apr 15 00:40:58 2018
GPGPU-Sim PTX: 56200000 instructions simulated : ctaid=(8,5,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 486500  inst.: 55792952 (ipc=114.7) sim_rate=1162 (inst/sec) elapsed = 0:13:20:02 / Sun Apr 15 00:42:55 2018
GPGPU-Sim uArch: cycles simulated: 487000  inst.: 55830114 (ipc=114.6) sim_rate=1160 (inst/sec) elapsed = 0:13:21:58 / Sun Apr 15 00:44:51 2018
GPGPU-Sim uArch: cycles simulated: 487500  inst.: 55867536 (ipc=114.6) sim_rate=1158 (inst/sec) elapsed = 0:13:23:54 / Sun Apr 15 00:46:47 2018
GPGPU-Sim PTX: 56300000 instructions simulated : ctaid=(0,5,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 488000  inst.: 55916258 (ipc=114.6) sim_rate=1156 (inst/sec) elapsed = 0:13:25:50 / Sun Apr 15 00:48:43 2018
GPGPU-Sim uArch: cycles simulated: 488500  inst.: 55958506 (ipc=114.6) sim_rate=1154 (inst/sec) elapsed = 0:13:27:47 / Sun Apr 15 00:50:40 2018
GPGPU-Sim PTX: 56400000 instructions simulated : ctaid=(5,6,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 489000  inst.: 55994711 (ipc=114.5) sim_rate=1152 (inst/sec) elapsed = 0:13:29:43 / Sun Apr 15 00:52:36 2018
GPGPU-Sim uArch: cycles simulated: 489500  inst.: 56023330 (ipc=114.5) sim_rate=1150 (inst/sec) elapsed = 0:13:31:40 / Sun Apr 15 00:54:33 2018
GPGPU-Sim uArch: cycles simulated: 490000  inst.: 56060395 (ipc=114.4) sim_rate=1148 (inst/sec) elapsed = 0:13:33:37 / Sun Apr 15 00:56:30 2018
GPGPU-Sim PTX: 56500000 instructions simulated : ctaid=(4,1,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 490500  inst.: 56094993 (ipc=114.4) sim_rate=1146 (inst/sec) elapsed = 0:13:35:34 / Sun Apr 15 00:58:27 2018
GPGPU-Sim uArch: cycles simulated: 491000  inst.: 56130181 (ipc=114.3) sim_rate=1144 (inst/sec) elapsed = 0:13:37:31 / Sun Apr 15 01:00:24 2018
GPGPU-Sim uArch: cycles simulated: 491500  inst.: 56164876 (ipc=114.3) sim_rate=1142 (inst/sec) elapsed = 0:13:39:28 / Sun Apr 15 01:02:21 2018
GPGPU-Sim PTX: 56600000 instructions simulated : ctaid=(2,6,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 492000  inst.: 56195504 (ipc=114.2) sim_rate=1140 (inst/sec) elapsed = 0:13:41:27 / Sun Apr 15 01:04:20 2018
GPGPU-Sim uArch: cycles simulated: 492500  inst.: 56235461 (ipc=114.2) sim_rate=1138 (inst/sec) elapsed = 0:13:43:25 / Sun Apr 15 01:06:18 2018
GPGPU-Sim uArch: cycles simulated: 493000  inst.: 56267821 (ipc=114.1) sim_rate=1136 (inst/sec) elapsed = 0:13:45:23 / Sun Apr 15 01:08:16 2018
GPGPU-Sim PTX: 56700000 instructions simulated : ctaid=(5,3,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 493500  inst.: 56303642 (ipc=114.1) sim_rate=1134 (inst/sec) elapsed = 0:13:47:20 / Sun Apr 15 01:10:13 2018
GPGPU-Sim uArch: cycles simulated: 494000  inst.: 56341042 (ipc=114.1) sim_rate=1132 (inst/sec) elapsed = 0:13:49:18 / Sun Apr 15 01:12:11 2018
GPGPU-Sim PTX: 56800000 instructions simulated : ctaid=(7,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 494500  inst.: 56378858 (ipc=114.0) sim_rate=1130 (inst/sec) elapsed = 0:13:51:16 / Sun Apr 15 01:14:09 2018
GPGPU-Sim uArch: cycles simulated: 495000  inst.: 56416131 (ipc=114.0) sim_rate=1128 (inst/sec) elapsed = 0:13:53:14 / Sun Apr 15 01:16:07 2018
GPGPU-Sim uArch: cycles simulated: 495500  inst.: 56458587 (ipc=113.9) sim_rate=1126 (inst/sec) elapsed = 0:13:55:12 / Sun Apr 15 01:18:05 2018
GPGPU-Sim PTX: 56900000 instructions simulated : ctaid=(4,0,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 496000  inst.: 56496003 (ipc=113.9) sim_rate=1124 (inst/sec) elapsed = 0:13:57:11 / Sun Apr 15 01:20:04 2018
GPGPU-Sim uArch: cycles simulated: 496500  inst.: 56532097 (ipc=113.9) sim_rate=1122 (inst/sec) elapsed = 0:13:59:10 / Sun Apr 15 01:22:03 2018
GPGPU-Sim uArch: cycles simulated: 497000  inst.: 56564783 (ipc=113.8) sim_rate=1120 (inst/sec) elapsed = 0:14:01:08 / Sun Apr 15 01:24:01 2018
GPGPU-Sim PTX: 57000000 instructions simulated : ctaid=(2,6,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 497500  inst.: 56602237 (ipc=113.8) sim_rate=1118 (inst/sec) elapsed = 0:14:03:06 / Sun Apr 15 01:25:59 2018
GPGPU-Sim uArch: cycles simulated: 498000  inst.: 56632396 (ipc=113.7) sim_rate=1116 (inst/sec) elapsed = 0:14:05:04 / Sun Apr 15 01:27:57 2018
GPGPU-Sim PTX: 57100000 instructions simulated : ctaid=(6,4,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 498500  inst.: 56672198 (ipc=113.7) sim_rate=1115 (inst/sec) elapsed = 0:14:07:02 / Sun Apr 15 01:29:55 2018
GPGPU-Sim uArch: cycles simulated: 499000  inst.: 56711463 (ipc=113.7) sim_rate=1113 (inst/sec) elapsed = 0:14:09:00 / Sun Apr 15 01:31:53 2018
GPGPU-Sim uArch: cycles simulated: 499500  inst.: 56744694 (ipc=113.6) sim_rate=1111 (inst/sec) elapsed = 0:14:10:58 / Sun Apr 15 01:33:51 2018
GPGPU-Sim PTX: 57200000 instructions simulated : ctaid=(8,5,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 500000  inst.: 56778116 (ipc=113.6) sim_rate=1109 (inst/sec) elapsed = 0:14:12:57 / Sun Apr 15 01:35:50 2018
GPGPU-Sim uArch: cycles simulated: 500500  inst.: 56810433 (ipc=113.5) sim_rate=1107 (inst/sec) elapsed = 0:14:14:55 / Sun Apr 15 01:37:48 2018
GPGPU-Sim uArch: cycles simulated: 501000  inst.: 56843862 (ipc=113.5) sim_rate=1105 (inst/sec) elapsed = 0:14:16:54 / Sun Apr 15 01:39:47 2018
GPGPU-Sim PTX: 57300000 instructions simulated : ctaid=(3,3,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 501500  inst.: 56875740 (ipc=113.4) sim_rate=1103 (inst/sec) elapsed = 0:14:18:53 / Sun Apr 15 01:41:46 2018
GPGPU-Sim uArch: cycles simulated: 502000  inst.: 56918138 (ipc=113.4) sim_rate=1101 (inst/sec) elapsed = 0:14:20:52 / Sun Apr 15 01:43:45 2018
GPGPU-Sim uArch: cycles simulated: 502500  inst.: 56951898 (ipc=113.3) sim_rate=1100 (inst/sec) elapsed = 0:14:22:51 / Sun Apr 15 01:45:44 2018
GPGPU-Sim PTX: 57400000 instructions simulated : ctaid=(6,3,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 503000  inst.: 56984426 (ipc=113.3) sim_rate=1098 (inst/sec) elapsed = 0:14:24:51 / Sun Apr 15 01:47:44 2018
GPGPU-Sim uArch: cycles simulated: 503500  inst.: 57020574 (ipc=113.2) sim_rate=1096 (inst/sec) elapsed = 0:14:26:50 / Sun Apr 15 01:49:43 2018
GPGPU-Sim uArch: cycles simulated: 504000  inst.: 57061122 (ipc=113.2) sim_rate=1094 (inst/sec) elapsed = 0:14:28:49 / Sun Apr 15 01:51:42 2018
GPGPU-Sim PTX: 57500000 instructions simulated : ctaid=(7,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 504500  inst.: 57097761 (ipc=113.2) sim_rate=1092 (inst/sec) elapsed = 0:14:30:49 / Sun Apr 15 01:53:42 2018
GPGPU-Sim uArch: cycles simulated: 505000  inst.: 57137209 (ipc=113.1) sim_rate=1091 (inst/sec) elapsed = 0:14:32:48 / Sun Apr 15 01:55:41 2018
GPGPU-Sim PTX: 57600000 instructions simulated : ctaid=(5,2,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 505500  inst.: 57181906 (ipc=113.1) sim_rate=1089 (inst/sec) elapsed = 0:14:34:48 / Sun Apr 15 01:57:41 2018
GPGPU-Sim uArch: cycles simulated: 506000  inst.: 57211873 (ipc=113.1) sim_rate=1087 (inst/sec) elapsed = 0:14:36:48 / Sun Apr 15 01:59:41 2018
GPGPU-Sim uArch: cycles simulated: 506500  inst.: 57246700 (ipc=113.0) sim_rate=1085 (inst/sec) elapsed = 0:14:38:48 / Sun Apr 15 02:01:41 2018
GPGPU-Sim PTX: 57700000 instructions simulated : ctaid=(1,4,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 507000  inst.: 57278971 (ipc=113.0) sim_rate=1083 (inst/sec) elapsed = 0:14:40:47 / Sun Apr 15 02:03:40 2018
GPGPU-Sim uArch: cycles simulated: 507500  inst.: 57317699 (ipc=112.9) sim_rate=1082 (inst/sec) elapsed = 0:14:42:47 / Sun Apr 15 02:05:40 2018
GPGPU-Sim uArch: cycles simulated: 508000  inst.: 57351392 (ipc=112.9) sim_rate=1080 (inst/sec) elapsed = 0:14:44:47 / Sun Apr 15 02:07:40 2018
GPGPU-Sim PTX: 57800000 instructions simulated : ctaid=(0,5,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 508500  inst.: 57386168 (ipc=112.9) sim_rate=1078 (inst/sec) elapsed = 0:14:46:48 / Sun Apr 15 02:09:41 2018
GPGPU-Sim uArch: cycles simulated: 509000  inst.: 57417467 (ipc=112.8) sim_rate=1076 (inst/sec) elapsed = 0:14:48:49 / Sun Apr 15 02:11:42 2018
GPGPU-Sim uArch: cycles simulated: 509500  inst.: 57449414 (ipc=112.8) sim_rate=1074 (inst/sec) elapsed = 0:14:50:50 / Sun Apr 15 02:13:43 2018
GPGPU-Sim PTX: 57900000 instructions simulated : ctaid=(3,3,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 510000  inst.: 57484549 (ipc=112.7) sim_rate=1073 (inst/sec) elapsed = 0:14:52:51 / Sun Apr 15 02:15:44 2018
GPGPU-Sim uArch: cycles simulated: 510500  inst.: 57517469 (ipc=112.7) sim_rate=1071 (inst/sec) elapsed = 0:14:54:52 / Sun Apr 15 02:17:45 2018
GPGPU-Sim uArch: cycles simulated: 511000  inst.: 57545695 (ipc=112.6) sim_rate=1069 (inst/sec) elapsed = 0:14:56:53 / Sun Apr 15 02:19:46 2018
GPGPU-Sim PTX: 58000000 instructions simulated : ctaid=(1,0,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 511500  inst.: 57581623 (ipc=112.6) sim_rate=1067 (inst/sec) elapsed = 0:14:58:54 / Sun Apr 15 02:21:47 2018
GPGPU-Sim uArch: cycles simulated: 512000  inst.: 57615542 (ipc=112.5) sim_rate=1065 (inst/sec) elapsed = 0:15:00:56 / Sun Apr 15 02:23:49 2018
GPGPU-Sim uArch: cycles simulated: 512500  inst.: 57645650 (ipc=112.5) sim_rate=1063 (inst/sec) elapsed = 0:15:02:59 / Sun Apr 15 02:25:52 2018
GPGPU-Sim PTX: 58100000 instructions simulated : ctaid=(2,4,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 513000  inst.: 57682740 (ipc=112.4) sim_rate=1062 (inst/sec) elapsed = 0:15:05:01 / Sun Apr 15 02:27:54 2018
GPGPU-Sim uArch: cycles simulated: 513500  inst.: 57723337 (ipc=112.4) sim_rate=1060 (inst/sec) elapsed = 0:15:07:03 / Sun Apr 15 02:29:56 2018
GPGPU-Sim PTX: 58200000 instructions simulated : ctaid=(6,3,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 514000  inst.: 57762385 (ipc=112.4) sim_rate=1058 (inst/sec) elapsed = 0:15:09:06 / Sun Apr 15 02:31:59 2018
GPGPU-Sim uArch: cycles simulated: 514500  inst.: 57804431 (ipc=112.4) sim_rate=1057 (inst/sec) elapsed = 0:15:11:08 / Sun Apr 15 02:34:01 2018
GPGPU-Sim uArch: cycles simulated: 515000  inst.: 57837523 (ipc=112.3) sim_rate=1055 (inst/sec) elapsed = 0:15:13:10 / Sun Apr 15 02:36:03 2018
GPGPU-Sim PTX: 58300000 instructions simulated : ctaid=(5,6,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 515500  inst.: 57878262 (ipc=112.3) sim_rate=1053 (inst/sec) elapsed = 0:15:15:14 / Sun Apr 15 02:38:07 2018
GPGPU-Sim uArch: cycles simulated: 516000  inst.: 57908550 (ipc=112.2) sim_rate=1052 (inst/sec) elapsed = 0:15:17:18 / Sun Apr 15 02:40:11 2018
GPGPU-Sim uArch: cycles simulated: 516500  inst.: 57942051 (ipc=112.2) sim_rate=1050 (inst/sec) elapsed = 0:15:19:23 / Sun Apr 15 02:42:16 2018
GPGPU-Sim PTX: 58400000 instructions simulated : ctaid=(2,2,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 517000  inst.: 57978059 (ipc=112.1) sim_rate=1048 (inst/sec) elapsed = 0:15:21:28 / Sun Apr 15 02:44:21 2018
GPGPU-Sim uArch: cycles simulated: 517500  inst.: 58008300 (ipc=112.1) sim_rate=1046 (inst/sec) elapsed = 0:15:23:32 / Sun Apr 15 02:46:25 2018
GPGPU-Sim uArch: cycles simulated: 518000  inst.: 58037638 (ipc=112.0) sim_rate=1045 (inst/sec) elapsed = 0:15:25:35 / Sun Apr 15 02:48:28 2018
GPGPU-Sim PTX: 58500000 instructions simulated : ctaid=(4,3,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 518500  inst.: 58060942 (ipc=112.0) sim_rate=1043 (inst/sec) elapsed = 0:15:27:38 / Sun Apr 15 02:50:31 2018
GPGPU-Sim uArch: cycles simulated: 519000  inst.: 58092055 (ipc=111.9) sim_rate=1041 (inst/sec) elapsed = 0:15:29:41 / Sun Apr 15 02:52:34 2018
GPGPU-Sim uArch: cycles simulated: 519500  inst.: 58121861 (ipc=111.9) sim_rate=1039 (inst/sec) elapsed = 0:15:31:45 / Sun Apr 15 02:54:38 2018
GPGPU-Sim uArch: cycles simulated: 520000  inst.: 58151136 (ipc=111.8) sim_rate=1037 (inst/sec) elapsed = 0:15:33:49 / Sun Apr 15 02:56:42 2018
GPGPU-Sim PTX: 58600000 instructions simulated : ctaid=(8,6,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 520500  inst.: 58181350 (ipc=111.8) sim_rate=1036 (inst/sec) elapsed = 0:15:35:52 / Sun Apr 15 02:58:45 2018
GPGPU-Sim uArch: cycles simulated: 521000  inst.: 58210860 (ipc=111.7) sim_rate=1034 (inst/sec) elapsed = 0:15:37:53 / Sun Apr 15 03:00:46 2018
GPGPU-Sim uArch: cycles simulated: 521500  inst.: 58242968 (ipc=111.7) sim_rate=1032 (inst/sec) elapsed = 0:15:39:54 / Sun Apr 15 03:02:47 2018
GPGPU-Sim PTX: 58700000 instructions simulated : ctaid=(2,2,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 522000  inst.: 58274861 (ipc=111.6) sim_rate=1031 (inst/sec) elapsed = 0:15:41:57 / Sun Apr 15 03:04:50 2018
GPGPU-Sim uArch: cycles simulated: 522500  inst.: 58313240 (ipc=111.6) sim_rate=1029 (inst/sec) elapsed = 0:15:44:00 / Sun Apr 15 03:06:53 2018
GPGPU-Sim uArch: cycles simulated: 523000  inst.: 58344413 (ipc=111.6) sim_rate=1027 (inst/sec) elapsed = 0:15:46:04 / Sun Apr 15 03:08:57 2018
GPGPU-Sim PTX: 58800000 instructions simulated : ctaid=(0,5,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 523500  inst.: 58375026 (ipc=111.5) sim_rate=1026 (inst/sec) elapsed = 0:15:48:06 / Sun Apr 15 03:10:59 2018
GPGPU-Sim uArch: cycles simulated: 524000  inst.: 58408287 (ipc=111.5) sim_rate=1024 (inst/sec) elapsed = 0:15:50:09 / Sun Apr 15 03:13:02 2018
GPGPU-Sim uArch: cycles simulated: 524500  inst.: 58440131 (ipc=111.4) sim_rate=1022 (inst/sec) elapsed = 0:15:52:10 / Sun Apr 15 03:15:03 2018
GPGPU-Sim PTX: 58900000 instructions simulated : ctaid=(0,3,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 525000  inst.: 58472828 (ipc=111.4) sim_rate=1021 (inst/sec) elapsed = 0:15:54:12 / Sun Apr 15 03:17:05 2018
GPGPU-Sim uArch: cycles simulated: 525500  inst.: 58504442 (ipc=111.3) sim_rate=1019 (inst/sec) elapsed = 0:15:56:14 / Sun Apr 15 03:19:07 2018
GPGPU-Sim uArch: cycles simulated: 526000  inst.: 58540614 (ipc=111.3) sim_rate=1018 (inst/sec) elapsed = 0:15:58:17 / Sun Apr 15 03:21:10 2018
GPGPU-Sim PTX: 59000000 instructions simulated : ctaid=(3,1,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 526500  inst.: 58566641 (ipc=111.2) sim_rate=1016 (inst/sec) elapsed = 0:16:00:19 / Sun Apr 15 03:23:12 2018
GPGPU-Sim uArch: cycles simulated: 527000  inst.: 58596440 (ipc=111.2) sim_rate=1014 (inst/sec) elapsed = 0:16:02:22 / Sun Apr 15 03:25:15 2018
GPGPU-Sim uArch: cycles simulated: 527500  inst.: 58623982 (ipc=111.1) sim_rate=1013 (inst/sec) elapsed = 0:16:04:25 / Sun Apr 15 03:27:18 2018
GPGPU-Sim PTX: 59100000 instructions simulated : ctaid=(7,6,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 528000  inst.: 58657611 (ipc=111.1) sim_rate=1011 (inst/sec) elapsed = 0:16:06:28 / Sun Apr 15 03:29:21 2018
GPGPU-Sim uArch: cycles simulated: 528500  inst.: 58687284 (ipc=111.0) sim_rate=1009 (inst/sec) elapsed = 0:16:08:31 / Sun Apr 15 03:31:24 2018
GPGPU-Sim uArch: cycles simulated: 529000  inst.: 58711851 (ipc=111.0) sim_rate=1008 (inst/sec) elapsed = 0:16:10:34 / Sun Apr 15 03:33:27 2018
GPGPU-Sim uArch: cycles simulated: 529500  inst.: 58737316 (ipc=110.9) sim_rate=1006 (inst/sec) elapsed = 0:16:12:36 / Sun Apr 15 03:35:29 2018
GPGPU-Sim PTX: 59200000 instructions simulated : ctaid=(1,4,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 530000  inst.: 58769661 (ipc=110.9) sim_rate=1004 (inst/sec) elapsed = 0:16:14:39 / Sun Apr 15 03:37:32 2018
GPGPU-Sim uArch: cycles simulated: 530500  inst.: 58804470 (ipc=110.8) sim_rate=1003 (inst/sec) elapsed = 0:16:16:42 / Sun Apr 15 03:39:35 2018
GPGPU-Sim uArch: cycles simulated: 531000  inst.: 58834132 (ipc=110.8) sim_rate=1001 (inst/sec) elapsed = 0:16:18:45 / Sun Apr 15 03:41:38 2018
GPGPU-Sim PTX: 59300000 instructions simulated : ctaid=(4,0,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 531500  inst.: 58866296 (ipc=110.8) sim_rate=1000 (inst/sec) elapsed = 0:16:20:46 / Sun Apr 15 03:43:39 2018
GPGPU-Sim uArch: cycles simulated: 532000  inst.: 58907487 (ipc=110.7) sim_rate=999 (inst/sec) elapsed = 0:16:22:45 / Sun Apr 15 03:45:38 2018
GPGPU-Sim uArch: cycles simulated: 532500  inst.: 58941060 (ipc=110.7) sim_rate=997 (inst/sec) elapsed = 0:16:24:49 / Sun Apr 15 03:47:42 2018
GPGPU-Sim PTX: 59400000 instructions simulated : ctaid=(3,3,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 533000  inst.: 58971387 (ipc=110.6) sim_rate=995 (inst/sec) elapsed = 0:16:26:55 / Sun Apr 15 03:49:48 2018
GPGPU-Sim uArch: cycles simulated: 533500  inst.: 58999422 (ipc=110.6) sim_rate=994 (inst/sec) elapsed = 0:16:29:01 / Sun Apr 15 03:51:54 2018
GPGPU-Sim uArch: cycles simulated: 534000  inst.: 59034596 (ipc=110.6) sim_rate=992 (inst/sec) elapsed = 0:16:31:06 / Sun Apr 15 03:53:59 2018
GPGPU-Sim PTX: 59500000 instructions simulated : ctaid=(1,0,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 534500  inst.: 59074845 (ipc=110.5) sim_rate=991 (inst/sec) elapsed = 0:16:33:10 / Sun Apr 15 03:56:03 2018
GPGPU-Sim uArch: cycles simulated: 535000  inst.: 59100100 (ipc=110.5) sim_rate=989 (inst/sec) elapsed = 0:16:35:15 / Sun Apr 15 03:58:08 2018
GPGPU-Sim uArch: cycles simulated: 535500  inst.: 59127584 (ipc=110.4) sim_rate=988 (inst/sec) elapsed = 0:16:37:21 / Sun Apr 15 04:00:14 2018
GPGPU-Sim PTX: 59600000 instructions simulated : ctaid=(4,2,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 536000  inst.: 59162337 (ipc=110.4) sim_rate=986 (inst/sec) elapsed = 0:16:39:27 / Sun Apr 15 04:02:20 2018
GPGPU-Sim uArch: cycles simulated: 536500  inst.: 59188936 (ipc=110.3) sim_rate=984 (inst/sec) elapsed = 0:16:41:33 / Sun Apr 15 04:04:26 2018
GPGPU-Sim uArch: cycles simulated: 537000  inst.: 59215573 (ipc=110.3) sim_rate=983 (inst/sec) elapsed = 0:16:43:39 / Sun Apr 15 04:06:32 2018
GPGPU-Sim uArch: cycles simulated: 537500  inst.: 59240686 (ipc=110.2) sim_rate=981 (inst/sec) elapsed = 0:16:45:45 / Sun Apr 15 04:08:38 2018
GPGPU-Sim PTX: 59700000 instructions simulated : ctaid=(8,3,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 538000  inst.: 59269038 (ipc=110.2) sim_rate=980 (inst/sec) elapsed = 0:16:47:50 / Sun Apr 15 04:10:43 2018
GPGPU-Sim uArch: cycles simulated: 538500  inst.: 59296400 (ipc=110.1) sim_rate=978 (inst/sec) elapsed = 0:16:49:56 / Sun Apr 15 04:12:49 2018
GPGPU-Sim uArch: cycles simulated: 539000  inst.: 59321639 (ipc=110.1) sim_rate=976 (inst/sec) elapsed = 0:16:52:01 / Sun Apr 15 04:14:54 2018
GPGPU-Sim PTX: 59800000 instructions simulated : ctaid=(1,2,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 539500  inst.: 59344299 (ipc=110.0) sim_rate=975 (inst/sec) elapsed = 0:16:54:07 / Sun Apr 15 04:17:00 2018
GPGPU-Sim uArch: cycles simulated: 540000  inst.: 59380696 (ipc=110.0) sim_rate=973 (inst/sec) elapsed = 0:16:56:13 / Sun Apr 15 04:19:06 2018
GPGPU-Sim uArch: cycles simulated: 540500  inst.: 59409180 (ipc=109.9) sim_rate=972 (inst/sec) elapsed = 0:16:58:20 / Sun Apr 15 04:21:13 2018
GPGPU-Sim uArch: cycles simulated: 541000  inst.: 59439841 (ipc=109.9) sim_rate=970 (inst/sec) elapsed = 0:17:00:26 / Sun Apr 15 04:23:19 2018
GPGPU-Sim PTX: 59900000 instructions simulated : ctaid=(2,1,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 541500  inst.: 59472520 (ipc=109.8) sim_rate=969 (inst/sec) elapsed = 0:17:02:32 / Sun Apr 15 04:25:25 2018
GPGPU-Sim uArch: cycles simulated: 542000  inst.: 59504398 (ipc=109.8) sim_rate=967 (inst/sec) elapsed = 0:17:04:38 / Sun Apr 15 04:27:31 2018
GPGPU-Sim uArch: cycles simulated: 542500  inst.: 59534921 (ipc=109.7) sim_rate=966 (inst/sec) elapsed = 0:17:06:44 / Sun Apr 15 04:29:37 2018
GPGPU-Sim PTX: 60000000 instructions simulated : ctaid=(6,1,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 543000  inst.: 59563675 (ipc=109.7) sim_rate=964 (inst/sec) elapsed = 0:17:08:51 / Sun Apr 15 04:31:44 2018
GPGPU-Sim uArch: cycles simulated: 543500  inst.: 59593483 (ipc=109.6) sim_rate=963 (inst/sec) elapsed = 0:17:10:57 / Sun Apr 15 04:33:50 2018
GPGPU-Sim uArch: cycles simulated: 544000  inst.: 59631448 (ipc=109.6) sim_rate=962 (inst/sec) elapsed = 0:17:13:03 / Sun Apr 15 04:35:56 2018
GPGPU-Sim PTX: 60100000 instructions simulated : ctaid=(6,0,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 544500  inst.: 59659092 (ipc=109.6) sim_rate=960 (inst/sec) elapsed = 0:17:15:10 / Sun Apr 15 04:38:03 2018
GPGPU-Sim uArch: cycles simulated: 545000  inst.: 59681347 (ipc=109.5) sim_rate=958 (inst/sec) elapsed = 0:17:17:17 / Sun Apr 15 04:40:10 2018
GPGPU-Sim uArch: cycles simulated: 545500  inst.: 59705673 (ipc=109.5) sim_rate=957 (inst/sec) elapsed = 0:17:19:17 / Sun Apr 15 04:42:10 2018
GPGPU-Sim PTX: 60200000 instructions simulated : ctaid=(4,5,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 546000  inst.: 59739617 (ipc=109.4) sim_rate=956 (inst/sec) elapsed = 0:17:21:27 / Sun Apr 15 04:44:20 2018
GPGPU-Sim uArch: cycles simulated: 546500  inst.: 59775651 (ipc=109.4) sim_rate=954 (inst/sec) elapsed = 0:17:23:37 / Sun Apr 15 04:46:30 2018
GPGPU-Sim uArch: cycles simulated: 547000  inst.: 59798654 (ipc=109.3) sim_rate=953 (inst/sec) elapsed = 0:17:25:46 / Sun Apr 15 04:48:39 2018
GPGPU-Sim uArch: cycles simulated: 547500  inst.: 59820381 (ipc=109.3) sim_rate=951 (inst/sec) elapsed = 0:17:27:56 / Sun Apr 15 04:50:49 2018
GPGPU-Sim PTX: 60300000 instructions simulated : ctaid=(7,1,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 548000  inst.: 59844776 (ipc=109.2) sim_rate=949 (inst/sec) elapsed = 0:17:30:05 / Sun Apr 15 04:52:58 2018
GPGPU-Sim uArch: cycles simulated: 548500  inst.: 59873850 (ipc=109.2) sim_rate=948 (inst/sec) elapsed = 0:17:32:14 / Sun Apr 15 04:55:07 2018
GPGPU-Sim uArch: cycles simulated: 549000  inst.: 59905234 (ipc=109.1) sim_rate=947 (inst/sec) elapsed = 0:17:34:11 / Sun Apr 15 04:57:04 2018
GPGPU-Sim PTX: 60400000 instructions simulated : ctaid=(6,4,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 549500  inst.: 59935319 (ipc=109.1) sim_rate=945 (inst/sec) elapsed = 0:17:36:19 / Sun Apr 15 04:59:12 2018
GPGPU-Sim uArch: cycles simulated: 550000  inst.: 59964815 (ipc=109.0) sim_rate=944 (inst/sec) elapsed = 0:17:38:27 / Sun Apr 15 05:01:20 2018
GPGPU-Sim uArch: cycles simulated: 550500  inst.: 59998411 (ipc=109.0) sim_rate=942 (inst/sec) elapsed = 0:17:40:34 / Sun Apr 15 05:03:27 2018
GPGPU-Sim uArch: cycles simulated: 551000  inst.: 60030003 (ipc=108.9) sim_rate=941 (inst/sec) elapsed = 0:17:42:42 / Sun Apr 15 05:05:35 2018
GPGPU-Sim PTX: 60500000 instructions simulated : ctaid=(1,2,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 551500  inst.: 60067573 (ipc=108.9) sim_rate=940 (inst/sec) elapsed = 0:17:44:49 / Sun Apr 15 05:07:42 2018
GPGPU-Sim uArch: cycles simulated: 552000  inst.: 60097659 (ipc=108.9) sim_rate=938 (inst/sec) elapsed = 0:17:46:57 / Sun Apr 15 05:09:50 2018
GPGPU-Sim uArch: cycles simulated: 552500  inst.: 60125205 (ipc=108.8) sim_rate=937 (inst/sec) elapsed = 0:17:49:05 / Sun Apr 15 05:11:58 2018
GPGPU-Sim PTX: 60600000 instructions simulated : ctaid=(0,5,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 553000  inst.: 60162691 (ipc=108.8) sim_rate=936 (inst/sec) elapsed = 0:17:51:13 / Sun Apr 15 05:14:06 2018
GPGPU-Sim uArch: cycles simulated: 553500  inst.: 60199030 (ipc=108.8) sim_rate=934 (inst/sec) elapsed = 0:17:53:21 / Sun Apr 15 05:16:14 2018
GPGPU-Sim uArch: cycles simulated: 554000  inst.: 60226447 (ipc=108.7) sim_rate=933 (inst/sec) elapsed = 0:17:55:30 / Sun Apr 15 05:18:23 2018
GPGPU-Sim PTX: 60700000 instructions simulated : ctaid=(3,6,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 554500  inst.: 60252717 (ipc=108.7) sim_rate=931 (inst/sec) elapsed = 0:17:57:38 / Sun Apr 15 05:20:31 2018
GPGPU-Sim uArch: cycles simulated: 555000  inst.: 60286374 (ipc=108.6) sim_rate=930 (inst/sec) elapsed = 0:17:59:47 / Sun Apr 15 05:22:40 2018
GPGPU-Sim uArch: cycles simulated: 555500  inst.: 60321728 (ipc=108.6) sim_rate=929 (inst/sec) elapsed = 0:18:01:56 / Sun Apr 15 05:24:49 2018
GPGPU-Sim PTX: 60800000 instructions simulated : ctaid=(7,2,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 556000  inst.: 60353102 (ipc=108.5) sim_rate=927 (inst/sec) elapsed = 0:18:04:05 / Sun Apr 15 05:26:58 2018
GPGPU-Sim uArch: cycles simulated: 556500  inst.: 60382645 (ipc=108.5) sim_rate=926 (inst/sec) elapsed = 0:18:06:14 / Sun Apr 15 05:29:07 2018
GPGPU-Sim uArch: cycles simulated: 557000  inst.: 60413027 (ipc=108.5) sim_rate=925 (inst/sec) elapsed = 0:18:08:22 / Sun Apr 15 05:31:15 2018
GPGPU-Sim PTX: 60900000 instructions simulated : ctaid=(2,4,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 557500  inst.: 60445269 (ipc=108.4) sim_rate=923 (inst/sec) elapsed = 0:18:10:29 / Sun Apr 15 05:33:22 2018
GPGPU-Sim uArch: cycles simulated: 558000  inst.: 60480628 (ipc=108.4) sim_rate=922 (inst/sec) elapsed = 0:18:12:39 / Sun Apr 15 05:35:32 2018
GPGPU-Sim uArch: cycles simulated: 558500  inst.: 60511607 (ipc=108.3) sim_rate=921 (inst/sec) elapsed = 0:18:14:38 / Sun Apr 15 05:37:31 2018
GPGPU-Sim PTX: 61000000 instructions simulated : ctaid=(6,7,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 559000  inst.: 60549748 (ipc=108.3) sim_rate=920 (inst/sec) elapsed = 0:18:16:32 / Sun Apr 15 05:39:25 2018
GPGPU-Sim uArch: cycles simulated: 559500  inst.: 60578490 (ipc=108.3) sim_rate=918 (inst/sec) elapsed = 0:18:18:42 / Sun Apr 15 05:41:35 2018
GPGPU-Sim uArch: cycles simulated: 560000  inst.: 60605421 (ipc=108.2) sim_rate=917 (inst/sec) elapsed = 0:18:20:52 / Sun Apr 15 05:43:45 2018
GPGPU-Sim PTX: 61100000 instructions simulated : ctaid=(2,1,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 560500  inst.: 60639689 (ipc=108.2) sim_rate=916 (inst/sec) elapsed = 0:18:23:03 / Sun Apr 15 05:45:56 2018
GPGPU-Sim uArch: cycles simulated: 561000  inst.: 60674329 (ipc=108.2) sim_rate=915 (inst/sec) elapsed = 0:18:24:48 / Sun Apr 15 05:47:41 2018
GPGPU-Sim uArch: cycles simulated: 561500  inst.: 60709502 (ipc=108.1) sim_rate=914 (inst/sec) elapsed = 0:18:26:34 / Sun Apr 15 05:49:27 2018
GPGPU-Sim PTX: 61200000 instructions simulated : ctaid=(6,3,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 562000  inst.: 60740519 (ipc=108.1) sim_rate=913 (inst/sec) elapsed = 0:18:28:20 / Sun Apr 15 05:51:13 2018
GPGPU-Sim uArch: cycles simulated: 562500  inst.: 60772473 (ipc=108.0) sim_rate=912 (inst/sec) elapsed = 0:18:30:06 / Sun Apr 15 05:52:59 2018
GPGPU-Sim uArch: cycles simulated: 563000  inst.: 60805090 (ipc=108.0) sim_rate=911 (inst/sec) elapsed = 0:18:31:51 / Sun Apr 15 05:54:44 2018
GPGPU-Sim PTX: 61300000 instructions simulated : ctaid=(2,4,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 563500  inst.: 60841754 (ipc=108.0) sim_rate=910 (inst/sec) elapsed = 0:18:33:36 / Sun Apr 15 05:56:29 2018
GPGPU-Sim uArch: cycles simulated: 564000  inst.: 60868093 (ipc=107.9) sim_rate=909 (inst/sec) elapsed = 0:18:35:23 / Sun Apr 15 05:58:16 2018
GPGPU-Sim uArch: cycles simulated: 564500  inst.: 60894424 (ipc=107.9) sim_rate=908 (inst/sec) elapsed = 0:18:37:09 / Sun Apr 15 06:00:02 2018
GPGPU-Sim PTX: 61400000 instructions simulated : ctaid=(7,4,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 565000  inst.: 60927063 (ipc=107.8) sim_rate=907 (inst/sec) elapsed = 0:18:38:55 / Sun Apr 15 06:01:48 2018
GPGPU-Sim uArch: cycles simulated: 565500  inst.: 60967977 (ipc=107.8) sim_rate=906 (inst/sec) elapsed = 0:18:40:45 / Sun Apr 15 06:03:38 2018
GPGPU-Sim uArch: cycles simulated: 566000  inst.: 61000850 (ipc=107.8) sim_rate=905 (inst/sec) elapsed = 0:18:42:53 / Sun Apr 15 06:05:46 2018
GPGPU-Sim PTX: 61500000 instructions simulated : ctaid=(6,2,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 566500  inst.: 61035985 (ipc=107.7) sim_rate=904 (inst/sec) elapsed = 0:18:44:37 / Sun Apr 15 06:07:30 2018
GPGPU-Sim uArch: cycles simulated: 567000  inst.: 61066958 (ipc=107.7) sim_rate=903 (inst/sec) elapsed = 0:18:46:38 / Sun Apr 15 06:09:31 2018
GPGPU-Sim uArch: cycles simulated: 567500  inst.: 61097822 (ipc=107.7) sim_rate=902 (inst/sec) elapsed = 0:18:48:26 / Sun Apr 15 06:11:19 2018
GPGPU-Sim PTX: 61600000 instructions simulated : ctaid=(6,6,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 568000  inst.: 61140758 (ipc=107.6) sim_rate=901 (inst/sec) elapsed = 0:18:50:12 / Sun Apr 15 06:13:05 2018
GPGPU-Sim uArch: cycles simulated: 568500  inst.: 61178077 (ipc=107.6) sim_rate=900 (inst/sec) elapsed = 0:18:51:58 / Sun Apr 15 06:14:51 2018
GPGPU-Sim uArch: cycles simulated: 569000  inst.: 61214386 (ipc=107.6) sim_rate=899 (inst/sec) elapsed = 0:18:53:44 / Sun Apr 15 06:16:37 2018
GPGPU-Sim PTX: 61700000 instructions simulated : ctaid=(8,3,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 569500  inst.: 61248239 (ipc=107.5) sim_rate=898 (inst/sec) elapsed = 0:18:55:30 / Sun Apr 15 06:18:23 2018
GPGPU-Sim uArch: cycles simulated: 570000  inst.: 61284581 (ipc=107.5) sim_rate=898 (inst/sec) elapsed = 0:18:57:16 / Sun Apr 15 06:20:09 2018
GPGPU-Sim PTX: 61800000 instructions simulated : ctaid=(1,4,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 570500  inst.: 61320615 (ipc=107.5) sim_rate=897 (inst/sec) elapsed = 0:18:59:02 / Sun Apr 15 06:21:55 2018
GPGPU-Sim uArch: cycles simulated: 571000  inst.: 61355703 (ipc=107.5) sim_rate=896 (inst/sec) elapsed = 0:19:00:47 / Sun Apr 15 06:23:40 2018
GPGPU-Sim uArch: cycles simulated: 571500  inst.: 61386530 (ipc=107.4) sim_rate=895 (inst/sec) elapsed = 0:19:02:33 / Sun Apr 15 06:25:26 2018
GPGPU-Sim PTX: 61900000 instructions simulated : ctaid=(7,3,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 572000  inst.: 61418428 (ipc=107.4) sim_rate=894 (inst/sec) elapsed = 0:19:04:20 / Sun Apr 15 06:27:13 2018
GPGPU-Sim uArch: cycles simulated: 572500  inst.: 61453600 (ipc=107.3) sim_rate=893 (inst/sec) elapsed = 0:19:06:07 / Sun Apr 15 06:29:00 2018
GPGPU-Sim uArch: cycles simulated: 573000  inst.: 61490012 (ipc=107.3) sim_rate=892 (inst/sec) elapsed = 0:19:07:55 / Sun Apr 15 06:30:48 2018
GPGPU-Sim PTX: 62000000 instructions simulated : ctaid=(0,5,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 573500  inst.: 61524616 (ipc=107.3) sim_rate=891 (inst/sec) elapsed = 0:19:09:42 / Sun Apr 15 06:32:35 2018
GPGPU-Sim uArch: cycles simulated: 574000  inst.: 61559353 (ipc=107.2) sim_rate=891 (inst/sec) elapsed = 0:19:11:29 / Sun Apr 15 06:34:22 2018
GPGPU-Sim uArch: cycles simulated: 574500  inst.: 61597958 (ipc=107.2) sim_rate=890 (inst/sec) elapsed = 0:19:13:16 / Sun Apr 15 06:36:09 2018
GPGPU-Sim PTX: 62100000 instructions simulated : ctaid=(8,5,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 575000  inst.: 61629614 (ipc=107.2) sim_rate=889 (inst/sec) elapsed = 0:19:15:20 / Sun Apr 15 06:38:13 2018
GPGPU-Sim uArch: cycles simulated: 575500  inst.: 61661273 (ipc=107.1) sim_rate=887 (inst/sec) elapsed = 0:19:17:23 / Sun Apr 15 06:40:16 2018
GPGPU-Sim uArch: cycles simulated: 576000  inst.: 61699803 (ipc=107.1) sim_rate=887 (inst/sec) elapsed = 0:19:19:11 / Sun Apr 15 06:42:04 2018
GPGPU-Sim PTX: 62200000 instructions simulated : ctaid=(5,6,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 576500  inst.: 61736652 (ipc=107.1) sim_rate=886 (inst/sec) elapsed = 0:19:21:06 / Sun Apr 15 06:43:59 2018
GPGPU-Sim uArch: cycles simulated: 577000  inst.: 61773655 (ipc=107.1) sim_rate=885 (inst/sec) elapsed = 0:19:22:59 / Sun Apr 15 06:45:52 2018
GPGPU-Sim uArch: cycles simulated: 577500  inst.: 61807397 (ipc=107.0) sim_rate=884 (inst/sec) elapsed = 0:19:24:47 / Sun Apr 15 06:47:40 2018
GPGPU-Sim PTX: 62300000 instructions simulated : ctaid=(3,3,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 578000  inst.: 61842307 (ipc=107.0) sim_rate=883 (inst/sec) elapsed = 0:19:26:34 / Sun Apr 15 06:49:27 2018
GPGPU-Sim uArch: cycles simulated: 578500  inst.: 61883389 (ipc=107.0) sim_rate=882 (inst/sec) elapsed = 0:19:28:44 / Sun Apr 15 06:51:37 2018
GPGPU-Sim PTX: 62400000 instructions simulated : ctaid=(7,1,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 579000  inst.: 61921827 (ipc=106.9) sim_rate=881 (inst/sec) elapsed = 0:19:30:45 / Sun Apr 15 06:53:38 2018
GPGPU-Sim uArch: cycles simulated: 579500  inst.: 61958178 (ipc=106.9) sim_rate=880 (inst/sec) elapsed = 0:19:32:53 / Sun Apr 15 06:55:46 2018
GPGPU-Sim uArch: cycles simulated: 580000  inst.: 61987033 (ipc=106.9) sim_rate=879 (inst/sec) elapsed = 0:19:34:58 / Sun Apr 15 06:57:51 2018
GPGPU-Sim PTX: 62500000 instructions simulated : ctaid=(7,0,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 580500  inst.: 62026647 (ipc=106.9) sim_rate=878 (inst/sec) elapsed = 0:19:37:01 / Sun Apr 15 06:59:54 2018
GPGPU-Sim uArch: cycles simulated: 581000  inst.: 62064218 (ipc=106.8) sim_rate=877 (inst/sec) elapsed = 0:19:38:47 / Sun Apr 15 07:01:40 2018
GPGPU-Sim uArch: cycles simulated: 581500  inst.: 62095306 (ipc=106.8) sim_rate=876 (inst/sec) elapsed = 0:19:40:34 / Sun Apr 15 07:03:27 2018
GPGPU-Sim PTX: 62600000 instructions simulated : ctaid=(0,7,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 582000  inst.: 62136121 (ipc=106.8) sim_rate=875 (inst/sec) elapsed = 0:19:42:21 / Sun Apr 15 07:05:14 2018
GPGPU-Sim uArch: cycles simulated: 582500  inst.: 62176257 (ipc=106.7) sim_rate=875 (inst/sec) elapsed = 0:19:44:08 / Sun Apr 15 07:07:01 2018
GPGPU-Sim PTX: 62700000 instructions simulated : ctaid=(5,7,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 583000  inst.: 62212653 (ipc=106.7) sim_rate=874 (inst/sec) elapsed = 0:19:45:54 / Sun Apr 15 07:08:47 2018
GPGPU-Sim uArch: cycles simulated: 583500  inst.: 62245494 (ipc=106.7) sim_rate=873 (inst/sec) elapsed = 0:19:47:41 / Sun Apr 15 07:10:34 2018
GPGPU-Sim uArch: cycles simulated: 584000  inst.: 62283456 (ipc=106.6) sim_rate=872 (inst/sec) elapsed = 0:19:49:28 / Sun Apr 15 07:12:21 2018
GPGPU-Sim PTX: 62800000 instructions simulated : ctaid=(4,4,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 584500  inst.: 62319172 (ipc=106.6) sim_rate=871 (inst/sec) elapsed = 0:19:51:14 / Sun Apr 15 07:14:07 2018
GPGPU-Sim uArch: cycles simulated: 585000  inst.: 62359288 (ipc=106.6) sim_rate=871 (inst/sec) elapsed = 0:19:53:01 / Sun Apr 15 07:15:54 2018
GPGPU-Sim uArch: cycles simulated: 585500  inst.: 62396135 (ipc=106.6) sim_rate=870 (inst/sec) elapsed = 0:19:54:49 / Sun Apr 15 07:17:42 2018
GPGPU-Sim PTX: 62900000 instructions simulated : ctaid=(6,6,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 586000  inst.: 62430892 (ipc=106.5) sim_rate=869 (inst/sec) elapsed = 0:19:56:37 / Sun Apr 15 07:19:30 2018
GPGPU-Sim uArch: cycles simulated: 586500  inst.: 62468315 (ipc=106.5) sim_rate=868 (inst/sec) elapsed = 0:19:58:24 / Sun Apr 15 07:21:17 2018
GPGPU-Sim uArch: cycles simulated: 587000  inst.: 62508745 (ipc=106.5) sim_rate=868 (inst/sec) elapsed = 0:20:00:13 / Sun Apr 15 07:23:06 2018
GPGPU-Sim PTX: 63000000 instructions simulated : ctaid=(8,2,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 587500  inst.: 62544531 (ipc=106.5) sim_rate=867 (inst/sec) elapsed = 0:20:02:02 / Sun Apr 15 07:24:55 2018
GPGPU-Sim uArch: cycles simulated: 588000  inst.: 62583171 (ipc=106.4) sim_rate=866 (inst/sec) elapsed = 0:20:03:49 / Sun Apr 15 07:26:42 2018
GPGPU-Sim PTX: 63100000 instructions simulated : ctaid=(4,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 588500  inst.: 62615622 (ipc=106.4) sim_rate=865 (inst/sec) elapsed = 0:20:05:37 / Sun Apr 15 07:28:30 2018
GPGPU-Sim uArch: cycles simulated: 589000  inst.: 62657885 (ipc=106.4) sim_rate=864 (inst/sec) elapsed = 0:20:07:26 / Sun Apr 15 07:30:19 2018
GPGPU-Sim uArch: cycles simulated: 589500  inst.: 62695727 (ipc=106.4) sim_rate=863 (inst/sec) elapsed = 0:20:09:28 / Sun Apr 15 07:32:21 2018
GPGPU-Sim PTX: 63200000 instructions simulated : ctaid=(3,7,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 590000  inst.: 62728520 (ipc=106.3) sim_rate=862 (inst/sec) elapsed = 0:20:11:37 / Sun Apr 15 07:34:30 2018
GPGPU-Sim uArch: cycles simulated: 590500  inst.: 62764921 (ipc=106.3) sim_rate=861 (inst/sec) elapsed = 0:20:13:48 / Sun Apr 15 07:36:41 2018
GPGPU-Sim uArch: cycles simulated: 591000  inst.: 62790957 (ipc=106.2) sim_rate=860 (inst/sec) elapsed = 0:20:15:59 / Sun Apr 15 07:38:52 2018
GPGPU-Sim PTX: 63300000 instructions simulated : ctaid=(6,6,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 591500  inst.: 62822107 (ipc=106.2) sim_rate=859 (inst/sec) elapsed = 0:20:18:07 / Sun Apr 15 07:41:00 2018
GPGPU-Sim uArch: cycles simulated: 592000  inst.: 62858453 (ipc=106.2) sim_rate=858 (inst/sec) elapsed = 0:20:20:15 / Sun Apr 15 07:43:08 2018
GPGPU-Sim uArch: cycles simulated: 592500  inst.: 62898682 (ipc=106.2) sim_rate=857 (inst/sec) elapsed = 0:20:22:23 / Sun Apr 15 07:45:16 2018
GPGPU-Sim PTX: 63400000 instructions simulated : ctaid=(0,2,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 593000  inst.: 62928659 (ipc=106.1) sim_rate=856 (inst/sec) elapsed = 0:20:24:29 / Sun Apr 15 07:47:22 2018
GPGPU-Sim uArch: cycles simulated: 593500  inst.: 62965566 (ipc=106.1) sim_rate=855 (inst/sec) elapsed = 0:20:26:37 / Sun Apr 15 07:49:30 2018
GPGPU-Sim uArch: cycles simulated: 594000  inst.: 63000419 (ipc=106.1) sim_rate=854 (inst/sec) elapsed = 0:20:28:25 / Sun Apr 15 07:51:18 2018
GPGPU-Sim PTX: 63500000 instructions simulated : ctaid=(4,5,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 594500  inst.: 63032483 (ipc=106.0) sim_rate=853 (inst/sec) elapsed = 0:20:30:14 / Sun Apr 15 07:53:07 2018
GPGPU-Sim uArch: cycles simulated: 595000  inst.: 63066254 (ipc=106.0) sim_rate=853 (inst/sec) elapsed = 0:20:32:03 / Sun Apr 15 07:54:56 2018
GPGPU-Sim uArch: cycles simulated: 595500  inst.: 63101646 (ipc=106.0) sim_rate=852 (inst/sec) elapsed = 0:20:33:52 / Sun Apr 15 07:56:45 2018
GPGPU-Sim PTX: 63600000 instructions simulated : ctaid=(8,1,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 596000  inst.: 63140737 (ipc=105.9) sim_rate=851 (inst/sec) elapsed = 0:20:35:41 / Sun Apr 15 07:58:34 2018
GPGPU-Sim uArch: cycles simulated: 596500  inst.: 63169901 (ipc=105.9) sim_rate=850 (inst/sec) elapsed = 0:20:37:31 / Sun Apr 15 08:00:24 2018
GPGPU-Sim uArch: cycles simulated: 597000  inst.: 63202311 (ipc=105.9) sim_rate=849 (inst/sec) elapsed = 0:20:39:22 / Sun Apr 15 08:02:15 2018
GPGPU-Sim PTX: 63700000 instructions simulated : ctaid=(3,2,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 597500  inst.: 63240224 (ipc=105.8) sim_rate=849 (inst/sec) elapsed = 0:20:41:12 / Sun Apr 15 08:04:05 2018
GPGPU-Sim uArch: cycles simulated: 598000  inst.: 63270347 (ipc=105.8) sim_rate=848 (inst/sec) elapsed = 0:20:43:03 / Sun Apr 15 08:05:56 2018
GPGPU-Sim uArch: cycles simulated: 598500  inst.: 63302856 (ipc=105.8) sim_rate=847 (inst/sec) elapsed = 0:20:44:53 / Sun Apr 15 08:07:46 2018
GPGPU-Sim PTX: 63800000 instructions simulated : ctaid=(7,0,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 599000  inst.: 63342373 (ipc=105.7) sim_rate=846 (inst/sec) elapsed = 0:20:46:42 / Sun Apr 15 08:09:35 2018
GPGPU-Sim uArch: cycles simulated: 599500  inst.: 63374851 (ipc=105.7) sim_rate=845 (inst/sec) elapsed = 0:20:48:32 / Sun Apr 15 08:11:25 2018
GPGPU-Sim PTX: 63900000 instructions simulated : ctaid=(5,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 600000  inst.: 63407440 (ipc=105.7) sim_rate=845 (inst/sec) elapsed = 0:20:50:24 / Sun Apr 15 08:13:17 2018
GPGPU-Sim uArch: cycles simulated: 600500  inst.: 63437083 (ipc=105.6) sim_rate=844 (inst/sec) elapsed = 0:20:52:34 / Sun Apr 15 08:15:27 2018
GPGPU-Sim uArch: cycles simulated: 601000  inst.: 63477233 (ipc=105.6) sim_rate=843 (inst/sec) elapsed = 0:20:54:30 / Sun Apr 15 08:17:23 2018
GPGPU-Sim PTX: 64000000 instructions simulated : ctaid=(4,4,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 601500  inst.: 63509478 (ipc=105.6) sim_rate=842 (inst/sec) elapsed = 0:20:56:19 / Sun Apr 15 08:19:12 2018
GPGPU-Sim uArch: cycles simulated: 602000  inst.: 63541205 (ipc=105.6) sim_rate=841 (inst/sec) elapsed = 0:20:58:08 / Sun Apr 15 08:21:01 2018
GPGPU-Sim uArch: cycles simulated: 602500  inst.: 63577990 (ipc=105.5) sim_rate=841 (inst/sec) elapsed = 0:20:59:57 / Sun Apr 15 08:22:50 2018
GPGPU-Sim PTX: 64100000 instructions simulated : ctaid=(3,5,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 603000  inst.: 63607498 (ipc=105.5) sim_rate=840 (inst/sec) elapsed = 0:21:01:46 / Sun Apr 15 08:24:39 2018
GPGPU-Sim uArch: cycles simulated: 603500  inst.: 63638258 (ipc=105.4) sim_rate=839 (inst/sec) elapsed = 0:21:03:35 / Sun Apr 15 08:26:28 2018
GPGPU-Sim uArch: cycles simulated: 604000  inst.: 63675366 (ipc=105.4) sim_rate=838 (inst/sec) elapsed = 0:21:05:24 / Sun Apr 15 08:28:17 2018
GPGPU-Sim PTX: 64200000 instructions simulated : ctaid=(0,5,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 604500  inst.: 63708257 (ipc=105.4) sim_rate=837 (inst/sec) elapsed = 0:21:07:14 / Sun Apr 15 08:30:07 2018
GPGPU-Sim uArch: cycles simulated: 605000  inst.: 63740534 (ipc=105.4) sim_rate=837 (inst/sec) elapsed = 0:21:09:05 / Sun Apr 15 08:31:58 2018
GPGPU-Sim uArch: cycles simulated: 605500  inst.: 63771090 (ipc=105.3) sim_rate=836 (inst/sec) elapsed = 0:21:10:57 / Sun Apr 15 08:33:50 2018
GPGPU-Sim PTX: 64300000 instructions simulated : ctaid=(6,0,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 606000  inst.: 63806087 (ipc=105.3) sim_rate=835 (inst/sec) elapsed = 0:21:12:46 / Sun Apr 15 08:35:39 2018
GPGPU-Sim uArch: cycles simulated: 606500  inst.: 63837324 (ipc=105.3) sim_rate=834 (inst/sec) elapsed = 0:21:14:36 / Sun Apr 15 08:37:29 2018
GPGPU-Sim uArch: cycles simulated: 607000  inst.: 63866463 (ipc=105.2) sim_rate=833 (inst/sec) elapsed = 0:21:16:25 / Sun Apr 15 08:39:18 2018
GPGPU-Sim uArch: cycles simulated: 607500  inst.: 63899012 (ipc=105.2) sim_rate=833 (inst/sec) elapsed = 0:21:18:15 / Sun Apr 15 08:41:08 2018
GPGPU-Sim PTX: 64400000 instructions simulated : ctaid=(5,6,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 608000  inst.: 63931458 (ipc=105.2) sim_rate=832 (inst/sec) elapsed = 0:21:20:06 / Sun Apr 15 08:42:59 2018
GPGPU-Sim uArch: cycles simulated: 608500  inst.: 63962212 (ipc=105.1) sim_rate=831 (inst/sec) elapsed = 0:21:21:56 / Sun Apr 15 08:44:49 2018
GPGPU-Sim uArch: cycles simulated: 609000  inst.: 63992275 (ipc=105.1) sim_rate=830 (inst/sec) elapsed = 0:21:24:07 / Sun Apr 15 08:47:00 2018
GPGPU-Sim PTX: 64500000 instructions simulated : ctaid=(1,1,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 609500  inst.: 64020957 (ipc=105.0) sim_rate=829 (inst/sec) elapsed = 0:21:26:22 / Sun Apr 15 08:49:15 2018
GPGPU-Sim uArch: cycles simulated: 610000  inst.: 64055862 (ipc=105.0) sim_rate=828 (inst/sec) elapsed = 0:21:28:38 / Sun Apr 15 08:51:31 2018
GPGPU-Sim uArch: cycles simulated: 610500  inst.: 64085086 (ipc=105.0) sim_rate=827 (inst/sec) elapsed = 0:21:30:52 / Sun Apr 15 08:53:45 2018
GPGPU-Sim PTX: 64600000 instructions simulated : ctaid=(4,4,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 611000  inst.: 64114189 (ipc=104.9) sim_rate=826 (inst/sec) elapsed = 0:21:33:05 / Sun Apr 15 08:55:58 2018
GPGPU-Sim uArch: cycles simulated: 611500  inst.: 64142814 (ipc=104.9) sim_rate=825 (inst/sec) elapsed = 0:21:35:20 / Sun Apr 15 08:58:13 2018
GPGPU-Sim uArch: cycles simulated: 612000  inst.: 64178531 (ipc=104.9) sim_rate=824 (inst/sec) elapsed = 0:21:37:37 / Sun Apr 15 09:00:30 2018
GPGPU-Sim PTX: 64700000 instructions simulated : ctaid=(0,4,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 612500  inst.: 64208281 (ipc=104.8) sim_rate=823 (inst/sec) elapsed = 0:21:39:40 / Sun Apr 15 09:02:33 2018
GPGPU-Sim uArch: cycles simulated: 613000  inst.: 64235110 (ipc=104.8) sim_rate=822 (inst/sec) elapsed = 0:21:41:33 / Sun Apr 15 09:04:26 2018
GPGPU-Sim uArch: cycles simulated: 613500  inst.: 64268915 (ipc=104.8) sim_rate=821 (inst/sec) elapsed = 0:21:43:26 / Sun Apr 15 09:06:19 2018
GPGPU-Sim PTX: 64800000 instructions simulated : ctaid=(4,5,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 614000  inst.: 64301506 (ipc=104.7) sim_rate=820 (inst/sec) elapsed = 0:21:45:28 / Sun Apr 15 09:08:21 2018
GPGPU-Sim uArch: cycles simulated: 614500  inst.: 64328758 (ipc=104.7) sim_rate=819 (inst/sec) elapsed = 0:21:47:42 / Sun Apr 15 09:10:35 2018
GPGPU-Sim uArch: cycles simulated: 615000  inst.: 64363634 (ipc=104.7) sim_rate=818 (inst/sec) elapsed = 0:21:49:54 / Sun Apr 15 09:12:47 2018
GPGPU-Sim uArch: cycles simulated: 615500  inst.: 64397114 (ipc=104.6) sim_rate=818 (inst/sec) elapsed = 0:21:51:55 / Sun Apr 15 09:14:48 2018
GPGPU-Sim PTX: 64900000 instructions simulated : ctaid=(4,1,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 616000  inst.: 64428657 (ipc=104.6) sim_rate=817 (inst/sec) elapsed = 0:21:53:51 / Sun Apr 15 09:16:44 2018
GPGPU-Sim uArch: cycles simulated: 616500  inst.: 64459857 (ipc=104.6) sim_rate=816 (inst/sec) elapsed = 0:21:55:46 / Sun Apr 15 09:18:39 2018
GPGPU-Sim uArch: cycles simulated: 617000  inst.: 64489234 (ipc=104.5) sim_rate=815 (inst/sec) elapsed = 0:21:57:42 / Sun Apr 15 09:20:35 2018
GPGPU-Sim PTX: 65000000 instructions simulated : ctaid=(4,3,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 617500  inst.: 64519062 (ipc=104.5) sim_rate=814 (inst/sec) elapsed = 0:21:59:38 / Sun Apr 15 09:22:31 2018
GPGPU-Sim uArch: cycles simulated: 618000  inst.: 64550795 (ipc=104.5) sim_rate=814 (inst/sec) elapsed = 0:22:01:33 / Sun Apr 15 09:24:26 2018
GPGPU-Sim uArch: cycles simulated: 618500  inst.: 64581241 (ipc=104.4) sim_rate=813 (inst/sec) elapsed = 0:22:03:28 / Sun Apr 15 09:26:21 2018
GPGPU-Sim PTX: 65100000 instructions simulated : ctaid=(8,1,0) tid=(5,6,0)
GPGPU-Sim uArch: cycles simulated: 619000  inst.: 64610234 (ipc=104.4) sim_rate=812 (inst/sec) elapsed = 0:22:05:24 / Sun Apr 15 09:28:17 2018
GPGPU-Sim uArch: cycles simulated: 619500  inst.: 64642686 (ipc=104.3) sim_rate=811 (inst/sec) elapsed = 0:22:07:20 / Sun Apr 15 09:30:13 2018
GPGPU-Sim uArch: cycles simulated: 620000  inst.: 64672259 (ipc=104.3) sim_rate=810 (inst/sec) elapsed = 0:22:09:16 / Sun Apr 15 09:32:09 2018
GPGPU-Sim PTX: 65200000 instructions simulated : ctaid=(4,3,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 620500  inst.: 64703319 (ipc=104.3) sim_rate=810 (inst/sec) elapsed = 0:22:11:13 / Sun Apr 15 09:34:06 2018
GPGPU-Sim uArch: cycles simulated: 621000  inst.: 64731264 (ipc=104.2) sim_rate=809 (inst/sec) elapsed = 0:22:13:10 / Sun Apr 15 09:36:03 2018
GPGPU-Sim uArch: cycles simulated: 621500  inst.: 64760249 (ipc=104.2) sim_rate=808 (inst/sec) elapsed = 0:22:15:06 / Sun Apr 15 09:37:59 2018
GPGPU-Sim uArch: cycles simulated: 622000  inst.: 64793324 (ipc=104.2) sim_rate=807 (inst/sec) elapsed = 0:22:17:03 / Sun Apr 15 09:39:56 2018
GPGPU-Sim PTX: 65300000 instructions simulated : ctaid=(7,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 622500  inst.: 64828298 (ipc=104.1) sim_rate=806 (inst/sec) elapsed = 0:22:18:59 / Sun Apr 15 09:41:52 2018
GPGPU-Sim uArch: cycles simulated: 623000  inst.: 64857696 (ipc=104.1) sim_rate=806 (inst/sec) elapsed = 0:22:20:55 / Sun Apr 15 09:43:48 2018
GPGPU-Sim uArch: cycles simulated: 623500  inst.: 64889378 (ipc=104.1) sim_rate=805 (inst/sec) elapsed = 0:22:22:51 / Sun Apr 15 09:45:44 2018
GPGPU-Sim PTX: 65400000 instructions simulated : ctaid=(5,5,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 624000  inst.: 64924751 (ipc=104.0) sim_rate=804 (inst/sec) elapsed = 0:22:24:47 / Sun Apr 15 09:47:40 2018
GPGPU-Sim uArch: cycles simulated: 624500  inst.: 64951366 (ipc=104.0) sim_rate=803 (inst/sec) elapsed = 0:22:26:44 / Sun Apr 15 09:49:37 2018
GPGPU-Sim uArch: cycles simulated: 625000  inst.: 64979814 (ipc=104.0) sim_rate=803 (inst/sec) elapsed = 0:22:28:41 / Sun Apr 15 09:51:34 2018
GPGPU-Sim PTX: 65500000 instructions simulated : ctaid=(6,3,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 625500  inst.: 65009605 (ipc=103.9) sim_rate=802 (inst/sec) elapsed = 0:22:30:37 / Sun Apr 15 09:53:30 2018
GPGPU-Sim uArch: cycles simulated: 626000  inst.: 65037750 (ipc=103.9) sim_rate=801 (inst/sec) elapsed = 0:22:32:35 / Sun Apr 15 09:55:28 2018
GPGPU-Sim uArch: cycles simulated: 626500  inst.: 65066197 (ipc=103.9) sim_rate=800 (inst/sec) elapsed = 0:22:34:32 / Sun Apr 15 09:57:25 2018
GPGPU-Sim PTX: 65600000 instructions simulated : ctaid=(5,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 627000  inst.: 65095384 (ipc=103.8) sim_rate=799 (inst/sec) elapsed = 0:22:36:29 / Sun Apr 15 09:59:22 2018
GPGPU-Sim uArch: cycles simulated: 627500  inst.: 65127940 (ipc=103.8) sim_rate=799 (inst/sec) elapsed = 0:22:38:26 / Sun Apr 15 10:01:19 2018
GPGPU-Sim uArch: cycles simulated: 628000  inst.: 65154859 (ipc=103.7) sim_rate=798 (inst/sec) elapsed = 0:22:40:23 / Sun Apr 15 10:03:16 2018
GPGPU-Sim uArch: cycles simulated: 628500  inst.: 65176485 (ipc=103.7) sim_rate=797 (inst/sec) elapsed = 0:22:42:20 / Sun Apr 15 10:05:13 2018
GPGPU-Sim PTX: 65700000 instructions simulated : ctaid=(3,3,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 629000  inst.: 65205301 (ipc=103.7) sim_rate=796 (inst/sec) elapsed = 0:22:44:17 / Sun Apr 15 10:07:10 2018
GPGPU-Sim uArch: cycles simulated: 629500  inst.: 65241448 (ipc=103.6) sim_rate=795 (inst/sec) elapsed = 0:22:46:14 / Sun Apr 15 10:09:07 2018
GPGPU-Sim uArch: cycles simulated: 630000  inst.: 65268170 (ipc=103.6) sim_rate=795 (inst/sec) elapsed = 0:22:48:11 / Sun Apr 15 10:11:04 2018
GPGPU-Sim PTX: 65800000 instructions simulated : ctaid=(5,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 630500  inst.: 65292990 (ipc=103.6) sim_rate=794 (inst/sec) elapsed = 0:22:50:08 / Sun Apr 15 10:13:01 2018
GPGPU-Sim uArch: cycles simulated: 631000  inst.: 65321866 (ipc=103.5) sim_rate=793 (inst/sec) elapsed = 0:22:52:05 / Sun Apr 15 10:14:58 2018
GPGPU-Sim uArch: cycles simulated: 631500  inst.: 65352695 (ipc=103.5) sim_rate=792 (inst/sec) elapsed = 0:22:54:03 / Sun Apr 15 10:16:56 2018
GPGPU-Sim uArch: cycles simulated: 632000  inst.: 65379161 (ipc=103.4) sim_rate=791 (inst/sec) elapsed = 0:22:56:01 / Sun Apr 15 10:18:54 2018
GPGPU-Sim PTX: 65900000 instructions simulated : ctaid=(4,0,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 632500  inst.: 65406178 (ipc=103.4) sim_rate=791 (inst/sec) elapsed = 0:22:57:58 / Sun Apr 15 10:20:51 2018
GPGPU-Sim uArch: cycles simulated: 633000  inst.: 65439843 (ipc=103.4) sim_rate=790 (inst/sec) elapsed = 0:22:59:56 / Sun Apr 15 10:22:49 2018
GPGPU-Sim uArch: cycles simulated: 633500  inst.: 65465224 (ipc=103.3) sim_rate=789 (inst/sec) elapsed = 0:23:01:54 / Sun Apr 15 10:24:47 2018
GPGPU-Sim PTX: 66000000 instructions simulated : ctaid=(1,0,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 634000  inst.: 65489388 (ipc=103.3) sim_rate=788 (inst/sec) elapsed = 0:23:03:52 / Sun Apr 15 10:26:45 2018
GPGPU-Sim uArch: cycles simulated: 634500  inst.: 65516968 (ipc=103.3) sim_rate=787 (inst/sec) elapsed = 0:23:05:49 / Sun Apr 15 10:28:42 2018
GPGPU-Sim uArch: cycles simulated: 635000  inst.: 65544488 (ipc=103.2) sim_rate=787 (inst/sec) elapsed = 0:23:07:47 / Sun Apr 15 10:30:40 2018
GPGPU-Sim uArch: cycles simulated: 635500  inst.: 65573745 (ipc=103.2) sim_rate=786 (inst/sec) elapsed = 0:23:09:44 / Sun Apr 15 10:32:37 2018
GPGPU-Sim PTX: 66100000 instructions simulated : ctaid=(6,0,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 636000  inst.: 65608376 (ipc=103.2) sim_rate=785 (inst/sec) elapsed = 0:23:11:41 / Sun Apr 15 10:34:34 2018
GPGPU-Sim uArch: cycles simulated: 636500  inst.: 65636995 (ipc=103.1) sim_rate=784 (inst/sec) elapsed = 0:23:13:39 / Sun Apr 15 10:36:32 2018
GPGPU-Sim uArch: cycles simulated: 637000  inst.: 65664373 (ipc=103.1) sim_rate=784 (inst/sec) elapsed = 0:23:15:37 / Sun Apr 15 10:38:30 2018
GPGPU-Sim PTX: 66200000 instructions simulated : ctaid=(2,5,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 637500  inst.: 65697905 (ipc=103.1) sim_rate=783 (inst/sec) elapsed = 0:23:17:35 / Sun Apr 15 10:40:28 2018
GPGPU-Sim uArch: cycles simulated: 638000  inst.: 65724330 (ipc=103.0) sim_rate=782 (inst/sec) elapsed = 0:23:19:33 / Sun Apr 15 10:42:26 2018
GPGPU-Sim uArch: cycles simulated: 638500  inst.: 65755748 (ipc=103.0) sim_rate=781 (inst/sec) elapsed = 0:23:21:31 / Sun Apr 15 10:44:24 2018
GPGPU-Sim PTX: 66300000 instructions simulated : ctaid=(1,6,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 639000  inst.: 65786939 (ipc=103.0) sim_rate=781 (inst/sec) elapsed = 0:23:23:29 / Sun Apr 15 10:46:22 2018
GPGPU-Sim uArch: cycles simulated: 639500  inst.: 65813053 (ipc=102.9) sim_rate=780 (inst/sec) elapsed = 0:23:25:27 / Sun Apr 15 10:48:20 2018
GPGPU-Sim uArch: cycles simulated: 640000  inst.: 65841331 (ipc=102.9) sim_rate=779 (inst/sec) elapsed = 0:23:27:24 / Sun Apr 15 10:50:17 2018
GPGPU-Sim uArch: cycles simulated: 640500  inst.: 65872233 (ipc=102.8) sim_rate=778 (inst/sec) elapsed = 0:23:29:36 / Sun Apr 15 10:52:29 2018
GPGPU-Sim PTX: 66400000 instructions simulated : ctaid=(5,0,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 641000  inst.: 65902386 (ipc=102.8) sim_rate=777 (inst/sec) elapsed = 0:23:31:56 / Sun Apr 15 10:54:49 2018
GPGPU-Sim uArch: cycles simulated: 641500  inst.: 65928625 (ipc=102.8) sim_rate=776 (inst/sec) elapsed = 0:23:34:18 / Sun Apr 15 10:57:11 2018
GPGPU-Sim uArch: cycles simulated: 642000  inst.: 65954490 (ipc=102.7) sim_rate=775 (inst/sec) elapsed = 0:23:36:47 / Sun Apr 15 10:59:40 2018
GPGPU-Sim PTX: 66500000 instructions simulated : ctaid=(1,3,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 642500  inst.: 65988583 (ipc=102.7) sim_rate=774 (inst/sec) elapsed = 0:23:39:15 / Sun Apr 15 11:02:08 2018
GPGPU-Sim uArch: cycles simulated: 643000  inst.: 66017638 (ipc=102.7) sim_rate=773 (inst/sec) elapsed = 0:23:41:44 / Sun Apr 15 11:04:37 2018
GPGPU-Sim uArch: cycles simulated: 643500  inst.: 66050197 (ipc=102.6) sim_rate=772 (inst/sec) elapsed = 0:23:44:13 / Sun Apr 15 11:07:06 2018
GPGPU-Sim uArch: cycles simulated: 644000  inst.: 66078253 (ipc=102.6) sim_rate=771 (inst/sec) elapsed = 0:23:46:42 / Sun Apr 15 11:09:35 2018
GPGPU-Sim PTX: 66600000 instructions simulated : ctaid=(0,5,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 644500  inst.: 66109206 (ipc=102.6) sim_rate=770 (inst/sec) elapsed = 0:23:49:12 / Sun Apr 15 11:12:05 2018
GPGPU-Sim uArch: cycles simulated: 645000  inst.: 66141381 (ipc=102.5) sim_rate=769 (inst/sec) elapsed = 0:23:51:43 / Sun Apr 15 11:14:36 2018
GPGPU-Sim uArch: cycles simulated: 645500  inst.: 66166251 (ipc=102.5) sim_rate=768 (inst/sec) elapsed = 0:23:54:11 / Sun Apr 15 11:17:04 2018
GPGPU-Sim PTX: 66700000 instructions simulated : ctaid=(2,4,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 646000  inst.: 66194481 (ipc=102.5) sim_rate=767 (inst/sec) elapsed = 0:23:56:42 / Sun Apr 15 11:19:35 2018
GPGPU-Sim uArch: cycles simulated: 646500  inst.: 66227445 (ipc=102.4) sim_rate=766 (inst/sec) elapsed = 0:23:59:12 / Sun Apr 15 11:22:05 2018
GPGPU-Sim uArch: cycles simulated: 647000  inst.: 66257638 (ipc=102.4) sim_rate=765 (inst/sec) elapsed = 1:0:01:43 / Sun Apr 15 11:24:36 2018
GPGPU-Sim PTX: 66800000 instructions simulated : ctaid=(6,6,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 647500  inst.: 66287001 (ipc=102.4) sim_rate=764 (inst/sec) elapsed = 1:0:04:14 / Sun Apr 15 11:27:07 2018
GPGPU-Sim uArch: cycles simulated: 648000  inst.: 66314312 (ipc=102.3) sim_rate=763 (inst/sec) elapsed = 1:0:06:43 / Sun Apr 15 11:29:36 2018
GPGPU-Sim uArch: cycles simulated: 648500  inst.: 66344180 (ipc=102.3) sim_rate=762 (inst/sec) elapsed = 1:0:09:12 / Sun Apr 15 11:32:05 2018
GPGPU-Sim uArch: cycles simulated: 649000  inst.: 66374372 (ipc=102.3) sim_rate=762 (inst/sec) elapsed = 1:0:11:43 / Sun Apr 15 11:34:36 2018
GPGPU-Sim PTX: 66900000 instructions simulated : ctaid=(1,1,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 649500  inst.: 66402902 (ipc=102.2) sim_rate=761 (inst/sec) elapsed = 1:0:14:14 / Sun Apr 15 11:37:07 2018
GPGPU-Sim uArch: cycles simulated: 650000  inst.: 66426937 (ipc=102.2) sim_rate=759 (inst/sec) elapsed = 1:0:16:44 / Sun Apr 15 11:39:37 2018
GPGPU-Sim uArch: cycles simulated: 650500  inst.: 66455422 (ipc=102.2) sim_rate=759 (inst/sec) elapsed = 1:0:19:16 / Sun Apr 15 11:42:09 2018
GPGPU-Sim PTX: 67000000 instructions simulated : ctaid=(1,3,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 651000  inst.: 66487588 (ipc=102.1) sim_rate=758 (inst/sec) elapsed = 1:0:21:48 / Sun Apr 15 11:44:41 2018
GPGPU-Sim uArch: cycles simulated: 651500  inst.: 66514308 (ipc=102.1) sim_rate=757 (inst/sec) elapsed = 1:0:24:19 / Sun Apr 15 11:47:12 2018
GPGPU-Sim uArch: cycles simulated: 652000  inst.: 66541239 (ipc=102.1) sim_rate=756 (inst/sec) elapsed = 1:0:26:50 / Sun Apr 15 11:49:43 2018
GPGPU-Sim uArch: cycles simulated: 652500  inst.: 66574270 (ipc=102.0) sim_rate=755 (inst/sec) elapsed = 1:0:29:21 / Sun Apr 15 11:52:14 2018
GPGPU-Sim PTX: 67100000 instructions simulated : ctaid=(8,1,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 653000  inst.: 66606482 (ipc=102.0) sim_rate=754 (inst/sec) elapsed = 1:0:31:52 / Sun Apr 15 11:54:45 2018
GPGPU-Sim uArch: cycles simulated: 653500  inst.: 66635045 (ipc=102.0) sim_rate=753 (inst/sec) elapsed = 1:0:34:22 / Sun Apr 15 11:57:15 2018
GPGPU-Sim uArch: cycles simulated: 654000  inst.: 66665750 (ipc=101.9) sim_rate=752 (inst/sec) elapsed = 1:0:36:54 / Sun Apr 15 11:59:47 2018
GPGPU-Sim PTX: 67200000 instructions simulated : ctaid=(5,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 654500  inst.: 66693325 (ipc=101.9) sim_rate=751 (inst/sec) elapsed = 1:0:39:26 / Sun Apr 15 12:02:19 2018
GPGPU-Sim uArch: cycles simulated: 655000  inst.: 66720426 (ipc=101.9) sim_rate=750 (inst/sec) elapsed = 1:0:41:56 / Sun Apr 15 12:04:49 2018
GPGPU-Sim uArch: cycles simulated: 655500  inst.: 66746381 (ipc=101.8) sim_rate=749 (inst/sec) elapsed = 1:0:44:26 / Sun Apr 15 12:07:19 2018
GPGPU-Sim uArch: cycles simulated: 656000  inst.: 66774438 (ipc=101.8) sim_rate=748 (inst/sec) elapsed = 1:0:46:56 / Sun Apr 15 12:09:49 2018
GPGPU-Sim PTX: 67300000 instructions simulated : ctaid=(4,1,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 656500  inst.: 66799739 (ipc=101.8) sim_rate=747 (inst/sec) elapsed = 1:0:49:26 / Sun Apr 15 12:12:19 2018
GPGPU-Sim uArch: cycles simulated: 657000  inst.: 66827041 (ipc=101.7) sim_rate=746 (inst/sec) elapsed = 1:0:51:55 / Sun Apr 15 12:14:48 2018
GPGPU-Sim uArch: cycles simulated: 657500  inst.: 66855650 (ipc=101.7) sim_rate=745 (inst/sec) elapsed = 1:0:54:25 / Sun Apr 15 12:17:18 2018
GPGPU-Sim PTX: 67400000 instructions simulated : ctaid=(2,6,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 658000  inst.: 66880840 (ipc=101.6) sim_rate=744 (inst/sec) elapsed = 1:0:56:55 / Sun Apr 15 12:19:48 2018
GPGPU-Sim uArch: cycles simulated: 658500  inst.: 66910615 (ipc=101.6) sim_rate=743 (inst/sec) elapsed = 1:0:59:25 / Sun Apr 15 12:22:18 2018
GPGPU-Sim uArch: cycles simulated: 659000  inst.: 66936879 (ipc=101.6) sim_rate=742 (inst/sec) elapsed = 1:1:01:55 / Sun Apr 15 12:24:48 2018
GPGPU-Sim uArch: cycles simulated: 659500  inst.: 66967534 (ipc=101.5) sim_rate=741 (inst/sec) elapsed = 1:1:04:26 / Sun Apr 15 12:27:19 2018
GPGPU-Sim PTX: 67500000 instructions simulated : ctaid=(1,1,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 660000  inst.: 67001113 (ipc=101.5) sim_rate=741 (inst/sec) elapsed = 1:1:06:57 / Sun Apr 15 12:29:50 2018
GPGPU-Sim uArch: cycles simulated: 660500  inst.: 67030184 (ipc=101.5) sim_rate=740 (inst/sec) elapsed = 1:1:09:28 / Sun Apr 15 12:32:21 2018
GPGPU-Sim uArch: cycles simulated: 661000  inst.: 67061925 (ipc=101.5) sim_rate=739 (inst/sec) elapsed = 1:1:11:59 / Sun Apr 15 12:34:52 2018
GPGPU-Sim PTX: 67600000 instructions simulated : ctaid=(2,5,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 661500  inst.: 67095005 (ipc=101.4) sim_rate=738 (inst/sec) elapsed = 1:1:14:31 / Sun Apr 15 12:37:24 2018
GPGPU-Sim uArch: cycles simulated: 662000  inst.: 67126298 (ipc=101.4) sim_rate=737 (inst/sec) elapsed = 1:1:17:01 / Sun Apr 15 12:39:54 2018
GPGPU-Sim uArch: cycles simulated: 662500  inst.: 67154394 (ipc=101.4) sim_rate=736 (inst/sec) elapsed = 1:1:19:33 / Sun Apr 15 12:42:26 2018
GPGPU-Sim PTX: 67700000 instructions simulated : ctaid=(2,5,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 663000  inst.: 67179801 (ipc=101.3) sim_rate=735 (inst/sec) elapsed = 1:1:22:04 / Sun Apr 15 12:44:57 2018
GPGPU-Sim uArch: cycles simulated: 663500  inst.: 67211354 (ipc=101.3) sim_rate=734 (inst/sec) elapsed = 1:1:24:35 / Sun Apr 15 12:47:28 2018
GPGPU-Sim uArch: cycles simulated: 664000  inst.: 67240833 (ipc=101.3) sim_rate=733 (inst/sec) elapsed = 1:1:27:06 / Sun Apr 15 12:49:59 2018
GPGPU-Sim uArch: cycles simulated: 664500  inst.: 67269757 (ipc=101.2) sim_rate=732 (inst/sec) elapsed = 1:1:29:41 / Sun Apr 15 12:52:34 2018
GPGPU-Sim PTX: 67800000 instructions simulated : ctaid=(1,1,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 665000  inst.: 67300706 (ipc=101.2) sim_rate=732 (inst/sec) elapsed = 1:1:32:16 / Sun Apr 15 12:55:09 2018
GPGPU-Sim uArch: cycles simulated: 665500  inst.: 67331485 (ipc=101.2) sim_rate=731 (inst/sec) elapsed = 1:1:34:52 / Sun Apr 15 12:57:45 2018
GPGPU-Sim uArch: cycles simulated: 666000  inst.: 67359975 (ipc=101.1) sim_rate=730 (inst/sec) elapsed = 1:1:37:27 / Sun Apr 15 13:00:20 2018
GPGPU-Sim PTX: 67900000 instructions simulated : ctaid=(1,6,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 666500  inst.: 67390346 (ipc=101.1) sim_rate=729 (inst/sec) elapsed = 1:1:40:02 / Sun Apr 15 13:02:55 2018
GPGPU-Sim uArch: cycles simulated: 667000  inst.: 67423639 (ipc=101.1) sim_rate=728 (inst/sec) elapsed = 1:1:42:38 / Sun Apr 15 13:05:31 2018
GPGPU-Sim uArch: cycles simulated: 667500  inst.: 67452470 (ipc=101.1) sim_rate=727 (inst/sec) elapsed = 1:1:45:13 / Sun Apr 15 13:08:06 2018
GPGPU-Sim PTX: 68000000 instructions simulated : ctaid=(6,5,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 668000  inst.: 67480783 (ipc=101.0) sim_rate=726 (inst/sec) elapsed = 1:1:47:51 / Sun Apr 15 13:10:44 2018
GPGPU-Sim uArch: cycles simulated: 668500  inst.: 67511927 (ipc=101.0) sim_rate=725 (inst/sec) elapsed = 1:1:50:27 / Sun Apr 15 13:13:20 2018
GPGPU-Sim uArch: cycles simulated: 669000  inst.: 67545794 (ipc=101.0) sim_rate=724 (inst/sec) elapsed = 1:1:53:03 / Sun Apr 15 13:15:56 2018
GPGPU-Sim PTX: 68100000 instructions simulated : ctaid=(7,6,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 669500  inst.: 67578168 (ipc=100.9) sim_rate=724 (inst/sec) elapsed = 1:1:55:37 / Sun Apr 15 13:18:30 2018
GPGPU-Sim uArch: cycles simulated: 670000  inst.: 67605085 (ipc=100.9) sim_rate=723 (inst/sec) elapsed = 1:1:58:10 / Sun Apr 15 13:21:03 2018
GPGPU-Sim uArch: cycles simulated: 670500  inst.: 67631881 (ipc=100.9) sim_rate=722 (inst/sec) elapsed = 1:2:00:44 / Sun Apr 15 13:23:37 2018
GPGPU-Sim uArch: cycles simulated: 671000  inst.: 67659459 (ipc=100.8) sim_rate=721 (inst/sec) elapsed = 1:2:03:19 / Sun Apr 15 13:26:12 2018
GPGPU-Sim PTX: 68200000 instructions simulated : ctaid=(4,5,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 671500  inst.: 67691133 (ipc=100.8) sim_rate=720 (inst/sec) elapsed = 1:2:05:54 / Sun Apr 15 13:28:47 2018
GPGPU-Sim uArch: cycles simulated: 672000  inst.: 67720569 (ipc=100.8) sim_rate=719 (inst/sec) elapsed = 1:2:08:25 / Sun Apr 15 13:31:18 2018
GPGPU-Sim uArch: cycles simulated: 672500  inst.: 67746950 (ipc=100.7) sim_rate=718 (inst/sec) elapsed = 1:2:11:00 / Sun Apr 15 13:33:53 2018
GPGPU-Sim PTX: 68300000 instructions simulated : ctaid=(1,6,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 673000  inst.: 67773335 (ipc=100.7) sim_rate=717 (inst/sec) elapsed = 1:2:13:34 / Sun Apr 15 13:36:27 2018
GPGPU-Sim uArch: cycles simulated: 673500  inst.: 67805991 (ipc=100.7) sim_rate=717 (inst/sec) elapsed = 1:2:16:09 / Sun Apr 15 13:39:02 2018
GPGPU-Sim uArch: cycles simulated: 674000  inst.: 67837760 (ipc=100.6) sim_rate=716 (inst/sec) elapsed = 1:2:18:43 / Sun Apr 15 13:41:36 2018
GPGPU-Sim PTX: 68400000 instructions simulated : ctaid=(6,6,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 674500  inst.: 67866517 (ipc=100.6) sim_rate=715 (inst/sec) elapsed = 1:2:21:17 / Sun Apr 15 13:44:10 2018
GPGPU-Sim uArch: cycles simulated: 675000  inst.: 67893495 (ipc=100.6) sim_rate=714 (inst/sec) elapsed = 1:2:23:52 / Sun Apr 15 13:46:45 2018
GPGPU-Sim uArch: cycles simulated: 675500  inst.: 67926798 (ipc=100.6) sim_rate=713 (inst/sec) elapsed = 1:2:26:27 / Sun Apr 15 13:49:20 2018
GPGPU-Sim uArch: cycles simulated: 676000  inst.: 67955819 (ipc=100.5) sim_rate=712 (inst/sec) elapsed = 1:2:29:02 / Sun Apr 15 13:51:55 2018
GPGPU-Sim PTX: 68500000 instructions simulated : ctaid=(3,6,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 676500  inst.: 67988210 (ipc=100.5) sim_rate=711 (inst/sec) elapsed = 1:2:31:38 / Sun Apr 15 13:54:31 2018
GPGPU-Sim uArch: cycles simulated: 677000  inst.: 68014747 (ipc=100.5) sim_rate=711 (inst/sec) elapsed = 1:2:34:13 / Sun Apr 15 13:57:06 2018
GPGPU-Sim uArch: cycles simulated: 677500  inst.: 68048501 (ipc=100.4) sim_rate=710 (inst/sec) elapsed = 1:2:36:48 / Sun Apr 15 13:59:41 2018
GPGPU-Sim PTX: 68600000 instructions simulated : ctaid=(7,2,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 678000  inst.: 68078914 (ipc=100.4) sim_rate=709 (inst/sec) elapsed = 1:2:39:24 / Sun Apr 15 14:02:17 2018
GPGPU-Sim uArch: cycles simulated: 678500  inst.: 68107789 (ipc=100.4) sim_rate=708 (inst/sec) elapsed = 1:2:41:59 / Sun Apr 15 14:04:52 2018
GPGPU-Sim uArch: cycles simulated: 679000  inst.: 68138594 (ipc=100.4) sim_rate=707 (inst/sec) elapsed = 1:2:44:35 / Sun Apr 15 14:07:28 2018
GPGPU-Sim PTX: 68700000 instructions simulated : ctaid=(1,7,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 679500  inst.: 68166798 (ipc=100.3) sim_rate=706 (inst/sec) elapsed = 1:2:47:12 / Sun Apr 15 14:10:05 2018
GPGPU-Sim uArch: cycles simulated: 680000  inst.: 68196461 (ipc=100.3) sim_rate=706 (inst/sec) elapsed = 1:2:49:42 / Sun Apr 15 14:12:35 2018
GPGPU-Sim uArch: cycles simulated: 680500  inst.: 68224127 (ipc=100.3) sim_rate=705 (inst/sec) elapsed = 1:2:51:48 / Sun Apr 15 14:14:41 2018
GPGPU-Sim uArch: cycles simulated: 681000  inst.: 68251254 (ipc=100.2) sim_rate=704 (inst/sec) elapsed = 1:2:53:56 / Sun Apr 15 14:16:49 2018
GPGPU-Sim PTX: 68800000 instructions simulated : ctaid=(0,5,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 681500  inst.: 68281569 (ipc=100.2) sim_rate=704 (inst/sec) elapsed = 1:2:56:04 / Sun Apr 15 14:18:57 2018
GPGPU-Sim uArch: cycles simulated: 682000  inst.: 68311099 (ipc=100.2) sim_rate=703 (inst/sec) elapsed = 1:2:58:13 / Sun Apr 15 14:21:06 2018
GPGPU-Sim uArch: cycles simulated: 682500  inst.: 68338347 (ipc=100.1) sim_rate=702 (inst/sec) elapsed = 1:3:00:23 / Sun Apr 15 14:23:16 2018
GPGPU-Sim PTX: 68900000 instructions simulated : ctaid=(2,5,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 683000  inst.: 68362523 (ipc=100.1) sim_rate=702 (inst/sec) elapsed = 1:3:03:00 / Sun Apr 15 14:25:53 2018
GPGPU-Sim uArch: cycles simulated: 683500  inst.: 68391819 (ipc=100.1) sim_rate=701 (inst/sec) elapsed = 1:3:05:37 / Sun Apr 15 14:28:30 2018
GPGPU-Sim uArch: cycles simulated: 684000  inst.: 68422819 (ipc=100.0) sim_rate=700 (inst/sec) elapsed = 1:3:08:14 / Sun Apr 15 14:31:07 2018
GPGPU-Sim uArch: cycles simulated: 684500  inst.: 68453675 (ipc=100.0) sim_rate=699 (inst/sec) elapsed = 1:3:10:51 / Sun Apr 15 14:33:44 2018
GPGPU-Sim PTX: 69000000 instructions simulated : ctaid=(7,1,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 685000  inst.: 68484714 (ipc=100.0) sim_rate=698 (inst/sec) elapsed = 1:3:13:27 / Sun Apr 15 14:36:20 2018
GPGPU-Sim uArch: cycles simulated: 685500  inst.: 68516603 (ipc=100.0) sim_rate=697 (inst/sec) elapsed = 1:3:16:05 / Sun Apr 15 14:38:58 2018
GPGPU-Sim uArch: cycles simulated: 686000  inst.: 68546948 (ipc=99.9) sim_rate=697 (inst/sec) elapsed = 1:3:18:42 / Sun Apr 15 14:41:35 2018
GPGPU-Sim PTX: 69100000 instructions simulated : ctaid=(3,2,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 686500  inst.: 68576843 (ipc=99.9) sim_rate=696 (inst/sec) elapsed = 1:3:21:19 / Sun Apr 15 14:44:12 2018
GPGPU-Sim uArch: cycles simulated: 687000  inst.: 68608929 (ipc=99.9) sim_rate=695 (inst/sec) elapsed = 1:3:23:58 / Sun Apr 15 14:46:51 2018
GPGPU-Sim uArch: cycles simulated: 687500  inst.: 68642488 (ipc=99.8) sim_rate=694 (inst/sec) elapsed = 1:3:26:35 / Sun Apr 15 14:49:28 2018
GPGPU-Sim PTX: 69200000 instructions simulated : ctaid=(1,1,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 688000  inst.: 68670947 (ipc=99.8) sim_rate=693 (inst/sec) elapsed = 1:3:29:13 / Sun Apr 15 14:52:06 2018
GPGPU-Sim uArch: cycles simulated: 688500  inst.: 68699410 (ipc=99.8) sim_rate=693 (inst/sec) elapsed = 1:3:31:50 / Sun Apr 15 14:54:43 2018
GPGPU-Sim uArch: cycles simulated: 689000  inst.: 68730846 (ipc=99.8) sim_rate=692 (inst/sec) elapsed = 1:3:34:28 / Sun Apr 15 14:57:21 2018
GPGPU-Sim PTX: 69300000 instructions simulated : ctaid=(7,4,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 689500  inst.: 68759368 (ipc=99.7) sim_rate=691 (inst/sec) elapsed = 1:3:37:05 / Sun Apr 15 14:59:58 2018
GPGPU-Sim uArch: cycles simulated: 690000  inst.: 68783925 (ipc=99.7) sim_rate=690 (inst/sec) elapsed = 1:3:39:43 / Sun Apr 15 15:02:36 2018
GPGPU-Sim uArch: cycles simulated: 690500  inst.: 68809378 (ipc=99.7) sim_rate=689 (inst/sec) elapsed = 1:3:42:21 / Sun Apr 15 15:05:14 2018
GPGPU-Sim uArch: cycles simulated: 691000  inst.: 68836803 (ipc=99.6) sim_rate=689 (inst/sec) elapsed = 1:3:44:54 / Sun Apr 15 15:07:47 2018
GPGPU-Sim PTX: 69400000 instructions simulated : ctaid=(7,0,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 691500  inst.: 68862087 (ipc=99.6) sim_rate=688 (inst/sec) elapsed = 1:3:47:31 / Sun Apr 15 15:10:24 2018
GPGPU-Sim uArch: cycles simulated: 692000  inst.: 68889945 (ipc=99.6) sim_rate=687 (inst/sec) elapsed = 1:3:50:08 / Sun Apr 15 15:13:01 2018
GPGPU-Sim uArch: cycles simulated: 692500  inst.: 68920649 (ipc=99.5) sim_rate=686 (inst/sec) elapsed = 1:3:52:45 / Sun Apr 15 15:15:38 2018
GPGPU-Sim uArch: cycles simulated: 693000  inst.: 68949125 (ipc=99.5) sim_rate=685 (inst/sec) elapsed = 1:3:55:23 / Sun Apr 15 15:18:16 2018
GPGPU-Sim PTX: 69500000 instructions simulated : ctaid=(5,3,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 693500  inst.: 68974539 (ipc=99.5) sim_rate=685 (inst/sec) elapsed = 1:3:58:00 / Sun Apr 15 15:20:53 2018
GPGPU-Sim uArch: cycles simulated: 694000  inst.: 68999164 (ipc=99.4) sim_rate=684 (inst/sec) elapsed = 1:4:00:37 / Sun Apr 15 15:23:30 2018
GPGPU-Sim uArch: cycles simulated: 694500  inst.: 69027426 (ipc=99.4) sim_rate=683 (inst/sec) elapsed = 1:4:03:16 / Sun Apr 15 15:26:09 2018
GPGPU-Sim PTX: 69600000 instructions simulated : ctaid=(8,1,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 695000  inst.: 69057317 (ipc=99.4) sim_rate=682 (inst/sec) elapsed = 1:4:05:54 / Sun Apr 15 15:28:47 2018
GPGPU-Sim uArch: cycles simulated: 695500  inst.: 69079384 (ipc=99.3) sim_rate=681 (inst/sec) elapsed = 1:4:08:31 / Sun Apr 15 15:31:24 2018
GPGPU-Sim uArch: cycles simulated: 696000  inst.: 69103367 (ipc=99.3) sim_rate=681 (inst/sec) elapsed = 1:4:11:09 / Sun Apr 15 15:34:02 2018
GPGPU-Sim uArch: cycles simulated: 696500  inst.: 69130949 (ipc=99.3) sim_rate=680 (inst/sec) elapsed = 1:4:13:46 / Sun Apr 15 15:36:39 2018
GPGPU-Sim PTX: 69700000 instructions simulated : ctaid=(7,3,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 697000  inst.: 69161132 (ipc=99.2) sim_rate=679 (inst/sec) elapsed = 1:4:16:25 / Sun Apr 15 15:39:18 2018
GPGPU-Sim uArch: cycles simulated: 697500  inst.: 69189368 (ipc=99.2) sim_rate=678 (inst/sec) elapsed = 1:4:19:03 / Sun Apr 15 15:41:56 2018
GPGPU-Sim uArch: cycles simulated: 698000  inst.: 69224176 (ipc=99.2) sim_rate=677 (inst/sec) elapsed = 1:4:21:41 / Sun Apr 15 15:44:34 2018
GPGPU-Sim PTX: 69800000 instructions simulated : ctaid=(4,4,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 698500  inst.: 69252497 (ipc=99.1) sim_rate=677 (inst/sec) elapsed = 1:4:24:20 / Sun Apr 15 15:47:13 2018
GPGPU-Sim uArch: cycles simulated: 699000  inst.: 69279550 (ipc=99.1) sim_rate=676 (inst/sec) elapsed = 1:4:26:58 / Sun Apr 15 15:49:51 2018
GPGPU-Sim uArch: cycles simulated: 699500  inst.: 69309696 (ipc=99.1) sim_rate=675 (inst/sec) elapsed = 1:4:29:36 / Sun Apr 15 15:52:29 2018
GPGPU-Sim uArch: cycles simulated: 700000  inst.: 69335971 (ipc=99.1) sim_rate=674 (inst/sec) elapsed = 1:4:32:15 / Sun Apr 15 15:55:08 2018
GPGPU-Sim PTX: 69900000 instructions simulated : ctaid=(8,1,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 700500  inst.: 69366529 (ipc=99.0) sim_rate=674 (inst/sec) elapsed = 1:4:34:53 / Sun Apr 15 15:57:46 2018
GPGPU-Sim uArch: cycles simulated: 701000  inst.: 69394817 (ipc=99.0) sim_rate=673 (inst/sec) elapsed = 1:4:37:32 / Sun Apr 15 16:00:25 2018
GPGPU-Sim uArch: cycles simulated: 701500  inst.: 69421803 (ipc=99.0) sim_rate=672 (inst/sec) elapsed = 1:4:40:12 / Sun Apr 15 16:03:05 2018
GPGPU-Sim PTX: 70000000 instructions simulated : ctaid=(1,1,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 702000  inst.: 69446932 (ipc=98.9) sim_rate=671 (inst/sec) elapsed = 1:4:42:51 / Sun Apr 15 16:05:44 2018
GPGPU-Sim uArch: cycles simulated: 702500  inst.: 69474216 (ipc=98.9) sim_rate=671 (inst/sec) elapsed = 1:4:45:30 / Sun Apr 15 16:08:23 2018
GPGPU-Sim uArch: cycles simulated: 703000  inst.: 69506317 (ipc=98.9) sim_rate=670 (inst/sec) elapsed = 1:4:48:09 / Sun Apr 15 16:11:02 2018
GPGPU-Sim uArch: cycles simulated: 703500  inst.: 69531896 (ipc=98.8) sim_rate=669 (inst/sec) elapsed = 1:4:50:49 / Sun Apr 15 16:13:42 2018
GPGPU-Sim PTX: 70100000 instructions simulated : ctaid=(7,5,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 704000  inst.: 69558624 (ipc=98.8) sim_rate=668 (inst/sec) elapsed = 1:4:53:28 / Sun Apr 15 16:16:21 2018
GPGPU-Sim uArch: cycles simulated: 704500  inst.: 69588075 (ipc=98.8) sim_rate=668 (inst/sec) elapsed = 1:4:56:08 / Sun Apr 15 16:19:01 2018
GPGPU-Sim uArch: cycles simulated: 705000  inst.: 69616139 (ipc=98.7) sim_rate=667 (inst/sec) elapsed = 1:4:58:48 / Sun Apr 15 16:21:41 2018
GPGPU-Sim PTX: 70200000 instructions simulated : ctaid=(3,6,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 705500  inst.: 69644134 (ipc=98.7) sim_rate=666 (inst/sec) elapsed = 1:5:01:29 / Sun Apr 15 16:24:22 2018
GPGPU-Sim uArch: cycles simulated: 706000  inst.: 69669383 (ipc=98.7) sim_rate=665 (inst/sec) elapsed = 1:5:04:10 / Sun Apr 15 16:27:03 2018
GPGPU-Sim uArch: cycles simulated: 706500  inst.: 69695659 (ipc=98.6) sim_rate=664 (inst/sec) elapsed = 1:5:06:49 / Sun Apr 15 16:29:42 2018
GPGPU-Sim uArch: cycles simulated: 707000  inst.: 69727021 (ipc=98.6) sim_rate=664 (inst/sec) elapsed = 1:5:09:30 / Sun Apr 15 16:32:23 2018
GPGPU-Sim PTX: 70300000 instructions simulated : ctaid=(2,5,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 707500  inst.: 69754915 (ipc=98.6) sim_rate=663 (inst/sec) elapsed = 1:5:12:12 / Sun Apr 15 16:35:05 2018
GPGPU-Sim uArch: cycles simulated: 708000  inst.: 69780914 (ipc=98.6) sim_rate=662 (inst/sec) elapsed = 1:5:14:53 / Sun Apr 15 16:37:46 2018
GPGPU-Sim uArch: cycles simulated: 708500  inst.: 69808233 (ipc=98.5) sim_rate=661 (inst/sec) elapsed = 1:5:17:34 / Sun Apr 15 16:40:27 2018
GPGPU-Sim PTX: 70400000 instructions simulated : ctaid=(8,2,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 709000  inst.: 69839796 (ipc=98.5) sim_rate=661 (inst/sec) elapsed = 1:5:20:15 / Sun Apr 15 16:43:08 2018
GPGPU-Sim uArch: cycles simulated: 709500  inst.: 69870583 (ipc=98.5) sim_rate=660 (inst/sec) elapsed = 1:5:22:56 / Sun Apr 15 16:45:49 2018
GPGPU-Sim uArch: cycles simulated: 710000  inst.: 69891806 (ipc=98.4) sim_rate=659 (inst/sec) elapsed = 1:5:25:38 / Sun Apr 15 16:48:31 2018
GPGPU-Sim uArch: cycles simulated: 710500  inst.: 69917619 (ipc=98.4) sim_rate=658 (inst/sec) elapsed = 1:5:28:18 / Sun Apr 15 16:51:11 2018
GPGPU-Sim PTX: 70500000 instructions simulated : ctaid=(7,2,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 711000  inst.: 69945456 (ipc=98.4) sim_rate=658 (inst/sec) elapsed = 1:5:30:58 / Sun Apr 15 16:53:51 2018
GPGPU-Sim uArch: cycles simulated: 711500  inst.: 69977423 (ipc=98.4) sim_rate=657 (inst/sec) elapsed = 1:5:33:41 / Sun Apr 15 16:56:34 2018
GPGPU-Sim uArch: cycles simulated: 712000  inst.: 70002976 (ipc=98.3) sim_rate=656 (inst/sec) elapsed = 1:5:36:22 / Sun Apr 15 16:59:15 2018
GPGPU-Sim uArch: cycles simulated: 712500  inst.: 70027927 (ipc=98.3) sim_rate=656 (inst/sec) elapsed = 1:5:39:03 / Sun Apr 15 17:01:56 2018
GPGPU-Sim PTX: 70600000 instructions simulated : ctaid=(0,1,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 713000  inst.: 70056983 (ipc=98.3) sim_rate=655 (inst/sec) elapsed = 1:5:41:47 / Sun Apr 15 17:04:40 2018
GPGPU-Sim uArch: cycles simulated: 713500  inst.: 70088578 (ipc=98.2) sim_rate=654 (inst/sec) elapsed = 1:5:44:29 / Sun Apr 15 17:07:22 2018
GPGPU-Sim uArch: cycles simulated: 714000  inst.: 70116004 (ipc=98.2) sim_rate=653 (inst/sec) elapsed = 1:5:47:10 / Sun Apr 15 17:10:03 2018
GPGPU-Sim PTX: 70700000 instructions simulated : ctaid=(7,3,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 714500  inst.: 70147488 (ipc=98.2) sim_rate=653 (inst/sec) elapsed = 1:5:49:53 / Sun Apr 15 17:12:46 2018
GPGPU-Sim uArch: cycles simulated: 715000  inst.: 70180261 (ipc=98.2) sim_rate=652 (inst/sec) elapsed = 1:5:52:35 / Sun Apr 15 17:15:28 2018
GPGPU-Sim uArch: cycles simulated: 715500  inst.: 70204823 (ipc=98.1) sim_rate=651 (inst/sec) elapsed = 1:5:55:16 / Sun Apr 15 17:18:09 2018
GPGPU-Sim uArch: cycles simulated: 716000  inst.: 70232376 (ipc=98.1) sim_rate=651 (inst/sec) elapsed = 1:5:58:01 / Sun Apr 15 17:20:54 2018
GPGPU-Sim PTX: 70800000 instructions simulated : ctaid=(2,5,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 716500  inst.: 70260377 (ipc=98.1) sim_rate=650 (inst/sec) elapsed = 1:6:00:43 / Sun Apr 15 17:23:36 2018
GPGPU-Sim uArch: cycles simulated: 717000  inst.: 70291052 (ipc=98.0) sim_rate=649 (inst/sec) elapsed = 1:6:03:26 / Sun Apr 15 17:26:19 2018
GPGPU-Sim uArch: cycles simulated: 717500  inst.: 70316148 (ipc=98.0) sim_rate=648 (inst/sec) elapsed = 1:6:06:08 / Sun Apr 15 17:29:01 2018
GPGPU-Sim PTX: 70900000 instructions simulated : ctaid=(5,0,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 718000  inst.: 70345928 (ipc=98.0) sim_rate=648 (inst/sec) elapsed = 1:6:08:53 / Sun Apr 15 17:31:46 2018
GPGPU-Sim uArch: cycles simulated: 718500  inst.: 70372778 (ipc=97.9) sim_rate=647 (inst/sec) elapsed = 1:6:11:37 / Sun Apr 15 17:34:30 2018
GPGPU-Sim uArch: cycles simulated: 719000  inst.: 70403983 (ipc=97.9) sim_rate=646 (inst/sec) elapsed = 1:6:14:20 / Sun Apr 15 17:37:13 2018
GPGPU-Sim PTX: 71000000 instructions simulated : ctaid=(5,1,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 719500  inst.: 70432426 (ipc=97.9) sim_rate=646 (inst/sec) elapsed = 1:6:17:04 / Sun Apr 15 17:39:57 2018
GPGPU-Sim uArch: cycles simulated: 720000  inst.: 70459509 (ipc=97.9) sim_rate=645 (inst/sec) elapsed = 1:6:19:47 / Sun Apr 15 17:42:40 2018
GPGPU-Sim uArch: cycles simulated: 720500  inst.: 70482918 (ipc=97.8) sim_rate=644 (inst/sec) elapsed = 1:6:22:29 / Sun Apr 15 17:45:22 2018
GPGPU-Sim uArch: cycles simulated: 721000  inst.: 70508733 (ipc=97.8) sim_rate=643 (inst/sec) elapsed = 1:6:25:12 / Sun Apr 15 17:48:05 2018
GPGPU-Sim PTX: 71100000 instructions simulated : ctaid=(1,4,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 721500  inst.: 70538219 (ipc=97.8) sim_rate=643 (inst/sec) elapsed = 1:6:27:55 / Sun Apr 15 17:50:48 2018
GPGPU-Sim uArch: cycles simulated: 722000  inst.: 70568341 (ipc=97.7) sim_rate=642 (inst/sec) elapsed = 1:6:30:38 / Sun Apr 15 17:53:31 2018
GPGPU-Sim uArch: cycles simulated: 722500  inst.: 70597650 (ipc=97.7) sim_rate=641 (inst/sec) elapsed = 1:6:33:21 / Sun Apr 15 17:56:14 2018
GPGPU-Sim uArch: cycles simulated: 723000  inst.: 70627192 (ipc=97.7) sim_rate=641 (inst/sec) elapsed = 1:6:36:04 / Sun Apr 15 17:58:57 2018
GPGPU-Sim PTX: 71200000 instructions simulated : ctaid=(8,2,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 723500  inst.: 70655596 (ipc=97.7) sim_rate=640 (inst/sec) elapsed = 1:6:38:48 / Sun Apr 15 18:01:41 2018
GPGPU-Sim uArch: cycles simulated: 724000  inst.: 70688270 (ipc=97.6) sim_rate=639 (inst/sec) elapsed = 1:6:41:30 / Sun Apr 15 18:04:23 2018
GPGPU-Sim uArch: cycles simulated: 724500  inst.: 70714943 (ipc=97.6) sim_rate=639 (inst/sec) elapsed = 1:6:44:13 / Sun Apr 15 18:07:06 2018
GPGPU-Sim PTX: 71300000 instructions simulated : ctaid=(1,5,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 725000  inst.: 70746078 (ipc=97.6) sim_rate=638 (inst/sec) elapsed = 1:6:46:56 / Sun Apr 15 18:09:49 2018
GPGPU-Sim uArch: cycles simulated: 725500  inst.: 70774608 (ipc=97.6) sim_rate=637 (inst/sec) elapsed = 1:6:49:40 / Sun Apr 15 18:12:33 2018
GPGPU-Sim uArch: cycles simulated: 726000  inst.: 70799631 (ipc=97.5) sim_rate=637 (inst/sec) elapsed = 1:6:52:23 / Sun Apr 15 18:15:16 2018
GPGPU-Sim PTX: 71400000 instructions simulated : ctaid=(1,4,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 726500  inst.: 70827376 (ipc=97.5) sim_rate=636 (inst/sec) elapsed = 1:6:55:07 / Sun Apr 15 18:18:00 2018
GPGPU-Sim uArch: cycles simulated: 727000  inst.: 70853297 (ipc=97.5) sim_rate=635 (inst/sec) elapsed = 1:6:57:51 / Sun Apr 15 18:20:44 2018
GPGPU-Sim uArch: cycles simulated: 727500  inst.: 70880467 (ipc=97.4) sim_rate=634 (inst/sec) elapsed = 1:7:00:36 / Sun Apr 15 18:23:29 2018
GPGPU-Sim uArch: cycles simulated: 728000  inst.: 70907986 (ipc=97.4) sim_rate=634 (inst/sec) elapsed = 1:7:03:20 / Sun Apr 15 18:26:13 2018
GPGPU-Sim PTX: 71500000 instructions simulated : ctaid=(4,6,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 728500  inst.: 70936130 (ipc=97.4) sim_rate=633 (inst/sec) elapsed = 1:7:06:04 / Sun Apr 15 18:28:57 2018
GPGPU-Sim uArch: cycles simulated: 729000  inst.: 70962770 (ipc=97.3) sim_rate=632 (inst/sec) elapsed = 1:7:08:50 / Sun Apr 15 18:31:43 2018
GPGPU-Sim uArch: cycles simulated: 729500  inst.: 70992131 (ipc=97.3) sim_rate=632 (inst/sec) elapsed = 1:7:11:35 / Sun Apr 15 18:34:28 2018
GPGPU-Sim uArch: cycles simulated: 730000  inst.: 71021275 (ipc=97.3) sim_rate=631 (inst/sec) elapsed = 1:7:14:21 / Sun Apr 15 18:37:14 2018
GPGPU-Sim PTX: 71600000 instructions simulated : ctaid=(5,6,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 730500  inst.: 71046298 (ipc=97.3) sim_rate=630 (inst/sec) elapsed = 1:7:17:06 / Sun Apr 15 18:39:59 2018
GPGPU-Sim uArch: cycles simulated: 731000  inst.: 71073663 (ipc=97.2) sim_rate=630 (inst/sec) elapsed = 1:7:19:52 / Sun Apr 15 18:42:45 2018
GPGPU-Sim uArch: cycles simulated: 731500  inst.: 71100740 (ipc=97.2) sim_rate=629 (inst/sec) elapsed = 1:7:22:39 / Sun Apr 15 18:45:32 2018
GPGPU-Sim PTX: 71700000 instructions simulated : ctaid=(1,5,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 732000  inst.: 71129100 (ipc=97.2) sim_rate=628 (inst/sec) elapsed = 1:7:25:26 / Sun Apr 15 18:48:19 2018
GPGPU-Sim uArch: cycles simulated: 732500  inst.: 71153444 (ipc=97.1) sim_rate=628 (inst/sec) elapsed = 1:7:28:12 / Sun Apr 15 18:51:05 2018
GPGPU-Sim uArch: cycles simulated: 733000  inst.: 71185161 (ipc=97.1) sim_rate=627 (inst/sec) elapsed = 1:7:30:59 / Sun Apr 15 18:53:52 2018
GPGPU-Sim uArch: cycles simulated: 733500  inst.: 71213154 (ipc=97.1) sim_rate=626 (inst/sec) elapsed = 1:7:33:46 / Sun Apr 15 18:56:39 2018
GPGPU-Sim PTX: 71800000 instructions simulated : ctaid=(3,5,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 734000  inst.: 71243474 (ipc=97.1) sim_rate=626 (inst/sec) elapsed = 1:7:36:33 / Sun Apr 15 18:59:26 2018
GPGPU-Sim uArch: cycles simulated: 734500  inst.: 71273597 (ipc=97.0) sim_rate=625 (inst/sec) elapsed = 1:7:39:20 / Sun Apr 15 19:02:13 2018
GPGPU-Sim uArch: cycles simulated: 735000  inst.: 71298837 (ipc=97.0) sim_rate=624 (inst/sec) elapsed = 1:7:42:06 / Sun Apr 15 19:04:59 2018
GPGPU-Sim PTX: 71900000 instructions simulated : ctaid=(1,4,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 735500  inst.: 71328947 (ipc=97.0) sim_rate=624 (inst/sec) elapsed = 1:7:44:52 / Sun Apr 15 19:07:45 2018
GPGPU-Sim uArch: cycles simulated: 736000  inst.: 71353980 (ipc=96.9) sim_rate=623 (inst/sec) elapsed = 1:7:47:38 / Sun Apr 15 19:10:31 2018
GPGPU-Sim uArch: cycles simulated: 736500  inst.: 71387308 (ipc=96.9) sim_rate=622 (inst/sec) elapsed = 1:7:50:24 / Sun Apr 15 19:13:17 2018
GPGPU-Sim PTX: 72000000 instructions simulated : ctaid=(3,5,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 737000  inst.: 71420079 (ipc=96.9) sim_rate=622 (inst/sec) elapsed = 1:7:53:10 / Sun Apr 15 19:16:03 2018
GPGPU-Sim uArch: cycles simulated: 737500  inst.: 71446114 (ipc=96.9) sim_rate=621 (inst/sec) elapsed = 1:7:55:56 / Sun Apr 15 19:18:49 2018
GPGPU-Sim uArch: cycles simulated: 738000  inst.: 71477005 (ipc=96.9) sim_rate=620 (inst/sec) elapsed = 1:7:58:42 / Sun Apr 15 19:21:35 2018
GPGPU-Sim uArch: cycles simulated: 738500  inst.: 71505689 (ipc=96.8) sim_rate=620 (inst/sec) elapsed = 1:8:01:28 / Sun Apr 15 19:24:21 2018
GPGPU-Sim PTX: 72100000 instructions simulated : ctaid=(2,1,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 739000  inst.: 71537496 (ipc=96.8) sim_rate=619 (inst/sec) elapsed = 1:8:04:14 / Sun Apr 15 19:27:07 2018
GPGPU-Sim uArch: cycles simulated: 739500  inst.: 71565043 (ipc=96.8) sim_rate=618 (inst/sec) elapsed = 1:8:07:01 / Sun Apr 15 19:29:54 2018
GPGPU-Sim uArch: cycles simulated: 740000  inst.: 71595014 (ipc=96.8) sim_rate=618 (inst/sec) elapsed = 1:8:09:46 / Sun Apr 15 19:32:39 2018
GPGPU-Sim PTX: 72200000 instructions simulated : ctaid=(4,1,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 740500  inst.: 71618262 (ipc=96.7) sim_rate=617 (inst/sec) elapsed = 1:8:12:31 / Sun Apr 15 19:35:24 2018
GPGPU-Sim uArch: cycles simulated: 741000  inst.: 71643771 (ipc=96.7) sim_rate=617 (inst/sec) elapsed = 1:8:15:16 / Sun Apr 15 19:38:09 2018
GPGPU-Sim uArch: cycles simulated: 741500  inst.: 71669479 (ipc=96.7) sim_rate=616 (inst/sec) elapsed = 1:8:18:01 / Sun Apr 15 19:40:54 2018
GPGPU-Sim uArch: cycles simulated: 742000  inst.: 71696607 (ipc=96.6) sim_rate=615 (inst/sec) elapsed = 1:8:20:47 / Sun Apr 15 19:43:40 2018
GPGPU-Sim PTX: 72300000 instructions simulated : ctaid=(4,2,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 742500  inst.: 71721137 (ipc=96.6) sim_rate=615 (inst/sec) elapsed = 1:8:23:32 / Sun Apr 15 19:46:25 2018
GPGPU-Sim uArch: cycles simulated: 743000  inst.: 71750655 (ipc=96.6) sim_rate=614 (inst/sec) elapsed = 1:8:26:18 / Sun Apr 15 19:49:11 2018
GPGPU-Sim uArch: cycles simulated: 743500  inst.: 71783536 (ipc=96.5) sim_rate=613 (inst/sec) elapsed = 1:8:29:04 / Sun Apr 15 19:51:57 2018
GPGPU-Sim PTX: 72400000 instructions simulated : ctaid=(8,1,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 744000  inst.: 71810724 (ipc=96.5) sim_rate=613 (inst/sec) elapsed = 1:8:31:50 / Sun Apr 15 19:54:43 2018
GPGPU-Sim uArch: cycles simulated: 744500  inst.: 71842170 (ipc=96.5) sim_rate=612 (inst/sec) elapsed = 1:8:34:36 / Sun Apr 15 19:57:29 2018
GPGPU-Sim uArch: cycles simulated: 745000  inst.: 71870575 (ipc=96.5) sim_rate=611 (inst/sec) elapsed = 1:8:37:22 / Sun Apr 15 20:00:15 2018
GPGPU-Sim uArch: cycles simulated: 745500  inst.: 71898624 (ipc=96.4) sim_rate=611 (inst/sec) elapsed = 1:8:40:08 / Sun Apr 15 20:03:01 2018
GPGPU-Sim PTX: 72500000 instructions simulated : ctaid=(1,3,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 746000  inst.: 71926895 (ipc=96.4) sim_rate=610 (inst/sec) elapsed = 1:8:42:56 / Sun Apr 15 20:05:49 2018
GPGPU-Sim uArch: cycles simulated: 746500  inst.: 71956302 (ipc=96.4) sim_rate=610 (inst/sec) elapsed = 1:8:45:43 / Sun Apr 15 20:08:36 2018
GPGPU-Sim uArch: cycles simulated: 747000  inst.: 71985165 (ipc=96.4) sim_rate=609 (inst/sec) elapsed = 1:8:48:31 / Sun Apr 15 20:11:24 2018
GPGPU-Sim PTX: 72600000 instructions simulated : ctaid=(4,6,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 747500  inst.: 72015199 (ipc=96.3) sim_rate=608 (inst/sec) elapsed = 1:8:51:19 / Sun Apr 15 20:14:12 2018
GPGPU-Sim uArch: cycles simulated: 748000  inst.: 72042608 (ipc=96.3) sim_rate=608 (inst/sec) elapsed = 1:8:54:07 / Sun Apr 15 20:17:00 2018
GPGPU-Sim uArch: cycles simulated: 748500  inst.: 72068144 (ipc=96.3) sim_rate=607 (inst/sec) elapsed = 1:8:56:54 / Sun Apr 15 20:19:47 2018
GPGPU-Sim uArch: cycles simulated: 749000  inst.: 72096412 (ipc=96.3) sim_rate=606 (inst/sec) elapsed = 1:8:59:42 / Sun Apr 15 20:22:35 2018
GPGPU-Sim PTX: 72700000 instructions simulated : ctaid=(5,3,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 749500  inst.: 72125312 (ipc=96.2) sim_rate=606 (inst/sec) elapsed = 1:9:02:29 / Sun Apr 15 20:25:22 2018
GPGPU-Sim uArch: cycles simulated: 750000  inst.: 72154302 (ipc=96.2) sim_rate=605 (inst/sec) elapsed = 1:9:05:16 / Sun Apr 15 20:28:09 2018
GPGPU-Sim uArch: cycles simulated: 750500  inst.: 72186785 (ipc=96.2) sim_rate=605 (inst/sec) elapsed = 1:9:08:03 / Sun Apr 15 20:30:56 2018
GPGPU-Sim PTX: 72800000 instructions simulated : ctaid=(5,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 751000  inst.: 72212302 (ipc=96.2) sim_rate=604 (inst/sec) elapsed = 1:9:10:50 / Sun Apr 15 20:33:43 2018
GPGPU-Sim uArch: cycles simulated: 751500  inst.: 72239600 (ipc=96.1) sim_rate=603 (inst/sec) elapsed = 1:9:13:38 / Sun Apr 15 20:36:31 2018
GPGPU-Sim uArch: cycles simulated: 752000  inst.: 72270684 (ipc=96.1) sim_rate=603 (inst/sec) elapsed = 1:9:16:25 / Sun Apr 15 20:39:18 2018
GPGPU-Sim uArch: cycles simulated: 752500  inst.: 72300383 (ipc=96.1) sim_rate=602 (inst/sec) elapsed = 1:9:19:13 / Sun Apr 15 20:42:06 2018
GPGPU-Sim PTX: 72900000 instructions simulated : ctaid=(0,7,0) tid=(6,1,0)
GPGPU-Sim uArch: cycles simulated: 753000  inst.: 72331957 (ipc=96.1) sim_rate=602 (inst/sec) elapsed = 1:9:22:01 / Sun Apr 15 20:44:54 2018
GPGPU-Sim uArch: cycles simulated: 753500  inst.: 72358896 (ipc=96.0) sim_rate=601 (inst/sec) elapsed = 1:9:24:49 / Sun Apr 15 20:47:42 2018
GPGPU-Sim uArch: cycles simulated: 754000  inst.: 72384317 (ipc=96.0) sim_rate=600 (inst/sec) elapsed = 1:9:27:38 / Sun Apr 15 20:50:31 2018
GPGPU-Sim PTX: 73000000 instructions simulated : ctaid=(3,6,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 754500  inst.: 72414257 (ipc=96.0) sim_rate=600 (inst/sec) elapsed = 1:9:30:27 / Sun Apr 15 20:53:20 2018
GPGPU-Sim uArch: cycles simulated: 755000  inst.: 72443477 (ipc=96.0) sim_rate=599 (inst/sec) elapsed = 1:9:33:16 / Sun Apr 15 20:56:09 2018
GPGPU-Sim uArch: cycles simulated: 755500  inst.: 72470541 (ipc=95.9) sim_rate=599 (inst/sec) elapsed = 1:9:36:05 / Sun Apr 15 20:58:58 2018
GPGPU-Sim uArch: cycles simulated: 756000  inst.: 72498496 (ipc=95.9) sim_rate=598 (inst/sec) elapsed = 1:9:38:54 / Sun Apr 15 21:01:47 2018
GPGPU-Sim PTX: 73100000 instructions simulated : ctaid=(7,1,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 756500  inst.: 72521218 (ipc=95.9) sim_rate=597 (inst/sec) elapsed = 1:9:41:44 / Sun Apr 15 21:04:37 2018
GPGPU-Sim uArch: cycles simulated: 757000  inst.: 72548068 (ipc=95.8) sim_rate=597 (inst/sec) elapsed = 1:9:44:35 / Sun Apr 15 21:07:28 2018
GPGPU-Sim uArch: cycles simulated: 757500  inst.: 72579081 (ipc=95.8) sim_rate=596 (inst/sec) elapsed = 1:9:47:24 / Sun Apr 15 21:10:17 2018
GPGPU-Sim PTX: 73200000 instructions simulated : ctaid=(4,6,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 758000  inst.: 72606236 (ipc=95.8) sim_rate=596 (inst/sec) elapsed = 1:9:50:13 / Sun Apr 15 21:13:06 2018
GPGPU-Sim uArch: cycles simulated: 758500  inst.: 72634328 (ipc=95.8) sim_rate=595 (inst/sec) elapsed = 1:9:53:03 / Sun Apr 15 21:15:56 2018
GPGPU-Sim uArch: cycles simulated: 759000  inst.: 72671305 (ipc=95.7) sim_rate=594 (inst/sec) elapsed = 1:9:55:53 / Sun Apr 15 21:18:46 2018
GPGPU-Sim PTX: 73300000 instructions simulated : ctaid=(5,4,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 759500  inst.: 72706102 (ipc=95.7) sim_rate=594 (inst/sec) elapsed = 1:9:58:43 / Sun Apr 15 21:21:36 2018
GPGPU-Sim uArch: cycles simulated: 760000  inst.: 72736802 (ipc=95.7) sim_rate=593 (inst/sec) elapsed = 1:10:01:32 / Sun Apr 15 21:24:25 2018
GPGPU-Sim uArch: cycles simulated: 760500  inst.: 72765415 (ipc=95.7) sim_rate=593 (inst/sec) elapsed = 1:10:04:21 / Sun Apr 15 21:27:14 2018
GPGPU-Sim PTX: 73400000 instructions simulated : ctaid=(7,1,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 761000  inst.: 72796243 (ipc=95.7) sim_rate=592 (inst/sec) elapsed = 1:10:07:10 / Sun Apr 15 21:30:03 2018
GPGPU-Sim uArch: cycles simulated: 761500  inst.: 72818449 (ipc=95.6) sim_rate=592 (inst/sec) elapsed = 1:10:09:59 / Sun Apr 15 21:32:52 2018
GPGPU-Sim uArch: cycles simulated: 762000  inst.: 72848740 (ipc=95.6) sim_rate=591 (inst/sec) elapsed = 1:10:12:49 / Sun Apr 15 21:35:42 2018
GPGPU-Sim uArch: cycles simulated: 762500  inst.: 72882139 (ipc=95.6) sim_rate=590 (inst/sec) elapsed = 1:10:15:40 / Sun Apr 15 21:38:33 2018
GPGPU-Sim PTX: 73500000 instructions simulated : ctaid=(2,5,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 763000  inst.: 72909052 (ipc=95.6) sim_rate=590 (inst/sec) elapsed = 1:10:18:31 / Sun Apr 15 21:41:24 2018
GPGPU-Sim uArch: cycles simulated: 763500  inst.: 72939754 (ipc=95.5) sim_rate=589 (inst/sec) elapsed = 1:10:21:21 / Sun Apr 15 21:44:14 2018
GPGPU-Sim uArch: cycles simulated: 764000  inst.: 72970671 (ipc=95.5) sim_rate=589 (inst/sec) elapsed = 1:10:24:11 / Sun Apr 15 21:47:04 2018
GPGPU-Sim PTX: 73600000 instructions simulated : ctaid=(5,3,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 764500  inst.: 73002858 (ipc=95.5) sim_rate=588 (inst/sec) elapsed = 1:10:27:01 / Sun Apr 15 21:49:54 2018
GPGPU-Sim uArch: cycles simulated: 765000  inst.: 73030045 (ipc=95.5) sim_rate=588 (inst/sec) elapsed = 1:10:29:51 / Sun Apr 15 21:52:44 2018
GPGPU-Sim uArch: cycles simulated: 765500  inst.: 73057353 (ipc=95.4) sim_rate=587 (inst/sec) elapsed = 1:10:32:41 / Sun Apr 15 21:55:34 2018
GPGPU-Sim uArch: cycles simulated: 766000  inst.: 73086005 (ipc=95.4) sim_rate=586 (inst/sec) elapsed = 1:10:35:31 / Sun Apr 15 21:58:24 2018
GPGPU-Sim PTX: 73700000 instructions simulated : ctaid=(0,0,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 766500  inst.: 73113967 (ipc=95.4) sim_rate=586 (inst/sec) elapsed = 1:10:38:21 / Sun Apr 15 22:01:14 2018
GPGPU-Sim uArch: cycles simulated: 767000  inst.: 73143904 (ipc=95.4) sim_rate=585 (inst/sec) elapsed = 1:10:41:11 / Sun Apr 15 22:04:04 2018
GPGPU-Sim uArch: cycles simulated: 767500  inst.: 73176087 (ipc=95.3) sim_rate=585 (inst/sec) elapsed = 1:10:44:02 / Sun Apr 15 22:06:55 2018
GPGPU-Sim PTX: 73800000 instructions simulated : ctaid=(8,3,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 768000  inst.: 73206649 (ipc=95.3) sim_rate=584 (inst/sec) elapsed = 1:10:46:53 / Sun Apr 15 22:09:46 2018
GPGPU-Sim uArch: cycles simulated: 768500  inst.: 73241762 (ipc=95.3) sim_rate=584 (inst/sec) elapsed = 1:10:49:44 / Sun Apr 15 22:12:37 2018
GPGPU-Sim uArch: cycles simulated: 769000  inst.: 73272512 (ipc=95.3) sim_rate=583 (inst/sec) elapsed = 1:10:52:35 / Sun Apr 15 22:15:28 2018
GPGPU-Sim PTX: 73900000 instructions simulated : ctaid=(3,1,0) tid=(6,3,0)
GPGPU-Sim uArch: cycles simulated: 769500  inst.: 73297834 (ipc=95.3) sim_rate=582 (inst/sec) elapsed = 1:10:55:26 / Sun Apr 15 22:18:19 2018
GPGPU-Sim uArch: cycles simulated: 770000  inst.: 73322786 (ipc=95.2) sim_rate=582 (inst/sec) elapsed = 1:10:58:18 / Sun Apr 15 22:21:11 2018
GPGPU-Sim uArch: cycles simulated: 770500  inst.: 73353799 (ipc=95.2) sim_rate=581 (inst/sec) elapsed = 1:11:01:09 / Sun Apr 15 22:24:02 2018
GPGPU-Sim uArch: cycles simulated: 771000  inst.: 73384287 (ipc=95.2) sim_rate=581 (inst/sec) elapsed = 1:11:04:02 / Sun Apr 15 22:26:55 2018
GPGPU-Sim PTX: 74000000 instructions simulated : ctaid=(3,0,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 771500  inst.: 73409483 (ipc=95.2) sim_rate=580 (inst/sec) elapsed = 1:11:06:54 / Sun Apr 15 22:29:47 2018
GPGPU-Sim uArch: cycles simulated: 772000  inst.: 73439982 (ipc=95.1) sim_rate=580 (inst/sec) elapsed = 1:11:09:46 / Sun Apr 15 22:32:39 2018
GPGPU-Sim uArch: cycles simulated: 772500  inst.: 73468405 (ipc=95.1) sim_rate=579 (inst/sec) elapsed = 1:11:12:38 / Sun Apr 15 22:35:31 2018
GPGPU-Sim PTX: 74100000 instructions simulated : ctaid=(8,0,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 773000  inst.: 73497564 (ipc=95.1) sim_rate=579 (inst/sec) elapsed = 1:11:15:32 / Sun Apr 15 22:38:25 2018
GPGPU-Sim uArch: cycles simulated: 773500  inst.: 73527416 (ipc=95.1) sim_rate=578 (inst/sec) elapsed = 1:11:18:26 / Sun Apr 15 22:41:19 2018
GPGPU-Sim uArch: cycles simulated: 774000  inst.: 73559219 (ipc=95.0) sim_rate=577 (inst/sec) elapsed = 1:11:21:18 / Sun Apr 15 22:44:11 2018
GPGPU-Sim PTX: 74200000 instructions simulated : ctaid=(8,3,0) tid=(0,5,0)
GPGPU-Sim uArch: cycles simulated: 774500  inst.: 73583842 (ipc=95.0) sim_rate=577 (inst/sec) elapsed = 1:11:24:10 / Sun Apr 15 22:47:03 2018
GPGPU-Sim uArch: cycles simulated: 775000  inst.: 73611955 (ipc=95.0) sim_rate=576 (inst/sec) elapsed = 1:11:27:04 / Sun Apr 15 22:49:57 2018
GPGPU-Sim uArch: cycles simulated: 775500  inst.: 73645066 (ipc=95.0) sim_rate=576 (inst/sec) elapsed = 1:11:29:54 / Sun Apr 15 22:52:47 2018
GPGPU-Sim uArch: cycles simulated: 776000  inst.: 73679087 (ipc=94.9) sim_rate=575 (inst/sec) elapsed = 1:11:32:35 / Sun Apr 15 22:55:28 2018
GPGPU-Sim PTX: 74300000 instructions simulated : ctaid=(0,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 776500  inst.: 73705608 (ipc=94.9) sim_rate=575 (inst/sec) elapsed = 1:11:35:16 / Sun Apr 15 22:58:09 2018
GPGPU-Sim uArch: cycles simulated: 777000  inst.: 73734947 (ipc=94.9) sim_rate=574 (inst/sec) elapsed = 1:11:37:49 / Sun Apr 15 23:00:42 2018
GPGPU-Sim uArch: cycles simulated: 777500  inst.: 73767193 (ipc=94.9) sim_rate=574 (inst/sec) elapsed = 1:11:40:08 / Sun Apr 15 23:03:01 2018
GPGPU-Sim PTX: 74400000 instructions simulated : ctaid=(4,4,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 778000  inst.: 73799960 (ipc=94.9) sim_rate=574 (inst/sec) elapsed = 1:11:42:25 / Sun Apr 15 23:05:18 2018
GPGPU-Sim uArch: cycles simulated: 778500  inst.: 73836020 (ipc=94.8) sim_rate=573 (inst/sec) elapsed = 1:11:44:44 / Sun Apr 15 23:07:37 2018
GPGPU-Sim uArch: cycles simulated: 779000  inst.: 73865722 (ipc=94.8) sim_rate=573 (inst/sec) elapsed = 1:11:47:38 / Sun Apr 15 23:10:31 2018
GPGPU-Sim PTX: 74500000 instructions simulated : ctaid=(1,1,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 779500  inst.: 73892419 (ipc=94.8) sim_rate=572 (inst/sec) elapsed = 1:11:50:33 / Sun Apr 15 23:13:26 2018
GPGPU-Sim uArch: cycles simulated: 780000  inst.: 73919054 (ipc=94.8) sim_rate=572 (inst/sec) elapsed = 1:11:53:27 / Sun Apr 15 23:16:20 2018
GPGPU-Sim uArch: cycles simulated: 780500  inst.: 73945993 (ipc=94.7) sim_rate=571 (inst/sec) elapsed = 1:11:56:21 / Sun Apr 15 23:19:14 2018
GPGPU-Sim PTX: 74600000 instructions simulated : ctaid=(4,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 781000  inst.: 73977291 (ipc=94.7) sim_rate=571 (inst/sec) elapsed = 1:11:59:08 / Sun Apr 15 23:22:01 2018
GPGPU-Sim uArch: cycles simulated: 781500  inst.: 74003765 (ipc=94.7) sim_rate=570 (inst/sec) elapsed = 1:12:01:53 / Sun Apr 15 23:24:46 2018
GPGPU-Sim uArch: cycles simulated: 782000  inst.: 74028943 (ipc=94.7) sim_rate=570 (inst/sec) elapsed = 1:12:04:33 / Sun Apr 15 23:27:26 2018
GPGPU-Sim uArch: cycles simulated: 782500  inst.: 74060511 (ipc=94.6) sim_rate=569 (inst/sec) elapsed = 1:12:06:51 / Sun Apr 15 23:29:44 2018
GPGPU-Sim PTX: 74700000 instructions simulated : ctaid=(8,6,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 783000  inst.: 74092489 (ipc=94.6) sim_rate=569 (inst/sec) elapsed = 1:12:09:10 / Sun Apr 15 23:32:03 2018
GPGPU-Sim uArch: cycles simulated: 783500  inst.: 74122850 (ipc=94.6) sim_rate=568 (inst/sec) elapsed = 1:12:11:29 / Sun Apr 15 23:34:22 2018
GPGPU-Sim uArch: cycles simulated: 784000  inst.: 74153335 (ipc=94.6) sim_rate=568 (inst/sec) elapsed = 1:12:13:47 / Sun Apr 15 23:36:40 2018
GPGPU-Sim PTX: 74800000 instructions simulated : ctaid=(2,6,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 784500  inst.: 74184533 (ipc=94.6) sim_rate=568 (inst/sec) elapsed = 1:12:16:12 / Sun Apr 15 23:39:05 2018
GPGPU-Sim uArch: cycles simulated: 785000  inst.: 74217509 (ipc=94.5) sim_rate=567 (inst/sec) elapsed = 1:12:18:57 / Sun Apr 15 23:41:50 2018
GPGPU-Sim uArch: cycles simulated: 785500  inst.: 74247577 (ipc=94.5) sim_rate=567 (inst/sec) elapsed = 1:12:21:42 / Sun Apr 15 23:44:35 2018
GPGPU-Sim PTX: 74900000 instructions simulated : ctaid=(3,1,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 786000  inst.: 74273443 (ipc=94.5) sim_rate=566 (inst/sec) elapsed = 1:12:24:28 / Sun Apr 15 23:47:21 2018
GPGPU-Sim uArch: cycles simulated: 786500  inst.: 74305918 (ipc=94.5) sim_rate=566 (inst/sec) elapsed = 1:12:27:21 / Sun Apr 15 23:50:14 2018
GPGPU-Sim uArch: cycles simulated: 787000  inst.: 74345524 (ipc=94.5) sim_rate=565 (inst/sec) elapsed = 1:12:30:17 / Sun Apr 15 23:53:10 2018
GPGPU-Sim PTX: 75000000 instructions simulated : ctaid=(6,4,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 787500  inst.: 74382353 (ipc=94.5) sim_rate=565 (inst/sec) elapsed = 1:12:33:12 / Sun Apr 15 23:56:05 2018
GPGPU-Sim uArch: cycles simulated: 788000  inst.: 74413130 (ipc=94.4) sim_rate=564 (inst/sec) elapsed = 1:12:36:08 / Sun Apr 15 23:59:01 2018
GPGPU-Sim uArch: cycles simulated: 788500  inst.: 74439649 (ipc=94.4) sim_rate=564 (inst/sec) elapsed = 1:12:39:04 / Mon Apr 16 00:01:57 2018
GPGPU-Sim uArch: cycles simulated: 789000  inst.: 74466257 (ipc=94.4) sim_rate=563 (inst/sec) elapsed = 1:12:41:59 / Mon Apr 16 00:04:52 2018
GPGPU-Sim PTX: 75100000 instructions simulated : ctaid=(6,0,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 789500  inst.: 74494865 (ipc=94.4) sim_rate=563 (inst/sec) elapsed = 1:12:44:51 / Mon Apr 16 00:07:44 2018
GPGPU-Sim uArch: cycles simulated: 790000  inst.: 74530478 (ipc=94.3) sim_rate=562 (inst/sec) elapsed = 1:12:47:39 / Mon Apr 16 00:10:32 2018
GPGPU-Sim uArch: cycles simulated: 790500  inst.: 74561281 (ipc=94.3) sim_rate=562 (inst/sec) elapsed = 1:12:50:27 / Mon Apr 16 00:13:20 2018
GPGPU-Sim PTX: 75200000 instructions simulated : ctaid=(0,5,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 791000  inst.: 74588089 (ipc=94.3) sim_rate=561 (inst/sec) elapsed = 1:12:53:17 / Mon Apr 16 00:16:10 2018
GPGPU-Sim uArch: cycles simulated: 791500  inst.: 74620143 (ipc=94.3) sim_rate=561 (inst/sec) elapsed = 1:12:56:09 / Mon Apr 16 00:19:02 2018
GPGPU-Sim uArch: cycles simulated: 792000  inst.: 74649740 (ipc=94.3) sim_rate=560 (inst/sec) elapsed = 1:12:59:00 / Mon Apr 16 00:21:53 2018
GPGPU-Sim PTX: 75300000 instructions simulated : ctaid=(7,2,0) tid=(4,7,0)
GPGPU-Sim uArch: cycles simulated: 792500  inst.: 74683803 (ipc=94.2) sim_rate=560 (inst/sec) elapsed = 1:13:01:47 / Mon Apr 16 00:24:40 2018
GPGPU-Sim uArch: cycles simulated: 793000  inst.: 74716716 (ipc=94.2) sim_rate=559 (inst/sec) elapsed = 1:13:04:36 / Mon Apr 16 00:27:29 2018
GPGPU-Sim uArch: cycles simulated: 793500  inst.: 74743476 (ipc=94.2) sim_rate=559 (inst/sec) elapsed = 1:13:07:10 / Mon Apr 16 00:30:03 2018
GPGPU-Sim PTX: 75400000 instructions simulated : ctaid=(2,3,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 794000  inst.: 74775199 (ipc=94.2) sim_rate=559 (inst/sec) elapsed = 1:13:09:26 / Mon Apr 16 00:32:19 2018
GPGPU-Sim uArch: cycles simulated: 794500  inst.: 74802467 (ipc=94.2) sim_rate=558 (inst/sec) elapsed = 1:13:11:41 / Mon Apr 16 00:34:34 2018
GPGPU-Sim uArch: cycles simulated: 795000  inst.: 74832889 (ipc=94.1) sim_rate=558 (inst/sec) elapsed = 1:13:14:10 / Mon Apr 16 00:37:03 2018
GPGPU-Sim uArch: cycles simulated: 795500  inst.: 74862141 (ipc=94.1) sim_rate=557 (inst/sec) elapsed = 1:13:16:51 / Mon Apr 16 00:39:44 2018
GPGPU-Sim PTX: 75500000 instructions simulated : ctaid=(5,1,0) tid=(4,2,0)
GPGPU-Sim uArch: cycles simulated: 796000  inst.: 74893610 (ipc=94.1) sim_rate=557 (inst/sec) elapsed = 1:13:19:44 / Mon Apr 16 00:42:37 2018
GPGPU-Sim uArch: cycles simulated: 796500  inst.: 74924546 (ipc=94.1) sim_rate=556 (inst/sec) elapsed = 1:13:22:39 / Mon Apr 16 00:45:32 2018
GPGPU-Sim uArch: cycles simulated: 797000  inst.: 74953139 (ipc=94.0) sim_rate=556 (inst/sec) elapsed = 1:13:25:33 / Mon Apr 16 00:48:26 2018
GPGPU-Sim PTX: 75600000 instructions simulated : ctaid=(6,3,0) tid=(2,7,0)
GPGPU-Sim uArch: cycles simulated: 797500  inst.: 74977112 (ipc=94.0) sim_rate=555 (inst/sec) elapsed = 1:13:27:55 / Mon Apr 16 00:50:48 2018
GPGPU-Sim uArch: cycles simulated: 798000  inst.: 75009115 (ipc=94.0) sim_rate=555 (inst/sec) elapsed = 1:13:30:10 / Mon Apr 16 00:53:03 2018
GPGPU-Sim uArch: cycles simulated: 798500  inst.: 75040031 (ipc=94.0) sim_rate=555 (inst/sec) elapsed = 1:13:32:27 / Mon Apr 16 00:55:20 2018
GPGPU-Sim PTX: 75700000 instructions simulated : ctaid=(2,4,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 799000  inst.: 75070858 (ipc=94.0) sim_rate=554 (inst/sec) elapsed = 1:13:34:45 / Mon Apr 16 00:57:38 2018
GPGPU-Sim uArch: cycles simulated: 799500  inst.: 75102984 (ipc=93.9) sim_rate=554 (inst/sec) elapsed = 1:13:37:03 / Mon Apr 16 00:59:56 2018
GPGPU-Sim uArch: cycles simulated: 800000  inst.: 75130097 (ipc=93.9) sim_rate=554 (inst/sec) elapsed = 1:13:39:22 / Mon Apr 16 01:02:15 2018
GPGPU-Sim uArch: cycles simulated: 800500  inst.: 75157369 (ipc=93.9) sim_rate=553 (inst/sec) elapsed = 1:13:41:40 / Mon Apr 16 01:04:33 2018
GPGPU-Sim PTX: 75800000 instructions simulated : ctaid=(8,0,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 801000  inst.: 75191638 (ipc=93.9) sim_rate=553 (inst/sec) elapsed = 1:13:43:58 / Mon Apr 16 01:06:51 2018
GPGPU-Sim uArch: cycles simulated: 801500  inst.: 75226675 (ipc=93.9) sim_rate=553 (inst/sec) elapsed = 1:13:46:17 / Mon Apr 16 01:09:10 2018
GPGPU-Sim uArch: cycles simulated: 802000  inst.: 75252489 (ipc=93.8) sim_rate=552 (inst/sec) elapsed = 1:13:48:35 / Mon Apr 16 01:11:28 2018
GPGPU-Sim PTX: 75900000 instructions simulated : ctaid=(1,4,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 802500  inst.: 75276769 (ipc=93.8) sim_rate=552 (inst/sec) elapsed = 1:13:50:54 / Mon Apr 16 01:13:47 2018
GPGPU-Sim uArch: cycles simulated: 803000  inst.: 75304472 (ipc=93.8) sim_rate=552 (inst/sec) elapsed = 1:13:53:17 / Mon Apr 16 01:16:10 2018
GPGPU-Sim uArch: cycles simulated: 803500  inst.: 75332484 (ipc=93.8) sim_rate=551 (inst/sec) elapsed = 1:13:55:42 / Mon Apr 16 01:18:35 2018
GPGPU-Sim PTX: 76000000 instructions simulated : ctaid=(2,6,0) tid=(1,2,0)
GPGPU-Sim uArch: cycles simulated: 804000  inst.: 75360120 (ipc=93.7) sim_rate=551 (inst/sec) elapsed = 1:13:58:07 / Mon Apr 16 01:21:00 2018
GPGPU-Sim uArch: cycles simulated: 804500  inst.: 75391557 (ipc=93.7) sim_rate=550 (inst/sec) elapsed = 1:14:00:36 / Mon Apr 16 01:23:29 2018
GPGPU-Sim uArch: cycles simulated: 805000  inst.: 75422257 (ipc=93.7) sim_rate=550 (inst/sec) elapsed = 1:14:03:02 / Mon Apr 16 01:25:55 2018
GPGPU-Sim uArch: cycles simulated: 805500  inst.: 75450697 (ipc=93.7) sim_rate=550 (inst/sec) elapsed = 1:14:05:45 / Mon Apr 16 01:28:38 2018
GPGPU-Sim PTX: 76100000 instructions simulated : ctaid=(6,6,0) tid=(1,4,0)
GPGPU-Sim uArch: cycles simulated: 806000  inst.: 75481876 (ipc=93.6) sim_rate=549 (inst/sec) elapsed = 1:14:08:44 / Mon Apr 16 01:31:37 2018
GPGPU-Sim uArch: cycles simulated: 806500  inst.: 75511802 (ipc=93.6) sim_rate=549 (inst/sec) elapsed = 1:14:11:44 / Mon Apr 16 01:34:37 2018
GPGPU-Sim uArch: cycles simulated: 807000  inst.: 75538248 (ipc=93.6) sim_rate=548 (inst/sec) elapsed = 1:14:14:43 / Mon Apr 16 01:37:36 2018
GPGPU-Sim PTX: 76200000 instructions simulated : ctaid=(0,3,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 807500  inst.: 75563967 (ipc=93.6) sim_rate=548 (inst/sec) elapsed = 1:14:17:45 / Mon Apr 16 01:40:38 2018
GPGPU-Sim uArch: cycles simulated: 808000  inst.: 75591804 (ipc=93.6) sim_rate=547 (inst/sec) elapsed = 1:14:20:45 / Mon Apr 16 01:43:38 2018
GPGPU-Sim uArch: cycles simulated: 808500  inst.: 75620634 (ipc=93.5) sim_rate=547 (inst/sec) elapsed = 1:14:23:45 / Mon Apr 16 01:46:38 2018
GPGPU-Sim PTX: 76300000 instructions simulated : ctaid=(7,6,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 809000  inst.: 75649943 (ipc=93.5) sim_rate=546 (inst/sec) elapsed = 1:14:26:43 / Mon Apr 16 01:49:36 2018
GPGPU-Sim uArch: cycles simulated: 809500  inst.: 75678727 (ipc=93.5) sim_rate=546 (inst/sec) elapsed = 1:14:29:12 / Mon Apr 16 01:52:05 2018
GPGPU-Sim uArch: cycles simulated: 810000  inst.: 75704470 (ipc=93.5) sim_rate=545 (inst/sec) elapsed = 1:14:31:36 / Mon Apr 16 01:54:29 2018
GPGPU-Sim uArch: cycles simulated: 810500  inst.: 75733246 (ipc=93.4) sim_rate=545 (inst/sec) elapsed = 1:14:34:01 / Mon Apr 16 01:56:54 2018
GPGPU-Sim PTX: 76400000 instructions simulated : ctaid=(5,5,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 811000  inst.: 75763679 (ipc=93.4) sim_rate=545 (inst/sec) elapsed = 1:14:36:25 / Mon Apr 16 01:59:18 2018
GPGPU-Sim uArch: cycles simulated: 811500  inst.: 75792897 (ipc=93.4) sim_rate=544 (inst/sec) elapsed = 1:14:38:48 / Mon Apr 16 02:01:41 2018
GPGPU-Sim uArch: cycles simulated: 812000  inst.: 75819068 (ipc=93.4) sim_rate=544 (inst/sec) elapsed = 1:14:41:12 / Mon Apr 16 02:04:05 2018
GPGPU-Sim PTX: 76500000 instructions simulated : ctaid=(3,4,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 812500  inst.: 75849796 (ipc=93.4) sim_rate=544 (inst/sec) elapsed = 1:14:43:42 / Mon Apr 16 02:06:35 2018
GPGPU-Sim uArch: cycles simulated: 813000  inst.: 75881449 (ipc=93.3) sim_rate=543 (inst/sec) elapsed = 1:14:46:10 / Mon Apr 16 02:09:03 2018
GPGPU-Sim uArch: cycles simulated: 813500  inst.: 75912659 (ipc=93.3) sim_rate=543 (inst/sec) elapsed = 1:14:48:34 / Mon Apr 16 02:11:27 2018
GPGPU-Sim PTX: 76600000 instructions simulated : ctaid=(1,5,0) tid=(6,6,0)
GPGPU-Sim uArch: cycles simulated: 814000  inst.: 75947033 (ipc=93.3) sim_rate=543 (inst/sec) elapsed = 1:14:51:04 / Mon Apr 16 02:13:57 2018
GPGPU-Sim uArch: cycles simulated: 814500  inst.: 75983469 (ipc=93.3) sim_rate=542 (inst/sec) elapsed = 1:14:54:04 / Mon Apr 16 02:16:57 2018
GPGPU-Sim uArch: cycles simulated: 815000  inst.: 76019152 (ipc=93.3) sim_rate=542 (inst/sec) elapsed = 1:14:57:06 / Mon Apr 16 02:19:59 2018
GPGPU-Sim PTX: 76700000 instructions simulated : ctaid=(2,4,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 815500  inst.: 76049377 (ipc=93.3) sim_rate=541 (inst/sec) elapsed = 1:15:00:07 / Mon Apr 16 02:23:00 2018
GPGPU-Sim uArch: cycles simulated: 816000  inst.: 76083350 (ipc=93.2) sim_rate=541 (inst/sec) elapsed = 1:15:03:09 / Mon Apr 16 02:26:02 2018
GPGPU-Sim uArch: cycles simulated: 816500  inst.: 76114298 (ipc=93.2) sim_rate=540 (inst/sec) elapsed = 1:15:06:11 / Mon Apr 16 02:29:04 2018
GPGPU-Sim uArch: cycles simulated: 817000  inst.: 76139996 (ipc=93.2) sim_rate=540 (inst/sec) elapsed = 1:15:09:13 / Mon Apr 16 02:32:06 2018
GPGPU-Sim PTX: 76800000 instructions simulated : ctaid=(4,0,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 817500  inst.: 76168065 (ipc=93.2) sim_rate=539 (inst/sec) elapsed = 1:15:12:15 / Mon Apr 16 02:35:08 2018
GPGPU-Sim uArch: cycles simulated: 818000  inst.: 76199004 (ipc=93.2) sim_rate=539 (inst/sec) elapsed = 1:15:15:16 / Mon Apr 16 02:38:09 2018
GPGPU-Sim uArch: cycles simulated: 818500  inst.: 76227858 (ipc=93.1) sim_rate=538 (inst/sec) elapsed = 1:15:18:18 / Mon Apr 16 02:41:11 2018
GPGPU-Sim PTX: 76900000 instructions simulated : ctaid=(0,1,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 819000  inst.: 76262288 (ipc=93.1) sim_rate=538 (inst/sec) elapsed = 1:15:21:20 / Mon Apr 16 02:44:13 2018
GPGPU-Sim uArch: cycles simulated: 819500  inst.: 76292882 (ipc=93.1) sim_rate=537 (inst/sec) elapsed = 1:15:24:22 / Mon Apr 16 02:47:15 2018
GPGPU-Sim uArch: cycles simulated: 820000  inst.: 76324125 (ipc=93.1) sim_rate=537 (inst/sec) elapsed = 1:15:27:24 / Mon Apr 16 02:50:17 2018
GPGPU-Sim PTX: 77000000 instructions simulated : ctaid=(8,2,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 820500  inst.: 76356897 (ipc=93.1) sim_rate=536 (inst/sec) elapsed = 1:15:30:22 / Mon Apr 16 02:53:15 2018
GPGPU-Sim uArch: cycles simulated: 821000  inst.: 76392452 (ipc=93.0) sim_rate=536 (inst/sec) elapsed = 1:15:33:16 / Mon Apr 16 02:56:09 2018
GPGPU-Sim uArch: cycles simulated: 821500  inst.: 76423601 (ipc=93.0) sim_rate=536 (inst/sec) elapsed = 1:15:36:12 / Mon Apr 16 02:59:05 2018
GPGPU-Sim PTX: 77100000 instructions simulated : ctaid=(3,4,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 822000  inst.: 76451598 (ipc=93.0) sim_rate=535 (inst/sec) elapsed = 1:15:39:07 / Mon Apr 16 03:02:00 2018
GPGPU-Sim uArch: cycles simulated: 822500  inst.: 76483243 (ipc=93.0) sim_rate=535 (inst/sec) elapsed = 1:15:42:00 / Mon Apr 16 03:04:53 2018
GPGPU-Sim uArch: cycles simulated: 823000  inst.: 76517157 (ipc=93.0) sim_rate=534 (inst/sec) elapsed = 1:15:44:55 / Mon Apr 16 03:07:48 2018
GPGPU-Sim PTX: 77200000 instructions simulated : ctaid=(8,1,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 823500  inst.: 76555999 (ipc=93.0) sim_rate=534 (inst/sec) elapsed = 1:15:47:51 / Mon Apr 16 03:10:44 2018
GPGPU-Sim uArch: cycles simulated: 824000  inst.: 76590531 (ipc=92.9) sim_rate=533 (inst/sec) elapsed = 1:15:50:46 / Mon Apr 16 03:13:39 2018
GPGPU-Sim uArch: cycles simulated: 824500  inst.: 76622608 (ipc=92.9) sim_rate=533 (inst/sec) elapsed = 1:15:53:43 / Mon Apr 16 03:16:36 2018
GPGPU-Sim PTX: 77300000 instructions simulated : ctaid=(0,7,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 825000  inst.: 76651864 (ipc=92.9) sim_rate=533 (inst/sec) elapsed = 1:15:56:38 / Mon Apr 16 03:19:31 2018
GPGPU-Sim uArch: cycles simulated: 825500  inst.: 76683164 (ipc=92.9) sim_rate=532 (inst/sec) elapsed = 1:15:59:31 / Mon Apr 16 03:22:24 2018
GPGPU-Sim uArch: cycles simulated: 826000  inst.: 76714100 (ipc=92.9) sim_rate=532 (inst/sec) elapsed = 1:16:02:28 / Mon Apr 16 03:25:21 2018
GPGPU-Sim PTX: 77400000 instructions simulated : ctaid=(1,3,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 826500  inst.: 76747188 (ipc=92.9) sim_rate=531 (inst/sec) elapsed = 1:16:05:25 / Mon Apr 16 03:28:18 2018
GPGPU-Sim uArch: cycles simulated: 827000  inst.: 76777059 (ipc=92.8) sim_rate=531 (inst/sec) elapsed = 1:16:08:24 / Mon Apr 16 03:31:17 2018
GPGPU-Sim uArch: cycles simulated: 827500  inst.: 76805528 (ipc=92.8) sim_rate=530 (inst/sec) elapsed = 1:16:11:19 / Mon Apr 16 03:34:12 2018
GPGPU-Sim PTX: 77500000 instructions simulated : ctaid=(4,5,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 828000  inst.: 76836003 (ipc=92.8) sim_rate=530 (inst/sec) elapsed = 1:16:13:54 / Mon Apr 16 03:36:47 2018
GPGPU-Sim uArch: cycles simulated: 828500  inst.: 76866790 (ipc=92.8) sim_rate=530 (inst/sec) elapsed = 1:16:16:18 / Mon Apr 16 03:39:11 2018
GPGPU-Sim uArch: cycles simulated: 829000  inst.: 76896445 (ipc=92.8) sim_rate=529 (inst/sec) elapsed = 1:16:18:41 / Mon Apr 16 03:41:34 2018
GPGPU-Sim uArch: cycles simulated: 829500  inst.: 76924104 (ipc=92.7) sim_rate=529 (inst/sec) elapsed = 1:16:21:30 / Mon Apr 16 03:44:23 2018
GPGPU-Sim PTX: 77600000 instructions simulated : ctaid=(0,0,0) tid=(2,5,0)
GPGPU-Sim uArch: cycles simulated: 830000  inst.: 76955659 (ipc=92.7) sim_rate=529 (inst/sec) elapsed = 1:16:24:25 / Mon Apr 16 03:47:18 2018
GPGPU-Sim uArch: cycles simulated: 830500  inst.: 76989077 (ipc=92.7) sim_rate=528 (inst/sec) elapsed = 1:16:27:24 / Mon Apr 16 03:50:17 2018
GPGPU-Sim uArch: cycles simulated: 831000  inst.: 77016239 (ipc=92.7) sim_rate=528 (inst/sec) elapsed = 1:16:30:21 / Mon Apr 16 03:53:14 2018
GPGPU-Sim PTX: 77700000 instructions simulated : ctaid=(0,4,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 831500  inst.: 77045902 (ipc=92.7) sim_rate=527 (inst/sec) elapsed = 1:16:33:16 / Mon Apr 16 03:56:09 2018
GPGPU-Sim uArch: cycles simulated: 832000  inst.: 77077678 (ipc=92.6) sim_rate=527 (inst/sec) elapsed = 1:16:36:14 / Mon Apr 16 03:59:07 2018
GPGPU-Sim uArch: cycles simulated: 832500  inst.: 77108159 (ipc=92.6) sim_rate=526 (inst/sec) elapsed = 1:16:39:06 / Mon Apr 16 04:01:59 2018
GPGPU-Sim PTX: 77800000 instructions simulated : ctaid=(0,4,0) tid=(4,6,0)
GPGPU-Sim uArch: cycles simulated: 833000  inst.: 77139776 (ipc=92.6) sim_rate=526 (inst/sec) elapsed = 1:16:42:01 / Mon Apr 16 04:04:54 2018
GPGPU-Sim uArch: cycles simulated: 833500  inst.: 77177467 (ipc=92.6) sim_rate=526 (inst/sec) elapsed = 1:16:45:01 / Mon Apr 16 04:07:54 2018
GPGPU-Sim uArch: cycles simulated: 834000  inst.: 77210016 (ipc=92.6) sim_rate=525 (inst/sec) elapsed = 1:16:48:03 / Mon Apr 16 04:10:56 2018
GPGPU-Sim PTX: 77900000 instructions simulated : ctaid=(5,2,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 834500  inst.: 77236659 (ipc=92.6) sim_rate=525 (inst/sec) elapsed = 1:16:51:06 / Mon Apr 16 04:13:59 2018
GPGPU-Sim uArch: cycles simulated: 835000  inst.: 77263155 (ipc=92.5) sim_rate=524 (inst/sec) elapsed = 1:16:54:10 / Mon Apr 16 04:17:03 2018
GPGPU-Sim uArch: cycles simulated: 835500  inst.: 77291756 (ipc=92.5) sim_rate=524 (inst/sec) elapsed = 1:16:57:14 / Mon Apr 16 04:20:07 2018
GPGPU-Sim uArch: cycles simulated: 836000  inst.: 77319364 (ipc=92.5) sim_rate=523 (inst/sec) elapsed = 1:17:00:17 / Mon Apr 16 04:23:10 2018
GPGPU-Sim PTX: 78000000 instructions simulated : ctaid=(3,6,0) tid=(2,3,0)
GPGPU-Sim uArch: cycles simulated: 836500  inst.: 77354655 (ipc=92.5) sim_rate=523 (inst/sec) elapsed = 1:17:03:13 / Mon Apr 16 04:26:06 2018
GPGPU-Sim uArch: cycles simulated: 837000  inst.: 77388972 (ipc=92.5) sim_rate=523 (inst/sec) elapsed = 1:17:06:10 / Mon Apr 16 04:29:03 2018
GPGPU-Sim uArch: cycles simulated: 837500  inst.: 77418063 (ipc=92.4) sim_rate=522 (inst/sec) elapsed = 1:17:09:01 / Mon Apr 16 04:31:54 2018
GPGPU-Sim PTX: 78100000 instructions simulated : ctaid=(2,4,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 838000  inst.: 77448569 (ipc=92.4) sim_rate=522 (inst/sec) elapsed = 1:17:11:54 / Mon Apr 16 04:34:47 2018
GPGPU-Sim uArch: cycles simulated: 838500  inst.: 77480875 (ipc=92.4) sim_rate=521 (inst/sec) elapsed = 1:17:14:52 / Mon Apr 16 04:37:45 2018
GPGPU-Sim uArch: cycles simulated: 839000  inst.: 77515473 (ipc=92.4) sim_rate=521 (inst/sec) elapsed = 1:17:17:34 / Mon Apr 16 04:40:27 2018
GPGPU-Sim PTX: 78200000 instructions simulated : ctaid=(1,0,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 839500  inst.: 77550587 (ipc=92.4) sim_rate=521 (inst/sec) elapsed = 1:17:20:07 / Mon Apr 16 04:43:00 2018
GPGPU-Sim uArch: cycles simulated: 840000  inst.: 77578220 (ipc=92.4) sim_rate=520 (inst/sec) elapsed = 1:17:22:32 / Mon Apr 16 04:45:25 2018
GPGPU-Sim uArch: cycles simulated: 840500  inst.: 77606972 (ipc=92.3) sim_rate=520 (inst/sec) elapsed = 1:17:24:56 / Mon Apr 16 04:47:49 2018
GPGPU-Sim PTX: 78300000 instructions simulated : ctaid=(3,4,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 841000  inst.: 77632572 (ipc=92.3) sim_rate=520 (inst/sec) elapsed = 1:17:27:21 / Mon Apr 16 04:50:14 2018
GPGPU-Sim uArch: cycles simulated: 841500  inst.: 77661115 (ipc=92.3) sim_rate=519 (inst/sec) elapsed = 1:17:29:46 / Mon Apr 16 04:52:39 2018
GPGPU-Sim uArch: cycles simulated: 842000  inst.: 77689823 (ipc=92.3) sim_rate=519 (inst/sec) elapsed = 1:17:32:11 / Mon Apr 16 04:55:04 2018
GPGPU-Sim PTX: 78400000 instructions simulated : ctaid=(1,2,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 842500  inst.: 77720526 (ipc=92.2) sim_rate=519 (inst/sec) elapsed = 1:17:34:36 / Mon Apr 16 04:57:29 2018
GPGPU-Sim uArch: cycles simulated: 843000  inst.: 77754258 (ipc=92.2) sim_rate=518 (inst/sec) elapsed = 1:17:37:01 / Mon Apr 16 04:59:54 2018
GPGPU-Sim uArch: cycles simulated: 843500  inst.: 77790031 (ipc=92.2) sim_rate=518 (inst/sec) elapsed = 1:17:39:26 / Mon Apr 16 05:02:19 2018
GPGPU-Sim PTX: 78500000 instructions simulated : ctaid=(5,0,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 844000  inst.: 77820324 (ipc=92.2) sim_rate=518 (inst/sec) elapsed = 1:17:41:52 / Mon Apr 16 05:04:45 2018
GPGPU-Sim uArch: cycles simulated: 844500  inst.: 77847090 (ipc=92.2) sim_rate=518 (inst/sec) elapsed = 1:17:44:18 / Mon Apr 16 05:07:11 2018
GPGPU-Sim uArch: cycles simulated: 845000  inst.: 77880103 (ipc=92.2) sim_rate=517 (inst/sec) elapsed = 1:17:46:43 / Mon Apr 16 05:09:36 2018
GPGPU-Sim uArch: cycles simulated: 845500  inst.: 77910887 (ipc=92.1) sim_rate=517 (inst/sec) elapsed = 1:17:49:09 / Mon Apr 16 05:12:02 2018
GPGPU-Sim PTX: 78600000 instructions simulated : ctaid=(4,2,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 846000  inst.: 77940826 (ipc=92.1) sim_rate=517 (inst/sec) elapsed = 1:17:51:33 / Mon Apr 16 05:14:26 2018
GPGPU-Sim uArch: cycles simulated: 846500  inst.: 77969507 (ipc=92.1) sim_rate=516 (inst/sec) elapsed = 1:17:53:59 / Mon Apr 16 05:16:52 2018
GPGPU-Sim uArch: cycles simulated: 847000  inst.: 77998684 (ipc=92.1) sim_rate=516 (inst/sec) elapsed = 1:17:56:25 / Mon Apr 16 05:19:18 2018
GPGPU-Sim PTX: 78700000 instructions simulated : ctaid=(3,4,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 847500  inst.: 78029555 (ipc=92.1) sim_rate=516 (inst/sec) elapsed = 1:17:58:52 / Mon Apr 16 05:21:45 2018
GPGPU-Sim uArch: cycles simulated: 848000  inst.: 78061326 (ipc=92.1) sim_rate=516 (inst/sec) elapsed = 1:18:01:18 / Mon Apr 16 05:24:11 2018
GPGPU-Sim uArch: cycles simulated: 848500  inst.: 78094372 (ipc=92.0) sim_rate=515 (inst/sec) elapsed = 1:18:03:43 / Mon Apr 16 05:26:36 2018
GPGPU-Sim PTX: 78800000 instructions simulated : ctaid=(7,1,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 849000  inst.: 78124415 (ipc=92.0) sim_rate=515 (inst/sec) elapsed = 1:18:06:10 / Mon Apr 16 05:29:03 2018
GPGPU-Sim uArch: cycles simulated: 849500  inst.: 78152032 (ipc=92.0) sim_rate=515 (inst/sec) elapsed = 1:18:08:36 / Mon Apr 16 05:31:29 2018
GPGPU-Sim uArch: cycles simulated: 850000  inst.: 78185552 (ipc=92.0) sim_rate=514 (inst/sec) elapsed = 1:18:11:02 / Mon Apr 16 05:33:55 2018
GPGPU-Sim PTX: 78900000 instructions simulated : ctaid=(6,0,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 850500  inst.: 78220986 (ipc=92.0) sim_rate=514 (inst/sec) elapsed = 1:18:13:27 / Mon Apr 16 05:36:20 2018
GPGPU-Sim uArch: cycles simulated: 851000  inst.: 78249883 (ipc=92.0) sim_rate=514 (inst/sec) elapsed = 1:18:15:51 / Mon Apr 16 05:38:44 2018
GPGPU-Sim uArch: cycles simulated: 851500  inst.: 78281165 (ipc=91.9) sim_rate=513 (inst/sec) elapsed = 1:18:18:33 / Mon Apr 16 05:41:26 2018
GPGPU-Sim PTX: 79000000 instructions simulated : ctaid=(4,4,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 852000  inst.: 78310225 (ipc=91.9) sim_rate=513 (inst/sec) elapsed = 1:18:21:23 / Mon Apr 16 05:44:16 2018
GPGPU-Sim uArch: cycles simulated: 852500  inst.: 78344001 (ipc=91.9) sim_rate=513 (inst/sec) elapsed = 1:18:23:55 / Mon Apr 16 05:46:48 2018
GPGPU-Sim uArch: cycles simulated: 853000  inst.: 78376738 (ipc=91.9) sim_rate=512 (inst/sec) elapsed = 1:18:26:27 / Mon Apr 16 05:49:20 2018
GPGPU-Sim PTX: 79100000 instructions simulated : ctaid=(3,0,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 853500  inst.: 78407364 (ipc=91.9) sim_rate=512 (inst/sec) elapsed = 1:18:28:58 / Mon Apr 16 05:51:51 2018
GPGPU-Sim uArch: cycles simulated: 854000  inst.: 78441412 (ipc=91.9) sim_rate=512 (inst/sec) elapsed = 1:18:31:29 / Mon Apr 16 05:54:22 2018
GPGPU-Sim uArch: cycles simulated: 854500  inst.: 78468923 (ipc=91.8) sim_rate=512 (inst/sec) elapsed = 1:18:34:01 / Mon Apr 16 05:56:54 2018
GPGPU-Sim uArch: cycles simulated: 855000  inst.: 78496851 (ipc=91.8) sim_rate=511 (inst/sec) elapsed = 1:18:36:31 / Mon Apr 16 05:59:24 2018
GPGPU-Sim PTX: 79200000 instructions simulated : ctaid=(8,3,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 855500  inst.: 78531438 (ipc=91.8) sim_rate=511 (inst/sec) elapsed = 1:18:39:00 / Mon Apr 16 06:01:53 2018
GPGPU-Sim uArch: cycles simulated: 856000  inst.: 78565373 (ipc=91.8) sim_rate=511 (inst/sec) elapsed = 1:18:41:32 / Mon Apr 16 06:04:25 2018
GPGPU-Sim uArch: cycles simulated: 856500  inst.: 78590271 (ipc=91.8) sim_rate=510 (inst/sec) elapsed = 1:18:44:03 / Mon Apr 16 06:06:56 2018
GPGPU-Sim PTX: 79300000 instructions simulated : ctaid=(5,1,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 857000  inst.: 78618291 (ipc=91.7) sim_rate=510 (inst/sec) elapsed = 1:18:46:34 / Mon Apr 16 06:09:27 2018
GPGPU-Sim uArch: cycles simulated: 857500  inst.: 78652397 (ipc=91.7) sim_rate=510 (inst/sec) elapsed = 1:18:49:03 / Mon Apr 16 06:11:56 2018
GPGPU-Sim uArch: cycles simulated: 858000  inst.: 78684983 (ipc=91.7) sim_rate=509 (inst/sec) elapsed = 1:18:52:00 / Mon Apr 16 06:14:53 2018
GPGPU-Sim PTX: 79400000 instructions simulated : ctaid=(0,4,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 858500  inst.: 78714296 (ipc=91.7) sim_rate=509 (inst/sec) elapsed = 1:18:55:08 / Mon Apr 16 06:18:01 2018
GPGPU-Sim uArch: cycles simulated: 859000  inst.: 78744569 (ipc=91.7) sim_rate=509 (inst/sec) elapsed = 1:18:58:17 / Mon Apr 16 06:21:10 2018
GPGPU-Sim uArch: cycles simulated: 859500  inst.: 78776003 (ipc=91.7) sim_rate=508 (inst/sec) elapsed = 1:19:01:25 / Mon Apr 16 06:24:18 2018
GPGPU-Sim PTX: 79500000 instructions simulated : ctaid=(2,4,0) tid=(2,1,0)
GPGPU-Sim uArch: cycles simulated: 860000  inst.: 78807519 (ipc=91.6) sim_rate=508 (inst/sec) elapsed = 1:19:04:34 / Mon Apr 16 06:27:27 2018
GPGPU-Sim uArch: cycles simulated: 860500  inst.: 78839173 (ipc=91.6) sim_rate=507 (inst/sec) elapsed = 1:19:07:42 / Mon Apr 16 06:30:35 2018
GPGPU-Sim uArch: cycles simulated: 861000  inst.: 78870480 (ipc=91.6) sim_rate=507 (inst/sec) elapsed = 1:19:10:51 / Mon Apr 16 06:33:44 2018
GPGPU-Sim PTX: 79600000 instructions simulated : ctaid=(8,2,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 861500  inst.: 78899551 (ipc=91.6) sim_rate=506 (inst/sec) elapsed = 1:19:14:01 / Mon Apr 16 06:36:54 2018
GPGPU-Sim uArch: cycles simulated: 862000  inst.: 78926292 (ipc=91.6) sim_rate=506 (inst/sec) elapsed = 1:19:17:11 / Mon Apr 16 06:40:04 2018
GPGPU-Sim uArch: cycles simulated: 862500  inst.: 78951929 (ipc=91.5) sim_rate=506 (inst/sec) elapsed = 1:19:20:21 / Mon Apr 16 06:43:14 2018
GPGPU-Sim uArch: cycles simulated: 863000  inst.: 78981073 (ipc=91.5) sim_rate=505 (inst/sec) elapsed = 1:19:23:31 / Mon Apr 16 06:46:24 2018
GPGPU-Sim PTX: 79700000 instructions simulated : ctaid=(5,7,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 863500  inst.: 79013698 (ipc=91.5) sim_rate=505 (inst/sec) elapsed = 1:19:26:41 / Mon Apr 16 06:49:34 2018
GPGPU-Sim uArch: cycles simulated: 864000  inst.: 79045927 (ipc=91.5) sim_rate=504 (inst/sec) elapsed = 1:19:29:50 / Mon Apr 16 06:52:43 2018
GPGPU-Sim uArch: cycles simulated: 864500  inst.: 79078161 (ipc=91.5) sim_rate=504 (inst/sec) elapsed = 1:19:32:59 / Mon Apr 16 06:55:52 2018
GPGPU-Sim PTX: 79800000 instructions simulated : ctaid=(0,6,0) tid=(6,7,0)
GPGPU-Sim uArch: cycles simulated: 865000  inst.: 79109122 (ipc=91.5) sim_rate=503 (inst/sec) elapsed = 1:19:36:08 / Mon Apr 16 06:59:01 2018
GPGPU-Sim uArch: cycles simulated: 865500  inst.: 79137153 (ipc=91.4) sim_rate=503 (inst/sec) elapsed = 1:19:39:18 / Mon Apr 16 07:02:11 2018
GPGPU-Sim uArch: cycles simulated: 866000  inst.: 79165221 (ipc=91.4) sim_rate=503 (inst/sec) elapsed = 1:19:42:28 / Mon Apr 16 07:05:21 2018
GPGPU-Sim PTX: 79900000 instructions simulated : ctaid=(4,2,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 866500  inst.: 79199060 (ipc=91.4) sim_rate=502 (inst/sec) elapsed = 1:19:45:37 / Mon Apr 16 07:08:30 2018
GPGPU-Sim uArch: cycles simulated: 867000  inst.: 79232165 (ipc=91.4) sim_rate=502 (inst/sec) elapsed = 1:19:48:48 / Mon Apr 16 07:11:41 2018
GPGPU-Sim uArch: cycles simulated: 867500  inst.: 79262908 (ipc=91.4) sim_rate=501 (inst/sec) elapsed = 1:19:51:58 / Mon Apr 16 07:14:51 2018
GPGPU-Sim PTX: 80000000 instructions simulated : ctaid=(5,4,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 868000  inst.: 79293651 (ipc=91.4) sim_rate=501 (inst/sec) elapsed = 1:19:55:08 / Mon Apr 16 07:18:01 2018
GPGPU-Sim uArch: cycles simulated: 868500  inst.: 79322580 (ipc=91.3) sim_rate=501 (inst/sec) elapsed = 1:19:58:20 / Mon Apr 16 07:21:13 2018
GPGPU-Sim uArch: cycles simulated: 869000  inst.: 79353658 (ipc=91.3) sim_rate=500 (inst/sec) elapsed = 1:20:01:29 / Mon Apr 16 07:24:22 2018
GPGPU-Sim uArch: cycles simulated: 869500  inst.: 79386137 (ipc=91.3) sim_rate=500 (inst/sec) elapsed = 1:20:04:39 / Mon Apr 16 07:27:32 2018
GPGPU-Sim PTX: 80100000 instructions simulated : ctaid=(3,0,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 870000  inst.: 79418337 (ipc=91.3) sim_rate=499 (inst/sec) elapsed = 1:20:07:50 / Mon Apr 16 07:30:43 2018
GPGPU-Sim uArch: cycles simulated: 870500  inst.: 79446312 (ipc=91.3) sim_rate=499 (inst/sec) elapsed = 1:20:10:59 / Mon Apr 16 07:33:52 2018
GPGPU-Sim uArch: cycles simulated: 871000  inst.: 79476646 (ipc=91.2) sim_rate=499 (inst/sec) elapsed = 1:20:14:03 / Mon Apr 16 07:36:56 2018
GPGPU-Sim PTX: 80200000 instructions simulated : ctaid=(5,5,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 871500  inst.: 79505415 (ipc=91.2) sim_rate=498 (inst/sec) elapsed = 1:20:17:10 / Mon Apr 16 07:40:03 2018
GPGPU-Sim uArch: cycles simulated: 872000  inst.: 79535898 (ipc=91.2) sim_rate=498 (inst/sec) elapsed = 1:20:20:16 / Mon Apr 16 07:43:09 2018
GPGPU-Sim uArch: cycles simulated: 872500  inst.: 79566583 (ipc=91.2) sim_rate=497 (inst/sec) elapsed = 1:20:23:25 / Mon Apr 16 07:46:18 2018
GPGPU-Sim PTX: 80300000 instructions simulated : ctaid=(6,0,0) tid=(3,6,0)
GPGPU-Sim uArch: cycles simulated: 873000  inst.: 79600998 (ipc=91.2) sim_rate=497 (inst/sec) elapsed = 1:20:26:35 / Mon Apr 16 07:49:28 2018
GPGPU-Sim uArch: cycles simulated: 873500  inst.: 79630507 (ipc=91.2) sim_rate=497 (inst/sec) elapsed = 1:20:29:44 / Mon Apr 16 07:52:37 2018
GPGPU-Sim uArch: cycles simulated: 874000  inst.: 79662457 (ipc=91.1) sim_rate=496 (inst/sec) elapsed = 1:20:32:53 / Mon Apr 16 07:55:46 2018
GPGPU-Sim PTX: 80400000 instructions simulated : ctaid=(6,5,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 874500  inst.: 79696213 (ipc=91.1) sim_rate=496 (inst/sec) elapsed = 1:20:36:04 / Mon Apr 16 07:58:57 2018
GPGPU-Sim uArch: cycles simulated: 875000  inst.: 79725081 (ipc=91.1) sim_rate=495 (inst/sec) elapsed = 1:20:39:15 / Mon Apr 16 08:02:08 2018
GPGPU-Sim uArch: cycles simulated: 875500  inst.: 79753642 (ipc=91.1) sim_rate=495 (inst/sec) elapsed = 1:20:42:17 / Mon Apr 16 08:05:10 2018
GPGPU-Sim PTX: 80500000 instructions simulated : ctaid=(5,4,0) tid=(3,1,0)
GPGPU-Sim uArch: cycles simulated: 876000  inst.: 79783239 (ipc=91.1) sim_rate=495 (inst/sec) elapsed = 1:20:45:24 / Mon Apr 16 08:08:17 2018
GPGPU-Sim uArch: cycles simulated: 876500  inst.: 79808801 (ipc=91.1) sim_rate=494 (inst/sec) elapsed = 1:20:48:28 / Mon Apr 16 08:11:21 2018
GPGPU-Sim uArch: cycles simulated: 877000  inst.: 79837929 (ipc=91.0) sim_rate=494 (inst/sec) elapsed = 1:20:51:31 / Mon Apr 16 08:14:24 2018
GPGPU-Sim uArch: cycles simulated: 877500  inst.: 79867810 (ipc=91.0) sim_rate=494 (inst/sec) elapsed = 1:20:54:33 / Mon Apr 16 08:17:26 2018
GPGPU-Sim PTX: 80600000 instructions simulated : ctaid=(6,6,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 878000  inst.: 79897944 (ipc=91.0) sim_rate=493 (inst/sec) elapsed = 1:20:57:31 / Mon Apr 16 08:20:24 2018
GPGPU-Sim uArch: cycles simulated: 878500  inst.: 79930502 (ipc=91.0) sim_rate=493 (inst/sec) elapsed = 1:21:00:27 / Mon Apr 16 08:23:20 2018
GPGPU-Sim uArch: cycles simulated: 879000  inst.: 79956255 (ipc=91.0) sim_rate=492 (inst/sec) elapsed = 1:21:03:09 / Mon Apr 16 08:26:02 2018
GPGPU-Sim PTX: 80700000 instructions simulated : ctaid=(8,3,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 879500  inst.: 79988781 (ipc=90.9) sim_rate=492 (inst/sec) elapsed = 1:21:05:48 / Mon Apr 16 08:28:41 2018
GPGPU-Sim uArch: cycles simulated: 880000  inst.: 80020380 (ipc=90.9) sim_rate=492 (inst/sec) elapsed = 1:21:08:39 / Mon Apr 16 08:31:32 2018
GPGPU-Sim uArch: cycles simulated: 880500  inst.: 80048193 (ipc=90.9) sim_rate=492 (inst/sec) elapsed = 1:21:11:26 / Mon Apr 16 08:34:19 2018
GPGPU-Sim PTX: 80800000 instructions simulated : ctaid=(4,0,0) tid=(6,2,0)
GPGPU-Sim uArch: cycles simulated: 881000  inst.: 80088534 (ipc=90.9) sim_rate=491 (inst/sec) elapsed = 1:21:14:01 / Mon Apr 16 08:36:54 2018
GPGPU-Sim uArch: cycles simulated: 881500  inst.: 80122313 (ipc=90.9) sim_rate=491 (inst/sec) elapsed = 1:21:16:55 / Mon Apr 16 08:39:48 2018
GPGPU-Sim uArch: cycles simulated: 882000  inst.: 80156030 (ipc=90.9) sim_rate=491 (inst/sec) elapsed = 1:21:19:31 / Mon Apr 16 08:42:24 2018
GPGPU-Sim PTX: 80900000 instructions simulated : ctaid=(0,7,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 882500  inst.: 80185630 (ipc=90.9) sim_rate=490 (inst/sec) elapsed = 1:21:22:05 / Mon Apr 16 08:44:58 2018
GPGPU-Sim uArch: cycles simulated: 883000  inst.: 80213185 (ipc=90.8) sim_rate=490 (inst/sec) elapsed = 1:21:24:57 / Mon Apr 16 08:47:50 2018
GPGPU-Sim uArch: cycles simulated: 883500  inst.: 80250279 (ipc=90.8) sim_rate=490 (inst/sec) elapsed = 1:21:27:44 / Mon Apr 16 08:50:37 2018
GPGPU-Sim PTX: 81000000 instructions simulated : ctaid=(8,1,0) tid=(3,5,0)
GPGPU-Sim uArch: cycles simulated: 884000  inst.: 80280843 (ipc=90.8) sim_rate=490 (inst/sec) elapsed = 1:21:30:18 / Mon Apr 16 08:53:11 2018
GPGPU-Sim uArch: cycles simulated: 884500  inst.: 80310430 (ipc=90.8) sim_rate=489 (inst/sec) elapsed = 1:21:33:28 / Mon Apr 16 08:56:21 2018
GPGPU-Sim uArch: cycles simulated: 885000  inst.: 80339614 (ipc=90.8) sim_rate=489 (inst/sec) elapsed = 1:21:36:34 / Mon Apr 16 08:59:27 2018
GPGPU-Sim uArch: cycles simulated: 885500  inst.: 80368623 (ipc=90.8) sim_rate=488 (inst/sec) elapsed = 1:21:39:23 / Mon Apr 16 09:02:16 2018
GPGPU-Sim PTX: 81100000 instructions simulated : ctaid=(7,5,0) tid=(0,7,0)
GPGPU-Sim uArch: cycles simulated: 886000  inst.: 80400174 (ipc=90.7) sim_rate=488 (inst/sec) elapsed = 1:21:41:56 / Mon Apr 16 09:04:49 2018
GPGPU-Sim uArch: cycles simulated: 886500  inst.: 80434876 (ipc=90.7) sim_rate=488 (inst/sec) elapsed = 1:21:44:29 / Mon Apr 16 09:07:22 2018
GPGPU-Sim uArch: cycles simulated: 887000  inst.: 80463802 (ipc=90.7) sim_rate=488 (inst/sec) elapsed = 1:21:47:03 / Mon Apr 16 09:09:56 2018
GPGPU-Sim PTX: 81200000 instructions simulated : ctaid=(7,2,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 887500  inst.: 80496120 (ipc=90.7) sim_rate=487 (inst/sec) elapsed = 1:21:49:37 / Mon Apr 16 09:12:30 2018
GPGPU-Sim uArch: cycles simulated: 888000  inst.: 80529215 (ipc=90.7) sim_rate=487 (inst/sec) elapsed = 1:21:52:10 / Mon Apr 16 09:15:03 2018
GPGPU-Sim uArch: cycles simulated: 888500  inst.: 80562958 (ipc=90.7) sim_rate=487 (inst/sec) elapsed = 1:21:54:42 / Mon Apr 16 09:17:35 2018
GPGPU-Sim PTX: 81300000 instructions simulated : ctaid=(3,6,0) tid=(5,1,0)
GPGPU-Sim uArch: cycles simulated: 889000  inst.: 80593526 (ipc=90.7) sim_rate=487 (inst/sec) elapsed = 1:21:57:15 / Mon Apr 16 09:20:08 2018
GPGPU-Sim uArch: cycles simulated: 889500  inst.: 80619989 (ipc=90.6) sim_rate=486 (inst/sec) elapsed = 1:21:59:48 / Mon Apr 16 09:22:41 2018
GPGPU-Sim uArch: cycles simulated: 890000  inst.: 80648119 (ipc=90.6) sim_rate=486 (inst/sec) elapsed = 1:22:02:21 / Mon Apr 16 09:25:14 2018
GPGPU-Sim PTX: 81400000 instructions simulated : ctaid=(7,2,0) tid=(5,4,0)
GPGPU-Sim uArch: cycles simulated: 890500  inst.: 80676902 (ipc=90.6) sim_rate=486 (inst/sec) elapsed = 1:22:04:55 / Mon Apr 16 09:27:48 2018
GPGPU-Sim uArch: cycles simulated: 891000  inst.: 80711320 (ipc=90.6) sim_rate=486 (inst/sec) elapsed = 1:22:07:44 / Mon Apr 16 09:30:37 2018
GPGPU-Sim uArch: cycles simulated: 891500  inst.: 80741726 (ipc=90.6) sim_rate=485 (inst/sec) elapsed = 1:22:10:55 / Mon Apr 16 09:33:48 2018
GPGPU-Sim PTX: 81500000 instructions simulated : ctaid=(3,4,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 892000  inst.: 80773006 (ipc=90.6) sim_rate=485 (inst/sec) elapsed = 1:22:13:40 / Mon Apr 16 09:36:33 2018
GPGPU-Sim uArch: cycles simulated: 892500  inst.: 80806195 (ipc=90.5) sim_rate=485 (inst/sec) elapsed = 1:22:16:13 / Mon Apr 16 09:39:06 2018
GPGPU-Sim uArch: cycles simulated: 893000  inst.: 80836842 (ipc=90.5) sim_rate=484 (inst/sec) elapsed = 1:22:18:48 / Mon Apr 16 09:41:41 2018
GPGPU-Sim uArch: cycles simulated: 893500  inst.: 80862919 (ipc=90.5) sim_rate=484 (inst/sec) elapsed = 1:22:21:21 / Mon Apr 16 09:44:14 2018
GPGPU-Sim PTX: 81600000 instructions simulated : ctaid=(3,4,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 894000  inst.: 80888075 (ipc=90.5) sim_rate=484 (inst/sec) elapsed = 1:22:23:57 / Mon Apr 16 09:46:50 2018
GPGPU-Sim uArch: cycles simulated: 894500  inst.: 80917677 (ipc=90.5) sim_rate=483 (inst/sec) elapsed = 1:22:26:30 / Mon Apr 16 09:49:23 2018
GPGPU-Sim uArch: cycles simulated: 895000  inst.: 80949984 (ipc=90.4) sim_rate=483 (inst/sec) elapsed = 1:22:29:34 / Mon Apr 16 09:52:27 2018
GPGPU-Sim PTX: 81700000 instructions simulated : ctaid=(3,5,0) tid=(1,1,0)
GPGPU-Sim uArch: cycles simulated: 895500  inst.: 80979375 (ipc=90.4) sim_rate=483 (inst/sec) elapsed = 1:22:32:20 / Mon Apr 16 09:55:13 2018
GPGPU-Sim uArch: cycles simulated: 896000  inst.: 81008222 (ipc=90.4) sim_rate=483 (inst/sec) elapsed = 1:22:35:00 / Mon Apr 16 09:57:53 2018
GPGPU-Sim uArch: cycles simulated: 896500  inst.: 81039348 (ipc=90.4) sim_rate=482 (inst/sec) elapsed = 1:22:37:37 / Mon Apr 16 10:00:30 2018
GPGPU-Sim PTX: 81800000 instructions simulated : ctaid=(8,2,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 897000  inst.: 81070692 (ipc=90.4) sim_rate=482 (inst/sec) elapsed = 1:22:40:10 / Mon Apr 16 10:03:03 2018
GPGPU-Sim uArch: cycles simulated: 897500  inst.: 81102602 (ipc=90.4) sim_rate=482 (inst/sec) elapsed = 1:22:42:57 / Mon Apr 16 10:05:50 2018
GPGPU-Sim uArch: cycles simulated: 898000  inst.: 81136635 (ipc=90.4) sim_rate=481 (inst/sec) elapsed = 1:22:46:12 / Mon Apr 16 10:09:05 2018
GPGPU-Sim PTX: 81900000 instructions simulated : ctaid=(3,5,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 898500  inst.: 81172274 (ipc=90.3) sim_rate=481 (inst/sec) elapsed = 1:22:49:28 / Mon Apr 16 10:12:21 2018
GPGPU-Sim uArch: cycles simulated: 899000  inst.: 81202666 (ipc=90.3) sim_rate=481 (inst/sec) elapsed = 1:22:52:42 / Mon Apr 16 10:15:35 2018
GPGPU-Sim uArch: cycles simulated: 899500  inst.: 81233003 (ipc=90.3) sim_rate=480 (inst/sec) elapsed = 1:22:55:36 / Mon Apr 16 10:18:29 2018
GPGPU-Sim PTX: 82000000 instructions simulated : ctaid=(2,6,0) tid=(3,7,0)
GPGPU-Sim uArch: cycles simulated: 900000  inst.: 81269296 (ipc=90.3) sim_rate=480 (inst/sec) elapsed = 1:22:58:35 / Mon Apr 16 10:21:28 2018
GPGPU-Sim uArch: cycles simulated: 900500  inst.: 81301134 (ipc=90.3) sim_rate=480 (inst/sec) elapsed = 1:23:01:52 / Mon Apr 16 10:24:45 2018
GPGPU-Sim uArch: cycles simulated: 901000  inst.: 81336087 (ipc=90.3) sim_rate=479 (inst/sec) elapsed = 1:23:05:09 / Mon Apr 16 10:28:02 2018
GPGPU-Sim PTX: 82100000 instructions simulated : ctaid=(6,0,0) tid=(1,5,0)
GPGPU-Sim uArch: cycles simulated: 901500  inst.: 81370159 (ipc=90.3) sim_rate=479 (inst/sec) elapsed = 1:23:08:24 / Mon Apr 16 10:31:17 2018
GPGPU-Sim uArch: cycles simulated: 902000  inst.: 81398053 (ipc=90.2) sim_rate=479 (inst/sec) elapsed = 1:23:11:21 / Mon Apr 16 10:34:14 2018
GPGPU-Sim uArch: cycles simulated: 902500  inst.: 81430202 (ipc=90.2) sim_rate=478 (inst/sec) elapsed = 1:23:14:20 / Mon Apr 16 10:37:13 2018
GPGPU-Sim PTX: 82200000 instructions simulated : ctaid=(8,5,0) tid=(0,1,0)
GPGPU-Sim uArch: cycles simulated: 903000  inst.: 81459223 (ipc=90.2) sim_rate=478 (inst/sec) elapsed = 1:23:16:58 / Mon Apr 16 10:39:51 2018
GPGPU-Sim uArch: cycles simulated: 903500  inst.: 81488734 (ipc=90.2) sim_rate=478 (inst/sec) elapsed = 1:23:19:32 / Mon Apr 16 10:42:25 2018
GPGPU-Sim uArch: cycles simulated: 904000  inst.: 81520778 (ipc=90.2) sim_rate=478 (inst/sec) elapsed = 1:23:22:06 / Mon Apr 16 10:44:59 2018
GPGPU-Sim uArch: cycles simulated: 904500  inst.: 81552812 (ipc=90.2) sim_rate=477 (inst/sec) elapsed = 1:23:24:40 / Mon Apr 16 10:47:33 2018
GPGPU-Sim PTX: 82300000 instructions simulated : ctaid=(1,2,0) tid=(2,6,0)
GPGPU-Sim uArch: cycles simulated: 905000  inst.: 81580165 (ipc=90.1) sim_rate=477 (inst/sec) elapsed = 1:23:27:15 / Mon Apr 16 10:50:08 2018
GPGPU-Sim uArch: cycles simulated: 905500  inst.: 81606931 (ipc=90.1) sim_rate=477 (inst/sec) elapsed = 1:23:29:47 / Mon Apr 16 10:52:40 2018
GPGPU-Sim uArch: cycles simulated: 906000  inst.: 81643639 (ipc=90.1) sim_rate=477 (inst/sec) elapsed = 1:23:32:18 / Mon Apr 16 10:55:11 2018
GPGPU-Sim PTX: 82400000 instructions simulated : ctaid=(5,1,0) tid=(5,7,0)
GPGPU-Sim uArch: cycles simulated: 906500  inst.: 81674862 (ipc=90.1) sim_rate=476 (inst/sec) elapsed = 1:23:34:50 / Mon Apr 16 10:57:43 2018
GPGPU-Sim uArch: cycles simulated: 907000  inst.: 81704133 (ipc=90.1) sim_rate=476 (inst/sec) elapsed = 1:23:37:26 / Mon Apr 16 11:00:19 2018
GPGPU-Sim uArch: cycles simulated: 907500  inst.: 81737626 (ipc=90.1) sim_rate=476 (inst/sec) elapsed = 1:23:40:23 / Mon Apr 16 11:03:16 2018
GPGPU-Sim PTX: 82500000 instructions simulated : ctaid=(1,1,0) tid=(4,3,0)
GPGPU-Sim uArch: cycles simulated: 908000  inst.: 81765836 (ipc=90.1) sim_rate=475 (inst/sec) elapsed = 1:23:43:27 / Mon Apr 16 11:06:20 2018
GPGPU-Sim uArch: cycles simulated: 908500  inst.: 81796767 (ipc=90.0) sim_rate=475 (inst/sec) elapsed = 1:23:46:42 / Mon Apr 16 11:09:35 2018
GPGPU-Sim uArch: cycles simulated: 909000  inst.: 81834033 (ipc=90.0) sim_rate=475 (inst/sec) elapsed = 1:23:49:38 / Mon Apr 16 11:12:31 2018
GPGPU-Sim PTX: 82600000 instructions simulated : ctaid=(1,3,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 909500  inst.: 81867858 (ipc=90.0) sim_rate=474 (inst/sec) elapsed = 1:23:52:34 / Mon Apr 16 11:15:27 2018
GPGPU-Sim uArch: cycles simulated: 910000  inst.: 81895757 (ipc=90.0) sim_rate=474 (inst/sec) elapsed = 1:23:55:15 / Mon Apr 16 11:18:08 2018
GPGPU-Sim uArch: cycles simulated: 910500  inst.: 81929001 (ipc=90.0) sim_rate=474 (inst/sec) elapsed = 1:23:57:46 / Mon Apr 16 11:20:39 2018
GPGPU-Sim PTX: 82700000 instructions simulated : ctaid=(2,4,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 911000  inst.: 81961107 (ipc=90.0) sim_rate=474 (inst/sec) elapsed = 2:0:00:18 / Mon Apr 16 11:23:11 2018
GPGPU-Sim uArch: cycles simulated: 911500  inst.: 81993703 (ipc=90.0) sim_rate=474 (inst/sec) elapsed = 2:0:02:50 / Mon Apr 16 11:25:43 2018
GPGPU-Sim uArch: cycles simulated: 912000  inst.: 82021310 (ipc=89.9) sim_rate=473 (inst/sec) elapsed = 2:0:05:21 / Mon Apr 16 11:28:14 2018
GPGPU-Sim PTX: 82800000 instructions simulated : ctaid=(3,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 912500  inst.: 82049383 (ipc=89.9) sim_rate=473 (inst/sec) elapsed = 2:0:07:54 / Mon Apr 16 11:30:47 2018
GPGPU-Sim uArch: cycles simulated: 913000  inst.: 82078194 (ipc=89.9) sim_rate=473 (inst/sec) elapsed = 2:0:10:26 / Mon Apr 16 11:33:19 2018
GPGPU-Sim uArch: cycles simulated: 913500  inst.: 82109894 (ipc=89.9) sim_rate=473 (inst/sec) elapsed = 2:0:12:59 / Mon Apr 16 11:35:52 2018
GPGPU-Sim uArch: cycles simulated: 914000  inst.: 82142802 (ipc=89.9) sim_rate=472 (inst/sec) elapsed = 2:0:15:31 / Mon Apr 16 11:38:24 2018
GPGPU-Sim PTX: 82900000 instructions simulated : ctaid=(6,7,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 914500  inst.: 82169090 (ipc=89.9) sim_rate=472 (inst/sec) elapsed = 2:0:18:03 / Mon Apr 16 11:40:56 2018
GPGPU-Sim uArch: cycles simulated: 915000  inst.: 82197791 (ipc=89.8) sim_rate=472 (inst/sec) elapsed = 2:0:20:36 / Mon Apr 16 11:43:29 2018
GPGPU-Sim uArch: cycles simulated: 915500  inst.: 82222637 (ipc=89.8) sim_rate=472 (inst/sec) elapsed = 2:0:23:10 / Mon Apr 16 11:46:03 2018
GPGPU-Sim PTX: 83000000 instructions simulated : ctaid=(0,6,0) tid=(3,4,0)
GPGPU-Sim uArch: cycles simulated: 916000  inst.: 82250874 (ipc=89.8) sim_rate=471 (inst/sec) elapsed = 2:0:25:42 / Mon Apr 16 11:48:35 2018
GPGPU-Sim uArch: cycles simulated: 916500  inst.: 82281367 (ipc=89.8) sim_rate=471 (inst/sec) elapsed = 2:0:28:14 / Mon Apr 16 11:51:07 2018
GPGPU-Sim uArch: cycles simulated: 917000  inst.: 82317088 (ipc=89.8) sim_rate=471 (inst/sec) elapsed = 2:0:30:48 / Mon Apr 16 11:53:41 2018
GPGPU-Sim PTX: 83100000 instructions simulated : ctaid=(0,0,0) tid=(2,2,0)
GPGPU-Sim uArch: cycles simulated: 917500  inst.: 82354429 (ipc=89.8) sim_rate=471 (inst/sec) elapsed = 2:0:33:20 / Mon Apr 16 11:56:13 2018
GPGPU-Sim uArch: cycles simulated: 918000  inst.: 82383505 (ipc=89.7) sim_rate=470 (inst/sec) elapsed = 2:0:35:53 / Mon Apr 16 11:58:46 2018
GPGPU-Sim uArch: cycles simulated: 918500  inst.: 82415700 (ipc=89.7) sim_rate=470 (inst/sec) elapsed = 2:0:38:26 / Mon Apr 16 12:01:19 2018
GPGPU-Sim PTX: 83200000 instructions simulated : ctaid=(5,1,0) tid=(4,4,0)
GPGPU-Sim uArch: cycles simulated: 919000  inst.: 82441620 (ipc=89.7) sim_rate=470 (inst/sec) elapsed = 2:0:40:59 / Mon Apr 16 12:03:52 2018
GPGPU-Sim uArch: cycles simulated: 919500  inst.: 82471920 (ipc=89.7) sim_rate=470 (inst/sec) elapsed = 2:0:43:31 / Mon Apr 16 12:06:24 2018
GPGPU-Sim uArch: cycles simulated: 920000  inst.: 82506483 (ipc=89.7) sim_rate=469 (inst/sec) elapsed = 2:0:46:04 / Mon Apr 16 12:08:57 2018
GPGPU-Sim PTX: 83300000 instructions simulated : ctaid=(7,2,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 920500  inst.: 82542062 (ipc=89.7) sim_rate=469 (inst/sec) elapsed = 2:0:48:37 / Mon Apr 16 12:11:30 2018
GPGPU-Sim uArch: cycles simulated: 921000  inst.: 82575203 (ipc=89.7) sim_rate=469 (inst/sec) elapsed = 2:0:51:10 / Mon Apr 16 12:14:03 2018
GPGPU-Sim uArch: cycles simulated: 921500  inst.: 82606498 (ipc=89.6) sim_rate=469 (inst/sec) elapsed = 2:0:53:49 / Mon Apr 16 12:16:42 2018
