
*** Running vivado
    with args -log design_1_FBTA64_theta_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_FBTA64_theta_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_FBTA64_theta_0_0.tcl -notrace
Command: synth_design -top design_1_FBTA64_theta_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15400 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1351.570 ; gain = 81.887 ; free physical = 15057 ; free virtual = 29797
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_FBTA64_theta_0_0' [/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/ip/design_1_FBTA64_theta_0_0/synth/design_1_FBTA64_theta_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'FBTA64_theta' [/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/ipshared/5e82/hdl/verilog/FBTA64_theta.v:12]
	Parameter ap_ST_fsm_state1 bound to: 19'b0000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 19'b0000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 19'b0000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 19'b0000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 19'b0000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 19'b0000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 19'b0000000000001000000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 19'b0000000000010000000 
	Parameter ap_ST_fsm_state11 bound to: 19'b0000000000100000000 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 19'b0000000001000000000 
	Parameter ap_ST_fsm_state15 bound to: 19'b0000000010000000000 
	Parameter ap_ST_fsm_state16 bound to: 19'b0000000100000000000 
	Parameter ap_ST_fsm_state17 bound to: 19'b0000001000000000000 
	Parameter ap_ST_fsm_state18 bound to: 19'b0000010000000000000 
	Parameter ap_ST_fsm_state19 bound to: 19'b0000100000000000000 
	Parameter ap_ST_fsm_state20 bound to: 19'b0001000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 19'b0010000000000000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 19'b0100000000000000000 
	Parameter ap_ST_fsm_pp2_stage1 bound to: 19'b1000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/ipshared/5e82/hdl/verilog/FBTA64_theta.v:80]
INFO: [Synth 8-6157] synthesizing module 'FBTA64_theta_buddbkb' [/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/ipshared/5e82/hdl/verilog/FBTA64_theta_buddbkb.v:69]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FBTA64_theta_buddbkb_ram' [/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/ipshared/5e82/hdl/verilog/FBTA64_theta_buddbkb.v:9]
	Parameter DWIDTH bound to: 64 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/ipshared/5e82/hdl/verilog/FBTA64_theta_buddbkb.v:27]
INFO: [Synth 8-3876] $readmem data file './FBTA64_theta_buddbkb_ram.dat' is read successfully [/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/ipshared/5e82/hdl/verilog/FBTA64_theta_buddbkb.v:30]
INFO: [Synth 8-6155] done synthesizing module 'FBTA64_theta_buddbkb_ram' (1#1) [/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/ipshared/5e82/hdl/verilog/FBTA64_theta_buddbkb.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FBTA64_theta_buddbkb' (2#1) [/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/ipshared/5e82/hdl/verilog/FBTA64_theta_buddbkb.v:69]
INFO: [Synth 8-6157] synthesizing module 'FBTA64_theta_buddcud' [/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/ipshared/5e82/hdl/verilog/FBTA64_theta_buddcud.v:69]
	Parameter DataWidth bound to: 64 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FBTA64_theta_buddcud_ram' [/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/ipshared/5e82/hdl/verilog/FBTA64_theta_buddcud.v:9]
	Parameter DWIDTH bound to: 64 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
	Parameter MEM_SIZE bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/ipshared/5e82/hdl/verilog/FBTA64_theta_buddcud.v:27]
INFO: [Synth 8-3876] $readmem data file './FBTA64_theta_buddcud_ram.dat' is read successfully [/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/ipshared/5e82/hdl/verilog/FBTA64_theta_buddcud.v:30]
INFO: [Synth 8-6155] done synthesizing module 'FBTA64_theta_buddcud_ram' (3#1) [/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/ipshared/5e82/hdl/verilog/FBTA64_theta_buddcud.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FBTA64_theta_buddcud' (4#1) [/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/ipshared/5e82/hdl/verilog/FBTA64_theta_buddcud.v:69]
INFO: [Synth 8-6157] synthesizing module 'FBTA64_theta_addrdEe' [/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/ipshared/5e82/hdl/verilog/FBTA64_theta_addrdEe.v:49]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FBTA64_theta_addrdEe_ram' [/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/ipshared/5e82/hdl/verilog/FBTA64_theta_addrdEe.v:9]
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/ipshared/5e82/hdl/verilog/FBTA64_theta_addrdEe.v:22]
INFO: [Synth 8-3876] $readmem data file './FBTA64_theta_addrdEe_ram.dat' is read successfully [/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/ipshared/5e82/hdl/verilog/FBTA64_theta_addrdEe.v:25]
INFO: [Synth 8-6155] done synthesizing module 'FBTA64_theta_addrdEe_ram' (5#1) [/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/ipshared/5e82/hdl/verilog/FBTA64_theta_addrdEe.v:9]
INFO: [Synth 8-6155] done synthesizing module 'FBTA64_theta_addrdEe' (6#1) [/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/ipshared/5e82/hdl/verilog/FBTA64_theta_addrdEe.v:49]
INFO: [Synth 8-6157] synthesizing module 'FBTA64_theta_mux_eOg' [/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/ipshared/5e82/hdl/verilog/FBTA64_theta_mux_eOg.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter din2_WIDTH bound to: 64 - type: integer 
	Parameter din3_WIDTH bound to: 64 - type: integer 
	Parameter din4_WIDTH bound to: 64 - type: integer 
	Parameter din5_WIDTH bound to: 64 - type: integer 
	Parameter din6_WIDTH bound to: 64 - type: integer 
	Parameter din7_WIDTH bound to: 64 - type: integer 
	Parameter din8_WIDTH bound to: 64 - type: integer 
	Parameter din9_WIDTH bound to: 64 - type: integer 
	Parameter din10_WIDTH bound to: 64 - type: integer 
	Parameter din11_WIDTH bound to: 64 - type: integer 
	Parameter din12_WIDTH bound to: 64 - type: integer 
	Parameter din13_WIDTH bound to: 64 - type: integer 
	Parameter din14_WIDTH bound to: 64 - type: integer 
	Parameter din15_WIDTH bound to: 64 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FBTA64_theta_mux_eOg' (7#1) [/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/ipshared/5e82/hdl/verilog/FBTA64_theta_mux_eOg.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/ipshared/5e82/hdl/verilog/FBTA64_theta.v:1858]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/ipshared/5e82/hdl/verilog/FBTA64_theta.v:1860]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/ipshared/5e82/hdl/verilog/FBTA64_theta.v:1862]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/ipshared/5e82/hdl/verilog/FBTA64_theta.v:1878]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/ipshared/5e82/hdl/verilog/FBTA64_theta.v:1882]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/ipshared/5e82/hdl/verilog/FBTA64_theta.v:1928]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/ipshared/5e82/hdl/verilog/FBTA64_theta.v:1930]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/ipshared/5e82/hdl/verilog/FBTA64_theta.v:1932]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/ipshared/5e82/hdl/verilog/FBTA64_theta.v:1934]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/ipshared/5e82/hdl/verilog/FBTA64_theta.v:1936]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/ipshared/5e82/hdl/verilog/FBTA64_theta.v:1938]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/ipshared/5e82/hdl/verilog/FBTA64_theta.v:1940]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/ipshared/5e82/hdl/verilog/FBTA64_theta.v:2013]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/ipshared/5e82/hdl/verilog/FBTA64_theta.v:2019]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/ipshared/5e82/hdl/verilog/FBTA64_theta.v:2043]
INFO: [Synth 8-6155] done synthesizing module 'FBTA64_theta' (8#1) [/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/ipshared/5e82/hdl/verilog/FBTA64_theta.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_FBTA64_theta_0_0' (9#1) [/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/ip/design_1_FBTA64_theta_0_0/synth/design_1_FBTA64_theta_0_0.v:58]
WARNING: [Synth 8-3331] design FBTA64_theta_addrdEe has unconnected port reset
WARNING: [Synth 8-3331] design FBTA64_theta_buddcud has unconnected port reset
WARNING: [Synth 8-3331] design FBTA64_theta_buddbkb has unconnected port reset
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_size[31]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_size[30]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_size[29]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_size[28]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_size[27]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_size[26]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_size[25]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_size[24]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_size[23]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_size[22]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_size[21]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_size[20]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_size[19]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_size[18]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_size[17]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_size[16]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_size[15]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_size[14]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_size[13]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_size[12]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_size[11]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_size[10]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_size[9]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_size[8]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_free_target[31]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_free_target[30]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_free_target[29]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_free_target[28]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_free_target[27]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_free_target[26]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_free_target[25]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_free_target[24]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_free_target[23]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_free_target[22]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_free_target[21]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_free_target[20]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_free_target[19]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_free_target[18]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_free_target[17]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_free_target[16]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_free_target[15]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_free_target[14]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_free_target[13]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_free_target[12]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_free_target[11]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_free_target[10]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_free_target[9]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_free_target[8]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1399.195 ; gain = 129.512 ; free physical = 15090 ; free virtual = 29830
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1399.195 ; gain = 129.512 ; free physical = 15070 ; free virtual = 29811
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1399.195 ; gain = 129.512 ; free physical = 15087 ; free virtual = 29828
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/ip/design_1_FBTA64_theta_0_0/constraints/FBTA64_theta_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/ip/design_1_FBTA64_theta_0_0/constraints/FBTA64_theta_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.runs/design_1_FBTA64_theta_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.runs/design_1_FBTA64_theta_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1766.422 ; gain = 0.000 ; free physical = 14771 ; free virtual = 29512
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:33 . Memory (MB): peak = 1766.422 ; gain = 496.738 ; free physical = 14872 ; free virtual = 29613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:33 . Memory (MB): peak = 1766.422 ; gain = 496.738 ; free physical = 14872 ; free virtual = 29613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  /home/tingyuan/Documents/SoSo/test64mau64/test64mau64.runs/design_1_FBTA64_theta_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:33 . Memory (MB): peak = 1766.422 ; gain = 496.738 ; free physical = 14873 ; free virtual = 29614
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'p_1_cast_reg_2281_reg[6:5]' into 'p_cast_reg_2273_reg[5:4]' [/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/ipshared/5e82/hdl/verilog/FBTA64_theta.v:2065]
INFO: [Synth 8-4471] merging register 'p_Repl2_3_fu_312_reg[0:0]' into 'p_Repl2_s_reg_2201_reg[0:0]' [/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/ipshared/5e82/hdl/verilog/FBTA64_theta.v:1900]
INFO: [Synth 8-4471] merging register 'p_Repl2_4_fu_316_reg[7:7]' into 'p_Repl2_s_reg_2201_reg[0:0]' [/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/ipshared/5e82/hdl/verilog/FBTA64_theta.v:1872]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_02146_0_in_reg_595_reg' and it is trimmed from '64' to '2' bits. [/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/ipshared/5e82/hdl/verilog/FBTA64_theta.v:751]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex6_reg_2129_pp0_iter1_reg_reg' and it is trimmed from '7' to '2' bits. [/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/ipshared/5e82/hdl/verilog/FBTA64_theta.v:1004]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex6_reg_2129_reg' and it is trimmed from '7' to '2' bits. [/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/ipshared/5e82/hdl/verilog/FBTA64_theta.v:1049]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex9_reg_2185_pp1_iter1_reg_reg' and it is trimmed from '7' to '2' bits. [/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/ipshared/5e82/hdl/verilog/FBTA64_theta.v:1063]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex9_reg_2185_reg' and it is trimmed from '7' to '2' bits. [/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/ipshared/5e82/hdl/verilog/FBTA64_theta.v:1056]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex2_reg_2078_reg' and it is trimmed from '3' to '2' bits. [/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/ipshared/5e82/hdl/verilog/FBTA64_theta.v:950]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex_reg_2358_pp2_iter1_reg_reg' and it is trimmed from '7' to '2' bits. [/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/ipshared/5e82/hdl/verilog/FBTA64_theta.v:1013]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex_reg_2358_reg' and it is trimmed from '7' to '2' bits. [/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/ipshared/5e82/hdl/verilog/FBTA64_theta.v:1072]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex10_reg_2383_reg' and it is trimmed from '7' to '2' bits. [/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/ipshared/5e82/hdl/verilog/FBTA64_theta.v:1034]
WARNING: [Synth 8-3936] Found unconnected internal register 'newIndex4_reg_2229_reg' and it is trimmed from '3' to '2' bits. [/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.srcs/sources_1/bd/design_1/ipshared/5e82/hdl/verilog/FBTA64_theta.v:1041]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_fu_949_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_2_fu_1102_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_1255_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_1750_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_36_fu_1607_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_37_fu_1613_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel_tmp_fu_970_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel_tmp9_fu_1002_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel_tmp7_fu_996_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel_tmp5_fu_990_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel_tmp3_fu_984_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel_tmp4_fu_1014_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel_tmp1_fu_1008_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_1_fu_955_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_50_fu_1788_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_19_fu_1587_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_20_fu_1597_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_949_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_2_fu_1102_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp1_fu_1255_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp_fu_1750_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_36_fu_1607_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_37_fu_1613_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel_tmp_fu_970_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel_tmp9_fu_1002_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel_tmp7_fu_996_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel_tmp5_fu_990_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel_tmp3_fu_984_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel_tmp4_fu_1014_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel_tmp1_fu_1008_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_1_fu_955_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_50_fu_1788_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_19_fu_1587_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_20_fu_1597_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_02130_5_in_reg_576" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_2_reg_748" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_4_reg_889" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "newSel_cast_cast_fu_1020_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "newSel_fu_1034_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "newSel1_fu_1048_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_Result_3_reg_2160" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:33 . Memory (MB): peak = 1766.422 ; gain = 496.738 ; free physical = 14862 ; free virtual = 29603
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   3 Input     64 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 9     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 3     
+---XORs : 
	   2 Input     64 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 11    
	               19 Bit    Registers := 1     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 17    
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 7     
	                2 Bit    Registers := 11    
	                1 Bit    Registers := 28    
+---RAMs : 
	              256 Bit         RAMs := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 40    
	   2 Input     19 Bit        Muxes := 1     
	   3 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 18    
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	  15 Input      6 Bit        Muxes := 1     
	  19 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	  17 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	  15 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 36    
	  18 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module FBTA64_theta_buddbkb_ram 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module FBTA64_theta_buddcud_ram 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module FBTA64_theta_addrdEe_ram 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module FBTA64_theta_mux_eOg 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     64 Bit        Muxes := 15    
Module FBTA64_theta 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 1     
	   3 Input     64 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 9     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 3     
+---XORs : 
	   2 Input     64 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               64 Bit    Registers := 7     
	               19 Bit    Registers := 1     
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 17    
	                7 Bit    Registers := 4     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 6     
	                2 Bit    Registers := 11    
	                1 Bit    Registers := 28    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 10    
	   2 Input     19 Bit        Muxes := 1     
	   3 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   3 Input     11 Bit        Muxes := 1     
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 18    
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	  15 Input      6 Bit        Muxes := 1     
	  19 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	  17 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	  15 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 36    
	  18 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "data91" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_fu_949_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_2_fu_1102_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_1_fu_955_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel_tmp3_fu_984_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel_tmp5_fu_990_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel_tmp_fu_970_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel_tmp4_fu_1014_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel_tmp9_fu_1002_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel_tmp1_fu_1008_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "sel_tmp7_fu_996_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_19_fu_1587_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_37_fu_1613_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_20_fu_1597_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_50_fu_1788_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_36_fu_1607_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_size[31]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_size[30]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_size[29]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_size[28]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_size[27]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_size[26]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_size[25]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_size[24]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_size[23]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_size[22]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_size[21]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_size[20]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_size[19]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_size[18]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_size[17]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_size[16]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_size[15]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_size[14]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_size[13]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_size[12]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_size[11]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_size[10]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_size[9]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_size[8]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_free_target[31]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_free_target[30]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_free_target[29]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_free_target[28]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_free_target[27]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_free_target[26]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_free_target[25]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_free_target[24]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_free_target[23]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_free_target[22]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_free_target[21]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_free_target[20]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_free_target[19]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_free_target[18]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_free_target[17]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_free_target[16]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_free_target[15]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_free_target[14]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_free_target[13]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_free_target[12]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_free_target[11]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_free_target[10]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_free_target[9]
WARNING: [Synth 8-3331] design FBTA64_theta has unconnected port alloc_free_target[8]
INFO: [Synth 8-3971] The signal buddy_tree_V_1_U/FBTA64_theta_buddbkb_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal buddy_tree_V_0_U/FBTA64_theta_buddcud_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\p_Result_3_reg_2160_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\p_Result_3_reg_2160_reg[0] )
INFO: [Synth 8-3886] merging instance 'inst/p_Repl2_s_reg_2201_reg[0]' (FD) to 'inst/ans_V_2_reg_2094_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_39_reg_2073_reg[0]' (FDE) to 'inst/addr_layer_map_V_loa_reg_2061_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/newIndex4_reg_2229_reg[0]' (FDE) to 'inst/now1_V_5_reg_2217_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/newIndex4_reg_2229_reg[1]' (FDE) to 'inst/now1_V_5_reg_2217_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/newIndex2_reg_2078_reg[0]' (FDE) to 'inst/addr_layer_map_V_loa_reg_2061_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/newIndex2_reg_2078_reg[1]' (FDE) to 'inst/addr_layer_map_V_loa_reg_2061_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/tmp_21_reg_2224_reg[0]' (FDE) to 'inst/now1_V_5_reg_2217_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/ans_V_2_reg_2094_reg[7]' (FD) to 'inst/ans_V_2_reg_2094_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ans_V_2_reg_2094_reg[6]' (FD) to 'inst/ans_V_2_reg_2094_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/ans_V_2_reg_2094_reg[4]' (FD) to 'inst/ans_V_2_reg_2094_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/ans_V_2_reg_2094_reg[5]' (FD) to 'inst/p_cast_reg_2273_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\p_2_reg_748_reg[4] )
INFO: [Synth 8-3886] merging instance 'inst/p_cast_reg_2273_reg[5]' (FD) to 'inst/p_cast_reg_2273_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\p_cast_reg_2273_reg[4] )
INFO: [Synth 8-3886] merging instance 'inst/p_Val2_5_reg_878_reg[8]' (FDE) to 'inst/p_Val2_6_cast_reg_2301_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/p_Val2_5_reg_878_reg[0]' (FDE) to 'inst/p_Val2_6_cast_reg_2301_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/p_Val2_5_reg_878_reg[1]' (FDE) to 'inst/p_Val2_6_cast_reg_2301_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/p_Val2_5_reg_878_reg[2]' (FDE) to 'inst/p_Val2_6_cast_reg_2301_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/p_Val2_5_reg_878_reg[3]' (FDE) to 'inst/p_Val2_6_cast_reg_2301_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/p_Val2_5_reg_878_reg[4]' (FDE) to 'inst/p_Val2_6_cast_reg_2301_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/p_Val2_5_reg_878_reg[5]' (FDE) to 'inst/p_Val2_6_cast_reg_2301_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/p_Val2_5_reg_878_reg[6]' (FDE) to 'inst/p_Val2_6_cast_reg_2301_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/p_Val2_5_reg_878_reg[7]' (FDE) to 'inst/p_Val2_6_cast_reg_2301_reg[7]'
WARNING: [Synth 8-3332] Sequential element (p_2_reg_748_reg[4]) is unused and will be removed from module FBTA64_theta.
WARNING: [Synth 8-3332] Sequential element (ap_reg_ioackin_alloc_addr_ap_ack_reg) is unused and will be removed from module FBTA64_theta.
WARNING: [Synth 8-3332] Sequential element (p_02126_3_in_reg_614_reg[7]) is unused and will be removed from module FBTA64_theta.
WARNING: [Synth 8-3332] Sequential element (p_02130_5_in_reg_576_reg[0]) is unused and will be removed from module FBTA64_theta.
WARNING: [Synth 8-3332] Sequential element (p_Result_3_reg_2160_reg[7]) is unused and will be removed from module FBTA64_theta.
WARNING: [Synth 8-3332] Sequential element (p_Result_3_reg_2160_reg[0]) is unused and will be removed from module FBTA64_theta.
WARNING: [Synth 8-3332] Sequential element (op2_assign_5_reg_624_reg[8]) is unused and will be removed from module FBTA64_theta.
WARNING: [Synth 8-3332] Sequential element (op2_assign_5_reg_624_reg[7]) is unused and will be removed from module FBTA64_theta.
WARNING: [Synth 8-3332] Sequential element (op2_assign_5_reg_624_reg[6]) is unused and will be removed from module FBTA64_theta.
WARNING: [Synth 8-3332] Sequential element (op2_assign_5_reg_624_reg[5]) is unused and will be removed from module FBTA64_theta.
WARNING: [Synth 8-3332] Sequential element (op2_assign_5_reg_624_reg[4]) is unused and will be removed from module FBTA64_theta.
WARNING: [Synth 8-3332] Sequential element (op2_assign_5_reg_624_reg[3]) is unused and will be removed from module FBTA64_theta.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\tmp_s_reg_2252_reg[0] )
WARNING: [Synth 8-3332] Sequential element (tmp_s_reg_2252_reg[0]) is unused and will be removed from module FBTA64_theta.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:42 . Memory (MB): peak = 1766.422 ; gain = 496.738 ; free physical = 14835 ; free virtual = 29580
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|FBTA64_theta_buddbkb_ram: | ram_reg    | 4 x 64(WRITE_FIRST)    | W | R | 4 x 64(WRITE_FIRST)    | W | R | Port A and B     | 0      | 2      | 
|FBTA64_theta_buddcud_ram: | ram_reg    | 4 x 64(WRITE_FIRST)    | W | R | 4 x 64(WRITE_FIRST)    | W | R | Port A and B     | 0      | 2      | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+-------------------------------------------------------+----------------+----------------------+----------------+
|Module Name | RTL Object                                            | Inference      | Size (Depth x Width) | Primitives     | 
+------------+-------------------------------------------------------+----------------+----------------------+----------------+
|inst        | addr_layer_map_V_U/FBTA64_theta_addrdEe_ram_U/ram_reg | User Attribute | 64 x 4               | RAM64X1S x 4   | 
+------------+-------------------------------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/i_0/buddy_tree_V_1_U/FBTA64_theta_buddbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_0/buddy_tree_V_1_U/FBTA64_theta_buddbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_0/buddy_tree_V_1_U/FBTA64_theta_buddbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_0/buddy_tree_V_1_U/FBTA64_theta_buddbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_1/buddy_tree_V_0_U/FBTA64_theta_buddcud_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_1/buddy_tree_V_0_U/FBTA64_theta_buddcud_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_1/buddy_tree_V_0_U/FBTA64_theta_buddcud_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_1/buddy_tree_V_0_U/FBTA64_theta_buddcud_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:52 . Memory (MB): peak = 1766.422 ; gain = 496.738 ; free physical = 14683 ; free virtual = 29428
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:58 . Memory (MB): peak = 1841.055 ; gain = 571.371 ; free physical = 14646 ; free virtual = 29392
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|FBTA64_theta_buddbkb_ram: | ram_reg    | 4 x 64(WRITE_FIRST)    | W | R | 4 x 64(WRITE_FIRST)    | W | R | Port A and B     | 0      | 2      | 
|FBTA64_theta_buddcud_ram: | ram_reg    | 4 x 64(WRITE_FIRST)    | W | R | 4 x 64(WRITE_FIRST)    | W | R | Port A and B     | 0      | 2      | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+------------+-------------------------------------------------------+----------------+----------------------+----------------+
|Module Name | RTL Object                                            | Inference      | Size (Depth x Width) | Primitives     | 
+------------+-------------------------------------------------------+----------------+----------------------+----------------+
|inst        | addr_layer_map_V_U/FBTA64_theta_addrdEe_ram_U/ram_reg | User Attribute | 64 x 4               | RAM64X1S x 4   | 
+------------+-------------------------------------------------------+----------------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/buddy_tree_V_1_U/FBTA64_theta_buddbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/buddy_tree_V_1_U/FBTA64_theta_buddbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/buddy_tree_V_1_U/FBTA64_theta_buddbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/buddy_tree_V_1_U/FBTA64_theta_buddbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/buddy_tree_V_0_U/FBTA64_theta_buddcud_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/buddy_tree_V_0_U/FBTA64_theta_buddcud_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/buddy_tree_V_0_U/FBTA64_theta_buddcud_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/buddy_tree_V_0_U/FBTA64_theta_buddcud_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:59 . Memory (MB): peak = 1841.055 ; gain = 571.371 ; free physical = 14641 ; free virtual = 29386
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:38 ; elapsed = 00:00:59 . Memory (MB): peak = 1841.055 ; gain = 571.371 ; free physical = 14640 ; free virtual = 29386
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:38 ; elapsed = 00:00:59 . Memory (MB): peak = 1841.055 ; gain = 571.371 ; free physical = 14640 ; free virtual = 29386
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:38 ; elapsed = 00:00:59 . Memory (MB): peak = 1841.055 ; gain = 571.371 ; free physical = 14640 ; free virtual = 29386
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:38 ; elapsed = 00:00:59 . Memory (MB): peak = 1841.055 ; gain = 571.371 ; free physical = 14640 ; free virtual = 29386
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:38 ; elapsed = 00:00:59 . Memory (MB): peak = 1841.055 ; gain = 571.371 ; free physical = 14640 ; free virtual = 29386
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:38 ; elapsed = 00:00:59 . Memory (MB): peak = 1841.055 ; gain = 571.371 ; free physical = 14640 ; free virtual = 29386
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    47|
|2     |LUT1       |     6|
|3     |LUT2       |   125|
|4     |LUT3       |   279|
|5     |LUT4       |   355|
|6     |LUT5       |   241|
|7     |LUT6       |   513|
|8     |MUXF7      |    49|
|9     |MUXF8      |     8|
|10    |RAM64X1S   |     4|
|11    |RAMB36E1   |     1|
|12    |RAMB36E1_1 |     1|
|13    |RAMB36E1_2 |     1|
|14    |RAMB36E1_3 |     1|
|15    |FDRE       |   719|
|16    |FDSE       |     3|
+------+-----------+------+

Report Instance Areas: 
+------+---------------------------------+-------------------------+------+
|      |Instance                         |Module                   |Cells |
+------+---------------------------------+-------------------------+------+
|1     |top                              |                         |  2353|
|2     |  inst                           |FBTA64_theta             |  2353|
|3     |    addr_layer_map_V_U           |FBTA64_theta_addrdEe     |    45|
|4     |      FBTA64_theta_addrdEe_ram_U |FBTA64_theta_addrdEe_ram |    45|
|5     |    buddy_tree_V_0_U             |FBTA64_theta_buddcud     |   627|
|6     |      FBTA64_theta_buddcud_ram_U |FBTA64_theta_buddcud_ram |   627|
|7     |    buddy_tree_V_1_U             |FBTA64_theta_buddbkb     |   210|
|8     |      FBTA64_theta_buddbkb_ram_U |FBTA64_theta_buddbkb_ram |   210|
+------+---------------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:38 ; elapsed = 00:00:59 . Memory (MB): peak = 1841.055 ; gain = 571.371 ; free physical = 14640 ; free virtual = 29386
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 71 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 1841.055 ; gain = 204.145 ; free physical = 14700 ; free virtual = 29445
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:01:00 . Memory (MB): peak = 1841.062 ; gain = 571.371 ; free physical = 14700 ; free virtual = 29445
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 112 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  RAM64X1S => RAM64X1S (RAMS64E): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
153 Infos, 137 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:41 ; elapsed = 00:01:01 . Memory (MB): peak = 1841.062 ; gain = 582.945 ; free physical = 14736 ; free virtual = 29481
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/tingyuan/Documents/SoSo/test64mau64/test64mau64.runs/design_1_FBTA64_theta_0_0_synth_1/design_1_FBTA64_theta_0_0.dcp' has been generated.
