#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Aug 30 01:45:05 2022
# Process ID: 2156
# Current directory: C:/Users/hikar/Desktop/lab4/project_lab_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7356 C:\Users\hikar\Desktop\lab4\project_lab_1\project_lab_1.xpr
# Log file: C:/Users/hikar/Desktop/lab4/project_lab_1/vivado.log
# Journal file: C:/Users/hikar/Desktop/lab4/project_lab_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/hikar/Desktop/lab4/project_lab_1/project_lab_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 682.508 ; gain = 97.602
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hikar/Desktop/lab4/project_lab_1/project_lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab6_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hikar/Desktop/lab4/project_lab_1/project_lab_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Lab6_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hikar/Desktop/lab4/project_lab_1/project_lab_1.srcs/sim_1/new/Lab6_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Lab6_TB'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hikar/Desktop/lab4/project_lab_1/project_lab_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a784f88ce0cb4cbfaf055013bfc244e2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Lab6_TB_behav xil_defaultlib.Lab6_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Lab_6 [lab_6_default]
Compiling architecture behavioral of entity xil_defaultlib.lab6_tb
Built simulation snapshot Lab6_TB_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/hikar/Desktop/lab4/project_lab_1/project_lab_1.sim/sim_1/behav/xsim/xsim.dir/Lab6_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Aug 30 02:00:04 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 749.531 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hikar/Desktop/lab4/project_lab_1/project_lab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Lab6_TB_behav -key {Behavioral:sim_1:Functional:Lab6_TB} -tclbatch {Lab6_TB.tcl} -view {C:/Users/hikar/Desktop/lab4/project_lab_1/Lab6_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/hikar/Desktop/lab4/project_lab_1/Lab6_TB_behav.wcfg
WARNING: Simulation object /Lab6_TB/Cin_s was not found in the design.
WARNING: Simulation object /Lab6_TB/S_s was not found in the design.
WARNING: Simulation object /Lab6_TB/S1_s was not found in the design.
WARNING: Simulation object /Lab6_TB/S2_s was not found in the design.
source Lab6_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 160 ns  Iteration: 10000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Lab6_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 785.461 ; gain = 35.930
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hikar/Desktop/lab4/project_lab_1/project_lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab6_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hikar/Desktop/lab4/project_lab_1/project_lab_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Lab6_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hikar/Desktop/lab4/project_lab_1/project_lab_1.srcs/sim_1/new/Lab6_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Lab6_TB'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hikar/Desktop/lab4/project_lab_1/project_lab_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a784f88ce0cb4cbfaf055013bfc244e2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Lab6_TB_behav xil_defaultlib.Lab6_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Lab_6 [lab_6_default]
Compiling architecture behavioral of entity xil_defaultlib.lab6_tb
Built simulation snapshot Lab6_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hikar/Desktop/lab4/project_lab_1/project_lab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Lab6_TB_behav -key {Behavioral:sim_1:Functional:Lab6_TB} -tclbatch {Lab6_TB.tcl} -view {C:/Users/hikar/Desktop/lab4/project_lab_1/Lab6_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/hikar/Desktop/lab4/project_lab_1/Lab6_TB_behav.wcfg
WARNING: Simulation object /Lab6_TB/Cin_s was not found in the design.
WARNING: Simulation object /Lab6_TB/S_s was not found in the design.
WARNING: Simulation object /Lab6_TB/S1_s was not found in the design.
WARNING: Simulation object /Lab6_TB/S2_s was not found in the design.
source Lab6_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Lab6_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: Lab_6
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 864.180 ; gain = 72.027
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Lab_6' [C:/Users/hikar/Desktop/lab4/project_lab_1/project_lab_1.srcs/sources_1/new/Lab_6.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'Lab_6' (1#1) [C:/Users/hikar/Desktop/lab4/project_lab_1/project_lab_1.srcs/sources_1/new/Lab_6.vhd:54]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 906.836 ; gain = 114.684
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 906.836 ; gain = 114.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 906.836 ; gain = 114.684
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/hikar/Desktop/lab4/project_lab_1/project_lab_1.srcs/constrs_1/new/constr.xdc]
WARNING: [Vivado 12-584] No ports matched 'A1'. [C:/Users/hikar/Desktop/lab4/project_lab_1/project_lab_1.srcs/constrs_1/new/constr.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hikar/Desktop/lab4/project_lab_1/project_lab_1.srcs/constrs_1/new/constr.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B1'. [C:/Users/hikar/Desktop/lab4/project_lab_1/project_lab_1.srcs/constrs_1/new/constr.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hikar/Desktop/lab4/project_lab_1/project_lab_1.srcs/constrs_1/new/constr.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Cin'. [C:/Users/hikar/Desktop/lab4/project_lab_1/project_lab_1.srcs/constrs_1/new/constr.xdc:5]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hikar/Desktop/lab4/project_lab_1/project_lab_1.srcs/constrs_1/new/constr.xdc:5]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'S2'. [C:/Users/hikar/Desktop/lab4/project_lab_1/project_lab_1.srcs/constrs_1/new/constr.xdc:6]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hikar/Desktop/lab4/project_lab_1/project_lab_1.srcs/constrs_1/new/constr.xdc:6]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'S1'. [C:/Users/hikar/Desktop/lab4/project_lab_1/project_lab_1.srcs/constrs_1/new/constr.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hikar/Desktop/lab4/project_lab_1/project_lab_1.srcs/constrs_1/new/constr.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'S'. [C:/Users/hikar/Desktop/lab4/project_lab_1/project_lab_1.srcs/constrs_1/new/constr.xdc:8]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hikar/Desktop/lab4/project_lab_1/project_lab_1.srcs/constrs_1/new/constr.xdc:8]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'A1'. [C:/Users/hikar/Desktop/lab4/project_lab_1/project_lab_1.srcs/constrs_1/new/constr.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hikar/Desktop/lab4/project_lab_1/project_lab_1.srcs/constrs_1/new/constr.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'B1'. [C:/Users/hikar/Desktop/lab4/project_lab_1/project_lab_1.srcs/constrs_1/new/constr.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hikar/Desktop/lab4/project_lab_1/project_lab_1.srcs/constrs_1/new/constr.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'Cin'. [C:/Users/hikar/Desktop/lab4/project_lab_1/project_lab_1.srcs/constrs_1/new/constr.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hikar/Desktop/lab4/project_lab_1/project_lab_1.srcs/constrs_1/new/constr.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'S2'. [C:/Users/hikar/Desktop/lab4/project_lab_1/project_lab_1.srcs/constrs_1/new/constr.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hikar/Desktop/lab4/project_lab_1/project_lab_1.srcs/constrs_1/new/constr.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'S1'. [C:/Users/hikar/Desktop/lab4/project_lab_1/project_lab_1.srcs/constrs_1/new/constr.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hikar/Desktop/lab4/project_lab_1/project_lab_1.srcs/constrs_1/new/constr.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'S'. [C:/Users/hikar/Desktop/lab4/project_lab_1/project_lab_1.srcs/constrs_1/new/constr.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/hikar/Desktop/lab4/project_lab_1/project_lab_1.srcs/constrs_1/new/constr.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/hikar/Desktop/lab4/project_lab_1/project_lab_1.srcs/constrs_1/new/constr.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1242.430 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1322.750 ; gain = 530.598
6 Infos, 12 Warnings, 12 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 1322.750 ; gain = 530.598
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hikar/Desktop/lab4/project_lab_1/project_lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab6_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hikar/Desktop/lab4/project_lab_1/project_lab_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Lab6_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hikar/Desktop/lab4/project_lab_1/project_lab_1.srcs/sim_1/new/Lab6_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Lab6_TB'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hikar/Desktop/lab4/project_lab_1/project_lab_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a784f88ce0cb4cbfaf055013bfc244e2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Lab6_TB_behav xil_defaultlib.Lab6_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Lab_6 [lab_6_default]
Compiling architecture behavioral of entity xil_defaultlib.lab6_tb
Built simulation snapshot Lab6_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hikar/Desktop/lab4/project_lab_1/project_lab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Lab6_TB_behav -key {Behavioral:sim_1:Functional:Lab6_TB} -tclbatch {Lab6_TB.tcl} -view {C:/Users/hikar/Desktop/lab4/project_lab_1/Lab6_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/hikar/Desktop/lab4/project_lab_1/Lab6_TB_behav.wcfg
WARNING: Simulation object /Lab6_TB/Cin_s was not found in the design.
WARNING: Simulation object /Lab6_TB/S_s was not found in the design.
WARNING: Simulation object /Lab6_TB/S1_s was not found in the design.
WARNING: Simulation object /Lab6_TB/S2_s was not found in the design.
source Lab6_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Lab6_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1386.086 ; gain = 0.914
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hikar/Desktop/lab4/project_lab_1/project_lab_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Lab6_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hikar/Desktop/lab4/project_lab_1/project_lab_1.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Lab6_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/hikar/Desktop/lab4/project_lab_1/project_lab_1.srcs/sim_1/new/Lab6_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Lab6_TB'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hikar/Desktop/lab4/project_lab_1/project_lab_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a784f88ce0cb4cbfaf055013bfc244e2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Lab6_TB_behav xil_defaultlib.Lab6_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Lab_6 [lab_6_default]
Compiling architecture behavioral of entity xil_defaultlib.lab6_tb
Built simulation snapshot Lab6_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/hikar/Desktop/lab4/project_lab_1/project_lab_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Lab6_TB_behav -key {Behavioral:sim_1:Functional:Lab6_TB} -tclbatch {Lab6_TB.tcl} -view {C:/Users/hikar/Desktop/lab4/project_lab_1/Lab6_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config C:/Users/hikar/Desktop/lab4/project_lab_1/Lab6_TB_behav.wcfg
WARNING: Simulation object /Lab6_TB/Cin_s was not found in the design.
WARNING: Simulation object /Lab6_TB/S_s was not found in the design.
WARNING: Simulation object /Lab6_TB/S1_s was not found in the design.
WARNING: Simulation object /Lab6_TB/S2_s was not found in the design.
source Lab6_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Lab6_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1386.523 ; gain = 0.000
save_wave_config {C:/Users/hikar/Desktop/lab4/project_lab_1/Lab6_TB_behav.wcfg}
save_wave_config {C:/Users/hikar/Desktop/lab4/project_lab_1/Lab6_TB_behav.wcfg}
save_wave_config {C:/Users/hikar/Desktop/lab4/project_lab_1/Lab6_TB_behav.wcfg}
save_wave_config {C:/Users/hikar/Desktop/lab4/project_lab_1/Lab6_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Aug 30 02:32:00 2022...
