INFO:sim:172 - Generating IP...
Resolving generics for 'mem48single'...
Applying external generics to 'mem48single'...
Delivering associated files for 'mem48single'...
Delivering EJava files for 'mem48single'...
Generating implementation netlist for 'mem48single'...
INFO:sim - Pre-processing HDL files for 'mem48single'...
Running synthesis for 'mem48single'
Running ngcbuild...
Writing VHO instantiation template for 'mem48single'...
Writing VHDL behavioral simulation model for 'mem48single'...
WARNING:sim - Overwriting existing file
   Z:/ProjetosSistemasDigitaisVHDL/projeto_MATRIX_multiplier/matrix_multiplier_s
   ingle_port_implementation/ipcore_dir/tmp/_cg/mem48single/doc/blk_mem_gen_v7_3
   _vinfo.html with file from view xilinx_documentation
Delivered 1 file into directory
Z:/ProjetosSistemasDigitaisVHDL/projeto_MATRIX_multiplier/matrix_multiplier_sing
le_port_implementation/ipcore_dir/tmp/_cg/mem48single
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'mem48single'...
Generating metadata file...
Generating ISE project file for 'mem48single'...
Generating ISE project...
XCO file found: mem48single.xco
XMDF file found: mem48single_xmdf.tcl
Adding
Z:/ProjetosSistemasDigitaisVHDL/projeto_MATRIX_multiplier/matrix_multiplier_sing
le_port_implementation/ipcore_dir/tmp/_cg/mem48single.asy -view all -origin_type
imported
Adding
Z:/ProjetosSistemasDigitaisVHDL/projeto_MATRIX_multiplier/matrix_multiplier_sing
le_port_implementation/ipcore_dir/tmp/_cg/mem48single.ngc -view all -origin_type
created
Checking file
"Z:/ProjetosSistemasDigitaisVHDL/projeto_MATRIX_multiplier/matrix_multiplier_sin
gle_port_implementation/ipcore_dir/tmp/_cg/mem48single.ngc" for project device
match ...
File
"Z:/ProjetosSistemasDigitaisVHDL/projeto_MATRIX_multiplier/matrix_multiplier_sin
gle_port_implementation/ipcore_dir/tmp/_cg/mem48single.ngc" device information
matches project device.
Adding
Z:/ProjetosSistemasDigitaisVHDL/projeto_MATRIX_multiplier/matrix_multiplier_sing
le_port_implementation/ipcore_dir/tmp/_cg/mem48single.sym -view all -origin_type
imported
Adding
Z:/ProjetosSistemasDigitaisVHDL/projeto_MATRIX_multiplier/matrix_multiplier_sing
le_port_implementation/ipcore_dir/tmp/_cg/mem48single.vhd -view all -origin_type
created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "Z:/ProjetosSistemasDigitaisVHDL/projeto_MATRIX_multiplier/matrix_multiplier_
   single_port_implementation/ipcore_dir/tmp/_cg/mem48single.vhd" into library
   work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
Z:/ProjetosSistemasDigitaisVHDL/projeto_MATRIX_multiplier/matrix_multiplier_sing
le_port_implementation/ipcore_dir/tmp/_cg/mem48single.vho -view all -origin_type
imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/mem48single"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'mem48single'.
