<profile>

<section name = "Vitis HLS Report for 'fft32_Pipeline_input_loop'" level="0">
<item name = "Date">Tue Jun 24 23:09:48 2025
</item>
<item name = "Version">2023.1 (Build 3854077 on May  4 2023)</item>
<item name = "Project">FFT_sol</item>
<item name = "Solution">no_opt (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z030-sbv485-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 5.799 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">34, 34, 0.340 us, 0.340 us, 34, 34, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- input_loop">32, 32, 2, 1, 1, 32, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 32, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 45, -</column>
<column name="Register">-, -, 15, -, -</column>
<specialColumn name="Available">530, 400, 157200, 78600, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln74_fu_96_p2">+, 0, 0, 14, 6, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln74_fu_90_p2">icmp, 0, 0, 14, 6, 7</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_2">9, 2, 6, 12</column>
<column name="i_fu_46">9, 2, 6, 12</column>
<column name="in_stream_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="i_2_reg_135">6, 0, 6, 0</column>
<column name="i_fu_46">6, 0, 6, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, fft32_Pipeline_input_loop, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, fft32_Pipeline_input_loop, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, fft32_Pipeline_input_loop, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, fft32_Pipeline_input_loop, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, fft32_Pipeline_input_loop, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, fft32_Pipeline_input_loop, return value</column>
<column name="in_stream_dout">in, 33, ap_fifo, in_stream, pointer</column>
<column name="in_stream_empty_n">in, 1, ap_fifo, in_stream, pointer</column>
<column name="in_stream_read">out, 1, ap_fifo, in_stream, pointer</column>
<column name="data_real_address0">out, 5, ap_memory, data_real, array</column>
<column name="data_real_ce0">out, 1, ap_memory, data_real, array</column>
<column name="data_real_we0">out, 1, ap_memory, data_real, array</column>
<column name="data_real_d0">out, 16, ap_memory, data_real, array</column>
<column name="data_imag_address0">out, 5, ap_memory, data_imag, array</column>
<column name="data_imag_ce0">out, 1, ap_memory, data_imag, array</column>
<column name="data_imag_we0">out, 1, ap_memory, data_imag, array</column>
<column name="data_imag_d0">out, 16, ap_memory, data_imag, array</column>
</table>
</item>
</section>
</profile>
