#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x25c0860 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x25bda60 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x25e9d30 .functor NOT 1, L_0x25ec1b0, C4<0>, C4<0>, C4<0>;
L_0x25ec030 .functor XOR 3, L_0x25ebd40, L_0x25ebf90, C4<000>, C4<000>;
L_0x25ec140 .functor XOR 3, L_0x25ec030, L_0x25ec0a0, C4<000>, C4<000>;
v0x25e8df0_0 .net *"_ivl_10", 2 0, L_0x25ec0a0;  1 drivers
v0x25e8ef0_0 .net *"_ivl_12", 2 0, L_0x25ec140;  1 drivers
v0x25e8fd0_0 .net *"_ivl_2", 2 0, L_0x25ebca0;  1 drivers
v0x25e9090_0 .net *"_ivl_4", 2 0, L_0x25ebd40;  1 drivers
v0x25e9170_0 .net *"_ivl_6", 2 0, L_0x25ebf90;  1 drivers
v0x25e92a0_0 .net *"_ivl_8", 2 0, L_0x25ec030;  1 drivers
v0x25e9380_0 .var "clk", 0 0;
v0x25e9420_0 .net "in", 3 0, v0x25e3340_0;  1 drivers
v0x25e94c0_0 .net "out_and_dut", 0 0, L_0x25ea030;  1 drivers
v0x25e95f0_0 .net "out_and_ref", 0 0, L_0x25e9e00;  1 drivers
v0x25e9690_0 .net "out_or_dut", 0 0, L_0x25ea110;  1 drivers
v0x25e9730_0 .net "out_or_ref", 0 0, L_0x25e9ea0;  1 drivers
v0x25e97d0_0 .net "out_xor_dut", 0 0, L_0x25ea1f0;  1 drivers
v0x25e9870_0 .net "out_xor_ref", 0 0, L_0x25e9f40;  1 drivers
v0x25e9910_0 .var/2u "stats1", 287 0;
v0x25e99b0_0 .var/2u "strobe", 0 0;
v0x25e9a50_0 .net "tb_match", 0 0, L_0x25ec1b0;  1 drivers
v0x25e9af0_0 .net "tb_mismatch", 0 0, L_0x25e9d30;  1 drivers
v0x25e9b90_0 .net "wavedrom_enable", 0 0, v0x25e3400_0;  1 drivers
v0x25e9c60_0 .net "wavedrom_title", 511 0, v0x25e34a0_0;  1 drivers
L_0x25ebca0 .concat [ 1 1 1 0], L_0x25e9f40, L_0x25e9ea0, L_0x25e9e00;
L_0x25ebd40 .concat [ 1 1 1 0], L_0x25e9f40, L_0x25e9ea0, L_0x25e9e00;
L_0x25ebf90 .concat [ 1 1 1 0], L_0x25ea1f0, L_0x25ea110, L_0x25ea030;
L_0x25ec0a0 .concat [ 1 1 1 0], L_0x25e9f40, L_0x25e9ea0, L_0x25e9e00;
L_0x25ec1b0 .cmp/eeq 3, L_0x25ebca0, L_0x25ec140;
S_0x2599e00 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x25bda60;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 1 "out_and";
    .port_info 2 /OUTPUT 1 "out_or";
    .port_info 3 /OUTPUT 1 "out_xor";
v0x25c1e20_0 .net "in", 3 0, v0x25e3340_0;  alias, 1 drivers
v0x25c1ec0_0 .net "out_and", 0 0, L_0x25e9e00;  alias, 1 drivers
v0x2596ba0_0 .net "out_or", 0 0, L_0x25e9ea0;  alias, 1 drivers
v0x2596dc0_0 .net "out_xor", 0 0, L_0x25e9f40;  alias, 1 drivers
L_0x25e9e00 .reduce/and v0x25e3340_0;
L_0x25e9ea0 .reduce/or v0x25e3340_0;
L_0x25e9f40 .reduce/xor v0x25e3340_0;
S_0x25e2a90 .scope module, "stim1" "stimulus_gen" 3 95, 3 18 0, S_0x25bda60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "in";
    .port_info 2 /OUTPUT 512 "wavedrom_title";
    .port_info 3 /OUTPUT 1 "wavedrom_enable";
v0x25e3280_0 .net "clk", 0 0, v0x25e9380_0;  1 drivers
v0x25e3340_0 .var "in", 3 0;
v0x25e3400_0 .var "wavedrom_enable", 0 0;
v0x25e34a0_0 .var "wavedrom_title", 511 0;
E_0x25a3bd0/0 .event negedge, v0x25e3280_0;
E_0x25a3bd0/1 .event posedge, v0x25e3280_0;
E_0x25a3bd0 .event/or E_0x25a3bd0/0, E_0x25a3bd0/1;
E_0x25a3e00 .event negedge, v0x25e3280_0;
E_0x25a4050 .event posedge, v0x25e3280_0;
S_0x25e2d80 .scope task, "wavedrom_start" "wavedrom_start" 3 30, 3 30 0, S_0x25e2a90;
 .timescale -12 -12;
v0x25e2f80_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x25e3080 .scope task, "wavedrom_stop" "wavedrom_stop" 3 33, 3 33 0, S_0x25e2a90;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x25e3610 .scope module, "top_module1" "top_module" 3 105, 4 1 0, S_0x25bda60;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 1 "out_and";
    .port_info 2 /OUTPUT 1 "out_or";
    .port_info 3 /OUTPUT 1 "out_xor";
L_0x25ea030 .functor BUFZ 1, L_0x25ea570, C4<0>, C4<0>, C4<0>;
L_0x25ea110 .functor BUFZ 1, L_0x25ead10, C4<0>, C4<0>, C4<0>;
L_0x25ea1f0 .functor BUFZ 1, L_0x25eb570, C4<0>, C4<0>, C4<0>;
v0x25e8500_0 .net "and_out", 0 0, L_0x25ea570;  1 drivers
v0x25e85f0_0 .net "in", 3 0, v0x25e3340_0;  alias, 1 drivers
v0x25e8700_0 .net "or_out", 0 0, L_0x25ead10;  1 drivers
v0x25e87f0_0 .net "out_and", 0 0, L_0x25ea030;  alias, 1 drivers
v0x25e8890_0 .net "out_or", 0 0, L_0x25ea110;  alias, 1 drivers
v0x25e89a0_0 .net "out_xor", 0 0, L_0x25ea1f0;  alias, 1 drivers
v0x25e8a60_0 .net "xor_out", 0 0, L_0x25eb570;  1 drivers
L_0x25ea7d0 .part v0x25e3340_0, 0, 1;
L_0x25ea890 .part v0x25e3340_0, 1, 1;
L_0x25eaa40 .part v0x25e3340_0, 2, 1;
L_0x25eaae0 .part v0x25e3340_0, 3, 1;
L_0x25eaee0 .part v0x25e3340_0, 0, 1;
L_0x25eaf80 .part v0x25e3340_0, 1, 1;
L_0x25eb060 .part v0x25e3340_0, 2, 1;
L_0x25eb100 .part v0x25e3340_0, 3, 1;
L_0x25eb740 .part v0x25e3340_0, 0, 1;
L_0x25eb7e0 .part v0x25e3340_0, 1, 1;
L_0x25ebaf0 .part v0x25e3340_0, 2, 1;
L_0x25ebb90 .part v0x25e3340_0, 3, 1;
S_0x25e38b0 .scope module, "and_gate" "and_gate_4x1" 4 17, 4 44 0, S_0x25e3610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /INPUT 1 "in3";
    .port_info 3 /INPUT 1 "in4";
    .port_info 4 /OUTPUT 1 "out";
v0x25e4a10_0 .net "in1", 0 0, L_0x25ea7d0;  1 drivers
v0x25e4ae0_0 .net "in2", 0 0, L_0x25ea890;  1 drivers
v0x25e4bb0_0 .net "in3", 0 0, L_0x25eaa40;  1 drivers
v0x25e4cb0_0 .net "in4", 0 0, L_0x25eaae0;  1 drivers
v0x25e4d80_0 .net "out", 0 0, L_0x25ea570;  alias, 1 drivers
v0x25e4e70_0 .net "w1", 0 0, L_0x25ea2d0;  1 drivers
v0x25e4f60_0 .net "w2", 0 0, L_0x25ea420;  1 drivers
S_0x25e3b70 .scope module, "u1" "and_gate_2x1" 4 55, 4 140 0, S_0x25e38b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /OUTPUT 1 "out";
L_0x25ea2d0 .functor AND 1, L_0x25ea7d0, L_0x25ea890, C4<1>, C4<1>;
v0x25e3d90_0 .net "in1", 0 0, L_0x25ea7d0;  alias, 1 drivers
v0x25e3e70_0 .net "in2", 0 0, L_0x25ea890;  alias, 1 drivers
v0x25e3f30_0 .net "out", 0 0, L_0x25ea2d0;  alias, 1 drivers
S_0x25e4080 .scope module, "u2" "and_gate_2x1" 4 61, 4 140 0, S_0x25e38b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /OUTPUT 1 "out";
L_0x25ea420 .functor AND 1, L_0x25eaa40, L_0x25eaae0, C4<1>, C4<1>;
v0x25e4260_0 .net "in1", 0 0, L_0x25eaa40;  alias, 1 drivers
v0x25e4340_0 .net "in2", 0 0, L_0x25eaae0;  alias, 1 drivers
v0x25e4400_0 .net "out", 0 0, L_0x25ea420;  alias, 1 drivers
S_0x25e4550 .scope module, "u3" "and_gate_2x1" 4 67, 4 140 0, S_0x25e38b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /OUTPUT 1 "out";
L_0x25ea570 .functor AND 1, L_0x25ea2d0, L_0x25ea420, C4<1>, C4<1>;
v0x25e4760_0 .net "in1", 0 0, L_0x25ea2d0;  alias, 1 drivers
v0x25e4830_0 .net "in2", 0 0, L_0x25ea420;  alias, 1 drivers
v0x25e4900_0 .net "out", 0 0, L_0x25ea570;  alias, 1 drivers
S_0x25e5050 .scope module, "or_gate" "or_gate_4x1" 4 26, 4 74 0, S_0x25e3610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /INPUT 1 "in3";
    .port_info 3 /INPUT 1 "in4";
    .port_info 4 /OUTPUT 1 "out";
v0x25e6130_0 .net "in1", 0 0, L_0x25eaee0;  1 drivers
v0x25e6200_0 .net "in2", 0 0, L_0x25eaf80;  1 drivers
v0x25e62d0_0 .net "in3", 0 0, L_0x25eb060;  1 drivers
v0x25e63d0_0 .net "in4", 0 0, L_0x25eb100;  1 drivers
v0x25e64a0_0 .net "out", 0 0, L_0x25ead10;  alias, 1 drivers
v0x25e6590_0 .net "w1", 0 0, L_0x25eab80;  1 drivers
v0x25e6680_0 .net "w2", 0 0, L_0x25eac10;  1 drivers
S_0x25e52e0 .scope module, "u1" "or_gate_2x1" 4 85, 4 149 0, S_0x25e5050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /OUTPUT 1 "out";
L_0x25eab80 .functor OR 1, L_0x25eaee0, L_0x25eaf80, C4<0>, C4<0>;
v0x25e54e0_0 .net "in1", 0 0, L_0x25eaee0;  alias, 1 drivers
v0x25e55c0_0 .net "in2", 0 0, L_0x25eaf80;  alias, 1 drivers
v0x25e5680_0 .net "out", 0 0, L_0x25eab80;  alias, 1 drivers
S_0x25e57a0 .scope module, "u2" "or_gate_2x1" 4 91, 4 149 0, S_0x25e5050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /OUTPUT 1 "out";
L_0x25eac10 .functor OR 1, L_0x25eb060, L_0x25eb100, C4<0>, C4<0>;
v0x25e5980_0 .net "in1", 0 0, L_0x25eb060;  alias, 1 drivers
v0x25e5a60_0 .net "in2", 0 0, L_0x25eb100;  alias, 1 drivers
v0x25e5b20_0 .net "out", 0 0, L_0x25eac10;  alias, 1 drivers
S_0x25e5c70 .scope module, "u3" "or_gate_2x1" 4 97, 4 149 0, S_0x25e5050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /OUTPUT 1 "out";
L_0x25ead10 .functor OR 1, L_0x25eab80, L_0x25eac10, C4<0>, C4<0>;
v0x25e5e80_0 .net "in1", 0 0, L_0x25eab80;  alias, 1 drivers
v0x25e5f50_0 .net "in2", 0 0, L_0x25eac10;  alias, 1 drivers
v0x25e6020_0 .net "out", 0 0, L_0x25ead10;  alias, 1 drivers
S_0x25e6770 .scope module, "xor_gate" "xor_gate_4x1" 4 35, 4 104 0, S_0x25e3610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /INPUT 1 "in3";
    .port_info 3 /INPUT 1 "in4";
    .port_info 4 /OUTPUT 1 "out";
v0x25e7dd0_0 .net "in1", 0 0, L_0x25eb740;  1 drivers
v0x25e7ea0_0 .net "in2", 0 0, L_0x25eb7e0;  1 drivers
v0x25e7f70_0 .net "in3", 0 0, L_0x25ebaf0;  1 drivers
v0x25e8070_0 .net "in4", 0 0, L_0x25ebb90;  1 drivers
v0x25e8140_0 .net "out", 0 0, L_0x25eb570;  alias, 1 drivers
v0x25e8230_0 .net "w1", 0 0, L_0x25eb1f0;  1 drivers
v0x25e8320_0 .net "w2", 0 0, L_0x25eb2a0;  1 drivers
v0x25e8410_0 .net "w3", 0 0, L_0x25eb3a0;  1 drivers
S_0x25e6a00 .scope module, "u1" "xor_gate_2x1" 4 116, 4 158 0, S_0x25e6770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /OUTPUT 1 "out";
L_0x25eb1f0 .functor XOR 1, L_0x25eb740, L_0x25eb7e0, C4<0>, C4<0>;
v0x25e6c50_0 .net "in1", 0 0, L_0x25eb740;  alias, 1 drivers
v0x25e6d30_0 .net "in2", 0 0, L_0x25eb7e0;  alias, 1 drivers
v0x25e6df0_0 .net "out", 0 0, L_0x25eb1f0;  alias, 1 drivers
S_0x25e6f40 .scope module, "u2" "xor_gate_2x1" 4 122, 4 158 0, S_0x25e6770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /OUTPUT 1 "out";
L_0x25eb2a0 .functor XOR 1, L_0x25ebaf0, L_0x25ebb90, C4<0>, C4<0>;
v0x25e7190_0 .net "in1", 0 0, L_0x25ebaf0;  alias, 1 drivers
v0x25e7270_0 .net "in2", 0 0, L_0x25ebb90;  alias, 1 drivers
v0x25e7330_0 .net "out", 0 0, L_0x25eb2a0;  alias, 1 drivers
S_0x25e7480 .scope module, "u3" "xor_gate_2x1" 4 128, 4 158 0, S_0x25e6770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in1";
    .port_info 1 /INPUT 1 "in2";
    .port_info 2 /OUTPUT 1 "out";
L_0x25eb3a0 .functor XOR 1, L_0x25eb1f0, L_0x25eb2a0, C4<0>, C4<0>;
v0x25e7700_0 .net "in1", 0 0, L_0x25eb1f0;  alias, 1 drivers
v0x25e77d0_0 .net "in2", 0 0, L_0x25eb2a0;  alias, 1 drivers
v0x25e78a0_0 .net "out", 0 0, L_0x25eb3a0;  alias, 1 drivers
S_0x25e79b0 .scope module, "u4" "not_gate_1x1" 4 134, 4 167 0, S_0x25e6770;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
L_0x25eb570 .functor NOT 1, L_0x25eb3a0, C4<0>, C4<0>, C4<0>;
v0x25e7be0_0 .net "in", 0 0, L_0x25eb3a0;  alias, 1 drivers
v0x25e7cd0_0 .net "out", 0 0, L_0x25eb570;  alias, 1 drivers
S_0x25e8bd0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x25bda60;
 .timescale -12 -12;
E_0x2586a20 .event anyedge, v0x25e99b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x25e99b0_0;
    %nor/r;
    %assign/vec4 v0x25e99b0_0, 0;
    %wait E_0x2586a20;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x25e2a90;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x25e3340_0, 0;
    %wait E_0x25a3e00;
    %wait E_0x25a4050;
    %pushi/vec4 15, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x25a4050;
    %load/vec4 v0x25e3340_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x25e3340_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x25a3e00;
    %fork TD_tb.stim1.wavedrom_stop, S_0x25e3080;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x25a3bd0;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x25e3340_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x25bda60;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x25e9380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x25e99b0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x25bda60;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x25e9380_0;
    %inv;
    %store/vec4 v0x25e9380_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x25bda60;
T_6 ;
    %vpi_call/w 3 87 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 88 "$dumpvars", 32'sb00000000000000000000000000000001, v0x25e3280_0, v0x25e9af0_0, v0x25e9420_0, v0x25e95f0_0, v0x25e94c0_0, v0x25e9730_0, v0x25e9690_0, v0x25e9870_0, v0x25e97d0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x25bda60;
T_7 ;
    %load/vec4 v0x25e9910_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x25e9910_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x25e9910_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_and", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "out_and" {0 0 0};
T_7.1 ;
    %load/vec4 v0x25e9910_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x25e9910_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x25e9910_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_or", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out_or" {0 0 0};
T_7.3 ;
    %load/vec4 v0x25e9910_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x25e9910_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x25e9910_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 126 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_xor", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 127 "$display", "Hint: Output '%s' has no mismatches.", "out_xor" {0 0 0};
T_7.5 ;
    %load/vec4 v0x25e9910_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x25e9910_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 130 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x25e9910_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x25e9910_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 131 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x25bda60;
T_8 ;
    %wait E_0x25a3bd0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x25e9910_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x25e9910_0, 4, 32;
    %load/vec4 v0x25e9a50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x25e9910_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x25e9910_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x25e9910_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x25e9910_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x25e95f0_0;
    %load/vec4 v0x25e95f0_0;
    %load/vec4 v0x25e94c0_0;
    %xor;
    %load/vec4 v0x25e95f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x25e9910_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x25e9910_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x25e9910_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x25e9910_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x25e9730_0;
    %load/vec4 v0x25e9730_0;
    %load/vec4 v0x25e9690_0;
    %xor;
    %load/vec4 v0x25e9730_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x25e9910_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 149 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x25e9910_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x25e9910_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x25e9910_0, 4, 32;
T_8.8 ;
    %load/vec4 v0x25e9870_0;
    %load/vec4 v0x25e9870_0;
    %load/vec4 v0x25e97d0_0;
    %xor;
    %load/vec4 v0x25e9870_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v0x25e9910_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_func 3 152 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x25e9910_0, 4, 32;
T_8.14 ;
    %load/vec4 v0x25e9910_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x25e9910_0, 4, 32;
T_8.12 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gates4/gates4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth1/human/gates4/iter0/response0/top_module.sv";
