<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3987" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3987{left:776px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t2_3987{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_3987{left:684px;bottom:1141px;letter-spacing:-0.15px;}
#t4_3987{left:70px;bottom:1084px;letter-spacing:-0.09px;}
#t5_3987{left:156px;bottom:1084px;letter-spacing:-0.1px;word-spacing:0.02px;}
#t6_3987{left:70px;bottom:1060px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t7_3987{left:70px;bottom:1043px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#t8_3987{left:70px;bottom:1027px;letter-spacing:-0.14px;word-spacing:-0.62px;}
#t9_3987{left:70px;bottom:1010px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#ta_3987{left:70px;bottom:985px;letter-spacing:-0.16px;word-spacing:-1.35px;}
#tb_3987{left:623px;bottom:985px;letter-spacing:-0.15px;word-spacing:-1.3px;}
#tc_3987{left:70px;bottom:969px;}
#td_3987{left:77px;bottom:969px;letter-spacing:-0.19px;}
#te_3987{left:116px;bottom:969px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tf_3987{left:70px;bottom:952px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tg_3987{left:70px;bottom:927px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#th_3987{left:70px;bottom:910px;letter-spacing:-0.17px;word-spacing:-1.01px;}
#ti_3987{left:70px;bottom:894px;letter-spacing:-0.18px;word-spacing:-1.06px;}
#tj_3987{left:770px;bottom:894px;letter-spacing:-0.12px;word-spacing:-1.15px;}
#tk_3987{left:70px;bottom:877px;letter-spacing:-0.17px;word-spacing:-0.7px;}
#tl_3987{left:70px;bottom:860px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tm_3987{left:70px;bottom:843px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#tn_3987{left:70px;bottom:819px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#to_3987{left:70px;bottom:792px;}
#tp_3987{left:96px;bottom:796px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tq_3987{left:96px;bottom:779px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tr_3987{left:96px;bottom:756px;letter-spacing:-0.17px;word-spacing:2.37px;}
#ts_3987{left:96px;bottom:739px;letter-spacing:-0.15px;word-spacing:0.87px;}
#tt_3987{left:96px;bottom:723px;letter-spacing:-0.13px;word-spacing:0.03px;}
#tu_3987{left:70px;bottom:696px;}
#tv_3987{left:96px;bottom:700px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#tw_3987{left:96px;bottom:683px;letter-spacing:-0.13px;}
#tx_3987{left:96px;bottom:660px;letter-spacing:-0.16px;word-spacing:-0.23px;}
#ty_3987{left:96px;bottom:643px;letter-spacing:-0.15px;word-spacing:-0.01px;}
#tz_3987{left:70px;bottom:617px;}
#t10_3987{left:96px;bottom:620px;letter-spacing:-0.16px;word-spacing:-0.39px;}
#t11_3987{left:70px;bottom:596px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t12_3987{left:70px;bottom:579px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t13_3987{left:70px;bottom:562px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t14_3987{left:70px;bottom:545px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#t15_3987{left:70px;bottom:487px;letter-spacing:0.13px;}
#t16_3987{left:152px;bottom:487px;letter-spacing:0.14px;word-spacing:0.01px;}
#t17_3987{left:70px;bottom:463px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#t18_3987{left:70px;bottom:446px;letter-spacing:-0.14px;word-spacing:-0.9px;}
#t19_3987{left:70px;bottom:429px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1a_3987{left:70px;bottom:412px;letter-spacing:-0.15px;word-spacing:-0.36px;}
#t1b_3987{left:70px;bottom:388px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1c_3987{left:70px;bottom:329px;letter-spacing:0.14px;}
#t1d_3987{left:152px;bottom:329px;letter-spacing:0.17px;word-spacing:-0.09px;}
#t1e_3987{left:70px;bottom:305px;}
#t1f_3987{left:84px;bottom:305px;letter-spacing:-0.17px;}
#t1g_3987{left:180px;bottom:305px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1h_3987{left:70px;bottom:289px;letter-spacing:-0.14px;word-spacing:-0.41px;}
#t1i_3987{left:70px;bottom:272px;letter-spacing:-0.15px;word-spacing:-0.6px;}
#t1j_3987{left:506px;bottom:272px;letter-spacing:-0.21px;}
#t1k_3987{left:575px;bottom:272px;letter-spacing:-0.14px;word-spacing:-0.64px;}
#t1l_3987{left:70px;bottom:255px;letter-spacing:-0.15px;word-spacing:-0.37px;}
#t1m_3987{left:70px;bottom:231px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1n_3987{left:70px;bottom:214px;letter-spacing:-0.13px;word-spacing:-0.41px;}
#t1o_3987{left:537px;bottom:214px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1p_3987{left:654px;bottom:214px;}
#t1q_3987{left:70px;bottom:164px;letter-spacing:-0.09px;}
#t1r_3987{left:156px;bottom:164px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t1s_3987{left:70px;bottom:140px;letter-spacing:-0.14px;word-spacing:-0.4px;}
#t1t_3987{left:70px;bottom:123px;letter-spacing:-0.14px;word-spacing:-0.4px;}

.s1_3987{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3987{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3987{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3987{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3987{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s6_3987{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s7_3987{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3987" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3987Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3987" style="-webkit-user-select: none;"><object width="935" height="1210" data="3987/3987.svg" type="image/svg+xml" id="pdf3987" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3987" class="t s1_3987">Vol. 3C </span><span id="t2_3987" class="t s1_3987">26-17 </span>
<span id="t3_3987" class="t s2_3987">VMX NON-ROOT OPERATION </span>
<span id="t4_3987" class="t s3_3987">26.5.4.2 </span><span id="t5_3987" class="t s3_3987">Trace-Address Pre-Translation (TAPT) </span>
<span id="t6_3987" class="t s4_3987">Because it buffers trace data produced by Intel PT before it is written to memory, the processor ensures that buff- </span>
<span id="t7_3987" class="t s4_3987">ered data is not lost when a VM exit disables Intel PT. Specifically, the processor ensures that there is sufficient </span>
<span id="t8_3987" class="t s4_3987">space left in the current output page for the buffered data. If this were not done, buffered trace data could be lost </span>
<span id="t9_3987" class="t s4_3987">and the resulting trace corrupted. </span>
<span id="ta_3987" class="t s4_3987">To prevent the loss of buffered trace data, the processor uses a mechanism called </span><span id="tb_3987" class="t s5_3987">trace-address pre-translation </span>
<span id="tc_3987" class="t s4_3987">(</span><span id="td_3987" class="t s5_3987">TAPT</span><span id="te_3987" class="t s4_3987">). With TAPT, the processor translates using EPT the guest-physical address of the current output region </span>
<span id="tf_3987" class="t s4_3987">before that address would be used to write buffered trace data to memory. </span>
<span id="tg_3987" class="t s4_3987">Because of TAPT, no translation (and thus no EPT violation) occurs at the time output is written to memory; the </span>
<span id="th_3987" class="t s4_3987">writes to memory use translations that were cached as part of TAPT. (The details given in Section 26.5.4.1 apply to </span>
<span id="ti_3987" class="t s4_3987">TAPT.) TAPT ensures that, if a write to the output region would cause an EPT violation, the resulting VM </span><span id="tj_3987" class="t s4_3987">exit is deliv- </span>
<span id="tk_3987" class="t s4_3987">ered at the time of TAPT, before the region would be used. This allows software to resolve the EPT violation at that </span>
<span id="tl_3987" class="t s4_3987">time and ensures that, when it is necessary to write buffered trace data to memory, that data will not be lost due </span>
<span id="tm_3987" class="t s4_3987">to an EPT violation. </span>
<span id="tn_3987" class="t s4_3987">TAPT (and resulting VM exits) may occur at any of the following times: </span>
<span id="to_3987" class="t s6_3987">• </span><span id="tp_3987" class="t s4_3987">When software in VMX non-root operation enables tracing by loading the IA32_RTIT_CTL MSR to set the </span>
<span id="tq_3987" class="t s4_3987">TraceEn bit, using the WRMSR instruction or the XRSTORS instruction. </span>
<span id="tr_3987" class="t s4_3987">Any VM exit resulting from TAPT in this case is trap-like: the WRMSR or XRSTORS completes before the </span>
<span id="ts_3987" class="t s4_3987">VM exit occurs (for example, the value of CS:RIP saved in the guest-state area of the VMCS references the </span>
<span id="tt_3987" class="t s4_3987">next instruction). </span>
<span id="tu_3987" class="t s6_3987">• </span><span id="tv_3987" class="t s4_3987">At an instruction boundary when one output region becomes full and Intel PT transitions to the next output </span>
<span id="tw_3987" class="t s4_3987">region. </span>
<span id="tx_3987" class="t s4_3987">VM exits resulting from TAPT in this case take priority over any pending debug exceptions. Such a VM exit will </span>
<span id="ty_3987" class="t s4_3987">save information about such exceptions in the guest-state area of the VMCS. </span>
<span id="tz_3987" class="t s6_3987">• </span><span id="t10_3987" class="t s4_3987">As part of a VM entry that enables Intel PT. See Section 27.5 for details. </span>
<span id="t11_3987" class="t s4_3987">TAPT may translate not only the guest-physical address of the current output region but those of subsequent </span>
<span id="t12_3987" class="t s4_3987">output regions as well. (Doing so may provide better protection of trace data.) This implies that any VM exits </span>
<span id="t13_3987" class="t s4_3987">resulting from TAPT may result from the translation of output-region addresses other than that of the current </span>
<span id="t14_3987" class="t s4_3987">output region. </span>
<span id="t15_3987" class="t s7_3987">26.5.5 </span><span id="t16_3987" class="t s7_3987">APIC Virtualization </span>
<span id="t17_3987" class="t s4_3987">APIC virtualization is a collection of features that can be used to support the virtualization of interrupts and the </span>
<span id="t18_3987" class="t s4_3987">Advanced Programmable Interrupt Controller (APIC). When APIC virtualization is enabled, the processor emulates </span>
<span id="t19_3987" class="t s4_3987">many accesses to the APIC, tracks the state of the virtual APIC, and delivers virtual interrupts — all in VMX non- </span>
<span id="t1a_3987" class="t s4_3987">root operation without a VM exit. </span>
<span id="t1b_3987" class="t s4_3987">Details of the APIC virtualization are given in Chapter 30. </span>
<span id="t1c_3987" class="t s7_3987">26.5.6 </span><span id="t1d_3987" class="t s7_3987">VM Functions </span>
<span id="t1e_3987" class="t s4_3987">A </span><span id="t1f_3987" class="t s5_3987">VM function </span><span id="t1g_3987" class="t s4_3987">is an operation provided by the processor that can be invoked from VMX non-root operation </span>
<span id="t1h_3987" class="t s4_3987">without a VM exit. VM functions are enabled and configured by the settings of different fields in the VMCS. Soft- </span>
<span id="t1i_3987" class="t s4_3987">ware in VMX non-root operation invokes a VM function with the </span><span id="t1j_3987" class="t s5_3987">VMFUNC </span><span id="t1k_3987" class="t s4_3987">instruction; the value of EAX selects the </span>
<span id="t1l_3987" class="t s4_3987">specific VM function being invoked. </span>
<span id="t1m_3987" class="t s4_3987">Section 26.5.6.1 explains how VM functions are enabled. Section 26.5.6.2 specifies the behavior of the VMFUNC </span>
<span id="t1n_3987" class="t s4_3987">instruction. Section 26.5.6.3 describes a specific VM function called </span><span id="t1o_3987" class="t s5_3987">EPTP switching</span><span id="t1p_3987" class="t s4_3987">. </span>
<span id="t1q_3987" class="t s3_3987">26.5.6.1 </span><span id="t1r_3987" class="t s3_3987">Enabling VM Functions </span>
<span id="t1s_3987" class="t s4_3987">Software enables VM functions generally by setting the “enable VM functions” VM-execution control. A specific </span>
<span id="t1t_3987" class="t s4_3987">VM function is enabled by setting the corresponding VM-function control. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
