
---------- Begin Simulation Statistics ----------
final_tick                               104133641994001                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 633480                       # Simulator instruction rate (inst/s)
host_mem_usage                                1982992                       # Number of bytes of host memory used
host_op_rate                                   835467                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 13750.19                       # Real time elapsed on the host
host_tick_rate                              157522466                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  8710475408                       # Number of instructions simulated
sim_ops                                   11487827311                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.165965                       # Number of seconds simulated
sim_ticks                                2165964611001                       # Number of ticks simulated
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numExitSignal                           0                       # exits due to signal delivery
system.cpu0.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu0.numHypercalls                           0                       # number of hypercalls
system.cpu0.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu0.numInterrupts                           0                       # number of interrupts delivered
system.cpu0.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu0.numVMExits                              0                       # total number of KVM exits
system.cpu0.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numExitSignal                           0                       # exits due to signal delivery
system.cpu1.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu1.numHypercalls                           0                       # number of hypercalls
system.cpu1.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu1.numInterrupts                           0                       # number of interrupts delivered
system.cpu1.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu1.numVMExits                              0                       # total number of KVM exits
system.cpu1.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numExitSignal                           0                       # exits due to signal delivery
system.cpu2.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu2.numHypercalls                           0                       # number of hypercalls
system.cpu2.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu2.numInterrupts                           0                       # number of interrupts delivered
system.cpu2.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu2.numVMExits                              0                       # total number of KVM exits
system.cpu2.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numExitSignal                           0                       # exits due to signal delivery
system.cpu3.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions
system.cpu3.numHypercalls                           0                       # number of hypercalls
system.cpu3.numIO                                   0                       # number of VM exits due to legacy IO
system.cpu3.numInterrupts                           0                       # number of interrupts delivered
system.cpu3.numMMIO                                 0                       # number of VM exits due to memory mapped IO
system.cpu3.numVMExits                              0                       # total number of KVM exits
system.cpu3.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.pc.south_bridge.ide.disks.dma_read_bytes       262144                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_full_pages           64                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs           64                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_bytes      2498560                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_full_pages          610                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs          610                       # Number of DMA write transactions.
system.ruby.DMA_Controller.I.allocI_load |        4141    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.allocI_load::total         4141                      
system.ruby.DMA_Controller.I.allocI_store |       39040    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.allocI_store::total        39040                      
system.ruby.DMA_Controller.I.deallocnet0from_in |       38557    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.deallocnet0from_in::total        38557                      
system.ruby.DMA_Controller.I.deallocnet2from_in |        3602    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.I.deallocnet2from_in::total         3602                      
system.ruby.DMA_Controller.M.allocTBE    |       38791    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M.allocTBE::total        38791                      
system.ruby.DMA_Controller.M.externalstoreMnet1from_in |       39040    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M.externalstoreMnet1from_in::total        39040                      
system.ruby.DMA_Controller.M_evict.Stallmandatory_in |      573905    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.M_evict.Stallmandatory_in::total       573905                      
system.ruby.DMA_Controller.S.SloadSEvent |         152    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.SloadSEvent::total          152                      
system.ruby.DMA_Controller.S.allocTBE    |        3605    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.allocTBE::total         3605                      
system.ruby.DMA_Controller.S.deallocTBE  |         234    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.deallocTBE::total          234                      
system.ruby.DMA_Controller.S.externalloadSnet0from_in |        4074    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.externalloadSnet0from_in::total         4074                      
system.ruby.DMA_Controller.S.externalloadSrespfrom_in |          67    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S.externalloadSrespfrom_in::total           67                      
system.ruby.DMA_Controller.S_evict.Stallmandatory_in |       11877    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.S_evict.Stallmandatory_in::total        11877                      
system.ruby.DMA_Controller.SloadSEvent   |         152    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.SloadSEvent::total          152                      
system.ruby.DMA_Controller.Stallmandatory_in |      585782    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.Stallmandatory_in::total       585782                      
system.ruby.DMA_Controller.allocI_load   |        4141    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocI_load::total         4141                      
system.ruby.DMA_Controller.allocI_store  |       39040    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocI_store::total        39040                      
system.ruby.DMA_Controller.allocTBE      |       42396    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.allocTBE::total        42396                      
system.ruby.DMA_Controller.deallocTBE    |         234    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.deallocTBE::total          234                      
system.ruby.DMA_Controller.deallocnet0from_in |       38557    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.deallocnet0from_in::total        38557                      
system.ruby.DMA_Controller.deallocnet2from_in |        3602    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.deallocnet2from_in::total         3602                      
system.ruby.DMA_Controller.externalloadSnet0from_in |        4074    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalloadSnet0from_in::total         4074                      
system.ruby.DMA_Controller.externalloadSrespfrom_in |          67    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalloadSrespfrom_in::total           67                      
system.ruby.DMA_Controller.externalstoreMnet1from_in |       39040    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.DMA_Controller.externalstoreMnet1from_in::total        39040                      
system.ruby.Directory_Controller.I.allocTBE |     5361226     25.36%     25.36% |     5302888     25.08%     50.44% |     5237341     24.77%     75.22% |     5239105     24.78%    100.00%
system.ruby.Directory_Controller.I.allocTBE::total     21140560                      
system.ruby.Directory_Controller.I.deallocTBE |     5360283     25.36%     25.36% |     5301914     25.08%     50.44% |     5236416     24.77%     75.22% |     5238176     24.78%    100.00%
system.ruby.Directory_Controller.I.deallocTBE::total     21136789                      
system.ruby.Directory_Controller.I_GetSL1C1_0.Stallreqto_in |         349     20.15%     20.15% |         881     50.87%     71.02% |         272     15.70%     86.72% |         230     13.28%    100.00%
system.ruby.Directory_Controller.I_GetSL1C1_0.Stallreqto_in::total         1732                      
system.ruby.Directory_Controller.M.allocTBE |     1934786     25.01%     25.01% |     1925263     24.89%     49.89% |     1941080     25.09%     74.98% |     1935326     25.02%    100.00%
system.ruby.Directory_Controller.M.allocTBE::total      7736455                      
system.ruby.Directory_Controller.M.deallocTBE |     1935065     25.01%     25.01% |     1925546     24.89%     49.89% |     1941353     25.09%     74.98% |     1935587     25.02%    100.00%
system.ruby.Directory_Controller.M.deallocTBE::total      7737551                      
system.ruby.Directory_Controller.M_GetS.Progress |        5271     32.90%     32.90% |        3959     24.71%     57.61% |        3509     21.90%     79.51% |        3283     20.49%    100.00%
system.ruby.Directory_Controller.M_GetS.Progress::total        16022                      
system.ruby.Directory_Controller.M_GetS.Stallreqto_in |          35     52.24%     52.24% |           3      4.48%     56.72% |          15     22.39%     79.10% |          14     20.90%    100.00%
system.ruby.Directory_Controller.M_GetS.Stallreqto_in::total           67                      
system.ruby.Directory_Controller.M_GetS_WBL1C1_0.Stallreqto_in |         262     25.51%     25.51% |         327     31.84%     57.35% |         215     20.93%     78.29% |         223     21.71%    100.00%
system.ruby.Directory_Controller.M_GetS_WBL1C1_0.Stallreqto_in::total         1027                      
system.ruby.Directory_Controller.Progress |        5271     32.90%     32.90% |        3959     24.71%     57.61% |        3509     21.90%     79.51% |        3283     20.49%    100.00%
system.ruby.Directory_Controller.Progress::total        16022                      
system.ruby.Directory_Controller.S.allocTBE |     5266979     25.74%     25.74% |     5114480     24.99%     50.73% |     5128218     25.06%     75.79% |     4955256     24.21%    100.00%
system.ruby.Directory_Controller.S.allocTBE::total     20464933                      
system.ruby.Directory_Controller.S.deallocTBE |     5267643     25.74%     25.74% |     5115171     24.99%     50.73% |     5128870     25.06%     75.79% |     4955924     24.21%    100.00%
system.ruby.Directory_Controller.S.deallocTBE::total     20467608                      
system.ruby.Directory_Controller.S_GetML1C1_0.Stallreqto_in |           4     57.14%     57.14% |           0      0.00%     57.14% |           3     42.86%    100.00% |           0      0.00%    100.00%
system.ruby.Directory_Controller.S_GetML1C1_0.Stallreqto_in::total            7                      
system.ruby.Directory_Controller.S_GetML1C1_1.Stallreqto_in |          14     50.00%     50.00% |           0      0.00%     50.00% |           1      3.57%     53.57% |          13     46.43%    100.00%
system.ruby.Directory_Controller.S_GetML1C1_1.Stallreqto_in::total           28                      
system.ruby.Directory_Controller.S_GetSL1C1_0.Stallreqto_in |         588     29.98%     29.98% |         597     30.44%     60.43% |         386     19.68%     80.11% |         390     19.89%    100.00%
system.ruby.Directory_Controller.S_GetSL1C1_0.Stallreqto_in::total         1961                      
system.ruby.Directory_Controller.Stallreqto_in |        1252     25.96%     25.96% |        1808     37.49%     63.46% |         892     18.50%     81.96% |         870     18.04%    100.00%
system.ruby.Directory_Controller.Stallreqto_in::total         4822                      
system.ruby.Directory_Controller.allocTBE |    12562991     25.46%     25.46% |    12342631     25.01%     50.48% |    12306639     24.94%     75.42% |    12129687     24.58%    100.00%
system.ruby.Directory_Controller.allocTBE::total     49341948                      
system.ruby.Directory_Controller.deallocTBE |    12562991     25.46%     25.46% |    12342631     25.01%     50.48% |    12306639     24.94%     75.42% |    12129687     24.58%    100.00%
system.ruby.Directory_Controller.deallocTBE::total     49341948                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples   5255484899                      
system.ruby.IFETCH.hit_latency_hist_seqr |  5255484899    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total   5255484899                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.latency_hist_seqr::samples   5258875704                      
system.ruby.IFETCH.latency_hist_seqr     |  5258875704    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total   5258875704                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples      3390805                      
system.ruby.IFETCH.miss_latency_hist_seqr |     3390805    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total      3390805                      
system.ruby.L1Cache_Controller.I.allocI_load |     5070160     28.59%     28.59% |     4293743     24.22%     52.81% |     4331723     24.43%     77.24% |     4035867     22.76%    100.00%
system.ruby.L1Cache_Controller.I.allocI_load::total     17731493                      
system.ruby.L1Cache_Controller.I.allocI_store |     2094978     34.11%     34.11% |     1350798     22.00%     56.11% |     1372781     22.35%     78.46% |     1322681     21.54%    100.00%
system.ruby.L1Cache_Controller.I.allocI_store::total      6141238                      
system.ruby.L1Cache_Controller.I.deallocnet0from_in |     2584495     33.64%     33.64% |     1702215     22.16%     55.80% |     1727594     22.49%     78.29% |     1667565     21.71%    100.00%
system.ruby.L1Cache_Controller.I.deallocnet0from_in::total      7681869                      
system.ruby.L1Cache_Controller.I.deallocnet1from_in |           1     14.29%     14.29% |           2     28.57%     42.86% |           2     28.57%     71.43% |           2     28.57%    100.00%
system.ruby.L1Cache_Controller.I.deallocnet1from_in::total            7                      
system.ruby.L1Cache_Controller.I.deallocnet2from_in |     4579618     28.29%     28.29% |     3941336     24.35%     52.64% |     3975901     24.56%     77.20% |     3690012     22.80%    100.00%
system.ruby.L1Cache_Controller.I.deallocnet2from_in::total     16186867                      
system.ruby.L1Cache_Controller.I_evict.Progress |           1     14.29%     14.29% |           2     28.57%     42.86% |           2     28.57%     71.43% |           2     28.57%    100.00%
system.ruby.L1Cache_Controller.I_evict.Progress::total            7                      
system.ruby.L1Cache_Controller.I_evict.Stallmandatory_in |           1     10.00%     10.00% |           3     30.00%     40.00% |           3     30.00%     70.00% |           3     30.00%    100.00%
system.ruby.L1Cache_Controller.I_evict.Stallmandatory_in::total           10                      
system.ruby.L1Cache_Controller.I_store.Progress |           2     40.00%     40.00% |           0      0.00%     40.00% |           3     60.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I_store.Progress::total            5                      
system.ruby.L1Cache_Controller.I_store.Stallnet0from_in |           6     26.09%     26.09% |           2      8.70%     34.78% |           7     30.43%     65.22% |           8     34.78%    100.00%
system.ruby.L1Cache_Controller.I_store.Stallnet0from_in::total           23                      
system.ruby.L1Cache_Controller.I_store_GetM_Ack_AD.Progress |       11684     94.75%     94.75% |         202      1.64%     96.38% |         307      2.49%     98.87% |         139      1.13%    100.00%
system.ruby.L1Cache_Controller.I_store_GetM_Ack_AD.Progress::total        12332                      
system.ruby.L1Cache_Controller.I_store_GetM_Ack_AD.Stallnet0from_in |           0      0.00%      0.00% |           4     66.67%     66.67% |           2     33.33%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I_store_GetM_Ack_AD.Stallnet0from_in::total            6                      
system.ruby.L1Cache_Controller.M.MloadMEvent |    91578472     27.88%     27.88% |    78959380     24.04%     51.93% |    80271696     24.44%     76.37% |    77605881     23.63%    100.00%
system.ruby.L1Cache_Controller.M.MloadMEvent::total    328415429                      
system.ruby.L1Cache_Controller.M.MstoreMEvent |    70381480     28.94%     28.94% |    57538677     23.66%     52.60% |    57951992     23.83%     76.43% |    57328601     23.57%    100.00%
system.ruby.L1Cache_Controller.M.MstoreMEvent::total    243200750                      
system.ruby.L1Cache_Controller.M.allocTBE |     2591825     33.67%     33.67% |     1705344     22.15%     55.82% |     1730345     22.48%     78.30% |     1670143     21.70%    100.00%
system.ruby.L1Cache_Controller.M.allocTBE::total      7697657                      
system.ruby.L1Cache_Controller.M.externalstoreMnet1from_in |     2575112     33.57%     33.57% |     1701683     22.18%     55.75% |     1727219     22.51%     78.26% |     1667619     21.74%    100.00%
system.ruby.L1Cache_Controller.M.externalstoreMnet1from_in::total      7671633                      
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in |       17171     63.90%     63.90% |        3772     14.04%     77.94% |        3287     12.23%     90.17% |        2641      9.83%    100.00%
system.ruby.L1Cache_Controller.M.externalstoreMrespfrom_in::total        26871                      
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in |         722     18.68%     18.68% |        1052     27.22%     45.90% |        1255     32.47%     78.37% |         836     21.63%    100.00%
system.ruby.L1Cache_Controller.M_evict.Stallmandatory_in::total         3865                      
system.ruby.L1Cache_Controller.MloadMEvent |    91578472     27.88%     27.88% |    78959380     24.04%     51.93% |    80271696     24.44%     76.37% |    77605881     23.63%    100.00%
system.ruby.L1Cache_Controller.MloadMEvent::total    328415429                      
system.ruby.L1Cache_Controller.MstoreMEvent |    70381480     28.94%     28.94% |    57538677     23.66%     52.60% |    57951992     23.83%     76.43% |    57328601     23.57%    100.00%
system.ruby.L1Cache_Controller.MstoreMEvent::total    243200750                      
system.ruby.L1Cache_Controller.Progress  |      528006     33.10%     33.10% |      357234     22.40%     55.50% |      360328     22.59%     78.09% |      349541     21.91%    100.00%
system.ruby.L1Cache_Controller.Progress::total      1595109                      
system.ruby.L1Cache_Controller.S.SloadSEvent |  1555409547     27.34%     27.34% |  1370793802     24.09%     51.43% |  1370700363     24.09%     75.52% |  1393067929     24.48%    100.00%
system.ruby.L1Cache_Controller.S.SloadSEvent::total   5689971641                      
system.ruby.L1Cache_Controller.S.allocTBE |     5076924     28.61%     28.61% |     4295995     24.21%     52.82% |     4333625     24.42%     77.25% |     4037593     22.75%    100.00%
system.ruby.L1Cache_Controller.S.allocTBE::total     17744137                      
system.ruby.L1Cache_Controller.S.deallocTBE |        7330     46.44%     46.44% |        3129     19.82%     66.26% |        2748     17.41%     83.67% |        2578     16.33%    100.00%
system.ruby.L1Cache_Controller.S.deallocTBE::total        15785                      
system.ruby.L1Cache_Controller.S.externalloadSnet0from_in |     5065490     28.59%     28.59% |     4290766     24.22%     52.81% |     4328909     24.44%     77.25% |     4030373     22.75%    100.00%
system.ruby.L1Cache_Controller.S.externalloadSnet0from_in::total     17715538                      
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in |        4670     29.27%     29.27% |        2977     18.66%     47.93% |        2814     17.64%     65.57% |        5494     34.43%    100.00%
system.ruby.L1Cache_Controller.S.externalloadSrespfrom_in::total        15955                      
system.ruby.L1Cache_Controller.S_evict.Progress |           0      0.00%      0.00% |           0      0.00%      0.00% |           3    100.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.S_evict.Progress::total            3                      
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in |         492     20.88%     20.88% |         532     22.58%     43.46% |         856     36.33%     79.80% |         476     20.20%    100.00%
system.ruby.L1Cache_Controller.S_evict.Stallmandatory_in::total         2356                      
system.ruby.L1Cache_Controller.S_store.Progress |      497305     31.93%     31.93% |      354657     22.77%     54.71% |      357727     22.97%     77.68% |      347579     22.32%    100.00%
system.ruby.L1Cache_Controller.S_store.Progress::total      1557268                      
system.ruby.L1Cache_Controller.S_store.Stallnet0from_in |           6     20.00%     20.00% |           6     20.00%     40.00% |           8     26.67%     66.67% |          10     33.33%    100.00%
system.ruby.L1Cache_Controller.S_store.Stallnet0from_in::total           30                      
system.ruby.L1Cache_Controller.S_store_GetM_Ack_AD.Progress |       19014     74.58%     74.58% |        2373      9.31%     83.89% |        2286      8.97%     92.86% |        1821      7.14%    100.00%
system.ruby.L1Cache_Controller.S_store_GetM_Ack_AD.Progress::total        25494                      
system.ruby.L1Cache_Controller.S_store_GetM_Ack_AD.Stallnet0from_in |         211     43.24%     43.24% |         140     28.69%     71.93% |          92     18.85%     90.78% |          45      9.22%    100.00%
system.ruby.L1Cache_Controller.S_store_GetM_Ack_AD.Stallnet0from_in::total          488                      
system.ruby.L1Cache_Controller.SloadSEvent |  1555409547     27.34%     27.34% |  1370793802     24.09%     51.43% |  1370700363     24.09%     75.52% |  1393067929     24.48%    100.00%
system.ruby.L1Cache_Controller.SloadSEvent::total   5689971641                      
system.ruby.L1Cache_Controller.Stallmandatory_in |        1215     19.50%     19.50% |        1587     25.47%     44.97% |        2114     33.93%     78.90% |        1315     21.10%    100.00%
system.ruby.L1Cache_Controller.Stallmandatory_in::total         6231                      
system.ruby.L1Cache_Controller.Stallnet0from_in |         223     40.77%     40.77% |         152     27.79%     68.56% |         109     19.93%     88.48% |          63     11.52%    100.00%
system.ruby.L1Cache_Controller.Stallnet0from_in::total          547                      
system.ruby.L1Cache_Controller.allocI_load |     5070160     28.59%     28.59% |     4293743     24.22%     52.81% |     4331723     24.43%     77.24% |     4035867     22.76%    100.00%
system.ruby.L1Cache_Controller.allocI_load::total     17731493                      
system.ruby.L1Cache_Controller.allocI_store |     2094978     34.11%     34.11% |     1350798     22.00%     56.11% |     1372781     22.35%     78.46% |     1322681     21.54%    100.00%
system.ruby.L1Cache_Controller.allocI_store::total      6141238                      
system.ruby.L1Cache_Controller.allocTBE  |     7668749     30.14%     30.14% |     6001339     23.59%     53.73% |     6063970     23.83%     77.57% |     5707736     22.43%    100.00%
system.ruby.L1Cache_Controller.allocTBE::total     25441794                      
system.ruby.L1Cache_Controller.deallocTBE |        7330     46.44%     46.44% |        3129     19.82%     66.26% |        2748     17.41%     83.67% |        2578     16.33%    100.00%
system.ruby.L1Cache_Controller.deallocTBE::total        15785                      
system.ruby.L1Cache_Controller.deallocnet0from_in |     2584495     33.64%     33.64% |     1702215     22.16%     55.80% |     1727594     22.49%     78.29% |     1667565     21.71%    100.00%
system.ruby.L1Cache_Controller.deallocnet0from_in::total      7681869                      
system.ruby.L1Cache_Controller.deallocnet1from_in |           1     14.29%     14.29% |           2     28.57%     42.86% |           2     28.57%     71.43% |           2     28.57%    100.00%
system.ruby.L1Cache_Controller.deallocnet1from_in::total            7                      
system.ruby.L1Cache_Controller.deallocnet2from_in |     4579618     28.29%     28.29% |     3941336     24.35%     52.64% |     3975901     24.56%     77.20% |     3690012     22.80%    100.00%
system.ruby.L1Cache_Controller.deallocnet2from_in::total     16186867                      
system.ruby.L1Cache_Controller.externalloadSnet0from_in |     5065490     28.59%     28.59% |     4290766     24.22%     52.81% |     4328909     24.44%     77.25% |     4030373     22.75%    100.00%
system.ruby.L1Cache_Controller.externalloadSnet0from_in::total     17715538                      
system.ruby.L1Cache_Controller.externalloadSrespfrom_in |        4670     29.27%     29.27% |        2977     18.66%     47.93% |        2814     17.64%     65.57% |        5494     34.43%    100.00%
system.ruby.L1Cache_Controller.externalloadSrespfrom_in::total        15955                      
system.ruby.L1Cache_Controller.externalstoreMnet1from_in |     2575112     33.57%     33.57% |     1701683     22.18%     55.75% |     1727219     22.51%     78.26% |     1667619     21.74%    100.00%
system.ruby.L1Cache_Controller.externalstoreMnet1from_in::total      7671633                      
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in |       17171     63.90%     63.90% |        3772     14.04%     77.94% |        3287     12.23%     90.17% |        2641      9.83%    100.00%
system.ruby.L1Cache_Controller.externalstoreMrespfrom_in::total        26871                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples    762902171                      
system.ruby.LD.hit_latency_hist_seqr     |   762902171    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total    762902171                      
system.ruby.LD.latency_hist_seqr::bucket_size            1                      
system.ruby.LD.latency_hist_seqr::max_bucket            9                      
system.ruby.LD.latency_hist_seqr::samples    777242859                      
system.ruby.LD.latency_hist_seqr         |   777242859    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total     777242859                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.miss_latency_hist_seqr::samples     14340688                      
system.ruby.LD.miss_latency_hist_seqr    |    14340688    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total     14340688                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::samples       211401                      
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr |      211401    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.hit_latency_hist_seqr::total       211401                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.latency_hist_seqr::samples       279968                      
system.ruby.Locked_RMW_Read.latency_hist_seqr |      279968    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.latency_hist_seqr::total       279968                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::samples        68567                      
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr |       68567    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Read.miss_latency_hist_seqr::total        68567                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::samples       279968                      
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr |      279968    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.hit_latency_hist_seqr::total       279968                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                      
system.ruby.Locked_RMW_Write.latency_hist_seqr::samples       279968                      
system.ruby.Locked_RMW_Write.latency_hist_seqr |      279968    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.Locked_RMW_Write.latency_hist_seqr::total       279968                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples      8283894                      
system.ruby.RMW_Read.hit_latency_hist_seqr |     8283894    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total      8283894                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.latency_hist_seqr::samples      8415632                      
system.ruby.RMW_Read.latency_hist_seqr   |     8415632    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total      8415632                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples       131738                      
system.ruby.RMW_Read.miss_latency_hist_seqr |      131738    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total       131738                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples    234425487                      
system.ruby.ST.hit_latency_hist_seqr     |   234425487    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total    234425487                      
system.ruby.ST.latency_hist_seqr::bucket_size            1                      
system.ruby.ST.latency_hist_seqr::max_bucket            9                      
system.ruby.ST.latency_hist_seqr::samples    241923686                      
system.ruby.ST.latency_hist_seqr         |   241923686    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total     241923686                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.miss_latency_hist_seqr::samples      7498199                      
system.ruby.ST.miss_latency_hist_seqr    |     7498199    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total      7498199                      
system.ruby.dir_cntrl0.net0From.avg_buf_msgs     0.008987                       # Average number of messages in buffer
system.ruby.dir_cntrl0.net0From.avg_stall_time  3000.340300                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.net1From.avg_buf_msgs     0.002702                       # Average number of messages in buffer
system.ruby.dir_cntrl0.net1From.avg_stall_time  3003.145826                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.net2From.avg_buf_msgs     0.005755                       # Average number of messages in buffer
system.ruby.dir_cntrl0.net2From.avg_stall_time  2999.934460                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.reqTo.avg_buf_msgs     0.002903                       # Average number of messages in buffer
system.ruby.dir_cntrl0.reqTo.avg_stall_time  4866.586106                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.requestToMemory.avg_buf_msgs     0.001942                       # Average number of messages in buffer
system.ruby.dir_cntrl0.requestToMemory.avg_stall_time   499.999805                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.respTo.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.dir_cntrl0.respTo.avg_stall_time 13697.537104                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl0.responseFromMemory.avg_buf_msgs     0.001945                       # Average number of messages in buffer
system.ruby.dir_cntrl0.responseFromMemory.avg_stall_time   499.999786                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.net0From.avg_buf_msgs     0.008825                       # Average number of messages in buffer
system.ruby.dir_cntrl1.net0From.avg_stall_time  3000.365823                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.net1From.avg_buf_msgs     0.002693                       # Average number of messages in buffer
system.ruby.dir_cntrl1.net1From.avg_stall_time  3003.256457                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.net2From.avg_buf_msgs     0.005621                       # Average number of messages in buffer
system.ruby.dir_cntrl1.net2From.avg_stall_time  2999.981206                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.reqTo.avg_buf_msgs     0.002853                       # Average number of messages in buffer
system.ruby.dir_cntrl1.reqTo.avg_stall_time  5050.778617                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.requestToMemory.avg_buf_msgs     0.001913                       # Average number of messages in buffer
system.ruby.dir_cntrl1.requestToMemory.avg_stall_time   499.999901                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.respTo.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.dir_cntrl1.respTo.avg_stall_time 14511.559839                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl1.responseFromMemory.avg_buf_msgs     0.001916                       # Average number of messages in buffer
system.ruby.dir_cntrl1.responseFromMemory.avg_stall_time   499.999881                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.net0From.avg_buf_msgs     0.008818                       # Average number of messages in buffer
system.ruby.dir_cntrl2.net0From.avg_stall_time  3000.590364                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.net1From.avg_buf_msgs     0.002772                       # Average number of messages in buffer
system.ruby.dir_cntrl2.net1From.avg_stall_time  3007.795616                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.net2From.avg_buf_msgs     0.005566                       # Average number of messages in buffer
system.ruby.dir_cntrl2.net2From.avg_stall_time  2999.975748                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.reqTo.avg_buf_msgs     0.002843                       # Average number of messages in buffer
system.ruby.dir_cntrl2.reqTo.avg_stall_time  5033.478955                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.requestToMemory.avg_buf_msgs     0.001914                       # Average number of messages in buffer
system.ruby.dir_cntrl2.requestToMemory.avg_stall_time   499.999999                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.respTo.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.dir_cntrl2.respTo.avg_stall_time 14598.744450                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl2.responseFromMemory.avg_buf_msgs     0.001917                       # Average number of messages in buffer
system.ruby.dir_cntrl2.responseFromMemory.avg_stall_time   499.999979                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.net0From.avg_buf_msgs     0.008684                       # Average number of messages in buffer
system.ruby.dir_cntrl3.net0From.avg_stall_time  3000.756644                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.net1From.avg_buf_msgs     0.002779                       # Average number of messages in buffer
system.ruby.dir_cntrl3.net1From.avg_stall_time  3010.313654                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.net2From.avg_buf_msgs     0.005463                       # Average number of messages in buffer
system.ruby.dir_cntrl3.net2From.avg_stall_time  2999.937014                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.reqTo.avg_buf_msgs     0.002802                       # Average number of messages in buffer
system.ruby.dir_cntrl3.reqTo.avg_stall_time  5162.581678                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.requestToMemory.avg_buf_msgs     0.001891                       # Average number of messages in buffer
system.ruby.dir_cntrl3.requestToMemory.avg_stall_time   499.999855                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.respTo.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.dir_cntrl3.respTo.avg_stall_time 15097.002453                       # Average number of cycles messages are stalled in this MB
system.ruby.dir_cntrl3.responseFromMemory.avg_buf_msgs     0.001893                       # Average number of messages in buffer
system.ruby.dir_cntrl3.responseFromMemory.avg_stall_time   499.999835                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.dma_cntrl0.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.dma_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.dma_cntrl0.fully_busy_cycles       109660                       # cycles for which number of transistions == max transitions
system.ruby.dma_cntrl0.mandatoryQueue.avg_buf_msgs     0.001656                       # Average number of messages in buffer
system.ruby.dma_cntrl0.mandatoryQueue.avg_stall_time 42784.473609                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.net0From.avg_buf_msgs     0.000010                       # Average number of messages in buffer
system.ruby.dma_cntrl0.net0From.avg_stall_time  5925.442820                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.net1From.avg_buf_msgs     0.000009                       # Average number of messages in buffer
system.ruby.dma_cntrl0.net1From.avg_stall_time 121289.441616                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.net2From.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.dma_cntrl0.net2From.avg_stall_time  6382.719892                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.reqTo.avg_buf_msgs     0.002617                       # Average number of messages in buffer
system.ruby.dma_cntrl0.reqTo.avg_stall_time  2300.818511                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.respFrom.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dma_cntrl0.respFrom.avg_stall_time 14750.690272                       # Average number of cycles messages are stalled in this MB
system.ruby.dma_cntrl0.respTo.avg_buf_msgs     0.000000                       # Average number of messages in buffer
system.ruby.dma_cntrl0.respTo.avg_stall_time   935.002342                       # Average number of cycles messages are stalled in this MB
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples   6261587820                      
system.ruby.hit_latency_hist_seqr        |  6261587820    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total   6261587820                      
system.ruby.io_controller.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.io_controller.cache.demand_hits            0                       # Number of cache demand hits
system.ruby.io_controller.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl0.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl0.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl0.fully_busy_cycles             4                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl0.mandatoryQueue.avg_buf_msgs     0.445891                       # Average number of messages in buffer
system.ruby.l1_cntrl0.mandatoryQueue.avg_stall_time  2590.903318                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.net0From.avg_buf_msgs     2.568083                       # Average number of messages in buffer
system.ruby.l1_cntrl0.net0From.avg_stall_time 13931.151604                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.net1From.avg_buf_msgs     0.000598                       # Average number of messages in buffer
system.ruby.l1_cntrl0.net1From.avg_stall_time 16506.542899                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.net2From.avg_buf_msgs     0.001057                       # Average number of messages in buffer
system.ruby.l1_cntrl0.net2From.avg_stall_time  6494.408458                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.reqTo.avg_buf_msgs     0.003422                       # Average number of messages in buffer
system.ruby.l1_cntrl0.reqTo.avg_stall_time   500.000423                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respFrom.avg_buf_msgs     0.000008                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respFrom.avg_stall_time 14458.813318                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl0.respTo.avg_buf_msgs     0.000006                       # Average number of messages in buffer
system.ruby.l1_cntrl0.respTo.avg_stall_time   880.100733                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl1.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl1.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl1.fully_busy_cycles             6                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl1.mandatoryQueue.avg_buf_msgs     0.384793                       # Average number of messages in buffer
system.ruby.l1_cntrl1.mandatoryQueue.avg_stall_time  2091.053264                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.net0From.avg_buf_msgs     3.375638                       # Average number of messages in buffer
system.ruby.l1_cntrl1.net0From.avg_stall_time 14322.159964                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.net1From.avg_buf_msgs     0.000393                       # Average number of messages in buffer
system.ruby.l1_cntrl1.net1From.avg_stall_time 16520.604565                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.net2From.avg_buf_msgs     0.000910                       # Average number of messages in buffer
system.ruby.l1_cntrl1.net2From.avg_stall_time  6664.100179                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.reqTo.avg_buf_msgs     0.002685                       # Average number of messages in buffer
system.ruby.l1_cntrl1.reqTo.avg_stall_time   499.990356                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respFrom.avg_buf_msgs     0.000002                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respFrom.avg_stall_time 14275.171771                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl1.respTo.avg_buf_msgs     0.000008                       # Average number of messages in buffer
system.ruby.l1_cntrl1.respTo.avg_stall_time   527.315386                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl2.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl2.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl2.fully_busy_cycles             2                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl2.mandatoryQueue.avg_buf_msgs     0.385601                       # Average number of messages in buffer
system.ruby.l1_cntrl2.mandatoryQueue.avg_stall_time  2111.684155                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.net0From.avg_buf_msgs     4.176217                       # Average number of messages in buffer
system.ruby.l1_cntrl2.net0From.avg_stall_time 14166.179105                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.net1From.avg_buf_msgs     0.000399                       # Average number of messages in buffer
system.ruby.l1_cntrl2.net1From.avg_stall_time 16668.974202                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.net2From.avg_buf_msgs     0.000918                       # Average number of messages in buffer
system.ruby.l1_cntrl2.net2From.avg_stall_time  6505.652971                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.reqTo.avg_buf_msgs     0.002713                       # Average number of messages in buffer
system.ruby.l1_cntrl2.reqTo.avg_stall_time   499.950962                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respFrom.avg_buf_msgs     0.000001                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respFrom.avg_stall_time 14159.447189                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl2.respTo.avg_buf_msgs     0.000005                       # Average number of messages in buffer
system.ruby.l1_cntrl2.respTo.avg_stall_time   522.425456                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.cache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl3.cache.demand_hits             0                       # Number of cache demand hits
system.ruby.l1_cntrl3.cache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl3.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl3.mandatoryQueue.avg_buf_msgs     0.387999                       # Average number of messages in buffer
system.ruby.l1_cntrl3.mandatoryQueue.avg_stall_time  2008.640406                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.net0From.avg_buf_msgs     2.568967                       # Average number of messages in buffer
system.ruby.l1_cntrl3.net0From.avg_stall_time 14150.412985                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.net1From.avg_buf_msgs     0.000385                       # Average number of messages in buffer
system.ruby.l1_cntrl3.net1From.avg_stall_time 16489.055983                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.net2From.avg_buf_msgs     0.000852                       # Average number of messages in buffer
system.ruby.l1_cntrl3.net2From.avg_stall_time  6672.622712                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.reqTo.avg_buf_msgs     0.002552                       # Average number of messages in buffer
system.ruby.l1_cntrl3.reqTo.avg_stall_time   499.803381                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respFrom.avg_buf_msgs     0.000002                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respFrom.avg_stall_time 14863.642235                       # Average number of cycles messages are stalled in this MB
system.ruby.l1_cntrl3.respTo.avg_buf_msgs     0.000004                       # Average number of messages in buffer
system.ruby.l1_cntrl3.respTo.avg_stall_time   537.705823                       # Average number of cycles messages are stalled in this MB
system.ruby.latency_hist_seqr::bucket_size            1                      
system.ruby.latency_hist_seqr::max_bucket            9                      
system.ruby.latency_hist_seqr::samples     6287017817                      
system.ruby.latency_hist_seqr            |  6287017817    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total       6287017817                      
system.ruby.miss_latency_hist_seqr::bucket_size            1                      
system.ruby.miss_latency_hist_seqr::max_bucket            9                      
system.ruby.miss_latency_hist_seqr::samples     25429997                      
system.ruby.miss_latency_hist_seqr       |    25429997    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total     25429997                      
system.ruby.network.average_flit_latency    16.637495                      
system.ruby.network.average_flit_network_latency    12.213045                      
system.ruby.network.average_flit_queueing_latency     4.424450                      
system.ruby.network.average_flit_vnet_latency |   14.211515                       |   15.200448                       |    5.001082                       |   15.538281                       |    9.812970                      
system.ruby.network.average_flit_vqueue_latency |    6.012062                       |    6.131444                       |    6.000000                       |    1.355044                       |    1.390839                      
system.ruby.network.average_hops             0.999437                      
system.ruby.network.average_packet_latency    15.377228                      
system.ruby.network.average_packet_network_latency    11.751347                      
system.ruby.network.average_packet_queueing_latency     3.625881                      
system.ruby.network.average_packet_vnet_latency |   18.938208                       |   25.207949                       |    5.001082                       |   25.572640                       |    8.128719                      
system.ruby.network.average_packet_vqueue_latency |    6.009221                       |    6.131444                       |    6.000000                       |    1.355044                       |    1.227997                      
system.ruby.network.avg_link_utilization     0.160477                      
system.ruby.network.avg_vc_load          |    0.049913     31.10%     31.10% |    0.005642      3.52%     34.62% |    0.005563      3.47%     38.09% |    0.005563      3.47%     41.55% |    0.020014     12.47%     54.02% |    0.002266      1.41%     55.44% |    0.002250      1.40%     56.84% |    0.002248      1.40%     58.24% |    0.008401      5.24%     63.47% |    0.000937      0.58%     64.06% |    0.000935      0.58%     64.64% |    0.000934      0.58%     65.22% |    0.000178      0.11%     65.33% |    0.000049      0.03%     65.36% |    0.000027      0.02%     65.38% |    0.000021      0.01%     65.39% |    0.041332     25.76%     91.15% |    0.004939      3.08%     94.23% |    0.004638      2.89%     97.12% |    0.004626      2.88%    100.00%
system.ruby.network.avg_vc_load::total       0.160477                      
system.ruby.network.ext_in_link_utilization    231768476                      
system.ruby.network.ext_out_link_utilization    231768476                      
system.ruby.network.flit_network_latency |  1369059299                       |   587742768                       |    80969917                       |     5763770                       |   787063014                      
system.ruby.network.flit_queueing_latency |   579169010                       |   237079317                       |    97142888                       |      502640                       |   111554188                      
system.ruby.network.flits_injected       |    96334508     41.56%     41.56% |    38666147     16.68%     58.25% |    16190481      6.99%     65.23% |      370940      0.16%     65.39% |    80206400     34.61%    100.00%
system.ruby.network.flits_injected::total    231768476                      
system.ruby.network.flits_received       |    96334508     41.56%     41.56% |    38666147     16.68%     58.25% |    16190481      6.99%     65.23% |      370940      0.16%     65.39% |    80206400     34.61%    100.00%
system.ruby.network.flits_received::total    231768476                      
system.ruby.network.int_link_utilization    231637887                      
system.ruby.network.packet_network_latency |   482092168                       |   194938994                       |    80969917                       |     1897183                       |   401086809                      
system.ruby.network.packet_queueing_latency |   152971102                       |    47415897                       |    97142888                       |      100528                       |    60591784                      
system.ruby.network.packets_injected     |    25456060     25.77%     25.77% |     7733235      7.83%     33.59% |    16190481     16.39%     49.98% |       74188      0.08%     50.06% |    49341948     49.94%    100.00%
system.ruby.network.packets_injected::total     98795912                      
system.ruby.network.packets_received     |    25456060     25.77%     25.77% |     7733235      7.83%     33.59% |    16190481     16.39%     49.98% |       74188      0.08%     50.06% |    49341948     49.94%    100.00%
system.ruby.network.packets_received::total     98795912                      
system.ruby.network.routers0.buffer_reads    125692756                      
system.ruby.network.routers0.buffer_writes    125692756                      
system.ruby.network.routers0.crossbar_activity    125692756                      
system.ruby.network.routers0.sw_input_arbiter_activity    125897049                      
system.ruby.network.routers0.sw_output_arbiter_activity    125692756                      
system.ruby.network.routers1.buffer_reads    113460932                      
system.ruby.network.routers1.buffer_writes    113460932                      
system.ruby.network.routers1.crossbar_activity    113460932                      
system.ruby.network.routers1.sw_input_arbiter_activity    113561317                      
system.ruby.network.routers1.sw_output_arbiter_activity    113460932                      
system.ruby.network.routers2.buffer_reads    114669945                      
system.ruby.network.routers2.buffer_writes    114669945                      
system.ruby.network.routers2.crossbar_activity    114669945                      
system.ruby.network.routers2.sw_input_arbiter_activity    114792104                      
system.ruby.network.routers2.sw_output_arbiter_activity    114669945                      
system.ruby.network.routers3.buffer_reads    109582730                      
system.ruby.network.routers3.buffer_writes    109582730                      
system.ruby.network.routers3.crossbar_activity    109582730                      
system.ruby.network.routers3.sw_input_arbiter_activity    109676842                      
system.ruby.network.routers3.sw_output_arbiter_activity    109582730                      
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples   6287017817                      
system.ruby.outstanding_req_hist_seqr::mean     1.000805                      
system.ruby.outstanding_req_hist_seqr::gmean     1.000558                      
system.ruby.outstanding_req_hist_seqr::stdev     0.028353                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |  6281959725     99.92%     99.92% |     5058092      0.08%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total   6287017817                      
system.switch_cpus0.Branches                115989001                       # Number of branches fetched
system.switch_cpus0.committedInsts         1032469532                       # Number of instructions committed
system.switch_cpus0.committedOps           1811327417                       # Number of ops (including micro ops) committed
system.switch_cpus0.dtb.rdAccesses          218559789                       # TLB accesses on read requests
system.switch_cpus0.dtb.rdMisses               815839                       # TLB misses on read requests
system.switch_cpus0.dtb.wrAccesses           71114228                       # TLB accesses on write requests
system.switch_cpus0.dtb.wrMisses               309909                       # TLB misses on write requests
system.switch_cpus0.idle_fraction            0.004539                       # Percentage of idle cycles
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrAccesses         1431871559                       # TLB accesses on write requests
system.switch_cpus0.itb.wrMisses                70834                       # TLB misses on write requests
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.not_idle_fraction        0.995461                       # Percentage of non-idle cycles
system.switch_cpus0.numCycles              4331929109                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.num_busy_cycles      4312264555.512976                       # Number of busy cycles
system.switch_cpus0.num_cc_register_reads    946415945                       # number of times the CC registers were read
system.switch_cpus0.num_cc_register_writes    659209684                       # number of times the CC registers were written
system.switch_cpus0.num_conditional_control_insts     96653931                       # number of instructions that are conditional controls
system.switch_cpus0.num_fp_alu_accesses     430494597                       # Number of float alu accesses
system.switch_cpus0.num_fp_insts            430494597                       # number of float instructions
system.switch_cpus0.num_fp_register_reads    678441790                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes    385249924                       # number of times the floating registers were written
system.switch_cpus0.num_func_calls            8579128                       # number of times a function call or return occured
system.switch_cpus0.num_idle_cycles      19664553.487024                       # Number of idle cycles
system.switch_cpus0.num_int_alu_accesses   1492884245                       # Number of integer alu accesses
system.switch_cpus0.num_int_insts          1492884245                       # number of integer instructions
system.switch_cpus0.num_int_register_reads   2936254452                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes   1276536629                       # number of times the integer registers were written
system.switch_cpus0.num_load_insts          216483908                       # Number of load instructions
system.switch_cpus0.num_mem_refs            287289964                       # number of memory refs
system.switch_cpus0.num_store_insts          70806056                       # Number of store instructions
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.op_class::No_OpClass      4720957      0.26%      0.26% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu       1174562319     64.84%     65.10% # Class of executed instruction
system.switch_cpus0.op_class::IntMult        25304771      1.40%     66.50% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv         11186438      0.62%     67.12% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd       38408434      2.12%     69.24% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     69.24% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt          15808      0.00%     69.24% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     69.24% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     69.24% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     69.24% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     69.24% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     69.24% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd          541778      0.03%     69.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     69.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu        95454058      5.27%     74.54% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp             226      0.00%     74.54% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt         1128018      0.06%     74.60% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc       18514214      1.02%     75.62% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     75.62% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     75.62% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift         91380      0.01%     75.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     75.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdDiv               0      0.00%     75.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     75.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd     37723152      2.08%     77.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     77.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp         3216      0.00%     77.71% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt     69680933      3.85%     81.56% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv      5480068      0.30%     81.86% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     81.86% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult     41297505      2.28%     84.14% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     84.14% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     84.14% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAdd            0      0.00%     84.14% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceAlu            0      0.00%     84.14% # Class of executed instruction
system.switch_cpus0.op_class::SimdReduceCmp            0      0.00%     84.14% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceAdd            0      0.00%     84.14% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatReduceCmp            0      0.00%     84.14% # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0      0.00%     84.14% # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0      0.00%     84.14% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0      0.00%     84.14% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0      0.00%     84.14% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0      0.00%     84.14% # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0      0.00%     84.14% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0      0.00%     84.14% # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0      0.00%     84.14% # Class of executed instruction
system.switch_cpus0.op_class::SimdPredAlu            0      0.00%     84.14% # Class of executed instruction
system.switch_cpus0.op_class::MemRead       141305347      7.80%     91.94% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite       46058021      2.54%     94.48% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead     75178561      4.15%     98.63% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite     24748035      1.37%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total        1811403239                       # Class of executed instruction
system.switch_cpus1.Branches                 96602285                       # Number of branches fetched
system.switch_cpus1.committedInsts          912971226                       # Number of instructions committed
system.switch_cpus1.committedOps           1576260163                       # Number of ops (including micro ops) committed
system.switch_cpus1.dtb.rdAccesses          186080383                       # TLB accesses on read requests
system.switch_cpus1.dtb.rdMisses               230395                       # TLB misses on read requests
system.switch_cpus1.dtb.wrAccesses           57219276                       # TLB accesses on write requests
system.switch_cpus1.dtb.wrMisses                41498                       # TLB misses on write requests
system.switch_cpus1.idle_fraction            0.145992                       # Percentage of idle cycles
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrAccesses         1269118030                       # TLB accesses on write requests
system.switch_cpus1.itb.wrMisses                53009                       # TLB misses on write requests
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.not_idle_fraction        0.854008                       # Percentage of non-idle cycles
system.switch_cpus1.numCycles              4331699013                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.num_busy_cycles      3699305287.642081                       # Number of busy cycles
system.switch_cpus1.num_cc_register_reads    838543086                       # number of times the CC registers were read
system.switch_cpus1.num_cc_register_writes    608657118                       # number of times the CC registers were written
system.switch_cpus1.num_conditional_control_insts     83298499                       # number of instructions that are conditional controls
system.switch_cpus1.num_fp_alu_accesses     353685995                       # Number of float alu accesses
system.switch_cpus1.num_fp_insts            353685995                       # number of float instructions
system.switch_cpus1.num_fp_register_reads    584788183                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes    318666896                       # number of times the floating registers were written
system.switch_cpus1.num_func_calls            3849795                       # number of times a function call or return occured
system.switch_cpus1.num_idle_cycles      632393725.357919                       # Number of idle cycles
system.switch_cpus1.num_int_alu_accesses   1313162483                       # Number of integer alu accesses
system.switch_cpus1.num_int_insts          1313162483                       # number of integer instructions
system.switch_cpus1.num_int_register_reads   2568987081                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes   1139255710                       # number of times the integer registers were written
system.switch_cpus1.num_load_insts          184593546                       # Number of load instructions
system.switch_cpus1.num_mem_refs            241771608                       # number of memory refs
system.switch_cpus1.num_store_insts          57178062                       # Number of store instructions
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.op_class::No_OpClass      2850689      0.18%      0.18% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu       1041303310     66.06%     66.24% # Class of executed instruction
system.switch_cpus1.op_class::IntMult        25159698      1.60%     67.84% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv          8271946      0.52%     68.36% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd       20505457      1.30%     69.66% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     69.66% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt            736      0.00%     69.66% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     69.66% # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0      0.00%     69.66% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     69.66% # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0      0.00%     69.66% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     69.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd             344      0.00%     69.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     69.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu        88332756      5.60%     75.26% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     75.26% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt           75618      0.00%     75.27% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc       15468867      0.98%     76.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     76.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     76.25% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift         92227      0.01%     76.26% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     76.26% # Class of executed instruction
system.switch_cpus1.op_class::SimdDiv               0      0.00%     76.26% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     76.26% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd     32079088      2.04%     78.29% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     78.29% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp         2832      0.00%     78.29% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt     61502517      3.90%     82.19% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv      3559140      0.23%     82.42% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     82.42% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult     35366012      2.24%     84.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     84.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     84.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAdd            0      0.00%     84.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceAlu            0      0.00%     84.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdReduceCmp            0      0.00%     84.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceAdd            0      0.00%     84.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatReduceCmp            0      0.00%     84.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0      0.00%     84.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0      0.00%     84.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0      0.00%     84.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0      0.00%     84.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0      0.00%     84.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0      0.00%     84.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0      0.00%     84.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0      0.00%     84.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdPredAlu            0      0.00%     84.66% # Class of executed instruction
system.switch_cpus1.op_class::MemRead       125270127      7.95%     92.61% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite       36952424      2.34%     94.95% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead     59323419      3.76%     98.72% # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite     20225638      1.28%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total        1576342845                       # Class of executed instruction
system.switch_cpus2.Branches                 97013088                       # Number of branches fetched
system.switch_cpus2.committedInsts          913760911                       # Number of instructions committed
system.switch_cpus2.committedOps           1578026502                       # Number of ops (including micro ops) committed
system.switch_cpus2.dtb.rdAccesses          186334185                       # TLB accesses on read requests
system.switch_cpus2.dtb.rdMisses               234818                       # TLB misses on read requests
system.switch_cpus2.dtb.wrAccesses           57640090                       # TLB accesses on write requests
system.switch_cpus2.dtb.wrMisses                42532                       # TLB misses on write requests
system.switch_cpus2.idle_fraction            0.143406                       # Percentage of idle cycles
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrAccesses         1270117042                       # TLB accesses on write requests
system.switch_cpus2.itb.wrMisses                56251                       # TLB misses on write requests
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.not_idle_fraction        0.856594                       # Percentage of non-idle cycles
system.switch_cpus2.numCycles              4330073641                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.num_busy_cycles      3709116710.753386                       # Number of busy cycles
system.switch_cpus2.num_cc_register_reads    839848207                       # number of times the CC registers were read
system.switch_cpus2.num_cc_register_writes    608845890                       # number of times the CC registers were written
system.switch_cpus2.num_conditional_control_insts     83570252                       # number of instructions that are conditional controls
system.switch_cpus2.num_fp_alu_accesses     352921284                       # Number of float alu accesses
system.switch_cpus2.num_fp_insts            352921284                       # number of float instructions
system.switch_cpus2.num_fp_register_reads    583475515                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes    317958246                       # number of times the floating registers were written
system.switch_cpus2.num_func_calls            3970203                       # number of times a function call or return occured
system.switch_cpus2.num_idle_cycles      620956930.246614                       # Number of idle cycles
system.switch_cpus2.num_int_alu_accesses   1315482805                       # Number of integer alu accesses
system.switch_cpus2.num_int_insts          1315482805                       # number of integer instructions
system.switch_cpus2.num_int_register_reads   2573725627                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes   1140860859                       # number of times the integer registers were written
system.switch_cpus2.num_load_insts          184845494                       # Number of load instructions
system.switch_cpus2.num_mem_refs            242443273                       # number of memory refs
system.switch_cpus2.num_store_insts          57597779                       # Number of store instructions
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.op_class::No_OpClass      2871006      0.18%      0.18% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu       1042940906     66.09%     66.27% # Class of executed instruction
system.switch_cpus2.op_class::IntMult        25149379      1.59%     67.86% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv          8274153      0.52%     68.39% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd       20444992      1.30%     69.68% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     69.68% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt            944      0.00%     69.68% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     69.68% # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0      0.00%     69.68% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     69.68% # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0      0.00%     69.68% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     69.68% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd             774      0.00%     69.68% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     69.68% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu        88169370      5.59%     75.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp              24      0.00%     75.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt           74596      0.00%     75.28% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc       15444236      0.98%     76.25% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     76.25% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     76.25% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift         91227      0.01%     76.26% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     76.26% # Class of executed instruction
system.switch_cpus2.op_class::SimdDiv               0      0.00%     76.26% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     76.26% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd     32017511      2.03%     78.29% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     78.29% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp         2832      0.00%     78.29% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt     61369247      3.89%     82.18% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv      3556379      0.23%     82.40% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     82.40% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult     35261558      2.23%     84.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     84.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     84.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAdd            0      0.00%     84.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceAlu            0      0.00%     84.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdReduceCmp            0      0.00%     84.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceAdd            0      0.00%     84.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatReduceCmp            0      0.00%     84.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0      0.00%     84.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0      0.00%     84.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0      0.00%     84.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0      0.00%     84.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0      0.00%     84.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0      0.00%     84.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0      0.00%     84.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0      0.00%     84.64% # Class of executed instruction
system.switch_cpus2.op_class::SimdPredAlu            0      0.00%     84.64% # Class of executed instruction
system.switch_cpus2.op_class::MemRead       125641598      7.96%     92.60% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite       37392896      2.37%     94.97% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead     59203896      3.75%     98.72% # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite     20204883      1.28%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total        1578112407                       # Class of executed instruction
system.switch_cpus3.Branches                 97149921                       # Number of branches fetched
system.switch_cpus3.committedInsts          925898657                       # Number of instructions committed
system.switch_cpus3.committedOps           1596838147                       # Number of ops (including micro ops) committed
system.switch_cpus3.dtb.rdAccesses          187840895                       # TLB accesses on read requests
system.switch_cpus3.dtb.rdMisses               227091                       # TLB misses on read requests
system.switch_cpus3.dtb.wrAccesses           57001044                       # TLB accesses on write requests
system.switch_cpus3.dtb.wrMisses                41663                       # TLB misses on write requests
system.switch_cpus3.idle_fraction            0.145122                       # Percentage of idle cycles
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrAccesses         1288002634                       # TLB accesses on write requests
system.switch_cpus3.itb.wrMisses                53467                       # TLB misses on write requests
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.not_idle_fraction        0.854878                       # Percentage of non-idle cycles
system.switch_cpus3.numCycles              4331328591                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.num_busy_cycles      3702758731.596995                       # Number of busy cycles
system.switch_cpus3.num_cc_register_reads    850164607                       # number of times the CC registers were read
system.switch_cpus3.num_cc_register_writes    618010402                       # number of times the CC registers were written
system.switch_cpus3.num_conditional_control_insts     84261311                       # number of instructions that are conditional controls
system.switch_cpus3.num_fp_alu_accesses     361439989                       # Number of float alu accesses
system.switch_cpus3.num_fp_insts            361439989                       # number of float instructions
system.switch_cpus3.num_fp_register_reads    597599975                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes    325646036                       # number of times the floating registers were written
system.switch_cpus3.num_func_calls            3363938                       # number of times a function call or return occured
system.switch_cpus3.num_idle_cycles      628569859.403005                       # Number of idle cycles
system.switch_cpus3.num_int_alu_accesses   1328266682                       # Number of integer alu accesses
system.switch_cpus3.num_int_insts          1328266682                       # number of integer instructions
system.switch_cpus3.num_int_register_reads   2595904634                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes   1153333375                       # number of times the integer registers were written
system.switch_cpus3.num_load_insts          186330053                       # Number of load instructions
system.switch_cpus3.num_mem_refs            243289478                       # number of memory refs
system.switch_cpus3.num_store_insts          56959425                       # Number of store instructions
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.op_class::No_OpClass      2733375      0.17%      0.17% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu       1054152233     66.01%     66.18% # Class of executed instruction
system.switch_cpus3.op_class::IntMult        25726294      1.61%     67.79% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv          8409202      0.53%     68.32% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd       20948224      1.31%     69.63% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     69.63% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt            352      0.00%     69.63% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     69.63% # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0      0.00%     69.63% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     69.63% # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0      0.00%     69.63% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     69.63% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd            1038      0.00%     69.63% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     69.63% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu        90267321      5.65%     75.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     75.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt           76996      0.00%     75.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc       15814731      0.99%     76.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     76.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     76.28% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift         94161      0.01%     76.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     76.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdDiv               0      0.00%     76.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     76.29% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd     32780885      2.05%     78.34% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     78.34% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp         2904      0.00%     78.34% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt     62851570      3.94%     82.27% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv      3633845      0.23%     82.50% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     82.50% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult     36140202      2.26%     84.77% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     84.77% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     84.77% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAdd            0      0.00%     84.77% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceAlu            0      0.00%     84.77% # Class of executed instruction
system.switch_cpus3.op_class::SimdReduceCmp            0      0.00%     84.77% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceAdd            0      0.00%     84.77% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatReduceCmp            0      0.00%     84.77% # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0      0.00%     84.77% # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0      0.00%     84.77% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0      0.00%     84.77% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0      0.00%     84.77% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0      0.00%     84.77% # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0      0.00%     84.77% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0      0.00%     84.77% # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0      0.00%     84.77% # Class of executed instruction
system.switch_cpus3.op_class::SimdPredAlu            0      0.00%     84.77% # Class of executed instruction
system.switch_cpus3.op_class::MemRead       125706185      7.87%     92.64% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite       36283919      2.27%     94.91% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead     60623868      3.80%     98.71% # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite     20675506      1.29%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total        1596922811                       # Class of executed instruction
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.numTransitions          651                       # Number of power state transitions
system.switch_cpus2.power_state.ticksClkGated::samples          325                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::mean 955070038.467692                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::stdev 178116085.592312                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::1000-5e+10          325    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::min_value       824000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::max_value    997352500                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.ticksClkGated::total          325                       # Distribution of time spent in the clock gated state
system.switch_cpus2.power_state.pwrStateResidencyTicks::ON 1855353095499                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::CLK_GATED 310397762502                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF 101967891136000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.numTransitions          645                       # Number of power state transitions
system.switch_cpus3.power_state.ticksClkGated::samples          322                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::mean 973525686.344720                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::stdev 133149109.258874                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::1000-5e+10          322    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::min_value     16683000                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::max_value    997480500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.ticksClkGated::total          322                       # Distribution of time spent in the clock gated state
system.switch_cpus3.power_state.pwrStateResidencyTicks::ON 1851636098998                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.pwrStateResidencyTicks::CLK_GATED 313475271003                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF 101968530624000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.numTransitions           65                       # Number of power state transitions
system.switch_cpus0.power_state.ticksClkGated::samples           32                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::mean 307258656.250000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::stdev 416348312.714197                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::1000-5e+10           32    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::min_value      1049000                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::max_value    995561500                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.ticksClkGated::total           32                       # Distribution of time spent in the clock gated state
system.switch_cpus0.power_state.pwrStateResidencyTicks::ON 2154566442501                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.pwrStateResidencyTicks::CLK_GATED   9832277000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF 101969243274500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.numTransitions          697                       # Number of power state transitions
system.switch_cpus1.power_state.ticksClkGated::samples          348                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::mean 908532097.767241                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::stdev 239427975.747508                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::1000-5e+10          348    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::min_value     13905501                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::max_value    997459500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.ticksClkGated::total          348                       # Distribution of time spent in the clock gated state
system.switch_cpus1.power_state.pwrStateResidencyTicks::ON 1849750943978                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::CLK_GATED 316169170023                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF 101967721880000                       # Cumulative time (in ticks) in various power states
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF 2165964611001                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF 2165964611001                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF 2165964611001                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF 2165964611001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.dma_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.ruby.dma_cntrl0.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs8.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs9.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs6.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs7.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs4.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs5.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs2.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs3.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs0.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs1.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links1.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links0.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links3.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links2.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links5.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links4.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links7.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links6.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links9.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links8.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links7.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links6.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links5.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links4.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links3.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links2.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links1.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links0.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.ruby.io_controller.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.dir_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.bytes_read::.ruby.dir_cntrl2      6644864                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total           6644864                       # Number of bytes read from this memory
system.mem_ctrls2.num_reads::.ruby.dir_cntrl2       103826                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total             103826                       # Number of read requests responded to by this memory
system.mem_ctrls2.bw_read::.ruby.dir_cntrl2      3067854                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total              3067854                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::.ruby.dir_cntrl2      3067854                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total             3067854                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.avgPriority_.ruby.dir_cntrl2::samples    103826.00                       # Average QoS priority value for accepted requests
system.mem_ctrls2.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls2.priorityMaxLatency     0.000000635000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls2.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls2.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls2.numStayReadState             763651                       # Number of times bus staying in READ state
system.mem_ctrls2.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls2.readReqs                     103826                       # Number of read requests accepted
system.mem_ctrls2.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls2.readBursts                   103826                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0             7243                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1             6572                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2             6405                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3             6646                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4             6167                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5             6657                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6             6797                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7             6515                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8             7185                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9             6370                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10            5932                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11            6296                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12            5595                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13            6173                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14            6574                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15            6699                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls2.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls2.totQLat                  1034996486                       # Total ticks spent queuing
system.mem_ctrls2.totBusLat                 519130000                       # Total ticks spent in databus transfers
system.mem_ctrls2.totMemAccLat             2981733986                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.avgQLat                     9968.57                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               28718.57                       # Average memory access latency per DRAM burst
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.readRowHits                   69965                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                67.39                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6               103826                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                  96040                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                   1278                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                    656                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                    635                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                    648                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                    867                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                    918                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                   1170                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                   1150                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                    280                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                    40                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                    40                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                    39                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                    29                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                    21                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                    15                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples        33861                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   196.239450                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean   117.481542                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   242.360430                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127        21218     62.66%     62.66% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255         4621     13.65%     76.31% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383         1698      5.01%     81.32% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511         1401      4.14%     85.46% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639         1682      4.97%     90.43% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767         1224      3.61%     94.04% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895          708      2.09%     96.13% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023          711      2.10%     98.23% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151          598      1.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total        33861                       # Bytes accessed per row activation
system.mem_ctrls2.bytesReadDRAM               6644864                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys                6644864                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls2.avgRdBW                        3.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                     3.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        0.02                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls2.totGap                 2165957836000                       # Total gap between requests
system.mem_ctrls2.avgGap                  20861420.41                       # Average gap between requests
system.mem_ctrls2.masterReadBytes::.ruby.dir_cntrl2      6644864                       # Per-master bytes read from memory
system.mem_ctrls2.masterReadRate::.ruby.dir_cntrl2 3067854.371327460743                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls2.masterReadAccesses::.ruby.dir_cntrl2       103826                       # Per-master read serviced memory accesses
system.mem_ctrls2.masterReadTotalLat::.ruby.dir_cntrl2   2981733986                       # Per-master read total memory access latency
system.mem_ctrls2.masterReadAvgLat::.ruby.dir_cntrl2     28718.57                       # Per-master read average memory access latency
system.mem_ctrls2.pageHitRate                   67.39                       # Row buffer hit rate, read and write combined
system.mem_ctrls2.llc.demand_hits::.ruby.dir_cntrl2      8188385                       # number of demand (read+write) hits
system.mem_ctrls2.llc.demand_hits::total      8188385                       # number of demand (read+write) hits
system.mem_ctrls2.llc.overall_hits::.ruby.dir_cntrl2      8188385                       # number of overall hits
system.mem_ctrls2.llc.overall_hits::total      8188385                       # number of overall hits
system.mem_ctrls2.llc.demand_misses::.ruby.dir_cntrl2       103826                       # number of demand (read+write) misses
system.mem_ctrls2.llc.demand_misses::total       103826                       # number of demand (read+write) misses
system.mem_ctrls2.llc.overall_misses::.ruby.dir_cntrl2       103826                       # number of overall misses
system.mem_ctrls2.llc.overall_misses::total       103826                       # number of overall misses
system.mem_ctrls2.llc.demand_miss_latency::.ruby.dir_cntrl2   8307444174                       # number of demand (read+write) miss cycles
system.mem_ctrls2.llc.demand_miss_latency::total   8307444174                       # number of demand (read+write) miss cycles
system.mem_ctrls2.llc.overall_miss_latency::.ruby.dir_cntrl2   8307444174                       # number of overall miss cycles
system.mem_ctrls2.llc.overall_miss_latency::total   8307444174                       # number of overall miss cycles
system.mem_ctrls2.llc.demand_accesses::.ruby.dir_cntrl2      8292211                       # number of demand (read+write) accesses
system.mem_ctrls2.llc.demand_accesses::total      8292211                       # number of demand (read+write) accesses
system.mem_ctrls2.llc.overall_accesses::.ruby.dir_cntrl2      8292211                       # number of overall (read+write) accesses
system.mem_ctrls2.llc.overall_accesses::total      8292211                       # number of overall (read+write) accesses
system.mem_ctrls2.llc.demand_miss_rate::.ruby.dir_cntrl2     0.012521                       # miss rate for demand accesses
system.mem_ctrls2.llc.demand_miss_rate::total     0.012521                       # miss rate for demand accesses
system.mem_ctrls2.llc.overall_miss_rate::.ruby.dir_cntrl2     0.012521                       # miss rate for overall accesses
system.mem_ctrls2.llc.overall_miss_rate::total     0.012521                       # miss rate for overall accesses
system.mem_ctrls2.llc.demand_avg_miss_latency::.ruby.dir_cntrl2 80013.139040                       # average overall miss latency
system.mem_ctrls2.llc.demand_avg_miss_latency::total 80013.139040                       # average overall miss latency
system.mem_ctrls2.llc.overall_avg_miss_latency::.ruby.dir_cntrl2 80013.139040                       # average overall miss latency
system.mem_ctrls2.llc.overall_avg_miss_latency::total 80013.139040                       # average overall miss latency
system.mem_ctrls2.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls2.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls2.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls2.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls2.llc.demand_mshr_misses::.ruby.dir_cntrl2       103826                       # number of demand (read+write) MSHR misses
system.mem_ctrls2.llc.demand_mshr_misses::total       103826                       # number of demand (read+write) MSHR misses
system.mem_ctrls2.llc.overall_mshr_misses::.ruby.dir_cntrl2       103826                       # number of overall MSHR misses
system.mem_ctrls2.llc.overall_mshr_misses::total       103826                       # number of overall MSHR misses
system.mem_ctrls2.llc.demand_mshr_miss_latency::.ruby.dir_cntrl2   6196418174                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls2.llc.demand_mshr_miss_latency::total   6196418174                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls2.llc.overall_mshr_miss_latency::.ruby.dir_cntrl2   6196418174                       # number of overall MSHR miss cycles
system.mem_ctrls2.llc.overall_mshr_miss_latency::total   6196418174                       # number of overall MSHR miss cycles
system.mem_ctrls2.llc.demand_mshr_miss_rate::.ruby.dir_cntrl2     0.012521                       # mshr miss rate for demand accesses
system.mem_ctrls2.llc.demand_mshr_miss_rate::total     0.012521                       # mshr miss rate for demand accesses
system.mem_ctrls2.llc.overall_mshr_miss_rate::.ruby.dir_cntrl2     0.012521                       # mshr miss rate for overall accesses
system.mem_ctrls2.llc.overall_mshr_miss_rate::total     0.012521                       # mshr miss rate for overall accesses
system.mem_ctrls2.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl2 59680.794541                       # average overall mshr miss latency
system.mem_ctrls2.llc.demand_avg_mshr_miss_latency::total 59680.794541                       # average overall mshr miss latency
system.mem_ctrls2.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl2 59680.794541                       # average overall mshr miss latency
system.mem_ctrls2.llc.overall_avg_mshr_miss_latency::total 59680.794541                       # average overall mshr miss latency
system.mem_ctrls2.llc.replacements                  0                       # number of replacements
system.mem_ctrls2.llc.ReadReq_hits::.ruby.dir_cntrl2      6248220                       # number of ReadReq hits
system.mem_ctrls2.llc.ReadReq_hits::total      6248220                       # number of ReadReq hits
system.mem_ctrls2.llc.ReadReq_misses::.ruby.dir_cntrl2       103826                       # number of ReadReq misses
system.mem_ctrls2.llc.ReadReq_misses::total       103826                       # number of ReadReq misses
system.mem_ctrls2.llc.ReadReq_miss_latency::.ruby.dir_cntrl2   8307444174                       # number of ReadReq miss cycles
system.mem_ctrls2.llc.ReadReq_miss_latency::total   8307444174                       # number of ReadReq miss cycles
system.mem_ctrls2.llc.ReadReq_accesses::.ruby.dir_cntrl2      6352046                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls2.llc.ReadReq_accesses::total      6352046                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls2.llc.ReadReq_miss_rate::.ruby.dir_cntrl2     0.016345                       # miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_miss_rate::total     0.016345                       # miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl2 80013.139040                       # average ReadReq miss latency
system.mem_ctrls2.llc.ReadReq_avg_miss_latency::total 80013.139040                       # average ReadReq miss latency
system.mem_ctrls2.llc.ReadReq_mshr_misses::.ruby.dir_cntrl2       103826                       # number of ReadReq MSHR misses
system.mem_ctrls2.llc.ReadReq_mshr_misses::total       103826                       # number of ReadReq MSHR misses
system.mem_ctrls2.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl2   6196418174                       # number of ReadReq MSHR miss cycles
system.mem_ctrls2.llc.ReadReq_mshr_miss_latency::total   6196418174                       # number of ReadReq MSHR miss cycles
system.mem_ctrls2.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl2     0.016345                       # mshr miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_mshr_miss_rate::total     0.016345                       # mshr miss rate for ReadReq accesses
system.mem_ctrls2.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl2 59680.794541                       # average ReadReq mshr miss latency
system.mem_ctrls2.llc.ReadReq_avg_mshr_miss_latency::total 59680.794541                       # average ReadReq mshr miss latency
system.mem_ctrls2.llc.WriteReq_hits::.ruby.dir_cntrl2      1940165                       # number of WriteReq hits
system.mem_ctrls2.llc.WriteReq_hits::total      1940165                       # number of WriteReq hits
system.mem_ctrls2.llc.WriteReq_accesses::.ruby.dir_cntrl2      1940165                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls2.llc.WriteReq_accesses::total      1940165                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls2.llc.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.llc.tags.tagsinuse     68330.119264                       # Cycle average of tags in use
system.mem_ctrls2.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls2.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls2.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls2.llc.tags.warmup_cycle  101967677451500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls2.llc.tags.occ_blocks::.ruby.dir_cntrl2 68330.119264                       # Average occupied blocks per requestor
system.mem_ctrls2.llc.tags.occ_percent::.ruby.dir_cntrl2     0.260659                       # Average percentage of cache occupancy
system.mem_ctrls2.llc.tags.occ_percent::total     0.260659                       # Average percentage of cache occupancy
system.mem_ctrls2.llc.tags.occ_task_id_blocks::1024       103826                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::3          523                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.age_task_id_blocks_1024::4       103292                       # Occupied blocks per task id
system.mem_ctrls2.llc.tags.occ_task_id_percent::1024     0.396065                       # Percentage of cache occupancy per task id
system.mem_ctrls2.llc.tags.tag_accesses     132779202                       # Number of tag accesses
system.mem_ctrls2.llc.tags.data_accesses      8292211                       # Number of data accesses
system.mem_ctrls2.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.rank1.actEnergy           118359780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank1.preEnergy            62909715                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank1.readEnergy          362883360                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank1.refreshEnergy    170979325920.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank1.actBackEnergy     63537751800                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank1.preBackEnergy    778224929280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank1.totalEnergy      1013286159855                       # Total energy per rank (pJ)
system.mem_ctrls2.rank1.averagePower       467.822122                       # Core power per rank (mW)
system.mem_ctrls2.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank1.memoryStateTime::IDLE 2022600560001                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::REF  72326280000                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT  71037771000                       # Time in different power states
system.mem_ctrls2.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.actEnergy           123407760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2.rank0.preEnergy            65592780                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2.rank0.readEnergy          378434280                       # Energy for read commands per rank (pJ)
system.mem_ctrls2.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls2.rank0.refreshEnergy    170979325920.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2.rank0.actBackEnergy     64386842040                       # Energy for active background per rank (pJ)
system.mem_ctrls2.rank0.preBackEnergy    777509865600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2.rank0.totalEnergy      1013443468380                       # Total energy per rank (pJ)
system.mem_ctrls2.rank0.averagePower       467.894749                       # Core power per rank (mW)
system.mem_ctrls2.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls2.rank0.memoryStateTime::IDLE 2020732903001                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::REF  72326280000                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT  72905428000                       # Time in different power states
system.mem_ctrls2.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls2.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.bytes_read::.ruby.dir_cntrl3      6645888                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total           6645888                       # Number of bytes read from this memory
system.mem_ctrls3.num_reads::.ruby.dir_cntrl3       103842                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total             103842                       # Number of read requests responded to by this memory
system.mem_ctrls3.bw_read::.ruby.dir_cntrl3      3068327                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total              3068327                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::.ruby.dir_cntrl3      3068327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total             3068327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.avgPriority_.ruby.dir_cntrl3::samples    103842.00                       # Average QoS priority value for accepted requests
system.mem_ctrls3.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls3.priorityMaxLatency     0.000000635000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls3.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls3.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls3.numStayReadState             763710                       # Number of times bus staying in READ state
system.mem_ctrls3.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls3.readReqs                     103842                       # Number of read requests accepted
system.mem_ctrls3.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls3.readBursts                   103842                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0             7278                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1             6586                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2             6388                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3             6650                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4             6170                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5             6649                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6             6805                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7             6527                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8             7185                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9             6372                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10            5922                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11            6292                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12            5578                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13            6185                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14            6569                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15            6686                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls3.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls3.totQLat                  1036055220                       # Total ticks spent queuing
system.mem_ctrls3.totBusLat                 519210000                       # Total ticks spent in databus transfers
system.mem_ctrls3.totMemAccLat             2983092720                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.avgQLat                     9977.23                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               28727.23                       # Average memory access latency per DRAM burst
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.readRowHits                   70085                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                67.49                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6               103842                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                  96139                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                   1186                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                    631                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                    622                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                    639                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                    819                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                    932                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                   1161                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                   1202                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                    326                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                    50                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                    40                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                    36                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                    25                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                    20                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                    14                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples        33756                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   196.876407                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean   117.901471                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   242.676993                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127        21045     62.34%     62.34% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255         4667     13.83%     76.17% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383         1704      5.05%     81.22% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511         1421      4.21%     85.43% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639         1711      5.07%     90.50% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767         1197      3.55%     94.04% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895          699      2.07%     96.11% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023          713      2.11%     98.23% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151          599      1.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total        33756                       # Bytes accessed per row activation
system.mem_ctrls3.bytesReadDRAM               6645888                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys                6645888                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls3.avgRdBW                        3.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                     3.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        0.02                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls3.totGap                 2165963832000                       # Total gap between requests
system.mem_ctrls3.avgGap                  20858263.82                       # Average gap between requests
system.mem_ctrls3.masterReadBytes::.ruby.dir_cntrl3      6645888                       # Per-master bytes read from memory
system.mem_ctrls3.masterReadRate::.ruby.dir_cntrl3 3068327.139901240356                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls3.masterReadAccesses::.ruby.dir_cntrl3       103842                       # Per-master read serviced memory accesses
system.mem_ctrls3.masterReadTotalLat::.ruby.dir_cntrl3   2983092720                       # Per-master read total memory access latency
system.mem_ctrls3.masterReadAvgLat::.ruby.dir_cntrl3     28727.23                       # Per-master read average memory access latency
system.mem_ctrls3.pageHitRate                   67.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls3.llc.demand_hits::.ruby.dir_cntrl3      8085729                       # number of demand (read+write) hits
system.mem_ctrls3.llc.demand_hits::total      8085729                       # number of demand (read+write) hits
system.mem_ctrls3.llc.overall_hits::.ruby.dir_cntrl3      8085729                       # number of overall hits
system.mem_ctrls3.llc.overall_hits::total      8085729                       # number of overall hits
system.mem_ctrls3.llc.demand_misses::.ruby.dir_cntrl3       103842                       # number of demand (read+write) misses
system.mem_ctrls3.llc.demand_misses::total       103842                       # number of demand (read+write) misses
system.mem_ctrls3.llc.overall_misses::.ruby.dir_cntrl3       103842                       # number of overall misses
system.mem_ctrls3.llc.overall_misses::total       103842                       # number of overall misses
system.mem_ctrls3.llc.demand_miss_latency::.ruby.dir_cntrl3   8309703658                       # number of demand (read+write) miss cycles
system.mem_ctrls3.llc.demand_miss_latency::total   8309703658                       # number of demand (read+write) miss cycles
system.mem_ctrls3.llc.overall_miss_latency::.ruby.dir_cntrl3   8309703658                       # number of overall miss cycles
system.mem_ctrls3.llc.overall_miss_latency::total   8309703658                       # number of overall miss cycles
system.mem_ctrls3.llc.demand_accesses::.ruby.dir_cntrl3      8189571                       # number of demand (read+write) accesses
system.mem_ctrls3.llc.demand_accesses::total      8189571                       # number of demand (read+write) accesses
system.mem_ctrls3.llc.overall_accesses::.ruby.dir_cntrl3      8189571                       # number of overall (read+write) accesses
system.mem_ctrls3.llc.overall_accesses::total      8189571                       # number of overall (read+write) accesses
system.mem_ctrls3.llc.demand_miss_rate::.ruby.dir_cntrl3     0.012680                       # miss rate for demand accesses
system.mem_ctrls3.llc.demand_miss_rate::total     0.012680                       # miss rate for demand accesses
system.mem_ctrls3.llc.overall_miss_rate::.ruby.dir_cntrl3     0.012680                       # miss rate for overall accesses
system.mem_ctrls3.llc.overall_miss_rate::total     0.012680                       # miss rate for overall accesses
system.mem_ctrls3.llc.demand_avg_miss_latency::.ruby.dir_cntrl3 80022.569461                       # average overall miss latency
system.mem_ctrls3.llc.demand_avg_miss_latency::total 80022.569461                       # average overall miss latency
system.mem_ctrls3.llc.overall_avg_miss_latency::.ruby.dir_cntrl3 80022.569461                       # average overall miss latency
system.mem_ctrls3.llc.overall_avg_miss_latency::total 80022.569461                       # average overall miss latency
system.mem_ctrls3.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls3.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls3.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls3.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls3.llc.demand_mshr_misses::.ruby.dir_cntrl3       103842                       # number of demand (read+write) MSHR misses
system.mem_ctrls3.llc.demand_mshr_misses::total       103842                       # number of demand (read+write) MSHR misses
system.mem_ctrls3.llc.overall_mshr_misses::.ruby.dir_cntrl3       103842                       # number of overall MSHR misses
system.mem_ctrls3.llc.overall_mshr_misses::total       103842                       # number of overall MSHR misses
system.mem_ctrls3.llc.demand_mshr_miss_latency::.ruby.dir_cntrl3   6198389411                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls3.llc.demand_mshr_miss_latency::total   6198389411                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls3.llc.overall_mshr_miss_latency::.ruby.dir_cntrl3   6198389411                       # number of overall MSHR miss cycles
system.mem_ctrls3.llc.overall_mshr_miss_latency::total   6198389411                       # number of overall MSHR miss cycles
system.mem_ctrls3.llc.demand_mshr_miss_rate::.ruby.dir_cntrl3     0.012680                       # mshr miss rate for demand accesses
system.mem_ctrls3.llc.demand_mshr_miss_rate::total     0.012680                       # mshr miss rate for demand accesses
system.mem_ctrls3.llc.overall_mshr_miss_rate::.ruby.dir_cntrl3     0.012680                       # mshr miss rate for overall accesses
system.mem_ctrls3.llc.overall_mshr_miss_rate::total     0.012680                       # mshr miss rate for overall accesses
system.mem_ctrls3.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl3 59690.581951                       # average overall mshr miss latency
system.mem_ctrls3.llc.demand_avg_mshr_miss_latency::total 59690.581951                       # average overall mshr miss latency
system.mem_ctrls3.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl3 59690.581951                       # average overall mshr miss latency
system.mem_ctrls3.llc.overall_avg_mshr_miss_latency::total 59690.581951                       # average overall mshr miss latency
system.mem_ctrls3.llc.replacements                  0                       # number of replacements
system.mem_ctrls3.llc.ReadReq_hits::.ruby.dir_cntrl3      6150953                       # number of ReadReq hits
system.mem_ctrls3.llc.ReadReq_hits::total      6150953                       # number of ReadReq hits
system.mem_ctrls3.llc.ReadReq_misses::.ruby.dir_cntrl3       103842                       # number of ReadReq misses
system.mem_ctrls3.llc.ReadReq_misses::total       103842                       # number of ReadReq misses
system.mem_ctrls3.llc.ReadReq_miss_latency::.ruby.dir_cntrl3   8309703658                       # number of ReadReq miss cycles
system.mem_ctrls3.llc.ReadReq_miss_latency::total   8309703658                       # number of ReadReq miss cycles
system.mem_ctrls3.llc.ReadReq_accesses::.ruby.dir_cntrl3      6254795                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls3.llc.ReadReq_accesses::total      6254795                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls3.llc.ReadReq_miss_rate::.ruby.dir_cntrl3     0.016602                       # miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_miss_rate::total     0.016602                       # miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl3 80022.569461                       # average ReadReq miss latency
system.mem_ctrls3.llc.ReadReq_avg_miss_latency::total 80022.569461                       # average ReadReq miss latency
system.mem_ctrls3.llc.ReadReq_mshr_misses::.ruby.dir_cntrl3       103842                       # number of ReadReq MSHR misses
system.mem_ctrls3.llc.ReadReq_mshr_misses::total       103842                       # number of ReadReq MSHR misses
system.mem_ctrls3.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl3   6198389411                       # number of ReadReq MSHR miss cycles
system.mem_ctrls3.llc.ReadReq_mshr_miss_latency::total   6198389411                       # number of ReadReq MSHR miss cycles
system.mem_ctrls3.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl3     0.016602                       # mshr miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_mshr_miss_rate::total     0.016602                       # mshr miss rate for ReadReq accesses
system.mem_ctrls3.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl3 59690.581951                       # average ReadReq mshr miss latency
system.mem_ctrls3.llc.ReadReq_avg_mshr_miss_latency::total 59690.581951                       # average ReadReq mshr miss latency
system.mem_ctrls3.llc.WriteReq_hits::.ruby.dir_cntrl3      1934776                       # number of WriteReq hits
system.mem_ctrls3.llc.WriteReq_hits::total      1934776                       # number of WriteReq hits
system.mem_ctrls3.llc.WriteReq_accesses::.ruby.dir_cntrl3      1934776                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls3.llc.WriteReq_accesses::total      1934776                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls3.llc.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.llc.tags.tagsinuse     68365.892793                       # Cycle average of tags in use
system.mem_ctrls3.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls3.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls3.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls3.llc.tags.warmup_cycle  101967678075500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls3.llc.tags.occ_blocks::.ruby.dir_cntrl3 68365.892793                       # Average occupied blocks per requestor
system.mem_ctrls3.llc.tags.occ_percent::.ruby.dir_cntrl3     0.260795                       # Average percentage of cache occupancy
system.mem_ctrls3.llc.tags.occ_percent::total     0.260795                       # Average percentage of cache occupancy
system.mem_ctrls3.llc.tags.occ_task_id_blocks::1024       103842                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::3          492                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.age_task_id_blocks_1024::4       103342                       # Occupied blocks per task id
system.mem_ctrls3.llc.tags.occ_task_id_percent::1024     0.396126                       # Percentage of cache occupancy per task id
system.mem_ctrls3.llc.tags.tag_accesses     131136978                       # Number of tag accesses
system.mem_ctrls3.llc.tags.data_accesses      8189571                       # Number of data accesses
system.mem_ctrls3.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.rank1.actEnergy           117945660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank1.preEnergy            62689605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank1.readEnergy          362633460                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank1.refreshEnergy    170979325920.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank1.actBackEnergy     63461024100                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank1.preBackEnergy    778289302560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank1.totalEnergy      1013272921305                       # Total energy per rank (pJ)
system.mem_ctrls3.rank1.averagePower       467.816010                       # Core power per rank (mW)
system.mem_ctrls3.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank1.memoryStateTime::IDLE 2022769470503                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::REF  72326280000                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT  70868860498                       # Time in different power states
system.mem_ctrls3.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.actEnergy           123079320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3.rank0.preEnergy            65414415                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3.rank0.readEnergy          378798420                       # Energy for read commands per rank (pJ)
system.mem_ctrls3.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls3.rank0.refreshEnergy    170979325920.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3.rank0.actBackEnergy     64312439940                       # Energy for active background per rank (pJ)
system.mem_ctrls3.rank0.preBackEnergy    777572279520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3.rank0.totalEnergy      1013431337535                       # Total energy per rank (pJ)
system.mem_ctrls3.rank0.averagePower       467.889149                       # Core power per rank (mW)
system.mem_ctrls3.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls3.rank0.memoryStateTime::IDLE 2020896076001                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::REF  72326280000                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT  72742255000                       # Time in different power states
system.mem_ctrls3.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls3.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.ruby.dir_cntrl0      6646912                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total           6646912                       # Number of bytes read from this memory
system.mem_ctrls0.num_reads::.ruby.dir_cntrl0       103858                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             103858                       # Number of read requests responded to by this memory
system.mem_ctrls0.bw_read::.ruby.dir_cntrl0      3068800                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total              3068800                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.ruby.dir_cntrl0      3068800                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total             3068800                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.ruby.dir_cntrl0::samples    103858.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000000631000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState             763760                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     103858                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   103858                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0             7260                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1             6575                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2             6414                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3             6644                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4             6166                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5             6681                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6             6805                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7             6515                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8             7161                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9             6376                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10            5921                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11            6297                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12            5581                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13            6182                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14            6586                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15            6694                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      1.01                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                  1029990473                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                 519290000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat             2977327973                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                     9917.30                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               28667.30                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                   69978                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                67.38                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               103858                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                  95993                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                   1334                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                    629                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                    628                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                    725                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                    924                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                    997                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                   1188                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                   1081                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                    162                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                    58                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                    44                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                    33                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                    27                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                    20                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                    15                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples        33880                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   196.189847                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   117.439497                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   242.352924                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        21242     62.70%     62.70% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255         4605     13.59%     76.29% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383         1698      5.01%     81.30% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511         1412      4.17%     85.47% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         1709      5.04%     90.51% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         1199      3.54%     94.05% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895          690      2.04%     96.09% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023          725      2.14%     98.23% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151          600      1.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total        33880                       # Bytes accessed per row activation
system.mem_ctrls0.bytesReadDRAM               6646912                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                6646912                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                        3.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     3.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.02                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 2165961869000                       # Total gap between requests
system.mem_ctrls0.avgGap                  20855031.57                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.ruby.dir_cntrl0      6646912                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadRate::.ruby.dir_cntrl0 3068799.908475019969                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.ruby.dir_cntrl0       103858                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.ruby.dir_cntrl0   2977327973                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadAvgLat::.ruby.dir_cntrl0     28667.30                       # Per-master read average memory access latency
system.mem_ctrls0.pageHitRate                   67.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.llc.demand_hits::.ruby.dir_cntrl0      8310203                       # number of demand (read+write) hits
system.mem_ctrls0.llc.demand_hits::total      8310203                       # number of demand (read+write) hits
system.mem_ctrls0.llc.overall_hits::.ruby.dir_cntrl0      8310203                       # number of overall hits
system.mem_ctrls0.llc.overall_hits::total      8310203                       # number of overall hits
system.mem_ctrls0.llc.demand_misses::.ruby.dir_cntrl0       103858                       # number of demand (read+write) misses
system.mem_ctrls0.llc.demand_misses::total       103858                       # number of demand (read+write) misses
system.mem_ctrls0.llc.overall_misses::.ruby.dir_cntrl0       103858                       # number of overall misses
system.mem_ctrls0.llc.overall_misses::total       103858                       # number of overall misses
system.mem_ctrls0.llc.demand_miss_latency::.ruby.dir_cntrl0   8304735642                       # number of demand (read+write) miss cycles
system.mem_ctrls0.llc.demand_miss_latency::total   8304735642                       # number of demand (read+write) miss cycles
system.mem_ctrls0.llc.overall_miss_latency::.ruby.dir_cntrl0   8304735642                       # number of overall miss cycles
system.mem_ctrls0.llc.overall_miss_latency::total   8304735642                       # number of overall miss cycles
system.mem_ctrls0.llc.demand_accesses::.ruby.dir_cntrl0      8414061                       # number of demand (read+write) accesses
system.mem_ctrls0.llc.demand_accesses::total      8414061                       # number of demand (read+write) accesses
system.mem_ctrls0.llc.overall_accesses::.ruby.dir_cntrl0      8414061                       # number of overall (read+write) accesses
system.mem_ctrls0.llc.overall_accesses::total      8414061                       # number of overall (read+write) accesses
system.mem_ctrls0.llc.demand_miss_rate::.ruby.dir_cntrl0     0.012343                       # miss rate for demand accesses
system.mem_ctrls0.llc.demand_miss_rate::total     0.012343                       # miss rate for demand accesses
system.mem_ctrls0.llc.overall_miss_rate::.ruby.dir_cntrl0     0.012343                       # miss rate for overall accesses
system.mem_ctrls0.llc.overall_miss_rate::total     0.012343                       # miss rate for overall accesses
system.mem_ctrls0.llc.demand_avg_miss_latency::.ruby.dir_cntrl0 79962.406767                       # average overall miss latency
system.mem_ctrls0.llc.demand_avg_miss_latency::total 79962.406767                       # average overall miss latency
system.mem_ctrls0.llc.overall_avg_miss_latency::.ruby.dir_cntrl0 79962.406767                       # average overall miss latency
system.mem_ctrls0.llc.overall_avg_miss_latency::total 79962.406767                       # average overall miss latency
system.mem_ctrls0.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls0.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls0.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls0.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls0.llc.demand_mshr_misses::.ruby.dir_cntrl0       103858                       # number of demand (read+write) MSHR misses
system.mem_ctrls0.llc.demand_mshr_misses::total       103858                       # number of demand (read+write) MSHR misses
system.mem_ctrls0.llc.overall_mshr_misses::.ruby.dir_cntrl0       103858                       # number of overall MSHR misses
system.mem_ctrls0.llc.overall_mshr_misses::total       103858                       # number of overall MSHR misses
system.mem_ctrls0.llc.demand_mshr_miss_latency::.ruby.dir_cntrl0   6193044643                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls0.llc.demand_mshr_miss_latency::total   6193044643                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls0.llc.overall_mshr_miss_latency::.ruby.dir_cntrl0   6193044643                       # number of overall MSHR miss cycles
system.mem_ctrls0.llc.overall_mshr_miss_latency::total   6193044643                       # number of overall MSHR miss cycles
system.mem_ctrls0.llc.demand_mshr_miss_rate::.ruby.dir_cntrl0     0.012343                       # mshr miss rate for demand accesses
system.mem_ctrls0.llc.demand_mshr_miss_rate::total     0.012343                       # mshr miss rate for demand accesses
system.mem_ctrls0.llc.overall_mshr_miss_rate::.ruby.dir_cntrl0     0.012343                       # mshr miss rate for overall accesses
system.mem_ctrls0.llc.overall_mshr_miss_rate::total     0.012343                       # mshr miss rate for overall accesses
system.mem_ctrls0.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl0 59629.923963                       # average overall mshr miss latency
system.mem_ctrls0.llc.demand_avg_mshr_miss_latency::total 59629.923963                       # average overall mshr miss latency
system.mem_ctrls0.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl0 59629.923963                       # average overall mshr miss latency
system.mem_ctrls0.llc.overall_avg_mshr_miss_latency::total 59629.923963                       # average overall mshr miss latency
system.mem_ctrls0.llc.replacements                  0                       # number of replacements
system.mem_ctrls0.llc.ReadReq_hits::.ruby.dir_cntrl0      6377304                       # number of ReadReq hits
system.mem_ctrls0.llc.ReadReq_hits::total      6377304                       # number of ReadReq hits
system.mem_ctrls0.llc.ReadReq_misses::.ruby.dir_cntrl0       103858                       # number of ReadReq misses
system.mem_ctrls0.llc.ReadReq_misses::total       103858                       # number of ReadReq misses
system.mem_ctrls0.llc.ReadReq_miss_latency::.ruby.dir_cntrl0   8304735642                       # number of ReadReq miss cycles
system.mem_ctrls0.llc.ReadReq_miss_latency::total   8304735642                       # number of ReadReq miss cycles
system.mem_ctrls0.llc.ReadReq_accesses::.ruby.dir_cntrl0      6481162                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls0.llc.ReadReq_accesses::total      6481162                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls0.llc.ReadReq_miss_rate::.ruby.dir_cntrl0     0.016025                       # miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_miss_rate::total     0.016025                       # miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl0 79962.406767                       # average ReadReq miss latency
system.mem_ctrls0.llc.ReadReq_avg_miss_latency::total 79962.406767                       # average ReadReq miss latency
system.mem_ctrls0.llc.ReadReq_mshr_misses::.ruby.dir_cntrl0       103858                       # number of ReadReq MSHR misses
system.mem_ctrls0.llc.ReadReq_mshr_misses::total       103858                       # number of ReadReq MSHR misses
system.mem_ctrls0.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl0   6193044643                       # number of ReadReq MSHR miss cycles
system.mem_ctrls0.llc.ReadReq_mshr_miss_latency::total   6193044643                       # number of ReadReq MSHR miss cycles
system.mem_ctrls0.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl0     0.016025                       # mshr miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_mshr_miss_rate::total     0.016025                       # mshr miss rate for ReadReq accesses
system.mem_ctrls0.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl0 59629.923963                       # average ReadReq mshr miss latency
system.mem_ctrls0.llc.ReadReq_avg_mshr_miss_latency::total 59629.923963                       # average ReadReq mshr miss latency
system.mem_ctrls0.llc.WriteReq_hits::.ruby.dir_cntrl0      1932899                       # number of WriteReq hits
system.mem_ctrls0.llc.WriteReq_hits::total      1932899                       # number of WriteReq hits
system.mem_ctrls0.llc.WriteReq_accesses::.ruby.dir_cntrl0      1932899                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls0.llc.WriteReq_accesses::total      1932899                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls0.llc.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.llc.tags.tagsinuse     68367.309167                       # Cycle average of tags in use
system.mem_ctrls0.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls0.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls0.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls0.llc.tags.warmup_cycle  101967678289500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls0.llc.tags.occ_blocks::.ruby.dir_cntrl0 68367.309167                       # Average occupied blocks per requestor
system.mem_ctrls0.llc.tags.occ_percent::.ruby.dir_cntrl0     0.260801                       # Average percentage of cache occupancy
system.mem_ctrls0.llc.tags.occ_percent::total     0.260801                       # Average percentage of cache occupancy
system.mem_ctrls0.llc.tags.occ_task_id_blocks::1024       103858                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::3          516                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.age_task_id_blocks_1024::4       103334                       # Occupied blocks per task id
system.mem_ctrls0.llc.tags.occ_task_id_percent::1024     0.396187                       # Percentage of cache occupancy per task id
system.mem_ctrls0.llc.tags.tag_accesses     134728834                       # Number of tag accesses
system.mem_ctrls0.llc.tags.data_accesses      8414061                       # Number of data accesses
system.mem_ctrls0.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.rank1.actEnergy           118274100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy            62864175                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy          362697720                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    170979325920.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy     63357940170                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    778376028000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      1013257130085                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       467.808719                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 2022995152251                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  72326280000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT  70643178750                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy           123629100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy            65710425                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy          378848400                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    170979325920.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy     64349501910                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    777540858720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      1013437874475                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       467.892167                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 2020814451752                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  72326280000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT  72823879249                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.ruby.dir_cntrl1      6641152                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total           6641152                       # Number of bytes read from this memory
system.mem_ctrls1.num_reads::.ruby.dir_cntrl1       103768                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             103768                       # Number of read requests responded to by this memory
system.mem_ctrls1.bw_read::.ruby.dir_cntrl1      3066141                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total              3066141                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.ruby.dir_cntrl1      3066141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total             3066141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.ruby.dir_cntrl1::samples    103768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000000630000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState             763539                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     103768                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   103768                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0             7264                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1             6557                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2             6391                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3             6639                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4             6159                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5             6659                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6             6776                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7             6526                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8             7156                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9             6364                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10            5916                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11            6303                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12            5592                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13            6171                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14            6589                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15            6706                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      1.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                  1022917731                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                 518840000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat             2968567731                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                     9857.74                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               28607.74                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                   69993                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                67.45                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               103768                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                  95812                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                   1336                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                    676                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                    747                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                    678                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                    865                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                    956                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                   1147                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                   1148                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                    191                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                    63                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                    46                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                    42                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                    26                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                    21                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                    13                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples        33774                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   196.633150                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   117.677287                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   242.581312                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        21143     62.60%     62.60% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255         4593     13.60%     76.20% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383         1694      5.02%     81.22% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511         1434      4.25%     85.46% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         1665      4.93%     90.39% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         1240      3.67%     94.06% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895          685      2.03%     96.09% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023          722      2.14%     98.23% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151          598      1.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total        33774                       # Bytes accessed per row activation
system.mem_ctrls1.bytesReadDRAM               6641152                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                6641152                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                        3.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     3.07                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.02                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 2165963308000                       # Total gap between requests
system.mem_ctrls1.avgGap                  20873133.41                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.ruby.dir_cntrl1      6641152                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.ruby.dir_cntrl1 3066140.585247509647                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.ruby.dir_cntrl1       103768                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.ruby.dir_cntrl1   2968567731                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadAvgLat::.ruby.dir_cntrl1     28607.74                       # Per-master read average memory access latency
system.mem_ctrls1.pageHitRate                   67.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.llc.demand_hits::.ruby.dir_cntrl1      8185361                       # number of demand (read+write) hits
system.mem_ctrls1.llc.demand_hits::total      8185361                       # number of demand (read+write) hits
system.mem_ctrls1.llc.overall_hits::.ruby.dir_cntrl1      8185361                       # number of overall hits
system.mem_ctrls1.llc.overall_hits::total      8185361                       # number of overall hits
system.mem_ctrls1.llc.demand_misses::.ruby.dir_cntrl1       103768                       # number of demand (read+write) misses
system.mem_ctrls1.llc.demand_misses::total       103768                       # number of demand (read+write) misses
system.mem_ctrls1.llc.overall_misses::.ruby.dir_cntrl1       103768                       # number of overall misses
system.mem_ctrls1.llc.overall_misses::total       103768                       # number of overall misses
system.mem_ctrls1.llc.demand_miss_latency::.ruby.dir_cntrl1   8291366732                       # number of demand (read+write) miss cycles
system.mem_ctrls1.llc.demand_miss_latency::total   8291366732                       # number of demand (read+write) miss cycles
system.mem_ctrls1.llc.overall_miss_latency::.ruby.dir_cntrl1   8291366732                       # number of overall miss cycles
system.mem_ctrls1.llc.overall_miss_latency::total   8291366732                       # number of overall miss cycles
system.mem_ctrls1.llc.demand_accesses::.ruby.dir_cntrl1      8289129                       # number of demand (read+write) accesses
system.mem_ctrls1.llc.demand_accesses::total      8289129                       # number of demand (read+write) accesses
system.mem_ctrls1.llc.overall_accesses::.ruby.dir_cntrl1      8289129                       # number of overall (read+write) accesses
system.mem_ctrls1.llc.overall_accesses::total      8289129                       # number of overall (read+write) accesses
system.mem_ctrls1.llc.demand_miss_rate::.ruby.dir_cntrl1     0.012519                       # miss rate for demand accesses
system.mem_ctrls1.llc.demand_miss_rate::total     0.012519                       # miss rate for demand accesses
system.mem_ctrls1.llc.overall_miss_rate::.ruby.dir_cntrl1     0.012519                       # miss rate for overall accesses
system.mem_ctrls1.llc.overall_miss_rate::total     0.012519                       # miss rate for overall accesses
system.mem_ctrls1.llc.demand_avg_miss_latency::.ruby.dir_cntrl1 79902.925102                       # average overall miss latency
system.mem_ctrls1.llc.demand_avg_miss_latency::total 79902.925102                       # average overall miss latency
system.mem_ctrls1.llc.overall_avg_miss_latency::.ruby.dir_cntrl1 79902.925102                       # average overall miss latency
system.mem_ctrls1.llc.overall_avg_miss_latency::total 79902.925102                       # average overall miss latency
system.mem_ctrls1.llc.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked::no_mshrs             0                       # number of cycles access was blocked
system.mem_ctrls1.llc.blocked::no_targets            0                       # number of cycles access was blocked
system.mem_ctrls1.llc.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.mem_ctrls1.llc.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.mem_ctrls1.llc.demand_mshr_misses::.ruby.dir_cntrl1       103768                       # number of demand (read+write) MSHR misses
system.mem_ctrls1.llc.demand_mshr_misses::total       103768                       # number of demand (read+write) MSHR misses
system.mem_ctrls1.llc.overall_mshr_misses::.ruby.dir_cntrl1       103768                       # number of overall MSHR misses
system.mem_ctrls1.llc.overall_mshr_misses::total       103768                       # number of overall MSHR misses
system.mem_ctrls1.llc.demand_mshr_miss_latency::.ruby.dir_cntrl1   6181461484                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls1.llc.demand_mshr_miss_latency::total   6181461484                       # number of demand (read+write) MSHR miss cycles
system.mem_ctrls1.llc.overall_mshr_miss_latency::.ruby.dir_cntrl1   6181461484                       # number of overall MSHR miss cycles
system.mem_ctrls1.llc.overall_mshr_miss_latency::total   6181461484                       # number of overall MSHR miss cycles
system.mem_ctrls1.llc.demand_mshr_miss_rate::.ruby.dir_cntrl1     0.012519                       # mshr miss rate for demand accesses
system.mem_ctrls1.llc.demand_mshr_miss_rate::total     0.012519                       # mshr miss rate for demand accesses
system.mem_ctrls1.llc.overall_mshr_miss_rate::.ruby.dir_cntrl1     0.012519                       # mshr miss rate for overall accesses
system.mem_ctrls1.llc.overall_mshr_miss_rate::total     0.012519                       # mshr miss rate for overall accesses
system.mem_ctrls1.llc.demand_avg_mshr_miss_latency::.ruby.dir_cntrl1 59570.016614                       # average overall mshr miss latency
system.mem_ctrls1.llc.demand_avg_mshr_miss_latency::total 59570.016614                       # average overall mshr miss latency
system.mem_ctrls1.llc.overall_avg_mshr_miss_latency::.ruby.dir_cntrl1 59570.016614                       # average overall mshr miss latency
system.mem_ctrls1.llc.overall_avg_mshr_miss_latency::total 59570.016614                       # average overall mshr miss latency
system.mem_ctrls1.llc.replacements                  0                       # number of replacements
system.mem_ctrls1.llc.ReadReq_hits::.ruby.dir_cntrl1      6261069                       # number of ReadReq hits
system.mem_ctrls1.llc.ReadReq_hits::total      6261069                       # number of ReadReq hits
system.mem_ctrls1.llc.ReadReq_misses::.ruby.dir_cntrl1       103768                       # number of ReadReq misses
system.mem_ctrls1.llc.ReadReq_misses::total       103768                       # number of ReadReq misses
system.mem_ctrls1.llc.ReadReq_miss_latency::.ruby.dir_cntrl1   8291366732                       # number of ReadReq miss cycles
system.mem_ctrls1.llc.ReadReq_miss_latency::total   8291366732                       # number of ReadReq miss cycles
system.mem_ctrls1.llc.ReadReq_accesses::.ruby.dir_cntrl1      6364837                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls1.llc.ReadReq_accesses::total      6364837                       # number of ReadReq accesses(hits+misses)
system.mem_ctrls1.llc.ReadReq_miss_rate::.ruby.dir_cntrl1     0.016303                       # miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_miss_rate::total     0.016303                       # miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_avg_miss_latency::.ruby.dir_cntrl1 79902.925102                       # average ReadReq miss latency
system.mem_ctrls1.llc.ReadReq_avg_miss_latency::total 79902.925102                       # average ReadReq miss latency
system.mem_ctrls1.llc.ReadReq_mshr_misses::.ruby.dir_cntrl1       103768                       # number of ReadReq MSHR misses
system.mem_ctrls1.llc.ReadReq_mshr_misses::total       103768                       # number of ReadReq MSHR misses
system.mem_ctrls1.llc.ReadReq_mshr_miss_latency::.ruby.dir_cntrl1   6181461484                       # number of ReadReq MSHR miss cycles
system.mem_ctrls1.llc.ReadReq_mshr_miss_latency::total   6181461484                       # number of ReadReq MSHR miss cycles
system.mem_ctrls1.llc.ReadReq_mshr_miss_rate::.ruby.dir_cntrl1     0.016303                       # mshr miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_mshr_miss_rate::total     0.016303                       # mshr miss rate for ReadReq accesses
system.mem_ctrls1.llc.ReadReq_avg_mshr_miss_latency::.ruby.dir_cntrl1 59570.016614                       # average ReadReq mshr miss latency
system.mem_ctrls1.llc.ReadReq_avg_mshr_miss_latency::total 59570.016614                       # average ReadReq mshr miss latency
system.mem_ctrls1.llc.WriteReq_hits::.ruby.dir_cntrl1      1924292                       # number of WriteReq hits
system.mem_ctrls1.llc.WriteReq_hits::total      1924292                       # number of WriteReq hits
system.mem_ctrls1.llc.WriteReq_accesses::.ruby.dir_cntrl1      1924292                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls1.llc.WriteReq_accesses::total      1924292                       # number of WriteReq accesses(hits+misses)
system.mem_ctrls1.llc.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.llc.tags.tagsinuse     68310.855436                       # Cycle average of tags in use
system.mem_ctrls1.llc.tags.total_refs               0                       # Total number of references to valid blocks.
system.mem_ctrls1.llc.tags.sampled_refs             0                       # Sample count of references to valid blocks.
system.mem_ctrls1.llc.tags.avg_refs               nan                       # Average number of references to valid blocks.
system.mem_ctrls1.llc.tags.warmup_cycle  101967677875500                       # Cycle when the warmup percentage was hit.
system.mem_ctrls1.llc.tags.occ_blocks::.ruby.dir_cntrl1 68310.855436                       # Average occupied blocks per requestor
system.mem_ctrls1.llc.tags.occ_percent::.ruby.dir_cntrl1     0.260585                       # Average percentage of cache occupancy
system.mem_ctrls1.llc.tags.occ_percent::total     0.260585                       # Average percentage of cache occupancy
system.mem_ctrls1.llc.tags.occ_task_id_blocks::1024       103768                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::3          501                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.age_task_id_blocks_1024::4       103259                       # Occupied blocks per task id
system.mem_ctrls1.llc.tags.occ_task_id_percent::1024     0.395844                       # Percentage of cache occupancy per task id
system.mem_ctrls1.llc.tags.tag_accesses     132729832                       # Number of tag accesses
system.mem_ctrls1.llc.tags.data_accesses      8289129                       # Number of data accesses
system.mem_ctrls1.llc.tags.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.rank1.actEnergy           118081320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy            62761710                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy          362690580                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    170979325920.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy     63552367740                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    778212217920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      1013287445190                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       467.822715                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 2022568763751                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  72326280000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT  71069567250                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy           123072180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy            65410620                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy          378212940                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy                 0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    170979325920.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy     64380985290                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    777514675200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      1013441682150                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       467.893924                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 2020745273250                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  72326280000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT  72893057751                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobus.trans_dist::ReadReq                  968                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 968                       # Transaction distribution
system.iobus.trans_dist::WriteReq               12574                       # Transaction distribution
system.iobus.trans_dist::WriteResp              12574                       # Transaction distribution
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port           98                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total           98                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.pc.south_bridge.ide.pio          680                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port         5986                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port          214                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port          170                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::total         7194                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.south_bridge.ide.pio          380                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio          182                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port          350                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port         5886                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           96                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port           74                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::total         6968                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.pc.south_bridge.ide.pio          102                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.pc.com_1.pio            2                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port          408                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port          184                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port         5806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port          190                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::total         6692                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           34                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port          292                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port           60                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port           76                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port         5670                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::total         6132                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   27084                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.ruby.l1_cntrl1.sequencer.pio-slave-port          196                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          196                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.pc.south_bridge.ide.pio          400                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port        11972                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port          428                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port          340                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port          288                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::total        13428                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.south_bridge.ide.pio          196                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.pc.com_1.pio           91                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port          700                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port        11772                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port          148                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::total        13099                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           60                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.pc.com_1.pio            1                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port          816                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port          368                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port        11612                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port          380                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total        13237                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.pc.south_bridge.ide.pio           20                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl0.sequencer.pio-slave-port          584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl1.sequencer.pio-slave-port          120                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl2.sequencer.pio-slave-port          152                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.ruby.l1_cntrl3.sequencer.pio-slave-port        11340                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total        12216                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    52176                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer2.occupancy               993000                       # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (%)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 104133641994001                       # Cumulative time (in ticks) in various power states
system.iobus.reqLayer19.occupancy             7142654                       # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer17.occupancy             8571229                       # Layer occupancy (ticks)
system.iobus.reqLayer17.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer12.occupancy              116500                       # Layer occupancy (ticks)
system.iobus.reqLayer12.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer18.occupancy             7489197                       # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer9.occupancy             4640500                       # Layer occupancy (ticks)
system.iobus.respLayer9.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer5.occupancy             5305500                       # Layer occupancy (ticks)
system.iobus.respLayer5.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer7.occupancy             4987000                       # Layer occupancy (ticks)
system.iobus.respLayer7.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy               80474                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy             5263500                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy             7137412                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
ayer occupancy (ticks)
system.iobus.respLayer9.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer5.occupancy             8931500                       # Layer occupancy (ticks)
system.iobus.respLayer5.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer7.occupancy             4402000                       # Layer occupancy (ticks)
system.iobus.respLayer7.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              620164                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer3.occupancy            10980500                       # Layer occupancy (ticks)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer20.occupancy             8016206                       # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
