

================================================================
== Vitis HLS Report for 'lz4CompressPart1_4096_1_Pipeline_lz4_divide'
================================================================
* Date:           Sun Oct 26 16:53:36 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        lz4CompressEngineRun
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  15.00 ns|  5.641 ns|     1.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- lz4_divide  |        ?|        ?|         2|          2|          2|     ?|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    251|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     95|    -|
|Register         |        -|    -|     206|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     206|    346|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |i_11_fu_281_p2                         |         +|   0|  0|  39|          32|          32|
    |lit_count_3_fu_238_p2                  |         +|   0|  0|  39|          32|           1|
    |match_len_fu_248_p2                    |         +|   0|  0|  15|           8|           4|
    |ap_block_pp0_stage0_01001_grp2         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001_grp3         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001_grp1         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_subdone            |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1_grp1  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1_grp2  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1_grp3  |       and|   0|  0|   2|           1|           1|
    |ap_condition_141                       |       and|   0|  0|   2|           1|           1|
    |ap_condition_398                       |       and|   0|  0|   2|           1|           1|
    |ap_condition_404                       |       and|   0|  0|   2|           1|           1|
    |ap_condition_408                       |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op37_read_state3          |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op44_write_state3         |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op51_write_state3         |       and|   0|  0|   2|           1|           1|
    |has_match_reg_fu_201_p2                |      icmp|   0|  0|  15|           8|           1|
    |icmp_ln70_fu_176_p2                    |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln88_fu_223_p2                    |      icmp|   0|  0|  39|          32|          32|
    |lit_overflow_reg_fu_217_p2             |      icmp|   0|  0|  27|          20|           1|
    |select_ln113_fu_271_p3                 |    select|   0|  0|   8|           1|           8|
    |ap_enable_pp0                          |       xor|   0|  0|   2|           1|           2|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |Total                                  |          |   0|  0| 251|         180|         127|
    +---------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  14|          3|    1|          3|
    |ap_done_int                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |boosterStream_blk_n        |   9|          2|    1|          2|
    |i_fu_78                    |   9|          2|   32|         64|
    |lenOffset_Stream_blk_n     |   9|          2|    1|          2|
    |lit_count_fu_86            |   9|          2|   32|         64|
    |lit_outStream_blk_n        |   9|          2|    1|          2|
    |tmpEncodedValue_reg_fu_90  |   9|          2|   32|         64|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  95|         21|  103|        207|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   2|   0|    2|          0|
    |ap_block_pp0_stage0_subdone_grp0_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp1_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp2_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp3_done_reg  |   1|   0|    1|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |has_match_reg_reg_365                      |   1|   0|    1|          0|
    |i_10_reg_334                               |  32|   0|   32|          0|
    |i_fu_78                                    |  32|   0|   32|          0|
    |icmp_ln70_reg_345                          |   1|   0|    1|          0|
    |icmp_ln88_reg_374                          |   1|   0|    1|          0|
    |lit_count_2_reg_339                        |  32|   0|   32|          0|
    |lit_count_flag_fu_82                       |   1|   0|   32|         31|
    |lit_count_fu_86                            |  32|   0|   32|          0|
    |lit_overflow_reg_reg_370                   |   1|   0|    1|          0|
    |tCh_reg_reg_349                            |   8|   0|    8|          0|
    |tLen_reg_reg_354                           |   8|   0|    8|          0|
    |tOffset_reg_reg_360                        |  16|   0|   16|          0|
    |tmpEncodedValue_reg_fu_90                  |  32|   0|   32|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 206|   0|  237|         31|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+---------------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|  lz4CompressPart1<4096, 1>_Pipeline_lz4_divide|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|  lz4CompressPart1<4096, 1>_Pipeline_lz4_divide|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|  lz4CompressPart1<4096, 1>_Pipeline_lz4_divide|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|  lz4CompressPart1<4096, 1>_Pipeline_lz4_divide|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|  lz4CompressPart1<4096, 1>_Pipeline_lz4_divide|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|  lz4CompressPart1<4096, 1>_Pipeline_lz4_divide|  return value|
|empty                            |   in|   32|     ap_none|                                          empty|        scalar|
|input_size_5                     |   in|   32|     ap_none|                                   input_size_5|        scalar|
|lenOffset_Stream_din             |  out|   64|     ap_fifo|                               lenOffset_Stream|       pointer|
|lenOffset_Stream_full_n          |   in|    1|     ap_fifo|                               lenOffset_Stream|       pointer|
|lenOffset_Stream_write           |  out|    1|     ap_fifo|                               lenOffset_Stream|       pointer|
|lenOffset_Stream_num_data_valid  |   in|    6|     ap_fifo|                               lenOffset_Stream|       pointer|
|lenOffset_Stream_fifo_cap        |   in|    6|     ap_fifo|                               lenOffset_Stream|       pointer|
|sub                              |   in|   32|     ap_none|                                            sub|        scalar|
|boosterStream_dout               |   in|   32|     ap_fifo|                                  boosterStream|       pointer|
|boosterStream_empty_n            |   in|    1|     ap_fifo|                                  boosterStream|       pointer|
|boosterStream_read               |  out|    1|     ap_fifo|                                  boosterStream|       pointer|
|boosterStream_num_data_valid     |   in|    4|     ap_fifo|                                  boosterStream|       pointer|
|boosterStream_fifo_cap           |   in|    4|     ap_fifo|                                  boosterStream|       pointer|
|lit_outStream_din                |  out|    8|     ap_fifo|                                  lit_outStream|       pointer|
|lit_outStream_full_n             |   in|    1|     ap_fifo|                                  lit_outStream|       pointer|
|lit_outStream_write              |  out|    1|     ap_fifo|                                  lit_outStream|       pointer|
|lit_outStream_num_data_valid     |   in|   13|     ap_fifo|                                  lit_outStream|       pointer|
|lit_outStream_fifo_cap           |   in|   13|     ap_fifo|                                  lit_outStream|       pointer|
|lit_count_out                    |  out|   32|      ap_vld|                                  lit_count_out|       pointer|
|lit_count_out_ap_vld             |  out|    1|      ap_vld|                                  lit_count_out|       pointer|
|lit_count_flag_out               |  out|   32|      ap_vld|                             lit_count_flag_out|       pointer|
|lit_count_flag_out_ap_vld        |  out|    1|      ap_vld|                             lit_count_flag_out|       pointer|
+---------------------------------+-----+-----+------------+-----------------------------------------------+--------------+

